Protel Design System Design Rule Check
PCB File : C:\Users\gabriel\Documents\Phantom\vcu-hw\PHANTOM_VCU\VCU_LAYOUT.PcbDoc
Date     : 2019-01-02
Time     : 10:15:16 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND In net GND On Bottom Layer
   Polygon named: GND In net GND On Bottom Layer

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (97.705mm,164.695mm)(99.765mm,164.695mm) on Top Layer And Pad U5-3(99.265mm,164.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (97.305mm,164.195mm)(99.765mm,164.195mm) on Top Layer And Pad U5-4(99.265mm,164.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (97.24mm,163.195mm)(99.765mm,163.195mm) on Top Layer And Pad U5-6(99.265mm,163.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (90.695mm,161.695mm)(99.765mm,161.695mm) on Top Layer And Pad U5-9(99.265mm,161.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (98mm,160.7mm)(98.505mm,160.195mm) on Top Layer And Pad U5-12(99.265mm,160.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (98.505mm,160.195mm)(99.765mm,160.195mm) on Top Layer And Pad U5-12(99.265mm,160.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (99.765mm,159.195mm)(100.995mm,159.195mm) on Top Layer And Pad U5-14(99.265mm,159.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (98.195mm,158.695mm)(99.765mm,158.695mm) on Top Layer And Pad U5-15(99.265mm,158.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (97.495mm,157.195mm)(99.765mm,157.195mm) on Top Layer And Pad U5-18(99.265mm,157.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (99.765mm,152.695mm)(101.395mm,152.695mm) on Top Layer And Pad U5-27(99.265mm,152.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (97.445mm,152.195mm)(99.765mm,152.195mm) on Top Layer And Pad U5-28(99.265mm,152.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (99.765mm,151.195mm)(101.395mm,151.195mm) on Top Layer And Pad U5-30(99.265mm,151.195mm) on Top Layer 
   Violation between Clearance Constraint: (0.029mm < 0.1mm) Between Track (96.5mm,149.4mm)(98.795mm,151.695mm) on Top Layer And Pad U5-30(99.265mm,151.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (98.105mm,149.195mm)(99.765mm,149.195mm) on Top Layer And Pad U5-34(99.265mm,149.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (98.095mm,148.695mm)(99.765mm,148.695mm) on Top Layer And Pad U5-35(99.265mm,148.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (100.82mm,146.22mm)(101.74mm,146.22mm) on Top Layer And Pad U5-38(101.74mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (102.24mm,146.22mm)(102.24mm,147.46mm) on Top Layer And Pad U5-39(102.24mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (103.74mm,144.24mm)(103.74mm,146.22mm) on Top Layer And Pad U5-42(103.74mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (106.24mm,144.74mm)(106.24mm,146.22mm) on Top Layer And Pad U5-47(106.24mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (106.74mm,146.22mm)(106.74mm,148.06mm) on Top Layer And Pad U5-48(106.74mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (109.74mm,145.14mm)(109.74mm,146.22mm) on Top Layer And Pad U5-54(109.74mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (110.25mm,144.55mm)(110.25mm,145.775mm) on Top Layer And Pad U5-55(110.24mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (110.75mm,143.21mm)(110.75mm,145.775mm) on Top Layer And Pad U5-56(110.74mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (111.25mm,144.55mm)(111.25mm,145.775mm) on Top Layer And Pad U5-57(111.24mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (114.24mm,145.16mm)(114.24mm,146.22mm) on Top Layer And Pad U5-63(114.24mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (114.74mm,146.22mm)(114.74mm,147.24mm) on Top Layer And Pad U5-64(114.74mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (115.24mm,146.22mm)(115.24mm,147.26mm) on Top Layer And Pad U5-65(115.24mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (115.74mm,145.06mm)(115.74mm,146.22mm) on Top Layer And Pad U5-66(115.74mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (118.24mm,144.96mm)(118.24mm,146.22mm) on Top Layer And Pad U5-71(118.24mm,146.22mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,150.695mm)(122.305mm,150.695mm) on Top Layer And Pad U5-78(120.715mm,150.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,152.195mm)(122.005mm,152.195mm) on Top Layer And Pad U5-81(120.715mm,152.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,153.695mm)(122.405mm,153.695mm) on Top Layer And Pad U5-84(120.715mm,153.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,154.195mm)(123.495mm,154.195mm) on Top Layer And Pad U5-85(120.715mm,154.195mm) on Top Layer 
   Violation between Clearance Constraint: (0.151mm < 0.254mm) Between Via (119.8mm,154.7mm) from Top Layer to Bottom Layer And Pad U5-87(120.715mm,155.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,158.195mm)(123.85mm,158.195mm) on Top Layer And Pad U5-93(120.715mm,158.195mm) on Top Layer 
   Violation between Clearance Constraint: (0.151mm < 0.254mm) Between Via (119.8mm,157.7mm) from Top Layer to Bottom Layer And Pad U5-93(120.715mm,158.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,161.195mm)(122.795mm,161.195mm) on Top Layer And Pad U5-99(120.715mm,161.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,162.195mm)(122.04mm,162.195mm) on Top Layer And Pad U5-101(120.715mm,162.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,162.695mm)(121.22mm,162.7mm) on Top Layer And Pad U5-102(120.715mm,162.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (119.305mm,162.695mm)(121.215mm,162.695mm) on Top Layer And Pad U5-102(120.715mm,162.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (120.105mm,163.195mm)(121.215mm,163.195mm) on Top Layer And Pad U5-103(120.715mm,163.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (119.8mm,163.5mm)(120.105mm,163.195mm) on Top Layer And Pad U5-103(120.715mm,163.195mm) on Top Layer 
   Violation between Clearance Constraint: (0.007mm < 0.254mm) Between Via (119.8mm,163.5mm) from Top Layer to Bottom Layer And Pad U5-103(120.715mm,163.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (119.995mm,163.695mm)(121.215mm,163.695mm) on Top Layer And Pad U5-104(120.715mm,163.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (119.8mm,163.5mm)(119.995mm,163.695mm) on Top Layer And Pad U5-104(120.715mm,163.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Via (119.8mm,163.5mm) from Top Layer to Bottom Layer And Pad U5-104(120.715mm,163.695mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (119.295mm,164.195mm)(121.215mm,164.195mm) on Top Layer And Pad U5-105(120.715mm,164.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (121.215mm,164.195mm)(122.195mm,164.195mm) on Top Layer And Pad U5-105(120.715mm,164.195mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (112.24mm,167.67mm)(112.24mm,172.11mm) on Top Layer And Pad U5-122(112.24mm,167.67mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (111.74mm,166.14mm)(111.74mm,167.67mm) on Top Layer And Pad U5-123(111.74mm,167.67mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (105.24mm,167.67mm)(105.24mm,168.94mm) on Top Layer And Pad U5-136(105.24mm,167.67mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (104.74mm,166.34mm)(104.74mm,167.67mm) on Top Layer And Pad U5-137(104.74mm,167.67mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (104.24mm,166.36mm)(104.24mm,167.67mm) on Top Layer And Pad U5-138(104.24mm,167.67mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (103.74mm,167.67mm)(103.74mm,169.06mm) on Top Layer And Pad U5-139(103.74mm,167.67mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (101.74mm,167.67mm)(101.74mm,168.66mm) on Top Layer And Pad U5-143(101.74mm,167.67mm) on Top Layer 
Rule Violations :55

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (98.405mm,165.695mm)(99.765mm,165.695mm) on Top Layer And Pad U5-1(99.265mm,165.695mm) on Top Layer Location : [X = 99.202mm][Y = 165.695mm]
   Violation between Short-Circuit Constraint: Between Track (98.005mm,165.195mm)(99.765mm,165.195mm) on Top Layer And Pad U5-2(99.265mm,165.195mm) on Top Layer Location : [X = 99.202mm][Y = 165.195mm]
   Violation between Short-Circuit Constraint: Between Track (97.705mm,164.695mm)(99.765mm,164.695mm) on Top Layer And Pad U5-3(99.265mm,164.695mm) on Top Layer Location : [X = 99.202mm][Y = 164.695mm]
   Violation between Short-Circuit Constraint: Between Track (97.305mm,164.195mm)(99.765mm,164.195mm) on Top Layer And Pad U5-4(99.265mm,164.195mm) on Top Layer Location : [X = 99.202mm][Y = 164.195mm]
   Violation between Short-Circuit Constraint: Between Track (97.24mm,163.195mm)(99.765mm,163.195mm) on Top Layer And Pad U5-6(99.265mm,163.195mm) on Top Layer Location : [X = 99.202mm][Y = 163.195mm]
   Violation between Short-Circuit Constraint: Between Track (99.765mm,162.695mm)(101.095mm,162.695mm) on Top Layer And Pad U5-7(99.265mm,162.695mm) on Top Layer Location : [X = 99.828mm][Y = 162.695mm]
   Violation between Short-Circuit Constraint: Between Track (89.595mm,162.195mm)(99.765mm,162.195mm) on Top Layer And Pad U5-8(99.265mm,162.195mm) on Top Layer Location : [X = 99.202mm][Y = 162.195mm]
   Violation between Short-Circuit Constraint: Between Track (90.695mm,161.695mm)(99.765mm,161.695mm) on Top Layer And Pad U5-9(99.265mm,161.695mm) on Top Layer Location : [X = 99.202mm][Y = 161.695mm]
   Violation between Short-Circuit Constraint: Between Track (98mm,160.7mm)(98.505mm,160.195mm) on Top Layer And Pad U5-12(99.265mm,160.195mm) on Top Layer Location : [X = 98.597mm][Y = 160.196mm]
   Violation between Short-Circuit Constraint: Between Track (98.505mm,160.195mm)(99.765mm,160.195mm) on Top Layer And Pad U5-12(99.265mm,160.195mm) on Top Layer Location : [X = 99.202mm][Y = 160.195mm]
   Violation between Short-Circuit Constraint: Between Track (99.765mm,159.695mm)(100.905mm,159.695mm) on Top Layer And Pad U5-13(99.265mm,159.695mm) on Top Layer Location : [X = 99.828mm][Y = 159.695mm]
   Violation between Short-Circuit Constraint: Between Track (99.765mm,159.195mm)(100.995mm,159.195mm) on Top Layer And Pad U5-14(99.265mm,159.195mm) on Top Layer Location : [X = 99.828mm][Y = 159.195mm]
   Violation between Short-Circuit Constraint: Between Track (98.195mm,158.695mm)(99.765mm,158.695mm) on Top Layer And Pad U5-15(99.265mm,158.695mm) on Top Layer Location : [X = 99.202mm][Y = 158.695mm]
   Violation between Short-Circuit Constraint: Between Track (97.495mm,157.195mm)(99.765mm,157.195mm) on Top Layer And Pad U5-18(99.265mm,157.195mm) on Top Layer Location : [X = 99.202mm][Y = 157.195mm]
   Violation between Short-Circuit Constraint: Between Track (98mm,154.6mm)(98.905mm,153.695mm) on Top Layer And Pad U5-24(99.265mm,154.195mm) on Top Layer Location : [X = 98.62mm][Y = 154.124mm]
   Violation between Short-Circuit Constraint: Between Track (98mm,154.6mm)(98.905mm,153.695mm) on Top Layer And Pad U5-25(99.265mm,153.695mm) on Top Layer Location : [X = 98.816mm][Y = 153.72mm]
   Violation between Short-Circuit Constraint: Between Track (98.905mm,153.695mm)(99.765mm,153.695mm) on Top Layer And Pad U5-25(99.265mm,153.695mm) on Top Layer Location : [X = 99.335mm][Y = 153.695mm]
   Violation between Short-Circuit Constraint: Between Track (99.765mm,152.695mm)(101.395mm,152.695mm) on Top Layer And Pad U5-27(99.265mm,152.695mm) on Top Layer Location : [X = 99.828mm][Y = 152.695mm]
   Violation between Short-Circuit Constraint: Between Track (97.445mm,152.195mm)(99.765mm,152.195mm) on Top Layer And Pad U5-28(99.265mm,152.195mm) on Top Layer Location : [X = 99.202mm][Y = 152.195mm]
   Violation between Short-Circuit Constraint: Between Track (99.765mm,151.195mm)(101.395mm,151.195mm) on Top Layer And Pad U5-30(99.265mm,151.195mm) on Top Layer Location : [X = 99.828mm][Y = 151.195mm]
   Violation between Short-Circuit Constraint: Between Track (98.105mm,149.195mm)(99.765mm,149.195mm) on Top Layer And Pad U5-34(99.265mm,149.195mm) on Top Layer Location : [X = 99.202mm][Y = 149.195mm]
   Violation between Short-Circuit Constraint: Between Track (98.095mm,148.695mm)(99.765mm,148.695mm) on Top Layer And Pad U5-35(99.265mm,148.695mm) on Top Layer Location : [X = 99.202mm][Y = 148.695mm]
   Violation between Short-Circuit Constraint: Between Track (99.765mm,147.665mm)(99.765mm,148.195mm) on Top Layer And Pad U5-36(99.265mm,148.195mm) on Top Layer Location : [X = 99.765mm][Y = 148.17mm]
   Violation between Short-Circuit Constraint: Between Track (100.82mm,146.22mm)(101.74mm,146.22mm) on Top Layer And Pad U5-37(101.24mm,146.22mm) on Top Layer Location : [X = 101.24mm][Y = 146.22mm]
   Violation between Short-Circuit Constraint: Between Track (100.82mm,146.22mm)(101.74mm,146.22mm) on Top Layer And Pad U5-38(101.74mm,146.22mm) on Top Layer Location : [X = 101.715mm][Y = 146.22mm]
   Violation between Short-Circuit Constraint: Between Track (102.24mm,146.22mm)(102.24mm,147.46mm) on Top Layer And Pad U5-39(102.24mm,146.22mm) on Top Layer Location : [X = 102.24mm][Y = 146.533mm]
   Violation between Short-Circuit Constraint: Between Track (102.74mm,145.14mm)(102.74mm,146.22mm) on Top Layer And Pad U5-40(102.74mm,146.22mm) on Top Layer Location : [X = 102.74mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (103.24mm,144.74mm)(103.24mm,146.22mm) on Top Layer And Pad U5-41(103.24mm,146.22mm) on Top Layer Location : [X = 103.24mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (103.74mm,144.24mm)(103.74mm,146.22mm) on Top Layer And Pad U5-42(103.74mm,146.22mm) on Top Layer Location : [X = 103.74mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (106.24mm,144.74mm)(106.24mm,146.22mm) on Top Layer And Pad U5-47(106.24mm,146.22mm) on Top Layer Location : [X = 106.24mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (106.74mm,146.22mm)(106.74mm,148.06mm) on Top Layer And Pad U5-48(106.74mm,146.22mm) on Top Layer Location : [X = 106.74mm][Y = 146.533mm]
   Violation between Short-Circuit Constraint: Between Track (108.24mm,145.14mm)(108.24mm,146.22mm) on Top Layer And Pad U5-51(108.24mm,146.22mm) on Top Layer Location : [X = 108.24mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (109.24mm,145.44mm)(109.24mm,146.22mm) on Top Layer And Pad U5-53(109.24mm,146.22mm) on Top Layer Location : [X = 109.24mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (107.7mm,143.9mm)(109.24mm,145.44mm) on Top Layer And Pad U5-53(109.24mm,146.22mm) on Top Layer Location : [X = 109.24mm][Y = 145.517mm]
   Violation between Short-Circuit Constraint: Between Track (109.74mm,145.14mm)(109.74mm,146.22mm) on Top Layer And Pad U5-54(109.74mm,146.22mm) on Top Layer Location : [X = 109.74mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (110.25mm,144.55mm)(110.25mm,145.775mm) on Top Layer And Pad U5-55(110.24mm,146.22mm) on Top Layer Location : [X = 110.25mm][Y = 145.685mm]
   Violation between Short-Circuit Constraint: Between Track (110.75mm,143.21mm)(110.75mm,145.775mm) on Top Layer And Pad U5-56(110.74mm,146.22mm) on Top Layer Location : [X = 110.75mm][Y = 145.685mm]
   Violation between Short-Circuit Constraint: Between Track (111.25mm,144.55mm)(111.25mm,145.775mm) on Top Layer And Pad U5-57(111.24mm,146.22mm) on Top Layer Location : [X = 111.25mm][Y = 145.685mm]
   Violation between Short-Circuit Constraint: Between Track (111.74mm,146.22mm)(111.74mm,147.06mm) on Top Layer And Pad U5-58(111.74mm,146.22mm) on Top Layer Location : [X = 111.74mm][Y = 146.533mm]
   Violation between Short-Circuit Constraint: Between Track (112.24mm,146.22mm)(112.24mm,147.76mm) on Top Layer And Pad U5-59(112.24mm,146.22mm) on Top Layer Location : [X = 112.24mm][Y = 146.533mm]
   Violation between Short-Circuit Constraint: Between Track (114.24mm,145.16mm)(114.24mm,146.22mm) on Top Layer And Pad U5-63(114.24mm,146.22mm) on Top Layer Location : [X = 114.24mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (114.74mm,146.22mm)(114.74mm,147.24mm) on Top Layer And Pad U5-64(114.74mm,146.22mm) on Top Layer Location : [X = 114.74mm][Y = 146.533mm]
   Violation between Short-Circuit Constraint: Between Track (115.24mm,146.22mm)(115.24mm,147.26mm) on Top Layer And Pad U5-65(115.24mm,146.22mm) on Top Layer Location : [X = 115.24mm][Y = 146.533mm]
   Violation between Short-Circuit Constraint: Between Track (115.74mm,145.06mm)(115.74mm,146.22mm) on Top Layer And Pad U5-66(115.74mm,146.22mm) on Top Layer Location : [X = 115.74mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (118.24mm,144.96mm)(118.24mm,146.22mm) on Top Layer And Pad U5-71(118.24mm,146.22mm) on Top Layer Location : [X = 118.24mm][Y = 145.907mm]
   Violation between Short-Circuit Constraint: Between Track (119.895mm,148.695mm)(121.215mm,148.695mm) on Top Layer And Pad U5-74(120.715mm,148.695mm) on Top Layer Location : [X = 120.652mm][Y = 148.695mm]
   Violation between Short-Circuit Constraint: Between Track (119.6mm,148.4mm)(119.895mm,148.695mm) on Top Layer And Pad U5-74(120.715mm,148.695mm) on Top Layer Location : [X = 119.992mm][Y = 148.695mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,149.195mm)(122.105mm,149.195mm) on Top Layer And Pad U5-75(120.715mm,149.195mm) on Top Layer Location : [X = 121.278mm][Y = 149.195mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,150.695mm)(122.305mm,150.695mm) on Top Layer And Pad U5-78(120.715mm,150.695mm) on Top Layer Location : [X = 121.278mm][Y = 150.695mm]
   Violation between Short-Circuit Constraint: Between Track (120.105mm,151.195mm)(121.215mm,151.195mm) on Top Layer And Pad U5-79(120.715mm,151.195mm) on Top Layer Location : [X = 120.66mm][Y = 151.195mm]
   Violation between Short-Circuit Constraint: Between Track (119.8mm,151.5mm)(120.105mm,151.195mm) on Top Layer And Pad U5-79(120.715mm,151.195mm) on Top Layer Location : [X = 120.097mm][Y = 151.217mm]
   Violation between Short-Circuit Constraint: Between Track (119.995mm,151.695mm)(121.215mm,151.695mm) on Top Layer And Pad U5-80(120.715mm,151.695mm) on Top Layer Location : [X = 120.652mm][Y = 151.695mm]
   Violation between Short-Circuit Constraint: Between Track (119.8mm,151.5mm)(119.995mm,151.695mm) on Top Layer And Pad U5-80(120.715mm,151.695mm) on Top Layer Location : [X = 120.042mm][Y = 151.689mm]
   Violation between Short-Circuit Constraint: Between Via (119.8mm,151.5mm) from Top Layer to Bottom Layer And Pad U5-80(120.715mm,151.695mm) on Top Layer Location : [X = 120.041mm][Y = 151.64mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,152.195mm)(122.005mm,152.195mm) on Top Layer And Pad U5-81(120.715mm,152.195mm) on Top Layer Location : [X = 121.278mm][Y = 152.195mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,152.695mm)(122.705mm,152.695mm) on Top Layer And Pad U5-82(120.715mm,152.695mm) on Top Layer Location : [X = 121.278mm][Y = 152.695mm]
   Violation between Short-Circuit Constraint: Between Track (119.805mm,153.195mm)(121.215mm,153.195mm) on Top Layer And Pad U5-83(120.715mm,153.195mm) on Top Layer Location : [X = 120.652mm][Y = 153.195mm]
   Violation between Short-Circuit Constraint: Between Via (119.8mm,153.2mm) from Top Layer to Bottom Layer And Pad U5-83(120.715mm,153.195mm) on Top Layer Location : [X = 120.045mm][Y = 153.196mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,153.695mm)(122.405mm,153.695mm) on Top Layer And Pad U5-84(120.715mm,153.695mm) on Top Layer Location : [X = 121.278mm][Y = 153.695mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,154.195mm)(123.495mm,154.195mm) on Top Layer And Pad U5-85(120.715mm,154.195mm) on Top Layer Location : [X = 121.278mm][Y = 154.195mm]
   Violation between Short-Circuit Constraint: Between Track (119.805mm,154.695mm)(121.215mm,154.695mm) on Top Layer And Pad U5-86(120.715mm,154.695mm) on Top Layer Location : [X = 120.652mm][Y = 154.695mm]
   Violation between Short-Circuit Constraint: Between Via (119.8mm,154.7mm) from Top Layer to Bottom Layer And Pad U5-86(120.715mm,154.695mm) on Top Layer Location : [X = 120.045mm][Y = 154.696mm]
   Violation between Short-Circuit Constraint: Between Track (119.805mm,157.695mm)(121.215mm,157.695mm) on Top Layer And Pad U5-92(120.715mm,157.695mm) on Top Layer Location : [X = 120.652mm][Y = 157.695mm]
   Violation between Short-Circuit Constraint: Between Via (119.8mm,157.7mm) from Top Layer to Bottom Layer And Pad U5-92(120.715mm,157.695mm) on Top Layer Location : [X = 120.045mm][Y = 157.696mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,158.195mm)(123.85mm,158.195mm) on Top Layer And Pad U5-93(120.715mm,158.195mm) on Top Layer Location : [X = 121.278mm][Y = 158.195mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,159.695mm)(124.595mm,159.695mm) on Top Layer And Pad U5-96(120.715mm,159.695mm) on Top Layer Location : [X = 121.278mm][Y = 159.695mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,160.195mm)(124.195mm,160.195mm) on Top Layer And Pad U5-97(120.715mm,160.195mm) on Top Layer Location : [X = 121.278mm][Y = 160.195mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,160.695mm)(123.695mm,160.695mm) on Top Layer And Pad U5-98(120.715mm,160.695mm) on Top Layer Location : [X = 121.278mm][Y = 160.695mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,161.195mm)(122.795mm,161.195mm) on Top Layer And Pad U5-99(120.715mm,161.195mm) on Top Layer Location : [X = 121.278mm][Y = 161.195mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,161.695mm)(122.182mm,161.695mm) on Top Layer And Pad U5-100(120.715mm,161.695mm) on Top Layer Location : [X = 121.278mm][Y = 161.695mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,162.195mm)(122.04mm,162.195mm) on Top Layer And Pad U5-101(120.715mm,162.195mm) on Top Layer Location : [X = 121.278mm][Y = 162.195mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,162.695mm)(121.22mm,162.7mm) on Top Layer And Pad U5-102(120.715mm,162.695mm) on Top Layer Location : [X = 121.218mm][Y = 162.697mm]
   Violation between Short-Circuit Constraint: Between Track (119.305mm,162.695mm)(121.215mm,162.695mm) on Top Layer And Pad U5-102(120.715mm,162.695mm) on Top Layer Location : [X = 120.652mm][Y = 162.695mm]
   Violation between Short-Circuit Constraint: Between Track (120.105mm,163.195mm)(121.215mm,163.195mm) on Top Layer And Pad U5-103(120.715mm,163.195mm) on Top Layer Location : [X = 120.66mm][Y = 163.195mm]
   Violation between Short-Circuit Constraint: Between Track (119.8mm,163.5mm)(120.105mm,163.195mm) on Top Layer And Pad U5-103(120.715mm,163.195mm) on Top Layer Location : [X = 120.097mm][Y = 163.217mm]
   Violation between Short-Circuit Constraint: Between Track (119.995mm,163.695mm)(121.215mm,163.695mm) on Top Layer And Pad U5-104(120.715mm,163.695mm) on Top Layer Location : [X = 120.652mm][Y = 163.695mm]
   Violation between Short-Circuit Constraint: Between Track (119.8mm,163.5mm)(119.995mm,163.695mm) on Top Layer And Pad U5-104(120.715mm,163.695mm) on Top Layer Location : [X = 120.042mm][Y = 163.689mm]
   Violation between Short-Circuit Constraint: Between Via (119.8mm,163.5mm) from Top Layer to Bottom Layer And Pad U5-104(120.715mm,163.695mm) on Top Layer Location : [X = 120.041mm][Y = 163.64mm]
   Violation between Short-Circuit Constraint: Between Track (119.295mm,164.195mm)(121.215mm,164.195mm) on Top Layer And Pad U5-105(120.715mm,164.195mm) on Top Layer Location : [X = 120.652mm][Y = 164.195mm]
   Violation between Short-Circuit Constraint: Between Track (121.215mm,164.195mm)(122.195mm,164.195mm) on Top Layer And Pad U5-105(120.715mm,164.195mm) on Top Layer Location : [X = 121.278mm][Y = 164.195mm]
   Violation between Short-Circuit Constraint: Between Track (112.24mm,167.67mm)(112.24mm,172.11mm) on Top Layer And Pad U5-122(112.24mm,167.67mm) on Top Layer Location : [X = 112.24mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (111.74mm,166.14mm)(111.74mm,167.67mm) on Top Layer And Pad U5-123(111.74mm,167.67mm) on Top Layer Location : [X = 111.74mm][Y = 167.357mm]
   Violation between Short-Circuit Constraint: Between Track (111.24mm,167.67mm)(111.24mm,168.94mm) on Top Layer And Pad U5-124(111.24mm,167.67mm) on Top Layer Location : [X = 111.24mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (110.74mm,167.67mm)(110.74mm,169.652mm) on Top Layer And Pad U5-125(110.74mm,167.67mm) on Top Layer Location : [X = 110.74mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (109.24mm,167.67mm)(109.24mm,168.96mm) on Top Layer And Pad U5-128(109.24mm,167.67mm) on Top Layer Location : [X = 109.24mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (108.24mm,167.67mm)(108.24mm,168.56mm) on Top Layer And Pad U5-130(108.24mm,167.67mm) on Top Layer Location : [X = 108.24mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (105.24mm,167.67mm)(105.24mm,168.94mm) on Top Layer And Pad U5-136(105.24mm,167.67mm) on Top Layer Location : [X = 105.24mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (104.74mm,166.34mm)(104.74mm,167.67mm) on Top Layer And Pad U5-137(104.74mm,167.67mm) on Top Layer Location : [X = 104.74mm][Y = 167.357mm]
   Violation between Short-Circuit Constraint: Between Track (104.24mm,166.36mm)(104.24mm,167.67mm) on Top Layer And Pad U5-138(104.24mm,167.67mm) on Top Layer Location : [X = 104.24mm][Y = 167.357mm]
   Violation between Short-Circuit Constraint: Between Track (103.74mm,167.67mm)(103.74mm,169.06mm) on Top Layer And Pad U5-139(103.74mm,167.67mm) on Top Layer Location : [X = 103.74mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (103.24mm,167.67mm)(103.24mm,168.76mm) on Top Layer And Pad U5-140(103.24mm,167.67mm) on Top Layer Location : [X = 103.24mm][Y = 167.983mm]
   Violation between Short-Circuit Constraint: Between Track (101.74mm,167.67mm)(101.74mm,168.66mm) on Top Layer And Pad U5-143(101.74mm,167.67mm) on Top Layer Location : [X = 101.74mm][Y = 167.983mm]
Rule Violations :92

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=2mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R37-1(192.1mm,158.975mm) on Top Layer And Pad R37-2(192.1mm,159.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R38-1(186.2mm,158.975mm) on Top Layer And Pad R38-2(186.2mm,159.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R41-1(180.9mm,158.975mm) on Top Layer And Pad R41-2(180.9mm,159.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R40-1(175.1mm,158.975mm) on Top Layer And Pad R40-2(175.1mm,159.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C59-1(160.1mm,158.86mm) on Top Layer And Pad C59-2(160.1mm,159.74mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R42-1(154.2mm,158.975mm) on Top Layer And Pad R42-2(154.2mm,159.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R34-1(82.6mm,212.475mm) on Top Layer And Pad R34-2(82.6mm,213.325mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C52-2(80.7mm,212.1mm) on Top Layer And Pad C52-1(80.7mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C51-2(78.3mm,212.1mm) on Top Layer And Pad C51-1(78.3mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C56-1(74.7mm,218.54mm) on Top Layer And Pad C56-2(74.7mm,217.66mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C53-1(73.5mm,218.54mm) on Top Layer And Pad C53-2(73.5mm,217.66mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C57-1(71.26mm,217.6mm) on Top Layer And Pad C57-2(72.14mm,217.6mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C55-2(70.7mm,212.1mm) on Top Layer And Pad C55-1(70.7mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C54-2(68.3mm,212.1mm) on Top Layer And Pad C54-1(68.3mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R35-1(76.075mm,220mm) on Top Layer And Pad R35-2(76.925mm,220mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C58-1(76.06mm,218.8mm) on Top Layer And Pad C58-2(76.94mm,218.8mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R36-1(76.925mm,217.6mm) on Top Layer And Pad R36-2(76.075mm,217.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-2(75mm,215.425mm) on Top Layer And Pad U3-1(75.5mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-3(74.5mm,215.425mm) on Top Layer And Pad U3-2(75mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-4(74mm,215.425mm) on Top Layer And Pad U3-3(74.5mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-5(73.5mm,215.425mm) on Top Layer And Pad U3-4(74mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-7(74mm,212.175mm) on Top Layer And Pad U3-6(73.5mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-8(74.5mm,212.175mm) on Top Layer And Pad U3-7(74mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-9(75mm,212.175mm) on Top Layer And Pad U3-8(74.5mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-10(75.5mm,212.175mm) on Top Layer And Pad U3-9(75mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R31-1(105.2mm,213.325mm) on Top Layer And Pad R31-2(105.2mm,212.475mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C44-2(103.4mm,212.1mm) on Top Layer And Pad C44-1(103.4mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C43-2(101mm,212.1mm) on Top Layer And Pad C43-1(101mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C48-1(97.9mm,218.54mm) on Top Layer And Pad C48-2(97.9mm,217.66mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C45-1(96.7mm,218.54mm) on Top Layer And Pad C45-2(96.7mm,217.66mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-9(97.7mm,212.175mm) on Top Layer And Pad U2-10(98.2mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-8(97.2mm,212.175mm) on Top Layer And Pad U2-9(97.7mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-7(96.7mm,212.175mm) on Top Layer And Pad U2-8(97.2mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-6(96.2mm,212.175mm) on Top Layer And Pad U2-7(96.7mm,212.175mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-4(96.7mm,215.425mm) on Top Layer And Pad U2-5(96.2mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-3(97.2mm,215.425mm) on Top Layer And Pad U2-4(96.7mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-2(97.7mm,215.425mm) on Top Layer And Pad U2-3(97.2mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U2-1(98.2mm,215.425mm) on Top Layer And Pad U2-2(97.7mm,215.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C49-1(94.46mm,217.6mm) on Top Layer And Pad C49-2(95.34mm,217.6mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C47-2(93.4mm,212.1mm) on Top Layer And Pad C47-1(93.4mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C46-2(91mm,212.1mm) on Top Layer And Pad C46-1(91mm,213.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R32-1(99.175mm,220mm) on Top Layer And Pad R32-2(100.025mm,220mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C50-1(99.16mm,218.8mm) on Top Layer And Pad C50-2(100.04mm,218.8mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R33-1(100.025mm,217.6mm) on Top Layer And Pad R33-2(99.175mm,217.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R18-2(155.5mm,134.8mm) on Top Layer And Pad R18-1(155.5mm,133.95mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-2(78.1mm,147.025mm) on Top Layer And Pad U10-1(78.1mm,147.675mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-1(78.1mm,147.675mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-3(78.1mm,146.375mm) on Top Layer And Pad U10-2(78.1mm,147.025mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-2(78.1mm,147.025mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-4(78.1mm,145.725mm) on Top Layer And Pad U10-3(78.1mm,146.375mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-3(78.1mm,146.375mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-4(78.1mm,145.725mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-7(80.9mm,147.025mm) on Top Layer And Pad U10-8(80.9mm,147.675mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-8(80.9mm,147.675mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-6(80.9mm,146.375mm) on Top Layer And Pad U10-7(80.9mm,147.025mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-7(80.9mm,147.025mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U10-5(80.9mm,145.725mm) on Top Layer And Pad U10-6(80.9mm,146.375mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-6(80.9mm,146.375mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad U10-9(79.5mm,146.7mm) on Top Layer And Pad U10-5(80.9mm,145.725mm) on Top Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C2-2(158.5mm,126.64mm) on Top Layer And Pad C2-1(158.5mm,125.76mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C16-2(156.14mm,123.8mm) on Top Layer And Pad C16-1(155.26mm,123.8mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C9-2(156.14mm,125.3mm) on Top Layer And Pad C9-1(155.26mm,125.3mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C5-2(156.14mm,126.8mm) on Top Layer And Pad C5-1(155.26mm,126.8mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R21-2(62.875mm,158.7mm) on Top Layer And Pad R21-1(63.725mm,158.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R20-2(99.4mm,181.775mm) on Top Layer And Pad R20-1(99.4mm,182.625mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R15-2(122.7mm,144.225mm) on Top Layer And Pad R15-1(122.7mm,143.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R16-2(172.5mm,131.125mm) on Top Layer And Pad R16-1(172.5mm,130.275mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R17-2(87.075mm,161.8mm) on Top Layer And Pad R17-1(87.925mm,161.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R23-2(89.175mm,159.8mm) on Top Layer And Pad R23-1(90.025mm,159.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R22-2(76.925mm,150.2mm) on Top Layer And Pad R22-1(76.075mm,150.2mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R3-2(195.375mm,124.7mm) on Top Layer And Pad R3-1(196.225mm,124.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R2-2(195.375mm,127.1mm) on Top Layer And Pad R2-1(196.225mm,127.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R1-2(195.375mm,129.6mm) on Top Layer And Pad R1-1(196.225mm,129.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
Rule Violations :73

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (71.5mm,154.725mm) on Top Overlay And Pad C31-2(71.66mm,154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (191.6mm,160.3mm)(192.6mm,160.3mm) on Top Overlay And Pad R37-2(192.1mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.6mm,158.5mm)(192.6mm,160.3mm) on Top Overlay And Pad R37-2(192.1mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.6mm,158.5mm)(191.6mm,160.3mm) on Top Overlay And Pad R37-2(192.1mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (191.6mm,158.5mm)(192.6mm,158.5mm) on Top Overlay And Pad R37-1(192.1mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (192.6mm,158.5mm)(192.6mm,160.3mm) on Top Overlay And Pad R37-1(192.1mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (191.6mm,158.5mm)(191.6mm,160.3mm) on Top Overlay And Pad R37-1(192.1mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (185.7mm,160.3mm)(186.7mm,160.3mm) on Top Overlay And Pad R38-2(186.2mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (186.7mm,158.5mm)(186.7mm,160.3mm) on Top Overlay And Pad R38-2(186.2mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (185.7mm,158.5mm)(185.7mm,160.3mm) on Top Overlay And Pad R38-2(186.2mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (185.7mm,158.5mm)(186.7mm,158.5mm) on Top Overlay And Pad R38-1(186.2mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (186.7mm,158.5mm)(186.7mm,160.3mm) on Top Overlay And Pad R38-1(186.2mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (185.7mm,158.5mm)(185.7mm,160.3mm) on Top Overlay And Pad R38-1(186.2mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (180.4mm,158.5mm)(180.4mm,160.3mm) on Top Overlay And Pad R41-2(180.9mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.4mm,158.5mm)(181.4mm,160.3mm) on Top Overlay And Pad R41-2(180.9mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (180.4mm,160.3mm)(181.4mm,160.3mm) on Top Overlay And Pad R41-2(180.9mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (180.4mm,158.5mm)(180.4mm,160.3mm) on Top Overlay And Pad R41-1(180.9mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (181.4mm,158.5mm)(181.4mm,160.3mm) on Top Overlay And Pad R41-1(180.9mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (180.4mm,158.5mm)(181.4mm,158.5mm) on Top Overlay And Pad R41-1(180.9mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (174.6mm,158.5mm)(174.6mm,160.3mm) on Top Overlay And Pad R40-2(175.1mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (175.6mm,158.5mm)(175.6mm,160.3mm) on Top Overlay And Pad R40-2(175.1mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (174.6mm,160.3mm)(175.6mm,160.3mm) on Top Overlay And Pad R40-2(175.1mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (174.6mm,158.5mm)(174.6mm,160.3mm) on Top Overlay And Pad R40-1(175.1mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (175.6mm,158.5mm)(175.6mm,160.3mm) on Top Overlay And Pad R40-1(175.1mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (174.6mm,158.5mm)(175.6mm,158.5mm) on Top Overlay And Pad R40-1(175.1mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (159.6mm,158.3mm)(159.6mm,160.3mm) on Top Overlay And Pad C59-2(160.1mm,159.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (160.6mm,158.3mm)(160.6mm,160.3mm) on Top Overlay And Pad C59-2(160.1mm,159.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (159.6mm,160.3mm)(160.6mm,160.3mm) on Top Overlay And Pad C59-2(160.1mm,159.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (159.6mm,158.3mm)(159.6mm,160.3mm) on Top Overlay And Pad C59-1(160.1mm,158.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (160.6mm,158.3mm)(160.6mm,160.3mm) on Top Overlay And Pad C59-1(160.1mm,158.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (159.6mm,158.3mm)(160.6mm,158.3mm) on Top Overlay And Pad C59-1(160.1mm,158.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.7mm,158.5mm)(153.7mm,160.3mm) on Top Overlay And Pad R42-2(154.2mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.7mm,158.5mm)(154.7mm,160.3mm) on Top Overlay And Pad R42-2(154.2mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (153.7mm,160.3mm)(154.7mm,160.3mm) on Top Overlay And Pad R42-2(154.2mm,159.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (153.7mm,158.5mm)(153.7mm,160.3mm) on Top Overlay And Pad R42-1(154.2mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (154.7mm,158.5mm)(154.7mm,160.3mm) on Top Overlay And Pad R42-1(154.2mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (153.7mm,158.5mm)(154.7mm,158.5mm) on Top Overlay And Pad R42-1(154.2mm,158.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (86.7mm,171.7mm)(91.3mm,171.7mm) on Top Overlay And Pad Q6-3(86.91mm,170.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (82.1mm,213.8mm)(83.1mm,213.8mm) on Top Overlay And Pad R34-2(82.6mm,213.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,212mm)(83.1mm,213.8mm) on Top Overlay And Pad R34-2(82.6mm,213.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (82.1mm,212mm)(82.1mm,213.8mm) on Top Overlay And Pad R34-2(82.6mm,213.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (82.1mm,212mm)(83.1mm,212mm) on Top Overlay And Pad R34-1(82.6mm,212.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (83.1mm,212mm)(83.1mm,213.8mm) on Top Overlay And Pad R34-1(82.6mm,212.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (82.1mm,212mm)(82.1mm,213.8mm) on Top Overlay And Pad R34-1(82.6mm,212.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (79.7mm,211.2mm)(79.7mm,214.6mm) on Top Overlay And Pad C52-1(80.7mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (81.7mm,211.2mm)(81.7mm,214.6mm) on Top Overlay And Pad C52-1(80.7mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.7mm,214.6mm)(81.7mm,214.6mm) on Top Overlay And Pad C52-1(80.7mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (79.7mm,211.2mm)(79.7mm,214.6mm) on Top Overlay And Pad C52-2(80.7mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (81.7mm,211.2mm)(81.7mm,214.6mm) on Top Overlay And Pad C52-2(80.7mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.7mm,211.2mm)(81.7mm,211.2mm) on Top Overlay And Pad C52-2(80.7mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.3mm,214.6mm)(79.3mm,214.6mm) on Top Overlay And Pad C51-1(78.3mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (79.3mm,211.2mm)(79.3mm,214.6mm) on Top Overlay And Pad C51-1(78.3mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (77.3mm,211.2mm)(77.3mm,214.6mm) on Top Overlay And Pad C51-1(78.3mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (77.3mm,211.2mm)(79.3mm,211.2mm) on Top Overlay And Pad C51-2(78.3mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (79.3mm,211.2mm)(79.3mm,214.6mm) on Top Overlay And Pad C51-2(78.3mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (77.3mm,211.2mm)(77.3mm,214.6mm) on Top Overlay And Pad C51-2(78.3mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (74.2mm,217.1mm)(74.2mm,219.1mm) on Top Overlay And Pad C56-2(74.7mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (74.2mm,217.1mm)(75.2mm,217.1mm) on Top Overlay And Pad C56-2(74.7mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (75.2mm,217.1mm)(75.2mm,219.1mm) on Top Overlay And Pad C56-2(74.7mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (74.2mm,217.1mm)(74.2mm,219.1mm) on Top Overlay And Pad C56-1(74.7mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (74.2mm,219.1mm)(75.2mm,219.1mm) on Top Overlay And Pad C56-1(74.7mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (75.2mm,217.1mm)(75.2mm,219.1mm) on Top Overlay And Pad C56-1(74.7mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (73mm,217.1mm)(73mm,219.1mm) on Top Overlay And Pad C53-2(73.5mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (74mm,217.1mm)(74mm,219.1mm) on Top Overlay And Pad C53-2(73.5mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (73mm,217.1mm)(74mm,217.1mm) on Top Overlay And Pad C53-2(73.5mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (73mm,217.1mm)(73mm,219.1mm) on Top Overlay And Pad C53-1(73.5mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (74mm,217.1mm)(74mm,219.1mm) on Top Overlay And Pad C53-1(73.5mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (73mm,219.1mm)(74mm,219.1mm) on Top Overlay And Pad C53-1(73.5mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (72.7mm,217.1mm)(72.7mm,218.1mm) on Top Overlay And Pad C57-2(72.14mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (70.7mm,217.1mm)(72.7mm,217.1mm) on Top Overlay And Pad C57-2(72.14mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (70.7mm,218.1mm)(72.7mm,218.1mm) on Top Overlay And Pad C57-2(72.14mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (70.7mm,217.1mm)(70.7mm,218.1mm) on Top Overlay And Pad C57-1(71.26mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (70.7mm,217.1mm)(72.7mm,217.1mm) on Top Overlay And Pad C57-1(71.26mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (70.7mm,218.1mm)(72.7mm,218.1mm) on Top Overlay And Pad C57-1(71.26mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (69.7mm,211.2mm)(69.7mm,214.6mm) on Top Overlay And Pad C55-1(70.7mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (71.7mm,211.2mm)(71.7mm,214.6mm) on Top Overlay And Pad C55-1(70.7mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.7mm,214.6mm)(71.7mm,214.6mm) on Top Overlay And Pad C55-1(70.7mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (69.7mm,211.2mm)(69.7mm,214.6mm) on Top Overlay And Pad C55-2(70.7mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (71.7mm,211.2mm)(71.7mm,214.6mm) on Top Overlay And Pad C55-2(70.7mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.7mm,211.2mm)(71.7mm,211.2mm) on Top Overlay And Pad C55-2(70.7mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (67.3mm,211.2mm)(67.3mm,214.6mm) on Top Overlay And Pad C54-1(68.3mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (69.3mm,211.2mm)(69.3mm,214.6mm) on Top Overlay And Pad C54-1(68.3mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.3mm,214.6mm)(69.3mm,214.6mm) on Top Overlay And Pad C54-1(68.3mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (67.3mm,211.2mm)(67.3mm,214.6mm) on Top Overlay And Pad C54-2(68.3mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (69.3mm,211.2mm)(69.3mm,214.6mm) on Top Overlay And Pad C54-2(68.3mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.3mm,211.2mm)(69.3mm,211.2mm) on Top Overlay And Pad C54-2(68.3mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.4mm,219.5mm)(77.4mm,220.5mm) on Top Overlay And Pad R35-2(76.925mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,219.5mm)(77.4mm,219.5mm) on Top Overlay And Pad R35-2(76.925mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,220.5mm)(77.4mm,220.5mm) on Top Overlay And Pad R35-2(76.925mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (75.6mm,219.5mm)(75.6mm,220.5mm) on Top Overlay And Pad R35-1(76.075mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,219.5mm)(77.4mm,219.5mm) on Top Overlay And Pad R35-1(76.075mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,220.5mm)(77.4mm,220.5mm) on Top Overlay And Pad R35-1(76.075mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (77.5mm,218.3mm)(77.5mm,219.3mm) on Top Overlay And Pad C58-2(76.94mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (75.5mm,219.3mm)(77.5mm,219.3mm) on Top Overlay And Pad C58-2(76.94mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (75.5mm,218.3mm)(77.5mm,218.3mm) on Top Overlay And Pad C58-2(76.94mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (75.5mm,218.3mm)(75.5mm,219.3mm) on Top Overlay And Pad C58-1(76.06mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (75.5mm,219.3mm)(77.5mm,219.3mm) on Top Overlay And Pad C58-1(76.06mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (75.5mm,218.3mm)(77.5mm,218.3mm) on Top Overlay And Pad C58-1(76.06mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (75.6mm,217.1mm)(75.6mm,218.1mm) on Top Overlay And Pad R36-2(76.075mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,217.1mm)(77.4mm,217.1mm) on Top Overlay And Pad R36-2(76.075mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,218.1mm)(77.4mm,218.1mm) on Top Overlay And Pad R36-2(76.075mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.4mm,217.1mm)(77.4mm,218.1mm) on Top Overlay And Pad R36-1(76.925mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,217.1mm)(77.4mm,217.1mm) on Top Overlay And Pad R36-1(76.925mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,218.1mm)(77.4mm,218.1mm) on Top Overlay And Pad R36-1(76.925mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.15mm,203.45mm)(75.45mm,203.45mm) on Top Overlay And Pad L2-1(74.65mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.15mm,209.75mm)(75.45mm,209.75mm) on Top Overlay And Pad L2-1(74.65mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.15mm,203.45mm)(75.45mm,203.45mm) on Top Overlay And Pad L2-2(69.95mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.15mm,209.75mm)(75.45mm,209.75mm) on Top Overlay And Pad L2-2(69.95mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (104.7mm,212mm)(104.7mm,213.8mm) on Top Overlay And Pad R31-2(105.2mm,212.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.7mm,212mm)(105.7mm,213.8mm) on Top Overlay And Pad R31-2(105.2mm,212.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (104.7mm,212mm)(105.7mm,212mm) on Top Overlay And Pad R31-2(105.2mm,212.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (104.7mm,212mm)(104.7mm,213.8mm) on Top Overlay And Pad R31-1(105.2mm,213.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (105.7mm,212mm)(105.7mm,213.8mm) on Top Overlay And Pad R31-1(105.2mm,213.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (104.7mm,213.8mm)(105.7mm,213.8mm) on Top Overlay And Pad R31-1(105.2mm,213.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (102.4mm,211.2mm)(102.4mm,214.6mm) on Top Overlay And Pad C44-1(103.4mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (104.4mm,211.2mm)(104.4mm,214.6mm) on Top Overlay And Pad C44-1(103.4mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.4mm,214.6mm)(104.4mm,214.6mm) on Top Overlay And Pad C44-1(103.4mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (102.4mm,211.2mm)(102.4mm,214.6mm) on Top Overlay And Pad C44-2(103.4mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (104.4mm,211.2mm)(104.4mm,214.6mm) on Top Overlay And Pad C44-2(103.4mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (102.4mm,211.2mm)(104.4mm,211.2mm) on Top Overlay And Pad C44-2(103.4mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (100mm,211.2mm)(100mm,214.6mm) on Top Overlay And Pad C43-1(101mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (102mm,211.2mm)(102mm,214.6mm) on Top Overlay And Pad C43-1(101mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100mm,214.6mm)(102mm,214.6mm) on Top Overlay And Pad C43-1(101mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (100mm,211.2mm)(100mm,214.6mm) on Top Overlay And Pad C43-2(101mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (102mm,211.2mm)(102mm,214.6mm) on Top Overlay And Pad C43-2(101mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100mm,211.2mm)(102mm,211.2mm) on Top Overlay And Pad C43-2(101mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (97.4mm,217.1mm)(97.4mm,219.1mm) on Top Overlay And Pad C48-2(97.9mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (98.4mm,217.1mm)(98.4mm,219.1mm) on Top Overlay And Pad C48-2(97.9mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (97.4mm,217.1mm)(98.4mm,217.1mm) on Top Overlay And Pad C48-2(97.9mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (97.4mm,217.1mm)(97.4mm,219.1mm) on Top Overlay And Pad C48-1(97.9mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (98.4mm,217.1mm)(98.4mm,219.1mm) on Top Overlay And Pad C48-1(97.9mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (97.4mm,219.1mm)(98.4mm,219.1mm) on Top Overlay And Pad C48-1(97.9mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (96.2mm,217.1mm)(97.2mm,217.1mm) on Top Overlay And Pad C45-2(96.7mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (97.2mm,217.1mm)(97.2mm,219.1mm) on Top Overlay And Pad C45-2(96.7mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (96.2mm,217.1mm)(96.2mm,219.1mm) on Top Overlay And Pad C45-2(96.7mm,217.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (96.2mm,219.1mm)(97.2mm,219.1mm) on Top Overlay And Pad C45-1(96.7mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (97.2mm,217.1mm)(97.2mm,219.1mm) on Top Overlay And Pad C45-1(96.7mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (96.2mm,217.1mm)(96.2mm,219.1mm) on Top Overlay And Pad C45-1(96.7mm,218.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (95.9mm,217.1mm)(95.9mm,218.1mm) on Top Overlay And Pad C49-2(95.34mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (93.9mm,217.1mm)(95.9mm,217.1mm) on Top Overlay And Pad C49-2(95.34mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (93.9mm,218.1mm)(95.9mm,218.1mm) on Top Overlay And Pad C49-2(95.34mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (93.9mm,217.1mm)(93.9mm,218.1mm) on Top Overlay And Pad C49-1(94.46mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (93.9mm,217.1mm)(95.9mm,217.1mm) on Top Overlay And Pad C49-1(94.46mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (93.9mm,218.1mm)(95.9mm,218.1mm) on Top Overlay And Pad C49-1(94.46mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (92.4mm,211.2mm)(92.4mm,214.6mm) on Top Overlay And Pad C47-1(93.4mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (94.4mm,211.2mm)(94.4mm,214.6mm) on Top Overlay And Pad C47-1(93.4mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.4mm,214.6mm)(94.4mm,214.6mm) on Top Overlay And Pad C47-1(93.4mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (92.4mm,211.2mm)(92.4mm,214.6mm) on Top Overlay And Pad C47-2(93.4mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (94.4mm,211.2mm)(94.4mm,214.6mm) on Top Overlay And Pad C47-2(93.4mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (92.4mm,211.2mm)(94.4mm,211.2mm) on Top Overlay And Pad C47-2(93.4mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (90mm,211.2mm)(90mm,214.6mm) on Top Overlay And Pad C46-1(91mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (92mm,211.2mm)(92mm,214.6mm) on Top Overlay And Pad C46-1(91mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90mm,214.6mm)(92mm,214.6mm) on Top Overlay And Pad C46-1(91mm,213.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (90mm,211.2mm)(90mm,214.6mm) on Top Overlay And Pad C46-2(91mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (92mm,211.2mm)(92mm,214.6mm) on Top Overlay And Pad C46-2(91mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90mm,211.2mm)(92mm,211.2mm) on Top Overlay And Pad C46-2(91mm,212.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.75mm,203.45mm)(98.05mm,203.45mm) on Top Overlay And Pad L1-1(97.25mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.75mm,209.75mm)(98.05mm,209.75mm) on Top Overlay And Pad L1-1(97.25mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.75mm,203.45mm)(98.05mm,203.45mm) on Top Overlay And Pad L1-2(92.55mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.75mm,209.75mm)(98.05mm,209.75mm) on Top Overlay And Pad L1-2(92.55mm,206.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (100.5mm,219.5mm)(100.5mm,220.5mm) on Top Overlay And Pad R32-2(100.025mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,219.5mm)(100.5mm,219.5mm) on Top Overlay And Pad R32-2(100.025mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,220.5mm)(100.5mm,220.5mm) on Top Overlay And Pad R32-2(100.025mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (98.7mm,219.5mm)(98.7mm,220.5mm) on Top Overlay And Pad R32-1(99.175mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,219.5mm)(100.5mm,219.5mm) on Top Overlay And Pad R32-1(99.175mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,220.5mm)(100.5mm,220.5mm) on Top Overlay And Pad R32-1(99.175mm,220mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (100.6mm,218.3mm)(100.6mm,219.3mm) on Top Overlay And Pad C50-2(100.04mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (98.6mm,219.3mm)(100.6mm,219.3mm) on Top Overlay And Pad C50-2(100.04mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (98.6mm,218.3mm)(100.6mm,218.3mm) on Top Overlay And Pad C50-2(100.04mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (98.6mm,218.3mm)(98.6mm,219.3mm) on Top Overlay And Pad C50-1(99.16mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (98.6mm,219.3mm)(100.6mm,219.3mm) on Top Overlay And Pad C50-1(99.16mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (98.6mm,218.3mm)(100.6mm,218.3mm) on Top Overlay And Pad C50-1(99.16mm,218.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (98.7mm,217.1mm)(98.7mm,218.1mm) on Top Overlay And Pad R33-2(99.175mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,217.1mm)(100.5mm,217.1mm) on Top Overlay And Pad R33-2(99.175mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,218.1mm)(100.5mm,218.1mm) on Top Overlay And Pad R33-2(99.175mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (100.5mm,217.1mm)(100.5mm,218.1mm) on Top Overlay And Pad R33-1(100.025mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,217.1mm)(100.5mm,217.1mm) on Top Overlay And Pad R33-1(100.025mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.7mm,218.1mm)(100.5mm,218.1mm) on Top Overlay And Pad R33-1(100.025mm,217.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (155mm,133.475mm)(156mm,133.475mm) on Top Overlay And Pad R18-1(155.5mm,133.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155mm,133.475mm)(155mm,135.275mm) on Top Overlay And Pad R18-1(155.5mm,133.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (156mm,133.475mm)(156mm,135.275mm) on Top Overlay And Pad R18-1(155.5mm,133.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (155mm,135.275mm)(156mm,135.275mm) on Top Overlay And Pad R18-2(155.5mm,134.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (155mm,133.475mm)(155mm,135.275mm) on Top Overlay And Pad R18-2(155.5mm,134.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (156mm,133.475mm)(156mm,135.275mm) on Top Overlay And Pad R18-2(155.5mm,134.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (158mm,125.2mm)(158mm,127.2mm) on Top Overlay And Pad C2-1(158.5mm,125.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (159mm,125.2mm)(159mm,127.2mm) on Top Overlay And Pad C2-1(158.5mm,125.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (158mm,125.2mm)(159mm,125.2mm) on Top Overlay And Pad C2-1(158.5mm,125.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (158mm,125.2mm)(158mm,127.2mm) on Top Overlay And Pad C2-2(158.5mm,126.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (159mm,125.2mm)(159mm,127.2mm) on Top Overlay And Pad C2-2(158.5mm,126.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (158mm,127.2mm)(159mm,127.2mm) on Top Overlay And Pad C2-2(158.5mm,126.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (154.7mm,123.3mm)(154.7mm,124.3mm) on Top Overlay And Pad C16-1(155.26mm,123.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,123.3mm)(156.7mm,123.3mm) on Top Overlay And Pad C16-1(155.26mm,123.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,124.3mm)(156.7mm,124.3mm) on Top Overlay And Pad C16-1(155.26mm,123.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (156.7mm,123.3mm)(156.7mm,124.3mm) on Top Overlay And Pad C16-2(156.14mm,123.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,123.3mm)(156.7mm,123.3mm) on Top Overlay And Pad C16-2(156.14mm,123.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,124.3mm)(156.7mm,124.3mm) on Top Overlay And Pad C16-2(156.14mm,123.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (154.7mm,124.8mm)(154.7mm,125.8mm) on Top Overlay And Pad C9-1(155.26mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,124.8mm)(156.7mm,124.8mm) on Top Overlay And Pad C9-1(155.26mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,125.8mm)(156.7mm,125.8mm) on Top Overlay And Pad C9-1(155.26mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (154.813mm,124.993mm) on Top Overlay And Pad C9-1(155.26mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (156.7mm,124.8mm)(156.7mm,125.8mm) on Top Overlay And Pad C9-2(156.14mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,124.8mm)(156.7mm,124.8mm) on Top Overlay And Pad C9-2(156.14mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,125.8mm)(156.7mm,125.8mm) on Top Overlay And Pad C9-2(156.14mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (154.813mm,124.993mm) on Top Overlay And Pad C9-2(156.14mm,125.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (154.7mm,126.3mm)(154.7mm,127.3mm) on Top Overlay And Pad C5-1(155.26mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,126.3mm)(156.7mm,126.3mm) on Top Overlay And Pad C5-1(155.26mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,127.3mm)(156.7mm,127.3mm) on Top Overlay And Pad C5-1(155.26mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (154.813mm,126.492mm) on Top Overlay And Pad C5-1(155.26mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (156.7mm,126.3mm)(156.7mm,127.3mm) on Top Overlay And Pad C5-2(156.14mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,126.3mm)(156.7mm,126.3mm) on Top Overlay And Pad C5-2(156.14mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (154.7mm,127.3mm)(156.7mm,127.3mm) on Top Overlay And Pad C5-2(156.14mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C9" (154.813mm,126.492mm) on Top Overlay And Pad C5-2(156.14mm,126.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (64.2mm,158.2mm)(64.2mm,159.2mm) on Top Overlay And Pad R21-1(63.725mm,158.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.4mm,158.2mm)(64.2mm,158.2mm) on Top Overlay And Pad R21-1(63.725mm,158.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.4mm,159.2mm)(64.2mm,159.2mm) on Top Overlay And Pad R21-1(63.725mm,158.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (62.4mm,158.2mm)(62.4mm,159.2mm) on Top Overlay And Pad R21-2(62.875mm,158.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.4mm,158.2mm)(64.2mm,158.2mm) on Top Overlay And Pad R21-2(62.875mm,158.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.4mm,159.2mm)(64.2mm,159.2mm) on Top Overlay And Pad R21-2(62.875mm,158.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.9mm,181.3mm)(98.9mm,183.1mm) on Top Overlay And Pad R20-1(99.4mm,182.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.9mm,181.3mm)(99.9mm,183.1mm) on Top Overlay And Pad R20-1(99.4mm,182.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (98.9mm,183.1mm)(99.9mm,183.1mm) on Top Overlay And Pad R20-1(99.4mm,182.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (98.9mm,181.3mm)(98.9mm,183.1mm) on Top Overlay And Pad R20-2(99.4mm,181.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (99.9mm,181.3mm)(99.9mm,183.1mm) on Top Overlay And Pad R20-2(99.4mm,181.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (98.9mm,181.3mm)(99.9mm,181.3mm) on Top Overlay And Pad R20-2(99.4mm,181.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (122.2mm,142.9mm)(123.2mm,142.9mm) on Top Overlay And Pad R15-1(122.7mm,143.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (122.2mm,142.9mm)(122.2mm,144.7mm) on Top Overlay And Pad R15-1(122.7mm,143.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.2mm,142.9mm)(123.2mm,144.7mm) on Top Overlay And Pad R15-1(122.7mm,143.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (122.2mm,144.7mm)(123.2mm,144.7mm) on Top Overlay And Pad R15-2(122.7mm,144.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (122.2mm,142.9mm)(122.2mm,144.7mm) on Top Overlay And Pad R15-2(122.7mm,144.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (123.2mm,142.9mm)(123.2mm,144.7mm) on Top Overlay And Pad R15-2(122.7mm,144.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172mm,129.8mm)(172mm,131.6mm) on Top Overlay And Pad R16-1(172.5mm,130.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (173mm,129.8mm)(173mm,131.6mm) on Top Overlay And Pad R16-1(172.5mm,130.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (172mm,129.8mm)(173mm,129.8mm) on Top Overlay And Pad R16-1(172.5mm,130.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172mm,129.8mm)(172mm,131.6mm) on Top Overlay And Pad R16-2(172.5mm,131.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (173mm,129.8mm)(173mm,131.6mm) on Top Overlay And Pad R16-2(172.5mm,131.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (172mm,131.6mm)(173mm,131.6mm) on Top Overlay And Pad R16-2(172.5mm,131.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (88.4mm,161.3mm)(88.4mm,162.3mm) on Top Overlay And Pad R17-1(87.925mm,161.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.6mm,161.3mm)(88.4mm,161.3mm) on Top Overlay And Pad R17-1(87.925mm,161.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.6mm,162.3mm)(88.4mm,162.3mm) on Top Overlay And Pad R17-1(87.925mm,161.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (86.6mm,161.3mm)(86.6mm,162.3mm) on Top Overlay And Pad R17-2(87.075mm,161.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.6mm,161.3mm)(88.4mm,161.3mm) on Top Overlay And Pad R17-2(87.075mm,161.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.6mm,162.3mm)(88.4mm,162.3mm) on Top Overlay And Pad R17-2(87.075mm,161.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (90.5mm,159.3mm)(90.5mm,160.3mm) on Top Overlay And Pad R23-1(90.025mm,159.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.7mm,159.3mm)(90.5mm,159.3mm) on Top Overlay And Pad R23-1(90.025mm,159.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.7mm,160.3mm)(90.5mm,160.3mm) on Top Overlay And Pad R23-1(90.025mm,159.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (88.7mm,159.3mm)(88.7mm,160.3mm) on Top Overlay And Pad R23-2(89.175mm,159.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.7mm,159.3mm)(90.5mm,159.3mm) on Top Overlay And Pad R23-2(89.175mm,159.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.7mm,160.3mm)(90.5mm,160.3mm) on Top Overlay And Pad R23-2(89.175mm,159.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (75.6mm,149.7mm)(75.6mm,150.7mm) on Top Overlay And Pad R22-1(76.075mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,149.7mm)(77.4mm,149.7mm) on Top Overlay And Pad R22-1(76.075mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,150.7mm)(77.4mm,150.7mm) on Top Overlay And Pad R22-1(76.075mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (76.1mm,151.2mm) on Top Overlay And Pad R22-1(76.075mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.4mm,149.7mm)(77.4mm,150.7mm) on Top Overlay And Pad R22-2(76.925mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,149.7mm)(77.4mm,149.7mm) on Top Overlay And Pad R22-2(76.925mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.6mm,150.7mm)(77.4mm,150.7mm) on Top Overlay And Pad R22-2(76.925mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C28" (76.1mm,151.2mm) on Top Overlay And Pad R22-2(76.925mm,150.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (196.7mm,124.2mm)(196.7mm,125.2mm) on Top Overlay And Pad R3-1(196.225mm,124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (196.8mm,124mm)(196.8mm,125.5mm) on Top Overlay And Pad R3-1(196.225mm,124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,124.2mm)(196.7mm,124.2mm) on Top Overlay And Pad R3-1(196.225mm,124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,125.2mm)(196.7mm,125.2mm) on Top Overlay And Pad R3-1(196.225mm,124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (194.9mm,124.2mm)(194.9mm,125.2mm) on Top Overlay And Pad R3-2(195.375mm,124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,124.2mm)(196.7mm,124.2mm) on Top Overlay And Pad R3-2(195.375mm,124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,125.2mm)(196.7mm,125.2mm) on Top Overlay And Pad R3-2(195.375mm,124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (196.8mm,126.4mm)(196.8mm,127.9mm) on Top Overlay And Pad R2-1(196.225mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (196.7mm,126.6mm)(196.7mm,127.6mm) on Top Overlay And Pad R2-1(196.225mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "D3" (196.85mm,126.263mm) on Top Overlay And Pad R2-1(196.225mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,126.6mm)(196.7mm,126.6mm) on Top Overlay And Pad R2-1(196.225mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,127.6mm)(196.7mm,127.6mm) on Top Overlay And Pad R2-1(196.225mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (195.021mm,125.882mm) on Top Overlay And Pad R2-1(196.225mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (194.9mm,126.6mm)(194.9mm,127.6mm) on Top Overlay And Pad R2-2(195.375mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,126.6mm)(196.7mm,126.6mm) on Top Overlay And Pad R2-2(195.375mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,127.6mm)(196.7mm,127.6mm) on Top Overlay And Pad R2-2(195.375mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (195.021mm,125.882mm) on Top Overlay And Pad R2-2(195.375mm,127.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (196.8mm,128.9mm)(196.8mm,130.4mm) on Top Overlay And Pad R1-1(196.225mm,129.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (196.7mm,129.1mm)(196.7mm,130.1mm) on Top Overlay And Pad R1-1(196.225mm,129.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "D2" (196.85mm,128.651mm) on Top Overlay And Pad R1-1(196.225mm,129.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (194.9mm,129.1mm)(196.7mm,129.1mm) on Top Overlay And Pad R1-1(196.225mm,129.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (195.021mm,128.295mm) on Top Overlay And Pad R1-1(196.225mm,129.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :278

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C28" (76.1mm,151.2mm) on Top Overlay And Arc (77.4mm,148.4mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R28" (92.5mm,180.4mm) on Top Overlay And Arc (93.6mm,180.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=300mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01