$date
	Sun Sep 22 17:55:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_circuits $end
$var wire 1 ! F_nor $end
$var wire 1 " F_nand $end
$var reg 1 # w $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$scope module nand_circuit $end
$var wire 1 " F $end
$var wire 1 # w $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 + w5 $end
$var wire 1 , w_not $end
$var wire 1 $ x $end
$var wire 1 - x_not $end
$var wire 1 % y $end
$var wire 1 . y_not $end
$var wire 1 & z $end
$var wire 1 / z_not $end
$upscope $end
$scope module nor_circuit $end
$var wire 1 ! F $end
$var wire 1 # w $end
$var wire 1 0 w1 $end
$var wire 1 1 w2 $end
$var wire 1 2 w3 $end
$var wire 1 3 w4 $end
$var wire 1 4 w5 $end
$var wire 1 5 w6 $end
$var wire 1 6 w_not $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
05
14
03
12
11
00
1/
1.
1-
1,
0+
1*
0)
0(
1'
0&
0%
0$
0#
1"
1!
$end
#10
0"
0!
1+
15
0*
04
1(
1)
13
0/
01
02
1&
#20
1"
1!
0+
05
1*
14
0(
03
1/
11
0.
0&
1%
#30
0"
0!
1+
15
0*
04
1(
13
0/
01
1&
#40
0+
1*
14
1"
1!
0(
03
0)
05
1/
11
1.
12
0-
0&
0%
1$
#50
0"
0!
1+
15
0*
04
1(
1)
13
0/
01
02
1&
#60
1"
1!
0+
05
1*
14
0(
03
1/
11
0.
0&
1%
#70
0"
0!
1+
15
0*
04
1(
13
0/
01
1&
#80
0+
1"
1!
1*
14
0)
05
0'
03
1/
1.
12
1-
10
0,
06
0&
0%
0$
1#
#90
1)
0/
02
1&
#100
1/
0.
0&
1%
#110
0/
1&
#120
1+
0*
04
0)
1'
13
1/
1.
12
0-
00
0&
0%
1$
#130
0"
0!
1)
15
0/
02
1&
#140
1/
0.
0&
1%
#150
0/
1&
#200
