#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a89ef9b170 .scope module, "testbench" "testbench" 2 3;
 .timescale -12 -12;
v000001a89ee36bb0_0 .var "in", 31 0;
v000001a89ee36c50_0 .net "out", 31 0, v000001a89ee03100_0;  1 drivers
S_000001a89ee36a20 .scope module, "DUT" "bitreverse" 2 6, 3 1 0, S_000001a89ef9b170;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
P_000001a89ef9c320 .param/l "MAXBITS" 0 3 3, +C4<00000000000000000000000000100000>;
v000001a89ee03b60_0 .var/i "i", 31 0;
v000001a89ef9b300_0 .net "in", 31 0, v000001a89ee36bb0_0;  1 drivers
v000001a89ee03100_0 .var "out", 31 0;
E_000001a89ef9bfe0 .event anyedge, v000001a89ef9b300_0;
    .scope S_000001a89ee36a20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a89ee03b60_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001a89ee36a20;
T_1 ;
    %wait E_000001a89ef9bfe0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a89ee03b60_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001a89ee03b60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v000001a89ef9b300_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v000001a89ee03b60_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v000001a89ee03b60_0;
    %store/vec4 v000001a89ee03100_0, 4, 1;
    %load/vec4 v000001a89ee03b60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a89ee03b60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a89ef9b170;
T_2 ;
    %pushi/vec4 1111511503, 0, 32;
    %store/vec4 v000001a89ee36bb0_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 1388724434, 0, 32;
    %store/vec4 v000001a89ee36bb0_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001a89ef9b170;
T_3 ;
    %vpi_call 2 19 "$dumpfile", "2.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %vpi_call 2 21 "$monitor", "%g in=%32b out=%32b", $time, v000001a89ee36bb0_0, v000001a89ee36c50_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "bitreverse.v";
