// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Mon Feb  6 13:18:29 2023
// Host        : CD-135239 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DDR3LController/DDR3LController_sim_netlist.v
// Design      : DDR3LController
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s50fgga484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module DDR3LController
   (ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    ddr3_addr,
    ddr3_ba,
    ddr3_ras_n,
    ddr3_cas_n,
    ddr3_we_n,
    ddr3_reset_n,
    ddr3_ck_p,
    ddr3_ck_n,
    ddr3_cke,
    ddr3_cs_n,
    ddr3_dm,
    ddr3_odt,
    app_addr,
    app_cmd,
    app_en,
    app_wdf_data,
    app_wdf_end,
    app_wdf_mask,
    app_wdf_wren,
    app_rd_data,
    app_rd_data_end,
    app_rd_data_valid,
    app_rdy,
    app_wdf_rdy,
    app_sr_req,
    app_ref_req,
    app_zq_req,
    app_sr_active,
    app_ref_ack,
    app_zq_ack,
    ui_clk,
    ui_clk_sync_rst,
    init_calib_complete,
    sys_clk_i,
    clk_ref_i,
    device_temp,
    sys_rst);
  inout [15:0]ddr3_dq;
  inout [1:0]ddr3_dqs_p;
  inout [1:0]ddr3_dqs_n;
  output [14:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output ddr3_ras_n;
  output ddr3_cas_n;
  output ddr3_we_n;
  output ddr3_reset_n;
  output [0:0]ddr3_ck_p;
  output [0:0]ddr3_ck_n;
  output [0:0]ddr3_cke;
  output [0:0]ddr3_cs_n;
  output [1:0]ddr3_dm;
  output [0:0]ddr3_odt;
  input [28:0]app_addr;
  input [2:0]app_cmd;
  input app_en;
  input [63:0]app_wdf_data;
  input app_wdf_end;
  input [7:0]app_wdf_mask;
  input app_wdf_wren;
  output [63:0]app_rd_data;
  output app_rd_data_end;
  output app_rd_data_valid;
  output app_rdy;
  output app_wdf_rdy;
  input app_sr_req;
  input app_ref_req;
  input app_zq_req;
  output app_sr_active;
  output app_ref_ack;
  output app_zq_ack;
  output ui_clk;
  output ui_clk_sync_rst;
  output init_calib_complete;
  input sys_clk_i;
  input clk_ref_i;
  output [11:0]device_temp;
  input sys_rst;

  wire [28:0]app_addr;
  wire [2:0]app_cmd;
  wire app_en;
  wire [63:0]app_rd_data;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_rdy;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  (* IBUF_LOW_PWR = 0 *) wire clk_ref_i;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [14:0]ddr3_addr;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [2:0]ddr3_ba;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_cas_n;
  (* SLEW = "SLOW" *) wire [0:0]ddr3_ck_n;
  (* SLEW = "SLOW" *) wire [0:0]ddr3_ck_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr3_cke;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr3_cs_n;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [1:0]ddr3_dm;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [15:0]ddr3_dq;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [1:0]ddr3_dqs_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [1:0]ddr3_dqs_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr3_odt;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_ras_n;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_reset_n;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_we_n;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ;
  wire [11:0]device_temp;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete;
  (* IBUF_LOW_PWR = 0 *) wire sys_clk_i;
  wire sys_rst;
  wire u_DDR3LController_mig_n_160;
  wire u_DDR3LController_mig_n_161;
  wire u_DDR3LController_mig_n_162;
  wire u_DDR3LController_mig_n_163;
  wire u_DDR3LController_mig_n_22;
  wire u_DDR3LController_mig_n_23;
  wire u_DDR3LController_mig_n_24;
  wire u_DDR3LController_mig_n_25;
  wire u_DDR3LController_mig_n_26;
  wire u_DDR3LController_mig_n_261;
  wire u_DDR3LController_mig_n_262;
  wire u_DDR3LController_mig_n_263;
  wire u_DDR3LController_mig_n_264;
  wire u_DDR3LController_mig_n_265;
  wire u_DDR3LController_mig_n_266;
  wire u_DDR3LController_mig_n_267;
  wire u_DDR3LController_mig_n_268;
  wire u_DDR3LController_mig_n_269;
  wire u_DDR3LController_mig_n_27;
  wire u_DDR3LController_mig_n_270;
  wire u_DDR3LController_mig_n_271;
  wire u_DDR3LController_mig_n_272;
  wire u_DDR3LController_mig_n_273;
  wire u_DDR3LController_mig_n_274;
  wire u_DDR3LController_mig_n_275;
  wire u_DDR3LController_mig_n_276;
  wire u_DDR3LController_mig_n_277;
  wire u_DDR3LController_mig_n_278;
  wire u_DDR3LController_mig_n_279;
  wire u_DDR3LController_mig_n_28;
  wire u_DDR3LController_mig_n_280;
  wire u_DDR3LController_mig_n_281;
  wire u_DDR3LController_mig_n_282;
  wire u_DDR3LController_mig_n_283;
  wire u_DDR3LController_mig_n_284;
  wire u_DDR3LController_mig_n_285;
  wire u_DDR3LController_mig_n_286;
  wire u_DDR3LController_mig_n_287;
  wire u_DDR3LController_mig_n_288;
  wire u_DDR3LController_mig_n_289;
  wire u_DDR3LController_mig_n_29;
  wire u_DDR3LController_mig_n_290;
  wire u_DDR3LController_mig_n_291;
  wire u_DDR3LController_mig_n_292;
  wire u_DDR3LController_mig_n_293;
  wire u_DDR3LController_mig_n_294;
  wire u_DDR3LController_mig_n_295;
  wire u_DDR3LController_mig_n_296;
  wire u_DDR3LController_mig_n_297;
  wire u_DDR3LController_mig_n_298;
  wire u_DDR3LController_mig_n_299;
  wire u_DDR3LController_mig_n_300;
  wire u_DDR3LController_mig_n_301;
  wire u_DDR3LController_mig_n_302;
  wire u_DDR3LController_mig_n_303;
  wire u_DDR3LController_mig_n_304;
  wire u_DDR3LController_mig_n_305;
  wire u_DDR3LController_mig_n_306;
  wire u_DDR3LController_mig_n_307;
  wire u_DDR3LController_mig_n_308;
  wire u_DDR3LController_mig_n_309;
  wire u_DDR3LController_mig_n_310;
  wire u_DDR3LController_mig_n_311;
  wire u_DDR3LController_mig_n_312;
  wire u_DDR3LController_mig_n_313;
  wire u_DDR3LController_mig_n_314;
  wire u_DDR3LController_mig_n_315;
  wire u_DDR3LController_mig_n_316;
  wire u_DDR3LController_mig_n_317;
  wire u_DDR3LController_mig_n_318;
  wire u_DDR3LController_mig_n_319;
  wire u_DDR3LController_mig_n_320;
  wire u_DDR3LController_mig_n_321;
  wire u_DDR3LController_mig_n_322;
  wire u_DDR3LController_mig_n_323;
  wire u_DDR3LController_mig_n_324;
  wire u_DDR3LController_mig_n_325;
  wire u_DDR3LController_mig_n_326;
  wire u_DDR3LController_mig_n_73;
  wire u_DDR3LController_mig_n_77;
  wire u_DDR3LController_mig_n_83;
  wire u_DDR3LController_mig_n_85;
  wire u_DDR3LController_mig_n_96;
  wire u_DDR3LController_mig_n_97;
  wire u_DDR3LController_mig_n_98;
  wire u_DDR3LController_mig_n_99;
  wire [29:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address ;
  wire [5:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ;
  wire [0:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ;
  wire [63:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  (* MAX_FANOUT = "40" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  (* MAX_FANOUT = "40" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [67:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out ;
  wire [71:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r ;
  wire [67:48]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr ;
  wire [75:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr ;
  wire [75:8]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr ;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [20]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [49:48]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:50]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [17]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:18]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:2]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3]}),
        .DIB({u_DDR3LController_mig_n_85,u_DDR3LController_mig_n_85}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n }),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_83,u_DDR3LController_mig_n_83}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n }),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [24]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({u_DDR3LController_mig_n_77,u_DDR3LController_mig_n_77}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n }),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [7]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [25:24]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [27:26]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_73,u_DDR3LController_mig_n_73}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [73:72]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [75:74]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [6]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [21]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [11]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [27]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt }),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt }),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [4]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [19]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [8]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke }),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke }),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [75:74]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [1:0]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [3:2]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [3:2]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [17:16]),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [19:18]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [21:20]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [19:18]),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [25:24]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [27:26]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [27:26]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [35:34]),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [41:40]),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [43:42]),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [51:50]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [59:58]),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [65:64]),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [67:66]),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [38]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [7]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [39]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [37]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [35]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [4]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [36]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [34]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [33]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [0]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [32]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_25,u_DDR3LController_mig_n_24,u_DDR3LController_mig_n_23,u_DDR3LController_mig_n_22}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_98,u_DDR3LController_mig_n_99}),
        .DIB({u_DDR3LController_mig_n_96,u_DDR3LController_mig_n_97}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 }),
        .DOC(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_325,u_DDR3LController_mig_n_326}),
        .DIB({u_DDR3LController_mig_n_323,u_DDR3LController_mig_n_324}),
        .DIC({u_DDR3LController_mig_n_321,u_DDR3LController_mig_n_322}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_319,u_DDR3LController_mig_n_320}),
        .DIB({u_DDR3LController_mig_n_317,u_DDR3LController_mig_n_318}),
        .DIC({u_DDR3LController_mig_n_315,u_DDR3LController_mig_n_316}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_313,u_DDR3LController_mig_n_314}),
        .DIB({u_DDR3LController_mig_n_311,u_DDR3LController_mig_n_312}),
        .DIC({u_DDR3LController_mig_n_309,u_DDR3LController_mig_n_310}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_307,u_DDR3LController_mig_n_308}),
        .DIB({u_DDR3LController_mig_n_305,u_DDR3LController_mig_n_306}),
        .DIC({u_DDR3LController_mig_n_303,u_DDR3LController_mig_n_304}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_301,u_DDR3LController_mig_n_302}),
        .DIB({u_DDR3LController_mig_n_299,u_DDR3LController_mig_n_300}),
        .DIC({u_DDR3LController_mig_n_297,u_DDR3LController_mig_n_298}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_295,u_DDR3LController_mig_n_296}),
        .DIB({u_DDR3LController_mig_n_293,u_DDR3LController_mig_n_294}),
        .DIC({u_DDR3LController_mig_n_291,u_DDR3LController_mig_n_292}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_289,u_DDR3LController_mig_n_290}),
        .DIB({u_DDR3LController_mig_n_287,u_DDR3LController_mig_n_288}),
        .DIC({u_DDR3LController_mig_n_285,u_DDR3LController_mig_n_286}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_283,u_DDR3LController_mig_n_284}),
        .DIB({u_DDR3LController_mig_n_281,u_DDR3LController_mig_n_282}),
        .DIC({u_DDR3LController_mig_n_279,u_DDR3LController_mig_n_280}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_277,u_DDR3LController_mig_n_278}),
        .DIB({u_DDR3LController_mig_n_275,u_DDR3LController_mig_n_276}),
        .DIC({u_DDR3LController_mig_n_273,u_DDR3LController_mig_n_274}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_271,u_DDR3LController_mig_n_272}),
        .DIB({u_DDR3LController_mig_n_269,u_DDR3LController_mig_n_270}),
        .DIC({u_DDR3LController_mig_n_267,u_DDR3LController_mig_n_268}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA({u_DDR3LController_mig_n_265,u_DDR3LController_mig_n_266}),
        .DIB({u_DDR3LController_mig_n_263,u_DDR3LController_mig_n_264}),
        .DIC({u_DDR3LController_mig_n_261,u_DDR3LController_mig_n_262}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [11]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [43]}),
        .DIB({u_DDR3LController_mig_n_162,u_DDR3LController_mig_n_163}),
        .DIC({u_DDR3LController_mig_n_160,u_DDR3LController_mig_n_161}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [46]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [12]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [44]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [45]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [42]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [15]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [47]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [8]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [40]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 }),
        .DOC({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 }),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRB({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRC({1'b0,u_DDR3LController_mig_n_29,u_DDR3LController_mig_n_28,u_DDR3LController_mig_n_27,u_DDR3LController_mig_n_26}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [41]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 }),
        .DOB({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 }),
        .DOC(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  DDR3LController_mig u_DDR3LController_mig
       (.CLKB0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .CLKB0_10(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .Q(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .app_addr(app_addr[27:0]),
        .app_cmd(app_cmd[1:0]),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] ({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [67:64],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [59:56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [51:48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [43:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [35:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [27:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [19:16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_out [3:0]}),
        .app_rd_data_end(app_rd_data_end),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rdy_r_reg(app_rdy),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .clk_ref_i(clk_ref_i),
        .\cmd_pipe_plus.mc_address_reg[20] ({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14]}),
        .\cmd_pipe_plus.mc_cke_reg[1] ({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12:11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1]}),
        .d_in({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [41],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [47],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [42],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [45],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [44],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [46],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14],u_DDR3LController_mig_n_160,u_DDR3LController_mig_n_161,u_DDR3LController_mig_n_162,u_DDR3LController_mig_n_163,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [43],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [11]}),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out({ddr3_ck_n,ddr3_ck_p}),
        .\device_temp_r_reg[11] (device_temp),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [71:12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rd_data_r [5:0]}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ({u_DDR3LController_mig_n_261,u_DDR3LController_mig_n_262,u_DDR3LController_mig_n_263,u_DDR3LController_mig_n_264,u_DDR3LController_mig_n_265,u_DDR3LController_mig_n_266,u_DDR3LController_mig_n_267,u_DDR3LController_mig_n_268,u_DDR3LController_mig_n_269,u_DDR3LController_mig_n_270,u_DDR3LController_mig_n_271,u_DDR3LController_mig_n_272,u_DDR3LController_mig_n_273,u_DDR3LController_mig_n_274,u_DDR3LController_mig_n_275,u_DDR3LController_mig_n_276,u_DDR3LController_mig_n_277,u_DDR3LController_mig_n_278,u_DDR3LController_mig_n_279,u_DDR3LController_mig_n_280,u_DDR3LController_mig_n_281,u_DDR3LController_mig_n_282,u_DDR3LController_mig_n_283,u_DDR3LController_mig_n_284,u_DDR3LController_mig_n_285,u_DDR3LController_mig_n_286,u_DDR3LController_mig_n_287,u_DDR3LController_mig_n_288,u_DDR3LController_mig_n_289,u_DDR3LController_mig_n_290,u_DDR3LController_mig_n_291,u_DDR3LController_mig_n_292,u_DDR3LController_mig_n_293,u_DDR3LController_mig_n_294,u_DDR3LController_mig_n_295,u_DDR3LController_mig_n_296,u_DDR3LController_mig_n_297,u_DDR3LController_mig_n_298,u_DDR3LController_mig_n_299,u_DDR3LController_mig_n_300,u_DDR3LController_mig_n_301,u_DDR3LController_mig_n_302,u_DDR3LController_mig_n_303,u_DDR3LController_mig_n_304,u_DDR3LController_mig_n_305,u_DDR3LController_mig_n_306,u_DDR3LController_mig_n_307,u_DDR3LController_mig_n_308,u_DDR3LController_mig_n_309,u_DDR3LController_mig_n_310,u_DDR3LController_mig_n_311,u_DDR3LController_mig_n_312,u_DDR3LController_mig_n_313,u_DDR3LController_mig_n_314,u_DDR3LController_mig_n_315,u_DDR3LController_mig_n_316,u_DDR3LController_mig_n_317,u_DDR3LController_mig_n_318,u_DDR3LController_mig_n_319,u_DDR3LController_mig_n_320,u_DDR3LController_mig_n_321,u_DDR3LController_mig_n_322,u_DDR3LController_mig_n_323,u_DDR3LController_mig_n_324,u_DDR3LController_mig_n_325,u_DDR3LController_mig_n_326}),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep({u_DDR3LController_mig_n_96,u_DDR3LController_mig_n_97,u_DDR3LController_mig_n_98,u_DDR3LController_mig_n_99,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [33],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [34],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [36],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [35],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [37],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [39],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [38],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .iserdes_clk(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .iserdes_clk_2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .mem_out({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_5 }),
        .out(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .out_fifo({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .out_fifo_0({\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .out_fifo_1({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:64]}),
        .out_fifo_2({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [75:72],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [27:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:64],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:8]}),
        .out_fifo_3({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [75:72],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [59:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [11:8]}),
        .phy_dout({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ,u_DDR3LController_mig_n_73,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ,u_DDR3LController_mig_n_77,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ,u_DDR3LController_mig_n_83,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ,u_DDR3LController_mig_n_85,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0]}),
        .rd_ptr(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_ptr ),
        .rd_ptr_0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr ),
        .rd_ptr_1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_ptr ),
        .\rd_ptr_reg[0] (u_DDR3LController_mig_n_22),
        .\rd_ptr_reg[0]_0 (u_DDR3LController_mig_n_26),
        .\rd_ptr_reg[1] (u_DDR3LController_mig_n_23),
        .\rd_ptr_reg[1]_0 (u_DDR3LController_mig_n_27),
        .\rd_ptr_reg[2] (u_DDR3LController_mig_n_24),
        .\rd_ptr_reg[2]_0 (u_DDR3LController_mig_n_28),
        .\rd_ptr_reg[3] (u_DDR3LController_mig_n_25),
        .\rd_ptr_reg[3]_0 (u_DDR3LController_mig_n_29),
        .\rd_ptr_timing_reg[1] (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .rstdiv0_sync_r1_reg_rep(ui_clk_sync_rst),
        .sys_clk_i(sys_clk_i),
        .sys_rst(sys_rst),
        .u_bufg_clkdiv0(ui_clk),
        .wr_en(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .wr_en_3(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .wr_en_5(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_6(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_7(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_8(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_9(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_ptr(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .wr_ptr_4(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .\wr_ptr_reg[3] (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .\wr_ptr_reg[3]_0 (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .\wr_ptr_reg[3]_1 (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .\wr_ptr_reg[3]_2 (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ));
endmodule

module DDR3LController_mig
   (u_bufg_clkdiv0,
    app_ref_ack,
    app_zq_ack,
    rd_ptr,
    rd_ptr_0,
    rd_ptr_1,
    rstdiv0_sync_r1_reg_rep,
    out,
    iserdes_clk,
    \rd_ptr_timing_reg[1] ,
    iserdes_clk_2,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    app_sr_active,
    app_rdy_r_reg,
    app_wdf_rdy,
    \device_temp_r_reg[11] ,
    phy_dout,
    init_calib_complete_reg_rep,
    d_in,
    wr_en,
    wr_en_3,
    app_rd_data_end,
    Q,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    wr_ptr,
    \wr_ptr_reg[3]_1 ,
    wr_ptr_4,
    \wr_ptr_reg[3]_2 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    app_rd_data,
    app_rd_data_valid,
    wr_en_5,
    wr_en_6,
    wr_en_7,
    wr_en_8,
    wr_en_9,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    ddr_ck_out,
    init_calib_complete,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    CLKB0,
    CLKB0_10,
    sys_clk_i,
    app_addr,
    app_cmd,
    app_wdf_data,
    app_wdf_mask,
    mem_out,
    \app_rd_data[49] ,
    app_ref_req,
    app_sr_req,
    app_zq_req,
    out_fifo,
    out_fifo_0,
    app_en,
    app_wdf_wren,
    app_wdf_end,
    clk_ref_i,
    sys_rst,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3);
  output u_bufg_clkdiv0;
  output app_ref_ack;
  output app_zq_ack;
  output [3:0]rd_ptr;
  output [3:0]rd_ptr_0;
  output [3:0]rd_ptr_1;
  output rstdiv0_sync_r1_reg_rep;
  output [1:0]out;
  output iserdes_clk;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output iserdes_clk_2;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output [14:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [1:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output app_sr_active;
  output app_rdy_r_reg;
  output app_wdf_rdy;
  output [11:0]\device_temp_r_reg[11] ;
  output [23:0]phy_dout;
  output [35:0]init_calib_complete_reg_rep;
  output [35:0]d_in;
  output wr_en;
  output wr_en_3;
  output app_rd_data_end;
  output [3:0]Q;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [1:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [1:0]wr_ptr_4;
  output [3:0]\wr_ptr_reg[3]_2 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [63:0]app_rd_data;
  output app_rd_data_valid;
  output wr_en_5;
  output wr_en_6;
  output wr_en_7;
  output wr_en_8;
  output wr_en_9;
  output [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [1:0]ddr_ck_out;
  output init_calib_complete;
  inout [15:0]ddr3_dq;
  inout [1:0]ddr3_dqs_p;
  inout [1:0]ddr3_dqs_n;
  input CLKB0;
  input CLKB0_10;
  input sys_clk_i;
  input [27:0]app_addr;
  input [1:0]app_cmd;
  input [63:0]app_wdf_data;
  input [7:0]app_wdf_mask;
  input [31:0]mem_out;
  input [31:0]\app_rd_data[49] ;
  input app_ref_req;
  input app_sr_req;
  input app_zq_req;
  input [35:0]out_fifo;
  input [35:0]out_fifo_0;
  input app_en;
  input app_wdf_wren;
  input app_wdf_end;
  input clk_ref_i;
  input sys_rst;
  input [7:0]out_fifo_1;
  input [47:0]out_fifo_2;
  input [35:0]out_fifo_3;

  wire CLKB0;
  wire CLKB0_10;
  wire [3:0]Q;
  wire [27:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [63:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_rdy_r_reg;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire clk_ref_i;
  wire [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [35:0]d_in;
  wire [14:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [1:0]ddr3_dm;
  wire [15:0]ddr3_dq;
  wire [1:0]ddr3_dqs_n;
  wire [1:0]ddr3_dqs_p;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire [11:0]\device_temp_r_reg[11] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire freq_refclk;
  wire init_calib_complete;
  wire [35:0]init_calib_complete_reg_rep;
  wire iserdes_clk;
  wire iserdes_clk_2;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ;
  wire [11:0]\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ;
  wire [1:1]\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ref_dll_lock_w ;
  wire [0:0]\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ref_dll_lock_w__0 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/insert_maint_r ;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mmcm_clk;
  wire [1:0]out;
  wire [35:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [7:0]out_fifo_1;
  wire [47:0]out_fifo_2;
  wire [35:0]out_fifo_3;
  wire [23:0]phy_dout;
  wire pll_locked;
  wire [3:0]rd_ptr;
  wire [3:0]rd_ptr_0;
  wire [3:0]rd_ptr_1;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire rst_tmp;
  wire rstdiv0_sync_r1_reg_rep;
  wire sync_pulse;
  wire sys_clk_i;
  wire sys_rst;
  wire sys_rst_act_hi;
  wire u_bufg_clkdiv0;
  wire u_ddr3_infrastructure_n_0;
  wire u_ddr3_infrastructure_n_10;
  wire u_ddr3_infrastructure_n_11;
  wire u_ddr3_infrastructure_n_12;
  wire u_ddr3_infrastructure_n_13;
  wire u_ddr3_infrastructure_n_14;
  wire u_ddr3_infrastructure_n_15;
  wire u_ddr3_infrastructure_n_16;
  wire u_ddr3_infrastructure_n_17;
  wire u_ddr3_infrastructure_n_18;
  wire u_ddr3_infrastructure_n_19;
  wire u_ddr3_infrastructure_n_20;
  wire u_ddr3_infrastructure_n_21;
  wire u_ddr3_infrastructure_n_22;
  wire u_ddr3_infrastructure_n_23;
  wire u_ddr3_infrastructure_n_24;
  wire u_ddr3_infrastructure_n_25;
  wire u_ddr3_infrastructure_n_26;
  wire u_ddr3_infrastructure_n_27;
  wire u_ddr3_infrastructure_n_28;
  wire u_ddr3_infrastructure_n_29;
  wire u_ddr3_infrastructure_n_30;
  wire u_ddr3_infrastructure_n_32;
  wire u_ddr3_infrastructure_n_33;
  wire u_ddr3_infrastructure_n_35;
  wire u_ddr3_infrastructure_n_36;
  wire u_ddr3_infrastructure_n_37;
  wire u_ddr3_infrastructure_n_38;
  wire u_ddr3_infrastructure_n_39;
  wire u_ddr3_infrastructure_n_40;
  wire u_ddr3_infrastructure_n_41;
  wire u_ddr3_infrastructure_n_42;
  wire u_ddr3_infrastructure_n_43;
  wire u_ddr3_infrastructure_n_44;
  wire u_ddr3_infrastructure_n_45;
  wire u_ddr3_infrastructure_n_7;
  wire u_ddr3_infrastructure_n_8;
  wire u_ddr3_infrastructure_n_9;
  wire u_iodelay_ctrl_n_1;
  wire u_memc_ui_top_std_n_61;
  wire u_memc_ui_top_std_n_62;
  wire wr_en;
  wire wr_en_3;
  wire wr_en_5;
  wire wr_en_6;
  wire wr_en_7;
  wire wr_en_8;
  wire wr_en_9;
  wire [1:0]wr_ptr;
  wire [1:0]wr_ptr_4;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [3:0]\wr_ptr_reg[3]_2 ;

  DDR3LController_mig_7series_v4_2_tempmon \temp_mon_enabled.u_tempmon 
       (.D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .clk_ref(u_iodelay_ctrl_n_1),
        .\device_temp_sync_r5_reg[11]_0 (u_bufg_clkdiv0),
        .out(\device_temp_r_reg[11] ),
        .\xadc_supplied_temperature.rst_r1_reg_0 (rstdiv0_sync_r1_reg_rep));
  DDR3LController_mig_7series_v4_2_clk_ibuf u_ddr3_clk_ibuf
       (.mmcm_clk(mmcm_clk),
        .sys_clk_i(sys_clk_i));
  DDR3LController_mig_7series_v4_2_infrastructure u_ddr3_infrastructure
       (.AS(sys_rst_act_hi),
        .CLK(u_bufg_clkdiv0),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(u_ddr3_infrastructure_n_9),
        .SS(u_ddr3_infrastructure_n_19),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_2(\mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_3(\mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_4(\mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_5(\mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_reg(u_ddr3_infrastructure_n_38),
        .bm_end_r1_reg_0(u_ddr3_infrastructure_n_39),
        .bm_end_r1_reg_1(u_ddr3_infrastructure_n_40),
        .bm_end_r1_reg_2(u_ddr3_infrastructure_n_41),
        .bm_end_r1_reg_3(u_ddr3_infrastructure_n_42),
        .bm_end_r1_reg_4(u_ddr3_infrastructure_n_43),
        .bm_end_r1_reg_5(u_ddr3_infrastructure_n_44),
        .fine_adjust_reg(u_ddr3_infrastructure_n_33),
        .freq_refclk(freq_refclk),
        .\gen_mmcm.mmcm_i_0 (u_ddr3_infrastructure_n_0),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (u_ddr3_infrastructure_n_30),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (u_ddr3_infrastructure_n_45),
        .insert_maint_r(\mem_intfc0/mc0/bank_mach0/insert_maint_r ),
        .mem_refclk(mem_refclk),
        .mmcm_clk(mmcm_clk),
        .new_cnt_cpt_r_reg(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pi_cnt_dec_reg(u_ddr3_infrastructure_n_36),
        .\pi_rst_stg1_cal_r_reg[1] (u_memc_ui_top_std_n_61),
        .pll_locked(pll_locked),
        .po_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec ),
        .po_cnt_dec_reg(u_ddr3_infrastructure_n_32),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .prbs_rdlvl_done_pulse_reg(u_ddr3_infrastructure_n_37),
        .rst_tmp(rst_tmp),
        .rstdiv0_sync_r1_reg_rep_0(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__0_0(u_ddr3_infrastructure_n_7),
        .rstdiv0_sync_r1_reg_rep__10_0(u_ddr3_infrastructure_n_17),
        .rstdiv0_sync_r1_reg_rep__11_0(u_ddr3_infrastructure_n_18),
        .rstdiv0_sync_r1_reg_rep__13_0(u_ddr3_infrastructure_n_20),
        .rstdiv0_sync_r1_reg_rep__14_0(u_ddr3_infrastructure_n_21),
        .rstdiv0_sync_r1_reg_rep__15_0(u_ddr3_infrastructure_n_22),
        .rstdiv0_sync_r1_reg_rep__16_0(u_ddr3_infrastructure_n_23),
        .rstdiv0_sync_r1_reg_rep__17_0(u_ddr3_infrastructure_n_24),
        .rstdiv0_sync_r1_reg_rep__18_0(u_ddr3_infrastructure_n_25),
        .rstdiv0_sync_r1_reg_rep__19_0(u_ddr3_infrastructure_n_26),
        .rstdiv0_sync_r1_reg_rep__1_0(u_ddr3_infrastructure_n_8),
        .rstdiv0_sync_r1_reg_rep__20_0(u_ddr3_infrastructure_n_27),
        .rstdiv0_sync_r1_reg_rep__21_0(u_ddr3_infrastructure_n_28),
        .rstdiv0_sync_r1_reg_rep__22_0(u_ddr3_infrastructure_n_29),
        .rstdiv0_sync_r1_reg_rep__3_0(u_ddr3_infrastructure_n_10),
        .rstdiv0_sync_r1_reg_rep__4_0(u_ddr3_infrastructure_n_11),
        .rstdiv0_sync_r1_reg_rep__5_0({u_ddr3_infrastructure_n_12,u_ddr3_infrastructure_n_13}),
        .rstdiv0_sync_r1_reg_rep__7_0({u_ddr3_infrastructure_n_14,u_ddr3_infrastructure_n_15}),
        .rstdiv0_sync_r1_reg_rep__9_0(u_ddr3_infrastructure_n_16),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .samp_edge_cnt0_en_r_reg(u_ddr3_infrastructure_n_35),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (u_memc_ui_top_std_n_62));
  DDR3LController_mig_7series_v4_2_iodelay_ctrl u_iodelay_ctrl
       (.AS(sys_rst_act_hi),
        .clk_ref(u_iodelay_ctrl_n_1),
        .clk_ref_i(clk_ref_i),
        .ref_dll_lock_w(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ref_dll_lock_w ),
        .ref_dll_lock_w__0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ref_dll_lock_w__0 ),
        .rst_tmp(rst_tmp),
        .\rstdiv2_sync_r_reg[11] (u_ddr3_infrastructure_n_0),
        .sys_rst(sys_rst));
  (* X_CORE_INFO = "mig_7series_v4_2_ddr3_7Series, DDR3LController, 2018.3" *) 
  DDR3LController_mig_7series_v4_2_memc_ui_top_std u_memc_ui_top_std
       (.CLK(u_bufg_clkdiv0),
        .CLKB0(CLKB0),
        .CLKB0_10(CLKB0_10),
        .D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .E(app_rdy_r_reg),
        .Q(Q),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(u_ddr3_infrastructure_n_18),
        .SS(u_ddr3_infrastructure_n_19),
        .act_wait_r_lcl_reg(u_ddr3_infrastructure_n_38),
        .act_wait_r_lcl_reg_0(u_ddr3_infrastructure_n_42),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] (\app_rd_data[49] ),
        .app_rd_data_end(app_rd_data_end),
        .app_rd_data_valid(app_rd_data_valid),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_2(\mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_3(\mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_4(\mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_5(\mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1 ),
        .\calib_seq_reg[0] (u_ddr3_infrastructure_n_8),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_cke_reg[1] (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cnt_pwron_r_reg[0] (u_ddr3_infrastructure_n_20),
        .\complex_address_reg[9] ({u_ddr3_infrastructure_n_12,u_ddr3_infrastructure_n_13}),
        .complex_row0_rd_done_reg(u_ddr3_infrastructure_n_37),
        .\corse_dec_reg[1][2] (u_ddr3_infrastructure_n_14),
        .d_in(d_in),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .fine_adjust_reg(u_memc_ui_top_std_n_61),
        .freq_refclk(freq_refclk),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (u_ddr3_infrastructure_n_28),
        .\idelay_tap_cnt_r_reg[0][1][4] (u_ddr3_infrastructure_n_22),
        .\inhbt_act_faw.faw_cnt_r_reg[1] (u_ddr3_infrastructure_n_21),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .init_complete_r_timing_reg(u_ddr3_infrastructure_n_7),
        .\init_state_r1_reg[0] (u_ddr3_infrastructure_n_9),
        .\init_state_r_reg[6] (u_ddr3_infrastructure_n_11),
        .insert_maint_r(\mem_intfc0/mc0/bank_mach0/insert_maint_r ),
        .\maint_controller.maint_hit_busies_r_reg[4] (u_ddr3_infrastructure_n_27),
        .\maintenance_request.maint_sre_r_lcl_reg (u_ddr3_infrastructure_n_24),
        .\maintenance_request.maint_zq_r_lcl_reg (rstdiv0_sync_r1_reg_rep),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mpr_rdlvl_start_reg(u_ddr3_infrastructure_n_10),
        .new_cnt_cpt_r_reg(u_memc_ui_top_std_n_62),
        .out(out),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .out_fifo_2(out_fifo_2),
        .out_fifo_3(out_fifo_3),
        .\phaser_in_gen.phaser_in (iserdes_clk),
        .\phaser_in_gen.phaser_in_0 (iserdes_clk_2),
        .phy_dout(phy_dout),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .\pi_rst_stg1_cal_r_reg[1] (u_ddr3_infrastructure_n_33),
        .pll_locked(pll_locked),
        .po_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec ),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .ras_timer_zero_r_reg(u_ddr3_infrastructure_n_39),
        .ras_timer_zero_r_reg_0(u_ddr3_infrastructure_n_40),
        .ras_timer_zero_r_reg_1(u_ddr3_infrastructure_n_41),
        .ras_timer_zero_r_reg_2(u_ddr3_infrastructure_n_43),
        .ras_timer_zero_r_reg_3(u_ddr3_infrastructure_n_44),
        .\rd_ptr_reg[0] (rd_ptr[0]),
        .\rd_ptr_reg[0]_0 (rd_ptr_0[0]),
        .\rd_ptr_reg[0]_1 (rd_ptr_1[0]),
        .\rd_ptr_reg[0]_2 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_3 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[1] (rd_ptr[1]),
        .\rd_ptr_reg[1]_0 (rd_ptr_0[1]),
        .\rd_ptr_reg[1]_1 (rd_ptr_1[1]),
        .\rd_ptr_reg[1]_2 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_3 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[2] (rd_ptr[2]),
        .\rd_ptr_reg[2]_0 (rd_ptr_0[2]),
        .\rd_ptr_reg[2]_1 (rd_ptr_1[2]),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_3 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[3] (rd_ptr[3]),
        .\rd_ptr_reg[3]_0 (rd_ptr_0[3]),
        .\rd_ptr_reg[3]_1 (rd_ptr_1[3]),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ({u_ddr3_infrastructure_n_16,u_ddr3_infrastructure_n_15}),
        .ref_dll_lock_w(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ref_dll_lock_w ),
        .ref_dll_lock_w__0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ref_dll_lock_w__0 ),
        .reset_reg_0(u_ddr3_infrastructure_n_29),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (u_ddr3_infrastructure_n_30),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (u_ddr3_infrastructure_n_45),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] (u_ddr3_infrastructure_n_25),
        .rst_out_reg(u_ddr3_infrastructure_n_17),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .\samp_edge_cnt1_r_reg[0] (u_ddr3_infrastructure_n_35),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .\wait_cnt_r_reg[0] (u_ddr3_infrastructure_n_36),
        .\wait_cnt_reg[0] (u_ddr3_infrastructure_n_32),
        .wait_for_maint_r_lcl_reg(u_ddr3_infrastructure_n_26),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .wr_en_5(wr_en_5),
        .wr_en_6(wr_en_6),
        .wr_en_7(wr_en_7),
        .wr_en_8(wr_en_8),
        .wr_en_9(wr_en_9),
        .\wr_ptr_reg[0] (wr_ptr[0]),
        .\wr_ptr_reg[0]_0 (wr_ptr_4[0]),
        .\wr_ptr_reg[1] (wr_ptr[1]),
        .\wr_ptr_reg[1]_0 (wr_ptr_4[1]),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_reg[3]_2 (\wr_ptr_reg[3]_2 ),
        .\wtr_timer.wtr_cnt_r_reg[2] (u_ddr3_infrastructure_n_23));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_mux" *) 
module DDR3LController_mig_7series_v4_2_arb_mux
   (D,
    col_data_buf_addr,
    rnk_config_strobe,
    granted_col_r_reg,
    insert_maint_r1_lcl_reg,
    DIA,
    \col_mux.col_rd_wr_r_reg ,
    rnk_config_0,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ,
    rnk_config_valid_r,
    cke_r,
    Q,
    granted_col_r_reg_0,
    \grant_r_reg[0] ,
    rnk_config_valid_r_lcl_reg,
    \grant_r_reg[7] ,
    \grant_r_reg[1] ,
    \genblk3[3].rnk_config_strobe_r_reg[3] ,
    \grant_r_reg[1]_0 ,
    granted_col_r_reg_1,
    granted_col_r_reg_2,
    mc_odt_ns,
    granted_col_r_reg_3,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    demand_act_priority_r_reg,
    \grant_r_reg[0]_0 ,
    act_wait_r_lcl_reg,
    \grant_r_reg[2] ,
    ofs_rdy_r_reg,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    \col_mux.col_rd_wr_r_reg_0 ,
    \grant_r_reg[3] ,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[3]_0 ,
    ofs_rdy_r_reg_0,
    act_wait_r_lcl_reg_1,
    \grant_r_reg[4] ,
    \grant_r_reg[4]_0 ,
    act_wait_r_lcl_reg_2,
    demand_act_priority_r_reg_0,
    \grant_r_reg[5] ,
    \grant_r_reg[6] ,
    act_wait_r_lcl_reg_3,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[7]_0 ,
    act_wait_r_lcl_reg_4,
    \grant_r_reg[7]_1 ,
    granted_col_r_reg_4,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    \grant_r_reg[4]_1 ,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    DIC,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \inhbt_act_faw.SRLC32E0 ,
    act_this_rank,
    \wr_this_rank_r_reg[0] ,
    \wtr_timer.write_this_rank ,
    \genblk3[3].rnk_config_strobe_r_reg[3]_0 ,
    \order_q_r_reg[0] ,
    \genblk3[3].rnk_config_strobe_r_reg[3]_1 ,
    auto_pre_r_lcl_reg,
    rd_wr_r_lcl_reg,
    \req_bank_r_lcl_reg[2] ,
    mc_cas_n_ns,
    mc_ras_n_ns,
    mc_cs_n_ns,
    CLK,
    granted_row_ns,
    insert_maint_r1_lcl_reg_0,
    calib_rddata_offset,
    calib_rddata_offset_1,
    cke_r_reg,
    mc_cke_ns,
    \grant_r_reg[3]_1 ,
    rtc,
    \grant_r_reg[4]_2 ,
    \last_master_r_reg[0] ,
    \col_mux.col_rd_wr_r_reg_1 ,
    demand_priority_r,
    \grant_r[6]_i_2 ,
    \grant_r[5]_i_4__0 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[3]_2 ,
    \grant_r_reg[4]_3 ,
    \grant_r_reg[3]_3 ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[6]_1 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[1]_2 ,
    \grant_r[5]_i_4__1 ,
    \grant_r[7]_i_12 ,
    \grant_r[7]_i_12_0 ,
    \grant_r[5]_i_4__1_0 ,
    \grant_r[5]_i_4__1_1 ,
    \grant_r[6]_i_8 ,
    inhbt_act_faw_r,
    \grant_r[5]_i_8 ,
    row_cmd_wr,
    demand_act_priority_r,
    \grant_r[5]_i_11 ,
    \grant_r[7]_i_11__0 ,
    \grant_r[5]_i_4__1_2 ,
    demand_act_priority_r_0,
    \grant_r[7]_i_11__0_0 ,
    \grant_r[6]_i_7 ,
    demand_act_priority_r_1,
    ofs_rdy_r,
    \rtw_timer.rtw_cnt_r ,
    \grant_r[7]_i_6__0 ,
    \col_mux.col_rd_wr_r_reg_2 ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \grant_r[3]_i_2__1 ,
    demand_act_priority_r_2,
    ofs_rdy_r_3,
    inhbt_rd,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    granted_row_r_i_7,
    demand_act_priority_r_4,
    demand_act_priority_r_5,
    \grant_r[3]_i_5 ,
    rd_wr_r,
    ofs_rdy_r_6,
    \grant_r[5]_i_6__0 ,
    \grant_r[5]_i_10__0 ,
    \grant_r[7]_i_6__1 ,
    ofs_rdy_r_7,
    \grant_r[5]_i_6__0_0 ,
    demand_act_priority_r_8,
    ofs_rdy_r_9,
    \col_mux.col_rd_wr_r_reg_3 ,
    demand_act_priority_r_10,
    \col_mux.col_rd_wr_r_reg_4 ,
    ofs_rdy_r_11,
    \col_mux.col_rd_wr_r_reg_5 ,
    ofs_rdy_r_12,
    \rtw_timer.rtw_cnt_ns1 ,
    \grant_r[4]_i_7 ,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    offset_r,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    \inhbt_act_faw.act_delayed ,
    act_this_rank_r,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    wr_this_rank_r,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[4]_4 ,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_valid_r_lcl_reg_1,
    rnk_config_valid_r_lcl_reg_2,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[3]_5 ,
    rts_col,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[3]_6 ,
    \grant_r_reg[6]_3 ,
    \grant_r_reg[6]_4 ,
    \grant_r_reg[6]_5 ,
    \grant_r_reg[6]_6 ,
    \grant_r_reg[6]_7 ,
    \grant_r[0]_i_2 ,
    \grant_r[0]_i_2_0 ,
    \grant_r[0]_i_2_1 ,
    \grant_r[5]_i_4__0_0 ,
    \grant_r[5]_i_2 ,
    \grant_r_reg[7]_2 ,
    override_demand_r,
    \grant_r_reg[7]_3 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \grant_r_reg[4]_5 ,
    \grant_r_reg[4]_6 ,
    ofs_rdy_r_13,
    p_15_in,
    granted_col_r_reg_5,
    \grant_r[4]_i_5 ,
    \grant_r[7]_i_4__0 ,
    \grant_r[7]_i_4__0_0 ,
    \grant_r[7]_i_4__0_1 ,
    \cmd_pipe_plus.mc_address_reg[14] ,
    \cmd_pipe_plus.mc_address_reg[14]_0 ,
    \grant_r_reg[0]_2 ,
    \grant_r_reg[2]_5 ,
    \grant_r_reg[7]_4 ,
    \grant_r_reg[6]_8 ,
    \grant_r_reg[7]_5 ,
    rts_row0,
    \cmd_pipe_plus.mc_address[14]_i_2 ,
    \cmd_pipe_plus.mc_address[14]_i_2_0 ,
    \cmd_pipe_plus.mc_address[14]_i_2_1 ,
    \cmd_pipe_plus.mc_address[14]_i_2_2 ,
    \cmd_pipe_plus.mc_address[10]_i_2 ,
    req_bank_r,
    maint_zq_r,
    maint_srx_r,
    maint_rank_r,
    row_addr,
    col_addr,
    req_periodic_rd_r,
    req_data_buf_addr_r,
    \last_master_r_reg[7] );
  output [3:0]D;
  output [3:0]col_data_buf_addr;
  output rnk_config_strobe;
  output granted_col_r_reg;
  output insert_maint_r1_lcl_reg;
  output [0:0]DIA;
  output \col_mux.col_rd_wr_r_reg ;
  output rnk_config_0;
  output [3:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output [3:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  output rnk_config_valid_r;
  output cke_r;
  output [7:0]Q;
  output granted_col_r_reg_0;
  output \grant_r_reg[0] ;
  output rnk_config_valid_r_lcl_reg;
  output [7:0]\grant_r_reg[7] ;
  output \grant_r_reg[1] ;
  output \genblk3[3].rnk_config_strobe_r_reg[3] ;
  output \grant_r_reg[1]_0 ;
  output [1:0]granted_col_r_reg_1;
  output [1:0]granted_col_r_reg_2;
  output [0:0]mc_odt_ns;
  output granted_col_r_reg_3;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output demand_act_priority_r_reg;
  output \grant_r_reg[0]_0 ;
  output act_wait_r_lcl_reg;
  output \grant_r_reg[2] ;
  output ofs_rdy_r_reg;
  output \rtw_timer.rtw_cnt_r_reg[0] ;
  output \col_mux.col_rd_wr_r_reg_0 ;
  output \grant_r_reg[3] ;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[3]_0 ;
  output ofs_rdy_r_reg_0;
  output act_wait_r_lcl_reg_1;
  output \grant_r_reg[4] ;
  output \grant_r_reg[4]_0 ;
  output act_wait_r_lcl_reg_2;
  output demand_act_priority_r_reg_0;
  output \grant_r_reg[5] ;
  output \grant_r_reg[6] ;
  output act_wait_r_lcl_reg_3;
  output \grant_r_reg[6]_0 ;
  output \grant_r_reg[7]_0 ;
  output act_wait_r_lcl_reg_4;
  output \grant_r_reg[7]_1 ;
  output granted_col_r_reg_4;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output \grant_r_reg[4]_1 ;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output [0:0]DIC;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \inhbt_act_faw.SRLC32E0 ;
  output act_this_rank;
  output \wr_this_rank_r_reg[0] ;
  output \wtr_timer.write_this_rank ;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  output \order_q_r_reg[0] ;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_1 ;
  output [25:0]auto_pre_r_lcl_reg;
  output [1:0]rd_wr_r_lcl_reg;
  output [5:0]\req_bank_r_lcl_reg[2] ;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  input CLK;
  input granted_row_ns;
  input insert_maint_r1_lcl_reg_0;
  input [5:0]calib_rddata_offset;
  input [5:0]calib_rddata_offset_1;
  input cke_r_reg;
  input [0:0]mc_cke_ns;
  input \grant_r_reg[3]_1 ;
  input [7:0]rtc;
  input \grant_r_reg[4]_2 ;
  input \last_master_r_reg[0] ;
  input \col_mux.col_rd_wr_r_reg_1 ;
  input demand_priority_r;
  input \grant_r[6]_i_2 ;
  input \grant_r[5]_i_4__0 ;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[3]_2 ;
  input \grant_r_reg[4]_3 ;
  input \grant_r_reg[3]_3 ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[6]_1 ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[1]_2 ;
  input \grant_r[5]_i_4__1 ;
  input \grant_r[7]_i_12 ;
  input \grant_r[7]_i_12_0 ;
  input \grant_r[5]_i_4__1_0 ;
  input \grant_r[5]_i_4__1_1 ;
  input \grant_r[6]_i_8 ;
  input inhbt_act_faw_r;
  input \grant_r[5]_i_8 ;
  input [5:0]row_cmd_wr;
  input demand_act_priority_r;
  input \grant_r[5]_i_11 ;
  input \grant_r[7]_i_11__0 ;
  input \grant_r[5]_i_4__1_2 ;
  input demand_act_priority_r_0;
  input \grant_r[7]_i_11__0_0 ;
  input \grant_r[6]_i_7 ;
  input demand_act_priority_r_1;
  input ofs_rdy_r;
  input [2:0]\rtw_timer.rtw_cnt_r ;
  input \grant_r[7]_i_6__0 ;
  input \col_mux.col_rd_wr_r_reg_2 ;
  input \cmd_pipe_plus.mc_we_n_reg[0] ;
  input \grant_r[3]_i_2__1 ;
  input demand_act_priority_r_2;
  input ofs_rdy_r_3;
  input inhbt_rd;
  input \cmd_pipe_plus.mc_we_n_reg[1] ;
  input granted_row_r_i_7;
  input demand_act_priority_r_4;
  input demand_act_priority_r_5;
  input \grant_r[3]_i_5 ;
  input [1:0]rd_wr_r;
  input ofs_rdy_r_6;
  input \grant_r[5]_i_6__0 ;
  input \grant_r[5]_i_10__0 ;
  input \grant_r[7]_i_6__1 ;
  input ofs_rdy_r_7;
  input \grant_r[5]_i_6__0_0 ;
  input demand_act_priority_r_8;
  input ofs_rdy_r_9;
  input \col_mux.col_rd_wr_r_reg_3 ;
  input demand_act_priority_r_10;
  input \col_mux.col_rd_wr_r_reg_4 ;
  input ofs_rdy_r_11;
  input \col_mux.col_rd_wr_r_reg_5 ;
  input ofs_rdy_r_12;
  input \rtw_timer.rtw_cnt_ns1 ;
  input \grant_r[4]_i_7 ;
  input \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  input [0:0]offset_r;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [7:0]rd_this_rank_r;
  input \inhbt_act_faw.act_delayed ;
  input [7:0]act_this_rank_r;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input [7:0]wr_this_rank_r;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[6]_2 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[4]_4 ;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_valid_r_lcl_reg_1;
  input rnk_config_valid_r_lcl_reg_2;
  input \grant_r_reg[3]_4 ;
  input \grant_r_reg[3]_5 ;
  input [0:0]rts_col;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[3]_6 ;
  input \grant_r_reg[6]_3 ;
  input \grant_r_reg[6]_4 ;
  input \grant_r_reg[6]_5 ;
  input \grant_r_reg[6]_6 ;
  input \grant_r_reg[6]_7 ;
  input \grant_r[0]_i_2 ;
  input \grant_r[0]_i_2_0 ;
  input \grant_r[0]_i_2_1 ;
  input \grant_r[5]_i_4__0_0 ;
  input \grant_r[5]_i_2 ;
  input \grant_r_reg[7]_2 ;
  input override_demand_r;
  input \grant_r_reg[7]_3 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r_reg[4]_5 ;
  input \grant_r_reg[4]_6 ;
  input ofs_rdy_r_13;
  input p_15_in;
  input granted_col_r_reg_5;
  input \grant_r[4]_i_5 ;
  input \grant_r[7]_i_4__0 ;
  input \grant_r[7]_i_4__0_0 ;
  input \grant_r[7]_i_4__0_1 ;
  input [14:0]\cmd_pipe_plus.mc_address_reg[14] ;
  input [14:0]\cmd_pipe_plus.mc_address_reg[14]_0 ;
  input \grant_r_reg[0]_2 ;
  input \grant_r_reg[2]_5 ;
  input \grant_r_reg[7]_4 ;
  input \grant_r_reg[6]_8 ;
  input \grant_r_reg[7]_5 ;
  input rts_row0;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_0 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_1 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_2 ;
  input \cmd_pipe_plus.mc_address[10]_i_2 ;
  input [23:0]req_bank_r;
  input maint_zq_r;
  input maint_srx_r;
  input maint_rank_r;
  input [27:0]row_addr;
  input [87:0]col_addr;
  input [7:0]req_periodic_rd_r;
  input [31:0]req_data_buf_addr_r;
  input \last_master_r_reg[7] ;

  wire CLK;
  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [7:0]Q;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire act_wait_r_lcl_reg_4;
  wire arb_row_col0_n_115;
  wire [25:0]auto_pre_r_lcl_reg;
  wire [5:0]calib_rddata_offset;
  wire [5:0]calib_rddata_offset_1;
  wire cke_r;
  wire cke_r_reg;
  wire \cmd_pipe_plus.mc_address[10]_i_2 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_0 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_1 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_2 ;
  wire [14:0]\cmd_pipe_plus.mc_address_reg[14] ;
  wire [14:0]\cmd_pipe_plus.mc_address_reg[14]_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [87:0]col_addr;
  wire [3:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_rd_wr_r_reg ;
  wire \col_mux.col_rd_wr_r_reg_0 ;
  wire \col_mux.col_rd_wr_r_reg_1 ;
  wire \col_mux.col_rd_wr_r_reg_2 ;
  wire \col_mux.col_rd_wr_r_reg_3 ;
  wire \col_mux.col_rd_wr_r_reg_4 ;
  wire \col_mux.col_rd_wr_r_reg_5 ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr_r;
  wire col_size;
  wire demand_act_priority_r;
  wire demand_act_priority_r_0;
  wire demand_act_priority_r_1;
  wire demand_act_priority_r_10;
  wire demand_act_priority_r_2;
  wire demand_act_priority_r_4;
  wire demand_act_priority_r_5;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire demand_priority_r;
  wire \genblk3[3].rnk_config_strobe_r_reg[3] ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_1 ;
  wire \grant_r[0]_i_2 ;
  wire \grant_r[0]_i_2_0 ;
  wire \grant_r[0]_i_2_1 ;
  wire \grant_r[3]_i_2__1 ;
  wire \grant_r[3]_i_5 ;
  wire \grant_r[4]_i_5 ;
  wire \grant_r[4]_i_7 ;
  wire \grant_r[5]_i_10__0 ;
  wire \grant_r[5]_i_11 ;
  wire \grant_r[5]_i_2 ;
  wire \grant_r[5]_i_4__0 ;
  wire \grant_r[5]_i_4__0_0 ;
  wire \grant_r[5]_i_4__1 ;
  wire \grant_r[5]_i_4__1_0 ;
  wire \grant_r[5]_i_4__1_1 ;
  wire \grant_r[5]_i_4__1_2 ;
  wire \grant_r[5]_i_6__0 ;
  wire \grant_r[5]_i_6__0_0 ;
  wire \grant_r[5]_i_8 ;
  wire \grant_r[6]_i_2 ;
  wire \grant_r[6]_i_7 ;
  wire \grant_r[6]_i_8 ;
  wire \grant_r[7]_i_11__0 ;
  wire \grant_r[7]_i_11__0_0 ;
  wire \grant_r[7]_i_12 ;
  wire \grant_r[7]_i_12_0 ;
  wire \grant_r[7]_i_4__0 ;
  wire \grant_r[7]_i_4__0_0 ;
  wire \grant_r[7]_i_4__0_1 ;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r[7]_i_6__1 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[2]_5 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire \grant_r_reg[3]_5 ;
  wire \grant_r_reg[3]_6 ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire \grant_r_reg[4]_4 ;
  wire \grant_r_reg[4]_5 ;
  wire \grant_r_reg[4]_6 ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire \grant_r_reg[6]_5 ;
  wire \grant_r_reg[6]_6 ;
  wire \grant_r_reg[6]_7 ;
  wire \grant_r_reg[6]_8 ;
  wire [7:0]\grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire \grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire \grant_r_reg[7]_5 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire [1:0]granted_col_r_reg_1;
  wire [1:0]granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire granted_row_ns;
  wire granted_row_r_i_7;
  wire \inhbt_act_faw.SRLC32E0 ;
  wire \inhbt_act_faw.act_delayed ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire insert_maint_r1_lcl_reg;
  wire insert_maint_r1_lcl_reg_0;
  wire \last_master_r_reg[0] ;
  wire \last_master_r_reg[7] ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cke_ns;
  wire [0:0]mc_cs_n_ns;
  wire [2:2]mc_data_offset1;
  wire [2:2]mc_data_offset_11;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r_11;
  wire ofs_rdy_r_12;
  wire ofs_rdy_r_13;
  wire ofs_rdy_r_3;
  wire ofs_rdy_r_6;
  wire ofs_rdy_r_7;
  wire ofs_rdy_r_9;
  wire ofs_rdy_r_reg;
  wire ofs_rdy_r_reg_0;
  wire \order_q_r_reg[0] ;
  wire override_demand_r;
  wire p_15_in;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire [3:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire [3:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  wire [7:0]rd_this_rank_r;
  wire [1:0]rd_wr_r;
  wire [1:0]rd_wr_r_lcl_reg;
  wire [23:0]req_bank_r;
  wire [5:0]\req_bank_r_lcl_reg[2] ;
  wire [31:0]req_data_buf_addr_r;
  wire [7:0]req_periodic_rd_r;
  wire rnk_config_0;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire [27:0]row_addr;
  wire [5:0]row_cmd_wr;
  wire [7:0]rtc;
  wire [0:0]rts_col;
  wire rts_row0;
  wire \rtw_timer.rtw_cnt_ns1 ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire \rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [7:0]wr_this_rank_r;
  wire \wr_this_rank_r_reg[0] ;
  wire \wtr_timer.write_this_rank ;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;

  DDR3LController_mig_7series_v4_2_arb_row_col arb_row_col0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIC(DIC),
        .O(mc_data_offset_11),
        .Q(Q),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .act_wait_r_lcl_reg_2(act_wait_r_lcl_reg_2),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_3),
        .act_wait_r_lcl_reg_4(act_wait_r_lcl_reg_4),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .calib_rddata_offset(calib_rddata_offset[0]),
        .calib_rddata_offset_1(calib_rddata_offset_1[0]),
        .\cmd_pipe_plus.mc_address[10]_i_2 (\cmd_pipe_plus.mc_address[10]_i_2 ),
        .\cmd_pipe_plus.mc_address[14]_i_2 (\cmd_pipe_plus.mc_address[14]_i_2 ),
        .\cmd_pipe_plus.mc_address[14]_i_2_0 (\cmd_pipe_plus.mc_address[14]_i_2_0 ),
        .\cmd_pipe_plus.mc_address[14]_i_2_1 (\cmd_pipe_plus.mc_address[14]_i_2_1 ),
        .\cmd_pipe_plus.mc_address[14]_i_2_2 (\cmd_pipe_plus.mc_address[14]_i_2_2 ),
        .\cmd_pipe_plus.mc_address_reg[14] (\cmd_pipe_plus.mc_address_reg[14] ),
        .\cmd_pipe_plus.mc_address_reg[14]_0 (\cmd_pipe_plus.mc_address_reg[14]_0 ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (mc_data_offset1),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .col_addr(col_addr),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_rd_wr_r_reg (\col_mux.col_rd_wr_r_reg ),
        .\col_mux.col_rd_wr_r_reg_0 (\col_mux.col_rd_wr_r_reg_0 ),
        .\col_mux.col_rd_wr_r_reg_1 (\col_mux.col_rd_wr_r_reg_1 ),
        .\col_mux.col_rd_wr_r_reg_2 (\col_mux.col_rd_wr_r_reg_2 ),
        .\col_mux.col_rd_wr_r_reg_3 (\col_mux.col_rd_wr_r_reg_3 ),
        .\col_mux.col_rd_wr_r_reg_4 (\col_mux.col_rd_wr_r_reg_4 ),
        .\col_mux.col_rd_wr_r_reg_5 (\col_mux.col_rd_wr_r_reg_5 ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_0(demand_act_priority_r_0),
        .demand_act_priority_r_1(demand_act_priority_r_1),
        .demand_act_priority_r_10(demand_act_priority_r_10),
        .demand_act_priority_r_2(demand_act_priority_r_2),
        .demand_act_priority_r_4(demand_act_priority_r_4),
        .demand_act_priority_r_5(demand_act_priority_r_5),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_reg(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg_0),
        .demand_priority_r(demand_priority_r),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_0 (\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_1 (\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_2 (\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .\grant_r[0]_i_2 (\grant_r[0]_i_2 ),
        .\grant_r[0]_i_2_0 (\grant_r[0]_i_2_0 ),
        .\grant_r[0]_i_2_1 (\grant_r[0]_i_2_1 ),
        .\grant_r[3]_i_2__1 (\grant_r[3]_i_2__1 ),
        .\grant_r[3]_i_5 (\grant_r[3]_i_5 ),
        .\grant_r[4]_i_5 (\grant_r[4]_i_5 ),
        .\grant_r[4]_i_7 (\grant_r[4]_i_7 ),
        .\grant_r[5]_i_10__0 (\grant_r[5]_i_10__0 ),
        .\grant_r[5]_i_11 (\grant_r[5]_i_11 ),
        .\grant_r[5]_i_2 (\grant_r[5]_i_2 ),
        .\grant_r[5]_i_4__0 (\grant_r[5]_i_4__0 ),
        .\grant_r[5]_i_4__0_0 (\grant_r[5]_i_4__0_0 ),
        .\grant_r[5]_i_4__1 (\grant_r[5]_i_4__1 ),
        .\grant_r[5]_i_4__1_0 (\grant_r[5]_i_4__1_0 ),
        .\grant_r[5]_i_4__1_1 (\grant_r[5]_i_4__1_1 ),
        .\grant_r[5]_i_4__1_2 (\grant_r[5]_i_4__1_2 ),
        .\grant_r[5]_i_6__0 (\grant_r[5]_i_6__0 ),
        .\grant_r[5]_i_6__0_0 (\grant_r[5]_i_6__0_0 ),
        .\grant_r[5]_i_8 (\grant_r[5]_i_8 ),
        .\grant_r[6]_i_2 (\grant_r[6]_i_2 ),
        .\grant_r[6]_i_7 (\grant_r[6]_i_7 ),
        .\grant_r[6]_i_8 (\grant_r[6]_i_8 ),
        .\grant_r[7]_i_11__0 (\grant_r[7]_i_11__0 ),
        .\grant_r[7]_i_11__0_0 (\grant_r[7]_i_11__0_0 ),
        .\grant_r[7]_i_12 (\grant_r[7]_i_12 ),
        .\grant_r[7]_i_12_0 (\grant_r[7]_i_12_0 ),
        .\grant_r[7]_i_4__0 (\grant_r[7]_i_4__0 ),
        .\grant_r[7]_i_4__0_0 (\grant_r[7]_i_4__0_0 ),
        .\grant_r[7]_i_4__0_1 (\grant_r[7]_i_4__0_1 ),
        .\grant_r[7]_i_6__0 (\grant_r[7]_i_6__0 ),
        .\grant_r[7]_i_6__1 (\grant_r[7]_i_6__1 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[0]_2 (\grant_r_reg[0]_2 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_4 ),
        .\grant_r_reg[2]_5 (\grant_r_reg[2]_5 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_3 (\grant_r_reg[3]_3 ),
        .\grant_r_reg[3]_4 (\grant_r_reg[3]_4 ),
        .\grant_r_reg[3]_5 (\grant_r_reg[3]_5 ),
        .\grant_r_reg[3]_6 (\grant_r_reg[3]_6 ),
        .\grant_r_reg[4] (\grant_r_reg[4] ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_0 ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_1 ),
        .\grant_r_reg[4]_2 (\grant_r_reg[4]_2 ),
        .\grant_r_reg[4]_3 (\grant_r_reg[4]_3 ),
        .\grant_r_reg[4]_4 (\grant_r_reg[4]_4 ),
        .\grant_r_reg[4]_5 (\grant_r_reg[4]_5 ),
        .\grant_r_reg[4]_6 (\grant_r_reg[4]_6 ),
        .\grant_r_reg[5] (\grant_r_reg[5] ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5]_0 ),
        .\grant_r_reg[6] (\grant_r_reg[6] ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_0 ),
        .\grant_r_reg[6]_1 (\grant_r_reg[6]_1 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_2 ),
        .\grant_r_reg[6]_3 (\grant_r_reg[6]_3 ),
        .\grant_r_reg[6]_4 (\grant_r_reg[6]_4 ),
        .\grant_r_reg[6]_5 (\grant_r_reg[6]_5 ),
        .\grant_r_reg[6]_6 (\grant_r_reg[6]_6 ),
        .\grant_r_reg[6]_7 (\grant_r_reg[6]_7 ),
        .\grant_r_reg[6]_8 (\grant_r_reg[6]_8 ),
        .\grant_r_reg[7] (\grant_r_reg[7] ),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_0 ),
        .\grant_r_reg[7]_1 (\grant_r_reg[7]_1 ),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_2 ),
        .\grant_r_reg[7]_3 (\grant_r_reg[7]_3 ),
        .\grant_r_reg[7]_4 (\grant_r_reg[7]_4 ),
        .\grant_r_reg[7]_5 (\grant_r_reg[7]_5 ),
        .granted_col_r_reg_0(granted_col_r_reg),
        .granted_col_r_reg_1(granted_col_r_reg_0),
        .granted_col_r_reg_2(granted_col_r_reg_1),
        .granted_col_r_reg_3(granted_col_r_reg_2),
        .granted_col_r_reg_4(granted_col_r_reg_3),
        .granted_col_r_reg_5(granted_col_r_reg_4),
        .granted_col_r_reg_6(arb_row_col0_n_115),
        .granted_col_r_reg_7(granted_col_r_reg_5),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_i_7(granted_row_r_i_7),
        .\inhbt_act_faw.SRLC32E0 (\inhbt_act_faw.SRLC32E0 ),
        .\inhbt_act_faw.act_delayed (\inhbt_act_faw.act_delayed ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (\inhbt_act_faw.inhbt_act_faw_r_reg ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .insert_maint_r1_lcl_reg_0(insert_maint_r1_lcl_reg),
        .insert_maint_r1_lcl_reg_1(insert_maint_r1_lcl_reg_0),
        .\last_master_r_reg[0] (\last_master_r_reg[0] ),
        .\last_master_r_reg[7] (\last_master_r_reg[7] ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .offset_r(offset_r),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_11(ofs_rdy_r_11),
        .ofs_rdy_r_12(ofs_rdy_r_12),
        .ofs_rdy_r_13(ofs_rdy_r_13),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .ofs_rdy_r_6(ofs_rdy_r_6),
        .ofs_rdy_r_7(ofs_rdy_r_7),
        .ofs_rdy_r_9(ofs_rdy_r_9),
        .ofs_rdy_r_reg(ofs_rdy_r_reg),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg_0),
        .\order_q_r_reg[0] (\order_q_r_reg[0] ),
        .override_demand_r(override_demand_r),
        .p_15_in(p_15_in),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r),
        .\rnk_config_strobe_r_reg[0]_0 (rnk_config_strobe),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_1(cke_r_reg),
        .rnk_config_valid_r_lcl_reg_2(rnk_config_valid_r_lcl_reg_0),
        .rnk_config_valid_r_lcl_reg_3(rnk_config_valid_r_lcl_reg_1),
        .rnk_config_valid_r_lcl_reg_4(rnk_config_valid_r_lcl_reg_2),
        .row_addr(row_addr),
        .row_cmd_wr(row_cmd_wr),
        .rtc(rtc),
        .rts_col(rts_col),
        .rts_row0(rts_row0),
        .\rtw_timer.rtw_cnt_ns1 (\rtw_timer.rtw_cnt_ns1 ),
        .\rtw_timer.rtw_cnt_r (\rtw_timer.rtw_cnt_r ),
        .\rtw_timer.rtw_cnt_r_reg[0] (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[2] (\rtw_timer.rtw_cnt_r_reg[2] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .wr_this_rank_r(wr_this_rank_r),
        .\wr_this_rank_r_reg[0] (\wr_this_rank_r_reg[0] ),
        .\wtr_timer.write_this_rank (\wtr_timer.write_this_rank ),
        .\wtr_timer.wtr_cnt_r_reg[2] (\wtr_timer.wtr_cnt_r_reg[2] ));
  DDR3LController_mig_7series_v4_2_arb_select arb_select0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .O(mc_data_offset_11),
        .calib_rddata_offset(calib_rddata_offset),
        .calib_rddata_offset_1(calib_rddata_offset_1),
        .cke_r(cke_r),
        .cke_r_reg_0(cke_r_reg),
        .\cmd_pipe_plus.mc_odt_reg[0] (granted_col_r_reg),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_rd_wr_r_reg_0 (\col_mux.col_rd_wr_r_reg ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .\mc_aux_out_r_reg[0]_0 (arb_row_col0_n_115),
        .mc_cke_ns(mc_cke_ns),
        .mc_odt_ns(mc_odt_ns),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] (mc_data_offset1),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] (\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_row_col" *) 
module DDR3LController_mig_7series_v4_2_arb_row_col
   (\rnk_config_strobe_r_reg[0]_0 ,
    granted_col_r_reg_0,
    insert_maint_r1_lcl_reg_0,
    rnk_config_valid_r,
    Q,
    granted_col_r_reg_1,
    \col_mux.col_rd_wr_r_reg ,
    \grant_r_reg[0] ,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_0,
    \grant_r_reg[7] ,
    \grant_r_reg[1] ,
    \genblk3[3].rnk_config_strobe_r_reg[3]_0 ,
    \grant_r_reg[1]_0 ,
    granted_col_r_reg_2,
    granted_col_r_reg_3,
    granted_col_r_reg_4,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    demand_act_priority_r_reg,
    \grant_r_reg[0]_0 ,
    act_wait_r_lcl_reg,
    \grant_r_reg[2] ,
    ofs_rdy_r_reg,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    \col_mux.col_rd_wr_r_reg_0 ,
    \grant_r_reg[3] ,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[3]_0 ,
    ofs_rdy_r_reg_0,
    act_wait_r_lcl_reg_1,
    \grant_r_reg[4] ,
    \grant_r_reg[4]_0 ,
    act_wait_r_lcl_reg_2,
    demand_act_priority_r_reg_0,
    \grant_r_reg[5] ,
    \grant_r_reg[6] ,
    act_wait_r_lcl_reg_3,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[7]_0 ,
    act_wait_r_lcl_reg_4,
    \grant_r_reg[7]_1 ,
    granted_col_r_reg_5,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    \grant_r_reg[4]_1 ,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    DIC,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \inhbt_act_faw.SRLC32E0 ,
    act_this_rank,
    \wr_this_rank_r_reg[0] ,
    \wtr_timer.write_this_rank ,
    \genblk3[3].rnk_config_strobe_r_reg[3]_1 ,
    \order_q_r_reg[0] ,
    \genblk3[3].rnk_config_strobe_r_reg[3]_2 ,
    auto_pre_r_lcl_reg,
    rd_wr_r_lcl_reg,
    \req_bank_r_lcl_reg[2] ,
    mc_cas_n_ns,
    mc_ras_n_ns,
    mc_cs_n_ns,
    DIA,
    col_data_buf_addr,
    granted_col_r_reg_6,
    col_size,
    granted_row_ns,
    CLK,
    insert_maint_r1_lcl_reg_1,
    rnk_config_valid_r_lcl_reg_1,
    \grant_r_reg[3]_1 ,
    rtc,
    \grant_r_reg[4]_2 ,
    \last_master_r_reg[0] ,
    \col_mux.col_rd_wr_r_reg_1 ,
    demand_priority_r,
    \grant_r[6]_i_2 ,
    \grant_r[5]_i_4__0 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[3]_2 ,
    \grant_r_reg[4]_3 ,
    \grant_r_reg[3]_3 ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[6]_1 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[1]_2 ,
    O,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    calib_rddata_offset,
    calib_rddata_offset_1,
    \grant_r[5]_i_4__1 ,
    \grant_r[7]_i_12 ,
    \grant_r[7]_i_12_0 ,
    \grant_r[5]_i_4__1_0 ,
    \grant_r[5]_i_4__1_1 ,
    \grant_r[6]_i_8 ,
    inhbt_act_faw_r,
    \grant_r[5]_i_8 ,
    row_cmd_wr,
    demand_act_priority_r,
    \grant_r[5]_i_11 ,
    \grant_r[7]_i_11__0 ,
    \grant_r[5]_i_4__1_2 ,
    demand_act_priority_r_0,
    \grant_r[7]_i_11__0_0 ,
    \grant_r[6]_i_7 ,
    demand_act_priority_r_1,
    ofs_rdy_r,
    \rtw_timer.rtw_cnt_r ,
    \grant_r[7]_i_6__0 ,
    \col_mux.col_rd_wr_r_reg_2 ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \grant_r[3]_i_2__1 ,
    demand_act_priority_r_2,
    ofs_rdy_r_3,
    inhbt_rd,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    granted_row_r_i_7,
    demand_act_priority_r_4,
    demand_act_priority_r_5,
    \grant_r[3]_i_5 ,
    rd_wr_r,
    ofs_rdy_r_6,
    \grant_r[5]_i_6__0 ,
    \grant_r[5]_i_10__0 ,
    \grant_r[7]_i_6__1 ,
    ofs_rdy_r_7,
    \grant_r[5]_i_6__0_0 ,
    demand_act_priority_r_8,
    ofs_rdy_r_9,
    \col_mux.col_rd_wr_r_reg_3 ,
    demand_act_priority_r_10,
    \col_mux.col_rd_wr_r_reg_4 ,
    ofs_rdy_r_11,
    \col_mux.col_rd_wr_r_reg_5 ,
    ofs_rdy_r_12,
    \rtw_timer.rtw_cnt_ns1 ,
    col_rd_wr_r,
    \grant_r[4]_i_7 ,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    offset_r,
    \col_mux.col_size_r ,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    \inhbt_act_faw.act_delayed ,
    act_this_rank_r,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    wr_this_rank_r,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[4]_4 ,
    rnk_config_valid_r_lcl_reg_2,
    rnk_config_valid_r_lcl_reg_3,
    rnk_config_valid_r_lcl_reg_4,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[3]_5 ,
    rts_col,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[3]_6 ,
    \grant_r_reg[6]_3 ,
    \grant_r_reg[6]_4 ,
    \grant_r_reg[6]_5 ,
    \grant_r_reg[6]_6 ,
    \grant_r_reg[6]_7 ,
    \grant_r[0]_i_2 ,
    \grant_r[0]_i_2_0 ,
    \grant_r[0]_i_2_1 ,
    \grant_r[5]_i_4__0_0 ,
    \grant_r[5]_i_2 ,
    \grant_r_reg[7]_2 ,
    override_demand_r,
    \grant_r_reg[7]_3 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \grant_r_reg[4]_5 ,
    \grant_r_reg[4]_6 ,
    ofs_rdy_r_13,
    p_15_in,
    granted_col_r_reg_7,
    \grant_r[4]_i_5 ,
    \grant_r[7]_i_4__0 ,
    \grant_r[7]_i_4__0_0 ,
    \grant_r[7]_i_4__0_1 ,
    \cmd_pipe_plus.mc_address_reg[14] ,
    \cmd_pipe_plus.mc_address_reg[14]_0 ,
    \grant_r_reg[0]_2 ,
    \grant_r_reg[2]_5 ,
    \grant_r_reg[7]_4 ,
    \grant_r_reg[6]_8 ,
    \grant_r_reg[7]_5 ,
    rts_row0,
    \cmd_pipe_plus.mc_address[14]_i_2 ,
    \cmd_pipe_plus.mc_address[14]_i_2_0 ,
    \cmd_pipe_plus.mc_address[14]_i_2_1 ,
    \cmd_pipe_plus.mc_address[14]_i_2_2 ,
    \cmd_pipe_plus.mc_address[10]_i_2 ,
    req_bank_r,
    maint_zq_r,
    maint_srx_r,
    maint_rank_r,
    row_addr,
    col_addr,
    req_periodic_rd_r,
    \col_mux.col_periodic_rd_r ,
    req_data_buf_addr_r,
    D,
    rnk_config_r,
    \last_master_r_reg[7] );
  output \rnk_config_strobe_r_reg[0]_0 ;
  output granted_col_r_reg_0;
  output insert_maint_r1_lcl_reg_0;
  output rnk_config_valid_r;
  output [7:0]Q;
  output granted_col_r_reg_1;
  output \col_mux.col_rd_wr_r_reg ;
  output \grant_r_reg[0] ;
  output rnk_config_valid_r_lcl_reg_0;
  output rnk_config_0;
  output [7:0]\grant_r_reg[7] ;
  output \grant_r_reg[1] ;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  output \grant_r_reg[1]_0 ;
  output [1:0]granted_col_r_reg_2;
  output [1:0]granted_col_r_reg_3;
  output granted_col_r_reg_4;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output demand_act_priority_r_reg;
  output \grant_r_reg[0]_0 ;
  output act_wait_r_lcl_reg;
  output \grant_r_reg[2] ;
  output ofs_rdy_r_reg;
  output \rtw_timer.rtw_cnt_r_reg[0] ;
  output \col_mux.col_rd_wr_r_reg_0 ;
  output \grant_r_reg[3] ;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[3]_0 ;
  output ofs_rdy_r_reg_0;
  output act_wait_r_lcl_reg_1;
  output \grant_r_reg[4] ;
  output \grant_r_reg[4]_0 ;
  output act_wait_r_lcl_reg_2;
  output demand_act_priority_r_reg_0;
  output \grant_r_reg[5] ;
  output \grant_r_reg[6] ;
  output act_wait_r_lcl_reg_3;
  output \grant_r_reg[6]_0 ;
  output \grant_r_reg[7]_0 ;
  output act_wait_r_lcl_reg_4;
  output \grant_r_reg[7]_1 ;
  output granted_col_r_reg_5;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output \grant_r_reg[4]_1 ;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output [0:0]DIC;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \inhbt_act_faw.SRLC32E0 ;
  output act_this_rank;
  output \wr_this_rank_r_reg[0] ;
  output \wtr_timer.write_this_rank ;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_1 ;
  output \order_q_r_reg[0] ;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_2 ;
  output [25:0]auto_pre_r_lcl_reg;
  output [1:0]rd_wr_r_lcl_reg;
  output [5:0]\req_bank_r_lcl_reg[2] ;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  output [0:0]DIA;
  output [3:0]col_data_buf_addr;
  output granted_col_r_reg_6;
  output col_size;
  input granted_row_ns;
  input CLK;
  input insert_maint_r1_lcl_reg_1;
  input rnk_config_valid_r_lcl_reg_1;
  input \grant_r_reg[3]_1 ;
  input [7:0]rtc;
  input \grant_r_reg[4]_2 ;
  input \last_master_r_reg[0] ;
  input \col_mux.col_rd_wr_r_reg_1 ;
  input demand_priority_r;
  input \grant_r[6]_i_2 ;
  input \grant_r[5]_i_4__0 ;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[3]_2 ;
  input \grant_r_reg[4]_3 ;
  input \grant_r_reg[3]_3 ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[6]_1 ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[1]_2 ;
  input [0:0]O;
  input [0:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  input [0:0]calib_rddata_offset;
  input [0:0]calib_rddata_offset_1;
  input \grant_r[5]_i_4__1 ;
  input \grant_r[7]_i_12 ;
  input \grant_r[7]_i_12_0 ;
  input \grant_r[5]_i_4__1_0 ;
  input \grant_r[5]_i_4__1_1 ;
  input \grant_r[6]_i_8 ;
  input inhbt_act_faw_r;
  input \grant_r[5]_i_8 ;
  input [5:0]row_cmd_wr;
  input demand_act_priority_r;
  input \grant_r[5]_i_11 ;
  input \grant_r[7]_i_11__0 ;
  input \grant_r[5]_i_4__1_2 ;
  input demand_act_priority_r_0;
  input \grant_r[7]_i_11__0_0 ;
  input \grant_r[6]_i_7 ;
  input demand_act_priority_r_1;
  input ofs_rdy_r;
  input [2:0]\rtw_timer.rtw_cnt_r ;
  input \grant_r[7]_i_6__0 ;
  input \col_mux.col_rd_wr_r_reg_2 ;
  input \cmd_pipe_plus.mc_we_n_reg[0] ;
  input \grant_r[3]_i_2__1 ;
  input demand_act_priority_r_2;
  input ofs_rdy_r_3;
  input inhbt_rd;
  input \cmd_pipe_plus.mc_we_n_reg[1] ;
  input granted_row_r_i_7;
  input demand_act_priority_r_4;
  input demand_act_priority_r_5;
  input \grant_r[3]_i_5 ;
  input [1:0]rd_wr_r;
  input ofs_rdy_r_6;
  input \grant_r[5]_i_6__0 ;
  input \grant_r[5]_i_10__0 ;
  input \grant_r[7]_i_6__1 ;
  input ofs_rdy_r_7;
  input \grant_r[5]_i_6__0_0 ;
  input demand_act_priority_r_8;
  input ofs_rdy_r_9;
  input \col_mux.col_rd_wr_r_reg_3 ;
  input demand_act_priority_r_10;
  input \col_mux.col_rd_wr_r_reg_4 ;
  input ofs_rdy_r_11;
  input \col_mux.col_rd_wr_r_reg_5 ;
  input ofs_rdy_r_12;
  input \rtw_timer.rtw_cnt_ns1 ;
  input col_rd_wr_r;
  input \grant_r[4]_i_7 ;
  input \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  input [0:0]offset_r;
  input \col_mux.col_size_r ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [7:0]rd_this_rank_r;
  input \inhbt_act_faw.act_delayed ;
  input [7:0]act_this_rank_r;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input [7:0]wr_this_rank_r;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[6]_2 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[4]_4 ;
  input rnk_config_valid_r_lcl_reg_2;
  input rnk_config_valid_r_lcl_reg_3;
  input rnk_config_valid_r_lcl_reg_4;
  input \grant_r_reg[3]_4 ;
  input \grant_r_reg[3]_5 ;
  input [0:0]rts_col;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[3]_6 ;
  input \grant_r_reg[6]_3 ;
  input \grant_r_reg[6]_4 ;
  input \grant_r_reg[6]_5 ;
  input \grant_r_reg[6]_6 ;
  input \grant_r_reg[6]_7 ;
  input \grant_r[0]_i_2 ;
  input \grant_r[0]_i_2_0 ;
  input \grant_r[0]_i_2_1 ;
  input \grant_r[5]_i_4__0_0 ;
  input \grant_r[5]_i_2 ;
  input \grant_r_reg[7]_2 ;
  input override_demand_r;
  input \grant_r_reg[7]_3 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r_reg[4]_5 ;
  input \grant_r_reg[4]_6 ;
  input ofs_rdy_r_13;
  input p_15_in;
  input granted_col_r_reg_7;
  input \grant_r[4]_i_5 ;
  input \grant_r[7]_i_4__0 ;
  input \grant_r[7]_i_4__0_0 ;
  input \grant_r[7]_i_4__0_1 ;
  input [14:0]\cmd_pipe_plus.mc_address_reg[14] ;
  input [14:0]\cmd_pipe_plus.mc_address_reg[14]_0 ;
  input \grant_r_reg[0]_2 ;
  input \grant_r_reg[2]_5 ;
  input \grant_r_reg[7]_4 ;
  input \grant_r_reg[6]_8 ;
  input \grant_r_reg[7]_5 ;
  input rts_row0;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_0 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_1 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_2 ;
  input \cmd_pipe_plus.mc_address[10]_i_2 ;
  input [23:0]req_bank_r;
  input maint_zq_r;
  input maint_srx_r;
  input maint_rank_r;
  input [27:0]row_addr;
  input [87:0]col_addr;
  input [7:0]req_periodic_rd_r;
  input \col_mux.col_periodic_rd_r ;
  input [31:0]req_data_buf_addr_r;
  input [3:0]D;
  input rnk_config_r;
  input \last_master_r_reg[7] ;

  wire CLK;
  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [0:0]O;
  wire [7:0]Q;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire act_wait_r_lcl_reg_4;
  wire [25:0]auto_pre_r_lcl_reg;
  wire [0:0]calib_rddata_offset;
  wire [0:0]calib_rddata_offset_1;
  wire \cmd_pipe_plus.mc_address[10]_i_2 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_0 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_1 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_2 ;
  wire [14:0]\cmd_pipe_plus.mc_address_reg[14] ;
  wire [14:0]\cmd_pipe_plus.mc_address_reg[14]_0 ;
  wire [0:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_ras_n[0]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [87:0]col_addr;
  wire col_arb0_n_35;
  wire [3:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_rd_wr_r_reg ;
  wire \col_mux.col_rd_wr_r_reg_0 ;
  wire \col_mux.col_rd_wr_r_reg_1 ;
  wire \col_mux.col_rd_wr_r_reg_2 ;
  wire \col_mux.col_rd_wr_r_reg_3 ;
  wire \col_mux.col_rd_wr_r_reg_4 ;
  wire \col_mux.col_rd_wr_r_reg_5 ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr_r;
  wire col_size;
  wire config_arb0_n_4;
  wire demand_act_priority_r;
  wire demand_act_priority_r_0;
  wire demand_act_priority_r_1;
  wire demand_act_priority_r_10;
  wire demand_act_priority_r_2;
  wire demand_act_priority_r_4;
  wire demand_act_priority_r_5;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire demand_priority_r;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_1 ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_2 ;
  wire \genblk3[4].rnk_config_strobe_r_reg ;
  wire \genblk3[5].rnk_config_strobe_r_reg ;
  wire \grant_r[0]_i_2 ;
  wire \grant_r[0]_i_2_0 ;
  wire \grant_r[0]_i_2_1 ;
  wire \grant_r[3]_i_2__1 ;
  wire \grant_r[3]_i_5 ;
  wire \grant_r[4]_i_5 ;
  wire \grant_r[4]_i_7 ;
  wire \grant_r[5]_i_10__0 ;
  wire \grant_r[5]_i_11 ;
  wire \grant_r[5]_i_2 ;
  wire \grant_r[5]_i_4__0 ;
  wire \grant_r[5]_i_4__0_0 ;
  wire \grant_r[5]_i_4__1 ;
  wire \grant_r[5]_i_4__1_0 ;
  wire \grant_r[5]_i_4__1_1 ;
  wire \grant_r[5]_i_4__1_2 ;
  wire \grant_r[5]_i_6__0 ;
  wire \grant_r[5]_i_6__0_0 ;
  wire \grant_r[5]_i_8 ;
  wire \grant_r[6]_i_2 ;
  wire \grant_r[6]_i_7 ;
  wire \grant_r[6]_i_8 ;
  wire \grant_r[7]_i_11__0 ;
  wire \grant_r[7]_i_11__0_0 ;
  wire \grant_r[7]_i_12 ;
  wire \grant_r[7]_i_12_0 ;
  wire \grant_r[7]_i_4__0 ;
  wire \grant_r[7]_i_4__0_0 ;
  wire \grant_r[7]_i_4__0_1 ;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r[7]_i_6__1 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[2]_5 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire \grant_r_reg[3]_5 ;
  wire \grant_r_reg[3]_6 ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire \grant_r_reg[4]_4 ;
  wire \grant_r_reg[4]_5 ;
  wire \grant_r_reg[4]_6 ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire \grant_r_reg[6]_5 ;
  wire \grant_r_reg[6]_6 ;
  wire \grant_r_reg[6]_7 ;
  wire \grant_r_reg[6]_8 ;
  wire [7:0]\grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire \grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire \grant_r_reg[7]_5 ;
  wire granted_col_ns;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire [1:0]granted_col_r_reg_2;
  wire [1:0]granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire granted_col_r_reg_6;
  wire granted_col_r_reg_7;
  wire granted_row_ns;
  wire granted_row_r_i_7;
  wire granted_row_r_reg_n_0;
  wire \inhbt_act_faw.SRLC32E0 ;
  wire \inhbt_act_faw.act_delayed ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire insert_maint_r1_lcl_reg_0;
  wire insert_maint_r1_lcl_reg_1;
  wire \last_master_r_reg[0] ;
  wire \last_master_r_reg[7] ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r_11;
  wire ofs_rdy_r_12;
  wire ofs_rdy_r_13;
  wire ofs_rdy_r_3;
  wire ofs_rdy_r_6;
  wire ofs_rdy_r_7;
  wire ofs_rdy_r_9;
  wire ofs_rdy_r_reg;
  wire ofs_rdy_r_reg_0;
  wire \order_q_r_reg[0] ;
  wire override_demand_r;
  wire p_15_in;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire [7:0]rd_this_rank_r;
  wire [1:0]rd_wr_r;
  wire [1:0]rd_wr_r_lcl_reg;
  wire [23:0]req_bank_r;
  wire [5:0]\req_bank_r_lcl_reg[2] ;
  wire [31:0]req_data_buf_addr_r;
  wire [7:0]req_periodic_rd_r;
  wire rnk_config_0;
  wire rnk_config_r;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire rnk_config_valid_r_lcl_reg_3;
  wire rnk_config_valid_r_lcl_reg_4;
  wire [27:0]row_addr;
  wire [5:0]row_cmd_wr;
  wire [7:0]rtc;
  wire [0:0]rts_col;
  wire rts_row0;
  wire \rtw_timer.rtw_cnt_ns1 ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire \rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [7:0]wr_this_rank_r;
  wire \wr_this_rank_r_reg[0] ;
  wire \wtr_timer.write_this_rank ;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;

  LUT1 #(
    .INIT(2'h1)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_1 
       (.I0(granted_col_r_reg_0),
        .O(mc_cas_n_ns[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_4 
       (.I0(insert_maint_r1_lcl_reg_0),
        .I1(granted_row_r_reg_n_0),
        .O(\cmd_pipe_plus.mc_ras_n[0]_i_4_n_0 ));
  DDR3LController_mig_7series_v4_2_round_robin_arb__parameterized1 col_arb0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIC(DIC),
        .O(O),
        .Q(Q),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg[25:15]),
        .calib_rddata_offset(calib_rddata_offset),
        .calib_rddata_offset_1(calib_rddata_offset_1),
        .\cmd_pipe_plus.mc_data_offset_1_reg[0] (granted_col_r_reg_0),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .col_addr(col_addr),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_rd_wr_r_reg (\col_mux.col_rd_wr_r_reg ),
        .\col_mux.col_rd_wr_r_reg_0 (\col_mux.col_rd_wr_r_reg_0 ),
        .\col_mux.col_rd_wr_r_reg_1 (\col_mux.col_rd_wr_r_reg_1 ),
        .\col_mux.col_rd_wr_r_reg_2 (\col_mux.col_rd_wr_r_reg_2 ),
        .\col_mux.col_rd_wr_r_reg_3 (\col_mux.col_rd_wr_r_reg_3 ),
        .\col_mux.col_rd_wr_r_reg_4 (\col_mux.col_rd_wr_r_reg_4 ),
        .\col_mux.col_rd_wr_r_reg_5 (\col_mux.col_rd_wr_r_reg_5 ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .\col_mux.col_size_r_reg (\last_master_r_reg[0] ),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .\genblk3[1].rnk_config_strobe_r_reg (\genblk3[1].rnk_config_strobe_r_reg ),
        .\genblk3[2].rnk_config_strobe_r_reg (\genblk3[2].rnk_config_strobe_r_reg ),
        .\genblk3[3].rnk_config_strobe_r_reg (\genblk3[3].rnk_config_strobe_r_reg ),
        .\genblk3[3].rnk_config_strobe_r_reg[3] (\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_0 (\genblk3[3].rnk_config_strobe_r_reg[3]_2 ),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_1 (\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .\genblk3[4].rnk_config_strobe_r_reg (\genblk3[4].rnk_config_strobe_r_reg ),
        .\genblk3[5].rnk_config_strobe_r_reg (\genblk3[5].rnk_config_strobe_r_reg ),
        .\grant_r[0]_i_2_0 (\grant_r[0]_i_2 ),
        .\grant_r[0]_i_2_1 (\grant_r[0]_i_2_0 ),
        .\grant_r[0]_i_2_2 (\grant_r[0]_i_2_1 ),
        .\grant_r[4]_i_5_0 (\grant_r[4]_i_5 ),
        .\grant_r[4]_i_7_0 (\grant_r[4]_i_7 ),
        .\grant_r[5]_i_2_0 (\grant_r[5]_i_2 ),
        .\grant_r[5]_i_2_1 (ofs_rdy_r_reg_0),
        .\grant_r[5]_i_4__0 (\grant_r[5]_i_4__0 ),
        .\grant_r[5]_i_4__0_0 (config_arb0_n_4),
        .\grant_r[5]_i_4__0_1 (\grant_r[5]_i_4__0_0 ),
        .\grant_r[7]_i_4__0 (rnk_config_valid_r_lcl_reg_0),
        .\grant_r[7]_i_4__0_0 (\grant_r[7]_i_4__0 ),
        .\grant_r[7]_i_4__0_1 (\grant_r[7]_i_4__0_0 ),
        .\grant_r[7]_i_4__0_2 (\grant_r[7]_i_4__0_1 ),
        .\grant_r[7]_i_6__0 (\grant_r[7]_i_6__0 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0] ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1] ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_1 (ofs_rdy_r_reg),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_4 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_4 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_5 ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_0 ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_1 ),
        .\grant_r_reg[4]_2 (\grant_r_reg[4]_5 ),
        .\grant_r_reg[4]_3 (\grant_r_reg[4]_6 ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5] ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_0 ),
        .\grant_r_reg[6]_1 (\grant_r_reg[6]_3 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_4 ),
        .\grant_r_reg[6]_3 (\grant_r_reg[6]_5 ),
        .\grant_r_reg[6]_4 (\grant_r_reg[6]_6 ),
        .\grant_r_reg[6]_5 (\grant_r_reg[6]_7 ),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_1 ),
        .\grant_r_reg[7]_1 (\grant_r_reg[7]_2 ),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_3 ),
        .granted_col_ns(granted_col_ns),
        .granted_col_r_reg(granted_col_r_reg_1),
        .granted_col_r_reg_0(granted_col_r_reg_2),
        .granted_col_r_reg_1(granted_col_r_reg_3),
        .granted_col_r_reg_2(granted_col_r_reg_4),
        .granted_col_r_reg_3(granted_col_r_reg_5),
        .granted_col_r_reg_4(granted_col_r_reg_6),
        .granted_col_r_reg_5(granted_col_r_reg_7),
        .inhbt_rd(inhbt_rd),
        .\last_master_r_reg[7]_0 (\last_master_r_reg[7] ),
        .offset_ns0(offset_ns0),
        .offset_r(offset_r),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_11(ofs_rdy_r_11),
        .ofs_rdy_r_12(ofs_rdy_r_12),
        .ofs_rdy_r_13(ofs_rdy_r_13),
        .ofs_rdy_r_7(ofs_rdy_r_7),
        .ofs_rdy_r_9(ofs_rdy_r_9),
        .\order_q_r_reg[0] (\order_q_r_reg[0] ),
        .override_demand_r(override_demand_r),
        .p_15_in(p_15_in),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[1]),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] [5:3]),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_strobe_ns(rnk_config_strobe_ns),
        .\rnk_config_strobe_r_reg[0] (\grant_r_reg[4]_4 ),
        .\rnk_config_strobe_r_reg[0]_0 (\grant_r_reg[0]_1 ),
        .\rnk_config_strobe_r_reg[0]_1 (\rnk_config_strobe_r_reg[0]_0 ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg(col_arb0_n_35),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg_2),
        .rnk_config_valid_r_lcl_reg_1(rnk_config_valid_r_lcl_reg_3),
        .rnk_config_valid_r_lcl_reg_2(rnk_config_valid_r_lcl_reg_4),
        .rts_col(rts_col),
        .\rtw_timer.rtw_cnt_ns1 (\rtw_timer.rtw_cnt_ns1 ),
        .\rtw_timer.rtw_cnt_r (\rtw_timer.rtw_cnt_r ),
        .\rtw_timer.rtw_cnt_r_reg[0] (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[2] (\rtw_timer.rtw_cnt_r_reg[2] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .wr_this_rank_r(wr_this_rank_r),
        .\wr_this_rank_r_reg[0] (\wr_this_rank_r_reg[0] ),
        .\wtr_timer.write_this_rank (\wtr_timer.write_this_rank ),
        .\wtr_timer.wtr_cnt_r_reg[2] (\wtr_timer.wtr_cnt_r_reg[2] ));
  DDR3LController_mig_7series_v4_2_round_robin_arb__parameterized1_7 config_arb0
       (.CLK(CLK),
        .demand_priority_r(demand_priority_r),
        .\grant_r[6]_i_2_0 (\grant_r[6]_i_2 ),
        .\grant_r[6]_i_2_1 (\grant_r[5]_i_4__0 ),
        .\grant_r[6]_i_2_2 (\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_6 ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_2 ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_4 ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_2 ),
        .inhbt_rd(inhbt_rd),
        .\last_master_r_reg[0]_0 (\rnk_config_strobe_r_reg[0]_0 ),
        .\last_master_r_reg[7]_0 (\last_master_r_reg[0] ),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .ofs_rdy_r_6(ofs_rdy_r_6),
        .ofs_rdy_r_reg(ofs_rdy_r_reg),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg_0),
        .rd_wr_r(rd_wr_r[1]),
        .rd_wr_r_lcl_reg(config_arb0_n_4),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r),
        .\rnk_config_strobe_r[0]_i_12 (granted_col_r_reg_0),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg_0),
        .rtc(rtc));
  FDRE \genblk3[1].rnk_config_strobe_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_config_strobe_r_reg[0]_0 ),
        .Q(\genblk3[1].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[2].rnk_config_strobe_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk3[1].rnk_config_strobe_r_reg ),
        .Q(\genblk3[2].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[3].rnk_config_strobe_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk3[2].rnk_config_strobe_r_reg ),
        .Q(\genblk3[3].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[4].rnk_config_strobe_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk3[3].rnk_config_strobe_r_reg ),
        .Q(\genblk3[4].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[5].rnk_config_strobe_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk3[4].rnk_config_strobe_r_reg ),
        .Q(\genblk3[5].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    granted_col_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_col_ns),
        .Q(granted_col_r_reg_0),
        .R(1'b0));
  FDRE granted_row_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_row_ns),
        .Q(granted_row_r_reg_n_0),
        .R(1'b0));
  FDRE insert_maint_r1_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(insert_maint_r1_lcl_reg_1),
        .Q(insert_maint_r1_lcl_reg_0),
        .R(1'b0));
  FDRE \rnk_config_strobe_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_ns),
        .Q(\rnk_config_strobe_r_reg[0]_0 ),
        .R(1'b0));
  FDRE rnk_config_valid_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_arb0_n_35),
        .Q(rnk_config_valid_r),
        .R(rnk_config_valid_r_lcl_reg_1));
  DDR3LController_mig_7series_v4_2_round_robin_arb__parameterized1_8 row_arb0
       (.CLK(CLK),
        .Q(\grant_r_reg[7] ),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .act_wait_r_lcl_reg_2(act_wait_r_lcl_reg_2),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_3),
        .act_wait_r_lcl_reg_4(act_wait_r_lcl_reg_4),
        .\cmd_pipe_plus.mc_address[10]_i_2_0 (\cmd_pipe_plus.mc_address[10]_i_2 ),
        .\cmd_pipe_plus.mc_address[14]_i_2_0 (\cmd_pipe_plus.mc_address[14]_i_2 ),
        .\cmd_pipe_plus.mc_address[14]_i_2_1 (\cmd_pipe_plus.mc_address[14]_i_2_0 ),
        .\cmd_pipe_plus.mc_address[14]_i_2_2 (\cmd_pipe_plus.mc_address[14]_i_2_1 ),
        .\cmd_pipe_plus.mc_address[14]_i_2_3 (\cmd_pipe_plus.mc_address[14]_i_2_2 ),
        .\cmd_pipe_plus.mc_address_reg[10] (\cmd_pipe_plus.mc_ras_n[0]_i_4_n_0 ),
        .\cmd_pipe_plus.mc_address_reg[14] (\cmd_pipe_plus.mc_address_reg[14] ),
        .\cmd_pipe_plus.mc_address_reg[14]_0 (\cmd_pipe_plus.mc_address_reg[14]_0 ),
        .\cmd_pipe_plus.mc_cs_n_reg[0] (insert_maint_r1_lcl_reg_0),
        .\cmd_pipe_plus.mc_we_n_reg[0] (granted_row_r_reg_n_0),
        .\cmd_pipe_plus.mc_we_n_reg[0]_0 (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_0(demand_act_priority_r_0),
        .demand_act_priority_r_1(demand_act_priority_r_1),
        .demand_act_priority_r_10(demand_act_priority_r_10),
        .demand_act_priority_r_2(demand_act_priority_r_2),
        .demand_act_priority_r_4(demand_act_priority_r_4),
        .demand_act_priority_r_5(demand_act_priority_r_5),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_reg(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg_0),
        .\grant_r[3]_i_2__1 (\grant_r[3]_i_2__1 ),
        .\grant_r[3]_i_5 (\grant_r[3]_i_5 ),
        .\grant_r[5]_i_10__0_0 (\grant_r[5]_i_10__0 ),
        .\grant_r[5]_i_11_0 (\grant_r[5]_i_11 ),
        .\grant_r[5]_i_4__1 (\grant_r[5]_i_4__1 ),
        .\grant_r[5]_i_4__1_0 (\grant_r[5]_i_4__1_0 ),
        .\grant_r[5]_i_4__1_1 (\grant_r[5]_i_4__1_1 ),
        .\grant_r[5]_i_4__1_2 (\grant_r[5]_i_4__1_2 ),
        .\grant_r[5]_i_6__0 (\grant_r[5]_i_6__0 ),
        .\grant_r[5]_i_6__0_0 (\grant_r[5]_i_6__0_0 ),
        .\grant_r[5]_i_8_0 (\grant_r[5]_i_8 ),
        .\grant_r[6]_i_7_0 (\grant_r[6]_i_7 ),
        .\grant_r[6]_i_8 (\grant_r[6]_i_8 ),
        .\grant_r[7]_i_11__0_0 (\grant_r[7]_i_11__0 ),
        .\grant_r[7]_i_11__0_1 (\grant_r[7]_i_11__0_0 ),
        .\grant_r[7]_i_12 (\grant_r[7]_i_12 ),
        .\grant_r[7]_i_12_0 (\grant_r[7]_i_12_0 ),
        .\grant_r[7]_i_6__1 (\grant_r[7]_i_6__1 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_2 ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_3 (insert_maint_r1_lcl_reg_1),
        .\grant_r_reg[2]_0 (\grant_r_reg[2] ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_5 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3] ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_3 ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4] ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_3 ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5]_0 ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6] ),
        .\grant_r_reg[6]_1 (\grant_r_reg[6]_1 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_8 ),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_0 ),
        .\grant_r_reg[7]_1 (auto_pre_r_lcl_reg[14:0]),
        .\grant_r_reg[7]_2 (rd_wr_r_lcl_reg[0]),
        .\grant_r_reg[7]_3 (\req_bank_r_lcl_reg[2] [2:0]),
        .\grant_r_reg[7]_4 (\grant_r_reg[7]_4 ),
        .\grant_r_reg[7]_5 (\grant_r_reg[7]_5 ),
        .granted_row_r_i_7_0(granted_row_r_i_7),
        .\inhbt_act_faw.SRLC32E0 (\inhbt_act_faw.SRLC32E0 ),
        .\inhbt_act_faw.act_delayed (\inhbt_act_faw.act_delayed ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (\inhbt_act_faw.inhbt_act_faw_r_reg ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .\last_master_r_reg[0]_0 (\last_master_r_reg[0] ),
        .\last_master_r_reg[7]_0 (\last_master_r_reg[7] ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns[0]),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .req_bank_r(req_bank_r),
        .row_addr(row_addr),
        .row_cmd_wr(row_cmd_wr),
        .rts_row0(rts_row0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_select" *) 
module DDR3LController_mig_7series_v4_2_arb_select
   (D,
    \col_mux.col_periodic_rd_r ,
    col_rd_wr_r,
    \col_mux.col_size_r ,
    rnk_config_r,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ,
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ,
    O,
    cke_r,
    mc_odt_ns,
    col_data_buf_addr,
    CLK,
    DIA,
    \col_mux.col_rd_wr_r_reg_0 ,
    col_size,
    \mc_aux_out_r_reg[0]_0 ,
    rnk_config_0,
    calib_rddata_offset,
    calib_rddata_offset_1,
    cke_r_reg_0,
    mc_cke_ns,
    \cmd_pipe_plus.mc_odt_reg[0] );
  output [3:0]D;
  output \col_mux.col_periodic_rd_r ;
  output col_rd_wr_r;
  output \col_mux.col_size_r ;
  output rnk_config_r;
  output [3:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ;
  output [3:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  output [0:0]O;
  output cke_r;
  output [0:0]mc_odt_ns;
  input [3:0]col_data_buf_addr;
  input CLK;
  input [0:0]DIA;
  input \col_mux.col_rd_wr_r_reg_0 ;
  input col_size;
  input \mc_aux_out_r_reg[0]_0 ;
  input rnk_config_0;
  input [5:0]calib_rddata_offset;
  input [5:0]calib_rddata_offset_1;
  input cke_r_reg_0;
  input [0:0]mc_cke_ns;
  input \cmd_pipe_plus.mc_odt_reg[0] ;

  wire CLK;
  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]O;
  wire [5:0]calib_rddata_offset;
  wire [5:0]calib_rddata_offset_1;
  wire cke_r;
  wire cke_r_reg_0;
  wire \cmd_pipe_plus.mc_odt_reg[0] ;
  wire [3:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_rd_wr_r_reg_0 ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr_r;
  wire col_size;
  wire mc_aux_out_r;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire \mc_aux_out_r_reg[0]_0 ;
  wire [0:0]mc_cke_ns;
  wire mc_data_offset1_carry_n_0;
  wire mc_data_offset1_carry_n_1;
  wire mc_data_offset1_carry_n_2;
  wire mc_data_offset1_carry_n_3;
  wire mc_data_offset_11_carry_n_0;
  wire mc_data_offset_11_carry_n_1;
  wire mc_data_offset_11_carry_n_2;
  wire mc_data_offset_11_carry_n_3;
  wire [0:0]mc_odt_ns;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ;
  wire [3:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire [3:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  wire rnk_config_0;
  wire rnk_config_r;
  wire [3:0]NLW_mc_data_offset1_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_mc_data_offset1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_mc_data_offset_11_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_mc_data_offset_11_carry__0_O_UNCONNECTED;

  FDSE cke_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cke_ns),
        .Q(cke_r),
        .S(cke_r_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \cmd_pipe_plus.mc_odt[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_odt_reg[0] ),
        .I1(\col_mux.col_rd_wr_r_reg_0 ),
        .I2(mc_aux_out_r_2),
        .I3(mc_aux_out_r_1),
        .I4(mc_aux_out_r),
        .O(mc_odt_ns));
  FDRE \col_mux.col_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \col_mux.col_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \col_mux.col_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \col_mux.col_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \col_mux.col_periodic_rd_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(DIA),
        .Q(\col_mux.col_periodic_rd_r ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_mux.col_rd_wr_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\col_mux.col_rd_wr_r_reg_0 ),
        .Q(col_rd_wr_r),
        .R(1'b0));
  FDRE \col_mux.col_size_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_size),
        .Q(\col_mux.col_size_r ),
        .R(1'b0));
  FDRE \mc_aux_out_r_1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_aux_out_r),
        .Q(mc_aux_out_r_1),
        .R(1'b0));
  FDRE \mc_aux_out_r_2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_aux_out_r_1),
        .Q(mc_aux_out_r_2),
        .R(1'b0));
  FDRE \mc_aux_out_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mc_aux_out_r_reg[0]_0 ),
        .Q(mc_aux_out_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mc_data_offset1_carry
       (.CI(1'b0),
        .CO({mc_data_offset1_carry_n_0,mc_data_offset1_carry_n_1,mc_data_offset1_carry_n_2,mc_data_offset1_carry_n_3}),
        .CYINIT(calib_rddata_offset[0]),
        .DI(calib_rddata_offset[4:1]),
        .O({\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [2:1],\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ,\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [0]}),
        .S(calib_rddata_offset[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mc_data_offset1_carry__0
       (.CI(mc_data_offset1_carry_n_0),
        .CO(NLW_mc_data_offset1_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mc_data_offset1_carry__0_O_UNCONNECTED[3:1],\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [3]}),
        .S({1'b0,1'b0,1'b0,calib_rddata_offset[5]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mc_data_offset_11_carry
       (.CI(1'b0),
        .CO({mc_data_offset_11_carry_n_0,mc_data_offset_11_carry_n_1,mc_data_offset_11_carry_n_2,mc_data_offset_11_carry_n_3}),
        .CYINIT(calib_rddata_offset_1[0]),
        .DI(calib_rddata_offset_1[4:1]),
        .O({\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] [2:1],O,\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] [0]}),
        .S(calib_rddata_offset_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mc_data_offset_11_carry__0
       (.CI(mc_data_offset_11_carry_n_0),
        .CO(NLW_mc_data_offset_11_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mc_data_offset_11_carry__0_O_UNCONNECTED[3:1],\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] [3]}),
        .S({1'b0,1'b0,1'b0,calib_rddata_offset_1[5]}));
  FDRE \rnk_config_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_0),
        .Q(rnk_config_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl
   (E,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1,
    act_wait_r_lcl_reg,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    pass_open_bank_r_lcl_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    idle_r_lcl_reg,
    col_wait_r_reg,
    rtc,
    \order_q_r_reg[1] ,
    passing_open_bank,
    pre_bm_end_r_reg,
    req_wr_r_lcl_reg,
    bm_end_r1_reg,
    \grant_r_reg[0] ,
    \ras_timer_r_reg[2] ,
    act_wait_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[14] ,
    demand_priority_r_reg,
    pre_bm_end_r_reg_0,
    pre_bm_end_r_reg_1,
    p_9_in,
    granted_row_r_i_6,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    SS,
    ofs_rdy_r0,
    wait_for_maint_ns,
    col_wait_r_reg_0,
    head_r_lcl_reg_0,
    pre_wait_r_reg,
    Q,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    set_order_q,
    \rtp_timer_r_reg[1] ,
    adv_order_q,
    \rnk_config_strobe_r[0]_i_9 ,
    \grant_r_reg[1] ,
    was_priority,
    accept_req,
    q_has_rd_r_reg,
    was_wr,
    pass_open_bank_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    act_wait_r_lcl_reg_1,
    col_wait_r_reg_1,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_0 ,
    maint_rank_r,
    maint_sre_r,
    maint_zq_r,
    auto_pre_r_lcl_reg_1,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    act_wait_r_lcl_i_5,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r[0]_i_2 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    \ras_timer_r[1]_i_3 ,
    \ras_timer_r_reg[2]_4 ,
    \ras_timer_r_reg[2]_5 ,
    \ras_timer_r[2]_i_3 ,
    \grant_r[5]_i_5 ,
    \grant_r[5]_i_5_0 ,
    \grant_r[5]_i_5_1 ,
    \grant_r[5]_i_5_2 ,
    demanded_prior_r_reg,
    \rtp_timer_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg ,
    \compute_tail.tail_r_lcl_reg_0 ,
    accept_internal_r_reg,
    accept_internal_r_reg_0,
    accept_internal_r_reg_1,
    accept_internal_r_reg_2,
    accept_internal_r_reg_3,
    accept_internal_r_reg_4,
    accept_internal_r_reg_5,
    accept_internal_r_reg_6,
    granted_row_r_reg,
    \grant_r[4]_i_4__1 ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[1]_2 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    \order_q_r_reg[2] ,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[0] );
  output [0:0]E;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output pass_open_bank_r_lcl_reg;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  output idle_r_lcl_reg;
  output col_wait_r_reg;
  output [0:0]rtc;
  output \order_q_r_reg[1] ;
  output [0:0]passing_open_bank;
  output pre_bm_end_r_reg;
  output req_wr_r_lcl_reg;
  output bm_end_r1_reg;
  output \grant_r_reg[0] ;
  output \ras_timer_r_reg[2] ;
  output act_wait_r_lcl_reg_0;
  output wait_for_maint_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [14:0]\req_row_r_lcl_reg[14] ;
  output demand_priority_r_reg;
  output pre_bm_end_r_reg_0;
  output pre_bm_end_r_reg_1;
  output p_9_in;
  output granted_row_r_i_6;
  output auto_pre_r_lcl_reg;
  output auto_pre_r_lcl_reg_0;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input [0:0]SS;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input col_wait_r_reg_0;
  input [0:0]head_r_lcl_reg_0;
  input pre_wait_r_reg;
  input [0:0]Q;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[1]_0 ;
  input set_order_q;
  input \rtp_timer_r_reg[1] ;
  input adv_order_q;
  input \rnk_config_strobe_r[0]_i_9 ;
  input \grant_r_reg[1] ;
  input was_priority;
  input accept_req;
  input q_has_rd_r_reg;
  input was_wr;
  input pass_open_bank_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input act_wait_r_lcl_reg_1;
  input [0:0]col_wait_r_reg_1;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_0 ;
  input maint_rank_r;
  input maint_sre_r;
  input maint_zq_r;
  input auto_pre_r_lcl_reg_1;
  input [14:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input [6:0]act_wait_r_lcl_i_5;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r[0]_i_2 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input \ras_timer_r[1]_i_3 ;
  input \ras_timer_r_reg[2]_4 ;
  input \ras_timer_r_reg[2]_5 ;
  input \ras_timer_r[2]_i_3 ;
  input \grant_r[5]_i_5 ;
  input \grant_r[5]_i_5_0 ;
  input \grant_r[5]_i_5_1 ;
  input \grant_r[5]_i_5_2 ;
  input demanded_prior_r_reg;
  input \rtp_timer_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input accept_internal_r_reg;
  input accept_internal_r_reg_0;
  input accept_internal_r_reg_1;
  input accept_internal_r_reg_2;
  input accept_internal_r_reg_3;
  input accept_internal_r_reg_4;
  input accept_internal_r_reg_5;
  input [0:0]accept_internal_r_reg_6;
  input granted_row_r_reg;
  input \grant_r[4]_i_4__1 ;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[1]_2 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \order_q_r_reg[2] ;
  input \order_q_r_reg[2]_0 ;
  input \order_q_r_reg[2]_1 ;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[0] ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r_reg;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_internal_r_reg_2;
  wire accept_internal_r_reg_3;
  wire accept_internal_r_reg_4;
  wire accept_internal_r_reg_5;
  wire [0:0]accept_internal_r_reg_6;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire [6:0]act_wait_r_lcl_i_5;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [2:0]bank;
  wire bank_compare0_n_2;
  wire bank_compare0_n_5;
  wire bank_compare0_n_8;
  wire bank_queue0_n_12;
  wire bank_queue0_n_22;
  wire bank_queue0_n_27;
  wire bank_state0_n_20;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire col_wait_r_reg_0;
  wire [0:0]col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire \grant_r[4]_i_4__1 ;
  wire \grant_r[5]_i_5 ;
  wire \grant_r[5]_i_5_0 ;
  wire \grant_r[5]_i_5_1 ;
  wire \grant_r[5]_i_5_2 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire granted_row_r_i_6;
  wire granted_row_r_reg;
  wire head_r_lcl_reg;
  wire [0:0]head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire hi_priority;
  wire [0:0]idle_ns;
  wire idle_r_lcl_reg;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire p_15_in;
  wire p_9_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire [0:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2 ;
  wire \ras_timer_r[1]_i_3 ;
  wire \ras_timer_r[2]_i_3 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire \ras_timer_r_reg[2]_4 ;
  wire \ras_timer_r_reg[2]_5 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire \rnk_config_strobe_r[0]_i_9 ;
  wire [14:0]row;
  wire [0:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_reg;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare_6 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg_1),
        .auto_pre_r_lcl_reg_0(wait_for_maint_r),
        .bank(bank),
        .col_addr(col_addr[9:0]),
        .hi_priority(hi_priority),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(bank_compare0_n_5),
        .ordered_r_lcl_reg_0(\rtp_timer_r_reg[1] ),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (E),
        .\req_data_buf_addr_r_reg[3]_2 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg_0(bank_compare0_n_2),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_8),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q),
        .SS(SS),
        .accept_internal_r_reg(accept_internal_r_reg),
        .accept_internal_r_reg_0(accept_internal_r_reg_0),
        .accept_internal_r_reg_1(accept_internal_r_reg_1),
        .accept_internal_r_reg_2(accept_internal_r_reg_2),
        .accept_internal_r_reg_3(accept_internal_r_reg_3),
        .accept_internal_r_reg_4(accept_internal_r_reg_4),
        .accept_internal_r_reg_5(accept_internal_r_reg_5),
        .accept_internal_r_reg_6(accept_internal_r_reg_6),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_i_5_0(act_wait_r_lcl_i_5),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg_1),
        .act_wait_r_lcl_reg_0(col_wait_r_reg_1),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_20),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_8),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(bank_compare0_n_2),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(col_wait_r_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(head_r_lcl_reg_1),
        .head_r_lcl_reg_4(head_r_lcl_reg_2),
        .head_r_lcl_reg_5(head_r_lcl_reg_3),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .\order_q_r_reg[0]_0 (order_q_r),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_1 (bank_queue0_n_27),
        .\order_q_r_reg[1]_2 (\rtp_timer_r_reg[1] ),
        .\order_q_r_reg[1]_3 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2]_0 ),
        .\order_q_r_reg[2]_2 (\order_q_r_reg[2]_1 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_5),
        .p_15_in(p_15_in),
        .p_9_in(p_9_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (bank_queue0_n_22),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[2]_0 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2]_0 ),
        .q_has_priority_r_reg_0(bank_queue0_n_12),
        .q_has_priority_r_reg_1(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(rb_hit_busy_r),
        .q_has_rd_r_reg_1(q_has_rd_r_reg),
        .\ras_timer_r[0]_i_2_0 (\ras_timer_r[0]_i_2 ),
        .\ras_timer_r[1]_i_3_0 (\ras_timer_r[1]_i_3 ),
        .\ras_timer_r[2]_i_3_0 (\ras_timer_r[2]_i_3 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (\grant_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_3 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_4 (\ras_timer_r_reg[0]_3 ),
        .\ras_timer_r_reg[0]_5 (\ras_timer_r_reg[0]_4 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_4 (\ras_timer_r_reg[1]_3 ),
        .\ras_timer_r_reg[1]_5 (\ras_timer_r_reg[1]_4 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_0 (bm_end_r1_reg),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .\ras_timer_r_reg[2]_3 (\ras_timer_r_reg[2]_3 ),
        .\ras_timer_r_reg[2]_4 (\ras_timer_r_reg[2]_4 ),
        .\ras_timer_r_reg[2]_5 (\ras_timer_r_reg[2]_5 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .req_priority_r(req_priority_r),
        .\rnk_config_strobe_r[0]_i_9 (\rnk_config_strobe_r[0]_i_9 ),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg_0),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg_0),
        .col_wait_r_reg_1(bank_queue0_n_22),
        .col_wait_r_reg_2(col_wait_r_reg_1),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(idle_r_lcl_reg),
        .demand_priority_r_reg_3(bank_queue0_n_12),
        .demand_priority_r_reg_4(bank_compare0_n_2),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .\grant_r[4]_i_4__1 (\grant_r[4]_i_4__1 ),
        .\grant_r[5]_i_5_0 (\grant_r[5]_i_5 ),
        .\grant_r[5]_i_5_1 (\grant_r[5]_i_5_0 ),
        .\grant_r[5]_i_5_2 (\grant_r[5]_i_5_1 ),
        .\grant_r[5]_i_5_3 (\grant_r[5]_i_5_2 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (bank_queue0_n_27),
        .\grant_r_reg[1]_1 (order_q_r),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_2 ),
        .granted_row_r_i_6(granted_row_r_i_6),
        .granted_row_r_reg(granted_row_r_reg),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .p_15_in(p_15_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(act_wait_r_lcl_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg(bank_state0_n_20),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .\rp_timer.rp_timer_r_reg[0]_0 (col_addr[10]),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized0
   (E,
    idle_r_lcl_reg,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    pre_bm_end_r_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    p_15_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r_lcl_reg,
    pass_open_bank_r_lcl_reg,
    pre_bm_end_r_reg_0,
    col_addr,
    ordered_r,
    \grant_r_reg[1] ,
    pre_bm_end_r_reg_1,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_2,
    demand_act_priority_r_reg,
    demand_priority_r_reg,
    rtc,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1,
    ordered_r_lcl_reg_2,
    rb_hit_busy_r_reg,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    demand_priority_r_reg_0,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    pre_bm_end_r_reg_4,
    \maint_controller.maint_hit_busies_r_reg[1] ,
    rts_col,
    ofs_rdy_r_reg,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    rts_row0,
    granted_col_r_reg,
    act_wait_r_lcl_reg,
    pre_passing_open_bank_r_reg,
    \app_cmd_r2_reg[0] ,
    \req_row_r_lcl_reg[14] ,
    demand_priority_r_reg_3,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    \req_cmd_r_reg[0] ,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_0,
    SS,
    ofs_rdy_r0,
    head_r_lcl_reg,
    adv_order_q,
    Q,
    \rp_timer.rp_timer_r_reg[0] ,
    col_wait_r_reg,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[1] ,
    \rtp_timer_r_reg[1] ,
    pass_open_bank_r_lcl_reg_3,
    clear_req__0,
    q_has_rd_ns1,
    was_wr,
    accept_req,
    was_priority,
    \starve_limit_cntr_r_reg[3] ,
    maint_hit,
    wait_for_maint_r_lcl_reg_0,
    demanded,
    override_demand_r,
    \grant_r[4]_i_10 ,
    \grant_r[7]_i_13__0 ,
    \order_q_r_reg[0] ,
    order_cnt_0,
    \order_q_r_reg[1] ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[2] ,
    head_r_lcl_i_3__6,
    \q_entry_r[1]_i_2 ,
    \q_entry_r[2]_i_3__0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    demanded_prior_r_reg,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \compute_tail.tail_r_lcl_reg ,
    \maint_controller.maint_rdy_r1_reg ,
    inhbt_wr,
    inhbt_rd,
    \grant_r[5]_i_12__0 ,
    \grant_r[5]_i_12__0_0 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2] ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \compute_tail.tail_r_lcl_reg_0 ,
    head_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    inhbt_act_rrd,
    inhbt_act_faw_r,
    ras_timer_zero_r_reg,
    app_cmd_r2,
    rd_wr_r_lcl_reg_0,
    rd_wr_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    row,
    pass_open_bank_r_lcl_reg_4,
    pass_open_bank_r_lcl_reg_5,
    app_en_r2,
    accept_internal_r,
    \ras_timer_r[0]_i_2__0 ,
    \ras_timer_r[0]_i_2__0_0 ,
    \ras_timer_r[0]_i_2__0_1 ,
    \ras_timer_r[1]_i_2__0 ,
    \ras_timer_r[1]_i_2__0_0 ,
    \ras_timer_r[1]_i_2__0_1 ,
    \ras_timer_r[2]_i_3__6 ,
    \ras_timer_r[2]_i_3__6_0 ,
    \ras_timer_r[2]_i_3__6_1 ,
    \ras_timer_r[0]_i_2__0_2 ,
    \ras_timer_r[0]_i_2__0_3 ,
    \ras_timer_r[0]_i_2__0_4 ,
    \ras_timer_r[1]_i_2__0_2 ,
    \ras_timer_r[1]_i_2__0_3 ,
    \ras_timer_r[1]_i_2__0_4 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \rtp_timer_r_reg[0] ,
    \compute_tail.tail_ns2__5 ,
    head_ns0__4,
    \grant_r_reg[2] ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[2]_0 );
  output [0:0]E;
  output [0:0]idle_r_lcl_reg;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output pre_bm_end_r_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_15_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r_lcl_reg;
  output pass_open_bank_r_lcl_reg;
  output pre_bm_end_r_reg_0;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output \grant_r_reg[1] ;
  output pre_bm_end_r_reg_1;
  output pass_open_bank_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output demand_act_priority_r_reg;
  output demand_priority_r_reg;
  output [0:0]rtc;
  output ordered_r_lcl_reg;
  output ordered_r_lcl_reg_0;
  output ordered_r_lcl_reg_1;
  output ordered_r_lcl_reg_2;
  output rb_hit_busy_r_reg;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output demand_priority_r_reg_0;
  output demand_priority_r_reg_1;
  output demand_priority_r_reg_2;
  output pre_bm_end_r_reg_4;
  output \maint_controller.maint_hit_busies_r_reg[1] ;
  output [0:0]rts_col;
  output ofs_rdy_r_reg;
  output \ras_timer_r_reg[0] ;
  output \ras_timer_r_reg[0]_0 ;
  output \ras_timer_r_reg[0]_1 ;
  output rts_row0;
  output granted_col_r_reg;
  output act_wait_r_lcl_reg;
  output [0:0]pre_passing_open_bank_r_reg;
  output \app_cmd_r2_reg[0] ;
  output [14:0]\req_row_r_lcl_reg[14] ;
  output demand_priority_r_reg_3;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input \req_cmd_r_reg[0] ;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_0;
  input [0:0]SS;
  input ofs_rdy_r0;
  input head_r_lcl_reg;
  input adv_order_q;
  input [0:0]Q;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input col_wait_r_reg;
  input \q_entry_r_reg[0] ;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[1] ;
  input \rtp_timer_r_reg[1] ;
  input pass_open_bank_r_lcl_reg_3;
  input clear_req__0;
  input q_has_rd_ns1;
  input was_wr;
  input accept_req;
  input was_priority;
  input \starve_limit_cntr_r_reg[3] ;
  input [0:0]maint_hit;
  input wait_for_maint_r_lcl_reg_0;
  input demanded;
  input override_demand_r;
  input \grant_r[4]_i_10 ;
  input \grant_r[7]_i_13__0 ;
  input \order_q_r_reg[0] ;
  input [0:0]order_cnt_0;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[2] ;
  input head_r_lcl_i_3__6;
  input \q_entry_r[1]_i_2 ;
  input \q_entry_r[2]_i_3__0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  input demanded_prior_r_reg;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input \compute_tail.tail_r_lcl_reg ;
  input [0:0]\maint_controller.maint_rdy_r1_reg ;
  input inhbt_wr;
  input inhbt_rd;
  input \grant_r[5]_i_12__0 ;
  input \grant_r[5]_i_12__0_0 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2] ;
  input [6:0]passing_open_bank;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input head_r_lcl_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input inhbt_act_rrd;
  input inhbt_act_faw_r;
  input ras_timer_zero_r_reg;
  input [0:0]app_cmd_r2;
  input rd_wr_r_lcl_reg_0;
  input [0:0]rd_wr_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input [14:0]row;
  input pass_open_bank_r_lcl_reg_4;
  input pass_open_bank_r_lcl_reg_5;
  input app_en_r2;
  input accept_internal_r;
  input \ras_timer_r[0]_i_2__0 ;
  input \ras_timer_r[0]_i_2__0_0 ;
  input \ras_timer_r[0]_i_2__0_1 ;
  input \ras_timer_r[1]_i_2__0 ;
  input \ras_timer_r[1]_i_2__0_0 ;
  input \ras_timer_r[1]_i_2__0_1 ;
  input \ras_timer_r[2]_i_3__6 ;
  input \ras_timer_r[2]_i_3__6_0 ;
  input \ras_timer_r[2]_i_3__6_1 ;
  input \ras_timer_r[0]_i_2__0_2 ;
  input \ras_timer_r[0]_i_2__0_3 ;
  input \ras_timer_r[0]_i_2__0_4 ;
  input \ras_timer_r[1]_i_2__0_2 ;
  input \ras_timer_r[1]_i_2__0_3 ;
  input \ras_timer_r[1]_i_2__0_4 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \rtp_timer_r_reg[0] ;
  input \compute_tail.tail_ns2__5 ;
  input head_ns0__4;
  input [0:0]\grant_r_reg[2] ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[2]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire adv_order_q;
  wire [0:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0] ;
  wire app_en_r2;
  wire [2:0]bank;
  wire bank_compare0_n_11;
  wire bank_compare0_n_12;
  wire bank_queue0_n_4;
  wire bank_state0_n_23;
  wire clear_req__0;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_ns2__5 ;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns23_out;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire \grant_r[4]_i_10 ;
  wire \grant_r[5]_i_12__0 ;
  wire \grant_r[5]_i_12__0_0 ;
  wire \grant_r[7]_i_13__0 ;
  wire \grant_r_reg[1] ;
  wire [0:0]\grant_r_reg[2] ;
  wire granted_col_r_reg;
  wire head_ns0__4;
  wire head_r_lcl_i_3__6;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire hi_priority;
  wire [0:0]idle_r_lcl_reg;
  wire inhbt_act_faw_r;
  wire inhbt_act_rrd;
  wire inhbt_rd;
  wire inhbt_wr;
  wire \maint_controller.maint_hit_busies_r_reg[1] ;
  wire [0:0]\maint_controller.maint_rdy_r1_reg ;
  wire [0:0]maint_hit;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg;
  wire [0:0]order_cnt_0;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2] ;
  wire order_q_zero;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire ordered_r_lcl_reg_2;
  wire override_demand_r;
  wire p_15_in;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire \q_entry_r[1]_i_2 ;
  wire \q_entry_r[2]_i_3__0 ;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire q_has_rd;
  wire q_has_rd_ns1;
  wire ras_timer_ns1__0;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2__0 ;
  wire \ras_timer_r[0]_i_2__0_0 ;
  wire \ras_timer_r[0]_i_2__0_1 ;
  wire \ras_timer_r[0]_i_2__0_2 ;
  wire \ras_timer_r[0]_i_2__0_3 ;
  wire \ras_timer_r[0]_i_2__0_4 ;
  wire \ras_timer_r[1]_i_2__0 ;
  wire \ras_timer_r[1]_i_2__0_0 ;
  wire \ras_timer_r[1]_i_2__0_1 ;
  wire \ras_timer_r[1]_i_2__0_2 ;
  wire \ras_timer_r[1]_i_2__0_3 ;
  wire \ras_timer_r[1]_i_2__0_4 ;
  wire \ras_timer_r[2]_i_3__6 ;
  wire \ras_timer_r[2]_i_3__6_0 ;
  wire \ras_timer_r[2]_i_3__6_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rcv_open_bank;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [0:0]rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire [0:0]req_cmd_r;
  wire \req_cmd_r_reg[0] ;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire [14:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire [0:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire [0:0]rts_col;
  wire rts_row0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[3] ;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare_5 bank_compare0
       (.CLK(CLK),
        .adv_order_q(adv_order_q),
        .bank(bank),
        .col_addr(col_addr[9:0]),
        .hi_priority(hi_priority),
        .order_cnt_0(order_cnt_0),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[2] (\order_q_r_reg[0] ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .ordered_r_lcl_reg(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg_0),
        .ordered_r_lcl_reg_1(ordered_r_lcl_reg_1),
        .ordered_r_lcl_reg_2(ordered_r_lcl_reg_2),
        .ordered_r_lcl_reg_3(bank_compare0_n_11),
        .ordered_r_lcl_reg_4(bank_compare0_n_12),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rd_wr_ns(rd_wr_ns),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .req_cmd_r(req_cmd_r),
        .\req_cmd_r_reg[0]_0 (\req_cmd_r_reg[0] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (E),
        .\req_data_buf_addr_r_reg[3]_2 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_priority_r_reg_0(idle_r_lcl_reg),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r(row_hit_r),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue__parameterized0 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(\rp_timer.rp_timer_r_reg[0] ),
        .adv_order_q(adv_order_q),
        .app_cmd_r2(app_cmd_r2),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .app_en_r2(app_en_r2),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_23),
        .clear_req__0(clear_req__0),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_ns2__5 (\compute_tail.tail_ns2__5 ),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .demand_act_priority_ns(demand_act_priority_ns),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg(row_cmd_wr),
        .demand_priority_ns23_out(demand_priority_ns23_out),
        .\grant_r[5]_i_12__0 (\grant_r[5]_i_12__0 ),
        .\grant_r[5]_i_12__0_0 (\grant_r[5]_i_12__0_0 ),
        .\grant_r[5]_i_6 (\starve_limit_cntr_r_reg[3] ),
        .\grant_r[5]_i_6_0 (demand_priority_r_reg),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .head_ns0__4(head_ns0__4),
        .head_r_lcl_i_3__6_0(head_r_lcl_i_3__6),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_act_rrd(inhbt_act_rrd),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .\maint_controller.maint_hit_busies_r_reg[1] (\maint_controller.maint_hit_busies_r_reg[1] ),
        .\maint_controller.maint_rdy_r1_reg (\maint_controller.maint_rdy_r1_reg ),
        .maint_hit(maint_hit),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_reg(ofs_rdy_r_reg),
        .\order_q_r_reg[0]_0 (col_wait_r_reg),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1]_0 (bank_compare0_n_11),
        .\order_q_r_reg[2]_0 (bank_compare0_n_12),
        .order_q_zero(order_q_zero),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .ordered_r_lcl_reg_1(req_wr_r_lcl_reg),
        .p_15_in(p_15_in),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_2),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_3),
        .pass_open_bank_r_lcl_reg_5(pass_open_bank_r_lcl_reg_4),
        .pass_open_bank_r_lcl_reg_6(pass_open_bank_r_lcl_reg_5),
        .passing_open_bank(passing_open_bank),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_3),
        .pre_bm_end_r_reg_5(pre_bm_end_r_reg_4),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r[1]_i_2_0 (\q_entry_r[1]_i_2 ),
        .\q_entry_r[2]_i_3__0 (\q_entry_r[2]_i_3__0 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2]_0 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2]_0 ),
        .q_has_priority_r_reg_0(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .q_has_rd_ns1(q_has_rd_ns1),
        .ras_timer_ns1__0(ras_timer_ns1__0),
        .\ras_timer_r[0]_i_2__0_0 (\ras_timer_r[0]_i_2__0 ),
        .\ras_timer_r[0]_i_2__0_1 (\ras_timer_r[0]_i_2__0_0 ),
        .\ras_timer_r[0]_i_2__0_2 (\ras_timer_r[0]_i_2__0_1 ),
        .\ras_timer_r[0]_i_2__0_3 (\ras_timer_r[0]_i_2__0_2 ),
        .\ras_timer_r[0]_i_2__0_4 (\ras_timer_r[0]_i_2__0_3 ),
        .\ras_timer_r[0]_i_2__0_5 (\ras_timer_r[0]_i_2__0_4 ),
        .\ras_timer_r[1]_i_2__0_0 (\ras_timer_r[1]_i_2__0 ),
        .\ras_timer_r[1]_i_2__0_1 (\ras_timer_r[1]_i_2__0_0 ),
        .\ras_timer_r[1]_i_2__0_2 (\ras_timer_r[1]_i_2__0_1 ),
        .\ras_timer_r[1]_i_2__0_3 (\ras_timer_r[1]_i_2__0_2 ),
        .\ras_timer_r[1]_i_2__0_4 (\ras_timer_r[1]_i_2__0_3 ),
        .\ras_timer_r[1]_i_2__0_5 (\ras_timer_r[1]_i_2__0_4 ),
        .\ras_timer_r[2]_i_3__6_0 (\ras_timer_r[2]_i_3__6 ),
        .\ras_timer_r[2]_i_3__6_1 (\ras_timer_r[2]_i_3__6_0 ),
        .\ras_timer_r[2]_i_3__6_2 (\ras_timer_r[2]_i_3__6_1 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_3 (\ras_timer_r_reg[2]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rtp_timer_r_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rcv_open_bank(rcv_open_bank),
        .rd_wr_ns(rd_wr_ns),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_1),
        .req_cmd_r(req_cmd_r),
        .req_priority_r(req_priority_r),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg(bank_queue0_n_4),
        .rts_col(rts_col),
        .rts_row0(rts_row0),
        .set_order_q(set_order_q),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg_0),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state__parameterized0 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .auto_pre_r_lcl_reg(pass_open_bank_r_lcl_reg_3),
        .bm_end_r1_reg_0(pre_bm_end_r_reg),
        .col_addr(col_addr[10]),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(bank_state0_n_23),
        .col_wait_r_reg_1(col_wait_r_reg),
        .demand_act_priority_ns(demand_act_priority_ns),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_priority_ns23_out(demand_priority_ns23_out),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(demand_priority_r_reg_0),
        .demand_priority_r_reg_3(demand_priority_r_reg_1),
        .demand_priority_r_reg_4(demand_priority_r_reg_2),
        .demand_priority_r_reg_5(demand_priority_r_reg_3),
        .demand_priority_r_reg_6(idle_r_lcl_reg),
        .demand_priority_r_reg_7(req_wr_r_lcl_reg),
        .demanded(demanded),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .demanded_prior_r_reg_7(demanded_prior_r_reg_6),
        .demanded_prior_r_reg_8(demanded_prior_r_reg_7),
        .\grant_r[4]_i_10 (\grant_r[4]_i_10 ),
        .\grant_r[7]_i_13__0 (\grant_r[7]_i_13__0 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .granted_col_r_reg(granted_col_r_reg),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .order_q_zero(order_q_zero),
        .override_demand_r(override_demand_r),
        .p_15_in(p_15_in),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(bank_queue0_n_4),
        .q_has_rd(q_has_rd),
        .ras_timer_ns1__0(ras_timer_ns1__0),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_0 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .rcv_open_bank(rcv_open_bank),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .row_hit_r(row_hit_r),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (pass_open_bank_r_lcl_reg),
        .\rtp_timer_r_reg[1]_1 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[3]_0 (\starve_limit_cntr_r_reg[3] ),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized1
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    pre_bm_end_r_reg,
    idle_r_lcl_reg,
    req_wr_r_lcl_reg,
    \grant_r_reg[2] ,
    rtc,
    demand_priority_r_reg,
    \grant_r_reg[2]_0 ,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    \ras_timer_r_reg[2] ,
    \q_entry_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[14] ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[1] ,
    pre_bm_end_r_reg_0,
    pre_bm_end_r_reg_1,
    demanded_prior_r_reg,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    \grant_r_reg[2]_1 ,
    \compute_tail.tail_ns2__5 ,
    \order_q_r_reg[0]_0 ,
    override_demand_r_reg,
    override_demand_r_reg_0,
    ras_timer_zero_r_reg,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    SS,
    ofs_rdy_r0,
    wait_for_maint_ns,
    col_wait_r_reg,
    adv_order_q,
    set_order_q,
    pass_open_bank_r_lcl_reg,
    pre_wait_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \q_entry_r_reg[1]_0 ,
    Q,
    \order_q_r_reg[0]_1 ,
    \rtp_timer_r_reg[0] ,
    \grant_r_reg[2]_2 ,
    \grant_r[7]_i_5__0 ,
    inhbt_wr,
    inhbt_rd,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2]_0 ,
    \rp_timer.rp_timer_r_reg[0] ,
    act_wait_r_lcl_reg_0,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    D,
    \q_entry_r_reg[1]_1 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \grant_r[2]_i_4__1 ,
    \grant_r[2]_i_4__1_0 ,
    \grant_r[2]_i_4__1_1 ,
    inhbt_act_faw_r,
    \grant_r[2]_i_4__1_2 ,
    \ras_timer_r[0]_i_3__1 ,
    \ras_timer_r[0]_i_3__1_0 ,
    \ras_timer_r[0]_i_3__1_1 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    demanded_prior_r_reg_0,
    \rtp_timer_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    was_priority,
    maint_hit,
    maint_req_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    was_wr,
    pass_open_bank_r_lcl_reg_0,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[2]_i_2__1 ,
    \ras_timer_r[2]_i_2__1_0 ,
    \ras_timer_r[2]_i_5__1 ,
    \ras_timer_r[2]_i_5__1_0 ,
    \ras_timer_r[0]_i_3__1_2 ,
    \ras_timer_r[0]_i_3__1_3 ,
    \ras_timer_r[0]_i_3__1_4 ,
    \ras_timer_r[1]_i_2__1 ,
    \ras_timer_r[1]_i_2__1_0 ,
    \ras_timer_r[1]_i_4__0 ,
    \ras_timer_r[1]_i_4__0_0 ,
    \compute_tail.tail_r_lcl_reg ,
    \q_entry_r_reg[1]_4 ,
    \q_entry_r_reg[1]_5 ,
    \q_entry_r_reg[0]_0 ,
    demanded_prior_r,
    demand_priority_r,
    \q_entry_r_reg[0]_1 ,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    \compute_tail.tail_r_lcl_reg_0 ,
    \grant_r_reg[6] ,
    \grant_r_reg[3] ,
    rnk_config_valid_r_lcl_reg,
    override_demand_r,
    rnk_config_valid_r_lcl_reg_0,
    rts_col,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    \order_q_r_reg[1] ,
    \order_q_r_reg[2] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output pre_bm_end_r_reg;
  output idle_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output \grant_r_reg[2] ;
  output [0:0]rtc;
  output demand_priority_r_reg;
  output \grant_r_reg[2]_0 ;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output \ras_timer_r_reg[2] ;
  output [0:0]\q_entry_r_reg[0] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [14:0]\req_row_r_lcl_reg[14] ;
  output \q_entry_r_reg[2] ;
  output [0:0]\q_entry_r_reg[1] ;
  output pre_bm_end_r_reg_0;
  output pre_bm_end_r_reg_1;
  output demanded_prior_r_reg;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output \grant_r_reg[2]_1 ;
  output \compute_tail.tail_ns2__5 ;
  output \order_q_r_reg[0]_0 ;
  output override_demand_r_reg;
  output override_demand_r_reg_0;
  output ras_timer_zero_r_reg;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input [0:0]SS;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input col_wait_r_reg;
  input adv_order_q;
  input set_order_q;
  input pass_open_bank_r_lcl_reg;
  input pre_wait_r_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  input \q_entry_r_reg[1]_0 ;
  input [1:0]Q;
  input \order_q_r_reg[0]_1 ;
  input \rtp_timer_r_reg[0] ;
  input \grant_r_reg[2]_2 ;
  input \grant_r[7]_i_5__0 ;
  input inhbt_wr;
  input inhbt_rd;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2]_0 ;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input act_wait_r_lcl_reg_0;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input [1:0]D;
  input \q_entry_r_reg[1]_1 ;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \grant_r[2]_i_4__1 ;
  input \grant_r[2]_i_4__1_0 ;
  input \grant_r[2]_i_4__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[2]_i_4__1_2 ;
  input \ras_timer_r[0]_i_3__1 ;
  input \ras_timer_r[0]_i_3__1_0 ;
  input \ras_timer_r[0]_i_3__1_1 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input demanded_prior_r_reg_0;
  input \rtp_timer_r_reg[1] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input was_wr;
  input pass_open_bank_r_lcl_reg_0;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[2]_i_2__1 ;
  input \ras_timer_r[2]_i_2__1_0 ;
  input \ras_timer_r[2]_i_5__1 ;
  input \ras_timer_r[2]_i_5__1_0 ;
  input \ras_timer_r[0]_i_3__1_2 ;
  input \ras_timer_r[0]_i_3__1_3 ;
  input \ras_timer_r[0]_i_3__1_4 ;
  input \ras_timer_r[1]_i_2__1 ;
  input \ras_timer_r[1]_i_2__1_0 ;
  input \ras_timer_r[1]_i_4__0 ;
  input \ras_timer_r[1]_i_4__0_0 ;
  input \compute_tail.tail_r_lcl_reg ;
  input \q_entry_r_reg[1]_4 ;
  input \q_entry_r_reg[1]_5 ;
  input \q_entry_r_reg[0]_0 ;
  input demanded_prior_r;
  input demand_priority_r;
  input \q_entry_r_reg[0]_1 ;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input [1:0]\grant_r_reg[6] ;
  input \grant_r_reg[3] ;
  input rnk_config_valid_r_lcl_reg;
  input override_demand_r;
  input rnk_config_valid_r_lcl_reg_0;
  input [0:0]rts_col;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[2] ;

  wire CLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire [2:0]bank;
  wire bank_compare0_n_2;
  wire bank_compare0_n_6;
  wire bank_compare0_n_8;
  wire bank_queue0_n_15;
  wire bank_queue0_n_19;
  wire bank_queue0_n_22;
  wire bank_queue0_n_25;
  wire bank_queue0_n_4;
  wire bank_state0_n_20;
  wire [2:2]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_ns2__5 ;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire \grant_r[2]_i_4__1 ;
  wire \grant_r[2]_i_4__1_0 ;
  wire \grant_r[2]_i_4__1_1 ;
  wire \grant_r[2]_i_4__1_2 ;
  wire \grant_r[7]_i_5__0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire [1:0]\grant_r_reg[6] ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire hi_priority;
  wire [2:2]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire [0:0]maint_hit;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire [0:0]\q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[2] ;
  wire q_has_rd;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_3__1 ;
  wire \ras_timer_r[0]_i_3__1_0 ;
  wire \ras_timer_r[0]_i_3__1_1 ;
  wire \ras_timer_r[0]_i_3__1_2 ;
  wire \ras_timer_r[0]_i_3__1_3 ;
  wire \ras_timer_r[0]_i_3__1_4 ;
  wire \ras_timer_r[1]_i_2__1 ;
  wire \ras_timer_r[1]_i_2__1_0 ;
  wire \ras_timer_r[1]_i_4__0 ;
  wire \ras_timer_r[1]_i_4__0_0 ;
  wire \ras_timer_r[2]_i_2__1 ;
  wire \ras_timer_r[2]_i_2__1_0 ;
  wire \ras_timer_r[2]_i_5__1 ;
  wire \ras_timer_r[2]_i_5__1_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire [14:0]row;
  wire [0:0]row_cmd_wr;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire [0:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire [0:0]rts_col;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare_4 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[1]),
        .bank(bank),
        .col_addr(col_addr[9:0]),
        .\grant_r_reg[2] (bank_compare0_n_6),
        .hi_priority(hi_priority),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(pre_wait_r_reg),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_0(wait_for_maint_r),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg_0(bank_compare0_n_2),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_8),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue__parameterized1 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[1]),
        .SS(SS),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_20),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(bank_compare0_n_2),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_ns2__5 (\compute_tail.tail_ns2__5 ),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\grant_r[2]_i_4__1 (\grant_r[2]_i_4__1 ),
        .\grant_r[2]_i_4__1_0 (\grant_r[2]_i_4__1_0 ),
        .\grant_r[2]_i_4__1_1 (\grant_r[2]_i_4__1_1 ),
        .\grant_r[2]_i_4__1_2 (\grant_r[2]_i_4__1_2 ),
        .\grant_r[2]_i_6_0 (row_cmd_wr),
        .\grant_r[7]_i_5__0 (\grant_r[7]_i_5__0 ),
        .\grant_r_reg[2] (\grant_r_reg[2]_0 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(col_wait_r_reg),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(head_r_lcl_reg_1),
        .head_r_lcl_reg_4(head_r_lcl_reg_2),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (bank_queue0_n_22),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (order_q_r),
        .\order_q_r_reg[0]_2 (bank_queue0_n_15),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[0]_4 (\rtp_timer_r_reg[0] ),
        .\order_q_r_reg[1]_0 (act_wait_r_lcl_reg_0),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (bank_queue0_n_25),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_r_reg),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_queue0_n_4),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_2(bank_compare0_n_8),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_3),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_3 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_4 ),
        .\q_entry_r_reg[1]_6 (\q_entry_r_reg[1]_5 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_19),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(pre_wait_r_reg),
        .q_has_priority_r_reg_1(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r[0]_i_3__1_0 (\ras_timer_r[0]_i_3__1 ),
        .\ras_timer_r[0]_i_3__1_1 (\ras_timer_r[0]_i_3__1_0 ),
        .\ras_timer_r[0]_i_3__1_2 (\ras_timer_r[0]_i_3__1_1 ),
        .\ras_timer_r[0]_i_3__1_3 (\ras_timer_r[0]_i_3__1_2 ),
        .\ras_timer_r[0]_i_3__1_4 (\ras_timer_r[0]_i_3__1_3 ),
        .\ras_timer_r[0]_i_3__1_5 (\ras_timer_r[0]_i_3__1_4 ),
        .\ras_timer_r[1]_i_2__1_0 (\ras_timer_r[1]_i_2__1 ),
        .\ras_timer_r[1]_i_2__1_1 (\ras_timer_r[1]_i_2__1_0 ),
        .\ras_timer_r[1]_i_4__0_0 (\ras_timer_r[1]_i_4__0 ),
        .\ras_timer_r[1]_i_4__0_1 (\ras_timer_r[1]_i_4__0_0 ),
        .\ras_timer_r[2]_i_2__1_0 (\ras_timer_r[2]_i_2__1 ),
        .\ras_timer_r[2]_i_2__1_1 (\ras_timer_r[2]_i_2__1_0 ),
        .\ras_timer_r[2]_i_5__1_0 (\ras_timer_r[2]_i_5__1 ),
        .\ras_timer_r[2]_i_5__1_1 (\ras_timer_r[2]_i_5__1_0 ),
        .\ras_timer_r_reg[0] (bm_end_r1_reg_0),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (bm_end_r1_reg_1),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rtp_timer_r_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .req_priority_r(req_priority_r),
        .rnk_config_valid_r_lcl_reg(demand_priority_r_reg),
        .rnk_config_valid_r_lcl_reg_0(\grant_r_reg[3] ),
        .rnk_config_valid_r_lcl_reg_1(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_2(rnk_config_valid_r_lcl_reg_0),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state__parameterized1 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_2(pre_bm_end_r_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .bm_end(bm_end),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .bm_end_r1_reg_2(bm_end_r1_reg_1),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(bank_queue0_n_19),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_20),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .demand_priority_r_reg_1(bank_queue0_n_15),
        .demand_priority_r_reg_2(idle_r_lcl_reg),
        .demand_priority_r_reg_3(bank_compare0_n_2),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_2 (order_q_r),
        .\grant_r_reg[2]_3 (bank_queue0_n_25),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_5 (bank_queue0_n_22),
        .\grant_r_reg[2]_6 (\grant_r_reg[2]_4 ),
        .\grant_r_reg[3] (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3] ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[6] (\grant_r_reg[6] ),
        .idle_r(idle_r),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (\order_q_r_reg[0]_0 ),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_r_reg_0),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(bank_queue0_n_4),
        .pre_wait_r_reg_1(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_1 (col_addr[10]),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .rts_col(rts_col),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized2
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r,
    rb_hit_busy_r,
    bm_end_r1_1,
    act_wait_r_lcl_reg,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    pre_bm_end_r_reg,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    req_wr_r_lcl_reg,
    \grant_r_reg[3] ,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    \rnk_config_strobe_r_reg[0] ,
    demanded_prior_r_reg,
    pre_bm_end_r_reg_0,
    demand_priority_r_reg,
    \grant_r_reg[3]_0 ,
    idle_r_lcl_reg,
    rd_wr_r_lcl_reg,
    \grant_r_reg[3]_1 ,
    \ras_timer_r_reg[2] ,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg_0,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[14] ,
    \q_entry_r_reg[2] ,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    demanded_prior_r_reg_0,
    demanded,
    demanded_prior_r_reg_1,
    ras_timer_zero_r_reg,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    SS,
    ofs_rdy_r0,
    wait_for_maint_ns,
    col_wait_r_reg,
    adv_order_q,
    set_order_q,
    Q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    pass_open_bank_r_lcl_reg_1,
    \rtp_timer_r_reg[1] ,
    rtc,
    rnk_config_valid_r_lcl_reg,
    rnk_config_strobe,
    rnk_config_valid_r_lcl_reg_0,
    \order_q_r_reg[0]_2 ,
    \rtp_timer_r_reg[0] ,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \compute_tail.tail_r_lcl_reg ,
    \grant_r_reg[3]_2 ,
    \grant_r[3]_i_2__0 ,
    inhbt_wr,
    inhbt_rd,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2]_0 ,
    act_wait_r_lcl_reg_1,
    \rp_timer.rp_timer_r_reg[0] ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \ras_timer_r[2]_i_4__1 ,
    \ras_timer_r[2]_i_4__1_0 ,
    \ras_timer_r[2]_i_4__1_1 ,
    \grant_r[3]_i_2__1 ,
    \grant_r[3]_i_2__1_0 ,
    \grant_r[3]_i_2__1_1 ,
    inhbt_act_faw_r,
    \grant_r[3]_i_2__1_2 ,
    \ras_timer_r[0]_i_3__2 ,
    \ras_timer_r[0]_i_3__2_0 ,
    \ras_timer_r[0]_i_3__2_1 ,
    \ras_timer_r[1]_i_3__2 ,
    \ras_timer_r[1]_i_3__2_0 ,
    \ras_timer_r[1]_i_3__2_1 ,
    demanded_prior_r_reg_5,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    was_priority,
    maint_hit,
    maint_req_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    rd_wr_r_lcl_reg_0,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    was_wr,
    pass_open_bank_r_lcl_reg_2,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[2]_i_4__1_2 ,
    \ras_timer_r[2]_i_4__1_3 ,
    \ras_timer_r[2]_i_4__1_4 ,
    \ras_timer_r[1]_i_3__2_2 ,
    \ras_timer_r[1]_i_3__2_3 ,
    \ras_timer_r[1]_i_3__2_4 ,
    \ras_timer_r[0]_i_3__2_2 ,
    \ras_timer_r[0]_i_3__2_3 ,
    \ras_timer_r[0]_i_3__2_4 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r[2]_i_5__0 ,
    demanded_prior_r,
    demand_priority_r,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    demanded_prior_r_reg_8,
    demanded_prior_r_reg_9,
    demanded_prior_r_0,
    demand_priority_r_1,
    \grant_r_reg[3]_3 ,
    \grant_r_reg[3]_4 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    D,
    \order_q_r_reg[1] ,
    \order_q_r_reg[2] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_1;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output pre_bm_end_r_reg;
  output pass_open_bank_r_lcl_reg;
  output pass_open_bank_r_lcl_reg_0;
  output req_wr_r_lcl_reg;
  output \grant_r_reg[3] ;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output \rnk_config_strobe_r_reg[0] ;
  output demanded_prior_r_reg;
  output pre_bm_end_r_reg_0;
  output demand_priority_r_reg;
  output \grant_r_reg[3]_0 ;
  output idle_r_lcl_reg;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[3]_1 ;
  output \ras_timer_r_reg[2] ;
  output [0:0]\q_entry_r_reg[0] ;
  output \q_entry_r_reg[1] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg_0;
  output demand_act_priority_r_reg;
  output [14:0]\req_row_r_lcl_reg[14] ;
  output \q_entry_r_reg[2] ;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output demanded_prior_r_reg_0;
  output demanded;
  output demanded_prior_r_reg_1;
  output ras_timer_zero_r_reg;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input [0:0]SS;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input col_wait_r_reg;
  input adv_order_q;
  input set_order_q;
  input [2:0]Q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input pass_open_bank_r_lcl_reg_1;
  input \rtp_timer_r_reg[1] ;
  input [1:0]rtc;
  input rnk_config_valid_r_lcl_reg;
  input rnk_config_strobe;
  input rnk_config_valid_r_lcl_reg_0;
  input \order_q_r_reg[0]_2 ;
  input \rtp_timer_r_reg[0] ;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input \compute_tail.tail_r_lcl_reg ;
  input \grant_r_reg[3]_2 ;
  input \grant_r[3]_i_2__0 ;
  input inhbt_wr;
  input inhbt_rd;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2]_0 ;
  input act_wait_r_lcl_reg_1;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \ras_timer_r[2]_i_4__1 ;
  input \ras_timer_r[2]_i_4__1_0 ;
  input \ras_timer_r[2]_i_4__1_1 ;
  input \grant_r[3]_i_2__1 ;
  input \grant_r[3]_i_2__1_0 ;
  input \grant_r[3]_i_2__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[3]_i_2__1_2 ;
  input \ras_timer_r[0]_i_3__2 ;
  input \ras_timer_r[0]_i_3__2_0 ;
  input \ras_timer_r[0]_i_3__2_1 ;
  input \ras_timer_r[1]_i_3__2 ;
  input \ras_timer_r[1]_i_3__2_0 ;
  input \ras_timer_r[1]_i_3__2_1 ;
  input demanded_prior_r_reg_5;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input rd_wr_r_lcl_reg_0;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input was_wr;
  input pass_open_bank_r_lcl_reg_2;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[2]_i_4__1_2 ;
  input \ras_timer_r[2]_i_4__1_3 ;
  input \ras_timer_r[2]_i_4__1_4 ;
  input \ras_timer_r[1]_i_3__2_2 ;
  input \ras_timer_r[1]_i_3__2_3 ;
  input \ras_timer_r[1]_i_3__2_4 ;
  input \ras_timer_r[0]_i_3__2_2 ;
  input \ras_timer_r[0]_i_3__2_3 ;
  input \ras_timer_r[0]_i_3__2_4 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r[2]_i_5__0 ;
  input demanded_prior_r;
  input demand_priority_r;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input demanded_prior_r_reg_8;
  input demanded_prior_r_reg_9;
  input demanded_prior_r_0;
  input demand_priority_r_1;
  input \grant_r_reg[3]_3 ;
  input \grant_r_reg[3]_4 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input [2:0]D;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[2] ;

  wire CLK;
  wire [2:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire [2:0]bank;
  wire bank_compare0_n_2;
  wire bank_compare0_n_6;
  wire bank_compare0_n_8;
  wire bank_queue0_n_17;
  wire bank_queue0_n_21;
  wire bank_queue0_n_26;
  wire bank_queue0_n_29;
  wire bank_queue0_n_4;
  wire bank_state0_n_23;
  wire [3:3]bm_end;
  wire bm_end_r1_1;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_1;
  wire demand_priority_r_reg;
  wire demanded;
  wire demanded_prior_r;
  wire demanded_prior_r_0;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire demanded_prior_r_reg_8;
  wire demanded_prior_r_reg_9;
  wire \grant_r[3]_i_2__0 ;
  wire \grant_r[3]_i_2__1 ;
  wire \grant_r[3]_i_2__1_0 ;
  wire \grant_r[3]_i_2__1_1 ;
  wire \grant_r[3]_i_2__1_2 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire hi_priority;
  wire [3:3]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire [0:0]maint_hit;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire \q_entry_r[2]_i_5__0 ;
  wire [0:0]\q_entry_r_reg[0] ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[2] ;
  wire q_has_rd;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_3__2 ;
  wire \ras_timer_r[0]_i_3__2_0 ;
  wire \ras_timer_r[0]_i_3__2_1 ;
  wire \ras_timer_r[0]_i_3__2_2 ;
  wire \ras_timer_r[0]_i_3__2_3 ;
  wire \ras_timer_r[0]_i_3__2_4 ;
  wire \ras_timer_r[1]_i_3__2 ;
  wire \ras_timer_r[1]_i_3__2_0 ;
  wire \ras_timer_r[1]_i_3__2_1 ;
  wire \ras_timer_r[1]_i_3__2_2 ;
  wire \ras_timer_r[1]_i_3__2_3 ;
  wire \ras_timer_r[1]_i_3__2_4 ;
  wire \ras_timer_r[2]_i_4__1 ;
  wire \ras_timer_r[2]_i_4__1_0 ;
  wire \ras_timer_r[2]_i_4__1_1 ;
  wire \ras_timer_r[2]_i_4__1_2 ;
  wire \ras_timer_r[2]_i_4__1_3 ;
  wire \ras_timer_r[2]_i_4__1_4 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire [14:0]row;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire [1:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare_3 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[1]),
        .bank(bank),
        .col_addr(col_addr[9:0]),
        .\grant_r_reg[3] (bank_compare0_n_6),
        .hi_priority(hi_priority),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(\rtp_timer_r_reg[1] ),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r_lcl_reg_2),
        .pass_open_bank_r_lcl_reg_0(wait_for_maint_r),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg_0(bank_compare0_n_2),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_8),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue__parameterized2 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[1]),
        .SS(SS),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_23),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r),
        .bm_end_r1_reg_0(bank_compare0_n_2),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\grant_r[3]_i_2__0 (\grant_r[3]_i_2__0 ),
        .\grant_r[3]_i_2__1 (\grant_r[3]_i_2__1 ),
        .\grant_r[3]_i_2__1_0 (\grant_r[3]_i_2__1_0 ),
        .\grant_r[3]_i_2__1_1 (\grant_r[3]_i_2__1_1 ),
        .\grant_r[3]_i_2__1_2 (\grant_r[3]_i_2__1_2 ),
        .\grant_r[3]_i_5_0 (act_wait_r_lcl_reg),
        .\grant_r_reg[3] (\grant_r_reg[3]_0 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(col_wait_r_reg),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(head_r_lcl_reg_1),
        .head_r_lcl_reg_4(head_r_lcl_reg_2),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (bank_queue0_n_26),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (order_q_r),
        .\order_q_r_reg[0]_2 (bank_queue0_n_17),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0]_2 ),
        .\order_q_r_reg[0]_4 (\rtp_timer_r_reg[0] ),
        .\order_q_r_reg[1]_0 (act_wait_r_lcl_reg_1),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (bank_queue0_n_29),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_queue0_n_4),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_4(bank_compare0_n_8),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r[2]_i_5__0 (\q_entry_r[2]_i_5__0 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_21),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r[0]_i_3__2_0 (\ras_timer_r[0]_i_3__2 ),
        .\ras_timer_r[0]_i_3__2_1 (\ras_timer_r[0]_i_3__2_0 ),
        .\ras_timer_r[0]_i_3__2_2 (\ras_timer_r[0]_i_3__2_1 ),
        .\ras_timer_r[0]_i_3__2_3 (\ras_timer_r[0]_i_3__2_2 ),
        .\ras_timer_r[0]_i_3__2_4 (\ras_timer_r[0]_i_3__2_3 ),
        .\ras_timer_r[0]_i_3__2_5 (\ras_timer_r[0]_i_3__2_4 ),
        .\ras_timer_r[1]_i_3__2_0 (\ras_timer_r[1]_i_3__2 ),
        .\ras_timer_r[1]_i_3__2_1 (\ras_timer_r[1]_i_3__2_0 ),
        .\ras_timer_r[1]_i_3__2_2 (\ras_timer_r[1]_i_3__2_1 ),
        .\ras_timer_r[1]_i_3__2_3 (\ras_timer_r[1]_i_3__2_2 ),
        .\ras_timer_r[1]_i_3__2_4 (\ras_timer_r[1]_i_3__2_3 ),
        .\ras_timer_r[1]_i_3__2_5 (\ras_timer_r[1]_i_3__2_4 ),
        .\ras_timer_r[2]_i_4__1_0 (\ras_timer_r[2]_i_4__1 ),
        .\ras_timer_r[2]_i_4__1_1 (\ras_timer_r[2]_i_4__1_0 ),
        .\ras_timer_r[2]_i_4__1_2 (\ras_timer_r[2]_i_4__1_1 ),
        .\ras_timer_r[2]_i_4__1_3 (\ras_timer_r[2]_i_4__1_2 ),
        .\ras_timer_r[2]_i_4__1_4 (\ras_timer_r[2]_i_4__1_3 ),
        .\ras_timer_r[2]_i_4__1_5 (\ras_timer_r[2]_i_4__1_4 ),
        .\ras_timer_r_reg[0] (rd_wr_r_lcl_reg),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1] (\grant_r_reg[3]_1 ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2]_0 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rtp_timer_r_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state__parameterized2 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_2(pre_bm_end_r_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_1),
        .act_wait_r_lcl_reg_4(bank_queue0_n_21),
        .adv_order_q(adv_order_q),
        .bm_end(bm_end),
        .bm_end_r1_1(bm_end_r1_1),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_23),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_1(demand_priority_r_1),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .demand_priority_r_reg_1(bank_queue0_n_17),
        .demand_priority_r_reg_2(idle_r_lcl_reg),
        .demand_priority_r_reg_3(bank_compare0_n_2),
        .demanded(demanded),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_0(demanded_prior_r_0),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_10(demanded_prior_r_reg_9),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .demanded_prior_r_reg_7(demanded_prior_r_reg_6),
        .demanded_prior_r_reg_8(demanded_prior_r_reg_7),
        .demanded_prior_r_reg_9(demanded_prior_r_reg_8),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_2 (order_q_r),
        .\grant_r_reg[3]_3 (bank_queue0_n_29),
        .\grant_r_reg[3]_4 (\grant_r_reg[3]_3 ),
        .\grant_r_reg[3]_5 (bank_queue0_n_26),
        .\grant_r_reg[3]_6 (\grant_r_reg[3]_4 ),
        .idle_r(idle_r),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0]_1 ),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(bank_queue0_n_4),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg_0),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_1 (col_addr[10]),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized3
   (E,
    req_periodic_rd_r,
    rd_wr_r,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_2,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    pre_bm_end_r_reg,
    idle_r_lcl_reg_2,
    req_wr_r_lcl_reg_0,
    \grant_r_reg[4] ,
    rtc,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    pre_bm_end_r_reg_0,
    \grant_r_reg[4]_0 ,
    idle_r_lcl_reg_3,
    D,
    periodic_rd_ack_r_lcl_reg,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    rd_wr_r_lcl_reg,
    \grant_r_reg[4]_1 ,
    \ras_timer_r_reg[2] ,
    \q_entry_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[14] ,
    \q_entry_r_reg[0]_0 ,
    pre_bm_end_r_reg_3,
    idle_r_lcl_reg_4,
    periodic_rd_ack_r_lcl_reg_0,
    idle_r_lcl_reg_5,
    periodic_rd_ack_r_lcl_reg_1,
    periodic_rd_ack_r_lcl_reg_2,
    idle_r_lcl_reg_6,
    head_ns0__4,
    demand_priority_r_reg,
    granted_row_ns,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    SS,
    ofs_rdy_r0,
    wait_for_maint_ns,
    col_wait_r_reg,
    adv_order_q,
    \q_entry_r_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \q_entry_r_reg[2]_2 ,
    \q_entry_r_reg[2]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    set_order_q,
    \rtp_timer_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    pre_wait_r_reg,
    Q,
    demanded_prior_r_reg,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[4]_3 ,
    granted_row_r_reg,
    granted_row_r_reg_0,
    granted_row_r_reg_1,
    \order_q_r_reg[0]_0 ,
    \rtp_timer_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg ,
    \grant_r[5]_i_8__0 ,
    \grant_r[5]_i_8__0_0 ,
    \grant_r[5]_i_8__0_1 ,
    accept_req,
    \q_entry_r_reg[2]_4 ,
    \q_entry_r_reg[2]_5 ,
    \q_entry_r_reg[2]_6 ,
    \q_entry_r_reg[2]_7 ,
    set_order_q_0,
    \q_entry_r_reg[2]_8 ,
    \q_entry_r_reg[2]_9 ,
    set_order_q_1,
    \q_entry_r_reg[2]_10 ,
    head_r_lcl_reg_0,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2]_0 ,
    act_wait_r_lcl_reg_0,
    \rp_timer.rp_timer_r_reg[0] ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[2]_11 ,
    \q_entry_r_reg[2]_12 ,
    \q_entry_r_reg[2]_13 ,
    \q_entry_r_reg[2]_14 ,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \q_entry_r_reg[2]_15 ,
    head_r_lcl_reg_3,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r[2]_i_4__2 ,
    \ras_timer_r[2]_i_4__2_0 ,
    granted_row_r_i_4,
    granted_row_r_i_4_0,
    granted_row_r_i_4_1,
    inhbt_act_faw_r,
    granted_row_r_i_4_2,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r[0]_i_3__3 ,
    \ras_timer_r[0]_i_3__3_0 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r[1]_i_3__3 ,
    \ras_timer_r[1]_i_3__3_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    was_priority,
    q_has_rd_r_reg,
    was_wr,
    pass_open_bank_r_lcl_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    auto_pre_r_lcl_reg,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[2]_i_9__1 ,
    \ras_timer_r[2]_i_9__1_0 ,
    \ras_timer_r[0]_i_4__2 ,
    \ras_timer_r[0]_i_4__2_0 ,
    \ras_timer_r[1]_i_4__2 ,
    \ras_timer_r[1]_i_4__2_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[2]_16 ,
    \q_entry_r_reg[2]_17 ,
    head_r_lcl_reg_4,
    \q_entry_r_reg[2]_18 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    head_r_lcl_reg_5,
    \q_entry_r_reg[1]_4 ,
    head_r_lcl_reg_6,
    head_r_lcl_reg_7,
    \q_entry_r_reg[2]_19 ,
    \q_entry_r_reg[1]_5 ,
    \q_entry_r_reg[1]_6 ,
    \q_entry_r_reg[1]_7 ,
    \q_entry_r_reg[1]_8 ,
    \q_entry_r_reg[2]_20 ,
    \q_entry_r_reg[2]_21 ,
    \q_entry_r_reg[2]_22 ,
    \q_entry_r_reg[2]_23 ,
    \q_entry_r_reg[1]_9 ,
    head_r_lcl_reg_8,
    \q_entry_r_reg[2]_24 ,
    \grant_r_reg[0] ,
    granted_row_r_reg_2,
    \grant_r[0]_i_2__1 ,
    \grant_r[0]_i_2__1_0 ,
    \q_entry_r_reg[2]_25 ,
    idle_r,
    \q_entry_r_reg[1]_10 ,
    \q_entry_r[2]_i_7__4 ,
    \q_entry_r[2]_i_7__4_0 ,
    \q_entry_r[2]_i_7__4_1 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    \order_q_r_reg[1] ,
    \order_q_r_reg[2] );
  output [0:0]E;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_2;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output pre_bm_end_r_reg;
  output idle_r_lcl_reg_2;
  output req_wr_r_lcl_reg_0;
  output \grant_r_reg[4] ;
  output [0:0]rtc;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  output pre_bm_end_r_reg_0;
  output \grant_r_reg[4]_0 ;
  output idle_r_lcl_reg_3;
  output [0:0]D;
  output periodic_rd_ack_r_lcl_reg;
  output [0:0]pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[4]_1 ;
  output \ras_timer_r_reg[2] ;
  output [0:0]\q_entry_r_reg[0] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [14:0]\req_row_r_lcl_reg[14] ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output pre_bm_end_r_reg_3;
  output idle_r_lcl_reg_4;
  output [1:0]periodic_rd_ack_r_lcl_reg_0;
  output idle_r_lcl_reg_5;
  output [1:0]periodic_rd_ack_r_lcl_reg_1;
  output periodic_rd_ack_r_lcl_reg_2;
  output idle_r_lcl_reg_6;
  output head_ns0__4;
  output demand_priority_r_reg;
  output granted_row_ns;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input [0:0]SS;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input col_wait_r_reg;
  input adv_order_q;
  input \q_entry_r_reg[2] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \q_entry_r_reg[2]_0 ;
  input \q_entry_r_reg[2]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \q_entry_r_reg[2]_2 ;
  input \q_entry_r_reg[2]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input set_order_q;
  input \rtp_timer_r_reg[1] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input pre_wait_r_reg;
  input [0:0]Q;
  input demanded_prior_r_reg;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[4]_3 ;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input granted_row_r_reg_1;
  input \order_q_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg ;
  input \grant_r[5]_i_8__0 ;
  input \grant_r[5]_i_8__0_0 ;
  input \grant_r[5]_i_8__0_1 ;
  input accept_req;
  input \q_entry_r_reg[2]_4 ;
  input \q_entry_r_reg[2]_5 ;
  input \q_entry_r_reg[2]_6 ;
  input \q_entry_r_reg[2]_7 ;
  input set_order_q_0;
  input \q_entry_r_reg[2]_8 ;
  input \q_entry_r_reg[2]_9 ;
  input set_order_q_1;
  input \q_entry_r_reg[2]_10 ;
  input head_r_lcl_reg_0;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2]_0 ;
  input act_wait_r_lcl_reg_0;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input [0:0]\q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[2]_11 ;
  input \q_entry_r_reg[2]_12 ;
  input \q_entry_r_reg[2]_13 ;
  input \q_entry_r_reg[2]_14 ;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[2]_15 ;
  input head_r_lcl_reg_3;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r[2]_i_4__2 ;
  input \ras_timer_r[2]_i_4__2_0 ;
  input granted_row_r_i_4;
  input granted_row_r_i_4_0;
  input granted_row_r_i_4_1;
  input inhbt_act_faw_r;
  input granted_row_r_i_4_2;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r[0]_i_3__3 ;
  input \ras_timer_r[0]_i_3__3_0 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r[1]_i_3__3 ;
  input \ras_timer_r[1]_i_3__3_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  input was_priority;
  input q_has_rd_r_reg;
  input was_wr;
  input pass_open_bank_r_lcl_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input auto_pre_r_lcl_reg;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[2]_i_9__1 ;
  input \ras_timer_r[2]_i_9__1_0 ;
  input \ras_timer_r[0]_i_4__2 ;
  input \ras_timer_r[0]_i_4__2_0 ;
  input \ras_timer_r[1]_i_4__2 ;
  input \ras_timer_r[1]_i_4__2_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[2]_16 ;
  input \q_entry_r_reg[2]_17 ;
  input head_r_lcl_reg_4;
  input \q_entry_r_reg[2]_18 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input head_r_lcl_reg_5;
  input \q_entry_r_reg[1]_4 ;
  input head_r_lcl_reg_6;
  input head_r_lcl_reg_7;
  input \q_entry_r_reg[2]_19 ;
  input \q_entry_r_reg[1]_5 ;
  input \q_entry_r_reg[1]_6 ;
  input \q_entry_r_reg[1]_7 ;
  input \q_entry_r_reg[1]_8 ;
  input \q_entry_r_reg[2]_20 ;
  input \q_entry_r_reg[2]_21 ;
  input \q_entry_r_reg[2]_22 ;
  input \q_entry_r_reg[2]_23 ;
  input \q_entry_r_reg[1]_9 ;
  input head_r_lcl_reg_8;
  input \q_entry_r_reg[2]_24 ;
  input \grant_r_reg[0] ;
  input granted_row_r_reg_2;
  input \grant_r[0]_i_2__1 ;
  input \grant_r[0]_i_2__1_0 ;
  input \q_entry_r_reg[2]_25 ;
  input [2:0]idle_r;
  input [0:0]\q_entry_r_reg[1]_10 ;
  input [0:0]\q_entry_r[2]_i_7__4 ;
  input [0:0]\q_entry_r[2]_i_7__4_0 ;
  input [0:0]\q_entry_r[2]_i_7__4_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[2] ;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire [2:0]bank;
  wire bank_compare0_n_11;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_compare0_n_8;
  wire bank_compare0_n_9;
  wire bank_queue0_n_22;
  wire bank_queue0_n_26;
  wire bank_queue0_n_29;
  wire bank_queue0_n_32;
  wire bank_state0_n_24;
  wire [4:4]bm_end;
  wire bm_end_r1_2;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire \grant_r[0]_i_2__1 ;
  wire \grant_r[0]_i_2__1_0 ;
  wire \grant_r[5]_i_8__0 ;
  wire \grant_r[5]_i_8__0_0 ;
  wire \grant_r[5]_i_8__0_1 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire granted_row_ns;
  wire granted_row_r_i_4;
  wire granted_row_r_i_4_0;
  wire granted_row_r_i_4_1;
  wire granted_row_r_i_4_2;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire granted_row_r_reg_1;
  wire granted_row_r_reg_2;
  wire head_ns0__4;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_5;
  wire head_r_lcl_reg_6;
  wire head_r_lcl_reg_7;
  wire head_r_lcl_reg_8;
  wire hi_priority;
  wire [4:4]idle_ns;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire inhbt_act_faw_r;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire [6:0]passing_open_bank;
  wire periodic_rd_ack_r_lcl_reg;
  wire [1:0]periodic_rd_ack_r_lcl_reg_0;
  wire [1:0]periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_ack_r_lcl_reg_2;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire [0:0]pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire [0:0]\q_entry_r[2]_i_7__4 ;
  wire [0:0]\q_entry_r[2]_i_7__4_0 ;
  wire [0:0]\q_entry_r[2]_i_7__4_1 ;
  wire [0:0]\q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire [0:0]\q_entry_r_reg[1]_10 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[1]_6 ;
  wire \q_entry_r_reg[1]_7 ;
  wire \q_entry_r_reg[1]_8 ;
  wire \q_entry_r_reg[1]_9 ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_10 ;
  wire \q_entry_r_reg[2]_11 ;
  wire \q_entry_r_reg[2]_12 ;
  wire \q_entry_r_reg[2]_13 ;
  wire \q_entry_r_reg[2]_14 ;
  wire \q_entry_r_reg[2]_15 ;
  wire \q_entry_r_reg[2]_16 ;
  wire \q_entry_r_reg[2]_17 ;
  wire \q_entry_r_reg[2]_18 ;
  wire \q_entry_r_reg[2]_19 ;
  wire \q_entry_r_reg[2]_2 ;
  wire \q_entry_r_reg[2]_20 ;
  wire \q_entry_r_reg[2]_21 ;
  wire \q_entry_r_reg[2]_22 ;
  wire \q_entry_r_reg[2]_23 ;
  wire \q_entry_r_reg[2]_24 ;
  wire \q_entry_r_reg[2]_25 ;
  wire \q_entry_r_reg[2]_3 ;
  wire \q_entry_r_reg[2]_4 ;
  wire \q_entry_r_reg[2]_5 ;
  wire \q_entry_r_reg[2]_6 ;
  wire \q_entry_r_reg[2]_7 ;
  wire \q_entry_r_reg[2]_8 ;
  wire \q_entry_r_reg[2]_9 ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_3__3 ;
  wire \ras_timer_r[0]_i_3__3_0 ;
  wire \ras_timer_r[0]_i_4__2 ;
  wire \ras_timer_r[0]_i_4__2_0 ;
  wire \ras_timer_r[1]_i_3__3 ;
  wire \ras_timer_r[1]_i_3__3_0 ;
  wire \ras_timer_r[1]_i_4__2 ;
  wire \ras_timer_r[1]_i_4__2_0 ;
  wire \ras_timer_r[2]_i_4__2 ;
  wire \ras_timer_r[2]_i_4__2_0 ;
  wire \ras_timer_r[2]_i_9__1 ;
  wire \ras_timer_r[2]_i_9__1_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire [14:0]row;
  wire [0:0]row_cmd_wr;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire [0:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire set_order_q_0;
  wire set_order_q_1;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare_2 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(wait_for_maint_r),
        .bank(bank),
        .col_addr(col_addr[9:0]),
        .\grant_r_reg[4] (bank_compare0_n_9),
        .hi_priority(hi_priority),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(pre_wait_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .\q_entry_r_reg[2] (\q_entry_r_reg[2]_5 ),
        .\q_entry_r_reg[2]_0 (\q_entry_r_reg[2]_6 ),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2]_7 ),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2]_8 ),
        .\q_entry_r_reg[2]_3 (\q_entry_r_reg[2]_2 ),
        .\q_entry_r_reg[2]_4 (\q_entry_r_reg[2]_9 ),
        .\q_entry_r_reg[2]_5 (\q_entry_r_reg[2]_10 ),
        .\q_entry_r_reg[2]_6 (\q_entry_r_reg[2]_3 ),
        .\q_entry_r_reg[2]_7 (\q_entry_r_reg[2]_15 ),
        .\q_entry_r_reg[2]_8 (bank_queue0_n_32),
        .\q_entry_r_reg[2]_9 (pre_bm_end_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(bank_compare0_n_6),
        .rb_hit_busy_r_reg_2(bank_compare0_n_7),
        .rb_hit_busy_r_reg_3(bank_compare0_n_8),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(idle_r_lcl_reg_2),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (E),
        .\req_data_buf_addr_r_reg[3]_2 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg_0),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_11),
        .set_order_q(set_order_q),
        .set_order_q_0(set_order_q_0),
        .set_order_q_1(set_order_q_1),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue__parameterized3 bank_queue0
       (.CLK(CLK),
        .D(D),
        .E(idle_ns),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_24),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_11),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r),
        .bm_end_r1_reg_0(req_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .granted_row_r_i_4(granted_row_r_i_4),
        .granted_row_r_i_4_0(granted_row_r_i_4_0),
        .granted_row_r_i_4_1(granted_row_r_i_4_1),
        .granted_row_r_i_4_2(granted_row_r_i_4_2),
        .granted_row_r_i_8_0(row_cmd_wr),
        .head_ns0__4(head_ns0__4),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(col_wait_r_reg),
        .head_r_lcl_reg_10(head_r_lcl_reg_8),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(head_r_lcl_reg_1),
        .head_r_lcl_reg_4(head_r_lcl_reg_2),
        .head_r_lcl_reg_5(head_r_lcl_reg_3),
        .head_r_lcl_reg_6(head_r_lcl_reg_4),
        .head_r_lcl_reg_7(head_r_lcl_reg_5),
        .head_r_lcl_reg_8(head_r_lcl_reg_6),
        .head_r_lcl_reg_9(head_r_lcl_reg_7),
        .idle_r(idle_r),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_8(idle_r_lcl_reg_6),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (bank_queue0_n_29),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (bank_queue0_n_22),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_3 (\rtp_timer_r_reg[0] ),
        .\order_q_r_reg[1]_0 (act_wait_r_lcl_reg_0),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_9),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .passing_open_bank(passing_open_bank),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg_0),
        .periodic_rd_ack_r_lcl_reg_1(periodic_rd_ack_r_lcl_reg_1),
        .periodic_rd_ack_r_lcl_reg_2(periodic_rd_ack_r_lcl_reg_2),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_3),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r[2]_i_7__4_0 (\q_entry_r[2]_i_7__4 ),
        .\q_entry_r[2]_i_7__4_1 (\q_entry_r[2]_i_7__4_0 ),
        .\q_entry_r[2]_i_7__4_2 (\q_entry_r[2]_i_7__4_1 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_10 (\q_entry_r_reg[1]_9 ),
        .\q_entry_r_reg[1]_11 (\q_entry_r_reg[1]_10 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_3 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_4 ),
        .\q_entry_r_reg[1]_6 (\q_entry_r_reg[1]_5 ),
        .\q_entry_r_reg[1]_7 (\q_entry_r_reg[1]_6 ),
        .\q_entry_r_reg[1]_8 (\q_entry_r_reg[1]_7 ),
        .\q_entry_r_reg[1]_9 (\q_entry_r_reg[1]_8 ),
        .\q_entry_r_reg[1]_i_5_0 (\q_entry_r_reg[2]_6 ),
        .\q_entry_r_reg[1]_i_5_1 (\q_entry_r_reg[2]_15 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_26),
        .\q_entry_r_reg[2]_1 (bank_queue0_n_32),
        .\q_entry_r_reg[2]_10 (bank_compare0_n_8),
        .\q_entry_r_reg[2]_11 (\q_entry_r_reg[2]_11 ),
        .\q_entry_r_reg[2]_12 (\q_entry_r_reg[2]_12 ),
        .\q_entry_r_reg[2]_13 (\q_entry_r_reg[2]_13 ),
        .\q_entry_r_reg[2]_14 (\q_entry_r_reg[2]_14 ),
        .\q_entry_r_reg[2]_15 (\q_entry_r_reg[2]_16 ),
        .\q_entry_r_reg[2]_16 (\q_entry_r_reg[2]_17 ),
        .\q_entry_r_reg[2]_17 (\q_entry_r_reg[2]_18 ),
        .\q_entry_r_reg[2]_18 (\q_entry_r_reg[2]_19 ),
        .\q_entry_r_reg[2]_19 (\q_entry_r_reg[2]_20 ),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_20 (\q_entry_r_reg[2]_21 ),
        .\q_entry_r_reg[2]_21 (\q_entry_r_reg[2]_22 ),
        .\q_entry_r_reg[2]_22 (\q_entry_r_reg[2]_23 ),
        .\q_entry_r_reg[2]_23 (\q_entry_r_reg[2]_24 ),
        .\q_entry_r_reg[2]_24 (\q_entry_r_reg[2]_25 ),
        .\q_entry_r_reg[2]_3 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_4 (\q_entry_r_reg[2]_1 ),
        .\q_entry_r_reg[2]_5 (\q_entry_r_reg[2]_2 ),
        .\q_entry_r_reg[2]_6 (\q_entry_r_reg[2]_3 ),
        .\q_entry_r_reg[2]_7 (bank_compare0_n_6),
        .\q_entry_r_reg[2]_8 (\q_entry_r_reg[2]_4 ),
        .\q_entry_r_reg[2]_9 (bank_compare0_n_7),
        .q_has_priority_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(rb_hit_busy_r),
        .q_has_rd_r_reg_1(q_has_rd_r_reg),
        .\ras_timer_r[0]_i_3__3_0 (\ras_timer_r[0]_i_3__3 ),
        .\ras_timer_r[0]_i_3__3_1 (\ras_timer_r[0]_i_3__3_0 ),
        .\ras_timer_r[0]_i_4__2_0 (\ras_timer_r[0]_i_4__2 ),
        .\ras_timer_r[0]_i_4__2_1 (\ras_timer_r[0]_i_4__2_0 ),
        .\ras_timer_r[1]_i_3__3_0 (\ras_timer_r[1]_i_3__3 ),
        .\ras_timer_r[1]_i_3__3_1 (\ras_timer_r[1]_i_3__3_0 ),
        .\ras_timer_r[1]_i_4__2_0 (\ras_timer_r[1]_i_4__2 ),
        .\ras_timer_r[1]_i_4__2_1 (\ras_timer_r[1]_i_4__2_0 ),
        .\ras_timer_r[2]_i_4__2_0 (\ras_timer_r[2]_i_4__2 ),
        .\ras_timer_r[2]_i_4__2_1 (\ras_timer_r[2]_i_4__2_0 ),
        .\ras_timer_r[2]_i_9__1_0 (\ras_timer_r[2]_i_9__1 ),
        .\ras_timer_r[2]_i_9__1_1 (\ras_timer_r[2]_i_9__1_0 ),
        .\ras_timer_r_reg[0] (rd_wr_r_lcl_reg),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (\grant_r_reg[4]_1 ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rtp_timer_r_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (ras_timer_passed_ns),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state__parameterized3 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_2(pre_bm_end_r_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_4(bank_queue0_n_26),
        .bm_end(bm_end),
        .bm_end_r1_2(bm_end_r1_2),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_24),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(bank_queue0_n_22),
        .demand_priority_r_reg_3(idle_r_lcl_reg_2),
        .demand_priority_r_reg_4(req_wr_r_lcl_reg),
        .demanded_prior_r_reg_0(demanded_prior_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .\grant_r[0]_i_2__1 (\grant_r[0]_i_2__1 ),
        .\grant_r[0]_i_2__1_0 (\grant_r[0]_i_2__1_0 ),
        .\grant_r[0]_i_2__1_1 (bank_queue0_n_29),
        .\grant_r[5]_i_8__0 (\grant_r[5]_i_8__0 ),
        .\grant_r[5]_i_8__0_0 (\grant_r[5]_i_8__0_0 ),
        .\grant_r[5]_i_8__0_1 (\grant_r[5]_i_8__0_1 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[4] (\grant_r_reg[4] ),
        .\grant_r_reg[4]_0 (\grant_r_reg[4]_0 ),
        .\grant_r_reg[4]_1 (\grant_r_reg[4]_1 ),
        .\grant_r_reg[4]_2 (\grant_r_reg[4]_2 ),
        .\grant_r_reg[4]_3 (\grant_r_reg[4]_3 ),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(granted_row_r_reg),
        .granted_row_r_reg_0(granted_row_r_reg_0),
        .granted_row_r_reg_1(granted_row_r_reg_1),
        .granted_row_r_reg_2(granted_row_r_reg_2),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_1 (col_addr[10]),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized4
   (E,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_3,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    rb_hit_busy_r_reg,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    pass_open_bank_r_lcl_reg,
    ordered_r_lcl_reg,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    demand_priority_r_reg,
    rtc,
    demand_priority_r_reg_0,
    demand_priority_r_reg_1,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    rb_hit_busy_r_reg_6,
    rb_hit_busy_r_reg_7,
    idle_r_lcl_reg_5,
    col_wait_r_reg,
    \order_q_r_reg[1] ,
    \grant_r_reg[5] ,
    \ras_timer_r_reg[2] ,
    bm_end_r1_reg,
    pre_bm_end_r_reg,
    \q_entry_r_reg[0] ,
    pre_passing_open_bank_r_reg,
    req_wr_r_lcl_reg,
    act_wait_r_lcl_reg,
    wait_for_maint_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[14] ,
    \q_entry_r_reg[0]_0 ,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    pre_bm_end_r_reg_5,
    demand_priority_r_reg_2,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_8,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    SS,
    ofs_rdy_r0,
    wait_for_maint_ns,
    col_wait_r_reg_0,
    head_r_lcl_reg_0,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[0]_3 ,
    \q_entry_r_reg[0]_4 ,
    \rtp_timer_r_reg[1] ,
    Q,
    \q_entry_r[0]_i_2 ,
    \q_entry_r[0]_i_2_0 ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    \q_entry_r[2]_i_7__4 ,
    idle_r,
    \q_entry_r_reg[1] ,
    set_order_q,
    demanded_prior_r_reg,
    override_demand_r,
    \grant_r_reg[6] ,
    \grant_r_reg[6]_0 ,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    \q_entry_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    \q_entry_r_reg[0]_5 ,
    adv_order_q,
    \rnk_config_strobe_r[0]_i_10 ,
    \grant_r[6]_i_7__1 ,
    \grant_r[6]_i_7__1_0 ,
    \order_q_r_reg[0]_1 ,
    \rp_timer.rp_timer_r_reg[0] ,
    \ras_timer_r_reg[0] ,
    act_wait_r_lcl_reg_0,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ,
    D,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[1]_4 ,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    \q_entry_r_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r[0]_i_3__4 ,
    \ras_timer_r[0]_i_3__4_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[2]_4 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    was_priority,
    q_has_rd_r_reg,
    was_wr,
    pass_open_bank_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_0,
    maint_rank_r,
    maint_sre_r,
    maint_zq_r,
    auto_pre_r_lcl_reg_1,
    row,
    \starve_limit_cntr_r_reg[0] ,
    \ras_timer_r[2]_i_4__3 ,
    \ras_timer_r[2]_i_4__3_0 ,
    \ras_timer_r[1]_i_4__3 ,
    \ras_timer_r[1]_i_4__3_0 ,
    \ras_timer_r[0]_i_5__4 ,
    \ras_timer_r[0]_i_5__4_0 ,
    \rtp_timer_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg ,
    set_order_q_0,
    \q_entry_r_reg[0]_6 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[1]_5 ,
    \grant_r[7]_i_5 ,
    \grant_r_reg[0] ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[5]_1 ,
    \grant_r_reg[5]_2 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[2] ,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[2]_1 );
  output [0:0]E;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_3;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output head_r_lcl_reg;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output rb_hit_busy_r_reg;
  output rb_hit_busy_r_reg_0;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output rb_hit_busy_r_reg_3;
  output rb_hit_busy_r_reg_4;
  output rb_hit_busy_r_reg_5;
  output pass_open_bank_r_lcl_reg;
  output ordered_r_lcl_reg;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  output demand_priority_r_reg;
  output [0:0]rtc;
  output demand_priority_r_reg_0;
  output demand_priority_r_reg_1;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output rb_hit_busy_r_reg_6;
  output rb_hit_busy_r_reg_7;
  output idle_r_lcl_reg_5;
  output col_wait_r_reg;
  output \order_q_r_reg[1] ;
  output \grant_r_reg[5] ;
  output \ras_timer_r_reg[2] ;
  output bm_end_r1_reg;
  output pre_bm_end_r_reg;
  output \q_entry_r_reg[0] ;
  output [0:0]pre_passing_open_bank_r_reg;
  output req_wr_r_lcl_reg;
  output act_wait_r_lcl_reg;
  output wait_for_maint_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [14:0]\req_row_r_lcl_reg[14] ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output pass_open_bank_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output pre_bm_end_r_reg_5;
  output demand_priority_r_reg_2;
  output auto_pre_r_lcl_reg;
  output auto_pre_r_lcl_reg_0;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_8;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input [0:0]SS;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input col_wait_r_reg_0;
  input [0:0]head_r_lcl_reg_0;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[0]_2 ;
  input \q_entry_r_reg[0]_3 ;
  input \q_entry_r_reg[0]_4 ;
  input \rtp_timer_r_reg[1] ;
  input [0:0]Q;
  input \q_entry_r[0]_i_2 ;
  input [2:0]\q_entry_r[0]_i_2_0 ;
  input \order_q_r_reg[0] ;
  input [2:0]\order_q_r_reg[0]_0 ;
  input [3:0]\q_entry_r[2]_i_7__4 ;
  input [2:0]idle_r;
  input \q_entry_r_reg[1] ;
  input set_order_q;
  input demanded_prior_r_reg;
  input override_demand_r;
  input \grant_r_reg[6] ;
  input \grant_r_reg[6]_0 ;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input \q_entry_r_reg[1]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  input \q_entry_r_reg[0]_5 ;
  input adv_order_q;
  input \rnk_config_strobe_r[0]_i_10 ;
  input \grant_r[6]_i_7__1 ;
  input \grant_r[6]_i_7__1_0 ;
  input \order_q_r_reg[0]_1 ;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input \ras_timer_r_reg[0] ;
  input act_wait_r_lcl_reg_0;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  input [0:0]D;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[1]_4 ;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input \q_entry_r_reg[2] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r[0]_i_3__4 ;
  input \ras_timer_r[0]_i_3__4_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[1]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[2]_4 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input was_priority;
  input q_has_rd_r_reg;
  input was_wr;
  input pass_open_bank_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_0;
  input maint_rank_r;
  input maint_sre_r;
  input maint_zq_r;
  input auto_pre_r_lcl_reg_1;
  input [14:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input \ras_timer_r[2]_i_4__3 ;
  input \ras_timer_r[2]_i_4__3_0 ;
  input \ras_timer_r[1]_i_4__3 ;
  input \ras_timer_r[1]_i_4__3_0 ;
  input \ras_timer_r[0]_i_5__4 ;
  input \ras_timer_r[0]_i_5__4_0 ;
  input \rtp_timer_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg ;
  input set_order_q_0;
  input [0:0]\q_entry_r_reg[0]_6 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[1]_5 ;
  input [0:0]\grant_r[7]_i_5 ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[5]_1 ;
  input \grant_r_reg[5]_2 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[2] ;
  input \order_q_r_reg[2]_0 ;
  input \order_q_r_reg[2]_1 ;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [2:0]bank;
  wire bank_compare0_n_14;
  wire bank_compare0_n_17;
  wire bank_compare0_n_2;
  wire bank_queue0_n_23;
  wire bank_queue0_n_28;
  wire bank_queue0_n_35;
  wire bank_state0_n_11;
  wire bank_state0_n_23;
  wire bank_state0_n_24;
  wire [5:5]bm_end;
  wire bm_end_r1_3;
  wire bm_end_r1_reg;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire \grant_r[6]_i_7__1 ;
  wire \grant_r[6]_i_7__1_0 ;
  wire [0:0]\grant_r[7]_i_5 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[5]_1 ;
  wire \grant_r_reg[5]_2 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire head_r_lcl_reg;
  wire [0:0]head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire hi_priority;
  wire [5:5]idle_ns;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire [2:0]\order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire override_demand_r;
  wire p_15_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_bm_end_r_reg_5;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire \q_entry_r[0]_i_2 ;
  wire [2:0]\q_entry_r[0]_i_2_0 ;
  wire [3:0]\q_entry_r[2]_i_7__4 ;
  wire \q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[0]_3 ;
  wire \q_entry_r_reg[0]_4 ;
  wire \q_entry_r_reg[0]_5 ;
  wire [0:0]\q_entry_r_reg[0]_6 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[2] ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_3__4 ;
  wire \ras_timer_r[0]_i_3__4_0 ;
  wire \ras_timer_r[0]_i_5__4 ;
  wire \ras_timer_r[0]_i_5__4_0 ;
  wire \ras_timer_r[1]_i_4__3 ;
  wire \ras_timer_r[1]_i_4__3_0 ;
  wire \ras_timer_r[2]_i_4__3 ;
  wire \ras_timer_r[2]_i_4__3_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire \ras_timer_r_reg[2]_4 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire rb_hit_busy_r_reg_7;
  wire rb_hit_busy_r_reg_8;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire \rnk_config_strobe_r[0]_i_10 ;
  wire [14:0]row;
  wire [0:0]row_cmd_wr;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire [0:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire set_order_q_0;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_reg;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare_1 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q),
        .accept_req(accept_req),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg_1),
        .auto_pre_r_lcl_reg_0(wait_for_maint_r),
        .bank(bank),
        .col_addr(col_addr[9:0]),
        .hi_priority(hi_priority),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(bank_compare0_n_14),
        .ordered_r_lcl_reg_0(\rtp_timer_r_reg[1] ),
        .periodic_rd_insert(periodic_rd_insert),
        .\q_entry_r[0]_i_2 (\q_entry_r[0]_i_2 ),
        .\q_entry_r[0]_i_2_0 (\q_entry_r[0]_i_2_0 ),
        .\q_entry_r_reg[0] (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_2 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_3 ),
        .\q_entry_r_reg[0]_3 (\q_entry_r_reg[0]_4 ),
        .\q_entry_r_reg[0]_4 (\q_entry_r_reg[0]_5 ),
        .\q_entry_r_reg[0]_5 (\q_entry_r_reg[0]_6 ),
        .\q_entry_r_reg[0]_6 (bank_queue0_n_35),
        .\q_entry_r_reg[0]_7 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_10(rb_hit_busy_r_reg_8),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_7(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_8(rb_hit_busy_r_reg_6),
        .rb_hit_busy_r_reg_9(rb_hit_busy_r_reg_7),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(idle_r_lcl_reg_5),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (E),
        .\req_data_buf_addr_r_reg[3]_2 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg_0(bank_compare0_n_2),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_17),
        .set_order_q(set_order_q),
        .set_order_q_0(set_order_q_0),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue__parameterized4 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_0(\rp_timer.rp_timer_r_reg[0] ),
        .act_wait_r_lcl_reg_1(row_cmd_wr),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_23),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_17),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(bank_compare0_n_2),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_reg(bank_state0_n_11),
        .demand_priority_r_reg_0(bank_state0_n_24),
        .\grant_r[6]_i_7__1 (\grant_r[6]_i_7__1 ),
        .\grant_r[6]_i_7__1_0 (\grant_r[6]_i_7__1_0 ),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(col_wait_r_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(head_r_lcl_reg_1),
        .head_r_lcl_reg_4(head_r_lcl_reg_2),
        .head_r_lcl_reg_5(head_r_lcl_reg_3),
        .idle_r(idle_r),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_5),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[2]_0 (bank_queue0_n_23),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2] ),
        .\order_q_r_reg[2]_2 (\order_q_r_reg[2]_0 ),
        .\order_q_r_reg[2]_3 (\order_q_r_reg[2]_1 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(bank_compare0_n_14),
        .p_15_in(p_15_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_1),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(bank_queue0_n_35),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_4(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_5(pre_bm_end_r_reg_3),
        .pre_bm_end_r_reg_6(pre_bm_end_r_reg_4),
        .pre_bm_end_r_reg_7(pre_bm_end_r_reg_5),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r[2]_i_7__4 (\q_entry_r[2]_i_7__4 ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1]_0 (rb_hit_busy_r_reg_0),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_3 ),
        .\q_entry_r_reg[1]_6 (\q_entry_r_reg[1]_4 ),
        .\q_entry_r_reg[1]_7 (\q_entry_r_reg[1]_5 ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_28),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (D),
        .q_has_priority_r_reg_0(\rtp_timer_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(rb_hit_busy_r),
        .q_has_rd_r_reg_1(q_has_rd_r_reg),
        .\ras_timer_r[0]_i_3__4_0 (\ras_timer_r[0]_i_3__4 ),
        .\ras_timer_r[0]_i_3__4_1 (\ras_timer_r[0]_i_3__4_0 ),
        .\ras_timer_r[0]_i_5__4_0 (\ras_timer_r[0]_i_5__4 ),
        .\ras_timer_r[0]_i_5__4_1 (\ras_timer_r[0]_i_5__4_0 ),
        .\ras_timer_r[1]_i_4__3_0 (\ras_timer_r[1]_i_4__3 ),
        .\ras_timer_r[1]_i_4__3_1 (\ras_timer_r[1]_i_4__3_0 ),
        .\ras_timer_r[2]_i_4__3_0 (\ras_timer_r[2]_i_4__3 ),
        .\ras_timer_r[2]_i_4__3_1 (\ras_timer_r[2]_i_4__3_0 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (\grant_r_reg[5] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_4 (\ras_timer_r_reg[1]_3 ),
        .\ras_timer_r_reg[2] (bm_end_r1_reg),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .\ras_timer_r_reg[2]_3 (\ras_timer_r_reg[2]_3 ),
        .\ras_timer_r_reg[2]_4 (\ras_timer_r_reg[2]_4 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .req_priority_r(req_priority_r),
        .\rnk_config_strobe_r[0]_i_10 (\rnk_config_strobe_r[0]_i_10 ),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state__parameterized4 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(bank_state0_n_11),
        .act_wait_r_lcl_reg_2(act_wait_r_lcl_reg),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg_0),
        .bm_end(bm_end),
        .bm_end_r1_3(bm_end_r1_3),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg_0),
        .col_wait_r_reg_1(bank_queue0_n_28),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_i_2__4(bank_compare0_n_2),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .demand_priority_r_reg_1(demand_priority_r_reg_0),
        .demand_priority_r_reg_2(demand_priority_r_reg_1),
        .demand_priority_r_reg_3(demand_priority_r_reg_2),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .\grant_r[7]_i_5 (\grant_r[7]_i_5 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[5] (\grant_r_reg[5] ),
        .\grant_r_reg[5]_0 (\grant_r_reg[5]_0 ),
        .\grant_r_reg[5]_1 (\grant_r_reg[5]_1 ),
        .\grant_r_reg[5]_2 (\grant_r_reg[5]_2 ),
        .\grant_r_reg[6] (\grant_r_reg[6] ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_0 ),
        .\grant_r_reg[6]_1 (bank_queue0_n_23),
        .granted_col_r_reg(bank_state0_n_24),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .override_demand_r(override_demand_r),
        .p_15_in(p_15_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(act_wait_r_lcl_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg(bank_state0_n_23),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_1 (col_addr[10]),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized5
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_4,
    pre_bm_end_r_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    \order_q_r_reg[0] ,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    pass_open_bank_r_lcl_reg,
    pre_bm_end_r,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    pass_open_bank_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    \grant_r_reg[6] ,
    \q_entry_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ,
    \q_entry_r_reg[0]_0 ,
    rb_hit_busy_r_reg,
    pass_open_bank_r_lcl_reg_1,
    \grant_r_reg[6]_0 ,
    pre_bm_end_r_reg_0,
    \order_q_r_reg[0]_0 ,
    demand_priority_r_reg,
    idle_r_lcl_reg,
    \ras_timer_r_reg[2] ,
    \grant_r_reg[6]_1 ,
    rd_wr_r_lcl_reg_0,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[14] ,
    rd_wr_r_lcl_reg_1,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    demanded_prior_r_reg,
    \order_q_r_reg[0]_1 ,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    \req_row_r_lcl_reg[10] ,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_0,
    SS,
    ofs_rdy_r0,
    wait_for_maint_ns,
    col_wait_r_reg,
    adv_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ,
    Q,
    \order_q_r_reg[0]_2 ,
    set_order_q,
    \rtp_timer_r_reg[0] ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    \compute_tail.tail_r_lcl_reg ,
    \grant_r_reg[6]_2 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[0] ,
    act_wait_r_lcl_reg_0,
    \rp_timer.rp_timer_r_reg[0] ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r[2]_i_2__5 ,
    \ras_timer_r[2]_i_2__5_0 ,
    \ras_timer_r[2]_i_2__5_1 ,
    \grant_r[6]_i_3__1 ,
    \grant_r[6]_i_3__1_0 ,
    \grant_r[6]_i_3__1_1 ,
    inhbt_act_faw_r,
    \grant_r[6]_i_3__1_2 ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r[0]_i_2__5 ,
    \ras_timer_r[0]_i_2__5_0 ,
    \ras_timer_r[0]_i_4__4 ,
    \ras_timer_r[0]_i_4__4_0 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r[1]_i_2__5 ,
    \ras_timer_r[1]_i_2__5_0 ,
    \ras_timer_r[1]_i_2__5_1 ,
    demanded_prior_r_reg_5,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[1]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    \rtp_timer_r_reg[1] ,
    was_priority,
    maint_hit,
    maint_req_r,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    rd_wr_r_lcl_reg_2,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    was_wr,
    auto_pre_r_lcl_reg,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \starve_limit_cntr_r_reg[0] ,
    inhbt_rd,
    \grant_r[6]_i_4__0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    demanded_prior_r,
    demand_priority_r,
    rtc,
    \grant_r[0]_i_2__1 ,
    \grant_r_reg[6]_3 ,
    \grant_r_reg[6]_4 ,
    \cmd_pipe_plus.mc_address[10]_i_5 ,
    \cmd_pipe_plus.mc_address[10]_i_5_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    D,
    \order_q_r_reg[1] ,
    \order_q_r_reg[2] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_4;
  output pre_bm_end_r_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output \order_q_r_reg[0] ;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output pass_open_bank_r_lcl_reg;
  output pre_bm_end_r;
  output head_r_lcl_reg;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output pass_open_bank_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output \grant_r_reg[6] ;
  output \q_entry_r_reg[0] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output rb_hit_busy_r_reg;
  output pass_open_bank_r_lcl_reg_1;
  output \grant_r_reg[6]_0 ;
  output pre_bm_end_r_reg_0;
  output [0:0]\order_q_r_reg[0]_0 ;
  output demand_priority_r_reg;
  output idle_r_lcl_reg;
  output \ras_timer_r_reg[2] ;
  output \grant_r_reg[6]_1 ;
  output rd_wr_r_lcl_reg_0;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [13:0]\req_row_r_lcl_reg[14] ;
  output rd_wr_r_lcl_reg_1;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output demanded_prior_r_reg;
  output \order_q_r_reg[0]_1 ;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output \req_row_r_lcl_reg[10] ;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_0;
  input [0:0]SS;
  input ofs_rdy_r0;
  input wait_for_maint_ns;
  input col_wait_r_reg;
  input adv_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  input [1:0]Q;
  input \order_q_r_reg[0]_2 ;
  input set_order_q;
  input \rtp_timer_r_reg[0] ;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input \compute_tail.tail_r_lcl_reg ;
  input \grant_r_reg[6]_2 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[0] ;
  input act_wait_r_lcl_reg_0;
  input [1:0]\rp_timer.rp_timer_r_reg[0] ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r[2]_i_2__5 ;
  input \ras_timer_r[2]_i_2__5_0 ;
  input \ras_timer_r[2]_i_2__5_1 ;
  input \grant_r[6]_i_3__1 ;
  input \grant_r[6]_i_3__1_0 ;
  input \grant_r[6]_i_3__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[6]_i_3__1_2 ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r[0]_i_2__5 ;
  input \ras_timer_r[0]_i_2__5_0 ;
  input \ras_timer_r[0]_i_4__4 ;
  input \ras_timer_r[0]_i_4__4_0 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r[1]_i_2__5 ;
  input \ras_timer_r[1]_i_2__5_0 ;
  input \ras_timer_r[1]_i_2__5_1 ;
  input demanded_prior_r_reg_5;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[1]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  input \rtp_timer_r_reg[1] ;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_3;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input rd_wr_r_lcl_reg_2;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input was_wr;
  input auto_pre_r_lcl_reg;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input inhbt_rd;
  input \grant_r[6]_i_4__0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input demanded_prior_r;
  input demand_priority_r;
  input [0:0]rtc;
  input \grant_r[0]_i_2__1 ;
  input \grant_r_reg[6]_3 ;
  input \grant_r_reg[6]_4 ;
  input [0:0]\cmd_pipe_plus.mc_address[10]_i_5 ;
  input [0:0]\cmd_pipe_plus.mc_address[10]_i_5_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input [2:0]D;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[2] ;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire [2:0]bank;
  wire bank_compare0_n_6;
  wire bank_compare0_n_8;
  wire bank_queue0_n_21;
  wire bank_queue0_n_25;
  wire bank_queue0_n_27;
  wire bank_queue0_n_29;
  wire bank_state0_n_21;
  wire bm_end_r1_4;
  wire [0:0]\cmd_pipe_plus.mc_address[10]_i_5 ;
  wire [0:0]\cmd_pipe_plus.mc_address[10]_i_5_0 ;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire \grant_r[0]_i_2__1 ;
  wire \grant_r[6]_i_3__1 ;
  wire \grant_r[6]_i_3__1_0 ;
  wire \grant_r[6]_i_3__1_1 ;
  wire \grant_r[6]_i_3__1_2 ;
  wire \grant_r[6]_i_4__0 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire hi_priority;
  wire [6:6]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire [0:0]maint_hit;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire [0:0]\order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire pass_open_bank_ns;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire \q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire q_has_rd;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2__5 ;
  wire \ras_timer_r[0]_i_2__5_0 ;
  wire \ras_timer_r[0]_i_4__4 ;
  wire \ras_timer_r[0]_i_4__4_0 ;
  wire \ras_timer_r[1]_i_2__5 ;
  wire \ras_timer_r[1]_i_2__5_0 ;
  wire \ras_timer_r[1]_i_2__5_1 ;
  wire \ras_timer_r[2]_i_2__5 ;
  wire \ras_timer_r[2]_i_2__5_0 ;
  wire \ras_timer_r[2]_i_2__5_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire \req_row_r_lcl_reg[10] ;
  wire [13:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire [14:0]row;
  wire [0:0]row_cmd_wr;
  wire [1:0]\rp_timer.rp_timer_r_reg[0] ;
  wire [0:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare_0 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[1]),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(wait_for_maint_r),
        .bank(bank),
        .\cmd_pipe_plus.mc_address[10]_i_5 (row_cmd_wr),
        .\cmd_pipe_plus.mc_address[10]_i_5_0 (\rp_timer.rp_timer_r_reg[0] ),
        .\cmd_pipe_plus.mc_address[10]_i_5_1 (\cmd_pipe_plus.mc_address[10]_i_5 ),
        .\cmd_pipe_plus.mc_address[10]_i_5_2 (\cmd_pipe_plus.mc_address[10]_i_5_0 ),
        .col_addr(col_addr[9:0]),
        .\grant_r[6]_i_4__0 (\grant_r[6]_i_4__0 ),
        .\grant_r_reg[6] (bank_compare0_n_6),
        .hi_priority(hi_priority),
        .inhbt_rd(inhbt_rd),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(\rtp_timer_r_reg[1] ),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_1),
        .rd_wr_r_lcl_reg_2(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_2),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[10]_0 (\req_row_r_lcl_reg[10] ),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg_0),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_8),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue__parameterized5 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[1]),
        .SS(SS),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_21),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_8),
        .bm_end_r1_reg(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_0(req_wr_r_lcl_reg),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\grant_r[6]_i_3__1 (\grant_r[6]_i_3__1 ),
        .\grant_r[6]_i_3__1_0 (\grant_r[6]_i_3__1_0 ),
        .\grant_r[6]_i_3__1_1 (\grant_r[6]_i_3__1_1 ),
        .\grant_r[6]_i_3__1_2 (\grant_r[6]_i_3__1_2 ),
        .\grant_r[6]_i_8_0 (row_cmd_wr),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(col_wait_r_reg),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(head_r_lcl_reg_1),
        .head_r_lcl_reg_4(head_r_lcl_reg_2),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (bank_queue0_n_27),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .maint_hit(maint_hit),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (order_q_r),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_2 ),
        .\order_q_r_reg[0]_3 (\rtp_timer_r_reg[0] ),
        .\order_q_r_reg[1]_0 (act_wait_r_lcl_reg_0),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (bank_queue0_n_29),
        .\order_q_r_reg[2]_1 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_2),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_3),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_2),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_25),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_3 (D),
        .q_has_priority_r_reg_0(bank_queue0_n_21),
        .q_has_priority_r_reg_1(rb_hit_busy_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r[0]_i_2__5_0 (\ras_timer_r[0]_i_2__5 ),
        .\ras_timer_r[0]_i_2__5_1 (\ras_timer_r[0]_i_2__5_0 ),
        .\ras_timer_r[0]_i_4__4_0 (\ras_timer_r[0]_i_4__4 ),
        .\ras_timer_r[0]_i_4__4_1 (\ras_timer_r[0]_i_4__4_0 ),
        .\ras_timer_r[1]_i_2__5_0 (\ras_timer_r[1]_i_2__5 ),
        .\ras_timer_r[1]_i_2__5_1 (\ras_timer_r[1]_i_2__5_0 ),
        .\ras_timer_r[1]_i_2__5_2 (\ras_timer_r[1]_i_2__5_1 ),
        .\ras_timer_r[2]_i_2__5_0 (\ras_timer_r[2]_i_2__5 ),
        .\ras_timer_r[2]_i_2__5_1 (\ras_timer_r[2]_i_2__5_0 ),
        .\ras_timer_r[2]_i_2__5_2 (\ras_timer_r[2]_i_2__5_1 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_0 (rd_wr_r_lcl_reg_0),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\grant_r_reg[6]_1 ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .\ras_timer_r_reg[2]_3 (\ras_timer_r_reg[2]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 (\rtp_timer_r_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state__parameterized5 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_4(bank_queue0_n_25),
        .adv_order_q(adv_order_q),
        .bm_end_r1_4(bm_end_r1_4),
        .bm_end_r1_reg_0(pre_bm_end_r_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_21),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .demand_priority_r_reg_1(bank_queue0_n_21),
        .demand_priority_r_reg_2(idle_r_lcl_reg),
        .demand_priority_r_reg_3(req_wr_r_lcl_reg),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .demanded_prior_r_reg_6(demanded_prior_r_reg_5),
        .\grant_r[0]_i_2__1 (\grant_r[0]_i_2__1 ),
        .\grant_r_reg[6] (\grant_r_reg[6] ),
        .\grant_r_reg[6]_0 (\grant_r_reg[6]_0 ),
        .\grant_r_reg[6]_1 (\grant_r_reg[6]_1 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[6]_2 ),
        .\grant_r_reg[6]_3 (order_q_r),
        .\grant_r_reg[6]_4 (bank_queue0_n_29),
        .\grant_r_reg[6]_5 (\grant_r_reg[6]_3 ),
        .\grant_r_reg[6]_6 (bank_queue0_n_27),
        .\grant_r_reg[6]_7 (\grant_r_reg[6]_4 ),
        .idle_r(idle_r),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0]_1 ),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_3(ras_timer_zero_r_reg_2),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg_0),
        .req_bank_rdy_r_reg_0(\order_q_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] [1]),
        .\rp_timer.rp_timer_r_reg[0]_1 (col_addr[10]),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized6
   (E,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_5,
    pre_bm_end_r_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    wait_for_maint_r,
    pass_open_bank_r_lcl_reg,
    pre_bm_end_r_1,
    head_r_lcl_reg,
    col_addr,
    ordered_r,
    override_demand_r,
    idle_r_lcl_reg,
    req_wr_r_lcl_reg_0,
    \grant_r_reg[7] ,
    demand_priority_r_reg,
    \grant_r_reg[7]_0 ,
    \q_entry_r_reg[0] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ,
    \q_entry_r_reg[0]_0 ,
    rb_hit_busy_r_reg,
    override_demand_r_reg,
    ofs_rdy_r0,
    override_demand_r_reg_0,
    ofs_rdy_r0_0,
    override_demand_r_reg_1,
    ofs_rdy_r0_1,
    ofs_rdy_r0_2,
    ofs_rdy_r0_3,
    override_demand_r_reg_2,
    ofs_rdy_r0_4,
    rtc,
    rd_wr_r_lcl_reg_0,
    \grant_r_reg[7]_1 ,
    \ras_timer_r_reg[2] ,
    pre_passing_open_bank_r_reg,
    act_wait_r_lcl_reg,
    demand_act_priority_r_reg,
    \req_row_r_lcl_reg[14] ,
    inhbt_act_rrd,
    ofs_rdy_r0_5,
    \order_q_r_reg[0] ,
    \grant_r[6]_i_4__0 ,
    \order_q_r_reg[0]_0 ,
    \grant_r_reg[2] ,
    ras_timer_zero_r_reg,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_0,
    SS,
    wait_for_maint_ns,
    col_wait_r_reg,
    phy_mc_ctl_full,
    SR,
    of_ctl_full_v,
    override_demand_r_reg_3,
    rnk_config_strobe,
    adv_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    Q,
    demand_priority_r,
    \order_q_r_reg[0]_1 ,
    set_order_q,
    \rtp_timer_r_reg[0] ,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[2]_0 ,
    \rnk_config_strobe_r[0]_i_9 ,
    demand_priority_r_6,
    phy_mc_data_full,
    ofs_rdy_r_reg,
    \grant_r[2]_i_2__0 ,
    \grant_r[7]_i_12__1 ,
    rd_wr_r,
    demanded_prior_r_reg,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    \grant_r[6]_i_4__0_0 ,
    \grant_r_reg[7]_2 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2]_0 ,
    \rp_timer.rp_timer_r_reg[0] ,
    act_wait_r_lcl_reg_0,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r[2]_i_2__6 ,
    \ras_timer_r[2]_i_2__6_0 ,
    \ras_timer_r[2]_i_2__6_1 ,
    \grant_r[7]_i_6__1 ,
    \grant_r[7]_i_6__1_0 ,
    \grant_r[7]_i_6__1_1 ,
    inhbt_act_faw_r,
    \grant_r[7]_i_6__1_2 ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r[0]_i_2__6 ,
    \ras_timer_r[0]_i_2__6_0 ,
    \ras_timer_r[0]_i_3__6 ,
    \ras_timer_r[0]_i_3__6_0 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r[1]_i_2__6 ,
    \ras_timer_r[1]_i_2__6_0 ,
    \ras_timer_r[1]_i_2__6_1 ,
    demanded_prior_r_reg_4,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    \rtp_timer_r_reg[1] ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[1]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ,
    was_priority,
    q_has_rd_r_reg,
    was_wr,
    q_has_rd_r_reg_0,
    pass_open_bank_r_lcl_reg_0,
    rd_wr_r_lcl_reg_1,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    auto_pre_r_lcl_reg,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \starve_limit_cntr_r_reg[0] ,
    inhbt_rd,
    \grant_r[7]_i_6__0 ,
    \compute_tail.tail_r_lcl_reg ,
    \grant_r[1]_i_4 ,
    \grant_r[1]_i_4_0 ,
    \grant_r[1]_i_4_1 ,
    \grant_r[1]_i_4_2 ,
    \grant_r[1]_i_2__1 ,
    rnk_config_valid_r_lcl_reg,
    \grant_r_reg[3] ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[1] ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[7]_3 ,
    \grant_r_reg[7]_4 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9] ,
    D,
    \order_q_r_reg[2] ,
    \order_q_r_reg[1] );
  output [0:0]E;
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_5;
  output [0:0]pre_bm_end_r_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output wait_for_maint_r;
  output pass_open_bank_r_lcl_reg;
  output pre_bm_end_r_1;
  output head_r_lcl_reg;
  output [10:0]col_addr;
  output [0:0]ordered_r;
  output override_demand_r;
  output idle_r_lcl_reg;
  output req_wr_r_lcl_reg_0;
  output \grant_r_reg[7] ;
  output demand_priority_r_reg;
  output \grant_r_reg[7]_0 ;
  output \q_entry_r_reg[0] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output rb_hit_busy_r_reg;
  output override_demand_r_reg;
  output ofs_rdy_r0;
  output override_demand_r_reg_0;
  output ofs_rdy_r0_0;
  output override_demand_r_reg_1;
  output ofs_rdy_r0_1;
  output ofs_rdy_r0_2;
  output ofs_rdy_r0_3;
  output override_demand_r_reg_2;
  output ofs_rdy_r0_4;
  output [0:0]rtc;
  output rd_wr_r_lcl_reg_0;
  output \grant_r_reg[7]_1 ;
  output \ras_timer_r_reg[2] ;
  output [0:0]pre_passing_open_bank_r_reg;
  output act_wait_r_lcl_reg;
  output demand_act_priority_r_reg;
  output [14:0]\req_row_r_lcl_reg[14] ;
  output inhbt_act_rrd;
  output ofs_rdy_r0_5;
  output \order_q_r_reg[0] ;
  output \grant_r[6]_i_4__0 ;
  output \order_q_r_reg[0]_0 ;
  output \grant_r_reg[2] ;
  output ras_timer_zero_r_reg;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_0;
  input [0:0]SS;
  input wait_for_maint_ns;
  input col_wait_r_reg;
  input phy_mc_ctl_full;
  input [0:0]SR;
  input [0:0]of_ctl_full_v;
  input override_demand_r_reg_3;
  input rnk_config_strobe;
  input adv_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input [0:0]Q;
  input demand_priority_r;
  input \order_q_r_reg[0]_1 ;
  input set_order_q;
  input \rtp_timer_r_reg[0] ;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[1] ;
  input \q_entry_r_reg[2]_0 ;
  input \rnk_config_strobe_r[0]_i_9 ;
  input demand_priority_r_6;
  input phy_mc_data_full;
  input [4:0]ofs_rdy_r_reg;
  input \grant_r[2]_i_2__0 ;
  input \grant_r[7]_i_12__1 ;
  input [1:0]rd_wr_r;
  input demanded_prior_r_reg;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input \grant_r[6]_i_4__0_0 ;
  input \grant_r_reg[7]_2 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2]_0 ;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input act_wait_r_lcl_reg_0;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r[2]_i_2__6 ;
  input \ras_timer_r[2]_i_2__6_0 ;
  input \ras_timer_r[2]_i_2__6_1 ;
  input \grant_r[7]_i_6__1 ;
  input \grant_r[7]_i_6__1_0 ;
  input \grant_r[7]_i_6__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[7]_i_6__1_2 ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r[0]_i_2__6 ;
  input \ras_timer_r[0]_i_2__6_0 ;
  input \ras_timer_r[0]_i_3__6 ;
  input \ras_timer_r[0]_i_3__6_0 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r[1]_i_2__6 ;
  input \ras_timer_r[1]_i_2__6_0 ;
  input \ras_timer_r[1]_i_2__6_1 ;
  input demanded_prior_r_reg_4;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  input \rtp_timer_r_reg[1] ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[1]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  input was_priority;
  input q_has_rd_r_reg;
  input was_wr;
  input q_has_rd_r_reg_0;
  input pass_open_bank_r_lcl_reg_0;
  input rd_wr_r_lcl_reg_1;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input auto_pre_r_lcl_reg;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input inhbt_rd;
  input \grant_r[7]_i_6__0 ;
  input \compute_tail.tail_r_lcl_reg ;
  input \grant_r[1]_i_4 ;
  input \grant_r[1]_i_4_0 ;
  input \grant_r[1]_i_4_1 ;
  input \grant_r[1]_i_4_2 ;
  input [1:0]\grant_r[1]_i_2__1 ;
  input rnk_config_valid_r_lcl_reg;
  input \grant_r_reg[3] ;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[1] ;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[7]_3 ;
  input \grant_r_reg[7]_4 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input [2:0]D;
  input \order_q_r_reg[2] ;
  input \order_q_r_reg[1] ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire [2:0]bank;
  wire bank_compare0_n_24;
  wire bank_compare0_n_6;
  wire bank_compare0_n_8;
  wire bank_queue0_n_11;
  wire bank_queue0_n_18;
  wire bank_queue0_n_22;
  wire bank_queue0_n_24;
  wire bank_queue0_n_26;
  wire bank_state0_n_25;
  wire bank_state0_n_33;
  wire bm_end_r1_5;
  wire [10:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_r;
  wire demand_priority_r_6;
  wire demand_priority_r_reg;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire [1:0]\grant_r[1]_i_2__1 ;
  wire \grant_r[1]_i_4 ;
  wire \grant_r[1]_i_4_0 ;
  wire \grant_r[1]_i_4_1 ;
  wire \grant_r[1]_i_4_2 ;
  wire \grant_r[2]_i_2__0 ;
  wire \grant_r[6]_i_4__0 ;
  wire \grant_r[6]_i_4__0_0 ;
  wire \grant_r[7]_i_12__1 ;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r[7]_i_6__1 ;
  wire \grant_r[7]_i_6__1_0 ;
  wire \grant_r[7]_i_6__1_1 ;
  wire \grant_r[7]_i_6__1_2 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire \grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire hi_priority;
  wire [7:7]idle_ns;
  wire idle_r_lcl_reg;
  wire inhbt_act_faw_r;
  wire inhbt_act_rrd;
  wire inhbt_rd;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]of_ctl_full_v;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire ofs_rdy_r0_3;
  wire ofs_rdy_r0_4;
  wire ofs_rdy_r0_5;
  wire [4:0]ofs_rdy_r_reg;
  wire [0:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[2] ;
  wire [0:0]ordered_r;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire override_demand_r_reg_2;
  wire override_demand_r_reg_3;
  wire pass_open_bank_ns;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_1;
  wire [0:0]pre_bm_end_r_reg;
  wire pre_passing_open_bank_ns;
  wire [0:0]pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire \q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[0]_i_2__6 ;
  wire \ras_timer_r[0]_i_2__6_0 ;
  wire \ras_timer_r[0]_i_3__6 ;
  wire \ras_timer_r[0]_i_3__6_0 ;
  wire \ras_timer_r[1]_i_2__6 ;
  wire \ras_timer_r[1]_i_2__6_0 ;
  wire \ras_timer_r[1]_i_2__6_1 ;
  wire \ras_timer_r[2]_i_2__6 ;
  wire \ras_timer_r[2]_i_2__6_0 ;
  wire \ras_timer_r[2]_i_2__6_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [1:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r[0]_i_9 ;
  wire rnk_config_valid_r_lcl_reg;
  wire [14:0]row;
  wire [0:0]row_cmd_wr;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire [0:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  DDR3LController_mig_7series_v4_2_bank_compare bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(wait_for_maint_r),
        .bank(bank),
        .col_addr(col_addr[9:0]),
        .\grant_r[7]_i_6__0 (\grant_r[7]_i_6__0 ),
        .\grant_r_reg[7] (bank_compare0_n_6),
        .hi_priority(hi_priority),
        .inhbt_rd(inhbt_rd),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(\rtp_timer_r_reg[1] ),
        .periodic_rd_insert(periodic_rd_insert),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(bank_compare0_n_24),
        .rd_wr_r_lcl_reg_2(idle_r_lcl_reg),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (E),
        .\req_data_buf_addr_r_reg[3]_2 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[14]_0 (\req_row_r_lcl_reg[14] ),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_1(req_wr_r_lcl_reg_0),
        .row(row),
        .row_hit_r_reg_0(bank_compare0_n_8),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0));
  DDR3LController_mig_7series_v4_2_bank_queue__parameterized6 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(\q_entry_r_reg[0]_0 ),
        .SS(SS),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg_0(col_addr[10]),
        .auto_pre_r_lcl_reg_1(bank_state0_n_33),
        .auto_pre_r_lcl_reg_2(bank_compare0_n_8),
        .bm_end_r1_reg(req_wr_r_lcl_reg),
        .bm_end_r1_reg_0(rd_wr_r_lcl_reg),
        .bm_end_r1_reg_1(Q),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\grant_r[6]_i_4__0 (\grant_r[6]_i_4__0 ),
        .\grant_r[7]_i_12_0 (row_cmd_wr),
        .\grant_r[7]_i_6__1 (\grant_r[7]_i_6__1 ),
        .\grant_r[7]_i_6__1_0 (\grant_r[7]_i_6__1_0 ),
        .\grant_r[7]_i_6__1_1 (\grant_r[7]_i_6__1_1 ),
        .\grant_r[7]_i_6__1_2 (\grant_r[7]_i_6__1_2 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (bank_compare0_n_24),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_2 (bank_state0_n_25),
        .\grant_r_reg[3]_3 (override_demand_r_reg_3),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(col_wait_r_reg),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .head_r_lcl_reg_3(head_r_lcl_reg_1),
        .head_r_lcl_reg_4(head_r_lcl_reg_2),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (bank_queue0_n_24),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .\order_q_r_reg[0]_0 (bank_queue0_n_11),
        .\order_q_r_reg[0]_1 (order_q_r),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_3 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[0]_4 (\rtp_timer_r_reg[0] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[2]_0 (bank_queue0_n_26),
        .\order_q_r_reg[2]_1 (act_wait_r_lcl_reg_0),
        .\order_q_r_reg[2]_2 (\order_q_r_reg[2] ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg_0),
        .passing_open_bank(passing_open_bank),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_1(pre_bm_end_r_1),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2]_0 (bank_queue0_n_22),
        .\q_entry_r_reg[2]_1 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_2 (\q_entry_r_reg[2]_0 ),
        .\q_entry_r_reg[2]_3 (D),
        .q_has_priority_r_reg_0(bank_queue0_n_18),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(rb_hit_busy_r),
        .q_has_rd_r_reg_1(q_has_rd_r_reg),
        .q_has_rd_r_reg_2(q_has_rd_r_reg_0),
        .\ras_timer_r[0]_i_2__6_0 (\ras_timer_r[0]_i_2__6 ),
        .\ras_timer_r[0]_i_2__6_1 (\ras_timer_r[0]_i_2__6_0 ),
        .\ras_timer_r[0]_i_3__6_0 (\ras_timer_r[0]_i_3__6 ),
        .\ras_timer_r[0]_i_3__6_1 (\ras_timer_r[0]_i_3__6_0 ),
        .\ras_timer_r[1]_i_2__6_0 (\ras_timer_r[1]_i_2__6 ),
        .\ras_timer_r[1]_i_2__6_1 (\ras_timer_r[1]_i_2__6_0 ),
        .\ras_timer_r[1]_i_2__6_2 (\ras_timer_r[1]_i_2__6_1 ),
        .\ras_timer_r[2]_i_2__6_0 (\ras_timer_r[2]_i_2__6 ),
        .\ras_timer_r[2]_i_2__6_1 (\ras_timer_r[2]_i_2__6_0 ),
        .\ras_timer_r[2]_i_2__6_2 (\ras_timer_r[2]_i_2__6_1 ),
        .\ras_timer_r_reg[0] (rd_wr_r_lcl_reg_0),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\grant_r_reg[7]_1 ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .\ras_timer_r_reg[2]_3 (\ras_timer_r_reg[2]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 (\rtp_timer_r_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[14] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .req_priority_r(req_priority_r),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_ns(wait_for_maint_ns),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  DDR3LController_mig_7series_v4_2_bank_state__parameterized6 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .act_wait_r_lcl_reg_3(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .bm_end_r1_5(bm_end_r1_5),
        .bm_end_r1_reg_0(pre_bm_end_r_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(bank_queue0_n_22),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_33),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_1(head_r_lcl_reg),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_6(demand_priority_r_6),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .demand_priority_r_reg_1(bank_queue0_n_18),
        .demand_priority_r_reg_2(idle_r_lcl_reg),
        .demand_priority_r_reg_3(req_wr_r_lcl_reg),
        .demanded_prior_r_reg_0(demanded_prior_r_reg),
        .demanded_prior_r_reg_1(demanded_prior_r_reg_0),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_1),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_2),
        .demanded_prior_r_reg_4(demanded_prior_r_reg_3),
        .demanded_prior_r_reg_5(demanded_prior_r_reg_4),
        .\grant_r[1]_i_2__1 (\grant_r[1]_i_2__1 ),
        .\grant_r[1]_i_4 (\grant_r[1]_i_4 ),
        .\grant_r[1]_i_4_0 (\grant_r[7]_i_6__1_1 ),
        .\grant_r[1]_i_4_1 (\grant_r[1]_i_4_0 ),
        .\grant_r[1]_i_4_2 (\grant_r[1]_i_4_1 ),
        .\grant_r[1]_i_4_3 (\grant_r[1]_i_4_2 ),
        .\grant_r[2]_i_2__0 (\grant_r[2]_i_2__0 ),
        .\grant_r[6]_i_4__0 (\grant_r[6]_i_4__0_0 ),
        .\grant_r[7]_i_12__1 (\grant_r[7]_i_12__1 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[7] (\grant_r_reg[7] ),
        .\grant_r_reg[7]_0 (\grant_r_reg[7]_0 ),
        .\grant_r_reg[7]_1 (\grant_r_reg[7]_1 ),
        .\grant_r_reg[7]_2 (\grant_r_reg[7]_2 ),
        .\grant_r_reg[7]_3 (order_q_r),
        .\grant_r_reg[7]_4 (bank_queue0_n_26),
        .\grant_r_reg[7]_5 (\grant_r_reg[7]_3 ),
        .\grant_r_reg[7]_6 (bank_queue0_n_24),
        .\grant_r_reg[7]_7 (\grant_r_reg[7]_4 ),
        .inhbt_act_rrd(inhbt_act_rrd),
        .of_ctl_full_v(of_ctl_full_v),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r0_0(ofs_rdy_r0_0),
        .ofs_rdy_r0_1(ofs_rdy_r0_1),
        .ofs_rdy_r0_2(ofs_rdy_r0_2),
        .ofs_rdy_r0_3(ofs_rdy_r0_3),
        .ofs_rdy_r0_4(ofs_rdy_r0_4),
        .ofs_rdy_r0_5(ofs_rdy_r0_5),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .\order_q_r_reg[0] (\order_q_r_reg[0] ),
        .override_demand_r_reg_0(override_demand_r),
        .override_demand_r_reg_1(override_demand_r_reg),
        .override_demand_r_reg_2(override_demand_r_reg_0),
        .override_demand_r_reg_3(override_demand_r_reg_1),
        .override_demand_r_reg_4(override_demand_r_reg_2),
        .override_demand_r_reg_5(bank_state0_n_25),
        .override_demand_r_reg_6(override_demand_r_reg_3),
        .pass_open_bank_ns(pass_open_bank_ns),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg_0),
        .req_bank_rdy_r_reg_0(bank_queue0_n_11),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r[0]_i_9 (\rnk_config_strobe_r[0]_i_9 ),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .\rp_timer.rp_timer_r_reg[0]_1 (col_addr[10]),
        .rtc(rtc),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_common" *) 
module DDR3LController_mig_7series_v4_2_bank_common
   (was_priority,
    hi_priority,
    accept_internal_r,
    periodic_rd_ack_r_lcl_reg_0,
    accept_r_reg_0,
    accept_ns,
    was_wr,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    maint_wip_r,
    periodic_rd_cntr_r_reg_0,
    periodic_rd_ack_r_lcl_reg_1,
    accept_internal_r_reg_0,
    set_order_q,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    accept_req,
    wait_for_maint_ns,
    rb_hit_busy_r_reg,
    D,
    set_order_q_0,
    periodic_rd_ack_r_lcl_reg_2,
    wait_for_maint_ns_1,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    app_rdy_r_reg,
    \q_entry_r_reg[0] ,
    set_order_q_2,
    wait_for_maint_ns_3,
    app_rdy_r_reg_0,
    \q_entry_r_reg[0]_0 ,
    set_order_q_4,
    wait_for_maint_ns_5,
    app_rdy_r_reg_1,
    accept_internal_r_reg_1,
    set_order_q_6,
    pre_bm_end_r_reg,
    idle_r_lcl_reg_1,
    wait_for_maint_ns_7,
    app_rdy_r_reg_2,
    wait_for_maint_ns_8,
    set_order_q_9,
    app_rdy_r_reg_3,
    \q_entry_r_reg[0]_1 ,
    set_order_q_10,
    wait_for_maint_ns_11,
    app_rdy_r_reg_4,
    Q,
    periodic_rd_insert,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    periodic_rd_ack_r_lcl_reg_3,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    order_cnt_0,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    adv_order_q,
    \grant_r_reg[1] ,
    req_wr_r_lcl_reg,
    CLK,
    p_9_in,
    was_wr0,
    maint_srx_r,
    SR,
    \q_entry_r_reg[1] ,
    app_en_r2,
    was_priority_reg_0,
    \order_q_r_reg[2] ,
    \maint_controller.maint_rdy_r1_reg_0 ,
    \q_entry_r_reg[0]_2 ,
    head_r_lcl_reg,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r,
    maint_zq_r,
    maint_sre_r,
    maint_rank_r,
    head_r_lcl_reg_0,
    rb_hit_busy_r,
    \maint_controller.maint_hit_busies_r_reg[2]_0 ,
    \q_entry_r_reg[0]_3 ,
    \q_entry_r_reg[0]_4 ,
    \q_entry_r_reg[0]_5 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    maint_hit,
    wait_for_maint_r_12,
    \maint_controller.maint_hit_busies_r_reg[4]_0 ,
    idle_r,
    \q_entry_r_reg[0]_6 ,
    \maint_controller.maint_hit_busies_r_reg[3]_0 ,
    \q_entry_r_reg[0]_7 ,
    \q_entry_r_reg[0]_8 ,
    \q_entry_r_reg[0]_9 ,
    wait_for_maint_r_13,
    \q_entry_r_reg[0]_10 ,
    \maint_controller.maint_hit_busies_r_reg[4]_1 ,
    \q_entry_r_reg[0]_11 ,
    \q_entry_r_reg[0]_12 ,
    \q_entry_r_reg[0]_13 ,
    wait_for_maint_r_14,
    wait_for_maint_r_lcl_reg_0,
    \q_entry_r_reg[0]_14 ,
    \order_q_r_reg[2]_0 ,
    head_r_lcl_reg_1,
    E,
    head_r_lcl_reg_2,
    wait_for_maint_r_15,
    head_r_lcl_reg_3,
    wait_for_maint_r_16,
    wait_for_maint_r_lcl_reg_1,
    \q_entry_r_reg[0]_15 ,
    \q_entry_r_reg[0]_16 ,
    \q_entry_r_reg[0]_17 ,
    \q_entry_r_reg[0]_18 ,
    wait_for_maint_r_17,
    \q_entry_r_reg[0]_19 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ,
    \maint_controller.maint_hit_busies_r_reg[0]_0 ,
    \maint_controller.maint_hit_busies_r_reg[0]_1 ,
    \maint_controller.maint_hit_busies_r_reg[0]_2 ,
    req_periodic_rd_r_lcl_reg,
    \maint_controller.maint_rdy_r1_reg_1 ,
    \generate_maint_cmds.insert_maint_r_lcl_reg_1 ,
    \maint_controller.maint_hit_busies_r_reg[1]_0 ,
    clear_req__0,
    \maint_controller.maint_hit_busies_r_reg[2]_1 ,
    \maint_controller.maint_hit_busies_r_reg[6]_0 ,
    \maint_controller.maint_hit_busies_r_reg[3]_1 ,
    \maint_controller.maint_hit_busies_r_reg[4]_2 ,
    \maint_controller.maint_hit_busies_r_reg[5]_0 ,
    \maint_controller.maint_hit_busies_r_reg[5]_1 ,
    \maint_controller.maint_hit_busies_r_reg[6]_1 ,
    \maint_controller.maint_hit_busies_r_reg[7]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ,
    maint_req_r,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_1 ,
    app_cmd_r2,
    \req_cmd_r_reg[0] ,
    ordered_r,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[0]_2 ,
    \grant_r[5]_i_14__0 ,
    \grant_r[5]_i_14__0_0 ,
    \grant_r[5]_i_14__0_1 ,
    \grant_r[5]_i_14__0_2 ,
    \grant_r[5]_i_14__0_3 ,
    \grant_r[5]_i_14__0_4 ,
    \grant_r[5]_i_14__0_5 ,
    rd_wr_r,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 );
  output was_priority;
  output hi_priority;
  output accept_internal_r;
  output periodic_rd_ack_r_lcl_reg_0;
  output accept_r_reg_0;
  output accept_ns;
  output was_wr;
  output \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  output maint_wip_r;
  output periodic_rd_cntr_r_reg_0;
  output periodic_rd_ack_r_lcl_reg_1;
  output accept_internal_r_reg_0;
  output set_order_q;
  output [0:0]idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output accept_req;
  output wait_for_maint_ns;
  output rb_hit_busy_r_reg;
  output [0:0]D;
  output set_order_q_0;
  output periodic_rd_ack_r_lcl_reg_2;
  output wait_for_maint_ns_1;
  output \maint_controller.maint_wip_r_lcl_reg_0 ;
  output app_rdy_r_reg;
  output [0:0]\q_entry_r_reg[0] ;
  output set_order_q_2;
  output wait_for_maint_ns_3;
  output app_rdy_r_reg_0;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output set_order_q_4;
  output wait_for_maint_ns_5;
  output app_rdy_r_reg_1;
  output accept_internal_r_reg_1;
  output set_order_q_6;
  output [0:0]pre_bm_end_r_reg;
  output idle_r_lcl_reg_1;
  output wait_for_maint_ns_7;
  output app_rdy_r_reg_2;
  output wait_for_maint_ns_8;
  output set_order_q_9;
  output app_rdy_r_reg_3;
  output [0:0]\q_entry_r_reg[0]_1 ;
  output set_order_q_10;
  output wait_for_maint_ns_11;
  output app_rdy_r_reg_4;
  output [0:0]Q;
  output periodic_rd_insert;
  output \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  output \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  output periodic_rd_ack_r_lcl_reg_3;
  output rb_hit_busy_r_reg_0;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output [0:0]order_cnt_0;
  output ordered_r_lcl_reg;
  output ordered_r_lcl_reg_0;
  output adv_order_q;
  output \grant_r_reg[1] ;
  output req_wr_r_lcl_reg;
  input CLK;
  input p_9_in;
  input was_wr0;
  input maint_srx_r;
  input [0:0]SR;
  input \q_entry_r_reg[1] ;
  input app_en_r2;
  input was_priority_reg_0;
  input \order_q_r_reg[2] ;
  input \maint_controller.maint_rdy_r1_reg_0 ;
  input [2:0]\q_entry_r_reg[0]_2 ;
  input head_r_lcl_reg;
  input wait_for_maint_r_lcl_reg;
  input wait_for_maint_r;
  input maint_zq_r;
  input maint_sre_r;
  input maint_rank_r;
  input head_r_lcl_reg_0;
  input [7:0]rb_hit_busy_r;
  input \maint_controller.maint_hit_busies_r_reg[2]_0 ;
  input \q_entry_r_reg[0]_3 ;
  input [0:0]\q_entry_r_reg[0]_4 ;
  input \q_entry_r_reg[0]_5 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input [1:0]maint_hit;
  input wait_for_maint_r_12;
  input \maint_controller.maint_hit_busies_r_reg[4]_0 ;
  input [2:0]idle_r;
  input \q_entry_r_reg[0]_6 ;
  input \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  input \q_entry_r_reg[0]_7 ;
  input [0:0]\q_entry_r_reg[0]_8 ;
  input \q_entry_r_reg[0]_9 ;
  input wait_for_maint_r_13;
  input \q_entry_r_reg[0]_10 ;
  input \maint_controller.maint_hit_busies_r_reg[4]_1 ;
  input \q_entry_r_reg[0]_11 ;
  input \q_entry_r_reg[0]_12 ;
  input [0:0]\q_entry_r_reg[0]_13 ;
  input wait_for_maint_r_14;
  input wait_for_maint_r_lcl_reg_0;
  input \q_entry_r_reg[0]_14 ;
  input \order_q_r_reg[2]_0 ;
  input head_r_lcl_reg_1;
  input [0:0]E;
  input head_r_lcl_reg_2;
  input wait_for_maint_r_15;
  input head_r_lcl_reg_3;
  input wait_for_maint_r_16;
  input wait_for_maint_r_lcl_reg_1;
  input [0:0]\q_entry_r_reg[0]_15 ;
  input \q_entry_r_reg[0]_16 ;
  input \q_entry_r_reg[0]_17 ;
  input [0:0]\q_entry_r_reg[0]_18 ;
  input wait_for_maint_r_17;
  input \q_entry_r_reg[0]_19 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[0]_1 ;
  input \maint_controller.maint_hit_busies_r_reg[0]_2 ;
  input req_periodic_rd_r_lcl_reg;
  input \maint_controller.maint_rdy_r1_reg_1 ;
  input \generate_maint_cmds.insert_maint_r_lcl_reg_1 ;
  input \maint_controller.maint_hit_busies_r_reg[1]_0 ;
  input clear_req__0;
  input \maint_controller.maint_hit_busies_r_reg[2]_1 ;
  input \maint_controller.maint_hit_busies_r_reg[6]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[3]_1 ;
  input \maint_controller.maint_hit_busies_r_reg[4]_2 ;
  input \maint_controller.maint_hit_busies_r_reg[5]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[5]_1 ;
  input \maint_controller.maint_hit_busies_r_reg[6]_1 ;
  input \maint_controller.maint_hit_busies_r_reg[7]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  input maint_req_r;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_1 ;
  input [0:0]app_cmd_r2;
  input [0:0]\req_cmd_r_reg[0] ;
  input [7:0]ordered_r;
  input \order_q_r_reg[0] ;
  input \order_q_r_reg[0]_0 ;
  input \order_q_r_reg[0]_1 ;
  input \order_q_r_reg[0]_2 ;
  input \grant_r[5]_i_14__0 ;
  input [1:0]\grant_r[5]_i_14__0_0 ;
  input \grant_r[5]_i_14__0_1 ;
  input \grant_r[5]_i_14__0_2 ;
  input \grant_r[5]_i_14__0_3 ;
  input \grant_r[5]_i_14__0_4 ;
  input \grant_r[5]_i_14__0_5 ;
  input [0:0]rd_wr_r;
  input [1:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire accept_internal_r;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_ns;
  wire accept_r_reg_0;
  wire accept_req;
  wire adv_order_q;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_rdy_r_reg;
  wire app_rdy_r_reg_0;
  wire app_rdy_r_reg_1;
  wire app_rdy_r_reg_2;
  wire app_rdy_r_reg_3;
  wire app_rdy_r_reg_4;
  wire clear_req__0;
  wire \generate_maint_cmds.insert_maint_ns ;
  wire \generate_maint_cmds.insert_maint_r_lcl_i_2_n_0 ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_1 ;
  wire \grant_r[5]_i_14__0 ;
  wire [1:0]\grant_r[5]_i_14__0_0 ;
  wire \grant_r[5]_i_14__0_1 ;
  wire \grant_r[5]_i_14__0_2 ;
  wire \grant_r[5]_i_14__0_3 ;
  wire \grant_r[5]_i_14__0_4 ;
  wire \grant_r[5]_i_14__0_5 ;
  wire \grant_r_reg[1] ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire hi_priority;
  wire [2:0]idle_r;
  wire [0:0]idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire [7:0]\maint_controller.maint_hit_busies_ns ;
  wire [7:0]\maint_controller.maint_hit_busies_r ;
  wire \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[0]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[0]_2 ;
  wire \maint_controller.maint_hit_busies_r_reg[1]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[2]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[2]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[3]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[4]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[4]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[4]_2 ;
  wire \maint_controller.maint_hit_busies_r_reg[5]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[5]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[6]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[6]_1 ;
  wire \maint_controller.maint_hit_busies_r_reg[7]_0 ;
  wire \maint_controller.maint_rdy ;
  wire \maint_controller.maint_rdy_r1 ;
  wire \maint_controller.maint_rdy_r1_i_3_n_0 ;
  wire \maint_controller.maint_rdy_r1_i_4_n_0 ;
  wire \maint_controller.maint_rdy_r1_i_5_n_0 ;
  wire \maint_controller.maint_rdy_r1_reg_0 ;
  wire \maint_controller.maint_rdy_r1_reg_1 ;
  wire \maint_controller.maint_srx_r1 ;
  wire \maint_controller.maint_wip_ns ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire [1:0]maint_hit;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [0:0]order_cnt_0;
  wire \order_q_r[2]_i_7_n_0 ;
  wire \order_q_r[2]_i_9_n_0 ;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire [7:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire p_9_in;
  wire periodic_rd_ack_ns;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_ack_r_lcl_reg_2;
  wire periodic_rd_ack_r_lcl_reg_3;
  wire periodic_rd_cntr_r_i_1_n_0;
  wire periodic_rd_cntr_r_reg_0;
  wire periodic_rd_insert;
  wire [0:0]pre_bm_end_r_reg;
  wire \q_entry_r[2]_i_18_n_0 ;
  wire \q_entry_r[2]_i_20_n_0 ;
  wire [0:0]\q_entry_r_reg[0] ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_10 ;
  wire \q_entry_r_reg[0]_11 ;
  wire \q_entry_r_reg[0]_12 ;
  wire [0:0]\q_entry_r_reg[0]_13 ;
  wire \q_entry_r_reg[0]_14 ;
  wire [0:0]\q_entry_r_reg[0]_15 ;
  wire \q_entry_r_reg[0]_16 ;
  wire \q_entry_r_reg[0]_17 ;
  wire [0:0]\q_entry_r_reg[0]_18 ;
  wire \q_entry_r_reg[0]_19 ;
  wire [2:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[0]_3 ;
  wire [0:0]\q_entry_r_reg[0]_4 ;
  wire \q_entry_r_reg[0]_5 ;
  wire \q_entry_r_reg[0]_6 ;
  wire \q_entry_r_reg[0]_7 ;
  wire [0:0]\q_entry_r_reg[0]_8 ;
  wire \q_entry_r_reg[0]_9 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire [7:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire [0:0]rd_wr_r;
  wire [0:0]\req_cmd_r_reg[0] ;
  wire req_periodic_rd_r_lcl_reg;
  wire req_wr_r_lcl_reg;
  wire [3:1]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ;
  wire [8:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_1 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire [1:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ;
  wire set_order_q;
  wire set_order_q_0;
  wire set_order_q_10;
  wire set_order_q_2;
  wire set_order_q_4;
  wire set_order_q_6;
  wire set_order_q_9;
  wire wait_for_maint_ns;
  wire wait_for_maint_ns_1;
  wire wait_for_maint_ns_11;
  wire wait_for_maint_ns_3;
  wire wait_for_maint_ns_5;
  wire wait_for_maint_ns_7;
  wire wait_for_maint_ns_8;
  wire wait_for_maint_r;
  wire wait_for_maint_r_12;
  wire wait_for_maint_r_13;
  wire wait_for_maint_r_14;
  wire wait_for_maint_r_15;
  wire wait_for_maint_r_16;
  wire wait_for_maint_r_17;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_priority;
  wire was_priority_reg_0;
  wire was_wr;
  wire was_wr0;

  FDRE accept_internal_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_9_in),
        .Q(accept_internal_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    accept_r_i_1
       (.I0(p_9_in),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(periodic_rd_cntr_r_reg_0),
        .I3(req_periodic_rd_r_lcl_reg),
        .O(accept_ns));
  FDRE accept_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(accept_ns),
        .Q(accept_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444F44)) 
    \generate_maint_cmds.insert_maint_r_lcl_i_1 
       (.I0(\maint_controller.maint_srx_r1 ),
        .I1(maint_srx_r),
        .I2(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I3(\generate_maint_cmds.insert_maint_r_lcl_reg_1 ),
        .I4(\maint_controller.maint_rdy_r1 ),
        .I5(\generate_maint_cmds.insert_maint_r_lcl_i_2_n_0 ),
        .O(\generate_maint_cmds.insert_maint_ns ));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    \generate_maint_cmds.insert_maint_r_lcl_i_2 
       (.I0(\maint_controller.maint_rdy_r1_i_3_n_0 ),
        .I1(\maint_controller.maint_rdy_r1_reg_0 ),
        .I2(\maint_controller.maint_hit_busies_r [0]),
        .I3(\maint_controller.maint_rdy_r1_reg_1 ),
        .I4(\maint_controller.maint_rdy_r1 ),
        .I5(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .O(\generate_maint_cmds.insert_maint_r_lcl_i_2_n_0 ));
  FDRE \generate_maint_cmds.insert_maint_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\generate_maint_cmds.insert_maint_ns ),
        .Q(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F55FFFFFFFFFFFF)) 
    \grant_r[6]_i_15 
       (.I0(\order_q_r_reg[0]_2 ),
        .I1(\grant_r[5]_i_14__0_5 ),
        .I2(rd_wr_r),
        .I3(\grant_r[5]_i_14__0_0 [1]),
        .I4(\order_q_r_reg[0]_0 ),
        .I5(\order_q_r_reg[0] ),
        .O(req_wr_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT5 #(
    .INIT(32'hA9999999)) 
    head_r_lcl_i_6
       (.I0(\q_entry_r_reg[1] ),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(accept_r_reg_0),
        .I3(app_en_r2),
        .I4(was_priority_reg_0),
        .O(periodic_rd_ack_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h00000000FFFFE000)) 
    \maint_controller.maint_hit_busies_r[0]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ),
        .I1(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I2(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I3(\maint_controller.maint_hit_busies_r_reg[0]_1 ),
        .I4(\maint_controller.maint_hit_busies_r [0]),
        .I5(\maint_controller.maint_hit_busies_r_reg[0]_2 ),
        .O(\maint_controller.maint_hit_busies_ns [0]));
  LUT6 #(
    .INIT(64'h00000000FFFF00E0)) 
    \maint_controller.maint_hit_busies_r[1]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ),
        .I1(maint_hit[0]),
        .I2(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I3(\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .I4(Q),
        .I5(clear_req__0),
        .O(\maint_controller.maint_hit_busies_ns [1]));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \maint_controller.maint_hit_busies_r[2]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(\maint_controller.maint_hit_busies_r_reg[2]_1 ),
        .I3(\maint_controller.maint_hit_busies_r [2]),
        .I4(\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .I5(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .O(\maint_controller.maint_hit_busies_ns [2]));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \maint_controller.maint_hit_busies_r[3]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(\maint_controller.maint_hit_busies_r_reg[3]_1 ),
        .I3(\maint_controller.maint_hit_busies_r [3]),
        .I4(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .I5(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .O(\maint_controller.maint_hit_busies_ns [3]));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \maint_controller.maint_hit_busies_r[4]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(\maint_controller.maint_hit_busies_r_reg[4]_2 ),
        .I3(\maint_controller.maint_hit_busies_r [4]),
        .I4(\maint_controller.maint_hit_busies_r_reg[4]_1 ),
        .I5(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .O(\maint_controller.maint_hit_busies_ns [4]));
  LUT6 #(
    .INIT(64'h00000000FFFFE000)) 
    \maint_controller.maint_hit_busies_r[5]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ),
        .I1(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I2(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I3(\maint_controller.maint_hit_busies_r_reg[5]_0 ),
        .I4(\maint_controller.maint_hit_busies_r [5]),
        .I5(\maint_controller.maint_hit_busies_r_reg[5]_1 ),
        .O(\maint_controller.maint_hit_busies_ns [5]));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    \maint_controller.maint_hit_busies_r[6]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(\maint_controller.maint_hit_busies_r_reg[6]_1 ),
        .I3(\maint_controller.maint_hit_busies_r [6]),
        .I4(wait_for_maint_r_lcl_reg_0),
        .I5(\maint_controller.maint_hit_busies_r_reg[6]_0 ),
        .O(\maint_controller.maint_hit_busies_ns [6]));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    \maint_controller.maint_hit_busies_r[7]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I2(\maint_controller.maint_hit_busies_r_reg[7]_0 ),
        .I3(\maint_controller.maint_hit_busies_r [7]),
        .I4(wait_for_maint_r_lcl_reg_0),
        .I5(\q_entry_r_reg[0]_15 ),
        .O(\maint_controller.maint_hit_busies_ns [7]));
  FDRE \maint_controller.maint_hit_busies_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [0]),
        .Q(\maint_controller.maint_hit_busies_r [0]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [1]),
        .Q(Q),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [2]),
        .Q(\maint_controller.maint_hit_busies_r [2]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [3]),
        .Q(\maint_controller.maint_hit_busies_r [3]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [4]),
        .Q(\maint_controller.maint_hit_busies_r [4]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [5]),
        .Q(\maint_controller.maint_hit_busies_r [5]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [6]),
        .Q(\maint_controller.maint_hit_busies_r [6]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_ns [7]),
        .Q(\maint_controller.maint_hit_busies_r [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000700)) 
    \maint_controller.maint_rdy_r1_i_1 
       (.I0(\maint_controller.maint_hit_busies_r [0]),
        .I1(\maint_controller.maint_rdy_r1_reg_0 ),
        .I2(\maint_controller.maint_rdy_r1_reg_1 ),
        .I3(\maint_controller.maint_rdy_r1_i_3_n_0 ),
        .I4(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I5(\generate_maint_cmds.insert_maint_r_lcl_reg_1 ),
        .O(\maint_controller.maint_rdy ));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    \maint_controller.maint_rdy_r1_i_3 
       (.I0(\maint_controller.maint_hit_busies_r [6]),
        .I1(\maint_controller.maint_hit_busies_r_reg[6]_0 ),
        .I2(\q_entry_r_reg[0]_15 ),
        .I3(\maint_controller.maint_hit_busies_r [7]),
        .I4(\maint_controller.maint_rdy_r1_i_4_n_0 ),
        .I5(\maint_controller.maint_rdy_r1_i_5_n_0 ),
        .O(\maint_controller.maint_rdy_r1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \maint_controller.maint_rdy_r1_i_4 
       (.I0(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .I1(\maint_controller.maint_hit_busies_r [3]),
        .I2(\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .I3(\maint_controller.maint_hit_busies_r [2]),
        .O(\maint_controller.maint_rdy_r1_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \maint_controller.maint_rdy_r1_i_5 
       (.I0(head_r_lcl_reg_1),
        .I1(\maint_controller.maint_hit_busies_r [5]),
        .I2(\maint_controller.maint_hit_busies_r_reg[4]_1 ),
        .I3(\maint_controller.maint_hit_busies_r [4]),
        .O(\maint_controller.maint_rdy_r1_i_5_n_0 ));
  FDRE \maint_controller.maint_rdy_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_rdy ),
        .Q(\maint_controller.maint_rdy_r1 ),
        .R(1'b0));
  FDRE \maint_controller.maint_srx_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_srx_r),
        .Q(\maint_controller.maint_srx_r1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT5 #(
    .INIT(32'h000000F7)) 
    \maint_controller.maint_wip_r_lcl_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .O(\maint_controller.maint_wip_ns ));
  FDRE \maint_controller.maint_wip_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_wip_ns ),
        .Q(maint_wip_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7EE8811781177EE8)) 
    \order_q_r[2]_i_10 
       (.I0(ordered_r_lcl_reg),
        .I1(ordered_r[2]),
        .I2(ordered_r[3]),
        .I3(ordered_r[1]),
        .I4(\order_q_r[2]_i_9_n_0 ),
        .I5(\order_q_r[2]_i_7_n_0 ),
        .O(order_cnt_0));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \order_q_r[2]_i_3 
       (.I0(\order_q_r[2]_i_7_n_0 ),
        .I1(ordered_r_lcl_reg),
        .I2(ordered_r[1]),
        .I3(ordered_r[3]),
        .I4(ordered_r[2]),
        .I5(\order_q_r[2]_i_9_n_0 ),
        .O(ordered_r_lcl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \order_q_r[2]_i_3__1 
       (.I0(set_order_q_6),
        .I1(\order_q_r_reg[2]_0 ),
        .O(accept_internal_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \order_q_r[2]_i_5 
       (.I0(set_order_q),
        .I1(\order_q_r_reg[2] ),
        .O(accept_internal_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \order_q_r[2]_i_7 
       (.I0(ordered_r[4]),
        .I1(ordered_r[6]),
        .I2(ordered_r[5]),
        .I3(ordered_r[0]),
        .I4(ordered_r[7]),
        .O(\order_q_r[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \order_q_r[2]_i_8 
       (.I0(ordered_r[5]),
        .I1(ordered_r[6]),
        .I2(ordered_r[4]),
        .I3(ordered_r[0]),
        .I4(ordered_r[7]),
        .O(ordered_r_lcl_reg));
  LUT3 #(
    .INIT(8'hE8)) 
    \order_q_r[2]_i_9 
       (.I0(ordered_r[4]),
        .I1(ordered_r[5]),
        .I2(ordered_r[6]),
        .O(\order_q_r[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55557FFF)) 
    pass_open_bank_r_lcl_i_2__1
       (.I0(rb_hit_busy_r[0]),
        .I1(was_priority_reg_0),
        .I2(app_en_r2),
        .I3(accept_r_reg_0),
        .I4(periodic_rd_ack_r_lcl_reg_0),
        .O(rb_hit_busy_r_reg));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_2__1__0
       (.I0(was_priority_reg_0),
        .I1(app_en_r2),
        .I2(accept_r_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[5]),
        .O(app_rdy_r_reg_2));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__1
       (.I0(was_priority_reg_0),
        .I1(app_en_r2),
        .I2(accept_r_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[2]),
        .O(app_rdy_r_reg));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__2
       (.I0(was_priority_reg_0),
        .I1(app_en_r2),
        .I2(accept_r_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[3]),
        .O(app_rdy_r_reg_0));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__3
       (.I0(was_priority_reg_0),
        .I1(app_en_r2),
        .I2(accept_r_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[4]),
        .O(app_rdy_r_reg_1));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__5
       (.I0(was_priority_reg_0),
        .I1(app_en_r2),
        .I2(accept_r_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[6]),
        .O(app_rdy_r_reg_3));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__6
       (.I0(was_priority_reg_0),
        .I1(app_en_r2),
        .I2(accept_r_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[7]),
        .O(app_rdy_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    periodic_rd_ack_r_lcl_i_1
       (.I0(p_9_in),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(periodic_rd_cntr_r_reg_0),
        .I3(req_periodic_rd_r_lcl_reg),
        .O(periodic_rd_ack_ns));
  FDRE periodic_rd_ack_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ack_ns),
        .Q(periodic_rd_ack_r_lcl_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    periodic_rd_cntr_r_i_1
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(periodic_rd_cntr_r_reg_0),
        .O(periodic_rd_cntr_r_i_1_n_0));
  FDRE periodic_rd_cntr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_cntr_r_i_1_n_0),
        .Q(periodic_rd_cntr_r_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hD111D1DDE222E2EE)) 
    \q_entry_r[0]_i_1__0 
       (.I0(accept_req),
        .I1(\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .I2(\q_entry_r_reg[0]_3 ),
        .I3(set_order_q_0),
        .I4(\q_entry_r_reg[0]_4 ),
        .I5(\q_entry_r_reg[0]_5 ),
        .O(D));
  LUT6 #(
    .INIT(64'hEDED21ED212121ED)) 
    \q_entry_r[0]_i_1__1 
       (.I0(accept_req),
        .I1(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .I2(\q_entry_r_reg[0]_7 ),
        .I3(\q_entry_r_reg[0]_8 ),
        .I4(set_order_q_2),
        .I5(\q_entry_r_reg[0]_9 ),
        .O(\q_entry_r_reg[0] ));
  LUT6 #(
    .INIT(64'h21ED212121EDEDED)) 
    \q_entry_r[0]_i_1__2 
       (.I0(accept_req),
        .I1(\maint_controller.maint_hit_busies_r_reg[4]_1 ),
        .I2(\q_entry_r_reg[0]_11 ),
        .I3(\q_entry_r_reg[0]_12 ),
        .I4(set_order_q_4),
        .I5(\q_entry_r_reg[0]_13 ),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB7848484B784B7B7)) 
    \q_entry_r[0]_i_1__5 
       (.I0(accept_req),
        .I1(\q_entry_r_reg[0]_15 ),
        .I2(\q_entry_r_reg[0]_16 ),
        .I3(\q_entry_r_reg[0]_17 ),
        .I4(set_order_q_10),
        .I5(\q_entry_r_reg[0]_18 ),
        .O(\q_entry_r_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB2DB4D24)) 
    \q_entry_r[1]_i_2__0 
       (.I0(accept_req),
        .I1(\q_entry_r_reg[1] ),
        .I2(\maint_controller.maint_rdy_r1_reg_0 ),
        .I3(\q_entry_r_reg[1]_0 ),
        .I4(\q_entry_r_reg[1]_1 ),
        .O(periodic_rd_ack_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h7EE8811781177EE8)) 
    \q_entry_r[1]_i_4 
       (.I0(rb_hit_busy_r_reg_1),
        .I1(rb_hit_busy_r[2]),
        .I2(rb_hit_busy_r[3]),
        .I3(rb_hit_busy_r[1]),
        .I4(\q_entry_r[2]_i_20_n_0 ),
        .I5(\q_entry_r[2]_i_18_n_0 ),
        .O(rb_hit_busy_r_reg_0));
  LUT3 #(
    .INIT(8'hEF)) 
    \q_entry_r[2]_i_1 
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(\maint_controller.maint_rdy_r1_reg_0 ),
        .O(idle_r_lcl_reg));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \q_entry_r[2]_i_11 
       (.I0(\q_entry_r[2]_i_18_n_0 ),
        .I1(rb_hit_busy_r_reg_1),
        .I2(rb_hit_busy_r[1]),
        .I3(rb_hit_busy_r[3]),
        .I4(rb_hit_busy_r[2]),
        .I5(\q_entry_r[2]_i_20_n_0 ),
        .O(rb_hit_busy_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \q_entry_r[2]_i_18 
       (.I0(rb_hit_busy_r[4]),
        .I1(rb_hit_busy_r[6]),
        .I2(rb_hit_busy_r[5]),
        .I3(rb_hit_busy_r[0]),
        .I4(rb_hit_busy_r[7]),
        .O(\q_entry_r[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[2]_i_19 
       (.I0(rb_hit_busy_r[5]),
        .I1(rb_hit_busy_r[6]),
        .I2(rb_hit_busy_r[4]),
        .I3(rb_hit_busy_r[0]),
        .I4(rb_hit_busy_r[7]),
        .O(rb_hit_busy_r_reg_1));
  LUT3 #(
    .INIT(8'hDF)) 
    \q_entry_r[2]_i_1__0 
       (.I0(head_r_lcl_reg_1),
        .I1(set_order_q_6),
        .I2(idle_r_lcl_reg_1),
        .O(pre_bm_end_r_reg));
  LUT3 #(
    .INIT(8'hE8)) 
    \q_entry_r[2]_i_20 
       (.I0(rb_hit_busy_r[4]),
        .I1(rb_hit_busy_r[5]),
        .I2(rb_hit_busy_r[6]),
        .O(\q_entry_r[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT4 #(
    .INIT(16'h404F)) 
    \q_entry_r[2]_i_3 
       (.I0(set_order_q),
        .I1(accept_req),
        .I2(\q_entry_r_reg[0]_2 [0]),
        .I3(head_r_lcl_reg),
        .O(idle_r_lcl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT4 #(
    .INIT(16'hF7C4)) 
    \q_entry_r[2]_i_3__4 
       (.I0(accept_req),
        .I1(E),
        .I2(set_order_q_6),
        .I3(head_r_lcl_reg_2),
        .O(idle_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \q_entry_r[2]_i_5__4 
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_0),
        .I2(app_en_r2),
        .I3(was_priority_reg_0),
        .O(accept_req));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    req_bank_rdy_r_i_2
       (.I0(\grant_r_reg[1] ),
        .I1(\order_q_r_reg[0] ),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(\order_q_r_reg[0]_1 ),
        .I4(\order_q_r_reg[0]_2 ),
        .O(adv_order_q));
  LUT6 #(
    .INIT(64'h5DDDFFFFFFFFFFFF)) 
    req_bank_rdy_r_i_3
       (.I0(\grant_r[5]_i_14__0 ),
        .I1(\grant_r[5]_i_14__0_0 [0]),
        .I2(\grant_r[5]_i_14__0_1 ),
        .I3(\grant_r[5]_i_14__0_2 ),
        .I4(\grant_r[5]_i_14__0_3 ),
        .I5(\grant_r[5]_i_14__0_4 ),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFF707070FF70)) 
    \req_cmd_r[0]_i_1 
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(req_periodic_rd_r_lcl_reg),
        .I3(app_cmd_r2),
        .I4(was_priority_reg_0),
        .I5(\req_cmd_r_reg[0] ),
        .O(periodic_rd_ack_r_lcl_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_periodic_rd_r_lcl_i_1
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .O(periodic_rd_insert));
  LUT2 #(
    .INIT(4'h2)) 
    req_priority_r_i_1
       (.I0(was_priority),
        .I1(was_priority_reg_0),
        .O(hi_priority));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000011110000F00F)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ),
        .I1(maint_srx_r),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I5(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [1]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_1 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [3]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT4 #(
    .INIT(16'hAAA6)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I2(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT5 #(
    .INIT(32'h55555559)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_5_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [0]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [1]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [3]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 [0]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 [1]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454544454545454)) 
    wait_for_maint_r_lcl_i_1
       (.I0(wait_for_maint_r_lcl_reg),
        .I1(wait_for_maint_r),
        .I2(set_order_q),
        .I3(maint_zq_r),
        .I4(maint_sre_r),
        .I5(maint_rank_r),
        .O(wait_for_maint_ns));
  LUT5 #(
    .INIT(32'h000000F8)) 
    wait_for_maint_r_lcl_i_1__0
       (.I0(set_order_q_0),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_12),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I4(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .O(wait_for_maint_ns_1));
  LUT5 #(
    .INIT(32'h000000F8)) 
    wait_for_maint_r_lcl_i_1__1
       (.I0(set_order_q_2),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_13),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I4(\maint_controller.maint_hit_busies_r_reg[4]_0 ),
        .O(wait_for_maint_ns_3));
  LUT5 #(
    .INIT(32'h000000F8)) 
    wait_for_maint_r_lcl_i_1__2
       (.I0(set_order_q_4),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_14),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(wait_for_maint_ns_5));
  LUT6 #(
    .INIT(64'h5454544454545454)) 
    wait_for_maint_r_lcl_i_1__3
       (.I0(wait_for_maint_r_lcl_reg),
        .I1(wait_for_maint_r_15),
        .I2(set_order_q_6),
        .I3(maint_zq_r),
        .I4(maint_sre_r),
        .I5(maint_rank_r),
        .O(wait_for_maint_ns_7));
  LUT5 #(
    .INIT(32'h000000F8)) 
    wait_for_maint_r_lcl_i_1__4
       (.I0(set_order_q_9),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_16),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(wait_for_maint_ns_8));
  LUT5 #(
    .INIT(32'h000000F8)) 
    wait_for_maint_r_lcl_i_1__5
       (.I0(set_order_q_10),
        .I1(maint_hit[1]),
        .I2(wait_for_maint_r_17),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(wait_for_maint_ns_11));
  LUT6 #(
    .INIT(64'hF800000000000000)) 
    wait_for_maint_r_lcl_i_2__0
       (.I0(app_en_r2),
        .I1(was_priority_reg_0),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(idle_r[0]),
        .I4(\q_entry_r_reg[0]_6 ),
        .I5(accept_internal_r),
        .O(set_order_q_0));
  LUT6 #(
    .INIT(64'hF800000000000000)) 
    wait_for_maint_r_lcl_i_2__1
       (.I0(app_en_r2),
        .I1(was_priority_reg_0),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .I3(idle_r[1]),
        .I4(\q_entry_r_reg[0]_10 ),
        .I5(accept_internal_r),
        .O(set_order_q_2));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    wait_for_maint_r_lcl_i_2__2
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(was_priority_reg_0),
        .I2(app_en_r2),
        .I3(\q_entry_r_reg[0]_2 [1]),
        .I4(\q_entry_r_reg[0]_14 ),
        .I5(accept_internal_r),
        .O(set_order_q_4));
  LUT6 #(
    .INIT(64'h8080800080008000)) 
    wait_for_maint_r_lcl_i_2__3
       (.I0(accept_internal_r),
        .I1(E),
        .I2(head_r_lcl_reg_3),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(was_priority_reg_0),
        .I5(app_en_r2),
        .O(set_order_q_6));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    wait_for_maint_r_lcl_i_2__4
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(was_priority_reg_0),
        .I2(app_en_r2),
        .I3(idle_r[2]),
        .I4(wait_for_maint_r_lcl_reg_1),
        .I5(accept_internal_r),
        .O(set_order_q_9));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    wait_for_maint_r_lcl_i_2__5
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(was_priority_reg_0),
        .I2(app_en_r2),
        .I3(\q_entry_r_reg[0]_2 [2]),
        .I4(\q_entry_r_reg[0]_19 ),
        .I5(accept_internal_r),
        .O(set_order_q_10));
  LUT6 #(
    .INIT(64'h8080800080008000)) 
    wait_for_maint_r_lcl_i_3__0
       (.I0(accept_internal_r),
        .I1(\q_entry_r_reg[0]_2 [0]),
        .I2(head_r_lcl_reg_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(was_priority_reg_0),
        .I5(app_en_r2),
        .O(set_order_q));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'h45)) 
    wait_for_maint_r_lcl_i_3__0__0
       (.I0(maint_wip_r),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(maint_req_r),
        .O(\maint_controller.maint_wip_r_lcl_reg_0 ));
  FDRE was_priority_reg
       (.C(CLK),
        .CE(1'b1),
        .D(hi_priority),
        .Q(was_priority),
        .R(1'b0));
  FDRE was_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(was_wr0),
        .Q(was_wr),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    req_wr_r_lcl_reg_1,
    \grant_r_reg[7] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[14]_0 ,
    rd_wr_r_lcl_reg_1,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_1,
    Q,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    inhbt_rd,
    \grant_r[7]_i_6__0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_data_buf_addr_r_reg[3]_2 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output req_wr_r_lcl_reg_1;
  output \grant_r_reg[7] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [14:0]\req_row_r_lcl_reg[14]_0 ;
  output rd_wr_r_lcl_reg_1;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_1;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input inhbt_rd;
  input \grant_r[7]_i_6__0 ;
  input \req_data_buf_addr_r_reg[3]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire [9:0]col_addr;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r_reg[7] ;
  wire hi_priority;
  wire inhbt_rd;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire \req_data_buf_addr_r_reg[3]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14]_0 ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1__6_n_0;
  wire row_hit_ns_carry_i_1__6_n_0;
  wire row_hit_ns_carry_i_2__6_n_0;
  wire row_hit_ns_carry_i_3__6_n_0;
  wire row_hit_ns_carry_i_4__6_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \grant_r[7]_i_9 
       (.I0(inhbt_rd),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(\grant_r[7]_i_6__0 ),
        .O(rd_wr_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__6
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[7] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    pass_open_bank_r_lcl_i_4__3
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_zq_r),
        .I4(maint_rank_r),
        .I5(maint_sre_r),
        .O(row_hit_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__6
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    req_bank_rdy_r_i_5
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0_4),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__6_n_0,row_hit_ns_carry_i_2__6_n_0,row_hit_ns_carry_i_3__6_n_0,row_hit_ns_carry_i_4__6_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1__6_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1__6
       (.I0(\req_row_r_lcl_reg[14]_0 [12]),
        .I1(row[12]),
        .I2(\req_row_r_lcl_reg[14]_0 [13]),
        .I3(row[13]),
        .I4(row[14]),
        .I5(\req_row_r_lcl_reg[14]_0 [14]),
        .O(row_hit_ns_carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__6
       (.I0(\req_row_r_lcl_reg[14]_0 [9]),
        .I1(row[9]),
        .I2(\req_row_r_lcl_reg[14]_0 [10]),
        .I3(row[10]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[14]_0 [11]),
        .O(row_hit_ns_carry_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__6
       (.I0(\req_row_r_lcl_reg[14]_0 [6]),
        .I1(row[6]),
        .I2(\req_row_r_lcl_reg[14]_0 [7]),
        .I3(row[7]),
        .I4(row[8]),
        .I5(\req_row_r_lcl_reg[14]_0 [8]),
        .O(row_hit_ns_carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__6
       (.I0(\req_row_r_lcl_reg[14]_0 [4]),
        .I1(row[4]),
        .I2(\req_row_r_lcl_reg[14]_0 [3]),
        .I3(row[3]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[14]_0 [5]),
        .O(row_hit_ns_carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__6
       (.I0(\req_row_r_lcl_reg[14]_0 [1]),
        .I1(row[1]),
        .I2(\req_row_r_lcl_reg[14]_0 [0]),
        .I3(row[0]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[14]_0 [2]),
        .O(row_hit_ns_carry_i_4__6_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__6 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare_0
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    req_wr_r_lcl_reg_1,
    \grant_r_reg[6] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[14]_0 ,
    rd_wr_r_lcl_reg_1,
    \req_row_r_lcl_reg[10]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_1,
    Q,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    inhbt_rd,
    \grant_r[6]_i_4__0 ,
    \cmd_pipe_plus.mc_address[10]_i_5 ,
    \cmd_pipe_plus.mc_address[10]_i_5_0 ,
    \cmd_pipe_plus.mc_address[10]_i_5_1 ,
    \cmd_pipe_plus.mc_address[10]_i_5_2 ,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output req_wr_r_lcl_reg_1;
  output \grant_r_reg[6] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [13:0]\req_row_r_lcl_reg[14]_0 ;
  output rd_wr_r_lcl_reg_1;
  output \req_row_r_lcl_reg[10]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_1;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input inhbt_rd;
  input \grant_r[6]_i_4__0 ;
  input \cmd_pipe_plus.mc_address[10]_i_5 ;
  input [1:0]\cmd_pipe_plus.mc_address[10]_i_5_0 ;
  input [0:0]\cmd_pipe_plus.mc_address[10]_i_5_1 ;
  input [0:0]\cmd_pipe_plus.mc_address[10]_i_5_2 ;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire \cmd_pipe_plus.mc_address[10]_i_5 ;
  wire [1:0]\cmd_pipe_plus.mc_address[10]_i_5_0 ;
  wire [0:0]\cmd_pipe_plus.mc_address[10]_i_5_1 ;
  wire [0:0]\cmd_pipe_plus.mc_address[10]_i_5_2 ;
  wire [9:0]col_addr;
  wire \grant_r[6]_i_4__0 ;
  wire \grant_r_reg[6] ;
  wire hi_priority;
  wire inhbt_rd;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire \req_row_r_lcl_reg[10]_0 ;
  wire [13:0]\req_row_r_lcl_reg[14]_0 ;
  wire \req_row_r_lcl_reg_n_0_[10] ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1__5_n_0;
  wire row_hit_ns_carry_i_1__5_n_0;
  wire row_hit_ns_carry_i_2__5_n_0;
  wire row_hit_ns_carry_i_3__5_n_0;
  wire row_hit_ns_carry_i_4__5_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    \cmd_pipe_plus.mc_address[10]_i_7 
       (.I0(\req_row_r_lcl_reg_n_0_[10] ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_5 ),
        .I2(\cmd_pipe_plus.mc_address[10]_i_5_0 [1]),
        .I3(\cmd_pipe_plus.mc_address[10]_i_5_0 [0]),
        .I4(\cmd_pipe_plus.mc_address[10]_i_5_1 ),
        .I5(\cmd_pipe_plus.mc_address[10]_i_5_2 ),
        .O(\req_row_r_lcl_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \grant_r[6]_i_9 
       (.I0(inhbt_rd),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(\grant_r[6]_i_4__0 ),
        .O(rd_wr_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__5
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[6] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    pass_open_bank_r_lcl_i_4__2
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_zq_r),
        .I4(maint_rank_r),
        .I5(maint_sre_r),
        .O(row_hit_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__5
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    req_bank_rdy_r_i_4
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0_4),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__5_n_0,row_hit_ns_carry_i_2__5_n_0,row_hit_ns_carry_i_3__5_n_0,row_hit_ns_carry_i_4__5_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1__5_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1__5
       (.I0(\req_row_r_lcl_reg[14]_0 [11]),
        .I1(row[12]),
        .I2(\req_row_r_lcl_reg[14]_0 [12]),
        .I3(row[13]),
        .I4(row[14]),
        .I5(\req_row_r_lcl_reg[14]_0 [13]),
        .O(row_hit_ns_carry__0_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__5
       (.I0(\req_row_r_lcl_reg[14]_0 [9]),
        .I1(row[9]),
        .I2(\req_row_r_lcl_reg_n_0_[10] ),
        .I3(row[10]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[14]_0 [10]),
        .O(row_hit_ns_carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__5
       (.I0(\req_row_r_lcl_reg[14]_0 [6]),
        .I1(row[6]),
        .I2(\req_row_r_lcl_reg[14]_0 [7]),
        .I3(row[7]),
        .I4(row[8]),
        .I5(\req_row_r_lcl_reg[14]_0 [8]),
        .O(row_hit_ns_carry_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__5
       (.I0(\req_row_r_lcl_reg[14]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[14]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[14]_0 [5]),
        .O(row_hit_ns_carry_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__5
       (.I0(\req_row_r_lcl_reg[14]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[14]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[14]_0 [2]),
        .O(row_hit_ns_carry_i_4__5_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__5 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare_1
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    rb_hit_busy_r_reg_6,
    rb_hit_busy_r_reg_7,
    rb_hit_busy_r_reg_8,
    rb_hit_busy_r_reg_9,
    ordered_r_lcl_reg,
    req_wr_r_lcl_reg_1,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[14]_0 ,
    \q_entry_r_reg[0] ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_10,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[0]_3 ,
    \q_entry_r[0]_i_2 ,
    \q_entry_r[0]_i_2_0 ,
    \q_entry_r_reg[0]_4 ,
    ordered_r_lcl_reg_0,
    set_order_q,
    ordered_r,
    Q,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    maint_rank_r,
    maint_sre_r,
    maint_zq_r,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    set_order_q_0,
    \q_entry_r_reg[0]_5 ,
    \q_entry_r_reg[0]_6 ,
    accept_req,
    \q_entry_r_reg[0]_7 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_data_buf_addr_r_reg[3]_2 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output rb_hit_busy_r_reg_3;
  output rb_hit_busy_r_reg_4;
  output rb_hit_busy_r_reg_5;
  output rb_hit_busy_r_reg_6;
  output rb_hit_busy_r_reg_7;
  output rb_hit_busy_r_reg_8;
  output rb_hit_busy_r_reg_9;
  output ordered_r_lcl_reg;
  output req_wr_r_lcl_reg_1;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [14:0]\req_row_r_lcl_reg[14]_0 ;
  output [0:0]\q_entry_r_reg[0] ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_10;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[0]_2 ;
  input \q_entry_r_reg[0]_3 ;
  input \q_entry_r[0]_i_2 ;
  input [2:0]\q_entry_r[0]_i_2_0 ;
  input \q_entry_r_reg[0]_4 ;
  input ordered_r_lcl_reg_0;
  input set_order_q;
  input [0:0]ordered_r;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input maint_rank_r;
  input maint_sre_r;
  input maint_zq_r;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [14:0]row;
  input set_order_q_0;
  input [0:0]\q_entry_r_reg[0]_5 ;
  input \q_entry_r_reg[0]_6 ;
  input accept_req;
  input \q_entry_r_reg[0]_7 ;
  input \req_data_buf_addr_r_reg[3]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_req;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire [9:0]col_addr;
  wire hi_priority;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire periodic_rd_insert;
  wire \q_entry_r[0]_i_2 ;
  wire [2:0]\q_entry_r[0]_i_2_0 ;
  wire [0:0]\q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[0]_3 ;
  wire \q_entry_r_reg[0]_4 ;
  wire [0:0]\q_entry_r_reg[0]_5 ;
  wire \q_entry_r_reg[0]_6 ;
  wire \q_entry_r_reg[0]_7 ;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_10;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire rb_hit_busy_r_reg_7;
  wire rb_hit_busy_r_reg_8;
  wire rb_hit_busy_r_reg_9;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire \req_data_buf_addr_r_reg[3]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14]_0 ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1__4_n_0;
  wire row_hit_ns_carry_i_1__4_n_0;
  wire row_hit_ns_carry_i_2__4_n_0;
  wire row_hit_ns_carry_i_3__4_n_0;
  wire row_hit_ns_carry_i_4__4_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire set_order_q;
  wire set_order_q_0;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h5454005400540054)) 
    ordered_r_lcl_i_1__4
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(ordered_r),
        .I3(Q),
        .I4(rd_wr_r_lcl_reg_0),
        .I5(req_wr_r_lcl_reg_0),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0008)) 
    pass_open_bank_r_lcl_i_3__4
       (.I0(row_hit_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .I3(maint_zq_r),
        .I4(auto_pre_r_lcl_reg),
        .I5(auto_pre_r_lcl_reg_0),
        .O(row_hit_r_reg_0));
  LUT6 #(
    .INIT(64'h00FFFF008B8B8B8B)) 
    \q_entry_r[0]_i_1__4 
       (.I0(rb_hit_busy_r_reg_3),
        .I1(set_order_q_0),
        .I2(\q_entry_r_reg[0]_5 ),
        .I3(\q_entry_r_reg[0]_6 ),
        .I4(accept_req),
        .I5(\q_entry_r_reg[0]_7 ),
        .O(\q_entry_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_2__5 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_1 ),
        .O(rb_hit_busy_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_2__6 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_3 ),
        .O(rb_hit_busy_r_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_entry_r[0]_i_3__0 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_4 ),
        .O(rb_hit_busy_r_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_3__3 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_0 ),
        .O(rb_hit_busy_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_3__4 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_2 ),
        .O(rb_hit_busy_r_reg_4));
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[1]_i_3__5 
       (.I0(\q_entry_r[0]_i_2 ),
        .I1(\q_entry_r[0]_i_2_0 [0]),
        .I2(\q_entry_r[0]_i_2_0 [1]),
        .I3(\q_entry_r[0]_i_2_0 [2]),
        .O(rb_hit_busy_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_entry_r[2]_i_12 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_4 ),
        .O(rb_hit_busy_r_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_entry_r[2]_i_8__4 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_2 ),
        .O(rb_hit_busy_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q_entry_r[2]_i_8__5 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r_reg[0]_3 ),
        .O(rb_hit_busy_r_reg_7));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_10),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__4
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_1),
        .I3(rd_wr_r_lcl_reg_2),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    req_bank_rdy_r_i_7
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0_4),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__4_n_0,row_hit_ns_carry_i_2__4_n_0,row_hit_ns_carry_i_3__4_n_0,row_hit_ns_carry_i_4__4_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1__4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1__4
       (.I0(\req_row_r_lcl_reg[14]_0 [12]),
        .I1(row[12]),
        .I2(row[14]),
        .I3(\req_row_r_lcl_reg[14]_0 [14]),
        .I4(row[13]),
        .I5(\req_row_r_lcl_reg[14]_0 [13]),
        .O(row_hit_ns_carry__0_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__4
       (.I0(\req_row_r_lcl_reg[14]_0 [10]),
        .I1(row[10]),
        .I2(row[9]),
        .I3(\req_row_r_lcl_reg[14]_0 [9]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[14]_0 [11]),
        .O(row_hit_ns_carry_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__4
       (.I0(\req_row_r_lcl_reg[14]_0 [7]),
        .I1(row[7]),
        .I2(row[6]),
        .I3(\req_row_r_lcl_reg[14]_0 [6]),
        .I4(row[8]),
        .I5(\req_row_r_lcl_reg[14]_0 [8]),
        .O(row_hit_ns_carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__4
       (.I0(\req_row_r_lcl_reg[14]_0 [4]),
        .I1(row[4]),
        .I2(row[3]),
        .I3(\req_row_r_lcl_reg[14]_0 [3]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[14]_0 [5]),
        .O(row_hit_ns_carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__4
       (.I0(\req_row_r_lcl_reg[14]_0 [1]),
        .I1(row[1]),
        .I2(row[0]),
        .I3(\req_row_r_lcl_reg[14]_0 [0]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[14]_0 [2]),
        .O(row_hit_ns_carry_i_4__4_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__4 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare_2
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    req_wr_r_lcl_reg_1,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    \grant_r_reg[4] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[14]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_4,
    Q,
    \q_entry_r_reg[2] ,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    set_order_q_0,
    \q_entry_r_reg[2]_2 ,
    \q_entry_r_reg[2]_3 ,
    \q_entry_r_reg[2]_4 ,
    set_order_q_1,
    \q_entry_r_reg[2]_5 ,
    \q_entry_r_reg[2]_6 ,
    \q_entry_r_reg[2]_7 ,
    set_order_q,
    \q_entry_r_reg[2]_8 ,
    \q_entry_r_reg[2]_9 ,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    ordered_r,
    ordered_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_data_buf_addr_r_reg[3]_2 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output req_wr_r_lcl_reg_1;
  output rb_hit_busy_r_reg_1;
  output rb_hit_busy_r_reg_2;
  output rb_hit_busy_r_reg_3;
  output \grant_r_reg[4] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [14:0]\req_row_r_lcl_reg[14]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_4;
  input [0:0]Q;
  input \q_entry_r_reg[2] ;
  input \q_entry_r_reg[2]_0 ;
  input \q_entry_r_reg[2]_1 ;
  input set_order_q_0;
  input \q_entry_r_reg[2]_2 ;
  input \q_entry_r_reg[2]_3 ;
  input \q_entry_r_reg[2]_4 ;
  input set_order_q_1;
  input \q_entry_r_reg[2]_5 ;
  input \q_entry_r_reg[2]_6 ;
  input \q_entry_r_reg[2]_7 ;
  input set_order_q;
  input \q_entry_r_reg[2]_8 ;
  input \q_entry_r_reg[2]_9 ;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input \req_data_buf_addr_r_reg[3]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire [9:0]col_addr;
  wire \grant_r_reg[4] ;
  wire hi_priority;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire periodic_rd_insert;
  wire \q_entry_r_reg[2] ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_2 ;
  wire \q_entry_r_reg[2]_3 ;
  wire \q_entry_r_reg[2]_4 ;
  wire \q_entry_r_reg[2]_5 ;
  wire \q_entry_r_reg[2]_6 ;
  wire \q_entry_r_reg[2]_7 ;
  wire \q_entry_r_reg[2]_8 ;
  wire \q_entry_r_reg[2]_9 ;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire \req_data_buf_addr_r_reg[3]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14]_0 ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1__3_n_0;
  wire row_hit_ns_carry_i_1__3_n_0;
  wire row_hit_ns_carry_i_2__3_n_0;
  wire row_hit_ns_carry_i_3__3_n_0;
  wire row_hit_ns_carry_i_4__3_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire set_order_q;
  wire set_order_q_0;
  wire set_order_q_1;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__3
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[4] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    pass_open_bank_r_lcl_i_4__1
       (.I0(row_hit_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(maint_zq_r),
        .I4(maint_rank_r),
        .I5(maint_sre_r),
        .O(row_hit_r_reg_0));
  LUT6 #(
    .INIT(64'h9A009AFFFFFFFFFF)) 
    \q_entry_r[2]_i_4__0 
       (.I0(\q_entry_r_reg[2] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\q_entry_r_reg[2]_1 ),
        .I3(set_order_q_0),
        .I4(\q_entry_r_reg[2]_2 ),
        .I5(\q_entry_r_reg[2]_3 ),
        .O(rb_hit_busy_r_reg_1));
  LUT6 #(
    .INIT(64'h9A009AFFFFFFFFFF)) 
    \q_entry_r[2]_i_4__1 
       (.I0(\q_entry_r_reg[2] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\q_entry_r_reg[2]_4 ),
        .I3(set_order_q_1),
        .I4(\q_entry_r_reg[2]_5 ),
        .I5(\q_entry_r_reg[2]_6 ),
        .O(rb_hit_busy_r_reg_2));
  LUT6 #(
    .INIT(64'h65FF650000000000)) 
    \q_entry_r[2]_i_6__2 
       (.I0(\q_entry_r_reg[2] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\q_entry_r_reg[2]_7 ),
        .I3(set_order_q),
        .I4(\q_entry_r_reg[2]_8 ),
        .I5(\q_entry_r_reg[2]_9 ),
        .O(rb_hit_busy_r_reg_3));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_4),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__3
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_1),
        .I3(rd_wr_r_lcl_reg_2),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    req_bank_rdy_r_i_6
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0_4),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__3_n_0,row_hit_ns_carry_i_2__3_n_0,row_hit_ns_carry_i_3__3_n_0,row_hit_ns_carry_i_4__3_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1__3_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1__3
       (.I0(\req_row_r_lcl_reg[14]_0 [12]),
        .I1(row[12]),
        .I2(\req_row_r_lcl_reg[14]_0 [13]),
        .I3(row[13]),
        .I4(row[14]),
        .I5(\req_row_r_lcl_reg[14]_0 [14]),
        .O(row_hit_ns_carry__0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__3
       (.I0(\req_row_r_lcl_reg[14]_0 [9]),
        .I1(row[9]),
        .I2(\req_row_r_lcl_reg[14]_0 [10]),
        .I3(row[10]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[14]_0 [11]),
        .O(row_hit_ns_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__3
       (.I0(\req_row_r_lcl_reg[14]_0 [6]),
        .I1(row[6]),
        .I2(\req_row_r_lcl_reg[14]_0 [7]),
        .I3(row[7]),
        .I4(row[8]),
        .I5(\req_row_r_lcl_reg[14]_0 [8]),
        .O(row_hit_ns_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__3
       (.I0(\req_row_r_lcl_reg[14]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[14]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[14]_0 [5]),
        .O(row_hit_ns_carry_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__3
       (.I0(\req_row_r_lcl_reg[14]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[14]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[14]_0 [2]),
        .O(row_hit_ns_carry_i_4__3_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__3 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare_3
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    req_wr_r_lcl_reg_1,
    \grant_r_reg[3] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[14]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_1,
    Q,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output req_wr_r_lcl_reg_1;
  output \grant_r_reg[3] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [14:0]\req_row_r_lcl_reg[14]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_1;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input pass_open_bank_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_0;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]bank;
  wire [9:0]col_addr;
  wire \grant_r_reg[3] ;
  wire hi_priority;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14]_0 ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1__2_n_0;
  wire row_hit_ns_carry_i_1__2_n_0;
  wire row_hit_ns_carry_i_2__2_n_0;
  wire row_hit_ns_carry_i_3__2_n_0;
  wire row_hit_ns_carry_i_4__2_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__2
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[3] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    pass_open_bank_r_lcl_i_4__0__0
       (.I0(row_hit_r),
        .I1(pass_open_bank_r_lcl_reg),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(maint_zq_r),
        .I4(maint_rank_r),
        .I5(maint_sre_r),
        .O(row_hit_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__2
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_1),
        .I3(rd_wr_r_lcl_reg_2),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    req_bank_rdy_r_i_9
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0_4),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__2_n_0,row_hit_ns_carry_i_2__2_n_0,row_hit_ns_carry_i_3__2_n_0,row_hit_ns_carry_i_4__2_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1__2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1__2
       (.I0(\req_row_r_lcl_reg[14]_0 [14]),
        .I1(row[14]),
        .I2(\req_row_r_lcl_reg[14]_0 [12]),
        .I3(row[12]),
        .I4(row[13]),
        .I5(\req_row_r_lcl_reg[14]_0 [13]),
        .O(row_hit_ns_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__2
       (.I0(\req_row_r_lcl_reg[14]_0 [9]),
        .I1(row[9]),
        .I2(\req_row_r_lcl_reg[14]_0 [10]),
        .I3(row[10]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[14]_0 [11]),
        .O(row_hit_ns_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__2
       (.I0(\req_row_r_lcl_reg[14]_0 [6]),
        .I1(row[6]),
        .I2(\req_row_r_lcl_reg[14]_0 [7]),
        .I3(row[7]),
        .I4(row[8]),
        .I5(\req_row_r_lcl_reg[14]_0 [8]),
        .O(row_hit_ns_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__2
       (.I0(\req_row_r_lcl_reg[14]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[14]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[14]_0 [5]),
        .O(row_hit_ns_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__2
       (.I0(\req_row_r_lcl_reg[14]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[14]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[14]_0 [2]),
        .O(row_hit_ns_carry_i_4__2_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__2 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare_4
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    req_wr_r_lcl_reg_1,
    \grant_r_reg[2] ,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[14]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_1,
    Q,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    set_order_q,
    ordered_r,
    ordered_r_lcl_reg,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    maint_zq_r,
    maint_rank_r,
    maint_sre_r,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output req_wr_r_lcl_reg_1;
  output \grant_r_reg[2] ;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [14:0]\req_row_r_lcl_reg[14]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_1;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input set_order_q;
  input [0:0]ordered_r;
  input ordered_r_lcl_reg;
  input pass_open_bank_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_0;
  input maint_zq_r;
  input maint_rank_r;
  input maint_sre_r;
  input [14:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]bank;
  wire [9:0]col_addr;
  wire \grant_r_reg[2] ;
  wire hi_priority;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14]_0 ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1__1_n_0;
  wire row_hit_ns_carry_i_1__1_n_0;
  wire row_hit_ns_carry_i_2__1_n_0;
  wire row_hit_ns_carry_i_3__1_n_0;
  wire row_hit_ns_carry_i_4__1_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000D5D5D500)) 
    ordered_r_lcl_i_1__1
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(req_wr_r_lcl_reg_0),
        .I3(set_order_q),
        .I4(ordered_r),
        .I5(ordered_r_lcl_reg),
        .O(\grant_r_reg[2] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    pass_open_bank_r_lcl_i_4__0
       (.I0(row_hit_r),
        .I1(pass_open_bank_r_lcl_reg),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(maint_zq_r),
        .I4(maint_rank_r),
        .I5(maint_sre_r),
        .O(row_hit_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_1),
        .I3(rd_wr_r_lcl_reg_2),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    req_bank_rdy_r_i_10
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0_4),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__1_n_0,row_hit_ns_carry_i_2__1_n_0,row_hit_ns_carry_i_3__1_n_0,row_hit_ns_carry_i_4__1_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1__1
       (.I0(\req_row_r_lcl_reg[14]_0 [14]),
        .I1(row[14]),
        .I2(\req_row_r_lcl_reg[14]_0 [12]),
        .I3(row[12]),
        .I4(row[13]),
        .I5(\req_row_r_lcl_reg[14]_0 [13]),
        .O(row_hit_ns_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__1
       (.I0(\req_row_r_lcl_reg[14]_0 [9]),
        .I1(row[9]),
        .I2(\req_row_r_lcl_reg[14]_0 [10]),
        .I3(row[10]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[14]_0 [11]),
        .O(row_hit_ns_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__1
       (.I0(\req_row_r_lcl_reg[14]_0 [6]),
        .I1(row[6]),
        .I2(\req_row_r_lcl_reg[14]_0 [7]),
        .I3(row[7]),
        .I4(row[8]),
        .I5(\req_row_r_lcl_reg[14]_0 [8]),
        .O(row_hit_ns_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__1
       (.I0(\req_row_r_lcl_reg[14]_0 [3]),
        .I1(row[3]),
        .I2(\req_row_r_lcl_reg[14]_0 [4]),
        .I3(row[4]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[14]_0 [5]),
        .O(row_hit_ns_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__1
       (.I0(\req_row_r_lcl_reg[14]_0 [0]),
        .I1(row[0]),
        .I2(\req_row_r_lcl_reg[14]_0 [1]),
        .I3(row[1]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[14]_0 [2]),
        .O(row_hit_ns_carry_i_4__1_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__1 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare_5
   (req_periodic_rd_r,
    req_cmd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    row_hit_r,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1,
    ordered_r_lcl_reg_2,
    ordered_r_lcl_reg_3,
    ordered_r_lcl_reg_4,
    \req_row_r_lcl_reg[14]_0 ,
    start_wtp_timer0,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    req_priority_r_reg_0,
    periodic_rd_insert,
    CLK,
    \req_cmd_r_reg[0]_0 ,
    rd_wr_ns,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_1,
    adv_order_q,
    \order_q_r_reg[2] ,
    order_cnt_0,
    \order_q_r_reg[1] ,
    \order_q_r_reg[1]_0 ,
    set_order_q,
    \order_q_r_reg[2]_0 ,
    row,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_data_buf_addr_r_reg[3]_2 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output [0:0]req_cmd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output row_hit_r;
  output ordered_r_lcl_reg;
  output ordered_r_lcl_reg_0;
  output ordered_r_lcl_reg_1;
  output ordered_r_lcl_reg_2;
  output ordered_r_lcl_reg_3;
  output ordered_r_lcl_reg_4;
  output [14:0]\req_row_r_lcl_reg[14]_0 ;
  output start_wtp_timer0;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input req_priority_r_reg_0;
  input periodic_rd_insert;
  input CLK;
  input \req_cmd_r_reg[0]_0 ;
  input rd_wr_ns;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_1;
  input adv_order_q;
  input \order_q_r_reg[2] ;
  input [0:0]order_cnt_0;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[1]_0 ;
  input set_order_q;
  input \order_q_r_reg[2]_0 ;
  input [14:0]row;
  input \req_data_buf_addr_r_reg[3]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire adv_order_q;
  wire [2:0]bank;
  wire [9:0]col_addr;
  wire hi_priority;
  wire [0:0]order_cnt_0;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2] ;
  wire \order_q_r_reg[2]_0 ;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire ordered_r_lcl_reg_2;
  wire ordered_r_lcl_reg_3;
  wire ordered_r_lcl_reg_4;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire [0:0]req_cmd_r;
  wire \req_cmd_r_reg[0]_0 ;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire \req_data_buf_addr_r_reg[3]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire req_priority_r_reg_0;
  wire [14:0]\req_row_r_lcl_reg[14]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1__0_n_0;
  wire row_hit_ns_carry_i_1__0_n_0;
  wire row_hit_ns_carry_i_2__0_n_0;
  wire row_hit_ns_carry_i_3__0_n_0;
  wire row_hit_ns_carry_i_4__0_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \order_q_r[1]_i_2__3 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[2] ),
        .I2(order_cnt_0),
        .O(ordered_r_lcl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'hD200)) 
    \order_q_r[1]_i_2__4 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[2] ),
        .I2(order_cnt_0),
        .I3(\order_q_r_reg[1] ),
        .O(ordered_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'hD200)) 
    \order_q_r[1]_i_2__5 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[2] ),
        .I2(order_cnt_0),
        .I3(\order_q_r_reg[1]_0 ),
        .O(ordered_r_lcl_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \order_q_r[1]_i_2__6 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[2] ),
        .I2(order_cnt_0),
        .O(ordered_r_lcl_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT5 #(
    .INIT(32'hF000D020)) 
    \order_q_r[2]_i_2__5 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[2] ),
        .I2(set_order_q),
        .I3(\order_q_r_reg[2]_0 ),
        .I4(order_cnt_0),
        .O(ordered_r_lcl_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \order_q_r[2]_i_4__0 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[2] ),
        .I2(order_cnt_0),
        .O(ordered_r_lcl_reg));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_cmd_r_reg[0]_0 ),
        .Q(req_cmd_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(req_priority_r_reg_0),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__0_n_0,row_hit_ns_carry_i_2__0_n_0,row_hit_ns_carry_i_3__0_n_0,row_hit_ns_carry_i_4__0_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1__0
       (.I0(\req_row_r_lcl_reg[14]_0 [12]),
        .I1(row[12]),
        .I2(row[14]),
        .I3(\req_row_r_lcl_reg[14]_0 [14]),
        .I4(row[13]),
        .I5(\req_row_r_lcl_reg[14]_0 [13]),
        .O(row_hit_ns_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__0
       (.I0(\req_row_r_lcl_reg[14]_0 [9]),
        .I1(row[9]),
        .I2(row[11]),
        .I3(\req_row_r_lcl_reg[14]_0 [11]),
        .I4(row[10]),
        .I5(\req_row_r_lcl_reg[14]_0 [10]),
        .O(row_hit_ns_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__0
       (.I0(\req_row_r_lcl_reg[14]_0 [6]),
        .I1(row[6]),
        .I2(row[8]),
        .I3(\req_row_r_lcl_reg[14]_0 [8]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[14]_0 [7]),
        .O(row_hit_ns_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__0
       (.I0(\req_row_r_lcl_reg[14]_0 [3]),
        .I1(row[3]),
        .I2(row[5]),
        .I3(\req_row_r_lcl_reg[14]_0 [5]),
        .I4(row[4]),
        .I5(\req_row_r_lcl_reg[14]_0 [4]),
        .O(row_hit_ns_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__0
       (.I0(\req_row_r_lcl_reg[14]_0 [0]),
        .I1(row[0]),
        .I2(row[2]),
        .I3(\req_row_r_lcl_reg[14]_0 [2]),
        .I4(row[1]),
        .I5(\req_row_r_lcl_reg[14]_0 [1]),
        .O(row_hit_ns_carry_i_4__0_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__0 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module DDR3LController_mig_7series_v4_2_bank_compare_6
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    ordered_r_lcl_reg,
    req_wr_r_lcl_reg_1,
    start_wtp_timer0,
    row_hit_r_reg_0,
    \req_row_r_lcl_reg[14]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    col_addr,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0_4,
    hi_priority,
    rb_hit_busy_r_reg_1,
    ordered_r_lcl_reg_0,
    set_order_q,
    ordered_r,
    Q,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    maint_rank_r,
    maint_sre_r,
    maint_zq_r,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    row,
    \req_data_buf_addr_r_reg[3]_1 ,
    \req_data_buf_addr_r_reg[3]_2 ,
    bank,
    \req_col_r_reg[9]_0 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output ordered_r_lcl_reg;
  output req_wr_r_lcl_reg_1;
  output start_wtp_timer0;
  output row_hit_r_reg_0;
  output [14:0]\req_row_r_lcl_reg[14]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]col_addr;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0_4;
  input hi_priority;
  input rb_hit_busy_r_reg_1;
  input ordered_r_lcl_reg_0;
  input set_order_q;
  input [0:0]ordered_r;
  input [0:0]Q;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input maint_rank_r;
  input maint_sre_r;
  input maint_zq_r;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input [14:0]row;
  input \req_data_buf_addr_r_reg[3]_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire [9:0]col_addr;
  wire hi_priority;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_zq_r;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire periodic_rd_insert;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire \req_data_buf_addr_r_reg[3]_1 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_2 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [14:0]\req_row_r_lcl_reg[14]_0 ;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire [14:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_1_n_0;
  wire row_hit_ns_carry_i_1_n_0;
  wire row_hit_ns_carry_i_2_n_0;
  wire row_hit_ns_carry_i_3_n_0;
  wire row_hit_ns_carry_i_4_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire row_hit_r_reg_0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h5454005400540054)) 
    ordered_r_lcl_i_1
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(ordered_r),
        .I3(Q),
        .I4(rd_wr_r_lcl_reg_0),
        .I5(req_wr_r_lcl_reg_0),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0008)) 
    pass_open_bank_r_lcl_i_3
       (.I0(row_hit_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .I3(maint_zq_r),
        .I4(auto_pre_r_lcl_reg),
        .I5(auto_pre_r_lcl_reg_0),
        .O(row_hit_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_1),
        .I3(rd_wr_r_lcl_reg_2),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    req_bank_rdy_r_i_8
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(Q),
        .O(req_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [0]),
        .Q(col_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [1]),
        .Q(col_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [2]),
        .Q(col_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [3]),
        .Q(col_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [4]),
        .Q(col_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [5]),
        .Q(col_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [6]),
        .Q(col_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [7]),
        .Q(col_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [8]),
        .Q(col_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_0 [9]),
        .Q(col_addr[9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[3]_1 ),
        .D(\req_data_buf_addr_r_reg[3]_2 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[14]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0_4),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1_n_0,row_hit_ns_carry_i_2_n_0,row_hit_ns_carry_i_3_n_0,row_hit_ns_carry_i_4_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,row_hit_ns_carry__0_i_1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_1
       (.I0(\req_row_r_lcl_reg[14]_0 [12]),
        .I1(row[12]),
        .I2(row[14]),
        .I3(\req_row_r_lcl_reg[14]_0 [14]),
        .I4(row[13]),
        .I5(\req_row_r_lcl_reg[14]_0 [13]),
        .O(row_hit_ns_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1
       (.I0(\req_row_r_lcl_reg[14]_0 [10]),
        .I1(row[10]),
        .I2(row[9]),
        .I3(\req_row_r_lcl_reg[14]_0 [9]),
        .I4(row[11]),
        .I5(\req_row_r_lcl_reg[14]_0 [11]),
        .O(row_hit_ns_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2
       (.I0(\req_row_r_lcl_reg[14]_0 [7]),
        .I1(row[7]),
        .I2(row[6]),
        .I3(\req_row_r_lcl_reg[14]_0 [6]),
        .I4(row[8]),
        .I5(\req_row_r_lcl_reg[14]_0 [8]),
        .O(row_hit_ns_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3
       (.I0(\req_row_r_lcl_reg[14]_0 [4]),
        .I1(row[4]),
        .I2(row[3]),
        .I3(\req_row_r_lcl_reg[14]_0 [3]),
        .I4(row[5]),
        .I5(\req_row_r_lcl_reg[14]_0 [5]),
        .O(row_hit_ns_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4
       (.I0(\req_row_r_lcl_reg[14]_0 [1]),
        .I1(row[1]),
        .I2(row[0]),
        .I3(\req_row_r_lcl_reg[14]_0 [0]),
        .I4(row[2]),
        .I5(\req_row_r_lcl_reg[14]_0 [2]),
        .O(row_hit_ns_carry_i_4_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_mach" *) 
module DDR3LController_mig_7series_v4_2_bank_mach
   (D,
    col_data_buf_addr,
    idle_r_lcl_reg,
    rd_wr_r_lcl_reg,
    bm_end_r1,
    pre_bm_end_r_reg,
    act_wait_r_lcl_reg,
    bm_end_r1_reg,
    bm_end_r1_1,
    bm_end_r1_2,
    bm_end_r1_3,
    req_wr_r_lcl_reg,
    bm_end_r1_4,
    pass_open_bank_r,
    pre_bm_end_r,
    req_wr_r_lcl_reg_0,
    bm_end_r1_5,
    pass_open_bank_r_0,
    pre_bm_end_r_1,
    periodic_rd_ack_r_lcl_reg,
    accept_r_reg,
    accept_ns,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    maint_wip_r,
    periodic_rd_cntr_r_reg,
    rnk_config_kill_rts_col,
    idle_r_lcl_reg_0,
    req_wr_r_lcl_reg_1,
    wait_for_maint_r,
    pass_open_bank_r_2,
    pre_bm_end_r_3,
    sent_col,
    insert_maint_r1,
    DIA,
    col_rd_wr,
    rnk_config_0,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ,
    rnk_config_valid_r,
    cke_r,
    Q,
    \grant_r_reg[3] ,
    idle_cnt_0,
    idle_r_lcl_reg_1,
    head_ns1__8,
    pre_bm_end_r_reg_0,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    maint_idle,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    granted_col_r_reg,
    \grant_r_reg[0] ,
    rb_hit_busy_cnt_0,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    mc_odt_ns,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    granted_col_r_reg_2,
    idle_r_lcl_reg_5,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    \col_mux.col_rd_wr_r_reg ,
    idle_r_lcl_reg_6,
    idle_r_lcl_reg_7,
    idle_r_lcl_reg_8,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    \app_cmd_r2_reg[0] ,
    \grant_r_reg[4] ,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    DIC,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \inhbt_act_faw.SRLC32E0 ,
    act_this_rank,
    \wr_this_rank_r_reg[0] ,
    \wtr_timer.write_this_rank ,
    auto_pre_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    \req_bank_r_lcl_reg[2] ,
    req_bank_r,
    mc_cas_n_ns,
    mc_ras_n_ns,
    mc_cs_n_ns,
    CLK,
    req_wr_r_lcl0_4,
    rb_hit_busy_r_reg,
    SS,
    col_wait_r_reg,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    was_wr0,
    maint_srx_r,
    SR,
    phy_mc_ctl_full,
    of_ctl_full_v,
    req_wr_r_lcl0,
    rb_hit_busy_r_reg_6,
    calib_rddata_offset,
    calib_rddata_offset_1,
    mc_cke_ns,
    act_wait_r_lcl_reg_0,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    \q_entry_r_reg[1] ,
    pass_open_bank_r_lcl_reg,
    clear_req__0,
    q_has_rd_ns1,
    maint_hit,
    \maint_controller.maint_hit_busies_r_reg[4] ,
    wait_for_maint_r_lcl_reg,
    app_en_r2,
    was_priority_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \rtp_timer_r_reg[0] ,
    \grant_r_reg[1] ,
    q_has_rd_r_reg,
    rd_wr_r_lcl_reg_1,
    act_wait_r_lcl_reg_1,
    head_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    maint_zq_r,
    maint_sre_r,
    maint_rank_r,
    \compute_tail.tail_r_lcl_reg ,
    row,
    inhbt_act_faw_r,
    phy_mc_data_full,
    \rtw_timer.rtw_cnt_r ,
    \grant_r_reg[3]_0 ,
    inhbt_wr,
    inhbt_rd,
    \q_entry_r_reg[0] ,
    maint_req_r,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    head_r_lcl_reg_0,
    ras_timer_zero_r_reg_1,
    q_has_rd_r_reg_0,
    ras_timer_zero_r_reg_2,
    act_wait_r_lcl_reg_2,
    q_has_rd_r_reg_1,
    \grant_r_reg[7] ,
    \q_entry_r_reg[1]_0 ,
    pass_open_bank_r_lcl_reg_0,
    ras_timer_zero_r_reg_3,
    \q_entry_r_reg[2] ,
    q_has_rd_r_reg_2,
    q_has_rd_r_reg_3,
    ras_timer_zero_r_reg_4,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    req_periodic_rd_r_lcl_reg,
    accept_internal_r_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ,
    \grant_r[1]_i_4 ,
    app_cmd_r2,
    \req_cmd_r_reg[0] ,
    \rtw_timer.rtw_cnt_ns1 ,
    \grant_r[4]_i_7 ,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    offset_r,
    \periodic_rd_generation.read_this_rank_r1 ,
    \inhbt_act_faw.act_delayed ,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    \grant_r[0]_i_2 ,
    \grant_r[7]_i_4__0 ,
    \last_master_r_reg[7] ,
    \req_data_buf_addr_r_reg[3] ,
    bank,
    \req_col_r_reg[9] ,
    \order_q_r_reg[2] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 );
  output [3:0]D;
  output [3:0]col_data_buf_addr;
  output [4:0]idle_r_lcl_reg;
  output [5:0]rd_wr_r_lcl_reg;
  output bm_end_r1;
  output [1:0]pre_bm_end_r_reg;
  output [1:0]act_wait_r_lcl_reg;
  output bm_end_r1_reg;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output bm_end_r1_3;
  output req_wr_r_lcl_reg;
  output bm_end_r1_4;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output req_wr_r_lcl_reg_0;
  output bm_end_r1_5;
  output pass_open_bank_r_0;
  output pre_bm_end_r_1;
  output periodic_rd_ack_r_lcl_reg;
  output accept_r_reg;
  output accept_ns;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output maint_wip_r;
  output periodic_rd_cntr_r_reg;
  output rnk_config_kill_rts_col;
  output idle_r_lcl_reg_0;
  output req_wr_r_lcl_reg_1;
  output wait_for_maint_r;
  output pass_open_bank_r_2;
  output pre_bm_end_r_3;
  output sent_col;
  output insert_maint_r1;
  output [0:0]DIA;
  output col_rd_wr;
  output rnk_config_0;
  output [3:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output [3:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  output rnk_config_valid_r;
  output cke_r;
  output [3:0]Q;
  output [1:0]\grant_r_reg[3] ;
  output [1:0]idle_cnt_0;
  output idle_r_lcl_reg_1;
  output head_ns1__8;
  output pre_bm_end_r_reg_0;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output maint_idle;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output granted_col_r_reg;
  output \grant_r_reg[0] ;
  output [1:0]rb_hit_busy_cnt_0;
  output [1:0]granted_col_r_reg_0;
  output [1:0]granted_col_r_reg_1;
  output [0:0]mc_odt_ns;
  output ordered_r_lcl_reg;
  output [0:0]ordered_r_lcl_reg_0;
  output granted_col_r_reg_2;
  output idle_r_lcl_reg_5;
  output [0:0]\rtw_timer.rtw_cnt_r_reg[0] ;
  output \col_mux.col_rd_wr_r_reg ;
  output idle_r_lcl_reg_6;
  output idle_r_lcl_reg_7;
  output idle_r_lcl_reg_8;
  output \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  output \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  output \app_cmd_r2_reg[0] ;
  output \grant_r_reg[4] ;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output [0:0]DIC;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \inhbt_act_faw.SRLC32E0 ;
  output act_this_rank;
  output \wr_this_rank_r_reg[0] ;
  output \wtr_timer.write_this_rank ;
  output [25:0]auto_pre_r_lcl_reg;
  output [1:0]rd_wr_r_lcl_reg_0;
  output [5:0]\req_bank_r_lcl_reg[2] ;
  output [23:0]req_bank_r;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  input CLK;
  input req_wr_r_lcl0_4;
  input rb_hit_busy_r_reg;
  input [0:0]SS;
  input col_wait_r_reg;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input rb_hit_busy_r_reg_4;
  input rb_hit_busy_r_reg_5;
  input was_wr0;
  input maint_srx_r;
  input [0:0]SR;
  input phy_mc_ctl_full;
  input [0:0]of_ctl_full_v;
  input req_wr_r_lcl0;
  input rb_hit_busy_r_reg_6;
  input [5:0]calib_rddata_offset;
  input [5:0]calib_rddata_offset_1;
  input [0:0]mc_cke_ns;
  input act_wait_r_lcl_reg_0;
  input \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  input \q_entry_r_reg[1] ;
  input pass_open_bank_r_lcl_reg;
  input clear_req__0;
  input q_has_rd_ns1;
  input [1:0]maint_hit;
  input \maint_controller.maint_hit_busies_r_reg[4] ;
  input wait_for_maint_r_lcl_reg;
  input app_en_r2;
  input was_priority_reg;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \rtp_timer_r_reg[0] ;
  input \grant_r_reg[1] ;
  input q_has_rd_r_reg;
  input rd_wr_r_lcl_reg_1;
  input act_wait_r_lcl_reg_1;
  input head_r_lcl_reg;
  input wait_for_maint_r_lcl_reg_0;
  input maint_zq_r;
  input maint_sre_r;
  input maint_rank_r;
  input \compute_tail.tail_r_lcl_reg ;
  input [14:0]row;
  input inhbt_act_faw_r;
  input phy_mc_data_full;
  input [2:0]\rtw_timer.rtw_cnt_r ;
  input \grant_r_reg[3]_0 ;
  input inhbt_wr;
  input inhbt_rd;
  input \q_entry_r_reg[0] ;
  input maint_req_r;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input head_r_lcl_reg_0;
  input ras_timer_zero_r_reg_1;
  input q_has_rd_r_reg_0;
  input ras_timer_zero_r_reg_2;
  input act_wait_r_lcl_reg_2;
  input q_has_rd_r_reg_1;
  input \grant_r_reg[7] ;
  input \q_entry_r_reg[1]_0 ;
  input pass_open_bank_r_lcl_reg_0;
  input ras_timer_zero_r_reg_3;
  input \q_entry_r_reg[2] ;
  input q_has_rd_r_reg_2;
  input q_has_rd_r_reg_3;
  input ras_timer_zero_r_reg_4;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ;
  input \maint_controller.maint_hit_busies_r_reg[0] ;
  input req_periodic_rd_r_lcl_reg;
  input accept_internal_r_reg;
  input [1:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ;
  input \grant_r[1]_i_4 ;
  input [0:0]app_cmd_r2;
  input [0:0]\req_cmd_r_reg[0] ;
  input \rtw_timer.rtw_cnt_ns1 ;
  input \grant_r[4]_i_7 ;
  input \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  input [0:0]offset_r;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input \inhbt_act_faw.act_delayed ;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input \grant_r[0]_i_2 ;
  input \grant_r[7]_i_4__0 ;
  input \last_master_r_reg[7] ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \order_q_r_reg[2] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;

  wire CLK;
  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_internal_r_reg;
  wire accept_ns;
  wire accept_r_reg;
  wire accept_req;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire [1:0]act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire adv_order_q;
  wire [0:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0] ;
  wire app_en_r2;
  wire arb_mux0_n_34;
  wire arb_mux0_n_43;
  wire arb_mux0_n_45;
  wire arb_mux0_n_52;
  wire arb_mux0_n_53;
  wire arb_mux0_n_54;
  wire arb_mux0_n_55;
  wire arb_mux0_n_56;
  wire arb_mux0_n_57;
  wire arb_mux0_n_60;
  wire arb_mux0_n_61;
  wire arb_mux0_n_62;
  wire arb_mux0_n_63;
  wire arb_mux0_n_64;
  wire arb_mux0_n_65;
  wire arb_mux0_n_66;
  wire arb_mux0_n_67;
  wire arb_mux0_n_68;
  wire arb_mux0_n_69;
  wire arb_mux0_n_70;
  wire arb_mux0_n_71;
  wire arb_mux0_n_72;
  wire arb_mux0_n_73;
  wire arb_mux0_n_74;
  wire arb_mux0_n_75;
  wire arb_mux0_n_76;
  wire arb_mux0_n_77;
  wire arb_mux0_n_88;
  wire arb_mux0_n_89;
  wire arb_mux0_n_90;
  wire [25:0]auto_pre_r_lcl_reg;
  wire [2:0]bank;
  wire \bank_cntrl[0].bank0_n_14 ;
  wire \bank_cntrl[0].bank0_n_27 ;
  wire \bank_cntrl[0].bank0_n_28 ;
  wire \bank_cntrl[0].bank0_n_30 ;
  wire \bank_cntrl[0].bank0_n_32 ;
  wire \bank_cntrl[0].bank0_n_35 ;
  wire \bank_cntrl[0].bank0_n_36 ;
  wire \bank_cntrl[0].bank0_n_37 ;
  wire \bank_cntrl[0].bank0_n_38 ;
  wire \bank_cntrl[0].bank0_n_39 ;
  wire \bank_cntrl[0].bank0_n_40 ;
  wire \bank_cntrl[0].bank0_n_41 ;
  wire \bank_cntrl[0].bank0_n_46 ;
  wire \bank_cntrl[0].bank0_n_57 ;
  wire \bank_cntrl[0].bank0_n_58 ;
  wire \bank_cntrl[0].bank0_n_59 ;
  wire \bank_cntrl[0].bank0_n_61 ;
  wire \bank_cntrl[0].bank0_n_62 ;
  wire \bank_cntrl[0].bank0_n_63 ;
  wire \bank_cntrl[1].bank0_n_31 ;
  wire \bank_cntrl[1].bank0_n_32 ;
  wire \bank_cntrl[1].bank0_n_33 ;
  wire \bank_cntrl[1].bank0_n_34 ;
  wire \bank_cntrl[1].bank0_n_35 ;
  wire \bank_cntrl[1].bank0_n_36 ;
  wire \bank_cntrl[1].bank0_n_37 ;
  wire \bank_cntrl[1].bank0_n_40 ;
  wire \bank_cntrl[1].bank0_n_41 ;
  wire \bank_cntrl[1].bank0_n_42 ;
  wire \bank_cntrl[1].bank0_n_43 ;
  wire \bank_cntrl[1].bank0_n_44 ;
  wire \bank_cntrl[1].bank0_n_45 ;
  wire \bank_cntrl[1].bank0_n_46 ;
  wire \bank_cntrl[1].bank0_n_47 ;
  wire \bank_cntrl[1].bank0_n_48 ;
  wire \bank_cntrl[1].bank0_n_49 ;
  wire \bank_cntrl[1].bank0_n_50 ;
  wire \bank_cntrl[1].bank0_n_52 ;
  wire \bank_cntrl[1].bank0_n_53 ;
  wire \bank_cntrl[1].bank0_n_54 ;
  wire \bank_cntrl[1].bank0_n_55 ;
  wire \bank_cntrl[1].bank0_n_57 ;
  wire \bank_cntrl[1].bank0_n_58 ;
  wire \bank_cntrl[1].bank0_n_65 ;
  wire \bank_cntrl[1].bank0_n_76 ;
  wire \bank_cntrl[2].bank0_n_13 ;
  wire \bank_cntrl[2].bank0_n_28 ;
  wire \bank_cntrl[2].bank0_n_29 ;
  wire \bank_cntrl[2].bank0_n_31 ;
  wire \bank_cntrl[2].bank0_n_32 ;
  wire \bank_cntrl[2].bank0_n_33 ;
  wire \bank_cntrl[2].bank0_n_34 ;
  wire \bank_cntrl[2].bank0_n_35 ;
  wire \bank_cntrl[2].bank0_n_37 ;
  wire \bank_cntrl[2].bank0_n_39 ;
  wire \bank_cntrl[2].bank0_n_40 ;
  wire \bank_cntrl[2].bank0_n_45 ;
  wire \bank_cntrl[2].bank0_n_56 ;
  wire \bank_cntrl[2].bank0_n_58 ;
  wire \bank_cntrl[2].bank0_n_59 ;
  wire \bank_cntrl[2].bank0_n_60 ;
  wire \bank_cntrl[2].bank0_n_61 ;
  wire \bank_cntrl[2].bank0_n_62 ;
  wire \bank_cntrl[2].bank0_n_63 ;
  wire \bank_cntrl[2].bank0_n_65 ;
  wire \bank_cntrl[2].bank0_n_66 ;
  wire \bank_cntrl[2].bank0_n_67 ;
  wire \bank_cntrl[2].bank0_n_68 ;
  wire \bank_cntrl[2].bank0_n_8 ;
  wire \bank_cntrl[3].bank0_n_13 ;
  wire \bank_cntrl[3].bank0_n_27 ;
  wire \bank_cntrl[3].bank0_n_28 ;
  wire \bank_cntrl[3].bank0_n_29 ;
  wire \bank_cntrl[3].bank0_n_30 ;
  wire \bank_cntrl[3].bank0_n_31 ;
  wire \bank_cntrl[3].bank0_n_33 ;
  wire \bank_cntrl[3].bank0_n_34 ;
  wire \bank_cntrl[3].bank0_n_35 ;
  wire \bank_cntrl[3].bank0_n_36 ;
  wire \bank_cntrl[3].bank0_n_37 ;
  wire \bank_cntrl[3].bank0_n_39 ;
  wire \bank_cntrl[3].bank0_n_40 ;
  wire \bank_cntrl[3].bank0_n_41 ;
  wire \bank_cntrl[3].bank0_n_43 ;
  wire \bank_cntrl[3].bank0_n_44 ;
  wire \bank_cntrl[3].bank0_n_46 ;
  wire \bank_cntrl[3].bank0_n_47 ;
  wire \bank_cntrl[3].bank0_n_52 ;
  wire \bank_cntrl[3].bank0_n_63 ;
  wire \bank_cntrl[3].bank0_n_64 ;
  wire \bank_cntrl[3].bank0_n_65 ;
  wire \bank_cntrl[3].bank0_n_66 ;
  wire \bank_cntrl[3].bank0_n_68 ;
  wire \bank_cntrl[3].bank0_n_69 ;
  wire \bank_cntrl[3].bank0_n_8 ;
  wire \bank_cntrl[4].bank0_n_16 ;
  wire \bank_cntrl[4].bank0_n_29 ;
  wire \bank_cntrl[4].bank0_n_3 ;
  wire \bank_cntrl[4].bank0_n_34 ;
  wire \bank_cntrl[4].bank0_n_35 ;
  wire \bank_cntrl[4].bank0_n_37 ;
  wire \bank_cntrl[4].bank0_n_38 ;
  wire \bank_cntrl[4].bank0_n_39 ;
  wire \bank_cntrl[4].bank0_n_40 ;
  wire \bank_cntrl[4].bank0_n_41 ;
  wire \bank_cntrl[4].bank0_n_43 ;
  wire \bank_cntrl[4].bank0_n_45 ;
  wire \bank_cntrl[4].bank0_n_46 ;
  wire \bank_cntrl[4].bank0_n_47 ;
  wire \bank_cntrl[4].bank0_n_48 ;
  wire \bank_cntrl[4].bank0_n_50 ;
  wire \bank_cntrl[4].bank0_n_52 ;
  wire \bank_cntrl[4].bank0_n_53 ;
  wire \bank_cntrl[4].bank0_n_58 ;
  wire \bank_cntrl[4].bank0_n_70 ;
  wire \bank_cntrl[4].bank0_n_71 ;
  wire \bank_cntrl[4].bank0_n_74 ;
  wire \bank_cntrl[4].bank0_n_77 ;
  wire \bank_cntrl[4].bank0_n_78 ;
  wire \bank_cntrl[4].bank0_n_80 ;
  wire \bank_cntrl[4].bank0_n_9 ;
  wire \bank_cntrl[5].bank0_n_12 ;
  wire \bank_cntrl[5].bank0_n_25 ;
  wire \bank_cntrl[5].bank0_n_26 ;
  wire \bank_cntrl[5].bank0_n_27 ;
  wire \bank_cntrl[5].bank0_n_28 ;
  wire \bank_cntrl[5].bank0_n_29 ;
  wire \bank_cntrl[5].bank0_n_30 ;
  wire \bank_cntrl[5].bank0_n_31 ;
  wire \bank_cntrl[5].bank0_n_32 ;
  wire \bank_cntrl[5].bank0_n_33 ;
  wire \bank_cntrl[5].bank0_n_35 ;
  wire \bank_cntrl[5].bank0_n_36 ;
  wire \bank_cntrl[5].bank0_n_37 ;
  wire \bank_cntrl[5].bank0_n_39 ;
  wire \bank_cntrl[5].bank0_n_40 ;
  wire \bank_cntrl[5].bank0_n_41 ;
  wire \bank_cntrl[5].bank0_n_42 ;
  wire \bank_cntrl[5].bank0_n_43 ;
  wire \bank_cntrl[5].bank0_n_44 ;
  wire \bank_cntrl[5].bank0_n_45 ;
  wire \bank_cntrl[5].bank0_n_46 ;
  wire \bank_cntrl[5].bank0_n_48 ;
  wire \bank_cntrl[5].bank0_n_49 ;
  wire \bank_cntrl[5].bank0_n_50 ;
  wire \bank_cntrl[5].bank0_n_51 ;
  wire \bank_cntrl[5].bank0_n_52 ;
  wire \bank_cntrl[5].bank0_n_53 ;
  wire \bank_cntrl[5].bank0_n_54 ;
  wire \bank_cntrl[5].bank0_n_56 ;
  wire \bank_cntrl[5].bank0_n_57 ;
  wire \bank_cntrl[5].bank0_n_58 ;
  wire \bank_cntrl[5].bank0_n_59 ;
  wire \bank_cntrl[5].bank0_n_64 ;
  wire \bank_cntrl[5].bank0_n_76 ;
  wire \bank_cntrl[5].bank0_n_77 ;
  wire \bank_cntrl[5].bank0_n_78 ;
  wire \bank_cntrl[5].bank0_n_79 ;
  wire \bank_cntrl[5].bank0_n_80 ;
  wire \bank_cntrl[5].bank0_n_81 ;
  wire \bank_cntrl[5].bank0_n_82 ;
  wire \bank_cntrl[5].bank0_n_83 ;
  wire \bank_cntrl[5].bank0_n_84 ;
  wire \bank_cntrl[5].bank0_n_85 ;
  wire \bank_cntrl[6].bank0_n_10 ;
  wire \bank_cntrl[6].bank0_n_17 ;
  wire \bank_cntrl[6].bank0_n_30 ;
  wire \bank_cntrl[6].bank0_n_31 ;
  wire \bank_cntrl[6].bank0_n_32 ;
  wire \bank_cntrl[6].bank0_n_33 ;
  wire \bank_cntrl[6].bank0_n_34 ;
  wire \bank_cntrl[6].bank0_n_36 ;
  wire \bank_cntrl[6].bank0_n_37 ;
  wire \bank_cntrl[6].bank0_n_38 ;
  wire \bank_cntrl[6].bank0_n_39 ;
  wire \bank_cntrl[6].bank0_n_41 ;
  wire \bank_cntrl[6].bank0_n_43 ;
  wire \bank_cntrl[6].bank0_n_44 ;
  wire \bank_cntrl[6].bank0_n_45 ;
  wire \bank_cntrl[6].bank0_n_47 ;
  wire \bank_cntrl[6].bank0_n_48 ;
  wire \bank_cntrl[6].bank0_n_63 ;
  wire \bank_cntrl[6].bank0_n_64 ;
  wire \bank_cntrl[6].bank0_n_65 ;
  wire \bank_cntrl[6].bank0_n_66 ;
  wire \bank_cntrl[6].bank0_n_67 ;
  wire \bank_cntrl[6].bank0_n_68 ;
  wire \bank_cntrl[6].bank0_n_69 ;
  wire \bank_cntrl[6].bank0_n_70 ;
  wire \bank_cntrl[7].bank0_n_16 ;
  wire \bank_cntrl[7].bank0_n_31 ;
  wire \bank_cntrl[7].bank0_n_32 ;
  wire \bank_cntrl[7].bank0_n_33 ;
  wire \bank_cntrl[7].bank0_n_34 ;
  wire \bank_cntrl[7].bank0_n_35 ;
  wire \bank_cntrl[7].bank0_n_36 ;
  wire \bank_cntrl[7].bank0_n_38 ;
  wire \bank_cntrl[7].bank0_n_39 ;
  wire \bank_cntrl[7].bank0_n_41 ;
  wire \bank_cntrl[7].bank0_n_43 ;
  wire \bank_cntrl[7].bank0_n_47 ;
  wire \bank_cntrl[7].bank0_n_50 ;
  wire \bank_cntrl[7].bank0_n_51 ;
  wire \bank_cntrl[7].bank0_n_52 ;
  wire \bank_cntrl[7].bank0_n_54 ;
  wire \bank_cntrl[7].bank0_n_55 ;
  wire \bank_cntrl[7].bank0_n_60 ;
  wire \bank_cntrl[7].bank0_n_73 ;
  wire \bank_cntrl[7].bank0_n_74 ;
  wire \bank_cntrl[7].bank0_n_75 ;
  wire \bank_cntrl[7].bank0_n_76 ;
  wire \bank_cntrl[7].bank0_n_77 ;
  wire bank_common0_n_10;
  wire bank_common0_n_11;
  wire bank_common0_n_13;
  wire bank_common0_n_14;
  wire bank_common0_n_17;
  wire bank_common0_n_20;
  wire bank_common0_n_23;
  wire bank_common0_n_27;
  wire bank_common0_n_31;
  wire bank_common0_n_32;
  wire bank_common0_n_34;
  wire bank_common0_n_35;
  wire bank_common0_n_37;
  wire bank_common0_n_40;
  wire bank_common0_n_44;
  wire bank_common0_n_49;
  wire bank_common0_n_51;
  wire bank_common0_n_54;
  wire bank_common0_n_57;
  wire bank_common0_n_58;
  wire \bank_queue0/compute_tail.tail_ns2__5 ;
  wire \bank_queue0/head_ns0__4 ;
  wire [2:0]\bank_queue0/q_entry_ns ;
  wire [2:0]\bank_queue0/q_entry_ns_12 ;
  wire [2:0]\bank_queue0/q_entry_ns_13 ;
  wire [2:2]\bank_queue0/q_entry_ns_14 ;
  wire [2:0]\bank_queue0/q_entry_ns_16 ;
  wire [0:0]\bank_queue0/q_entry_ns_45 ;
  wire \bank_queue0/set_order_q ;
  wire \bank_queue0/set_order_q_39 ;
  wire \bank_queue0/set_order_q_42 ;
  wire \bank_queue0/set_order_q_44 ;
  wire \bank_queue0/set_order_q_47 ;
  wire \bank_queue0/set_order_q_49 ;
  wire \bank_queue0/set_order_q_51 ;
  wire \bank_queue0/wait_for_maint_ns ;
  wire \bank_queue0/wait_for_maint_ns_40 ;
  wire \bank_queue0/wait_for_maint_ns_41 ;
  wire \bank_queue0/wait_for_maint_ns_43 ;
  wire \bank_queue0/wait_for_maint_ns_46 ;
  wire \bank_queue0/wait_for_maint_ns_48 ;
  wire \bank_queue0/wait_for_maint_ns_50 ;
  wire \bank_state0/demand_act_priority_r ;
  wire \bank_state0/demand_act_priority_r_11 ;
  wire \bank_state0/demand_act_priority_r_21 ;
  wire \bank_state0/demand_act_priority_r_24 ;
  wire \bank_state0/demand_act_priority_r_28 ;
  wire \bank_state0/demand_act_priority_r_38 ;
  wire \bank_state0/demand_act_priority_r_4 ;
  wire \bank_state0/demand_act_priority_r_7 ;
  wire \bank_state0/demand_priority_r ;
  wire \bank_state0/demand_priority_r_20 ;
  wire \bank_state0/demand_priority_r_3 ;
  wire \bank_state0/demanded ;
  wire \bank_state0/demanded_prior_r ;
  wire \bank_state0/demanded_prior_r_19 ;
  wire \bank_state0/demanded_prior_r_2 ;
  wire \bank_state0/ofs_rdy_r ;
  wire \bank_state0/ofs_rdy_r0 ;
  wire \bank_state0/ofs_rdy_r0_29 ;
  wire \bank_state0/ofs_rdy_r0_30 ;
  wire \bank_state0/ofs_rdy_r0_31 ;
  wire \bank_state0/ofs_rdy_r0_32 ;
  wire \bank_state0/ofs_rdy_r0_33 ;
  wire \bank_state0/ofs_rdy_r0_34 ;
  wire \bank_state0/ofs_rdy_r_1 ;
  wire \bank_state0/ofs_rdy_r_10 ;
  wire \bank_state0/ofs_rdy_r_18 ;
  wire \bank_state0/ofs_rdy_r_23 ;
  wire \bank_state0/ofs_rdy_r_27 ;
  wire \bank_state0/ofs_rdy_r_37 ;
  wire \bank_state0/ofs_rdy_r_6 ;
  wire \bank_state0/override_demand_r ;
  wire \bank_state0/p_15_in ;
  wire [7:7]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire bm_end_r1_3;
  wire bm_end_r1_4;
  wire bm_end_r1_5;
  wire bm_end_r1_reg;
  wire [5:0]calib_rddata_offset;
  wire [5:0]calib_rddata_offset_1;
  wire cke_r;
  wire clear_req__0;
  wire [115:0]col_addr;
  wire [3:0]col_data_buf_addr;
  wire \col_mux.col_rd_wr_r_reg ;
  wire col_rd_wr;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire \grant_r[0]_i_2 ;
  wire \grant_r[1]_i_4 ;
  wire \grant_r[4]_i_7 ;
  wire \grant_r[7]_i_4__0 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire [1:0]\grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[7] ;
  wire granted_col_r_reg;
  wire [1:0]granted_col_r_reg_0;
  wire [1:0]granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_row_ns;
  wire head_ns1__8;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire hi_priority;
  wire [1:0]idle_cnt_0;
  wire [6:2]idle_r;
  wire [4:0]idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire idle_r_lcl_reg_8;
  wire \inhbt_act_faw.SRLC32E0 ;
  wire \inhbt_act_faw.act_delayed ;
  wire inhbt_act_faw_r;
  wire inhbt_act_rrd;
  wire inhbt_rd;
  wire inhbt_wr;
  wire insert_maint_r1;
  wire \last_master_r_reg[7] ;
  wire [1:1]\maint_controller.maint_hit_busies_r ;
  wire \maint_controller.maint_hit_busies_r_reg[0] ;
  wire \maint_controller.maint_hit_busies_r_reg[4] ;
  wire [1:0]maint_hit;
  wire maint_idle;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cke_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire [0:0]of_ctl_full_v;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire [1:1]order_cnt_0;
  wire \order_q_r_reg[2] ;
  wire [7:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire [0:0]ordered_r_lcl_reg_0;
  wire p_9_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_0;
  wire pass_open_bank_r_2;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire [7:0]passing_open_bank;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire periodic_rd_insert;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pre_bm_end_r;
  wire pre_bm_end_r_1;
  wire pre_bm_end_r_3;
  wire [1:0]pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire [0:0]q_entry_r;
  wire [0:0]q_entry_r_15;
  wire [0:0]q_entry_r_25;
  wire [0:0]q_entry_r_35;
  wire [0:0]q_entry_r_8;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[2] ;
  wire q_has_rd_ns1;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire q_has_rd_r_reg_2;
  wire q_has_rd_r_reg_3;
  wire [3:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire [3:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire ras_timer_zero_r_reg_4;
  wire [1:0]rb_hit_busy_cnt_0;
  wire [7:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire [7:0]rd_this_rank_r;
  wire [4:3]rd_wr_r;
  wire [5:0]rd_wr_r_lcl_reg;
  wire [1:0]rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [23:0]req_bank_r;
  wire [5:0]\req_bank_r_lcl_reg[2] ;
  wire [0:0]\req_cmd_r_reg[0] ;
  wire [9:0]\req_col_r_reg[9] ;
  wire [31:0]req_data_buf_addr_r;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [7:0]req_periodic_rd_r;
  wire req_periodic_rd_r_lcl_reg;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl0_4;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire [1:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire rnk_config_0;
  wire rnk_config_kill_rts_col;
  wire rnk_config_strobe;
  wire rnk_config_valid_r;
  wire [14:0]row;
  wire [119:0]row_addr;
  wire [7:1]row_cmd_wr;
  wire [7:0]rtc;
  wire \rtp_timer_r_reg[0] ;
  wire [1:1]rts_col;
  wire rts_row0;
  wire \rtw_timer.rtw_cnt_ns1 ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire [0:0]\rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [5:0]sending_col;
  wire [7:1]sending_row;
  wire sent_col;
  wire wait_for_maint_r;
  wire wait_for_maint_r_0;
  wire wait_for_maint_r_17;
  wire wait_for_maint_r_22;
  wire wait_for_maint_r_26;
  wire wait_for_maint_r_36;
  wire wait_for_maint_r_5;
  wire wait_for_maint_r_9;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_priority_reg;
  wire was_wr;
  wire was_wr0;
  wire [7:0]wr_this_rank_r;
  wire \wr_this_rank_r_reg[0] ;
  wire \wtr_timer.write_this_rank ;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;

  DDR3LController_mig_7series_v4_2_arb_mux arb_mux0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIC(DIC),
        .Q({Q[3:2],sending_col[5:3],Q[1:0],sending_col[0]}),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(arb_mux0_n_55),
        .act_wait_r_lcl_reg_0(arb_mux0_n_61),
        .act_wait_r_lcl_reg_1(arb_mux0_n_64),
        .act_wait_r_lcl_reg_2(arb_mux0_n_67),
        .act_wait_r_lcl_reg_3(arb_mux0_n_71),
        .act_wait_r_lcl_reg_4(arb_mux0_n_74),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .calib_rddata_offset(calib_rddata_offset),
        .calib_rddata_offset_1(calib_rddata_offset_1),
        .cke_r(cke_r),
        .cke_r_reg(col_wait_r_reg),
        .\cmd_pipe_plus.mc_address[10]_i_2 (\bank_cntrl[6].bank0_n_70 ),
        .\cmd_pipe_plus.mc_address[14]_i_2 ({row_addr[29:26],\bank_cntrl[1].bank0_n_65 ,row_addr[24:15]}),
        .\cmd_pipe_plus.mc_address[14]_i_2_0 ({row_addr[44:41],\bank_cntrl[2].bank0_n_45 ,row_addr[39:30]}),
        .\cmd_pipe_plus.mc_address[14]_i_2_1 ({row_addr[59:56],\bank_cntrl[3].bank0_n_52 ,row_addr[54:45]}),
        .\cmd_pipe_plus.mc_address[14]_i_2_2 ({row_addr[74:71],\bank_cntrl[4].bank0_n_58 ,row_addr[69:60]}),
        .\cmd_pipe_plus.mc_address_reg[14] ({row_addr[119:116],\bank_cntrl[7].bank0_n_60 ,row_addr[114:105]}),
        .\cmd_pipe_plus.mc_address_reg[14]_0 ({row_addr[14:11],\bank_cntrl[0].bank0_n_46 ,row_addr[9:0]}),
        .\cmd_pipe_plus.mc_we_n_reg[0] (act_wait_r_lcl_reg[0]),
        .\cmd_pipe_plus.mc_we_n_reg[1] (rd_wr_r_lcl_reg[2]),
        .col_addr({col_addr[115:105],col_addr[100:90],col_addr[85:75],col_addr[70:60],col_addr[55:45],col_addr[40:30],col_addr[25:15],col_addr[10:0]}),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_rd_wr_r_reg (col_rd_wr),
        .\col_mux.col_rd_wr_r_reg_0 (\col_mux.col_rd_wr_r_reg ),
        .\col_mux.col_rd_wr_r_reg_1 (rd_wr_r_lcl_reg[1]),
        .\col_mux.col_rd_wr_r_reg_2 (rd_wr_r_lcl_reg[0]),
        .\col_mux.col_rd_wr_r_reg_3 (rd_wr_r_lcl_reg[3]),
        .\col_mux.col_rd_wr_r_reg_4 (rd_wr_r_lcl_reg[4]),
        .\col_mux.col_rd_wr_r_reg_5 (rd_wr_r_lcl_reg[5]),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_0(\bank_state0/demand_act_priority_r_38 ),
        .demand_act_priority_r_1(\bank_state0/demand_act_priority_r_21 ),
        .demand_act_priority_r_10(\bank_state0/demand_act_priority_r_28 ),
        .demand_act_priority_r_2(\bank_state0/demand_act_priority_r_7 ),
        .demand_act_priority_r_4(\bank_state0/demand_act_priority_r_11 ),
        .demand_act_priority_r_5(\bank_state0/demand_act_priority_r_4 ),
        .demand_act_priority_r_8(\bank_state0/demand_act_priority_r_24 ),
        .demand_act_priority_r_reg(arb_mux0_n_53),
        .demand_act_priority_r_reg_0(arb_mux0_n_68),
        .demand_priority_r(\bank_state0/demand_priority_r_20 ),
        .\genblk3[3].rnk_config_strobe_r_reg[3] (rnk_config_kill_rts_col),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_0 (arb_mux0_n_88),
        .\genblk3[3].rnk_config_strobe_r_reg[3]_1 (arb_mux0_n_90),
        .\grant_r[0]_i_2 (\bank_cntrl[5].bank0_n_48 ),
        .\grant_r[0]_i_2_0 (\bank_cntrl[5].bank0_n_37 ),
        .\grant_r[0]_i_2_1 (\grant_r[0]_i_2 ),
        .\grant_r[3]_i_2__1 (\bank_cntrl[4].bank0_n_53 ),
        .\grant_r[3]_i_5 (\bank_cntrl[2].bank0_n_39 ),
        .\grant_r[4]_i_5 (\bank_cntrl[1].bank0_n_52 ),
        .\grant_r[4]_i_7 (\grant_r[4]_i_7 ),
        .\grant_r[5]_i_10__0 (\bank_cntrl[0].bank0_n_39 ),
        .\grant_r[5]_i_11 (\bank_cntrl[1].bank0_n_36 ),
        .\grant_r[5]_i_2 (\bank_cntrl[3].bank0_n_8 ),
        .\grant_r[5]_i_4__0 (\bank_cntrl[4].bank0_n_9 ),
        .\grant_r[5]_i_4__0_0 (\bank_cntrl[7].bank0_n_33 ),
        .\grant_r[5]_i_4__1 (\bank_cntrl[7].bank0_n_54 ),
        .\grant_r[5]_i_4__1_0 (\bank_cntrl[4].bank0_n_52 ),
        .\grant_r[5]_i_4__1_1 (\bank_cntrl[0].bank0_n_40 ),
        .\grant_r[5]_i_4__1_2 (\bank_cntrl[3].bank0_n_47 ),
        .\grant_r[5]_i_6__0 (\bank_cntrl[3].bank0_n_46 ),
        .\grant_r[5]_i_6__0_0 (\bank_cntrl[5].bank0_n_58 ),
        .\grant_r[5]_i_8 (act_wait_r_lcl_reg[1]),
        .\grant_r[6]_i_2 (\bank_cntrl[7].bank0_n_34 ),
        .\grant_r[6]_i_7 (\bank_cntrl[5].bank0_n_59 ),
        .\grant_r[6]_i_8 (\bank_cntrl[1].bank0_n_58 ),
        .\grant_r[7]_i_11__0 (\bank_cntrl[2].bank0_n_40 ),
        .\grant_r[7]_i_11__0_0 (\bank_cntrl[6].bank0_n_48 ),
        .\grant_r[7]_i_12 (\bank_cntrl[6].bank0_n_47 ),
        .\grant_r[7]_i_12_0 (\bank_cntrl[5].bank0_n_57 ),
        .\grant_r[7]_i_4__0 (\bank_cntrl[0].bank0_n_30 ),
        .\grant_r[7]_i_4__0_0 (\bank_cntrl[7].bank0_n_39 ),
        .\grant_r[7]_i_4__0_1 (\grant_r[7]_i_4__0 ),
        .\grant_r[7]_i_6__0 (\rtp_timer_r_reg[0] ),
        .\grant_r[7]_i_6__1 (\bank_cntrl[0].bank0_n_41 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (arb_mux0_n_54),
        .\grant_r_reg[0]_1 (\bank_cntrl[4].bank0_n_80 ),
        .\grant_r_reg[0]_2 (\bank_cntrl[5].bank0_n_84 ),
        .\grant_r_reg[1] (arb_mux0_n_43),
        .\grant_r_reg[1]_0 (arb_mux0_n_45),
        .\grant_r_reg[1]_1 (\bank_cntrl[0].bank0_n_63 ),
        .\grant_r_reg[1]_2 (\bank_cntrl[6].bank0_n_68 ),
        .\grant_r_reg[1]_3 (\bank_cntrl[7].bank0_n_76 ),
        .\grant_r_reg[2] (arb_mux0_n_56),
        .\grant_r_reg[2]_0 (\bank_cntrl[2].bank0_n_68 ),
        .\grant_r_reg[2]_1 (\bank_cntrl[6].bank0_n_67 ),
        .\grant_r_reg[2]_2 (\bank_cntrl[1].bank0_n_76 ),
        .\grant_r_reg[2]_3 (\bank_cntrl[2].bank0_n_8 ),
        .\grant_r_reg[2]_4 (\bank_cntrl[7].bank0_n_41 ),
        .\grant_r_reg[2]_5 (\bank_cntrl[0].bank0_n_61 ),
        .\grant_r_reg[3] (arb_mux0_n_60),
        .\grant_r_reg[3]_0 (arb_mux0_n_62),
        .\grant_r_reg[3]_1 (act_wait_r_lcl_reg_0),
        .\grant_r_reg[3]_2 (\bank_cntrl[3].bank0_n_69 ),
        .\grant_r_reg[3]_3 (\bank_cntrl[0].bank0_n_62 ),
        .\grant_r_reg[3]_4 (\bank_cntrl[7].bank0_n_75 ),
        .\grant_r_reg[3]_5 (\bank_cntrl[2].bank0_n_67 ),
        .\grant_r_reg[3]_6 (\bank_cntrl[5].bank0_n_83 ),
        .\grant_r_reg[4] (arb_mux0_n_65),
        .\grant_r_reg[4]_0 (arb_mux0_n_66),
        .\grant_r_reg[4]_1 (\grant_r_reg[4] ),
        .\grant_r_reg[4]_2 (\bank_cntrl[7].bank0_n_73 ),
        .\grant_r_reg[4]_3 (\bank_cntrl[4].bank0_n_38 ),
        .\grant_r_reg[4]_4 (\bank_cntrl[3].bank0_n_31 ),
        .\grant_r_reg[4]_5 (\bank_cntrl[1].bank0_n_37 ),
        .\grant_r_reg[4]_6 (\bank_cntrl[1].bank0_n_31 ),
        .\grant_r_reg[5] (arb_mux0_n_69),
        .\grant_r_reg[5]_0 (\bank_cntrl[5].bank0_n_85 ),
        .\grant_r_reg[6] (arb_mux0_n_70),
        .\grant_r_reg[6]_0 (arb_mux0_n_72),
        .\grant_r_reg[6]_1 (\bank_cntrl[6].bank0_n_69 ),
        .\grant_r_reg[6]_2 (\bank_cntrl[2].bank0_n_65 ),
        .\grant_r_reg[6]_3 (\bank_cntrl[6].bank0_n_10 ),
        .\grant_r_reg[6]_4 (\bank_cntrl[6].bank0_n_63 ),
        .\grant_r_reg[6]_5 (\bank_cntrl[7].bank0_n_47 ),
        .\grant_r_reg[6]_6 (\bank_cntrl[7].bank0_n_43 ),
        .\grant_r_reg[6]_7 (\bank_cntrl[3].bank0_n_37 ),
        .\grant_r_reg[6]_8 (\bank_cntrl[4].bank0_n_37 ),
        .\grant_r_reg[7] ({sending_row[7:4],\grant_r_reg[3] [1],sending_row[2:1],\grant_r_reg[3] [0]}),
        .\grant_r_reg[7]_0 (arb_mux0_n_73),
        .\grant_r_reg[7]_1 (arb_mux0_n_75),
        .\grant_r_reg[7]_2 (\bank_cntrl[2].bank0_n_31 ),
        .\grant_r_reg[7]_3 (\bank_cntrl[2].bank0_n_32 ),
        .\grant_r_reg[7]_4 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .\grant_r_reg[7]_5 (\bank_cntrl[7].bank0_n_77 ),
        .granted_col_r_reg(sent_col),
        .granted_col_r_reg_0(granted_col_r_reg),
        .granted_col_r_reg_1(granted_col_r_reg_0),
        .granted_col_r_reg_2(granted_col_r_reg_1),
        .granted_col_r_reg_3(granted_col_r_reg_2),
        .granted_col_r_reg_4(arb_mux0_n_76),
        .granted_col_r_reg_5(\bank_cntrl[1].bank0_n_57 ),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_i_7(\bank_cntrl[7].bank0_n_55 ),
        .\inhbt_act_faw.SRLC32E0 (\inhbt_act_faw.SRLC32E0 ),
        .\inhbt_act_faw.act_delayed (\inhbt_act_faw.act_delayed ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg (arb_mux0_n_52),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .insert_maint_r1_lcl_reg(insert_maint_r1),
        .insert_maint_r1_lcl_reg_0(\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\last_master_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\last_master_r_reg[7] (\last_master_r_reg[7] ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cke_ns(mc_cke_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .offset_r(offset_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r_11(\bank_state0/ofs_rdy_r_27 ),
        .ofs_rdy_r_12(\bank_state0/ofs_rdy_r_37 ),
        .ofs_rdy_r_13(\bank_state0/ofs_rdy_r_1 ),
        .ofs_rdy_r_3(\bank_state0/ofs_rdy_r_6 ),
        .ofs_rdy_r_6(\bank_state0/ofs_rdy_r_10 ),
        .ofs_rdy_r_7(\bank_state0/ofs_rdy_r_18 ),
        .ofs_rdy_r_9(\bank_state0/ofs_rdy_r_23 ),
        .ofs_rdy_r_reg(arb_mux0_n_57),
        .ofs_rdy_r_reg_0(arb_mux0_n_63),
        .\order_q_r_reg[0] (arb_mux0_n_89),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_15_in(\bank_state0/p_15_in ),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] (\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_0(rnk_config_0),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg(arb_mux0_n_34),
        .rnk_config_valid_r_lcl_reg_0(\bank_cntrl[2].bank0_n_66 ),
        .rnk_config_valid_r_lcl_reg_1(\bank_cntrl[7].bank0_n_74 ),
        .rnk_config_valid_r_lcl_reg_2(\bank_cntrl[3].bank0_n_33 ),
        .row_addr({row_addr[104:101],row_addr[99:86],row_addr[84:75]}),
        .row_cmd_wr({row_cmd_wr[7:4],row_cmd_wr[2:1]}),
        .rtc(rtc),
        .rts_col(rts_col),
        .rts_row0(rts_row0),
        .\rtw_timer.rtw_cnt_ns1 (\rtw_timer.rtw_cnt_ns1 ),
        .\rtw_timer.rtw_cnt_r (\rtw_timer.rtw_cnt_r ),
        .\rtw_timer.rtw_cnt_r_reg[0] (\rtw_timer.rtw_cnt_r_reg[0] ),
        .\rtw_timer.rtw_cnt_r_reg[1] (arb_mux0_n_77),
        .\rtw_timer.rtw_cnt_r_reg[2] (\rtw_timer.rtw_cnt_r_reg[2] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .wr_this_rank_r(wr_this_rank_r),
        .\wr_this_rank_r_reg[0] (\wr_this_rank_r_reg[0] ),
        .\wtr_timer.write_this_rank (\wtr_timer.write_this_rank ),
        .\wtr_timer.wtr_cnt_r_reg[2] (\wtr_timer.wtr_cnt_r_reg[2] ));
  DDR3LController_mig_7series_v4_2_bank_cntrl \bank_cntrl[0].bank0 
       (.CLK(CLK),
        .E(idle_r_lcl_reg[0]),
        .Q(sending_col[0]),
        .SS(SS),
        .accept_internal_r_reg(accept_internal_r_reg),
        .accept_internal_r_reg_0(idle_r_lcl_reg_3),
        .accept_internal_r_reg_1(idle_r_lcl_reg_4),
        .accept_internal_r_reg_2(idle_r_lcl_reg_7),
        .accept_internal_r_reg_3(idle_r_lcl_reg_8),
        .accept_internal_r_reg_4(idle_r_lcl_reg_6),
        .accept_internal_r_reg_5(idle_r_lcl_reg_2),
        .accept_internal_r_reg_6(idle_r_lcl_reg_0),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[0]),
        .act_wait_r_lcl_i_5(passing_open_bank[7:1]),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg[0]),
        .act_wait_r_lcl_reg_0(\bank_cntrl[0].bank0_n_39 ),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(\bank_cntrl[0].bank0_n_62 ),
        .auto_pre_r_lcl_reg_0(\bank_cntrl[0].bank0_n_63 ),
        .auto_pre_r_lcl_reg_1(maint_idle),
        .bank(bank),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(\bank_cntrl[0].bank0_n_36 ),
        .col_addr(col_addr[10:0]),
        .col_wait_r_reg(\bank_cntrl[0].bank0_n_30 ),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(\grant_r_reg[3] [0]),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[4].bank0_n_39 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[3].bank0_n_28 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_reg(\bank_cntrl[0].bank0_n_41 ),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_reg(\bank_cntrl[0].bank0_n_57 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_34 ),
        .\grant_r[4]_i_4__1 (arb_mux0_n_45),
        .\grant_r[5]_i_5 (\bank_cntrl[3].bank0_n_30 ),
        .\grant_r[5]_i_5_0 (\bank_cntrl[2].bank0_n_29 ),
        .\grant_r[5]_i_5_1 (\bank_cntrl[1].bank0_n_47 ),
        .\grant_r[5]_i_5_2 (\bank_cntrl[4].bank0_n_40 ),
        .\grant_r_reg[0] (\bank_cntrl[0].bank0_n_37 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (arb_mux0_n_52),
        .\grant_r_reg[1]_1 (arb_mux0_n_53),
        .\grant_r_reg[1]_2 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .granted_row_r_i_6(\bank_cntrl[0].bank0_n_61 ),
        .granted_row_r_reg(\bank_cntrl[6].bank0_n_68 ),
        .head_r_lcl_reg(\bank_cntrl[0].bank0_n_14 ),
        .head_r_lcl_reg_0(bank_common0_n_13),
        .head_r_lcl_reg_1(\bank_cntrl[4].bank0_n_41 ),
        .head_r_lcl_reg_2(head_r_lcl_reg),
        .head_r_lcl_reg_3(bank_common0_n_14),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(idle_r_lcl_reg_5),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_34 ),
        .\order_q_r_reg[0] (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[1] (\bank_cntrl[0].bank0_n_32 ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[1].bank0_n_41 ),
        .\order_q_r_reg[2] (ordered_r_lcl_reg_0),
        .\order_q_r_reg[2]_0 (ordered_r_lcl_reg),
        .\order_q_r_reg[2]_1 (bank_common0_n_11),
        .ordered_r(ordered_r[0]),
        .p_9_in(p_9_in),
        .pass_open_bank_r_lcl_reg(\bank_cntrl[0].bank0_n_27 ),
        .pass_open_bank_r_lcl_reg_0(bank_common0_n_17),
        .passing_open_bank(passing_open_bank[0]),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(head_ns1__8),
        .pre_bm_end_r_reg_0(\bank_cntrl[0].bank0_n_58 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[0].bank0_n_59 ),
        .pre_wait_r_reg(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .\q_entry_r_reg[1] (\bank_cntrl[5].bank0_n_26 ),
        .\q_entry_r_reg[1]_0 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_1 (idle_cnt_0[0]),
        .\q_entry_r_reg[1]_2 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[2] (idle_cnt_0[1]),
        .\q_entry_r_reg[2]_0 (rb_hit_busy_cnt_0[1]),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .\ras_timer_r[0]_i_2 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r[1]_i_3 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r[2]_i_3 (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[7].bank0_n_50 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[4].bank0_n_46 ),
        .\ras_timer_r_reg[0]_3 (\bank_cntrl[5].bank0_n_50 ),
        .\ras_timer_r_reg[0]_4 (\bank_cntrl[6].bank0_n_45 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[7].bank0_n_51 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[4].bank0_n_47 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[6].bank0_n_44 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r_reg[1]_4 (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[5].bank0_n_52 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[4].bank0_n_48 ),
        .\ras_timer_r_reg[2]_3 (\bank_cntrl[6].bank0_n_43 ),
        .\ras_timer_r_reg[2]_4 (\bank_cntrl[2].bank0_n_35 ),
        .\ras_timer_r_reg[2]_5 (\bank_cntrl[1].bank0_n_55 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (pre_bm_end_r_reg[0]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (pre_bm_end_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (\bank_cntrl[0].bank0_n_28 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (pre_bm_end_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[5].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (pre_bm_end_r_reg[1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_5),
        .rb_hit_busy_r(rb_hit_busy_r[0]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rd_this_rank_r(rd_this_rank_r[0]),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[0]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r[2:0]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[3:0]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[0]),
        .\req_row_r_lcl_reg[14] ({row_addr[14:11],\bank_cntrl[0].bank0_n_46 ,row_addr[9:0]}),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg(\bank_cntrl[0].bank0_n_35 ),
        .\rnk_config_strobe_r[0]_i_9 (arb_mux0_n_54),
        .row(row),
        .rtc(rtc[0]),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (act_wait_r_lcl_reg_0),
        .set_order_q(\bank_queue0/set_order_q_51 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_50 ),
        .wait_for_maint_r(wait_for_maint_r_0),
        .wait_for_maint_r_lcl_reg(\bank_cntrl[0].bank0_n_40 ),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[0]));
  DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized0 \bank_cntrl[1].bank0 
       (.CLK(CLK),
        .E(idle_r_lcl_reg[1]),
        .Q(Q[0]),
        .SS(SS),
        .accept_internal_r(accept_internal_r),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[1]),
        .act_wait_r_lcl_reg(\bank_cntrl[1].bank0_n_58 ),
        .adv_order_q(adv_order_q),
        .app_cmd_r2(app_cmd_r2),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .app_en_r2(app_en_r2),
        .bank(bank),
        .clear_req__0(clear_req__0),
        .col_addr(col_addr[25:15]),
        .col_wait_r_reg(act_wait_r_lcl_reg_0),
        .\compute_tail.tail_ns2__5 (\bank_queue0/compute_tail.tail_ns2__5 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[3].bank0_n_28 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[5].bank0_n_82 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_4 ),
        .demand_act_priority_r_reg(\bank_cntrl[1].bank0_n_36 ),
        .demand_priority_r(\bank_state0/demand_priority_r_3 ),
        .demand_priority_r_reg(\bank_cntrl[1].bank0_n_37 ),
        .demand_priority_r_reg_0(\bank_cntrl[1].bank0_n_46 ),
        .demand_priority_r_reg_1(\bank_cntrl[1].bank0_n_47 ),
        .demand_priority_r_reg_2(\bank_cntrl[1].bank0_n_48 ),
        .demand_priority_r_reg_3(\bank_cntrl[1].bank0_n_76 ),
        .demanded(\bank_state0/demanded ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_2 ),
        .demanded_prior_r_reg(\bank_cntrl[2].bank0_n_29 ),
        .demanded_prior_r_reg_0(\bank_cntrl[3].bank0_n_68 ),
        .demanded_prior_r_reg_1(\bank_cntrl[6].bank0_n_32 ),
        .demanded_prior_r_reg_2(\bank_cntrl[0].bank0_n_57 ),
        .demanded_prior_r_reg_3(\bank_cntrl[7].bank0_n_32 ),
        .demanded_prior_r_reg_4(\bank_cntrl[2].bank0_n_60 ),
        .demanded_prior_r_reg_5(\bank_cntrl[4].bank0_n_35 ),
        .demanded_prior_r_reg_6(\bank_cntrl[5].bank0_n_40 ),
        .demanded_prior_r_reg_7(\bank_cntrl[3].bank0_n_30 ),
        .\grant_r[4]_i_10 (arb_mux0_n_34),
        .\grant_r[5]_i_12__0 (bank_common0_n_57),
        .\grant_r[5]_i_12__0_0 (bank_common0_n_58),
        .\grant_r[7]_i_13__0 (rnk_config_kill_rts_col),
        .\grant_r_reg[1] (\bank_cntrl[1].bank0_n_31 ),
        .\grant_r_reg[2] (rtc[0]),
        .granted_col_r_reg(\bank_cntrl[1].bank0_n_57 ),
        .head_ns0__4(\bank_queue0/head_ns0__4 ),
        .head_r_lcl_i_3__6(\bank_cntrl[5].bank0_n_26 ),
        .head_r_lcl_reg(col_wait_r_reg),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(idle_r_lcl_reg_0),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_act_rrd(inhbt_act_rrd),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .\maint_controller.maint_hit_busies_r_reg[1] (\bank_cntrl[1].bank0_n_50 ),
        .\maint_controller.maint_rdy_r1_reg (\maint_controller.maint_hit_busies_r ),
        .maint_hit(maint_hit[0]),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_1 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0 ),
        .ofs_rdy_r_reg(\bank_cntrl[1].bank0_n_52 ),
        .order_cnt_0(order_cnt_0),
        .\order_q_r_reg[0] (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[1] (bank_common0_n_11),
        .\order_q_r_reg[1]_0 (bank_common0_n_32),
        .\order_q_r_reg[2] (ordered_r_lcl_reg_0),
        .ordered_r(ordered_r[1]),
        .ordered_r_lcl_reg(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_0(\bank_cntrl[1].bank0_n_40 ),
        .ordered_r_lcl_reg_1(\bank_cntrl[1].bank0_n_41 ),
        .ordered_r_lcl_reg_2(\bank_cntrl[1].bank0_n_42 ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_15_in(\bank_state0/p_15_in ),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r_2),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[1].bank0_n_33 ),
        .pass_open_bank_r_lcl_reg_1(\bank_cntrl[1].bank0_n_34 ),
        .pass_open_bank_r_lcl_reg_2(\bank_cntrl[1].bank0_n_35 ),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_4(periodic_rd_ack_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_5(accept_r_reg),
        .passing_open_bank({passing_open_bank[7:2],passing_open_bank[0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(pre_bm_end_r_reg[0]),
        .pre_bm_end_r_reg_0(pre_bm_end_r_3),
        .pre_bm_end_r_reg_1(\bank_cntrl[1].bank0_n_32 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[1].bank0_n_44 ),
        .pre_bm_end_r_reg_3(\bank_cntrl[1].bank0_n_45 ),
        .pre_bm_end_r_reg_4(\bank_cntrl[1].bank0_n_49 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[1]),
        .\q_entry_r[1]_i_2 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r[2]_i_3__0 (rb_hit_busy_cnt_0[1]),
        .\q_entry_r_reg[0] (head_ns1__8),
        .\q_entry_r_reg[0]_0 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[1] (idle_cnt_0[0]),
        .\q_entry_r_reg[2] (\bank_cntrl[4].bank0_n_29 ),
        .\q_entry_r_reg[2]_0 (\bank_cntrl[4].bank0_n_78 ),
        .q_has_rd_ns1(q_has_rd_ns1),
        .\ras_timer_r[0]_i_2__0 (\bank_cntrl[4].bank0_n_46 ),
        .\ras_timer_r[0]_i_2__0_0 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r[0]_i_2__0_1 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r[0]_i_2__0_2 (\bank_cntrl[7].bank0_n_50 ),
        .\ras_timer_r[0]_i_2__0_3 (\bank_cntrl[5].bank0_n_50 ),
        .\ras_timer_r[0]_i_2__0_4 (\bank_cntrl[6].bank0_n_45 ),
        .\ras_timer_r[1]_i_2__0 (\bank_cntrl[4].bank0_n_47 ),
        .\ras_timer_r[1]_i_2__0_0 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r[1]_i_2__0_1 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r[1]_i_2__0_2 (\bank_cntrl[7].bank0_n_51 ),
        .\ras_timer_r[1]_i_2__0_3 (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r[1]_i_2__0_4 (\bank_cntrl[6].bank0_n_44 ),
        .\ras_timer_r[2]_i_3__6 (\bank_cntrl[4].bank0_n_48 ),
        .\ras_timer_r[2]_i_3__6_0 (\bank_cntrl[2].bank0_n_35 ),
        .\ras_timer_r[2]_i_3__6_1 (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[1].bank0_n_55 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[0].bank0_n_37 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[0].bank0_n_36 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[5].bank0_n_52 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[6].bank0_n_43 ),
        .ras_timer_zero_r_reg(arb_mux0_n_43),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (pre_bm_end_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (pre_bm_end_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[5].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (pre_bm_end_r_reg[1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (rb_hit_busy_r_reg),
        .rb_hit_busy_r(rb_hit_busy_r[1]),
        .rb_hit_busy_r_reg(\bank_cntrl[1].bank0_n_43 ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_6),
        .rd_this_rank_r(rd_this_rank_r[1]),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[1]),
        .rd_wr_r_lcl_reg_0(was_priority_reg),
        .rd_wr_r_lcl_reg_1(\req_cmd_r_reg[0] ),
        .req_bank_r(req_bank_r[5:3]),
        .\req_cmd_r_reg[0] (bank_common0_n_49),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[7:4]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[1]),
        .\req_row_r_lcl_reg[14] ({row_addr[29:26],\bank_cntrl[1].bank0_n_65 ,row_addr[24:15]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(req_wr_r_lcl_reg_1),
        .row(row),
        .row_cmd_wr(row_cmd_wr[1]),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[1]),
        .rtc(rtc[1]),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .rts_col(rts_col),
        .rts_row0(rts_row0),
        .\starve_limit_cntr_r_reg[3] (sent_col),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_0(maint_idle),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[1]));
  DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized1 \bank_cntrl[2].bank0 
       (.CLK(CLK),
        .D({\bank_queue0/q_entry_ns_16 [2],\bank_queue0/q_entry_ns_16 [0]}),
        .Q({Q[1],sending_col[0]}),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[2]),
        .act_wait_r_lcl_reg(\bank_cntrl[2].bank0_n_39 ),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .bank(bank),
        .bm_end_r1_reg(bm_end_r1_reg),
        .bm_end_r1_reg_0(\bank_cntrl[2].bank0_n_33 ),
        .bm_end_r1_reg_1(\bank_cntrl[2].bank0_n_34 ),
        .col_addr(col_addr[40:30]),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_ns2__5 (\bank_queue0/compute_tail.tail_ns2__5 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[3].bank0_n_35 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[6].bank0_n_30 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_7 ),
        .demand_act_priority_r_reg(\bank_cntrl[2].bank0_n_40 ),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_reg(\bank_cntrl[2].bank0_n_31 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_reg(\bank_cntrl[2].bank0_n_60 ),
        .demanded_prior_r_reg_0(\bank_cntrl[5].bank0_n_39 ),
        .demanded_prior_r_reg_1(\bank_cntrl[3].bank0_n_30 ),
        .demanded_prior_r_reg_2(\bank_cntrl[1].bank0_n_47 ),
        .demanded_prior_r_reg_3(\bank_cntrl[5].bank0_n_40 ),
        .demanded_prior_r_reg_4(\bank_cntrl[0].bank0_n_57 ),
        .demanded_prior_r_reg_5(\bank_cntrl[6].bank0_n_66 ),
        .\grant_r[2]_i_4__1 (arb_mux0_n_55),
        .\grant_r[2]_i_4__1_0 (\bank_cntrl[4].bank0_n_52 ),
        .\grant_r[2]_i_4__1_1 (\bank_cntrl[7].bank0_n_54 ),
        .\grant_r[2]_i_4__1_2 (\bank_cntrl[3].bank0_n_46 ),
        .\grant_r[7]_i_5__0 (arb_mux0_n_57),
        .\grant_r_reg[2] (\bank_cntrl[2].bank0_n_29 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[2].bank0_n_32 ),
        .\grant_r_reg[2]_1 (\bank_cntrl[2].bank0_n_63 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[2]_3 (arb_mux0_n_56),
        .\grant_r_reg[2]_4 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\grant_r_reg[3] (rnk_config_kill_rts_col),
        .\grant_r_reg[3]_0 (arb_mux0_n_88),
        .\grant_r_reg[6] (rtc[4:3]),
        .head_r_lcl_reg(\bank_cntrl[2].bank0_n_13 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_43 ),
        .head_r_lcl_reg_1(\bank_cntrl[5].bank0_n_30 ),
        .head_r_lcl_reg_2(head_r_lcl_reg),
        .hi_priority(hi_priority),
        .idle_r(idle_r[2]),
        .idle_r_lcl_reg(idle_r_lcl_reg_2),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .maint_hit(maint_hit[1]),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_6 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_33 ),
        .\order_q_r_reg[0] (\bank_cntrl[2].bank0_n_8 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[2].bank0_n_65 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[1] (\bank_cntrl[1].bank0_n_40 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[2]),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(\bank_cntrl[2].bank0_n_66 ),
        .override_demand_r_reg_0(\bank_cntrl[2].bank0_n_67 ),
        .pass_open_bank_r_lcl_reg(bank_common0_n_23),
        .pass_open_bank_r_lcl_reg_0(maint_idle),
        .passing_open_bank({passing_open_bank[7:3],passing_open_bank[1:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_1),
        .pre_bm_end_r_reg_0(\bank_cntrl[2].bank0_n_58 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[2].bank0_n_59 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[2].bank0_n_61 ),
        .pre_bm_end_r_reg_3(\bank_cntrl[2].bank0_n_62 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[2]),
        .pre_wait_r_reg(\maint_controller.maint_hit_busies_r_reg[4] ),
        .\q_entry_r_reg[0] (q_entry_r),
        .\q_entry_r_reg[0]_0 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[0]_1 (\bank_cntrl[6].bank0_n_64 ),
        .\q_entry_r_reg[1] (\bank_queue0/q_entry_ns [1]),
        .\q_entry_r_reg[1]_0 (pre_bm_end_r_reg_2),
        .\q_entry_r_reg[1]_1 (bank_common0_n_20),
        .\q_entry_r_reg[1]_2 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_3 (\bank_cntrl[5].bank0_n_31 ),
        .\q_entry_r_reg[1]_4 (\bank_cntrl[3].bank0_n_43 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2] (\bank_cntrl[2].bank0_n_56 ),
        .\ras_timer_r[0]_i_3__1 (\bank_cntrl[0].bank0_n_37 ),
        .\ras_timer_r[0]_i_3__1_0 (\bank_cntrl[7].bank0_n_50 ),
        .\ras_timer_r[0]_i_3__1_1 (\bank_cntrl[6].bank0_n_45 ),
        .\ras_timer_r[0]_i_3__1_2 (\bank_cntrl[4].bank0_n_46 ),
        .\ras_timer_r[0]_i_3__1_3 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r[0]_i_3__1_4 (\bank_cntrl[5].bank0_n_50 ),
        .\ras_timer_r[1]_i_2__1 (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r[1]_i_2__1_0 (\bank_cntrl[6].bank0_n_44 ),
        .\ras_timer_r[1]_i_4__0 (\bank_cntrl[4].bank0_n_47 ),
        .\ras_timer_r[1]_i_4__0_0 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r[2]_i_2__1 (\bank_cntrl[5].bank0_n_52 ),
        .\ras_timer_r[2]_i_2__1_0 (\bank_cntrl[6].bank0_n_43 ),
        .\ras_timer_r[2]_i_5__1 (\bank_cntrl[4].bank0_n_48 ),
        .\ras_timer_r[2]_i_5__1_0 (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[7].bank0_n_51 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[2].bank0_n_35 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[1].bank0_n_55 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[0].bank0_n_36 ),
        .ras_timer_zero_r_reg(\bank_cntrl[2].bank0_n_68 ),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (\bank_cntrl[2].bank0_n_37 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[5].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (pre_bm_end_r_reg[1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (head_ns1__8),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg[0]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_6),
        .rb_hit_busy_r(rb_hit_busy_r[2]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_0),
        .rd_this_rank_r(rd_this_rank_r[2]),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[2]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r[8:6]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[11:8]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[2]),
        .\req_row_r_lcl_reg[14] ({row_addr[44:41],\bank_cntrl[2].bank0_n_45 ,row_addr[39:30]}),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg(\bank_cntrl[2].bank0_n_28 ),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[3].bank0_n_37 ),
        .rnk_config_valid_r_lcl_reg_0(\bank_cntrl[3].bank0_n_36 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[2]),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[2]),
        .rtc(rtc[2]),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .rts_col(rts_col),
        .set_order_q(\bank_queue0/set_order_q_49 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_48 ),
        .wait_for_maint_r(wait_for_maint_r_5),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[2]));
  DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized2 \bank_cntrl[3].bank0 
       (.CLK(CLK),
        .D(\bank_queue0/q_entry_ns ),
        .Q({sending_col[4:3],Q[0]}),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[3]),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg[1]),
        .act_wait_r_lcl_reg_0(\bank_cntrl[3].bank0_n_46 ),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .bank(bank),
        .bm_end_r1_1(bm_end_r1_1),
        .col_addr(col_addr[55:45]),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[1].bank0_n_35 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[6].bank0_n_37 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_11 ),
        .demand_act_priority_r_reg(\bank_cntrl[3].bank0_n_47 ),
        .demand_priority_r(\bank_state0/demand_priority_r_3 ),
        .demand_priority_r_1(\bank_state0/demand_priority_r_20 ),
        .demand_priority_r_reg(\bank_cntrl[3].bank0_n_36 ),
        .demanded(\bank_state0/demanded ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_2 ),
        .demanded_prior_r_0(\bank_state0/demanded_prior_r_19 ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_34 ),
        .demanded_prior_r_reg_0(\bank_cntrl[3].bank0_n_66 ),
        .demanded_prior_r_reg_1(\bank_cntrl[3].bank0_n_68 ),
        .demanded_prior_r_reg_2(\bank_cntrl[4].bank0_n_40 ),
        .demanded_prior_r_reg_3(\bank_cntrl[1].bank0_n_47 ),
        .demanded_prior_r_reg_4(\bank_cntrl[2].bank0_n_29 ),
        .demanded_prior_r_reg_5(\bank_cntrl[6].bank0_n_38 ),
        .demanded_prior_r_reg_6(\bank_cntrl[7].bank0_n_32 ),
        .demanded_prior_r_reg_7(\bank_cntrl[0].bank0_n_57 ),
        .demanded_prior_r_reg_8(\bank_cntrl[5].bank0_n_40 ),
        .demanded_prior_r_reg_9(\bank_cntrl[6].bank0_n_32 ),
        .\grant_r[3]_i_2__0 (arb_mux0_n_63),
        .\grant_r[3]_i_2__1 (arb_mux0_n_61),
        .\grant_r[3]_i_2__1_0 (\bank_cntrl[5].bank0_n_57 ),
        .\grant_r[3]_i_2__1_1 (\bank_cntrl[0].bank0_n_39 ),
        .\grant_r[3]_i_2__1_2 (\bank_cntrl[4].bank0_n_52 ),
        .\grant_r_reg[3] (\bank_cntrl[3].bank0_n_30 ),
        .\grant_r_reg[3]_0 (\bank_cntrl[3].bank0_n_37 ),
        .\grant_r_reg[3]_1 (\bank_cntrl[3].bank0_n_40 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_3 (arb_mux0_n_60),
        .\grant_r_reg[3]_4 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .head_r_lcl_reg(\bank_cntrl[3].bank0_n_13 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_45 ),
        .head_r_lcl_reg_1(\bank_cntrl[5].bank0_n_28 ),
        .head_r_lcl_reg_2(head_r_lcl_reg),
        .hi_priority(hi_priority),
        .idle_r(idle_r[3]),
        .idle_r_lcl_reg(idle_r_lcl_reg_6),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .maint_hit(maint_hit[1]),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_10 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_32 ),
        .\order_q_r_reg[0] (\bank_cntrl[3].bank0_n_8 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[3].bank0_n_31 ),
        .\order_q_r_reg[0]_1 (rtc[3]),
        .\order_q_r_reg[0]_2 (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[1] (\bank_cntrl[1].bank0_n_40 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[3]),
        .pass_open_bank_r_lcl_reg(\bank_cntrl[3].bank0_n_27 ),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[3].bank0_n_28 ),
        .pass_open_bank_r_lcl_reg_1(bank_common0_n_27),
        .pass_open_bank_r_lcl_reg_2(maint_idle),
        .passing_open_bank({passing_open_bank[7:4],passing_open_bank[2:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_2),
        .pre_bm_end_r_reg_0(\bank_cntrl[3].bank0_n_35 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[3].bank0_n_64 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[3].bank0_n_65 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[3]),
        .\q_entry_r[2]_i_5__0 (idle_r_lcl_reg_1),
        .\q_entry_r_reg[0] (q_entry_r_8),
        .\q_entry_r_reg[1] (\bank_cntrl[3].bank0_n_43 ),
        .\q_entry_r_reg[1]_0 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[5].bank0_n_29 ),
        .\q_entry_r_reg[2] (\bank_cntrl[3].bank0_n_63 ),
        .\ras_timer_r[0]_i_3__2 (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r[0]_i_3__2_0 (\bank_cntrl[0].bank0_n_37 ),
        .\ras_timer_r[0]_i_3__2_1 (\bank_cntrl[7].bank0_n_50 ),
        .\ras_timer_r[0]_i_3__2_2 (\bank_cntrl[4].bank0_n_46 ),
        .\ras_timer_r[0]_i_3__2_3 (\bank_cntrl[5].bank0_n_50 ),
        .\ras_timer_r[0]_i_3__2_4 (\bank_cntrl[6].bank0_n_45 ),
        .\ras_timer_r[1]_i_3__2 (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r[1]_i_3__2_0 (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r[1]_i_3__2_1 (\bank_cntrl[7].bank0_n_51 ),
        .\ras_timer_r[1]_i_3__2_2 (\bank_cntrl[4].bank0_n_47 ),
        .\ras_timer_r[1]_i_3__2_3 (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r[1]_i_3__2_4 (\bank_cntrl[6].bank0_n_44 ),
        .\ras_timer_r[2]_i_4__1 (\bank_cntrl[1].bank0_n_55 ),
        .\ras_timer_r[2]_i_4__1_0 (\bank_cntrl[0].bank0_n_36 ),
        .\ras_timer_r[2]_i_4__1_1 (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r[2]_i_4__1_2 (\bank_cntrl[4].bank0_n_48 ),
        .\ras_timer_r[2]_i_4__1_3 (\bank_cntrl[5].bank0_n_52 ),
        .\ras_timer_r[2]_i_4__1_4 (\bank_cntrl[6].bank0_n_43 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[2].bank0_n_35 ),
        .ras_timer_zero_r_reg(\bank_cntrl[3].bank0_n_69 ),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_1(arb_mux0_n_62),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (pre_bm_end_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[5].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (pre_bm_end_r_reg[1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (\bank_cntrl[3].bank0_n_44 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (head_ns1__8),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg[0]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .rb_hit_busy_r(rb_hit_busy_r[3]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_1),
        .rd_this_rank_r(rd_this_rank_r[3]),
        .rd_wr_r(rd_wr_r[3]),
        .rd_wr_r_lcl_reg(\bank_cntrl[3].bank0_n_39 ),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r[11:9]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[15:12]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[3]),
        .\req_row_r_lcl_reg[14] ({row_addr[59:56],\bank_cntrl[3].bank0_n_52 ,row_addr[54:45]}),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg(\bank_cntrl[3].bank0_n_29 ),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[3].bank0_n_33 ),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[1].bank0_n_76 ),
        .rnk_config_valid_r_lcl_reg_0(\bank_cntrl[7].bank0_n_73 ),
        .row(row),
        .\rp_timer.rp_timer_r_reg[0] (\grant_r_reg[3] [1]),
        .rtc({rtc[4],rtc[2]}),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .set_order_q(\bank_queue0/set_order_q_47 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_46 ),
        .wait_for_maint_r(wait_for_maint_r_9),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[3]));
  DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized3 \bank_cntrl[4].bank0 
       (.CLK(CLK),
        .D(\bank_queue0/q_entry_ns_16 [2]),
        .E(idle_r_lcl_reg[2]),
        .Q(sending_col[4]),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[4]),
        .act_wait_r_lcl_reg(\bank_cntrl[4].bank0_n_52 ),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(maint_idle),
        .bank(bank),
        .bm_end_r1_2(bm_end_r1_2),
        .col_addr(col_addr[70:60]),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[0].bank0_n_58 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_21 ),
        .demand_act_priority_r_reg(\bank_cntrl[4].bank0_n_53 ),
        .demand_priority_r(\bank_state0/demand_priority_r_20 ),
        .demand_priority_r_reg(\bank_cntrl[4].bank0_n_80 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_19 ),
        .demanded_prior_r_reg(\bank_cntrl[7].bank0_n_34 ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (\bank_cntrl[4].bank0_n_37 ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (\bank_cntrl[4].bank0_n_38 ),
        .\grant_r[0]_i_2__1 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\grant_r[0]_i_2__1_0 (arb_mux0_n_65),
        .\grant_r[5]_i_8__0 (\bank_cntrl[7].bank0_n_32 ),
        .\grant_r[5]_i_8__0_0 (\bank_cntrl[6].bank0_n_32 ),
        .\grant_r[5]_i_8__0_1 (\bank_cntrl[5].bank0_n_40 ),
        .\grant_r_reg[0] (\bank_cntrl[7].bank0_n_73 ),
        .\grant_r_reg[4] (\bank_cntrl[4].bank0_n_35 ),
        .\grant_r_reg[4]_0 (\bank_cntrl[4].bank0_n_40 ),
        .\grant_r_reg[4]_1 (\bank_cntrl[4].bank0_n_47 ),
        .\grant_r_reg[4]_2 (rnk_config_kill_rts_col),
        .\grant_r_reg[4]_3 (arb_mux0_n_34),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_i_4(arb_mux0_n_64),
        .granted_row_r_i_4_0(\bank_cntrl[6].bank0_n_47 ),
        .granted_row_r_i_4_1(\bank_cntrl[1].bank0_n_58 ),
        .granted_row_r_i_4_2(\bank_cntrl[5].bank0_n_57 ),
        .granted_row_r_reg(\bank_cntrl[5].bank0_n_85 ),
        .granted_row_r_reg_0(\bank_cntrl[2].bank0_n_68 ),
        .granted_row_r_reg_1(\bank_cntrl[3].bank0_n_69 ),
        .granted_row_r_reg_2(\bank_cntrl[0].bank0_n_61 ),
        .head_ns0__4(\bank_queue0/head_ns0__4 ),
        .head_r_lcl_reg(\bank_cntrl[4].bank0_n_16 ),
        .head_r_lcl_reg_0(head_r_lcl_reg_0),
        .head_r_lcl_reg_1(\bank_cntrl[5].bank0_n_45 ),
        .head_r_lcl_reg_2(head_r_lcl_reg),
        .head_r_lcl_reg_3(\bank_cntrl[1].bank0_n_35 ),
        .head_r_lcl_reg_4(\bank_cntrl[0].bank0_n_59 ),
        .head_r_lcl_reg_5(\bank_cntrl[3].bank0_n_65 ),
        .head_r_lcl_reg_6(\bank_cntrl[5].bank0_n_76 ),
        .head_r_lcl_reg_7(bank_common0_n_10),
        .head_r_lcl_reg_8(\bank_cntrl[1].bank0_n_49 ),
        .hi_priority(hi_priority),
        .idle_r({idle_r[6],idle_r[3:2]}),
        .idle_r_lcl_reg(\bank_cntrl[4].bank0_n_29 ),
        .idle_r_lcl_reg_0(idle_cnt_0[0]),
        .idle_r_lcl_reg_1(idle_cnt_0[1]),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_3(\bank_cntrl[4].bank0_n_41 ),
        .idle_r_lcl_reg_4(\bank_cntrl[4].bank0_n_71 ),
        .idle_r_lcl_reg_5(\bank_cntrl[4].bank0_n_74 ),
        .idle_r_lcl_reg_6(\bank_cntrl[4].bank0_n_78 ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_18 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_31 ),
        .\order_q_r_reg[0] (\bank_cntrl[4].bank0_n_9 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[1] (\bank_cntrl[1].bank0_n_40 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[4]),
        .pass_open_bank_r_lcl_reg(bank_common0_n_31),
        .passing_open_bank({passing_open_bank[7:5],passing_open_bank[3:0]}),
        .periodic_rd_ack_r_lcl_reg(\bank_cntrl[4].bank0_n_43 ),
        .periodic_rd_ack_r_lcl_reg_0(\bank_queue0/q_entry_ns_13 [2:1]),
        .periodic_rd_ack_r_lcl_reg_1(\bank_queue0/q_entry_ns_12 [2:1]),
        .periodic_rd_ack_r_lcl_reg_2(\bank_cntrl[4].bank0_n_77 ),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_0(\bank_cntrl[4].bank0_n_39 ),
        .pre_bm_end_r_reg_1(\bank_queue0/q_entry_ns [2]),
        .pre_bm_end_r_reg_2(\bank_cntrl[4].bank0_n_45 ),
        .pre_bm_end_r_reg_3(\bank_cntrl[4].bank0_n_70 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[4]),
        .pre_wait_r_reg(wait_for_maint_r_lcl_reg),
        .\q_entry_r[2]_i_7__4 (idle_r_lcl_reg[3]),
        .\q_entry_r[2]_i_7__4_0 (idle_r_lcl_reg[0]),
        .\q_entry_r[2]_i_7__4_1 (idle_r_lcl_reg[4]),
        .\q_entry_r_reg[0] (q_entry_r_15),
        .\q_entry_r_reg[0]_0 (\bank_queue0/q_entry_ns_14 ),
        .\q_entry_r_reg[0]_1 (\bank_queue0/q_entry_ns_45 ),
        .\q_entry_r_reg[1] (\bank_cntrl[3].bank0_n_28 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[5].bank0_n_42 ),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[2].bank0_n_58 ),
        .\q_entry_r_reg[1]_10 (idle_r_lcl_reg[1]),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[5].bank0_n_77 ),
        .\q_entry_r_reg[1]_3 (\bank_cntrl[6].bank0_n_33 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_5 (\bank_cntrl[5].bank0_n_81 ),
        .\q_entry_r_reg[1]_6 (\bank_cntrl[7].bank0_n_35 ),
        .\q_entry_r_reg[1]_7 (\bank_cntrl[6].bank0_n_64 ),
        .\q_entry_r_reg[1]_8 (\bank_cntrl[3].bank0_n_27 ),
        .\q_entry_r_reg[1]_9 (\bank_cntrl[5].bank0_n_80 ),
        .\q_entry_r_reg[2] (idle_r_lcl_reg_1),
        .\q_entry_r_reg[2]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[2]_1 (pre_bm_end_r_reg[1]),
        .\q_entry_r_reg[2]_10 (\bank_cntrl[3].bank0_n_63 ),
        .\q_entry_r_reg[2]_11 (\bank_cntrl[1].bank0_n_34 ),
        .\q_entry_r_reg[2]_12 (\bank_cntrl[5].bank0_n_44 ),
        .\q_entry_r_reg[2]_13 (\bank_cntrl[3].bank0_n_64 ),
        .\q_entry_r_reg[2]_14 (\bank_cntrl[5].bank0_n_43 ),
        .\q_entry_r_reg[2]_15 (\bank_cntrl[5].bank0_n_46 ),
        .\q_entry_r_reg[2]_16 (\bank_cntrl[5].bank0_n_54 ),
        .\q_entry_r_reg[2]_17 (\bank_cntrl[1].bank0_n_33 ),
        .\q_entry_r_reg[2]_18 (\bank_cntrl[6].bank0_n_36 ),
        .\q_entry_r_reg[2]_19 (\bank_cntrl[7].bank0_n_38 ),
        .\q_entry_r_reg[2]_2 (pre_bm_end_r_reg_1),
        .\q_entry_r_reg[2]_20 (\bank_cntrl[5].bank0_n_79 ),
        .\q_entry_r_reg[2]_21 (\bank_cntrl[2].bank0_n_62 ),
        .\q_entry_r_reg[2]_22 (\bank_cntrl[6].bank0_n_65 ),
        .\q_entry_r_reg[2]_23 (\q_entry_r_reg[2] ),
        .\q_entry_r_reg[2]_24 (\bank_cntrl[1].bank0_n_43 ),
        .\q_entry_r_reg[2]_25 (\bank_cntrl[5].bank0_n_35 ),
        .\q_entry_r_reg[2]_3 (pre_bm_end_r_reg_2),
        .\q_entry_r_reg[2]_4 (\bank_cntrl[1].bank0_n_32 ),
        .\q_entry_r_reg[2]_5 (rb_hit_busy_cnt_0[1]),
        .\q_entry_r_reg[2]_6 (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[2]_7 (\bank_cntrl[5].bank0_n_31 ),
        .\q_entry_r_reg[2]_8 (\bank_cntrl[2].bank0_n_56 ),
        .\q_entry_r_reg[2]_9 (\bank_cntrl[5].bank0_n_29 ),
        .q_has_rd_r_reg(q_has_rd_r_reg_0),
        .\ras_timer_r[0]_i_3__3 (\bank_cntrl[0].bank0_n_37 ),
        .\ras_timer_r[0]_i_3__3_0 (\bank_cntrl[7].bank0_n_50 ),
        .\ras_timer_r[0]_i_4__2 (\bank_cntrl[5].bank0_n_50 ),
        .\ras_timer_r[0]_i_4__2_0 (\bank_cntrl[6].bank0_n_45 ),
        .\ras_timer_r[1]_i_3__3 (\bank_cntrl[7].bank0_n_51 ),
        .\ras_timer_r[1]_i_3__3_0 (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r[1]_i_4__2 (\bank_cntrl[6].bank0_n_44 ),
        .\ras_timer_r[1]_i_4__2_0 (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r[2]_i_4__2 (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r[2]_i_4__2_0 (\bank_cntrl[0].bank0_n_36 ),
        .\ras_timer_r[2]_i_9__1 (\bank_cntrl[6].bank0_n_43 ),
        .\ras_timer_r[2]_i_9__1_0 (\bank_cntrl[5].bank0_n_52 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[4].bank0_n_48 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[1].bank0_n_55 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[2].bank0_n_35 ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg_2),
        .ras_timer_zero_r_reg_0(arb_mux0_n_66),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\bank_cntrl[4].bank0_n_50 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\bank_cntrl[5].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (head_ns1__8),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg[0]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .rb_hit_busy_r(rb_hit_busy_r[4]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_2),
        .rd_this_rank_r(rd_this_rank_r[4]),
        .rd_wr_r(rd_wr_r[4]),
        .rd_wr_r_lcl_reg(\bank_cntrl[4].bank0_n_46 ),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r[14:12]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[19:16]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[4]),
        .\req_row_r_lcl_reg[14] ({row_addr[74:71],\bank_cntrl[4].bank0_n_58 ,row_addr[69:60]}),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg(\bank_cntrl[4].bank0_n_3 ),
        .req_wr_r_lcl_reg_0(\bank_cntrl[4].bank0_n_34 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[4]),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[4]),
        .rtc(rtc[4]),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .set_order_q(\bank_queue0/set_order_q_44 ),
        .set_order_q_0(\bank_queue0/set_order_q_49 ),
        .set_order_q_1(\bank_queue0/set_order_q_47 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_43 ),
        .wait_for_maint_r(wait_for_maint_r_17),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[4]));
  DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized4 \bank_cntrl[5].bank0 
       (.CLK(CLK),
        .D(\bank_queue0/q_entry_ns_14 ),
        .E(idle_r_lcl_reg[3]),
        .Q(sending_col[5]),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[5]),
        .act_wait_r_lcl_reg(\bank_cntrl[5].bank0_n_57 ),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_2),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(\bank_cntrl[5].bank0_n_84 ),
        .auto_pre_r_lcl_reg_0(\bank_cntrl[5].bank0_n_85 ),
        .auto_pre_r_lcl_reg_1(maint_idle),
        .bank(bank),
        .bm_end_r1_3(bm_end_r1_3),
        .bm_end_r1_reg(\bank_cntrl[5].bank0_n_52 ),
        .col_addr(col_addr[85:75]),
        .col_wait_r_reg(\bank_cntrl[5].bank0_n_48 ),
        .col_wait_r_reg_0(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[6].bank0_n_39 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[3].bank0_n_28 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_24 ),
        .demand_act_priority_r_reg(\bank_cntrl[5].bank0_n_59 ),
        .demand_priority_r_reg(\bank_cntrl[5].bank0_n_37 ),
        .demand_priority_r_reg_0(\bank_cntrl[5].bank0_n_39 ),
        .demand_priority_r_reg_1(\bank_cntrl[5].bank0_n_40 ),
        .demand_priority_r_reg_2(\bank_cntrl[5].bank0_n_83 ),
        .demanded_prior_r_reg(\bank_cntrl[1].bank0_n_46 ),
        .demanded_prior_r_reg_0(\bank_cntrl[6].bank0_n_66 ),
        .demanded_prior_r_reg_1(\bank_cntrl[0].bank0_n_57 ),
        .demanded_prior_r_reg_2(\bank_cntrl[3].bank0_n_30 ),
        .demanded_prior_r_reg_3(\bank_cntrl[1].bank0_n_47 ),
        .demanded_prior_r_reg_4(\bank_cntrl[7].bank0_n_32 ),
        .\grant_r[6]_i_7__1 (bank_common0_n_57),
        .\grant_r[6]_i_7__1_0 (bank_common0_n_58),
        .\grant_r[7]_i_5 (rtc[6]),
        .\grant_r_reg[0] (\bank_cntrl[6].bank0_n_68 ),
        .\grant_r_reg[5] (\bank_cntrl[5].bank0_n_50 ),
        .\grant_r_reg[5]_0 (arb_mux0_n_67),
        .\grant_r_reg[5]_1 (arb_mux0_n_68),
        .\grant_r_reg[5]_2 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\grant_r_reg[6] (arb_mux0_n_34),
        .\grant_r_reg[6]_0 (rnk_config_kill_rts_col),
        .head_r_lcl_reg(\bank_cntrl[5].bank0_n_12 ),
        .head_r_lcl_reg_0(bank_common0_n_34),
        .head_r_lcl_reg_1(\bank_cntrl[4].bank0_n_71 ),
        .head_r_lcl_reg_2(bank_common0_n_35),
        .head_r_lcl_reg_3(head_r_lcl_reg),
        .hi_priority(hi_priority),
        .idle_r({idle_r[6],idle_r[3:2]}),
        .idle_r_lcl_reg(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_0(\bank_cntrl[5].bank0_n_35 ),
        .idle_r_lcl_reg_1(\bank_cntrl[5].bank0_n_41 ),
        .idle_r_lcl_reg_2(\bank_cntrl[5].bank0_n_42 ),
        .idle_r_lcl_reg_3(\bank_cntrl[5].bank0_n_43 ),
        .idle_r_lcl_reg_4(\bank_cntrl[5].bank0_n_44 ),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_7),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_23 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_30 ),
        .\order_q_r_reg[0] (bank_common0_n_54),
        .\order_q_r_reg[0]_0 (ordered_r[3:1]),
        .\order_q_r_reg[0]_1 (act_wait_r_lcl_reg_0),
        .\order_q_r_reg[1] (\bank_cntrl[5].bank0_n_49 ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[1].bank0_n_42 ),
        .\order_q_r_reg[2] (ordered_r_lcl_reg_0),
        .\order_q_r_reg[2]_0 (ordered_r_lcl_reg),
        .\order_q_r_reg[2]_1 (bank_common0_n_32),
        .ordered_r(ordered_r[5]),
        .ordered_r_lcl_reg(\bank_cntrl[5].bank0_n_33 ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .pass_open_bank_r_lcl_reg(\bank_cntrl[5].bank0_n_32 ),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[5].bank0_n_76 ),
        .pass_open_bank_r_lcl_reg_1(bank_common0_n_37),
        .passing_open_bank({passing_open_bank[7:6],passing_open_bank[4:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[5].bank0_n_53 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[5].bank0_n_77 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[5].bank0_n_78 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[5].bank0_n_79 ),
        .pre_bm_end_r_reg_3(\bank_cntrl[5].bank0_n_80 ),
        .pre_bm_end_r_reg_4(\bank_cntrl[5].bank0_n_81 ),
        .pre_bm_end_r_reg_5(\bank_cntrl[5].bank0_n_82 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[5]),
        .\q_entry_r[0]_i_2 (bank_common0_n_51),
        .\q_entry_r[0]_i_2_0 (rb_hit_busy_r[3:1]),
        .\q_entry_r[2]_i_7__4 ({idle_r_lcl_reg[4],idle_r_lcl_reg[2:0]}),
        .\q_entry_r_reg[0] (\bank_cntrl[5].bank0_n_54 ),
        .\q_entry_r_reg[0]_0 (\bank_queue0/q_entry_ns_13 [0]),
        .\q_entry_r_reg[0]_1 (\bank_cntrl[7].bank0_n_36 ),
        .\q_entry_r_reg[0]_2 (\bank_cntrl[6].bank0_n_34 ),
        .\q_entry_r_reg[0]_3 (\bank_cntrl[3].bank0_n_44 ),
        .\q_entry_r_reg[0]_4 (\bank_cntrl[2].bank0_n_37 ),
        .\q_entry_r_reg[0]_5 (\bank_cntrl[4].bank0_n_50 ),
        .\q_entry_r_reg[0]_6 (q_entry_r_25),
        .\q_entry_r_reg[1] (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[1]_0 (idle_cnt_0[0]),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[1].bank0_n_33 ),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[1].bank0_n_45 ),
        .\q_entry_r_reg[1]_3 (\bank_cntrl[1].bank0_n_44 ),
        .\q_entry_r_reg[1]_4 (\bank_cntrl[4].bank0_n_70 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[2] (rb_hit_busy_cnt_0[1]),
        .q_has_rd_r_reg(q_has_rd_r_reg_1),
        .\ras_timer_r[0]_i_3__4 (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r[0]_i_3__4_0 (\bank_cntrl[0].bank0_n_37 ),
        .\ras_timer_r[0]_i_5__4 (\bank_cntrl[7].bank0_n_50 ),
        .\ras_timer_r[0]_i_5__4_0 (\bank_cntrl[6].bank0_n_45 ),
        .\ras_timer_r[1]_i_4__3 (\bank_cntrl[7].bank0_n_51 ),
        .\ras_timer_r[1]_i_4__3_0 (\bank_cntrl[6].bank0_n_44 ),
        .\ras_timer_r[2]_i_4__3 (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r[2]_i_4__3_0 (\bank_cntrl[6].bank0_n_43 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[4].bank0_n_46 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[4].bank0_n_47 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[0].bank0_n_36 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[1].bank0_n_55 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[2].bank0_n_35 ),
        .\ras_timer_r_reg[2]_3 (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[2]_4 (\bank_cntrl[4].bank0_n_48 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (pre_bm_end_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (pre_bm_end_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (pre_bm_end_r_reg[1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (\bank_cntrl[5].bank0_n_36 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (head_ns1__8),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg[0]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_6),
        .rb_hit_busy_r(rb_hit_busy_r[5]),
        .rb_hit_busy_r_reg(\bank_cntrl[5].bank0_n_25 ),
        .rb_hit_busy_r_reg_0(\bank_cntrl[5].bank0_n_26 ),
        .rb_hit_busy_r_reg_1(\bank_cntrl[5].bank0_n_27 ),
        .rb_hit_busy_r_reg_2(\bank_cntrl[5].bank0_n_28 ),
        .rb_hit_busy_r_reg_3(\bank_cntrl[5].bank0_n_29 ),
        .rb_hit_busy_r_reg_4(\bank_cntrl[5].bank0_n_30 ),
        .rb_hit_busy_r_reg_5(\bank_cntrl[5].bank0_n_31 ),
        .rb_hit_busy_r_reg_6(\bank_cntrl[5].bank0_n_45 ),
        .rb_hit_busy_r_reg_7(\bank_cntrl[5].bank0_n_46 ),
        .rb_hit_busy_r_reg_8(rb_hit_busy_r_reg_3),
        .rd_this_rank_r(rd_this_rank_r[5]),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[3]),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r[17:15]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[23:20]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[5]),
        .\req_row_r_lcl_reg[14] ({row_addr[89:86],\bank_cntrl[5].bank0_n_64 ,row_addr[84:75]}),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg(\bank_cntrl[5].bank0_n_56 ),
        .\rnk_config_strobe_r[0]_i_10 (arb_mux0_n_69),
        .row(row),
        .row_cmd_wr(row_cmd_wr[5]),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[5]),
        .rtc(rtc[5]),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (wait_for_maint_r_lcl_reg),
        .set_order_q(\bank_queue0/set_order_q_42 ),
        .set_order_q_0(\bank_queue0/set_order_q_39 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_41 ),
        .wait_for_maint_r(wait_for_maint_r_22),
        .wait_for_maint_r_lcl_reg(\bank_cntrl[5].bank0_n_58 ),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[5]));
  DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized5 \bank_cntrl[6].bank0 
       (.CLK(CLK),
        .D(\bank_queue0/q_entry_ns_13 ),
        .Q({Q[2],sending_col[4]}),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[6]),
        .act_wait_r_lcl_reg(\bank_cntrl[6].bank0_n_47 ),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(maint_idle),
        .bank(bank),
        .bm_end_r1_4(bm_end_r1_4),
        .\cmd_pipe_plus.mc_address[10]_i_5 (\bank_cntrl[5].bank0_n_64 ),
        .\cmd_pipe_plus.mc_address[10]_i_5_0 (row_cmd_wr[5]),
        .col_addr(col_addr[100:90]),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[3].bank0_n_28 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[5].bank0_n_78 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_28 ),
        .demand_act_priority_r_reg(\bank_cntrl[6].bank0_n_48 ),
        .demand_priority_r(\bank_state0/demand_priority_r_20 ),
        .demand_priority_r_reg(\bank_cntrl[6].bank0_n_41 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_19 ),
        .demanded_prior_r_reg(\bank_cntrl[6].bank0_n_66 ),
        .demanded_prior_r_reg_0(\bank_cntrl[7].bank0_n_32 ),
        .demanded_prior_r_reg_1(\bank_cntrl[5].bank0_n_40 ),
        .demanded_prior_r_reg_2(\bank_cntrl[1].bank0_n_47 ),
        .demanded_prior_r_reg_3(\bank_cntrl[4].bank0_n_35 ),
        .demanded_prior_r_reg_4(\bank_cntrl[2].bank0_n_60 ),
        .demanded_prior_r_reg_5(\bank_cntrl[1].bank0_n_48 ),
        .\grant_r[0]_i_2__1 (\bank_cntrl[7].bank0_n_77 ),
        .\grant_r[6]_i_3__1 (arb_mux0_n_71),
        .\grant_r[6]_i_3__1_0 (\bank_cntrl[0].bank0_n_39 ),
        .\grant_r[6]_i_3__1_1 (\bank_cntrl[3].bank0_n_46 ),
        .\grant_r[6]_i_3__1_2 (\bank_cntrl[7].bank0_n_54 ),
        .\grant_r[6]_i_4__0 (arb_mux0_n_34),
        .\grant_r_reg[6] (\bank_cntrl[6].bank0_n_32 ),
        .\grant_r_reg[6]_0 (\bank_cntrl[6].bank0_n_38 ),
        .\grant_r_reg[6]_1 (\bank_cntrl[6].bank0_n_44 ),
        .\grant_r_reg[6]_2 (\grant_r_reg[7] ),
        .\grant_r_reg[6]_3 (arb_mux0_n_70),
        .\grant_r_reg[6]_4 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .head_r_lcl_reg(\bank_cntrl[6].bank0_n_17 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_74 ),
        .head_r_lcl_reg_1(head_r_lcl_reg),
        .head_r_lcl_reg_2(\bank_cntrl[5].bank0_n_27 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[6]),
        .idle_r_lcl_reg(idle_r_lcl_reg_8),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .maint_hit(maint_hit[1]),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_27 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_29 ),
        .\order_q_r_reg[0] (\bank_cntrl[6].bank0_n_10 ),
        .\order_q_r_reg[0]_0 (rtc[6]),
        .\order_q_r_reg[0]_1 (\bank_cntrl[6].bank0_n_67 ),
        .\order_q_r_reg[0]_2 (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[1] (\bank_cntrl[1].bank0_n_40 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[6]),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(\bank_cntrl[6].bank0_n_30 ),
        .pass_open_bank_r_lcl_reg_1(\bank_cntrl[6].bank0_n_37 ),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_3(bank_common0_n_40),
        .passing_open_bank({passing_open_bank[7],passing_open_bank[5:0]}),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg(pre_bm_end_r_reg[1]),
        .pre_bm_end_r_reg_0(\bank_cntrl[6].bank0_n_39 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[6].bank0_n_64 ),
        .pre_bm_end_r_reg_2(\bank_cntrl[6].bank0_n_65 ),
        .pre_passing_open_bank_r_reg(passing_open_bank[6]),
        .\q_entry_r_reg[0] (\bank_cntrl[6].bank0_n_33 ),
        .\q_entry_r_reg[0]_0 (q_entry_r_25),
        .\q_entry_r_reg[1] (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[2] (\bank_cntrl[5].bank0_n_26 ),
        .\q_entry_r_reg[2]_0 (rb_hit_busy_cnt_0[1]),
        .\ras_timer_r[0]_i_2__5 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r[0]_i_2__5_0 (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r[0]_i_4__4 (\bank_cntrl[7].bank0_n_50 ),
        .\ras_timer_r[0]_i_4__4_0 (\bank_cntrl[0].bank0_n_37 ),
        .\ras_timer_r[1]_i_2__5 (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r[1]_i_2__5_0 (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r[1]_i_2__5_1 (\bank_cntrl[7].bank0_n_51 ),
        .\ras_timer_r[2]_i_2__5 (\bank_cntrl[1].bank0_n_55 ),
        .\ras_timer_r[2]_i_2__5_0 (\bank_cntrl[0].bank0_n_36 ),
        .\ras_timer_r[2]_i_2__5_1 (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[5].bank0_n_50 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[4].bank0_n_46 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[4].bank0_n_47 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[6].bank0_n_43 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[5].bank0_n_52 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[2].bank0_n_35 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[2]_3 (\bank_cntrl[4].bank0_n_48 ),
        .ras_timer_zero_r_reg(\bank_cntrl[6].bank0_n_68 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[6].bank0_n_69 ),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_3),
        .ras_timer_zero_r_reg_2(arb_mux0_n_72),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (pre_bm_end_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (pre_bm_end_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] (\bank_cntrl[6].bank0_n_34 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] (\bank_cntrl[5].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7] (bm_end),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 (rb_hit_busy_r_reg_5),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (head_ns1__8),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg[0]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .rb_hit_busy_r(rb_hit_busy_r[6]),
        .rb_hit_busy_r_reg(\bank_cntrl[6].bank0_n_36 ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_4),
        .rd_this_rank_r(rd_this_rank_r[6]),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[4]),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[6].bank0_n_45 ),
        .rd_wr_r_lcl_reg_1(\bank_cntrl[6].bank0_n_63 ),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r[20:18]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[27:24]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[6]),
        .\req_row_r_lcl_reg[10] (\bank_cntrl[6].bank0_n_70 ),
        .\req_row_r_lcl_reg[14] ({row_addr[104:101],row_addr[99:90]}),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_0(\bank_cntrl[6].bank0_n_31 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[6]),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[6:5]),
        .rtc(rtc[7]),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (wait_for_maint_r_lcl_reg),
        .set_order_q(\bank_queue0/set_order_q_39 ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_40 ),
        .wait_for_maint_r(wait_for_maint_r_26),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[6]));
  DDR3LController_mig_7series_v4_2_bank_cntrl__parameterized6 \bank_cntrl[7].bank0 
       (.CLK(CLK),
        .D(\bank_queue0/q_entry_ns_12 ),
        .E(idle_r_lcl_reg[4]),
        .Q(Q[3]),
        .SR(SR),
        .SS(SS),
        .accept_req(accept_req),
        .act_this_rank_r(act_this_rank_r[7]),
        .act_wait_r_lcl_reg(\bank_cntrl[7].bank0_n_54 ),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .adv_order_q(adv_order_q),
        .auto_pre_r_lcl_reg(maint_idle),
        .bank(bank),
        .bm_end_r1_5(bm_end_r1_5),
        .col_addr(col_addr[115:105]),
        .col_wait_r_reg(col_wait_r_reg),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[1].bank0_n_49 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_38 ),
        .demand_act_priority_r_reg(\bank_cntrl[7].bank0_n_55 ),
        .demand_priority_r(\bank_state0/demand_priority_r_20 ),
        .demand_priority_r_6(\bank_state0/demand_priority_r ),
        .demand_priority_r_reg(\bank_cntrl[7].bank0_n_33 ),
        .demanded_prior_r_reg(\bank_cntrl[0].bank0_n_57 ),
        .demanded_prior_r_reg_0(\bank_cntrl[6].bank0_n_32 ),
        .demanded_prior_r_reg_1(\bank_cntrl[2].bank0_n_29 ),
        .demanded_prior_r_reg_2(\bank_cntrl[5].bank0_n_40 ),
        .demanded_prior_r_reg_3(\bank_cntrl[3].bank0_n_66 ),
        .demanded_prior_r_reg_4(\bank_cntrl[2].bank0_n_63 ),
        .\grant_r[1]_i_2__1 (rtc[6:5]),
        .\grant_r[1]_i_4 (\bank_cntrl[2].bank0_n_39 ),
        .\grant_r[1]_i_4_0 (\bank_cntrl[5].bank0_n_57 ),
        .\grant_r[1]_i_4_1 (\bank_cntrl[6].bank0_n_47 ),
        .\grant_r[1]_i_4_2 (\grant_r[1]_i_4 ),
        .\grant_r[2]_i_2__0 (\bank_cntrl[2].bank0_n_31 ),
        .\grant_r[6]_i_4__0 (\bank_cntrl[7].bank0_n_74 ),
        .\grant_r[6]_i_4__0_0 (\bank_cntrl[6].bank0_n_41 ),
        .\grant_r[7]_i_12__1 (\bank_cntrl[3].bank0_n_36 ),
        .\grant_r[7]_i_6__0 (arb_mux0_n_34),
        .\grant_r[7]_i_6__1 (arb_mux0_n_74),
        .\grant_r[7]_i_6__1_0 (\bank_cntrl[1].bank0_n_58 ),
        .\grant_r[7]_i_6__1_1 (\bank_cntrl[4].bank0_n_52 ),
        .\grant_r[7]_i_6__1_2 (\bank_cntrl[0].bank0_n_39 ),
        .\grant_r_reg[1] (\bank_cntrl[2].bank0_n_32 ),
        .\grant_r_reg[1]_0 (\bank_cntrl[3].bank0_n_37 ),
        .\grant_r_reg[1]_1 (arb_mux0_n_89),
        .\grant_r_reg[2] (\bank_cntrl[7].bank0_n_76 ),
        .\grant_r_reg[3] (arb_mux0_n_77),
        .\grant_r_reg[3]_0 (arb_mux0_n_76),
        .\grant_r_reg[7] (\bank_cntrl[7].bank0_n_32 ),
        .\grant_r_reg[7]_0 (\bank_cntrl[7].bank0_n_34 ),
        .\grant_r_reg[7]_1 (\bank_cntrl[7].bank0_n_51 ),
        .\grant_r_reg[7]_2 (\grant_r_reg[7] ),
        .\grant_r_reg[7]_3 (arb_mux0_n_73),
        .\grant_r_reg[7]_4 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .head_r_lcl_reg(\bank_cntrl[7].bank0_n_16 ),
        .head_r_lcl_reg_0(\bank_cntrl[4].bank0_n_77 ),
        .head_r_lcl_reg_1(\bank_cntrl[5].bank0_n_25 ),
        .head_r_lcl_reg_2(head_r_lcl_reg),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(idle_r_lcl_reg_4),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_act_rrd(inhbt_act_rrd),
        .inhbt_rd(inhbt_rd),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_zq_r(maint_zq_r),
        .of_ctl_full_v(of_ctl_full_v),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_37 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_34 ),
        .ofs_rdy_r0_0(\bank_state0/ofs_rdy_r0_33 ),
        .ofs_rdy_r0_1(\bank_state0/ofs_rdy_r0_32 ),
        .ofs_rdy_r0_2(\bank_state0/ofs_rdy_r0_31 ),
        .ofs_rdy_r0_3(\bank_state0/ofs_rdy_r0_30 ),
        .ofs_rdy_r0_4(\bank_state0/ofs_rdy_r0_29 ),
        .ofs_rdy_r0_5(\bank_state0/ofs_rdy_r0 ),
        .ofs_rdy_r_reg(rd_wr_r_lcl_reg[4:0]),
        .\order_q_r_reg[0] (\bank_cntrl[7].bank0_n_73 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[7].bank0_n_75 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[5].bank0_n_33 ),
        .\order_q_r_reg[1] (\bank_cntrl[1].bank0_n_40 ),
        .\order_q_r_reg[2] (\order_q_r_reg[2] ),
        .ordered_r(ordered_r[7]),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(\bank_cntrl[7].bank0_n_39 ),
        .override_demand_r_reg_0(\bank_cntrl[7].bank0_n_41 ),
        .override_demand_r_reg_1(\bank_cntrl[7].bank0_n_43 ),
        .override_demand_r_reg_2(\bank_cntrl[7].bank0_n_47 ),
        .override_demand_r_reg_3(rnk_config_kill_rts_col),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r_0),
        .pass_open_bank_r_lcl_reg_0(bank_common0_n_44),
        .passing_open_bank(passing_open_bank[6:0]),
        .periodic_rd_insert(periodic_rd_insert),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_r_1(pre_bm_end_r_1),
        .pre_bm_end_r_reg(bm_end),
        .pre_passing_open_bank_r_reg(passing_open_bank[7]),
        .\q_entry_r_reg[0] (\bank_cntrl[7].bank0_n_35 ),
        .\q_entry_r_reg[0]_0 (q_entry_r_35),
        .\q_entry_r_reg[1] (rb_hit_busy_cnt_0[0]),
        .\q_entry_r_reg[2] (\bank_cntrl[5].bank0_n_26 ),
        .\q_entry_r_reg[2]_0 (rb_hit_busy_cnt_0[1]),
        .q_has_rd_r_reg(q_has_rd_r_reg_2),
        .q_has_rd_r_reg_0(q_has_rd_r_reg_3),
        .\ras_timer_r[0]_i_2__6 (\bank_cntrl[3].bank0_n_39 ),
        .\ras_timer_r[0]_i_2__6_0 (\bank_cntrl[2].bank0_n_33 ),
        .\ras_timer_r[0]_i_3__6 (\bank_cntrl[0].bank0_n_37 ),
        .\ras_timer_r[0]_i_3__6_0 (\bank_cntrl[1].bank0_n_53 ),
        .\ras_timer_r[1]_i_2__6 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r[1]_i_2__6_0 (\bank_cntrl[1].bank0_n_54 ),
        .\ras_timer_r[1]_i_2__6_1 (\bank_cntrl[0].bank0_n_38 ),
        .\ras_timer_r[2]_i_2__6 (\bank_cntrl[2].bank0_n_35 ),
        .\ras_timer_r[2]_i_2__6_0 (\bank_cntrl[1].bank0_n_55 ),
        .\ras_timer_r[2]_i_2__6_1 (\bank_cntrl[0].bank0_n_36 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[6].bank0_n_45 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[4].bank0_n_46 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[5].bank0_n_50 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[6].bank0_n_44 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[3].bank0_n_40 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[4].bank0_n_47 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[5].bank0_n_51 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[7].bank0_n_52 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[6].bank0_n_43 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[3].bank0_n_41 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[4].bank0_n_48 ),
        .\ras_timer_r_reg[2]_3 (\bank_cntrl[5].bank0_n_52 ),
        .ras_timer_zero_r_reg(\bank_cntrl[7].bank0_n_77 ),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_4),
        .ras_timer_zero_r_reg_1(arb_mux0_n_75),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 (pre_bm_end_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11] (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 (pre_bm_end_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12] (pre_bm_end_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13] (\bank_cntrl[5].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 (rb_hit_busy_r_reg_3),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14] (\bank_cntrl[7].bank0_n_36 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 (pre_bm_end_r_reg[1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 (rb_hit_busy_r_reg_4),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 (head_ns1__8),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9] (pre_bm_end_r_reg[0]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 (rb_hit_busy_r_reg_6),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .rb_hit_busy_r(rb_hit_busy_r[7]),
        .rb_hit_busy_r_reg(\bank_cntrl[7].bank0_n_38 ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_5),
        .rd_this_rank_r(rd_this_rank_r[7]),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg[5]),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[7].bank0_n_50 ),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r[23:21]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[31:28]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[7]),
        .\req_row_r_lcl_reg[14] ({row_addr[119:116],\bank_cntrl[7].bank0_n_60 ,row_addr[114:105]}),
        .req_wr_r_lcl0_4(req_wr_r_lcl0_4),
        .req_wr_r_lcl_reg(req_wr_r_lcl_reg_0),
        .req_wr_r_lcl_reg_0(\bank_cntrl[7].bank0_n_31 ),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r[0]_i_9 (\bank_cntrl[3].bank0_n_34 ),
        .rnk_config_valid_r_lcl_reg(arb_mux0_n_90),
        .row(row),
        .row_cmd_wr(row_cmd_wr[7]),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[7]),
        .rtc(rtc[7]),
        .\rtp_timer_r_reg[0] (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1] (wait_for_maint_r_lcl_reg),
        .set_order_q(\bank_queue0/set_order_q ),
        .\starve_limit_cntr_r_reg[0] (sent_col),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns ),
        .wait_for_maint_r(wait_for_maint_r_36),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[7]));
  DDR3LController_mig_7series_v4_2_bank_common bank_common0
       (.CLK(CLK),
        .D(\bank_queue0/q_entry_ns_16 [0]),
        .E(idle_r_lcl_reg[3]),
        .Q(\maint_controller.maint_hit_busies_r ),
        .SR(SR),
        .accept_internal_r(accept_internal_r),
        .accept_internal_r_reg_0(bank_common0_n_11),
        .accept_internal_r_reg_1(bank_common0_n_32),
        .accept_ns(accept_ns),
        .accept_r_reg_0(accept_r_reg),
        .accept_req(accept_req),
        .adv_order_q(adv_order_q),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_rdy_r_reg(bank_common0_n_23),
        .app_rdy_r_reg_0(bank_common0_n_27),
        .app_rdy_r_reg_1(bank_common0_n_31),
        .app_rdy_r_reg_2(bank_common0_n_37),
        .app_rdy_r_reg_3(bank_common0_n_40),
        .app_rdy_r_reg_4(bank_common0_n_44),
        .clear_req__0(clear_req__0),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_1 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .\grant_r[5]_i_14__0 (\bank_cntrl[0].bank0_n_35 ),
        .\grant_r[5]_i_14__0_0 ({sending_col[4],Q[0]}),
        .\grant_r[5]_i_14__0_1 (rd_wr_r_lcl_reg[1]),
        .\grant_r[5]_i_14__0_2 (req_wr_r_lcl_reg_1),
        .\grant_r[5]_i_14__0_3 (\bank_cntrl[3].bank0_n_29 ),
        .\grant_r[5]_i_14__0_4 (\bank_cntrl[2].bank0_n_28 ),
        .\grant_r[5]_i_14__0_5 (\bank_cntrl[4].bank0_n_3 ),
        .\grant_r_reg[1] (bank_common0_n_57),
        .head_r_lcl_reg(\bank_cntrl[0].bank0_n_28 ),
        .head_r_lcl_reg_0(\bank_cntrl[0].bank0_n_14 ),
        .head_r_lcl_reg_1(\bank_cntrl[5].bank0_n_53 ),
        .head_r_lcl_reg_2(\bank_cntrl[5].bank0_n_36 ),
        .head_r_lcl_reg_3(\bank_cntrl[5].bank0_n_12 ),
        .hi_priority(hi_priority),
        .idle_r({idle_r[6],idle_r[3:2]}),
        .idle_r_lcl_reg(bank_common0_n_13),
        .idle_r_lcl_reg_0(bank_common0_n_14),
        .idle_r_lcl_reg_1(bank_common0_n_35),
        .\maint_controller.maint_hit_busies_r_reg[0]_0 (\maint_controller.maint_hit_busies_r_reg[0] ),
        .\maint_controller.maint_hit_busies_r_reg[0]_1 (idle_r_lcl_reg_5),
        .\maint_controller.maint_hit_busies_r_reg[0]_2 (\bank_cntrl[0].bank0_n_27 ),
        .\maint_controller.maint_hit_busies_r_reg[1]_0 (idle_r_lcl_reg_0),
        .\maint_controller.maint_hit_busies_r_reg[2]_0 (pre_bm_end_r_reg_1),
        .\maint_controller.maint_hit_busies_r_reg[2]_1 (idle_r_lcl_reg_2),
        .\maint_controller.maint_hit_busies_r_reg[3]_0 (pre_bm_end_r_reg_2),
        .\maint_controller.maint_hit_busies_r_reg[3]_1 (idle_r_lcl_reg_6),
        .\maint_controller.maint_hit_busies_r_reg[4]_0 (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maint_controller.maint_hit_busies_r_reg[4]_1 (pre_bm_end_r_reg_0),
        .\maint_controller.maint_hit_busies_r_reg[4]_2 (idle_r_lcl_reg_3),
        .\maint_controller.maint_hit_busies_r_reg[5]_0 (idle_r_lcl_reg_7),
        .\maint_controller.maint_hit_busies_r_reg[5]_1 (\bank_cntrl[5].bank0_n_32 ),
        .\maint_controller.maint_hit_busies_r_reg[6]_0 (pre_bm_end_r_reg[1]),
        .\maint_controller.maint_hit_busies_r_reg[6]_1 (idle_r_lcl_reg_8),
        .\maint_controller.maint_hit_busies_r_reg[7]_0 (idle_r_lcl_reg_4),
        .\maint_controller.maint_rdy_r1_reg_0 (head_ns1__8),
        .\maint_controller.maint_rdy_r1_reg_1 (\bank_cntrl[1].bank0_n_50 ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_idle),
        .maint_hit(maint_hit),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .order_cnt_0(order_cnt_0),
        .\order_q_r_reg[0] (\bank_cntrl[6].bank0_n_31 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[7].bank0_n_31 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[4].bank0_n_34 ),
        .\order_q_r_reg[0]_2 (\bank_cntrl[5].bank0_n_56 ),
        .\order_q_r_reg[2] (\bank_cntrl[0].bank0_n_32 ),
        .\order_q_r_reg[2]_0 (\bank_cntrl[5].bank0_n_49 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(bank_common0_n_54),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg_0),
        .p_9_in(p_9_in),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_1(bank_common0_n_10),
        .periodic_rd_ack_r_lcl_reg_2(bank_common0_n_20),
        .periodic_rd_ack_r_lcl_reg_3(bank_common0_n_49),
        .periodic_rd_cntr_r_reg_0(periodic_rd_cntr_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(bank_common0_n_34),
        .\q_entry_r_reg[0] (\bank_queue0/q_entry_ns [0]),
        .\q_entry_r_reg[0]_0 (\bank_queue0/q_entry_ns_45 ),
        .\q_entry_r_reg[0]_1 (\bank_queue0/q_entry_ns_12 [0]),
        .\q_entry_r_reg[0]_10 (\bank_cntrl[3].bank0_n_13 ),
        .\q_entry_r_reg[0]_11 (\bank_cntrl[2].bank0_n_59 ),
        .\q_entry_r_reg[0]_12 (\bank_cntrl[5].bank0_n_45 ),
        .\q_entry_r_reg[0]_13 (q_entry_r_15),
        .\q_entry_r_reg[0]_14 (\bank_cntrl[4].bank0_n_16 ),
        .\q_entry_r_reg[0]_15 (bm_end),
        .\q_entry_r_reg[0]_16 (\bank_cntrl[2].bank0_n_61 ),
        .\q_entry_r_reg[0]_17 (\bank_cntrl[5].bank0_n_25 ),
        .\q_entry_r_reg[0]_18 (q_entry_r_35),
        .\q_entry_r_reg[0]_19 (\bank_cntrl[7].bank0_n_16 ),
        .\q_entry_r_reg[0]_2 ({idle_r_lcl_reg[4],idle_r_lcl_reg[2],idle_r_lcl_reg[0]}),
        .\q_entry_r_reg[0]_3 (\bank_cntrl[5].bank0_n_30 ),
        .\q_entry_r_reg[0]_4 (q_entry_r),
        .\q_entry_r_reg[0]_5 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_6 (\bank_cntrl[2].bank0_n_13 ),
        .\q_entry_r_reg[0]_7 (\bank_cntrl[5].bank0_n_41 ),
        .\q_entry_r_reg[0]_8 (q_entry_r_8),
        .\q_entry_r_reg[0]_9 (\bank_cntrl[5].bank0_n_28 ),
        .\q_entry_r_reg[1] (idle_r_lcl_reg_1),
        .\q_entry_r_reg[1]_0 (pre_bm_end_r_reg[0]),
        .\q_entry_r_reg[1]_1 (idle_cnt_0[0]),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg(bank_common0_n_17),
        .rb_hit_busy_r_reg_0(rb_hit_busy_cnt_0[0]),
        .rb_hit_busy_r_reg_1(bank_common0_n_51),
        .rb_hit_busy_r_reg_2(rb_hit_busy_cnt_0[1]),
        .rd_wr_r(rd_wr_r[4]),
        .\req_cmd_r_reg[0] (\req_cmd_r_reg[0] ),
        .req_periodic_rd_r_lcl_reg(req_periodic_rd_r_lcl_reg),
        .req_wr_r_lcl_reg(bank_common0_n_58),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .set_order_q(\bank_queue0/set_order_q_51 ),
        .set_order_q_0(\bank_queue0/set_order_q_49 ),
        .set_order_q_10(\bank_queue0/set_order_q ),
        .set_order_q_2(\bank_queue0/set_order_q_47 ),
        .set_order_q_4(\bank_queue0/set_order_q_44 ),
        .set_order_q_6(\bank_queue0/set_order_q_42 ),
        .set_order_q_9(\bank_queue0/set_order_q_39 ),
        .wait_for_maint_ns(\bank_queue0/wait_for_maint_ns_50 ),
        .wait_for_maint_ns_1(\bank_queue0/wait_for_maint_ns_48 ),
        .wait_for_maint_ns_11(\bank_queue0/wait_for_maint_ns ),
        .wait_for_maint_ns_3(\bank_queue0/wait_for_maint_ns_46 ),
        .wait_for_maint_ns_5(\bank_queue0/wait_for_maint_ns_43 ),
        .wait_for_maint_ns_7(\bank_queue0/wait_for_maint_ns_41 ),
        .wait_for_maint_ns_8(\bank_queue0/wait_for_maint_ns_40 ),
        .wait_for_maint_r(wait_for_maint_r_0),
        .wait_for_maint_r_12(wait_for_maint_r_5),
        .wait_for_maint_r_13(wait_for_maint_r_9),
        .wait_for_maint_r_14(wait_for_maint_r_17),
        .wait_for_maint_r_15(wait_for_maint_r_22),
        .wait_for_maint_r_16(wait_for_maint_r_26),
        .wait_for_maint_r_17(wait_for_maint_r_36),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg_0),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_1(\bank_cntrl[6].bank0_n_17 ),
        .was_priority(was_priority),
        .was_priority_reg_0(was_priority_reg),
        .was_wr(was_wr),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    pass_open_bank_r_lcl_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    q_has_priority_r_reg_0,
    \order_q_r_reg[0]_0 ,
    col_wait_r_reg,
    p_15_in,
    \order_q_r_reg[1]_0 ,
    passing_open_bank,
    pre_bm_end_r_reg_0,
    idle_r_lcl_reg_1,
    bm_end,
    act_wait_ns,
    \q_entry_r_reg[0]_0 ,
    D,
    wait_for_maint_r_lcl_reg_1,
    \order_q_r_reg[1]_1 ,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    p_9_in,
    CLK,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    SS,
    ordered_r_lcl_reg_0,
    q_has_priority_r_reg_1,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    set_order_q,
    req_priority_r,
    adv_order_q,
    \rnk_config_strobe_r[0]_i_9 ,
    col_wait_r,
    \order_q_r_reg[1]_2 ,
    was_priority,
    accept_req,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    was_wr,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_1,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    act_wait_r_lcl_reg_1,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    head_r_lcl_reg_5,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    ras_timer_zero_r,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    act_wait_r_lcl_i_5_0,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r[0]_i_2_0 ,
    \ras_timer_r_reg[0]_3 ,
    \ras_timer_r_reg[0]_4 ,
    \ras_timer_r_reg[0]_5 ,
    \ras_timer_r_reg[1]_4 ,
    \ras_timer_r_reg[1]_5 ,
    \ras_timer_r[1]_i_3_0 ,
    \ras_timer_r_reg[2]_4 ,
    \ras_timer_r_reg[2]_5 ,
    \ras_timer_r[2]_i_3_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    accept_internal_r_reg,
    accept_internal_r_reg_0,
    accept_internal_r_reg_1,
    accept_internal_r_reg_2,
    accept_internal_r_reg_3,
    accept_internal_r_reg_4,
    accept_internal_r_reg_5,
    accept_internal_r_reg_6,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[2]_2 ,
    \order_q_r_reg[1]_3 ,
    \order_q_r_reg[0]_1 );
  output idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output pass_open_bank_r_lcl_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  output q_has_priority_r_reg_0;
  output [0:0]\order_q_r_reg[0]_0 ;
  output col_wait_r_reg;
  output p_15_in;
  output \order_q_r_reg[1]_0 ;
  output [0:0]passing_open_bank;
  output pre_bm_end_r_reg_0;
  output idle_r_lcl_reg_1;
  output [0:0]bm_end;
  output act_wait_ns;
  output \q_entry_r_reg[0]_0 ;
  output [2:0]D;
  output wait_for_maint_r_lcl_reg_1;
  output \order_q_r_reg[1]_1 ;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output p_9_in;
  input CLK;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input head_r_lcl_reg_1;
  input [0:0]head_r_lcl_reg_2;
  input [0:0]SS;
  input ordered_r_lcl_reg_0;
  input q_has_priority_r_reg_1;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input set_order_q;
  input req_priority_r;
  input adv_order_q;
  input \rnk_config_strobe_r[0]_i_9 ;
  input col_wait_r;
  input \order_q_r_reg[1]_2 ;
  input was_priority;
  input accept_req;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input was_wr;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_1;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input act_wait_r_lcl_reg;
  input [0:0]act_wait_r_lcl_reg_0;
  input act_wait_r_lcl_reg_1;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input head_r_lcl_reg_5;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[2]_0 ;
  input \q_entry_r_reg[2]_1 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input ras_timer_zero_r;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input [6:0]act_wait_r_lcl_i_5_0;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r[0]_i_2_0 ;
  input \ras_timer_r_reg[0]_3 ;
  input \ras_timer_r_reg[0]_4 ;
  input \ras_timer_r_reg[0]_5 ;
  input \ras_timer_r_reg[1]_4 ;
  input \ras_timer_r_reg[1]_5 ;
  input \ras_timer_r[1]_i_3_0 ;
  input \ras_timer_r_reg[2]_4 ;
  input \ras_timer_r_reg[2]_5 ;
  input \ras_timer_r[2]_i_3_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input accept_internal_r_reg;
  input accept_internal_r_reg_0;
  input accept_internal_r_reg_1;
  input accept_internal_r_reg_2;
  input accept_internal_r_reg_3;
  input accept_internal_r_reg_4;
  input accept_internal_r_reg_5;
  input [0:0]accept_internal_r_reg_6;
  input \order_q_r_reg[2]_0 ;
  input \order_q_r_reg[2]_1 ;
  input \order_q_r_reg[2]_2 ;
  input \order_q_r_reg[1]_3 ;
  input \order_q_r_reg[0]_1 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r_i_2_n_0;
  wire accept_internal_r_reg;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_internal_r_reg_2;
  wire accept_internal_r_reg_3;
  wire accept_internal_r_reg_4;
  wire accept_internal_r_reg_5;
  wire [0:0]accept_internal_r_reg_6;
  wire accept_req;
  wire act_wait_ns;
  wire [6:0]act_wait_r_lcl_i_5_0;
  wire act_wait_r_lcl_i_5_n_0;
  wire act_wait_r_lcl_i_6_n_0;
  wire act_wait_r_lcl_i_9_n_0;
  wire act_wait_r_lcl_reg;
  wire [0:0]act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire head_r_lcl_i_1_n_0;
  wire head_r_lcl_i_4__0_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [0:0]head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_5;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1_n_0 ;
  wire \order_q_r[1]_i_1_n_0 ;
  wire \order_q_r[2]_i_1_n_0 ;
  wire \order_q_r[2]_i_2__0_n_0 ;
  wire \order_q_r[2]_i_6_n_0 ;
  wire [0:0]\order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[1]_3 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire \order_q_r_reg[2]_2 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire p_15_in;
  wire p_9_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire [0:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_wait_r;
  wire [2:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[0]_i_2_n_0 ;
  wire \q_entry_r[1]_i_2__5_n_0 ;
  wire \q_entry_r[2]_i_10_n_0 ;
  wire \q_entry_r[2]_i_12__3_n_0 ;
  wire \q_entry_r[2]_i_16_n_0 ;
  wire \q_entry_r[2]_i_17_n_0 ;
  wire \q_entry_r[2]_i_4_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire \ras_timer_r[0]_i_2_0 ;
  wire \ras_timer_r[0]_i_2_n_0 ;
  wire \ras_timer_r[0]_i_3_n_0 ;
  wire \ras_timer_r[0]_i_6_n_0 ;
  wire \ras_timer_r[1]_i_2_n_0 ;
  wire \ras_timer_r[1]_i_3_0 ;
  wire \ras_timer_r[1]_i_3_n_0 ;
  wire \ras_timer_r[1]_i_6_n_0 ;
  wire \ras_timer_r[2]_i_2_n_0 ;
  wire \ras_timer_r[2]_i_3_0 ;
  wire \ras_timer_r[2]_i_3_n_0 ;
  wire \ras_timer_r[2]_i_6_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[0]_3 ;
  wire \ras_timer_r_reg[0]_4 ;
  wire \ras_timer_r_reg[0]_5 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire \ras_timer_r_reg[1]_5 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire \ras_timer_r_reg[2]_4 ;
  wire \ras_timer_r_reg[2]_5 ;
  wire ras_timer_zero_r;
  wire [7:1]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire [7:1]rb_hit_busies_r;
  wire req_priority_r;
  wire \rnk_config_strobe_r[0]_i_9 ;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_priority;
  wire was_wr;

  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    accept_internal_r_i_1
       (.I0(accept_internal_r_reg),
        .I1(accept_internal_r_i_2_n_0),
        .I2(accept_internal_r_reg_0),
        .I3(accept_internal_r_reg_1),
        .I4(accept_internal_r_reg_2),
        .I5(accept_internal_r_reg_3),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    accept_internal_r_i_2
       (.I0(idle_r_lcl_reg_1),
        .I1(accept_internal_r_reg_4),
        .I2(accept_internal_r_reg_5),
        .I3(accept_internal_r_reg_6),
        .O(accept_internal_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h5D5DFF5D5D5D5D5D)) 
    act_wait_r_lcl_i_1
       (.I0(act_wait_r_lcl_reg),
        .I1(pass_open_bank_r),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r_reg[0]_0 ),
        .I4(act_wait_r_lcl_reg_0),
        .I5(act_wait_r_lcl_reg_1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'h40555555)) 
    act_wait_r_lcl_i_3
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    act_wait_r_lcl_i_4
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[2]),
        .I3(idle_r_lcl_reg_0),
        .I4(act_wait_r_lcl_i_5_n_0),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    act_wait_r_lcl_i_5
       (.I0(act_wait_r_lcl_i_6_n_0),
        .I1(act_wait_r_lcl_i_5_0[1]),
        .I2(rb_hit_busies_r[2]),
        .I3(act_wait_r_lcl_i_5_0[3]),
        .I4(rb_hit_busies_r[4]),
        .I5(act_wait_r_lcl_i_9_n_0),
        .O(act_wait_r_lcl_i_5_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    act_wait_r_lcl_i_6
       (.I0(act_wait_r_lcl_i_5_0[6]),
        .I1(rb_hit_busies_r[7]),
        .I2(act_wait_r_lcl_i_5_0[0]),
        .I3(rb_hit_busies_r[1]),
        .O(act_wait_r_lcl_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    act_wait_r_lcl_i_9
       (.I0(rb_hit_busies_r[6]),
        .I1(act_wait_r_lcl_i_5_0[5]),
        .I2(rb_hit_busies_r[3]),
        .I3(act_wait_r_lcl_i_5_0[2]),
        .I4(act_wait_r_lcl_i_5_0[4]),
        .I5(rb_hit_busies_r[5]),
        .O(act_wait_r_lcl_i_9_n_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    auto_pre_r_lcl_i_1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_0),
        .I4(q_has_priority_r_reg_1),
        .O(auto_pre_r_lcl_i_1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFAF2FFF2F0F0FFF0)) 
    \compute_tail.tail_r_lcl_i_1 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(idle_r_lcl_reg_0),
        .I2(set_order_q),
        .I3(\compute_tail.tail_r_lcl_reg_0 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \compute_tail.tail_r_lcl_i_2__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I2(\compute_tail.tail_r_lcl_reg_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .O(pre_bm_end_r_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    demand_priority_r_i_2
       (.I0(q_has_priority),
        .I1(req_priority_r),
        .I2(adv_order_q),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(order_q_r[1]),
        .I5(order_q_r[2]),
        .O(q_has_priority_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[5]_i_10 
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .O(\order_q_r_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[5]_i_13 
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(ras_timer_zero_r),
        .I2(act_wait_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_0),
        .I4(head_r_lcl_reg_0),
        .O(wait_for_maint_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h0003AAAAFF03AAAA)) 
    head_r_lcl_i_1
       (.I0(head_r_lcl_reg_3),
        .I1(head_r_lcl_reg_4),
        .I2(\q_entry_r[0]_i_2_n_0 ),
        .I3(head_r_lcl_reg_5),
        .I4(pre_bm_end_r_reg_0),
        .I5(head_r_lcl_i_4__0_n_0),
        .O(head_r_lcl_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    head_r_lcl_i_4__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[2]),
        .O(head_r_lcl_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    head_r_lcl_i_4__0__0
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .O(pre_bm_end_r_reg_2));
  FDSE head_r_lcl_reg
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(head_r_lcl_i_1_n_0),
        .Q(head_r_lcl_reg_0),
        .S(head_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h00D0)) 
    idle_r_lcl_i_2
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .I3(q_has_priority_r_reg_1),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0606000FF6F6F0F0)) 
    \order_q_r[0]_i_1 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(\order_q_r_reg[1]_0 ),
        .I3(\order_q_r_reg[1]_2 ),
        .I4(set_order_q),
        .I5(\order_q_r_reg[0]_0 ),
        .O(\order_q_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hECECECEFDCDCDCD0)) 
    \order_q_r[1]_i_1 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\order_q_r_reg[1]_3 ),
        .I2(\order_q_r_reg[1]_0 ),
        .I3(\order_q_r_reg[1]_2 ),
        .I4(set_order_q),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \order_q_r[1]_i_3 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_0 ),
        .I2(order_q_r[2]),
        .I3(adv_order_q),
        .O(\order_q_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEBAAFFFFEBAA0000)) 
    \order_q_r[2]_i_1 
       (.I0(\order_q_r[2]_i_2__0_n_0 ),
        .I1(\order_q_r_reg[2]_0 ),
        .I2(\order_q_r_reg[2]_1 ),
        .I3(\order_q_r_reg[2]_2 ),
        .I4(\order_q_r[2]_i_6_n_0 ),
        .I5(order_q_r[2]),
        .O(\order_q_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \order_q_r[2]_i_2__0 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(order_q_r[2]),
        .I2(\order_q_r_reg[0]_0 ),
        .I3(order_q_r[1]),
        .O(\order_q_r[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \order_q_r[2]_i_6 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(\order_q_r_reg[1]_2 ),
        .I2(set_order_q),
        .O(\order_q_r[2]_i_6_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1_n_0 ),
        .Q(\order_q_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000400)) 
    pass_open_bank_r_lcl_i_1
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(tail_r),
        .I2(pre_wait_r),
        .I3(auto_pre_r_lcl_reg_2),
        .I4(pass_open_bank_r_lcl_reg_0),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_4__4
       (.I0(q_has_priority_r_reg_1),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF660F6600660F66)) 
    \q_entry_r[0]_i_1 
       (.I0(accept_req),
        .I1(\q_entry_r_reg[1]_3 ),
        .I2(q_entry_r[0]),
        .I3(pre_bm_end_r_reg_0),
        .I4(set_order_q),
        .I5(\q_entry_r[0]_i_2_n_0 ),
        .O(q_entry_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .O(\q_entry_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACACA3AC)) 
    \q_entry_r[1]_i_1 
       (.I0(\q_entry_r[1]_i_2__5_n_0 ),
        .I1(\q_entry_r_reg[1]_2 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(accept_req),
        .I4(\q_entry_r_reg[1]_3 ),
        .O(q_entry_ns[1]));
  LUT6 #(
    .INIT(64'hE1E1E1E1FF0000FF)) 
    \q_entry_r[1]_i_2__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .I3(q_entry_r[1]),
        .I4(q_entry_r[0]),
        .I5(set_order_q),
        .O(\q_entry_r[1]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q_entry_r[2]_i_10 
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(\q_entry_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \q_entry_r[2]_i_12__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .O(\q_entry_r[2]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \q_entry_r[2]_i_16 
       (.I0(rb_hit_busies_r[2]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I5(rb_hit_busies_r[1]),
        .O(\q_entry_r[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \q_entry_r[2]_i_17 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .O(\q_entry_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAEA0AEA0AEA0A2AC)) 
    \q_entry_r[2]_i_2 
       (.I0(\q_entry_r[2]_i_4_n_0 ),
        .I1(accept_req),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\q_entry_r_reg[1]_2 ),
        .I5(\q_entry_r_reg[1]_3 ),
        .O(q_entry_ns[2]));
  LUT6 #(
    .INIT(64'h55D7FFD7FFD755D7)) 
    \q_entry_r[2]_i_4 
       (.I0(pre_bm_end_r_reg_0),
        .I1(q_entry_r[2]),
        .I2(\q_entry_r[2]_i_10_n_0 ),
        .I3(set_order_q),
        .I4(\q_entry_r_reg[2]_1 ),
        .I5(\q_entry_r[2]_i_12__3_n_0 ),
        .O(\q_entry_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \q_entry_r[2]_i_9 
       (.I0(\q_entry_r[2]_i_16_n_0 ),
        .I1(\q_entry_r[2]_i_17_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I3(rb_hit_busies_r[3]),
        .I4(rb_hit_busies_r[6]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .R(SS));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .R(SS));
  FDRE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(q_entry_ns[2]),
        .Q(q_entry_r[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h00FF000000800000)) 
    q_has_priority_r_i_1
       (.I0(was_priority),
        .I1(accept_req),
        .I2(q_has_rd_r_reg_0),
        .I3(q_has_priority_r_reg_1),
        .I4(pre_bm_end_r_reg_0),
        .I5(q_has_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFAAEA)) 
    q_has_rd_r_i_1
       (.I0(q_has_rd_r_reg_1),
        .I1(q_has_rd_r_reg_0),
        .I2(accept_req),
        .I3(was_wr),
        .I4(q_has_rd),
        .I5(pass_open_bank_r_lcl_reg_0),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCE020000CE02)) 
    \ras_timer_r[0]_i_1 
       (.I0(\ras_timer_r[0]_i_2_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[0]_i_3_n_0 ),
        .I3(\ras_timer_r_reg[0] ),
        .I4(\q_entry_r_reg[0]_0 ),
        .I5(\ras_timer_r_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF51404040)) 
    \ras_timer_r[0]_i_2 
       (.I0(rb_hit_busies_r[3]),
        .I1(rb_hit_busies_r[2]),
        .I2(\ras_timer_r_reg[0]_1 ),
        .I3(rb_hit_busies_r[1]),
        .I4(\ras_timer_r_reg[0]_2 ),
        .I5(\ras_timer_r[0]_i_6_n_0 ),
        .O(\ras_timer_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00020F02F0F2FFF2)) 
    \ras_timer_r[0]_i_3 
       (.I0(rb_hit_busies_r[4]),
        .I1(\ras_timer_r_reg[0]_3 ),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[5]),
        .I4(\ras_timer_r_reg[0]_4 ),
        .I5(\ras_timer_r_reg[0]_5 ),
        .O(\ras_timer_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \ras_timer_r[0]_i_6 
       (.I0(\ras_timer_r[0]_i_2_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[4]),
        .O(\ras_timer_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \ras_timer_r[1]_i_1 
       (.I0(\ras_timer_r[1]_i_2_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[1]_i_3_n_0 ),
        .I3(\ras_timer_r_reg[1] ),
        .I4(\q_entry_r_reg[0]_0 ),
        .I5(\ras_timer_r_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00005530FFFF5530)) 
    \ras_timer_r[1]_i_2 
       (.I0(\ras_timer_r_reg[1]_1 ),
        .I1(\ras_timer_r_reg[1]_2 ),
        .I2(rb_hit_busies_r[4]),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[6]),
        .I5(\ras_timer_r_reg[1]_3 ),
        .O(\ras_timer_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51404040)) 
    \ras_timer_r[1]_i_3 
       (.I0(rb_hit_busies_r[3]),
        .I1(rb_hit_busies_r[2]),
        .I2(\ras_timer_r_reg[1]_4 ),
        .I3(rb_hit_busies_r[1]),
        .I4(\ras_timer_r_reg[1]_5 ),
        .I5(\ras_timer_r[1]_i_6_n_0 ),
        .O(\ras_timer_r[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \ras_timer_r[1]_i_6 
       (.I0(\ras_timer_r[1]_i_3_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[4]),
        .O(\ras_timer_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDC100000DC10)) 
    \ras_timer_r[2]_i_1 
       (.I0(\ras_timer_r[2]_i_2_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[2]_i_3_n_0 ),
        .I3(\ras_timer_r_reg[2] ),
        .I4(\q_entry_r_reg[0]_0 ),
        .I5(\ras_timer_r_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[2]_i_12 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(passing_open_bank));
  LUT6 #(
    .INIT(64'h00005530FFFF5530)) 
    \ras_timer_r[2]_i_2 
       (.I0(\ras_timer_r_reg[2]_1 ),
        .I1(\ras_timer_r_reg[2]_2 ),
        .I2(rb_hit_busies_r[4]),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[6]),
        .I5(\ras_timer_r_reg[2]_3 ),
        .O(\ras_timer_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51404040)) 
    \ras_timer_r[2]_i_3 
       (.I0(rb_hit_busies_r[3]),
        .I1(rb_hit_busies_r[2]),
        .I2(\ras_timer_r_reg[2]_4 ),
        .I3(rb_hit_busies_r[1]),
        .I4(\ras_timer_r_reg[2]_5 ),
        .I5(\ras_timer_r[2]_i_6_n_0 ),
        .O(\ras_timer_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \ras_timer_r[2]_i_6 
       (.I0(\ras_timer_r[2]_i_3_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[6]),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[4]),
        .O(\ras_timer_r[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I1(q_has_priority_r_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[1]),
        .O(\rb_hit_busies.rb_hit_busies_ns [1]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 
       (.I0(q_has_priority_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[2]),
        .O(\rb_hit_busies.rb_hit_busies_ns [2]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 
       (.I0(q_has_priority_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[3]),
        .O(\rb_hit_busies.rb_hit_busies_ns [3]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 
       (.I0(q_has_priority_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[4]),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 
       (.I0(q_has_priority_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[5]),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 
       (.I0(q_has_priority_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[6]),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1 
       (.I0(q_has_priority_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busies_r[7]),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [1]),
        .Q(rb_hit_busies_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [2]),
        .Q(rb_hit_busies_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [3]),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'h000B0000)) 
    req_bank_rdy_r_i_1
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_0 ),
        .I2(order_q_r[1]),
        .I3(order_q_r[2]),
        .I4(col_wait_r),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    \rnk_config_strobe_r[0]_i_18 
       (.I0(\rnk_config_strobe_r[0]_i_9 ),
        .I1(col_wait_r),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(\order_q_r_reg[0]_0 ),
        .I5(adv_order_q),
        .O(col_wait_r_reg));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue__parameterized0
   (idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_0,
    row_hit_r_reg,
    pre_bm_end_r_reg_0,
    q_has_rd,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \grant_r_reg[1] ,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    pass_open_bank_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    set_order_q,
    rb_hit_busy_r_reg,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    pre_bm_end_r_reg_5,
    \maint_controller.maint_hit_busies_r_reg[1] ,
    demand_priority_ns23_out,
    rts_col,
    ofs_rdy_r_reg,
    p_15_in,
    order_q_zero,
    D,
    rcv_open_bank,
    act_wait_ns,
    rts_row0,
    demand_act_priority_ns,
    pre_passing_open_bank_r_reg_0,
    \app_cmd_r2_reg[0] ,
    rd_wr_ns,
    CLK,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    SS,
    head_r_lcl_reg_0,
    adv_order_q,
    Q,
    col_wait_r,
    ofs_rdy_r,
    \q_entry_r_reg[0]_0 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[1]_0 ,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_4,
    row_hit_r,
    pre_wait_r,
    clear_req__0,
    q_has_rd_ns1,
    was_wr,
    q_has_priority_r_reg_0,
    accept_req,
    was_priority,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    maint_hit,
    wait_for_maint_r_lcl_reg_1,
    head_r_lcl_i_3__6_0,
    \q_entry_r[1]_i_2_0 ,
    \q_entry_r[2]_i_3__0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \maint_controller.maint_rdy_r1_reg ,
    \order_q_r_reg[0]_0 ,
    req_priority_r,
    inhbt_wr,
    inhbt_rd,
    \grant_r[5]_i_6 ,
    \grant_r[5]_i_6_0 ,
    \grant_r[5]_i_12__0 ,
    \grant_r[5]_i_12__0_0 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    ras_timer_ns1__0,
    demand_act_priority_r_reg,
    act_wait_r_lcl_reg,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    head_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    ras_timer_zero_r,
    inhbt_act_rrd,
    inhbt_act_faw_r,
    auto_pre_r_lcl_reg_1,
    demand_act_priority_r,
    periodic_rd_insert,
    app_cmd_r2,
    rd_wr_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    req_cmd_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    pass_open_bank_r_lcl_reg_5,
    pass_open_bank_r_lcl_reg_6,
    app_en_r2,
    accept_internal_r,
    \ras_timer_r[0]_i_2__0_0 ,
    \ras_timer_r[0]_i_2__0_1 ,
    \ras_timer_r[0]_i_2__0_2 ,
    \ras_timer_r[1]_i_2__0_0 ,
    \ras_timer_r[1]_i_2__0_1 ,
    \ras_timer_r[1]_i_2__0_2 ,
    \ras_timer_r[2]_i_3__6_0 ,
    \ras_timer_r[2]_i_3__6_1 ,
    \ras_timer_r[2]_i_3__6_2 ,
    \ras_timer_r[0]_i_2__0_3 ,
    \ras_timer_r[0]_i_2__0_4 ,
    \ras_timer_r[0]_i_2__0_5 ,
    \ras_timer_r[1]_i_2__0_3 ,
    \ras_timer_r[1]_i_2__0_4 ,
    \ras_timer_r[1]_i_2__0_5 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[2]_3 ,
    \compute_tail.tail_ns2__5 ,
    head_ns0__4,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[2]_0 );
  output idle_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg_0;
  output row_hit_r_reg;
  output pre_bm_end_r_reg_0;
  output q_has_rd;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \grant_r_reg[1] ;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output pass_open_bank_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output pass_open_bank_r_lcl_reg_3;
  output set_order_q;
  output rb_hit_busy_r_reg;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output pre_bm_end_r_reg_5;
  output \maint_controller.maint_hit_busies_r_reg[1] ;
  output demand_priority_ns23_out;
  output [0:0]rts_col;
  output ofs_rdy_r_reg;
  output p_15_in;
  output order_q_zero;
  output [2:0]D;
  output rcv_open_bank;
  output act_wait_ns;
  output rts_row0;
  output demand_act_priority_ns;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output \app_cmd_r2_reg[0] ;
  output rd_wr_ns;
  input CLK;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input [0:0]SS;
  input head_r_lcl_reg_0;
  input adv_order_q;
  input [0:0]Q;
  input col_wait_r;
  input ofs_rdy_r;
  input \q_entry_r_reg[0]_0 ;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[1]_0 ;
  input ordered_r_lcl_reg_0;
  input ordered_r_lcl_reg_1;
  input pass_open_bank_r_lcl_reg_4;
  input row_hit_r;
  input pre_wait_r;
  input clear_req__0;
  input q_has_rd_ns1;
  input was_wr;
  input q_has_priority_r_reg_0;
  input accept_req;
  input was_priority;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input [0:0]maint_hit;
  input wait_for_maint_r_lcl_reg_1;
  input head_r_lcl_i_3__6_0;
  input \q_entry_r[1]_i_2_0 ;
  input \q_entry_r[2]_i_3__0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input [0:0]\maint_controller.maint_rdy_r1_reg ;
  input \order_q_r_reg[0]_0 ;
  input req_priority_r;
  input inhbt_wr;
  input inhbt_rd;
  input \grant_r[5]_i_6 ;
  input \grant_r[5]_i_6_0 ;
  input \grant_r[5]_i_12__0 ;
  input \grant_r[5]_i_12__0_0 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input ras_timer_ns1__0;
  input demand_act_priority_r_reg;
  input [0:0]act_wait_r_lcl_reg;
  input [6:0]passing_open_bank;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input head_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input ras_timer_zero_r;
  input inhbt_act_rrd;
  input inhbt_act_faw_r;
  input auto_pre_r_lcl_reg_1;
  input demand_act_priority_r;
  input periodic_rd_insert;
  input [0:0]app_cmd_r2;
  input rd_wr_r_lcl_reg;
  input [0:0]rd_wr_r_lcl_reg_0;
  input [0:0]req_cmd_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  input pass_open_bank_r_lcl_reg_5;
  input pass_open_bank_r_lcl_reg_6;
  input app_en_r2;
  input accept_internal_r;
  input \ras_timer_r[0]_i_2__0_0 ;
  input \ras_timer_r[0]_i_2__0_1 ;
  input \ras_timer_r[0]_i_2__0_2 ;
  input \ras_timer_r[1]_i_2__0_0 ;
  input \ras_timer_r[1]_i_2__0_1 ;
  input \ras_timer_r[1]_i_2__0_2 ;
  input \ras_timer_r[2]_i_3__6_0 ;
  input \ras_timer_r[2]_i_3__6_1 ;
  input \ras_timer_r[2]_i_3__6_2 ;
  input \ras_timer_r[0]_i_2__0_3 ;
  input \ras_timer_r[0]_i_2__0_4 ;
  input \ras_timer_r[0]_i_2__0_5 ;
  input \ras_timer_r[1]_i_2__0_3 ;
  input \ras_timer_r[1]_i_2__0_4 ;
  input \ras_timer_r[1]_i_2__0_5 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input \compute_tail.tail_ns2__5 ;
  input head_ns0__4;
  input \q_entry_r_reg[2]_0 ;
  input \q_entry_r_reg[2]_1 ;
  input \order_q_r_reg[0]_1 ;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[2]_0 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_internal_r;
  wire accept_req;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_5__0_n_0;
  wire act_wait_r_lcl_i_6__0_n_0;
  wire [0:0]act_wait_r_lcl_reg;
  wire adv_order_q;
  wire adv_queue;
  wire [0:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0] ;
  wire app_en_r2;
  wire auto_pre_r_lcl_i_1__0_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire \bank_state0/p_18_in ;
  wire clear_req__0;
  wire col_wait_r;
  wire \compute_tail.tail_ns2__5 ;
  wire \compute_tail.tail_r_lcl_i_1__0_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns23_out;
  wire \grant_r[4]_i_12_n_0 ;
  wire \grant_r[5]_i_12__0 ;
  wire \grant_r[5]_i_12__0_0 ;
  wire \grant_r[5]_i_6 ;
  wire \grant_r[5]_i_6_0 ;
  wire \grant_r_reg[1] ;
  wire head_ns0__4;
  wire head_r_lcl_i_1__0_n_0;
  wire head_r_lcl_i_3__6_0;
  wire head_r_lcl_i_3__6_n_0;
  wire head_r_lcl_i_4__2_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_n_0;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire inhbt_act_faw_r;
  wire inhbt_act_rrd;
  wire inhbt_rd;
  wire inhbt_wr;
  wire \maint_controller.maint_hit_busies_r_reg[1] ;
  wire [0:0]\maint_controller.maint_rdy_r1_reg ;
  wire [0:0]maint_hit;
  wire ofs_rdy_r;
  wire ofs_rdy_r_reg;
  wire [2:0]order_q_r;
  wire \order_q_r[0]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_3__2_n_0 ;
  wire \order_q_r[2]_i_1__0_n_0 ;
  wire \order_q_r[2]_i_3_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2]_0 ;
  wire order_q_zero;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_i_1__0_n_0;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_15_in;
  wire pass_open_bank_r_lcl_i_3__0_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire pass_open_bank_r_lcl_reg_6;
  wire [6:0]passing_open_bank;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_bm_end_r_reg_5;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:1]q_entry_ns;
  wire q_entry_ns111_out__0;
  wire [2:0]q_entry_r;
  wire \q_entry_r[0]_i_1_n_0 ;
  wire \q_entry_r[0]_i_3__5_n_0 ;
  wire \q_entry_r[0]_i_4_n_0 ;
  wire \q_entry_r[1]_i_1_n_0 ;
  wire \q_entry_r[1]_i_2_0 ;
  wire \q_entry_r[1]_i_3__6_n_0 ;
  wire \q_entry_r[2]_i_1_n_0 ;
  wire \q_entry_r[2]_i_3__0 ;
  wire \q_entry_r[2]_i_4__6_n_0 ;
  wire \q_entry_r[2]_i_7__5_n_0 ;
  wire \q_entry_r[2]_i_8_n_0 ;
  wire \q_entry_r[2]_i_9__0_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire q_has_priority;
  wire q_has_priority_r_i_1__6_n_0;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_ns1;
  wire q_has_rd_r_i_1__6_n_0;
  wire ras_timer_ns1__0;
  wire \ras_timer_r[0]_i_2__0_0 ;
  wire \ras_timer_r[0]_i_2__0_1 ;
  wire \ras_timer_r[0]_i_2__0_2 ;
  wire \ras_timer_r[0]_i_2__0_3 ;
  wire \ras_timer_r[0]_i_2__0_4 ;
  wire \ras_timer_r[0]_i_2__0_5 ;
  wire \ras_timer_r[0]_i_2__0_n_0 ;
  wire \ras_timer_r[0]_i_4_n_0 ;
  wire \ras_timer_r[0]_i_5__0_n_0 ;
  wire \ras_timer_r[1]_i_2__0_0 ;
  wire \ras_timer_r[1]_i_2__0_1 ;
  wire \ras_timer_r[1]_i_2__0_2 ;
  wire \ras_timer_r[1]_i_2__0_3 ;
  wire \ras_timer_r[1]_i_2__0_4 ;
  wire \ras_timer_r[1]_i_2__0_5 ;
  wire \ras_timer_r[1]_i_2__0_n_0 ;
  wire \ras_timer_r[1]_i_4_n_0 ;
  wire \ras_timer_r[1]_i_5__0_n_0 ;
  wire \ras_timer_r[2]_i_2__0_n_0 ;
  wire \ras_timer_r[2]_i_3__6_0 ;
  wire \ras_timer_r[2]_i_3__6_1 ;
  wire \ras_timer_r[2]_i_3__6_2 ;
  wire \ras_timer_r[2]_i_3__6_n_0 ;
  wire \ras_timer_r[2]_i_5__0_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire ras_timer_zero_r;
  wire [8:2]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire [8:2]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire rcv_open_bank;
  wire rcv_open_bank2__7;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg;
  wire [0:0]rd_wr_r_lcl_reg_0;
  wire [0:0]req_cmd_r;
  wire req_priority_r;
  wire row_hit_r;
  wire row_hit_r_reg;
  wire [0:0]rts_col;
  wire rts_row0;
  wire set_order_q;
  wire tail_r;
  wire tail_r_lcl0;
  wire wait_for_maint_r_lcl_i_1__6_n_0;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_priority;
  wire was_wr;

  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAFFEA)) 
    act_wait_r_lcl_i_1__0
       (.I0(ras_timer_ns1__0),
        .I1(pass_open_bank_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg_2),
        .I3(demand_act_priority_r_reg),
        .I4(act_wait_r_lcl_reg),
        .I5(rcv_open_bank),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    act_wait_r_lcl_i_3__0
       (.I0(rcv_open_bank2__7),
        .I1(idle_r_lcl_reg_0),
        .I2(q_entry_r[2]),
        .I3(q_entry_r[0]),
        .I4(q_entry_r[1]),
        .O(rcv_open_bank));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    act_wait_r_lcl_i_4__0
       (.I0(act_wait_r_lcl_i_5__0_n_0),
        .I1(act_wait_r_lcl_i_6__0_n_0),
        .I2(passing_open_bank[4]),
        .I3(rb_hit_busies_r[5]),
        .I4(passing_open_bank[5]),
        .I5(rb_hit_busies_r[6]),
        .O(rcv_open_bank2__7));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    act_wait_r_lcl_i_5__0
       (.I0(passing_open_bank[1]),
        .I1(rb_hit_busies_r[2]),
        .I2(rb_hit_busies_r[4]),
        .I3(passing_open_bank[3]),
        .I4(rb_hit_busies_r[3]),
        .I5(passing_open_bank[2]),
        .O(act_wait_r_lcl_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    act_wait_r_lcl_i_6__0
       (.I0(passing_open_bank[6]),
        .I1(rb_hit_busies_r[7]),
        .I2(passing_open_bank[0]),
        .I3(rb_hit_busies_r[8]),
        .O(act_wait_r_lcl_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    auto_pre_r_lcl_i_1__0
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(q_has_priority_r_reg_0),
        .I2(accept_req),
        .I3(tail_r),
        .I4(auto_pre_r_lcl_reg_1),
        .I5(clear_req__0),
        .O(auto_pre_r_lcl_i_1__0_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__0_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    bm_end_r1_i_1__0
       (.I0(pre_bm_end_r_reg_0),
        .I1(ordered_r_lcl_reg_1),
        .I2(ordered_r_lcl_reg_0),
        .I3(Q),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_bm_end_r_reg_2));
  LUT6 #(
    .INIT(64'hAABFBFBFAAAAAAAA)) 
    \compute_tail.tail_r_lcl_i_1__0 
       (.I0(tail_r_lcl0),
        .I1(idle_r_lcl_reg_0),
        .I2(\compute_tail.tail_ns2__5 ),
        .I3(q_has_priority_r_reg_0),
        .I4(accept_req),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \compute_tail.tail_r_lcl_i_2__0 
       (.I0(set_order_q),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\q_entry_r_reg[0]_0 ),
        .I4(\compute_tail.tail_r_lcl_reg_1 ),
        .I5(pre_bm_end_r_reg_2),
        .O(tail_r_lcl0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \compute_tail.tail_r_lcl_i_2__6 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I5(\compute_tail.tail_r_lcl_reg_0 ),
        .O(pre_bm_end_r_reg_5));
  LUT6 #(
    .INIT(64'hFFFF0888FFFFFFFF)) 
    \compute_tail.tail_r_lcl_i_3__0 
       (.I0(pass_open_bank_r_lcl_reg_0),
        .I1(Q),
        .I2(ordered_r_lcl_reg_0),
        .I3(ordered_r_lcl_reg_1),
        .I4(pre_bm_end_r_reg_0),
        .I5(\q_entry_r_reg[0]_0 ),
        .O(pass_open_bank_r_lcl_reg_3));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__0_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    demand_act_priority_r_i_1__0
       (.I0(idle_r_lcl_reg_0),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(head_r_lcl_reg_n_0),
        .I4(demand_act_priority_r_reg),
        .I5(demand_act_priority_r),
        .O(demand_act_priority_ns));
  LUT6 #(
    .INIT(64'h1101110111010000)) 
    demand_priority_r_i_3__0
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .I2(order_q_r[0]),
        .I3(adv_order_q),
        .I4(req_priority_r),
        .I5(q_has_priority),
        .O(demand_priority_ns23_out));
  LUT6 #(
    .INIT(64'h404040FF40404040)) 
    \grant_r[1]_i_4 
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(pre_wait_r),
        .I2(ras_timer_zero_r),
        .I3(inhbt_act_rrd),
        .I4(inhbt_act_faw_r),
        .I5(\bank_state0/p_18_in ),
        .O(rts_row0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \grant_r[1]_i_7 
       (.I0(demand_act_priority_r_reg),
        .I1(head_r_lcl_reg_n_0),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(ras_timer_zero_r),
        .I4(idle_r_lcl_reg_0),
        .O(\bank_state0/p_18_in ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[4]_i_12 
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .O(\grant_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \grant_r[4]_i_13 
       (.I0(ofs_rdy_r),
        .I1(col_wait_r),
        .I2(adv_order_q),
        .I3(order_q_r[0]),
        .I4(order_q_r[2]),
        .I5(order_q_r[1]),
        .O(ofs_rdy_r_reg));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFFFFF)) 
    \grant_r[4]_i_8 
       (.I0(Q),
        .I1(\grant_r[4]_i_12_n_0 ),
        .I2(order_q_r[0]),
        .I3(adv_order_q),
        .I4(col_wait_r),
        .I5(ofs_rdy_r),
        .O(\grant_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT5 #(
    .INIT(32'h000000EF)) 
    \grant_r[5]_i_14__0 
       (.I0(\grant_r[5]_i_12__0 ),
        .I1(\grant_r[5]_i_12__0_0 ),
        .I2(order_q_r[0]),
        .I3(order_q_r[2]),
        .I4(order_q_r[1]),
        .O(order_q_zero));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    head_r_lcl_i_1__0
       (.I0(head_ns0__4),
        .I1(head_r_lcl_i_3__6_n_0),
        .I2(pre_bm_end_r_reg_2),
        .I3(set_order_q),
        .I4(head_r_lcl_i_4__2_n_0),
        .I5(head_r_lcl_reg_n_0),
        .O(head_r_lcl_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    head_r_lcl_i_3__6
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(head_r_lcl_i_4__2_n_0),
        .I4(\q_entry_r[0]_i_4_n_0 ),
        .I5(head_r_lcl_reg_1),
        .O(head_r_lcl_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'h2E22)) 
    head_r_lcl_i_4__2
       (.I0(adv_queue),
        .I1(idle_r_lcl_reg_0),
        .I2(set_order_q),
        .I3(accept_req),
        .O(head_r_lcl_i_4__2_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1__0_n_0),
        .Q(head_r_lcl_reg_n_0),
        .R(head_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    idle_r_lcl_i_1__0
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(pre_bm_end_r_reg_2),
        .I2(set_order_q),
        .I3(idle_r_lcl_reg_0),
        .O(idle_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hAA80000000000000)) 
    idle_r_lcl_i_2__0
       (.I0(head_r_lcl_reg_n_0),
        .I1(rd_wr_r_lcl_reg),
        .I2(app_en_r2),
        .I3(pass_open_bank_r_lcl_reg_5),
        .I4(idle_r_lcl_reg_0),
        .I5(accept_internal_r),
        .O(set_order_q));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idle_r_lcl_reg_1),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AA2A2A2A)) 
    \maint_controller.maint_rdy_r1_i_2 
       (.I0(\maint_controller.maint_rdy_r1_reg ),
        .I1(pass_open_bank_r_lcl_reg_0),
        .I2(Q),
        .I3(ordered_r_lcl_reg_0),
        .I4(ordered_r_lcl_reg_1),
        .I5(pre_bm_end_r_reg_0),
        .O(\maint_controller.maint_hit_busies_r_reg[1] ));
  LUT6 #(
    .INIT(64'h0606000FF6F6F0F0)) 
    \order_q_r[0]_i_1__0 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_1 ),
        .I2(\order_q_r[1]_i_3__2_n_0 ),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(set_order_q),
        .I5(order_q_r[0]),
        .O(\order_q_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A0AF53535050)) 
    \order_q_r[1]_i_1__0 
       (.I0(order_q_r[0]),
        .I1(\order_q_r_reg[1]_0 ),
        .I2(\order_q_r[1]_i_3__2_n_0 ),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(set_order_q),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_3__2 
       (.I0(adv_order_q),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(order_q_r[2]),
        .O(\order_q_r[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFDA8FFFF57000000)) 
    \order_q_r[2]_i_1__0 
       (.I0(adv_order_q),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[2]_0 ),
        .I4(\order_q_r[2]_i_3_n_0 ),
        .I5(order_q_r[2]),
        .O(\order_q_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \order_q_r[2]_i_3 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(adv_order_q),
        .I4(\order_q_r_reg[0]_0 ),
        .I5(set_order_q),
        .O(\order_q_r[2]_i_3_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__0_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__0_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__0_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1__0
       (.I0(ordered_r),
        .I1(set_order_q),
        .I2(Q),
        .I3(ordered_r_lcl_reg_0),
        .I4(ordered_r_lcl_reg_1),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(ordered_r_lcl_i_1__0_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1__0_n_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF0080)) 
    pass_open_bank_r_lcl_i_1__4
       (.I0(pass_open_bank_r_lcl_reg_4),
        .I1(pass_open_bank_r_lcl_i_3__0_n_0),
        .I2(row_hit_r),
        .I3(pre_wait_r),
        .I4(pass_open_bank_r_lcl_reg_0),
        .I5(clear_req__0),
        .O(row_hit_r_reg));
  LUT6 #(
    .INIT(64'hA888888800000000)) 
    pass_open_bank_r_lcl_i_3__0
       (.I0(tail_r),
        .I1(pass_open_bank_r_lcl_reg_5),
        .I2(pass_open_bank_r_lcl_reg_6),
        .I3(app_en_r2),
        .I4(rd_wr_r_lcl_reg),
        .I5(q_has_priority_r_reg_0),
        .O(pass_open_bank_r_lcl_i_3__0_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_r_reg),
        .Q(pass_open_bank_r_lcl_reg_0),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r_reg_0),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    \q_entry_r[0]_i_1 
       (.I0(\q_entry_r_reg[0]_0 ),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(q_entry_ns111_out__0),
        .I3(\q_entry_r[0]_i_3__5_n_0 ),
        .I4(\q_entry_r[2]_i_4__6_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF088800000000)) 
    \q_entry_r[0]_i_2__0 
       (.I0(pass_open_bank_r_lcl_reg_0),
        .I1(Q),
        .I2(ordered_r_lcl_reg_0),
        .I3(ordered_r_lcl_reg_1),
        .I4(pre_bm_end_r_reg_0),
        .I5(accept_req),
        .O(q_entry_ns111_out__0));
  LUT6 #(
    .INIT(64'h909F9090909F9F9F)) 
    \q_entry_r[0]_i_3__5 
       (.I0(\q_entry_r_reg[0]_1 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(pre_bm_end_r_reg_2),
        .I3(\q_entry_r[0]_i_4_n_0 ),
        .I4(set_order_q),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_4 
       (.I0(adv_queue),
        .I1(head_r_lcl_i_3__6_0),
        .O(\q_entry_r[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q_entry_r[1]_i_1 
       (.I0(q_entry_ns),
        .I1(\q_entry_r[2]_i_4__6_n_0 ),
        .I2(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD7F57D5A82A0280)) 
    \q_entry_r[1]_i_2 
       (.I0(pre_bm_end_r_reg_2),
        .I1(accept_req),
        .I2(\q_entry_r_reg[0]_0 ),
        .I3(\q_entry_r_reg[0]_1 ),
        .I4(\q_entry_r_reg[1]_0 ),
        .I5(\q_entry_r[1]_i_3__6_n_0 ),
        .O(q_entry_ns));
  LUT6 #(
    .INIT(64'h000069966996FFFF)) 
    \q_entry_r[1]_i_3__2 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I3(\q_entry_r_reg[0]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .O(pre_bm_end_r_reg_4));
  LUT6 #(
    .INIT(64'hB4FFB400B400B4FF)) 
    \q_entry_r[1]_i_3__6 
       (.I0(head_r_lcl_i_3__6_0),
        .I1(adv_queue),
        .I2(\q_entry_r[1]_i_2_0 ),
        .I3(set_order_q),
        .I4(q_entry_r[0]),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9669000000006996)) 
    \q_entry_r[1]_i_4__0__0 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I3(\q_entry_r_reg[0]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .O(pre_bm_end_r_reg_3));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \q_entry_r[2]_i_1 
       (.I0(\q_entry_r_reg[2]_0 ),
        .I1(pre_bm_end_r_reg_2),
        .I2(accept_req),
        .I3(\q_entry_r_reg[2]_1 ),
        .I4(\q_entry_r[2]_i_4__6_n_0 ),
        .I5(q_entry_r[2]),
        .O(\q_entry_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55959595)) 
    \q_entry_r[2]_i_10__5 
       (.I0(\q_entry_r_reg[0]_0 ),
        .I1(pass_open_bank_r_lcl_reg_0),
        .I2(Q),
        .I3(ordered_r_lcl_reg_0),
        .I4(ordered_r_lcl_reg_1),
        .I5(pre_bm_end_r_reg_0),
        .O(pass_open_bank_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'hFFFFFEF2)) 
    \q_entry_r[2]_i_4__6 
       (.I0(adv_queue),
        .I1(idle_r_lcl_reg_0),
        .I2(set_order_q),
        .I3(accept_req),
        .I4(pre_bm_end_r_reg_2),
        .O(\q_entry_r[2]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'h4DFF)) 
    \q_entry_r[2]_i_5__5 
       (.I0(pre_bm_end_r_reg_2),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\q_entry_r_reg[0]_1 ),
        .I3(\q_entry_r_reg[1]_0 ),
        .O(pre_bm_end_r_reg_1));
  LUT6 #(
    .INIT(64'hFB04FFFFFB040000)) 
    \q_entry_r[2]_i_5__6 
       (.I0(head_r_lcl_i_3__6_0),
        .I1(adv_queue),
        .I2(\q_entry_r[1]_i_2_0 ),
        .I3(\q_entry_r[2]_i_3__0 ),
        .I4(set_order_q),
        .I5(\q_entry_r[2]_i_7__5_n_0 ),
        .O(rb_hit_busy_r_reg));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \q_entry_r[2]_i_6 
       (.I0(\q_entry_r[2]_i_8_n_0 ),
        .I1(\q_entry_r[2]_i_9__0_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[6]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(adv_queue));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \q_entry_r[2]_i_7__5 
       (.I0(q_entry_r[1]),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[2]),
        .O(\q_entry_r[2]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \q_entry_r[2]_i_8 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I1(rb_hit_busies_r[2]),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I4(rb_hit_busies_r[3]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .O(\q_entry_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0888)) 
    \q_entry_r[2]_i_8__3 
       (.I0(pass_open_bank_r_lcl_reg_0),
        .I1(Q),
        .I2(ordered_r_lcl_reg_0),
        .I3(ordered_r_lcl_reg_1),
        .I4(pre_bm_end_r_reg_0),
        .I5(\q_entry_r_reg[0]_0 ),
        .O(pass_open_bank_r_lcl_reg_2));
  LUT4 #(
    .INIT(16'h8F88)) 
    \q_entry_r[2]_i_9__0 
       (.I0(rb_hit_busies_r[7]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I2(\q_entry_r_reg[0]_0 ),
        .I3(rb_hit_busies_r[8]),
        .O(\q_entry_r[2]_i_9__0_n_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1_n_0 ),
        .Q(q_entry_r[0]),
        .S(SS));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1_n_0 ),
        .Q(q_entry_r[1]),
        .R(SS));
  FDRE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[2]_i_1_n_0 ),
        .Q(q_entry_r[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    q_has_priority_r_i_1__6
       (.I0(was_priority),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_0),
        .I3(q_has_priority),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I5(pre_bm_end_r_reg_2),
        .O(q_has_priority_r_i_1__6_n_0));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_r_i_1__6_n_0),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFBAAA)) 
    q_has_rd_r_i_1__6
       (.I0(q_has_rd_ns1),
        .I1(was_wr),
        .I2(q_has_priority_r_reg_0),
        .I3(accept_req),
        .I4(q_has_rd),
        .I5(clear_req__0),
        .O(q_has_rd_r_i_1__6_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_r_i_1__6_n_0),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \ras_timer_r[0]_i_1__0 
       (.I0(\ras_timer_r[0]_i_2__0_n_0 ),
        .I1(rb_hit_busies_r[8]),
        .I2(\ras_timer_r_reg[0] ),
        .I3(rcv_open_bank),
        .I4(\ras_timer_r_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \ras_timer_r[0]_i_2__0 
       (.I0(\ras_timer_r[0]_i_4_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[5]),
        .I3(rb_hit_busies_r[6]),
        .I4(rb_hit_busies_r[8]),
        .I5(\ras_timer_r[0]_i_5__0_n_0 ),
        .O(\ras_timer_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ras_timer_r[0]_i_4 
       (.I0(\ras_timer_r[0]_i_2__0_0 ),
        .I1(\ras_timer_r[0]_i_2__0_1 ),
        .I2(\ras_timer_r[0]_i_2__0_2 ),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[2]),
        .I5(rb_hit_busies_r[3]),
        .O(\ras_timer_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ras_timer_r[0]_i_5__0 
       (.I0(\ras_timer_r[0]_i_2__0_3 ),
        .I1(\ras_timer_r[0]_i_2__0_4 ),
        .I2(\ras_timer_r[0]_i_2__0_5 ),
        .I3(rb_hit_busies_r[7]),
        .I4(rb_hit_busies_r[5]),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[0]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \ras_timer_r[1]_i_1__0 
       (.I0(\ras_timer_r[1]_i_2__0_n_0 ),
        .I1(rb_hit_busies_r[8]),
        .I2(\ras_timer_r_reg[1] ),
        .I3(rcv_open_bank),
        .I4(\ras_timer_r_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \ras_timer_r[1]_i_2__0 
       (.I0(\ras_timer_r[1]_i_4_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[5]),
        .I3(rb_hit_busies_r[6]),
        .I4(rb_hit_busies_r[8]),
        .I5(\ras_timer_r[1]_i_5__0_n_0 ),
        .O(\ras_timer_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ras_timer_r[1]_i_4 
       (.I0(\ras_timer_r[1]_i_2__0_0 ),
        .I1(\ras_timer_r[1]_i_2__0_1 ),
        .I2(\ras_timer_r[1]_i_2__0_2 ),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[2]),
        .I5(rb_hit_busies_r[3]),
        .O(\ras_timer_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ras_timer_r[1]_i_5__0 
       (.I0(\ras_timer_r[1]_i_2__0_3 ),
        .I1(\ras_timer_r[1]_i_2__0_4 ),
        .I2(\ras_timer_r[1]_i_2__0_5 ),
        .I3(rb_hit_busies_r[7]),
        .I4(rb_hit_busies_r[5]),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFECEFFFFFECE0000)) 
    \ras_timer_r[2]_i_1__0 
       (.I0(\ras_timer_r[2]_i_2__0_n_0 ),
        .I1(\ras_timer_r[2]_i_3__6_n_0 ),
        .I2(rb_hit_busies_r[8]),
        .I3(\ras_timer_r_reg[2] ),
        .I4(rcv_open_bank),
        .I5(\ras_timer_r_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ras_timer_r[2]_i_2__0 
       (.I0(\ras_timer_r_reg[2]_1 ),
        .I1(\ras_timer_r_reg[2]_2 ),
        .I2(\ras_timer_r_reg[2]_3 ),
        .I3(rb_hit_busies_r[7]),
        .I4(rb_hit_busies_r[5]),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \ras_timer_r[2]_i_3__6 
       (.I0(rb_hit_busies_r[6]),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[7]),
        .I3(\ras_timer_r[2]_i_5__0_n_0 ),
        .I4(rb_hit_busies_r[8]),
        .O(\ras_timer_r[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \ras_timer_r[2]_i_5__0 
       (.I0(\ras_timer_r[2]_i_3__6_0 ),
        .I1(\ras_timer_r[2]_i_3__6_1 ),
        .I2(\ras_timer_r[2]_i_3__6_2 ),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[2]),
        .I5(rb_hit_busies_r[3]),
        .O(\ras_timer_r[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[2]_i_8 
       (.I0(pre_passing_open_bank_r),
        .I1(ordered_r_lcl_reg_1),
        .I2(ordered_r_lcl_reg_0),
        .I3(Q),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 
       (.I0(rb_hit_busies_r[2]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [2]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 
       (.I0(rb_hit_busies_r[3]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [3]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 
       (.I0(rb_hit_busies_r[4]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 
       (.I0(rb_hit_busies_r[5]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__0 
       (.I0(rb_hit_busies_r[6]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__0 
       (.I0(rb_hit_busies_r[7]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1 
       (.I0(rb_hit_busies_r[8]),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[0]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [2]),
        .Q(rb_hit_busies_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [3]),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    rd_wr_r_lcl_i_1__0
       (.I0(\app_cmd_r2_reg[0] ),
        .I1(idle_r_lcl_reg_1),
        .I2(ordered_r_lcl_reg_0),
        .I3(Q),
        .O(rd_wr_ns));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    rd_wr_r_lcl_i_2
       (.I0(periodic_rd_insert),
        .I1(app_cmd_r2),
        .I2(rd_wr_r_lcl_reg),
        .I3(rd_wr_r_lcl_reg_0),
        .I4(idle_r_lcl_reg_1),
        .I5(req_cmd_r),
        .O(\app_cmd_r2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT5 #(
    .INIT(32'h11010000)) 
    req_bank_rdy_r_i_1__0
       (.I0(order_q_r[1]),
        .I1(order_q_r[2]),
        .I2(order_q_r[0]),
        .I3(adv_order_q),
        .I4(col_wait_r),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h0000015100000000)) 
    \rnk_config_strobe_r[0]_i_8 
       (.I0(\grant_r_reg[1] ),
        .I1(inhbt_wr),
        .I2(ordered_r_lcl_reg_0),
        .I3(inhbt_rd),
        .I4(\grant_r[5]_i_6 ),
        .I5(\grant_r[5]_i_6_0 ),
        .O(rts_col));
  LUT5 #(
    .INIT(32'h00005444)) 
    wait_for_maint_r_lcl_i_1__6
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(wait_for_maint_r_lcl_reg_0),
        .I2(set_order_q),
        .I3(maint_hit),
        .I4(wait_for_maint_r_lcl_reg_1),
        .O(wait_for_maint_r_lcl_i_1__6_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1__6_n_0),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue__parameterized1
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    pre_bm_end_r_reg_0,
    idle_r_lcl_reg_1,
    \grant_r_reg[2] ,
    \order_q_r_reg[0]_2 ,
    D,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    \order_q_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[1]_0 ,
    pre_bm_end_r_reg_1,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    \compute_tail.tail_ns2__5 ,
    override_demand_r_reg,
    CLK,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    head_r_lcl_reg_1,
    SS,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    set_order_q,
    pass_open_bank_r_lcl_reg_1,
    pre_wait_r,
    pass_open_bank_r_lcl_reg_2,
    q_has_priority_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \q_entry_r_reg[1]_1 ,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \order_q_r_reg[0]_3 ,
    \order_q_r_reg[0]_4 ,
    \grant_r[7]_i_5__0 ,
    inhbt_wr,
    inhbt_rd,
    req_priority_r,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \order_q_r_reg[1]_0 ,
    \q_entry_r_reg[1]_2 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[1]_4 ,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \grant_r[2]_i_4__1 ,
    \grant_r[2]_i_4__1_0 ,
    \grant_r[2]_i_4__1_1 ,
    inhbt_act_faw_r,
    \grant_r[2]_i_4__1_2 ,
    \ras_timer_r[0]_i_3__1_0 ,
    \ras_timer_r[0]_i_3__1_1 ,
    \ras_timer_r[0]_i_3__1_2 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    q_has_priority_r_reg_1,
    was_priority,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    \grant_r[2]_i_6_0 ,
    ras_timer_zero_r,
    was_wr,
    \ras_timer_r[2]_i_2__1_0 ,
    \ras_timer_r[2]_i_2__1_1 ,
    \ras_timer_r[2]_i_5__1_0 ,
    \ras_timer_r[2]_i_5__1_1 ,
    \ras_timer_r[0]_i_3__1_3 ,
    \ras_timer_r[0]_i_3__1_4 ,
    \ras_timer_r[0]_i_3__1_5 ,
    \ras_timer_r[1]_i_2__1_0 ,
    \ras_timer_r[1]_i_2__1_1 ,
    \ras_timer_r[1]_i_4__0_0 ,
    \ras_timer_r[1]_i_4__0_1 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \q_entry_r_reg[1]_5 ,
    \q_entry_r_reg[1]_6 ,
    \q_entry_r_reg[0]_1 ,
    \q_entry_r_reg[0]_2 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_valid_r_lcl_reg_1,
    override_demand_r,
    rnk_config_valid_r_lcl_reg_2,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[2]_1 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_r_lcl_reg_0;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output pre_bm_end_r_reg_0;
  output idle_r_lcl_reg_1;
  output \grant_r_reg[2] ;
  output \order_q_r_reg[0]_2 ;
  output [2:0]D;
  output \q_entry_r_reg[2]_0 ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output \order_q_r_reg[2]_0 ;
  output \q_entry_r_reg[2]_1 ;
  output [0:0]\q_entry_r_reg[1]_0 ;
  output pre_bm_end_r_reg_1;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output \compute_tail.tail_ns2__5 ;
  output override_demand_r_reg;
  input CLK;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input head_r_lcl_reg_1;
  input [0:0]SS;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input set_order_q;
  input pass_open_bank_r_lcl_reg_1;
  input pre_wait_r;
  input pass_open_bank_r_lcl_reg_2;
  input q_has_priority_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \order_q_r_reg[0]_3 ;
  input \order_q_r_reg[0]_4 ;
  input \grant_r[7]_i_5__0 ;
  input inhbt_wr;
  input inhbt_rd;
  input req_priority_r;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \order_q_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_2 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[1]_4 ;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \grant_r[2]_i_4__1 ;
  input \grant_r[2]_i_4__1_0 ;
  input \grant_r[2]_i_4__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[2]_i_4__1_2 ;
  input \ras_timer_r[0]_i_3__1_0 ;
  input \ras_timer_r[0]_i_3__1_1 ;
  input \ras_timer_r[0]_i_3__1_2 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input q_has_priority_r_reg_1;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input \grant_r[2]_i_6_0 ;
  input ras_timer_zero_r;
  input was_wr;
  input \ras_timer_r[2]_i_2__1_0 ;
  input \ras_timer_r[2]_i_2__1_1 ;
  input \ras_timer_r[2]_i_5__1_0 ;
  input \ras_timer_r[2]_i_5__1_1 ;
  input \ras_timer_r[0]_i_3__1_3 ;
  input \ras_timer_r[0]_i_3__1_4 ;
  input \ras_timer_r[0]_i_3__1_5 ;
  input \ras_timer_r[1]_i_2__1_0 ;
  input \ras_timer_r[1]_i_2__1_1 ;
  input \ras_timer_r[1]_i_4__0_0 ;
  input \ras_timer_r[1]_i_4__0_1 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \q_entry_r_reg[1]_5 ;
  input \q_entry_r_reg[1]_6 ;
  input \q_entry_r_reg[0]_1 ;
  input \q_entry_r_reg[0]_2 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input rnk_config_valid_r_lcl_reg;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_valid_r_lcl_reg_1;
  input override_demand_r;
  input rnk_config_valid_r_lcl_reg_2;
  input [1:0]\q_entry_r_reg[2]_2 ;
  input \order_q_r_reg[1]_1 ;
  input \order_q_r_reg[2]_1 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_ns2__5 ;
  wire \compute_tail.tail_r_lcl_i_1__1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \grant_r[2]_i_4__1 ;
  wire \grant_r[2]_i_4__1_0 ;
  wire \grant_r[2]_i_4__1_1 ;
  wire \grant_r[2]_i_4__1_2 ;
  wire \grant_r[2]_i_6_0 ;
  wire \grant_r[2]_i_8_n_0 ;
  wire \grant_r[7]_i_5__0 ;
  wire \grant_r_reg[2] ;
  wire head_r_lcl_i_3__0_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_i_1_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1_n_0 ;
  wire \order_q_r[1]_i_1__1_n_0 ;
  wire \order_q_r[1]_i_3__0_n_0 ;
  wire \order_q_r[2]_i_1__1_n_0 ;
  wire \order_q_r[2]_i_3__0_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__2_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:1]q_entry_ns;
  wire [2:1]q_entry_r;
  wire \q_entry_r[1]_i_2__1_n_0 ;
  wire \q_entry_r[1]_i_3_n_0 ;
  wire \q_entry_r[1]_i_5_n_0 ;
  wire \q_entry_r[2]_i_10__0_n_0 ;
  wire \q_entry_r[2]_i_11__1_n_0 ;
  wire \q_entry_r[2]_i_1__5_n_0 ;
  wire \q_entry_r[2]_i_3__1_n_0 ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire [0:0]\q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[1]_6 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [1:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__1_n_0;
  wire \ras_timer_r[0]_i_3__1_0 ;
  wire \ras_timer_r[0]_i_3__1_1 ;
  wire \ras_timer_r[0]_i_3__1_2 ;
  wire \ras_timer_r[0]_i_3__1_3 ;
  wire \ras_timer_r[0]_i_3__1_4 ;
  wire \ras_timer_r[0]_i_3__1_5 ;
  wire \ras_timer_r[0]_i_3__1_n_0 ;
  wire \ras_timer_r[0]_i_4__0_n_0 ;
  wire \ras_timer_r[0]_i_5__1_n_0 ;
  wire \ras_timer_r[1]_i_2__1_0 ;
  wire \ras_timer_r[1]_i_2__1_1 ;
  wire \ras_timer_r[1]_i_2__1_n_0 ;
  wire \ras_timer_r[1]_i_4__0_0 ;
  wire \ras_timer_r[1]_i_4__0_1 ;
  wire \ras_timer_r[1]_i_4__0_n_0 ;
  wire \ras_timer_r[1]_i_5__1_n_0 ;
  wire \ras_timer_r[2]_i_10__0_n_0 ;
  wire \ras_timer_r[2]_i_11__0_n_0 ;
  wire \ras_timer_r[2]_i_12__0_n_0 ;
  wire \ras_timer_r[2]_i_2__1_0 ;
  wire \ras_timer_r[2]_i_2__1_1 ;
  wire \ras_timer_r[2]_i_2__1_n_0 ;
  wire \ras_timer_r[2]_i_5__1_0 ;
  wire \ras_timer_r[2]_i_5__1_1 ;
  wire \ras_timer_r[2]_i_5__1_n_0 ;
  wire \ras_timer_r[2]_i_9_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire [9:4]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [9:3]rb_hit_busies_r;
  wire req_priority_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    act_wait_r_lcl_i_7
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'h00AE0000)) 
    auto_pre_r_lcl_i_1__1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(pass_open_bank_r_lcl_reg_2),
        .I3(q_has_priority_r_reg_0),
        .I4(pre_bm_end_r_reg_0),
        .O(auto_pre_r_lcl_i_1__1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__1
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__1 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_1),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \compute_tail.tail_r_lcl_i_3__1 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I5(\compute_tail.tail_r_lcl_reg_1 ),
        .O(\compute_tail.tail_ns2__5 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__1_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    demand_priority_r_i_2__1
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(q_has_priority),
        .I5(req_priority_r),
        .O(\order_q_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_r[2]_i_6 
       (.I0(\grant_r[2]_i_8_n_0 ),
        .I1(\grant_r[2]_i_4__1 ),
        .I2(\grant_r[2]_i_4__1_0 ),
        .I3(\grant_r[2]_i_4__1_1 ),
        .I4(inhbt_act_faw_r),
        .I5(\grant_r[2]_i_4__1_2 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[2]_i_6__0 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\order_q_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[2]_i_8 
       (.I0(idle_r_lcl_reg_0),
        .I1(\grant_r[2]_i_6_0 ),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(\grant_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h10101010101F1010)) 
    head_r_lcl_i_3__0
       (.I0(head_r_lcl_reg_3),
        .I1(head_r_lcl_reg_4),
        .I2(\q_entry_r[2]_i_3__1_n_0 ),
        .I3(q_entry_r[2]),
        .I4(\q_entry_r_reg[0]_0 ),
        .I5(q_entry_r[1]),
        .O(head_r_lcl_i_3__0_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(head_r_lcl_reg_i_1_n_0),
        .Q(head_r_lcl_reg_0),
        .R(head_r_lcl_reg_1));
  MUXF7 head_r_lcl_reg_i_1
       (.I0(head_r_lcl_reg_2),
        .I1(head_r_lcl_i_3__0_n_0),
        .O(head_r_lcl_reg_i_1_n_0),
        .S(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__1
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h0D00)) 
    idle_r_lcl_i_2__1
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(q_has_priority_r_reg_0),
        .I3(pre_bm_end_r_reg_0),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_3 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_3__0_n_0 ),
        .I4(\order_q_r_reg[0]_4 ),
        .I5(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__1 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(\order_q_r_reg[1]_1 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_3__0_n_0 ),
        .I4(\order_q_r_reg[1]_0 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_3__0 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__1 
       (.I0(\order_q_r_reg[2]_1 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_3__0_n_0 ),
        .I5(\order_q_r_reg[1]_0 ),
        .O(\order_q_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_3__0 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[2]_i_3__0_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1_n_0 ),
        .Q(\order_q_r_reg[0]_1 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__1_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__5
       (.I0(pass_open_bank_r_lcl_i_2__2_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r_lcl_reg_2),
        .O(pass_open_bank_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h000000000000F777)) 
    pass_open_bank_r_lcl_i_2__2
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(q_has_priority_r_reg_0),
        .O(pass_open_bank_r_lcl_i_2__2_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[0]_i_2__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\q_entry_r_reg[0]_1 ),
        .O(pre_bm_end_r_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \q_entry_r[0]_i_2__4 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(\q_entry_r_reg[0]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\q_entry_r_reg[0]_2 ),
        .O(pre_bm_end_r_reg_3));
  LUT6 #(
    .INIT(64'hCCCCCCCC0FF0EDED)) 
    \q_entry_r[1]_i_1__0 
       (.I0(\q_entry_r[1]_i_2__1_n_0 ),
        .I1(\q_entry_r_reg[1]_5 ),
        .I2(\q_entry_r_reg[1]_6 ),
        .I3(\q_entry_r[1]_i_5_n_0 ),
        .I4(accept_req),
        .I5(\q_entry_r_reg[1]_1 ),
        .O(\q_entry_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT4 #(
    .INIT(16'h28BE)) 
    \q_entry_r[1]_i_2__1 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[0]_1 ),
        .O(\q_entry_r[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \q_entry_r[1]_i_3 
       (.I0(\q_entry_r_reg[1]_3 ),
        .I1(\q_entry_r_reg[1]_4 ),
        .I2(set_order_q),
        .I3(\q_entry_r_reg[0]_0 ),
        .I4(q_entry_r[1]),
        .O(\q_entry_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'h09909009)) 
    \q_entry_r[1]_i_4__0 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\q_entry_r_reg[0]_1 ),
        .O(pre_bm_end_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT4 #(
    .INIT(16'h4128)) 
    \q_entry_r[1]_i_5 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[0]_1 ),
        .O(\q_entry_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0777077700000777)) 
    \q_entry_r[2]_i_10__0 
       (.I0(rb_hit_busies_r[6]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I3(rb_hit_busies_r[7]),
        .I4(rb_hit_busies_r[3]),
        .I5(\q_entry_r_reg[1]_1 ),
        .O(\q_entry_r[2]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_11__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(rb_hit_busies_r[8]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I3(rb_hit_busies_r[5]),
        .O(\q_entry_r[2]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \q_entry_r[2]_i_1__5 
       (.I0(\q_entry_r[2]_i_3__1_n_0 ),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .O(\q_entry_r[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hEE2E)) 
    \q_entry_r[2]_i_3__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I1(idle_r_lcl_reg_0),
        .I2(accept_req),
        .I3(set_order_q),
        .O(\q_entry_r[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \q_entry_r[2]_i_7 
       (.I0(\q_entry_r[2]_i_10__0_n_0 ),
        .I1(\q_entry_r[2]_i_11__1_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[9]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q_entry_r[2]_i_9__1 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(\q_entry_r_reg[0]_0 ),
        .O(\q_entry_r_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h9009099009909009)) 
    \q_entry_r[2]_i_9__5 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(\q_entry_r_reg[0]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\q_entry_r_reg[0]_2 ),
        .O(pre_bm_end_r_reg_4));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(\q_entry_r_reg[2]_2 [0]),
        .Q(\q_entry_r_reg[0]_0 ),
        .R(SS));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(q_entry_ns),
        .Q(q_entry_r[1]),
        .S(SS));
  MUXF7 \q_entry_r_reg[1]_i_1 
       (.I0(\q_entry_r_reg[1]_2 ),
        .I1(\q_entry_r[1]_i_3_n_0 ),
        .O(q_entry_ns),
        .S(pre_bm_end_r_reg_0));
  FDRE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__5_n_0 ),
        .D(\q_entry_r_reg[2]_2 [1]),
        .Q(q_entry_r[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    q_has_priority_r_i_1__0
       (.I0(q_has_priority_r_reg_0),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_priority),
        .I3(q_has_priority_r_reg_1),
        .I4(accept_req),
        .I5(was_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    q_has_rd_r_i_1__0
       (.I0(q_has_priority_r_reg_0),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_rd_r_i_2__1_n_0),
        .I3(maint_hit),
        .I4(idle_r_lcl_reg_0),
        .I5(maint_req_r),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__1
       (.I0(q_has_rd),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_1),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__1_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[0]_i_1__1 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[0]_i_3__1_n_0 ),
        .I3(\ras_timer_r_reg[0]_0 ),
        .I4(rb_hit_busies_r[9]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[0]_i_3__1 
       (.I0(\ras_timer_r[0]_i_4__0_n_0 ),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[8]),
        .I3(rb_hit_busies_r[7]),
        .I4(\ras_timer_r[0]_i_5__1_n_0 ),
        .I5(rb_hit_busies_r[9]),
        .O(\ras_timer_r[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[0]_i_4__0 
       (.I0(\ras_timer_r[0]_i_3__1_0 ),
        .I1(rb_hit_busies_r[8]),
        .I2(\ras_timer_r[0]_i_3__1_1 ),
        .I3(rb_hit_busies_r[7]),
        .I4(\ras_timer_r[0]_i_3__1_2 ),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \ras_timer_r[0]_i_5__1 
       (.I0(\ras_timer_r[0]_i_3__1_3 ),
        .I1(rb_hit_busies_r[4]),
        .I2(\ras_timer_r[0]_i_3__1_4 ),
        .I3(rb_hit_busies_r[3]),
        .I4(\ras_timer_r[0]_i_3__1_5 ),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[0]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00F8F8)) 
    \ras_timer_r[1]_i_1__1 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[1]_i_2__1_n_0 ),
        .I3(\ras_timer_r_reg[1]_0 ),
        .I4(\q_entry_r_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[1]_i_2__1 
       (.I0(\ras_timer_r_reg[1]_1 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[1]_i_4__0_n_0 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r_reg[1]_2 ),
        .I5(rb_hit_busies_r[9]),
        .O(\ras_timer_r[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[1]_i_4__0 
       (.I0(\ras_timer_r[1]_i_2__1_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(\ras_timer_r[1]_i_5__1_n_0 ),
        .I3(rb_hit_busies_r[6]),
        .I4(\ras_timer_r[1]_i_2__1_1 ),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[1]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \ras_timer_r[1]_i_5__1 
       (.I0(rb_hit_busies_r[5]),
        .I1(rb_hit_busies_r[4]),
        .I2(\ras_timer_r[1]_i_4__0_0 ),
        .I3(\ras_timer_r[1]_i_4__0_1 ),
        .I4(rb_hit_busies_r[3]),
        .O(\ras_timer_r[1]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \ras_timer_r[2]_i_10__0 
       (.I0(rb_hit_busies_r[5]),
        .I1(rb_hit_busies_r[4]),
        .I2(\ras_timer_r[2]_i_5__1_0 ),
        .I3(\ras_timer_r[2]_i_5__1_1 ),
        .I4(rb_hit_busies_r[3]),
        .O(\ras_timer_r[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[2]_i_11__0 
       (.I0(passing_open_bank[0]),
        .I1(rb_hit_busies_r[8]),
        .I2(rb_hit_busies_r[9]),
        .I3(passing_open_bank[1]),
        .I4(rb_hit_busies_r[7]),
        .I5(passing_open_bank[6]),
        .O(\ras_timer_r[2]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[2]_i_12__0 
       (.I0(passing_open_bank[5]),
        .I1(rb_hit_busies_r[6]),
        .I2(passing_open_bank[2]),
        .I3(rb_hit_busies_r[3]),
        .O(\ras_timer_r[2]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00F8F8)) 
    \ras_timer_r[2]_i_1__1 
       (.I0(\ras_timer_r_reg[2] ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[2]_i_2__1_n_0 ),
        .I3(\ras_timer_r_reg[2]_0 ),
        .I4(\q_entry_r_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[2]_i_2__1 
       (.I0(\ras_timer_r_reg[2]_1 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[2]_i_5__1_n_0 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r_reg[2]_2 ),
        .I5(rb_hit_busies_r[9]),
        .O(\ras_timer_r[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ras_timer_r[2]_i_4__0 
       (.I0(\ras_timer_r[2]_i_9_n_0 ),
        .I1(q_entry_r[2]),
        .I2(\q_entry_r_reg[0]_0 ),
        .I3(q_entry_r[1]),
        .I4(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[2]_i_5__1 
       (.I0(\ras_timer_r[2]_i_2__1_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(\ras_timer_r[2]_i_10__0_n_0 ),
        .I3(rb_hit_busies_r[6]),
        .I4(\ras_timer_r[2]_i_2__1_1 ),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \ras_timer_r[2]_i_9 
       (.I0(\ras_timer_r[2]_i_11__0_n_0 ),
        .I1(\ras_timer_r[2]_i_12__0_n_0 ),
        .I2(passing_open_bank[3]),
        .I3(rb_hit_busies_r[4]),
        .I4(passing_open_bank[4]),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 
       (.I0(q_has_priority_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[3]),
        .I4(\q_entry_r_reg[1]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_2 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[5]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[6]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\order_q_r_reg[1]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[9]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__6
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \rnk_config_strobe_r[0]_i_12 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\grant_r[7]_i_5__0 ),
        .I2(Q),
        .I3(inhbt_wr),
        .I4(bm_end_r1_reg),
        .I5(inhbt_rd),
        .O(\grant_r_reg[2] ));
  LUT6 #(
    .INIT(64'h050F040F050F0404)) 
    \rnk_config_strobe_r[0]_i_6 
       (.I0(\grant_r_reg[2] ),
        .I1(rnk_config_valid_r_lcl_reg),
        .I2(rnk_config_valid_r_lcl_reg_0),
        .I3(rnk_config_valid_r_lcl_reg_1),
        .I4(override_demand_r),
        .I5(rnk_config_valid_r_lcl_reg_2),
        .O(override_demand_r_reg));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue__parameterized2
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    pre_bm_end_r_reg_0,
    pass_open_bank_r_lcl_reg_1,
    pass_open_bank_r_lcl_reg_2,
    pre_bm_end_r_reg_1,
    \grant_r_reg[3] ,
    \order_q_r_reg[0]_2 ,
    D,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[0]_0 ,
    idle_r_lcl_reg_1,
    \q_entry_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    \order_q_r_reg[2]_0 ,
    \q_entry_r_reg[2]_1 ,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    CLK,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    head_r_lcl_reg_1,
    SS,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    set_order_q,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    pass_open_bank_r_lcl_reg_3,
    pre_wait_r,
    pass_open_bank_r_lcl_reg_4,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \order_q_r_reg[0]_3 ,
    \order_q_r_reg[0]_4 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \grant_r[3]_i_2__0 ,
    inhbt_wr,
    inhbt_rd,
    req_priority_r,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \order_q_r_reg[1]_0 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \ras_timer_r[2]_i_4__1_0 ,
    \ras_timer_r[2]_i_4__1_1 ,
    \ras_timer_r[2]_i_4__1_2 ,
    \grant_r[3]_i_2__1 ,
    \grant_r[3]_i_2__1_0 ,
    \grant_r[3]_i_2__1_1 ,
    inhbt_act_faw_r,
    \grant_r[3]_i_2__1_2 ,
    \ras_timer_r[0]_i_3__2_0 ,
    \ras_timer_r[0]_i_3__2_1 ,
    \ras_timer_r[0]_i_3__2_2 ,
    \ras_timer_r[1]_i_3__2_0 ,
    \ras_timer_r[1]_i_3__2_1 ,
    \ras_timer_r[1]_i_3__2_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ,
    q_has_priority_r_reg_0,
    was_priority,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_2 ,
    \grant_r[3]_i_5_0 ,
    ras_timer_zero_r,
    was_wr,
    \ras_timer_r[2]_i_4__1_3 ,
    \ras_timer_r[2]_i_4__1_4 ,
    \ras_timer_r[2]_i_4__1_5 ,
    \ras_timer_r[1]_i_3__2_3 ,
    \ras_timer_r[1]_i_3__2_4 ,
    \ras_timer_r[1]_i_3__2_5 ,
    \ras_timer_r[0]_i_3__2_3 ,
    \ras_timer_r[0]_i_3__2_4 ,
    \ras_timer_r[0]_i_3__2_5 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r[2]_i_5__0 ,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[2]_1 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_r_lcl_reg_0;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output pre_bm_end_r_reg_0;
  output pass_open_bank_r_lcl_reg_1;
  output pass_open_bank_r_lcl_reg_2;
  output pre_bm_end_r_reg_1;
  output \grant_r_reg[3] ;
  output \order_q_r_reg[0]_2 ;
  output [2:0]D;
  output \q_entry_r_reg[2]_0 ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output idle_r_lcl_reg_1;
  output \q_entry_r_reg[1]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output \order_q_r_reg[2]_0 ;
  output \q_entry_r_reg[2]_1 ;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  input CLK;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input head_r_lcl_reg_1;
  input [0:0]SS;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input set_order_q;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input pass_open_bank_r_lcl_reg_3;
  input pre_wait_r;
  input pass_open_bank_r_lcl_reg_4;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \order_q_r_reg[0]_3 ;
  input \order_q_r_reg[0]_4 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \grant_r[3]_i_2__0 ;
  input inhbt_wr;
  input inhbt_rd;
  input req_priority_r;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \order_q_r_reg[1]_0 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \ras_timer_r[2]_i_4__1_0 ;
  input \ras_timer_r[2]_i_4__1_1 ;
  input \ras_timer_r[2]_i_4__1_2 ;
  input \grant_r[3]_i_2__1 ;
  input \grant_r[3]_i_2__1_0 ;
  input \grant_r[3]_i_2__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[3]_i_2__1_2 ;
  input \ras_timer_r[0]_i_3__2_0 ;
  input \ras_timer_r[0]_i_3__2_1 ;
  input \ras_timer_r[0]_i_3__2_2 ;
  input \ras_timer_r[1]_i_3__2_0 ;
  input \ras_timer_r[1]_i_3__2_1 ;
  input \ras_timer_r[1]_i_3__2_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  input q_has_priority_r_reg_0;
  input was_priority;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_2 ;
  input \grant_r[3]_i_5_0 ;
  input ras_timer_zero_r;
  input was_wr;
  input \ras_timer_r[2]_i_4__1_3 ;
  input \ras_timer_r[2]_i_4__1_4 ;
  input \ras_timer_r[2]_i_4__1_5 ;
  input \ras_timer_r[1]_i_3__2_3 ;
  input \ras_timer_r[1]_i_3__2_4 ;
  input \ras_timer_r[1]_i_3__2_5 ;
  input \ras_timer_r[0]_i_3__2_3 ;
  input \ras_timer_r[0]_i_3__2_4 ;
  input \ras_timer_r[0]_i_3__2_5 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \q_entry_r[2]_i_5__0 ;
  input [2:0]\q_entry_r_reg[2]_2 ;
  input \order_q_r_reg[1]_1 ;
  input \order_q_r_reg[2]_1 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__2_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__2_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \grant_r[3]_i_2__0 ;
  wire \grant_r[3]_i_2__1 ;
  wire \grant_r[3]_i_2__1_0 ;
  wire \grant_r[3]_i_2__1_1 ;
  wire \grant_r[3]_i_2__1_2 ;
  wire \grant_r[3]_i_5_0 ;
  wire \grant_r[3]_i_9_n_0 ;
  wire \grant_r_reg[3] ;
  wire head_r_lcl_i_3__1_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_i_1__0_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_1__2_n_0 ;
  wire \order_q_r[1]_i_2_n_0 ;
  wire \order_q_r[2]_i_1__2_n_0 ;
  wire \order_q_r[2]_i_2__0__0_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__3_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [2:1]q_entry_r;
  wire \q_entry_r[2]_i_10__1_n_0 ;
  wire \q_entry_r[2]_i_11__0__0_n_0 ;
  wire \q_entry_r[2]_i_1__4_n_0 ;
  wire \q_entry_r[2]_i_3__2_n_0 ;
  wire \q_entry_r[2]_i_5__0 ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [2:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__2_n_0;
  wire \ras_timer_r[0]_i_3__2_0 ;
  wire \ras_timer_r[0]_i_3__2_1 ;
  wire \ras_timer_r[0]_i_3__2_2 ;
  wire \ras_timer_r[0]_i_3__2_3 ;
  wire \ras_timer_r[0]_i_3__2_4 ;
  wire \ras_timer_r[0]_i_3__2_5 ;
  wire \ras_timer_r[0]_i_3__2_n_0 ;
  wire \ras_timer_r[0]_i_4__1_n_0 ;
  wire \ras_timer_r[0]_i_5__2_n_0 ;
  wire \ras_timer_r[1]_i_3__2_0 ;
  wire \ras_timer_r[1]_i_3__2_1 ;
  wire \ras_timer_r[1]_i_3__2_2 ;
  wire \ras_timer_r[1]_i_3__2_3 ;
  wire \ras_timer_r[1]_i_3__2_4 ;
  wire \ras_timer_r[1]_i_3__2_5 ;
  wire \ras_timer_r[1]_i_3__2_n_0 ;
  wire \ras_timer_r[1]_i_4__1_n_0 ;
  wire \ras_timer_r[1]_i_5__2_n_0 ;
  wire \ras_timer_r[2]_i_10__1_n_0 ;
  wire \ras_timer_r[2]_i_11__1_n_0 ;
  wire \ras_timer_r[2]_i_12__1_n_0 ;
  wire \ras_timer_r[2]_i_4__1_0 ;
  wire \ras_timer_r[2]_i_4__1_1 ;
  wire \ras_timer_r[2]_i_4__1_2 ;
  wire \ras_timer_r[2]_i_4__1_3 ;
  wire \ras_timer_r[2]_i_4__1_4 ;
  wire \ras_timer_r[2]_i_4__1_5 ;
  wire \ras_timer_r[2]_i_4__1_n_0 ;
  wire \ras_timer_r[2]_i_8__1_n_0 ;
  wire \ras_timer_r[2]_i_9__0_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_r;
  wire [10:4]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [10:4]rb_hit_busies_r;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    act_wait_r_lcl_i_10
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'h00AE0000)) 
    auto_pre_r_lcl_i_1__2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(pass_open_bank_r_lcl_reg_4),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I4(pre_bm_end_r_reg_0),
        .O(auto_pre_r_lcl_i_1__2_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__2_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__2
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFDCCFDFCDDCCDDCC)) 
    \compute_tail.tail_r_lcl_i_1__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(pass_open_bank_r_lcl_reg_3),
        .I3(\compute_tail.tail_r_lcl_reg_1 ),
        .I4(idle_r_lcl_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \compute_tail.tail_r_lcl_i_2__1 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I5(\compute_tail.tail_r_lcl_reg_0 ),
        .O(pre_bm_end_r_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__2_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    demand_priority_r_i_2__2
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(q_has_priority),
        .I5(req_priority_r),
        .O(\order_q_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_r[3]_i_5 
       (.I0(\grant_r[3]_i_9_n_0 ),
        .I1(\grant_r[3]_i_2__1 ),
        .I2(\grant_r[3]_i_2__1_0 ),
        .I3(\grant_r[3]_i_2__1_1 ),
        .I4(inhbt_act_faw_r),
        .I5(\grant_r[3]_i_2__1_2 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[3]_i_5__0 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\order_q_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[3]_i_9 
       (.I0(idle_r_lcl_reg_0),
        .I1(\grant_r[3]_i_5_0 ),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(\grant_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h10101010101F1010)) 
    head_r_lcl_i_3__1
       (.I0(head_r_lcl_reg_3),
        .I1(head_r_lcl_reg_4),
        .I2(\q_entry_r[2]_i_3__2_n_0 ),
        .I3(q_entry_r[2]),
        .I4(\q_entry_r_reg[0]_0 ),
        .I5(q_entry_r[1]),
        .O(head_r_lcl_i_3__1_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(head_r_lcl_reg_i_1__0_n_0),
        .Q(head_r_lcl_reg_0),
        .R(head_r_lcl_reg_1));
  MUXF7 head_r_lcl_reg_i_1__0
       (.I0(head_r_lcl_reg_2),
        .I1(head_r_lcl_i_3__1_n_0),
        .O(head_r_lcl_reg_i_1__0_n_0),
        .S(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__2
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h0D00)) 
    idle_r_lcl_i_2__2
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I3(pre_bm_end_r_reg_0),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1__0 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_3 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2_n_0 ),
        .I4(\order_q_r_reg[0]_4 ),
        .I5(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__2 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(\order_q_r_reg[1]_1 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2_n_0 ),
        .I4(\order_q_r_reg[1]_0 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__2 
       (.I0(\order_q_r_reg[2]_1 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_2__0__0_n_0 ),
        .I5(\order_q_r_reg[1]_0 ),
        .O(\order_q_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__0__0 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[2]_i_2__0__0_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__0_n_0 ),
        .Q(\order_q_r_reg[0]_1 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__2_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__2_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__6
       (.I0(pass_open_bank_r_lcl_i_2__3_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_3),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r_lcl_reg_4),
        .O(pass_open_bank_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h000000000000F777)) 
    pass_open_bank_r_lcl_i_2__3
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(pass_open_bank_r_lcl_i_2__3_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F77700000000)) 
    \q_entry_r[1]_i_2__4 
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(pass_open_bank_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h6F60606F00000000)) 
    \q_entry_r[1]_i_3__0 
       (.I0(\q_entry_r_reg[1]_1 ),
        .I1(\q_entry_r_reg[1]_2 ),
        .I2(set_order_q),
        .I3(q_entry_r[1]),
        .I4(\q_entry_r_reg[0]_0 ),
        .I5(pre_bm_end_r_reg_0),
        .O(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF08880000F777)) 
    \q_entry_r[1]_i_8 
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(pass_open_bank_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \q_entry_r[2]_i_10__1 
       (.I0(rb_hit_busies_r[9]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I5(rb_hit_busies_r[6]),
        .O(\q_entry_r[2]_i_10__1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFEFFFF)) 
    \q_entry_r[2]_i_10__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\q_entry_r[2]_i_5__0 ),
        .O(pre_bm_end_r_reg_2));
  LUT3 #(
    .INIT(8'hE8)) 
    \q_entry_r[2]_i_10__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .O(pre_bm_end_r_reg_3));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_11__0__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I3(rb_hit_busies_r[10]),
        .O(\q_entry_r[2]_i_11__0__0_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \q_entry_r[2]_i_1__4 
       (.I0(\q_entry_r[2]_i_3__2_n_0 ),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .O(\q_entry_r[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hEE2E)) 
    \q_entry_r[2]_i_3__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I1(idle_r_lcl_reg_0),
        .I2(accept_req),
        .I3(set_order_q),
        .O(\q_entry_r[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0222000002220222)) 
    \q_entry_r[2]_i_7__0 
       (.I0(\q_entry_r[2]_i_10__1_n_0 ),
        .I1(\q_entry_r[2]_i_11__0__0_n_0 ),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I5(rb_hit_busies_r[4]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q_entry_r[2]_i_9__2 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(\q_entry_r_reg[0]_0 ),
        .O(\q_entry_r_reg[2]_1 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(\q_entry_r_reg[2]_2 [0]),
        .Q(\q_entry_r_reg[0]_0 ),
        .S(SS));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(\q_entry_r_reg[2]_2 [1]),
        .Q(q_entry_r[1]),
        .S(SS));
  FDRE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__4_n_0 ),
        .D(\q_entry_r_reg[2]_2 [2]),
        .Q(q_entry_r[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    q_has_priority_r_i_1__1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_priority),
        .I3(q_has_priority_r_reg_0),
        .I4(accept_req),
        .I5(was_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    q_has_rd_r_i_1__1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_rd_r_i_2__2_n_0),
        .I3(maint_hit),
        .I4(idle_r_lcl_reg_0),
        .I5(maint_req_r),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__2
       (.I0(q_has_rd),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_0),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__2_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[0]_i_1__2 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[0]_i_3__2_n_0 ),
        .I3(\ras_timer_r_reg[0]_0 ),
        .I4(rb_hit_busies_r[10]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[0]_i_3__2 
       (.I0(\ras_timer_r[0]_i_4__1_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[0]_i_5__2_n_0 ),
        .I5(rb_hit_busies_r[10]),
        .O(\ras_timer_r[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[0]_i_4__1 
       (.I0(\ras_timer_r[0]_i_3__2_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[0]_i_3__2_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[0]_i_3__2_2 ),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \ras_timer_r[0]_i_5__2 
       (.I0(rb_hit_busies_r[5]),
        .I1(\ras_timer_r[0]_i_3__2_3 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[0]_i_3__2_4 ),
        .I4(\ras_timer_r[0]_i_3__2_5 ),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[0]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[1]_i_1__2 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[1]_i_3__2_n_0 ),
        .I3(\ras_timer_r_reg[1]_0 ),
        .I4(rb_hit_busies_r[10]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[1]_i_3__2 
       (.I0(\ras_timer_r[1]_i_4__1_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[1]_i_5__2_n_0 ),
        .I5(rb_hit_busies_r[10]),
        .O(\ras_timer_r[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[1]_i_4__1 
       (.I0(\ras_timer_r[1]_i_3__2_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[1]_i_3__2_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[1]_i_3__2_2 ),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \ras_timer_r[1]_i_5__2 
       (.I0(rb_hit_busies_r[5]),
        .I1(\ras_timer_r[1]_i_3__2_3 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[1]_i_3__2_4 ),
        .I4(\ras_timer_r[1]_i_3__2_5 ),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF15BF15BF)) 
    \ras_timer_r[2]_i_10__1 
       (.I0(rb_hit_busies_r[5]),
        .I1(\ras_timer_r[2]_i_4__1_3 ),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[2]_i_4__1_4 ),
        .I4(\ras_timer_r[2]_i_4__1_5 ),
        .I5(rb_hit_busies_r[6]),
        .O(\ras_timer_r[2]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[2]_i_11__1 
       (.I0(passing_open_bank[3]),
        .I1(rb_hit_busies_r[4]),
        .I2(passing_open_bank[2]),
        .I3(rb_hit_busies_r[10]),
        .O(\ras_timer_r[2]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[2]_i_12__1 
       (.I0(passing_open_bank[0]),
        .I1(rb_hit_busies_r[8]),
        .I2(rb_hit_busies_r[7]),
        .I3(passing_open_bank[6]),
        .I4(rb_hit_busies_r[9]),
        .I5(passing_open_bank[1]),
        .O(\ras_timer_r[2]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[2]_i_1__2 
       (.I0(\ras_timer_r_reg[2] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[2]_i_4__1_n_0 ),
        .I3(\ras_timer_r_reg[2]_0 ),
        .I4(rb_hit_busies_r[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \ras_timer_r[2]_i_3__1 
       (.I0(q_entry_r[2]),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .I4(\ras_timer_r[2]_i_8__1_n_0 ),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \ras_timer_r[2]_i_4__1 
       (.I0(\ras_timer_r[2]_i_9__0_n_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[2]_i_10__1_n_0 ),
        .I5(rb_hit_busies_r[10]),
        .O(\ras_timer_r[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[2]_i_8__1 
       (.I0(\ras_timer_r[2]_i_11__1_n_0 ),
        .I1(passing_open_bank[5]),
        .I2(rb_hit_busies_r[6]),
        .I3(passing_open_bank[4]),
        .I4(rb_hit_busies_r[5]),
        .I5(\ras_timer_r[2]_i_12__1_n_0 ),
        .O(\ras_timer_r[2]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \ras_timer_r[2]_i_9__0 
       (.I0(\ras_timer_r[2]_i_4__1_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[2]_i_4__1_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[2]_i_4__1_2 ),
        .I5(rb_hit_busies_r[7]),
        .O(\ras_timer_r[2]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[10]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[4]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [4]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[5]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[6]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_2 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\order_q_r_reg[1]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [4]),
        .Q(rb_hit_busies_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__5
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \rnk_config_strobe_r[0]_i_14 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\grant_r[3]_i_2__0 ),
        .I2(Q),
        .I3(inhbt_wr),
        .I4(bm_end_r1_reg),
        .I5(inhbt_rd),
        .O(\grant_r_reg[3] ));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue__parameterized3
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    pre_bm_end_r_reg_0,
    idle_r_lcl_reg_4,
    pre_bm_end_r_reg_1,
    idle_r_lcl_reg_5,
    D,
    periodic_rd_ack_r_lcl_reg,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    \order_q_r_reg[0]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \q_entry_r_reg[2]_0 ,
    \q_entry_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[0]_1 ,
    pre_bm_end_r_reg_4,
    idle_r_lcl_reg_6,
    periodic_rd_ack_r_lcl_reg_0,
    idle_r_lcl_reg_7,
    periodic_rd_ack_r_lcl_reg_1,
    periodic_rd_ack_r_lcl_reg_2,
    idle_r_lcl_reg_8,
    head_ns0__4,
    CLK,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    head_r_lcl_reg_1,
    SS,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    \q_entry_r_reg[2]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \q_entry_r_reg[2]_3 ,
    \q_entry_r_reg[2]_4 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \q_entry_r_reg[2]_5 ,
    \q_entry_r_reg[2]_6 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    set_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    q_has_priority_r_reg_0,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \order_q_r_reg[0]_2 ,
    \order_q_r_reg[0]_3 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    accept_req,
    \q_entry_r_reg[2]_7 ,
    \q_entry_r_reg[2]_8 ,
    \q_entry_r_reg[2]_9 ,
    head_r_lcl_reg_2,
    req_priority_r,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \order_q_r_reg[1]_0 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[2]_10 ,
    \q_entry_r_reg[2]_11 ,
    \q_entry_r_reg[2]_12 ,
    \q_entry_r_reg[2]_13 ,
    \q_entry_r_reg[2]_14 ,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    \q_entry_r_reg[1]_i_5_0 ,
    \q_entry_r_reg[1]_i_5_1 ,
    head_r_lcl_reg_5,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r[2]_i_4__2_0 ,
    \ras_timer_r[2]_i_4__2_1 ,
    granted_row_r_i_4,
    granted_row_r_i_4_0,
    granted_row_r_i_4_1,
    inhbt_act_faw_r,
    granted_row_r_i_4_2,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r[0]_i_3__3_0 ,
    \ras_timer_r[0]_i_3__3_1 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r[1]_i_3__3_0 ,
    \ras_timer_r[1]_i_3__3_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    was_priority,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    was_wr,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_0,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    granted_row_r_i_8_0,
    ras_timer_zero_r,
    \ras_timer_r[2]_i_9__1_0 ,
    \ras_timer_r[2]_i_9__1_1 ,
    \ras_timer_r[0]_i_4__2_0 ,
    \ras_timer_r[0]_i_4__2_1 ,
    \ras_timer_r[1]_i_4__2_0 ,
    \ras_timer_r[1]_i_4__2_1 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r_reg[2]_15 ,
    \q_entry_r_reg[2]_16 ,
    head_r_lcl_reg_6,
    \q_entry_r_reg[2]_17 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[1]_4 ,
    head_r_lcl_reg_7,
    \q_entry_r_reg[1]_5 ,
    head_r_lcl_reg_8,
    head_r_lcl_reg_9,
    \q_entry_r_reg[2]_18 ,
    \q_entry_r_reg[1]_6 ,
    \q_entry_r_reg[1]_7 ,
    \q_entry_r_reg[1]_8 ,
    \q_entry_r_reg[1]_9 ,
    \q_entry_r_reg[2]_19 ,
    \q_entry_r_reg[2]_20 ,
    \q_entry_r_reg[2]_21 ,
    \q_entry_r_reg[2]_22 ,
    \q_entry_r_reg[1]_10 ,
    head_r_lcl_reg_10,
    \q_entry_r_reg[2]_23 ,
    \q_entry_r_reg[2]_24 ,
    idle_r,
    \q_entry_r_reg[1]_11 ,
    \q_entry_r[2]_i_7__4_0 ,
    \q_entry_r[2]_i_7__4_1 ,
    \q_entry_r[2]_i_7__4_2 ,
    \q_entry_r_reg[0]_2 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[2]_0 );
  output idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output pre_bm_end_r_reg_0;
  output idle_r_lcl_reg_4;
  output pre_bm_end_r_reg_1;
  output idle_r_lcl_reg_5;
  output [0:0]D;
  output periodic_rd_ack_r_lcl_reg;
  output [0:0]pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output \order_q_r_reg[0]_1 ;
  output [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  output \q_entry_r_reg[2]_0 ;
  output [0:0]\q_entry_r_reg[0]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output \q_entry_r_reg[2]_1 ;
  output [0:0]\q_entry_r_reg[0]_1 ;
  output pre_bm_end_r_reg_4;
  output idle_r_lcl_reg_6;
  output [1:0]periodic_rd_ack_r_lcl_reg_0;
  output idle_r_lcl_reg_7;
  output [1:0]periodic_rd_ack_r_lcl_reg_1;
  output periodic_rd_ack_r_lcl_reg_2;
  output idle_r_lcl_reg_8;
  output head_ns0__4;
  input CLK;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input head_r_lcl_reg_1;
  input [0:0]SS;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input \q_entry_r_reg[2]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \q_entry_r_reg[2]_3 ;
  input \q_entry_r_reg[2]_4 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \q_entry_r_reg[2]_5 ;
  input \q_entry_r_reg[2]_6 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input set_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input q_has_priority_r_reg_0;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \order_q_r_reg[0]_2 ;
  input \order_q_r_reg[0]_3 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input accept_req;
  input \q_entry_r_reg[2]_7 ;
  input \q_entry_r_reg[2]_8 ;
  input \q_entry_r_reg[2]_9 ;
  input head_r_lcl_reg_2;
  input req_priority_r;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \order_q_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[2]_10 ;
  input \q_entry_r_reg[2]_11 ;
  input \q_entry_r_reg[2]_12 ;
  input \q_entry_r_reg[2]_13 ;
  input \q_entry_r_reg[2]_14 ;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input \q_entry_r_reg[1]_i_5_0 ;
  input \q_entry_r_reg[1]_i_5_1 ;
  input head_r_lcl_reg_5;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r[2]_i_4__2_0 ;
  input \ras_timer_r[2]_i_4__2_1 ;
  input granted_row_r_i_4;
  input granted_row_r_i_4_0;
  input granted_row_r_i_4_1;
  input inhbt_act_faw_r;
  input granted_row_r_i_4_2;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r[0]_i_3__3_0 ;
  input \ras_timer_r[0]_i_3__3_1 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r[1]_i_3__3_0 ;
  input \ras_timer_r[1]_i_3__3_1 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input was_priority;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input was_wr;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_0;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input granted_row_r_i_8_0;
  input ras_timer_zero_r;
  input \ras_timer_r[2]_i_9__1_0 ;
  input \ras_timer_r[2]_i_9__1_1 ;
  input \ras_timer_r[0]_i_4__2_0 ;
  input \ras_timer_r[0]_i_4__2_1 ;
  input \ras_timer_r[1]_i_4__2_0 ;
  input \ras_timer_r[1]_i_4__2_1 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \q_entry_r_reg[2]_15 ;
  input \q_entry_r_reg[2]_16 ;
  input head_r_lcl_reg_6;
  input \q_entry_r_reg[2]_17 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[1]_4 ;
  input head_r_lcl_reg_7;
  input \q_entry_r_reg[1]_5 ;
  input head_r_lcl_reg_8;
  input head_r_lcl_reg_9;
  input \q_entry_r_reg[2]_18 ;
  input \q_entry_r_reg[1]_6 ;
  input \q_entry_r_reg[1]_7 ;
  input \q_entry_r_reg[1]_8 ;
  input \q_entry_r_reg[1]_9 ;
  input \q_entry_r_reg[2]_19 ;
  input \q_entry_r_reg[2]_20 ;
  input \q_entry_r_reg[2]_21 ;
  input \q_entry_r_reg[2]_22 ;
  input \q_entry_r_reg[1]_10 ;
  input head_r_lcl_reg_10;
  input \q_entry_r_reg[2]_23 ;
  input \q_entry_r_reg[2]_24 ;
  input [2:0]idle_r;
  input [0:0]\q_entry_r_reg[1]_11 ;
  input [0:0]\q_entry_r[2]_i_7__4_0 ;
  input [0:0]\q_entry_r[2]_i_7__4_1 ;
  input [0:0]\q_entry_r[2]_i_7__4_2 ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input \order_q_r_reg[1]_1 ;
  input \order_q_r_reg[2]_0 ;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__3_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__3_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire granted_row_r_i_10_n_0;
  wire granted_row_r_i_4;
  wire granted_row_r_i_4_0;
  wire granted_row_r_i_4_1;
  wire granted_row_r_i_4_2;
  wire granted_row_r_i_8_0;
  wire head_ns0__4;
  wire head_r_lcl_i_2__3_n_0;
  wire head_r_lcl_i_3__2_n_0;
  wire head_r_lcl_i_4__1_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_10;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_5;
  wire head_r_lcl_reg_6;
  wire head_r_lcl_reg_7;
  wire head_r_lcl_reg_8;
  wire head_r_lcl_reg_9;
  wire head_r_lcl_reg_i_1__1_n_0;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire idle_r_lcl_reg_8;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire [2:0]order_q_r;
  wire \order_q_r[0]_i_1__1_n_0 ;
  wire \order_q_r[1]_i_1__3_n_0 ;
  wire \order_q_r[1]_i_2__0_n_0 ;
  wire \order_q_r[2]_i_1__3_n_0 ;
  wire \order_q_r[2]_i_2__1_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[2]_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__4_n_0;
  wire pass_open_bank_r_lcl_reg_0;
  wire [6:0]passing_open_bank;
  wire periodic_rd_ack_r_lcl_reg;
  wire [1:0]periodic_rd_ack_r_lcl_reg_0;
  wire [1:0]periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_ack_r_lcl_reg_2;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire [0:0]pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [2:1]q_entry_ns;
  wire [2:1]q_entry_r;
  wire \q_entry_r[1]_i_2__2_n_0 ;
  wire \q_entry_r[1]_i_2__3_n_0 ;
  wire \q_entry_r[1]_i_4__1_n_0 ;
  wire \q_entry_r[1]_i_4__2_n_0 ;
  wire \q_entry_r[1]_i_6__0_n_0 ;
  wire \q_entry_r[1]_i_6_n_0 ;
  wire \q_entry_r[1]_i_7_n_0 ;
  wire \q_entry_r[2]_i_13__1_n_0 ;
  wire \q_entry_r[2]_i_13__2_n_0 ;
  wire \q_entry_r[2]_i_14_n_0 ;
  wire \q_entry_r[2]_i_15__1_n_0 ;
  wire \q_entry_r[2]_i_15_n_0 ;
  wire \q_entry_r[2]_i_1__3_n_0 ;
  wire \q_entry_r[2]_i_3__3_n_0 ;
  wire \q_entry_r[2]_i_4__2_n_0 ;
  wire \q_entry_r[2]_i_4__4_n_0 ;
  wire \q_entry_r[2]_i_4__5_n_0 ;
  wire \q_entry_r[2]_i_5__0_n_0 ;
  wire \q_entry_r[2]_i_5__1_n_0 ;
  wire \q_entry_r[2]_i_5__2_n_0 ;
  wire \q_entry_r[2]_i_5__3_n_0 ;
  wire \q_entry_r[2]_i_5_n_0 ;
  wire \q_entry_r[2]_i_6__0_n_0 ;
  wire \q_entry_r[2]_i_6__1_n_0 ;
  wire \q_entry_r[2]_i_6__3_n_0 ;
  wire \q_entry_r[2]_i_6__4_n_0 ;
  wire \q_entry_r[2]_i_7__2_n_0 ;
  wire [0:0]\q_entry_r[2]_i_7__4_0 ;
  wire [0:0]\q_entry_r[2]_i_7__4_1 ;
  wire [0:0]\q_entry_r[2]_i_7__4_2 ;
  wire \q_entry_r[2]_i_9__4_n_0 ;
  wire [0:0]\q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_10 ;
  wire [0:0]\q_entry_r_reg[1]_11 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[1]_6 ;
  wire \q_entry_r_reg[1]_7 ;
  wire \q_entry_r_reg[1]_8 ;
  wire \q_entry_r_reg[1]_9 ;
  wire \q_entry_r_reg[1]_i_5_0 ;
  wire \q_entry_r_reg[1]_i_5_1 ;
  wire \q_entry_r_reg[1]_i_5_n_0 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_10 ;
  wire \q_entry_r_reg[2]_11 ;
  wire \q_entry_r_reg[2]_12 ;
  wire \q_entry_r_reg[2]_13 ;
  wire \q_entry_r_reg[2]_14 ;
  wire \q_entry_r_reg[2]_15 ;
  wire \q_entry_r_reg[2]_16 ;
  wire \q_entry_r_reg[2]_17 ;
  wire \q_entry_r_reg[2]_18 ;
  wire \q_entry_r_reg[2]_19 ;
  wire \q_entry_r_reg[2]_2 ;
  wire \q_entry_r_reg[2]_20 ;
  wire \q_entry_r_reg[2]_21 ;
  wire \q_entry_r_reg[2]_22 ;
  wire \q_entry_r_reg[2]_23 ;
  wire \q_entry_r_reg[2]_24 ;
  wire \q_entry_r_reg[2]_3 ;
  wire \q_entry_r_reg[2]_4 ;
  wire \q_entry_r_reg[2]_5 ;
  wire \q_entry_r_reg[2]_6 ;
  wire \q_entry_r_reg[2]_7 ;
  wire \q_entry_r_reg[2]_8 ;
  wire \q_entry_r_reg[2]_9 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire \ras_timer_r[0]_i_3__3_0 ;
  wire \ras_timer_r[0]_i_3__3_1 ;
  wire \ras_timer_r[0]_i_3__3_n_0 ;
  wire \ras_timer_r[0]_i_4__2_0 ;
  wire \ras_timer_r[0]_i_4__2_1 ;
  wire \ras_timer_r[0]_i_4__2_n_0 ;
  wire \ras_timer_r[0]_i_5__3_n_0 ;
  wire \ras_timer_r[1]_i_3__3_0 ;
  wire \ras_timer_r[1]_i_3__3_1 ;
  wire \ras_timer_r[1]_i_3__3_n_0 ;
  wire \ras_timer_r[1]_i_4__2_0 ;
  wire \ras_timer_r[1]_i_4__2_1 ;
  wire \ras_timer_r[1]_i_4__2_n_0 ;
  wire \ras_timer_r[1]_i_5__3_n_0 ;
  wire \ras_timer_r[2]_i_10__2_n_0 ;
  wire \ras_timer_r[2]_i_12__2_n_0 ;
  wire \ras_timer_r[2]_i_13_n_0 ;
  wire \ras_timer_r[2]_i_4__2_0 ;
  wire \ras_timer_r[2]_i_4__2_1 ;
  wire \ras_timer_r[2]_i_4__2_n_0 ;
  wire \ras_timer_r[2]_i_8__2_n_0 ;
  wire \ras_timer_r[2]_i_9__1_0 ;
  wire \ras_timer_r[2]_i_9__1_1 ;
  wire \ras_timer_r[2]_i_9__1_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire [11:5]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire [2:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [11:5]rb_hit_busies_r;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    act_wait_r_lcl_i_8
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    auto_pre_r_lcl_i_1__3
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_0),
        .I4(q_has_priority_r_reg_0),
        .O(auto_pre_r_lcl_i_1__3_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__3_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__3
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_1 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \compute_tail.tail_r_lcl_i_2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\q_entry_r_reg[2]_5 ),
        .I5(\q_entry_r_reg[2]_6 ),
        .O(pre_bm_end_r_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__3_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT6 #(
    .INIT(64'h000D000D000D0000)) 
    demand_priority_r_i_2__3
       (.I0(order_q_r[0]),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(q_has_priority),
        .I5(req_priority_r),
        .O(\order_q_r_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    granted_row_r_i_10
       (.I0(idle_r_lcl_reg_0),
        .I1(granted_row_r_i_8_0),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(granted_row_r_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    granted_row_r_i_8
       (.I0(granted_row_r_i_10_n_0),
        .I1(granted_row_r_i_4),
        .I2(granted_row_r_i_4_0),
        .I3(granted_row_r_i_4_1),
        .I4(inhbt_act_faw_r),
        .I5(granted_row_r_i_4_2),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    head_r_lcl_i_2
       (.I0(idle_r_lcl_reg_3),
        .I1(idle_r_lcl_reg_2),
        .I2(accept_req),
        .I3(\q_entry_r_reg[2]_2 ),
        .O(idle_r_lcl_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'h02000002)) 
    head_r_lcl_i_2__0
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(idle_r_lcl_reg_2),
        .I2(idle_r_lcl_reg_3),
        .I3(\q_entry_r_reg[2]_2 ),
        .I4(accept_req),
        .O(head_ns0__4));
  LUT6 #(
    .INIT(64'h0000000000090000)) 
    head_r_lcl_i_2__1
       (.I0(accept_req),
        .I1(\q_entry_r_reg[2]_2 ),
        .I2(idle_r_lcl_reg_3),
        .I3(idle_r_lcl_reg_2),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(periodic_rd_ack_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    head_r_lcl_i_2__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I1(\q_entry_r_reg[2]_5 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I3(idle_r_lcl_reg_2),
        .I4(idle_r_lcl_reg_3),
        .I5(head_r_lcl_reg_2),
        .O(pre_bm_end_r_reg_3));
  LUT6 #(
    .INIT(64'h0000000000004004)) 
    head_r_lcl_i_2__3
       (.I0(head_r_lcl_reg_5),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(accept_req),
        .I3(\q_entry_r_reg[2]_2 ),
        .I4(idle_r_lcl_reg_2),
        .I5(idle_r_lcl_reg_3),
        .O(head_r_lcl_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000900)) 
    head_r_lcl_i_2__4
       (.I0(\q_entry_r_reg[2]_2 ),
        .I1(accept_req),
        .I2(idle_r_lcl_reg_3),
        .I3(pre_bm_end_r_reg_0),
        .I4(idle_r_lcl_reg_2),
        .I5(head_r_lcl_reg_6),
        .O(idle_r_lcl_reg_6));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    head_r_lcl_i_3__2
       (.I0(q_entry_r[2]),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(q_entry_r[1]),
        .I3(\q_entry_r[2]_i_3__3_n_0 ),
        .I4(head_r_lcl_reg_3),
        .I5(head_r_lcl_reg_4),
        .O(head_r_lcl_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    head_r_lcl_i_3__4
       (.I0(\q_entry_r_reg[1]_5 ),
        .I1(head_r_lcl_reg_7),
        .I2(idle_r_lcl_reg_3),
        .I3(head_r_lcl_i_4__1_n_0),
        .I4(head_r_lcl_reg_8),
        .I5(head_r_lcl_reg_9),
        .O(idle_r_lcl_reg_7));
  LUT5 #(
    .INIT(32'h00000082)) 
    head_r_lcl_i_3__5
       (.I0(head_r_lcl_reg_10),
        .I1(accept_req),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(idle_r_lcl_reg_2),
        .I4(idle_r_lcl_reg_3),
        .O(periodic_rd_ack_r_lcl_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h45)) 
    head_r_lcl_i_4__1
       (.I0(idle_r_lcl_reg_2),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(head_r_lcl_i_4__1_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(head_r_lcl_reg_i_1__1_n_0),
        .Q(head_r_lcl_reg_0),
        .R(head_r_lcl_reg_1));
  MUXF7 head_r_lcl_reg_i_1__1
       (.I0(head_r_lcl_i_2__3_n_0),
        .I1(head_r_lcl_i_3__2_n_0),
        .O(head_r_lcl_reg_i_1__1_n_0),
        .S(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__3
       (.I0(idle_r_lcl_reg_4),
        .O(E));
  LUT4 #(
    .INIT(16'h00D0)) 
    idle_r_lcl_i_2__3
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .I3(q_has_priority_r_reg_0),
        .O(idle_r_lcl_reg_4));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1__1 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_2 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__0_n_0 ),
        .I4(\order_q_r_reg[0]_3 ),
        .I5(order_q_r[0]),
        .O(\order_q_r[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__3 
       (.I0(order_q_r[0]),
        .I1(\order_q_r_reg[1]_1 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__0_n_0 ),
        .I4(\order_q_r_reg[1]_0 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2__0 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .O(\order_q_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__3 
       (.I0(\order_q_r_reg[2]_0 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_2__1_n_0 ),
        .I5(\order_q_r_reg[1]_0 ),
        .O(\order_q_r[2]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__1 
       (.I0(order_q_r[1]),
        .I1(order_q_r[0]),
        .O(\order_q_r[2]_i_2__1_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__1_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__3_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__3_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444454444444444)) 
    pass_open_bank_r_lcl_i_1__0
       (.I0(pass_open_bank_r_lcl_i_2__4_n_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_2__4
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_i_2__4_n_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF96FF00009600)) 
    \q_entry_r[1]_i_1__1 
       (.I0(\q_entry_r_reg[1]_0 ),
        .I1(\q_entry_r_reg[1]_1 ),
        .I2(\q_entry_r_reg[1]_2 ),
        .I3(accept_req),
        .I4(pre_bm_end_r_reg_0),
        .I5(\q_entry_r_reg[1]_i_5_n_0 ),
        .O(q_entry_ns[1]));
  LUT6 #(
    .INIT(64'h6FFF60FF6F006000)) 
    \q_entry_r[1]_i_1__3 
       (.I0(\q_entry_r[1]_i_2__2_n_0 ),
        .I1(\q_entry_r_reg[1]_3 ),
        .I2(accept_req),
        .I3(\q_entry_r_reg[2]_4 ),
        .I4(\q_entry_r[1]_i_4__1_n_0 ),
        .I5(\q_entry_r_reg[1]_4 ),
        .O(periodic_rd_ack_r_lcl_reg_0[0]));
  LUT6 #(
    .INIT(64'h8FBFBF8F80B0B080)) 
    \q_entry_r[1]_i_1__4 
       (.I0(\q_entry_r[1]_i_2__3_n_0 ),
        .I1(accept_req),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\q_entry_r_reg[1]_6 ),
        .I4(\q_entry_r[1]_i_4__2_n_0 ),
        .I5(\q_entry_r_reg[1]_7 ),
        .O(periodic_rd_ack_r_lcl_reg_1[0]));
  LUT6 #(
    .INIT(64'h9969696669666696)) 
    \q_entry_r[1]_i_2__2 
       (.I0(idle_r_lcl_reg_2),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I5(pre_bm_end_r_reg_0),
        .O(\q_entry_r[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h556969AA96555569)) 
    \q_entry_r[1]_i_2__3 
       (.I0(\q_entry_r[1]_i_6__0_n_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I3(\q_entry_r_reg[2]_2 ),
        .I4(\q_entry_r_reg[1]_8 ),
        .I5(\q_entry_r_reg[1]_9 ),
        .O(\q_entry_r[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h59659A59A69A65A6)) 
    \q_entry_r[1]_i_4__1 
       (.I0(head_r_lcl_reg_7),
        .I1(\q_entry_r_reg[1]_5 ),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(\q_entry_r_reg[2]_16 ),
        .I5(\q_entry_r_reg[2]_3 ),
        .O(\q_entry_r[1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \q_entry_r[1]_i_4__2 
       (.I0(\q_entry_r_reg[2]_3 ),
        .I1(\q_entry_r_reg[1]_10 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r_reg[2]_6 ),
        .I4(\q_entry_r_reg[2]_5 ),
        .O(\q_entry_r[1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'h2D4BB42D)) 
    \q_entry_r[1]_i_5__0 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[2]_2 ),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(pre_bm_end_r_reg_4));
  LUT6 #(
    .INIT(64'h6A565695569595A9)) 
    \q_entry_r[1]_i_6 
       (.I0(idle_r_lcl_reg_2),
        .I1(\q_entry_r_reg[2]_2 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\q_entry_r_reg[2]_6 ),
        .I5(\q_entry_r_reg[2]_5 ),
        .O(\q_entry_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h599AA665A665A665)) 
    \q_entry_r[1]_i_6__0 
       (.I0(\q_entry_r_reg[2]_3 ),
        .I1(\q_entry_r_reg[2]_4 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I3(pre_bm_end_r_reg_0),
        .I4(\q_entry_r_reg[2]_5 ),
        .I5(\q_entry_r_reg[2]_6 ),
        .O(\q_entry_r[1]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h09F9F909)) 
    \q_entry_r[1]_i_7 
       (.I0(\q_entry_r_reg[0]_0 ),
        .I1(q_entry_r[1]),
        .I2(set_order_q),
        .I3(\q_entry_r_reg[1]_i_5_0 ),
        .I4(\q_entry_r_reg[1]_i_5_1 ),
        .O(\q_entry_r[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q_entry_r[2]_i_13 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(\q_entry_r_reg[0]_0 ),
        .O(\q_entry_r_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \q_entry_r[2]_i_13__1 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[2]_6 ),
        .I2(\q_entry_r_reg[2]_5 ),
        .O(\q_entry_r[2]_i_13__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hFF969600)) 
    \q_entry_r[2]_i_13__2 
       (.I0(idle_r_lcl_reg_0),
        .I1(idle_r[2]),
        .I2(\q_entry_r[2]_i_7__4_0 ),
        .I3(\q_entry_r[2]_i_7__4_1 ),
        .I4(\q_entry_r[2]_i_7__4_2 ),
        .O(\q_entry_r[2]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000DDD0DDD0DDD)) 
    \q_entry_r[2]_i_14 
       (.I0(rb_hit_busies_r[10]),
        .I1(\q_entry_r_reg[2]_5 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(rb_hit_busies_r[9]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I5(rb_hit_busies_r[7]),
        .O(\q_entry_r[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \q_entry_r[2]_i_15 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(rb_hit_busies_r[8]),
        .I2(rb_hit_busies_r[6]),
        .I3(\q_entry_r_reg[2]_4 ),
        .O(\q_entry_r[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \q_entry_r[2]_i_15__1 
       (.I0(idle_r_lcl_reg_0),
        .I1(\q_entry_r[2]_i_7__4_0 ),
        .I2(idle_r[2]),
        .O(\q_entry_r[2]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \q_entry_r[2]_i_1__3 
       (.I0(\q_entry_r[2]_i_3__3_n_0 ),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .O(\q_entry_r[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8AAA2A0A0A2)) 
    \q_entry_r[2]_i_2__0 
       (.I0(\q_entry_r_reg[2]_7 ),
        .I1(accept_req),
        .I2(\q_entry_r_reg[2]_5 ),
        .I3(idle_r_lcl_reg_3),
        .I4(\q_entry_r_reg[2]_8 ),
        .I5(\q_entry_r[2]_i_6__0_n_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \q_entry_r[2]_i_2__1 
       (.I0(\q_entry_r_reg[2]_9 ),
        .I1(\q_entry_r_reg[2]_6 ),
        .I2(\q_entry_r[2]_i_5_n_0 ),
        .I3(accept_req),
        .I4(\q_entry_r[2]_i_6__1_n_0 ),
        .O(pre_bm_end_r_reg_2));
  LUT5 #(
    .INIT(32'h0000F5F3)) 
    \q_entry_r[2]_i_2__2 
       (.I0(\q_entry_r[2]_i_4__2_n_0 ),
        .I1(\q_entry_r[2]_i_5__0_n_0 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(accept_req),
        .I4(\q_entry_r_reg[2]_10 ),
        .O(q_entry_ns[2]));
  LUT6 #(
    .INIT(64'hAA0FAA33AAF0AACC)) 
    \q_entry_r[2]_i_2__3 
       (.I0(\q_entry_r_reg[2]_15 ),
        .I1(\q_entry_r[2]_i_5__1_n_0 ),
        .I2(\q_entry_r[2]_i_6__3_n_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(accept_req),
        .I5(\q_entry_r[2]_i_7__2_n_0 ),
        .O(\q_entry_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8FBFBF8F80B0B080)) 
    \q_entry_r[2]_i_2__4 
       (.I0(\q_entry_r[2]_i_4__4_n_0 ),
        .I1(accept_req),
        .I2(\q_entry_r_reg[2]_4 ),
        .I3(\q_entry_r[2]_i_5__2_n_0 ),
        .I4(\q_entry_r[2]_i_6__4_n_0 ),
        .I5(\q_entry_r_reg[2]_17 ),
        .O(periodic_rd_ack_r_lcl_reg_0[1]));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \q_entry_r[2]_i_2__5 
       (.I0(\q_entry_r[2]_i_4__5_n_0 ),
        .I1(accept_req),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\q_entry_r[2]_i_5__3_n_0 ),
        .I4(\q_entry_r_reg[2]_18 ),
        .O(periodic_rd_ack_r_lcl_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'hEF10)) 
    \q_entry_r[2]_i_2__6 
       (.I0(idle_r_lcl_reg_2),
        .I1(\q_entry_r_reg[2]_2 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I3(idle_r_lcl_reg_3),
        .O(idle_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hDF20FFFFDF200000)) 
    \q_entry_r[2]_i_3__0 
       (.I0(\q_entry_r_reg[2]_2 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I2(idle_r_lcl_reg_2),
        .I3(idle_r_lcl_reg_3),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\q_entry_r_reg[2]_23 ),
        .O(idle_r_lcl_reg_8));
  LUT4 #(
    .INIT(16'h3505)) 
    \q_entry_r[2]_i_3__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_0),
        .I3(accept_req),
        .O(\q_entry_r[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h4B2DD24BD24B4B2D)) 
    \q_entry_r[2]_i_4__2 
       (.I0(\q_entry_r_reg[1]_0 ),
        .I1(\q_entry_r_reg[1]_2 ),
        .I2(idle_r_lcl_reg_3),
        .I3(idle_r_lcl_reg_2),
        .I4(\q_entry_r_reg[2]_11 ),
        .I5(\q_entry_r_reg[2]_12 ),
        .O(\q_entry_r[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h81E8E87E7E171781)) 
    \q_entry_r[2]_i_4__4 
       (.I0(\q_entry_r_reg[1]_3 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(\q_entry_r[2]_i_9__4_n_0 ),
        .I3(\q_entry_r_reg[2]_11 ),
        .I4(idle_r_lcl_reg_2),
        .I5(idle_r_lcl_reg_3),
        .O(\q_entry_r[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h18718E18E78E71E7)) 
    \q_entry_r[2]_i_4__5 
       (.I0(\q_entry_r_reg[2]_19 ),
        .I1(\q_entry_r_reg[2]_20 ),
        .I2(\q_entry_r_reg[1]_0 ),
        .I3(\q_entry_r_reg[2]_21 ),
        .I4(\q_entry_r_reg[2]_3 ),
        .I5(\q_entry_r_reg[2]_22 ),
        .O(\q_entry_r[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hA6AA556565A65555)) 
    \q_entry_r[2]_i_5 
       (.I0(idle_r_lcl_reg_3),
        .I1(\q_entry_r_reg[2]_5 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(idle_r_lcl_reg_2),
        .I5(\q_entry_r_reg[2]_2 ),
        .O(\q_entry_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7575A7758A8A588A)) 
    \q_entry_r[2]_i_5__0 
       (.I0(\q_entry_r_reg[2]_13 ),
        .I1(\q_entry_r_reg[2]_14 ),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I5(idle_r_lcl_reg_3),
        .O(\q_entry_r[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00002482248265A6)) 
    \q_entry_r[2]_i_5__1 
       (.I0(\q_entry_r_reg[2]_3 ),
        .I1(\q_entry_r_reg[2]_16 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r_reg[2]_2 ),
        .I4(\q_entry_r_reg[2]_5 ),
        .I5(\q_entry_r_reg[2]_6 ),
        .O(\q_entry_r[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8EF8AF8AE8AEFAE)) 
    \q_entry_r[2]_i_5__2 
       (.I0(head_r_lcl_reg_7),
        .I1(\q_entry_r_reg[1]_5 ),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(\q_entry_r_reg[2]_16 ),
        .I5(\q_entry_r_reg[2]_3 ),
        .O(\q_entry_r[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h366C93369336C993)) 
    \q_entry_r[2]_i_5__3 
       (.I0(\q_entry_r_reg[1]_6 ),
        .I1(idle_r_lcl_reg_3),
        .I2(idle_r_lcl_reg_2),
        .I3(\q_entry_r_reg[2]_11 ),
        .I4(\q_entry_r_reg[1]_10 ),
        .I5(\q_entry_r[2]_i_13__1_n_0 ),
        .O(\q_entry_r[2]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \q_entry_r[2]_i_6__0 
       (.I0(\q_entry_r_reg[2]_2 ),
        .I1(idle_r_lcl_reg_2),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(idle_r_lcl_reg_3),
        .O(\q_entry_r[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h40D00240BF2FFDBF)) 
    \q_entry_r[2]_i_6__1 
       (.I0(\q_entry_r_reg[2]_5 ),
        .I1(\q_entry_r_reg[2]_2 ),
        .I2(idle_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(idle_r_lcl_reg_3),
        .O(\q_entry_r[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9402000000002940)) 
    \q_entry_r[2]_i_6__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r_reg[2]_2 ),
        .I2(\q_entry_r_reg[2]_16 ),
        .I3(\q_entry_r_reg[2]_3 ),
        .I4(\q_entry_r_reg[2]_5 ),
        .I5(\q_entry_r_reg[2]_6 ),
        .O(\q_entry_r[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h959999A955959599)) 
    \q_entry_r[2]_i_6__4 
       (.I0(idle_r_lcl_reg_3),
        .I1(idle_r_lcl_reg_2),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I5(\q_entry_r_reg[2]_2 ),
        .O(\q_entry_r[2]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEFEEAEAA8A880)) 
    \q_entry_r[2]_i_6__5 
       (.I0(\q_entry_r[2]_i_13__2_n_0 ),
        .I1(\q_entry_r_reg[2]_24 ),
        .I2(\q_entry_r_reg[1]_11 ),
        .I3(idle_r[1]),
        .I4(idle_r[0]),
        .I5(\q_entry_r[2]_i_15__1_n_0 ),
        .O(idle_r_lcl_reg_3));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \q_entry_r[2]_i_7__1 
       (.I0(\q_entry_r[2]_i_14_n_0 ),
        .I1(\q_entry_r[2]_i_15_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I3(rb_hit_busies_r[5]),
        .I4(\q_entry_r_reg[2]_6 ),
        .I5(rb_hit_busies_r[11]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h59AA559A9AAA59AA)) 
    \q_entry_r[2]_i_7__2 
       (.I0(idle_r_lcl_reg_3),
        .I1(pre_bm_end_r_reg_0),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(idle_r_lcl_reg_2),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(\q_entry_r[2]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h7EE8811781177EE8)) 
    \q_entry_r[2]_i_7__4 
       (.I0(\q_entry_r_reg[2]_24 ),
        .I1(idle_r[0]),
        .I2(idle_r[1]),
        .I3(\q_entry_r_reg[1]_11 ),
        .I4(\q_entry_r[2]_i_15__1_n_0 ),
        .I5(\q_entry_r[2]_i_13__2_n_0 ),
        .O(idle_r_lcl_reg_2));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \q_entry_r[2]_i_9__4 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(\q_entry_r[2]_i_9__4_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(\q_entry_r_reg[0]_2 ),
        .Q(\q_entry_r_reg[0]_0 ),
        .R(SS));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .R(SS));
  MUXF7 \q_entry_r_reg[1]_i_5 
       (.I0(\q_entry_r[1]_i_6_n_0 ),
        .I1(\q_entry_r[1]_i_7_n_0 ),
        .O(\q_entry_r_reg[1]_i_5_n_0 ),
        .S(pre_bm_end_r_reg_0));
  FDSE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__3_n_0 ),
        .D(q_entry_ns[2]),
        .Q(q_entry_r[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    q_has_priority_r_i_1__2
       (.I0(was_priority),
        .I1(q_has_rd_r_reg_0),
        .I2(accept_req),
        .I3(q_has_priority),
        .I4(pre_bm_end_r_reg_0),
        .I5(q_has_priority_r_reg_0),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000DDDDFDDD)) 
    q_has_rd_r_i_1__2
       (.I0(q_has_rd_r_reg_1),
        .I1(q_has_rd),
        .I2(accept_req),
        .I3(q_has_rd_r_reg_0),
        .I4(was_wr),
        .I5(pass_open_bank_r_lcl_i_2__4_n_0),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[0]_i_1__3 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[0]_i_3__3_n_0 ),
        .I3(\ras_timer_r_reg[0]_0 ),
        .I4(rb_hit_busies_r[11]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ras_timer_r[0]_i_3__3 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[0]_i_4__2_n_0 ),
        .I3(rb_hit_busies_r[10]),
        .I4(\ras_timer_r_reg[0]_2 ),
        .I5(rb_hit_busies_r[11]),
        .O(\ras_timer_r[0]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \ras_timer_r[0]_i_4__2 
       (.I0(\ras_timer_r[0]_i_3__3_0 ),
        .I1(rb_hit_busies_r[8]),
        .I2(\ras_timer_r[0]_i_3__3_1 ),
        .I3(rb_hit_busies_r[7]),
        .I4(\ras_timer_r[0]_i_5__3_n_0 ),
        .O(\ras_timer_r[0]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \ras_timer_r[0]_i_5__3 
       (.I0(rb_hit_busies_r[7]),
        .I1(rb_hit_busies_r[5]),
        .I2(\ras_timer_r[0]_i_4__2_0 ),
        .I3(rb_hit_busies_r[6]),
        .I4(\ras_timer_r[0]_i_4__2_1 ),
        .O(\ras_timer_r[0]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[1]_i_1__3 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[1]_i_3__3_n_0 ),
        .I3(\ras_timer_r_reg[1]_0 ),
        .I4(rb_hit_busies_r[11]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 [1]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[1]_i_3__3 
       (.I0(\ras_timer_r_reg[1]_1 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[1]_i_4__2_n_0 ),
        .I3(rb_hit_busies_r[10]),
        .I4(\ras_timer_r_reg[1]_2 ),
        .I5(rb_hit_busies_r[11]),
        .O(\ras_timer_r[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[1]_i_4__2 
       (.I0(\ras_timer_r[1]_i_3__3_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[1]_i_5__3_n_0 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[1]_i_3__3_1 ),
        .I5(rb_hit_busies_r[9]),
        .O(\ras_timer_r[1]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \ras_timer_r[1]_i_5__3 
       (.I0(rb_hit_busies_r[7]),
        .I1(rb_hit_busies_r[6]),
        .I2(\ras_timer_r[1]_i_4__2_0 ),
        .I3(\ras_timer_r[1]_i_4__2_1 ),
        .I4(rb_hit_busies_r[5]),
        .O(\ras_timer_r[1]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[2]_i_10__2 
       (.I0(passing_open_bank[2]),
        .I1(rb_hit_busies_r[10]),
        .I2(passing_open_bank[0]),
        .I3(rb_hit_busies_r[8]),
        .O(\ras_timer_r[2]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[2]_i_12__2 
       (.I0(passing_open_bank[4]),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[9]),
        .I3(passing_open_bank[1]),
        .I4(rb_hit_busies_r[11]),
        .I5(passing_open_bank[3]),
        .O(\ras_timer_r[2]_i_12__2_n_0 ));
  LUT5 #(
    .INIT(32'h51404040)) 
    \ras_timer_r[2]_i_13 
       (.I0(rb_hit_busies_r[7]),
        .I1(rb_hit_busies_r[6]),
        .I2(\ras_timer_r[2]_i_9__1_0 ),
        .I3(\ras_timer_r[2]_i_9__1_1 ),
        .I4(rb_hit_busies_r[5]),
        .O(\ras_timer_r[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[2]_i_1__3 
       (.I0(\ras_timer_r_reg[2] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[2]_i_4__2_n_0 ),
        .I3(\ras_timer_r_reg[2]_0 ),
        .I4(rb_hit_busies_r[11]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \ras_timer_r[2]_i_3__2 
       (.I0(q_entry_r[2]),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .I4(\ras_timer_r[2]_i_8__2_n_0 ),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[2]_i_4__2 
       (.I0(\ras_timer_r_reg[2]_1 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[2]_i_9__1_n_0 ),
        .I3(rb_hit_busies_r[10]),
        .I4(\ras_timer_r_reg[2]_2 ),
        .I5(rb_hit_busies_r[11]),
        .O(\ras_timer_r[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[2]_i_8__2 
       (.I0(\ras_timer_r[2]_i_10__2_n_0 ),
        .I1(passing_open_bank[5]),
        .I2(rb_hit_busies_r[6]),
        .I3(passing_open_bank[6]),
        .I4(rb_hit_busies_r[7]),
        .I5(\ras_timer_r[2]_i_12__2_n_0 ),
        .O(\ras_timer_r[2]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[2]_i_9__1 
       (.I0(\ras_timer_r[2]_i_4__2_0 ),
        .I1(rb_hit_busies_r[7]),
        .I2(\ras_timer_r[2]_i_13_n_0 ),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[2]_i_4__2_1 ),
        .I5(rb_hit_busies_r[9]),
        .O(\ras_timer_r[2]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I2(idle_r_lcl_reg_4),
        .I3(rb_hit_busies_r[10]),
        .I4(\q_entry_r_reg[2]_5 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[11]),
        .I3(\q_entry_r_reg[2]_6 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [11]));
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_2 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[5]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [5]));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__3 
       (.I0(q_has_priority_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(idle_r_lcl_reg_4),
        .I3(rb_hit_busies_r[6]),
        .I4(\q_entry_r_reg[2]_4 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I4(q_has_priority_r_reg_0),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\order_q_r_reg[1]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_4),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__3_n_0 ),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [11]),
        .Q(rb_hit_busies_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [5]),
        .Q(rb_hit_busies_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__4
       (.I0(order_q_r[0]),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue__parameterized4
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    pass_open_bank_r_lcl_reg_0,
    ordered_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    demand_priority_ns,
    idle_r_lcl_reg_7,
    col_wait_r_reg,
    p_15_in,
    \order_q_r_reg[2]_0 ,
    \order_q_r_reg[1]_0 ,
    D,
    \q_entry_r_reg[2]_0 ,
    act_wait_ns,
    pre_bm_end_r_reg_0,
    \q_entry_r_reg[0]_0 ,
    pre_passing_open_bank_r_reg_0,
    bm_end,
    wait_for_maint_r_lcl_reg_1,
    pre_bm_end_r_reg_1,
    pass_open_bank_r_lcl_reg_1,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    pre_bm_end_r_reg_4,
    pre_bm_end_r_reg_5,
    pre_bm_end_r_reg_6,
    pre_bm_end_r_reg_7,
    CLK,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    SS,
    ordered_r_lcl_reg_1,
    q_has_priority_r_reg_0,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    \q_entry_r[2]_i_7__4 ,
    idle_r,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    set_order_q,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \q_entry_r_reg[1]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    demand_priority_r_reg,
    req_priority_r,
    adv_order_q,
    demand_priority_r_reg_0,
    demand_priority_r,
    \rnk_config_strobe_r[0]_i_10 ,
    col_wait_r,
    \grant_r[6]_i_7__1 ,
    \grant_r[6]_i_7__1_0 ,
    \order_q_r_reg[0]_2 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2] ,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    act_wait_r_lcl_reg_1,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[1]_4 ,
    \q_entry_r_reg[1]_5 ,
    \q_entry_r_reg[1]_6 ,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    head_r_lcl_reg_5,
    \q_entry_r_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r[0]_i_3__4_0 ,
    \ras_timer_r[0]_i_3__4_1 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[1]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[2]_4 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ,
    was_priority,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    was_wr,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_2,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    ras_timer_zero_r,
    \ras_timer_r[2]_i_4__3_0 ,
    \ras_timer_r[2]_i_4__3_1 ,
    \ras_timer_r[1]_i_4__3_0 ,
    \ras_timer_r[1]_i_4__3_1 ,
    \ras_timer_r[0]_i_5__4_0 ,
    \ras_timer_r[0]_i_5__4_1 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r_reg[1]_7 ,
    \q_entry_r_reg[2]_2 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[2]_1 ,
    \order_q_r_reg[2]_2 ,
    \order_q_r_reg[2]_3 );
  output idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output pass_open_bank_r_lcl_reg_0;
  output ordered_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output idle_r_lcl_reg_6;
  output demand_priority_ns;
  output idle_r_lcl_reg_7;
  output col_wait_r_reg;
  output p_15_in;
  output \order_q_r_reg[2]_0 ;
  output \order_q_r_reg[1]_0 ;
  output [2:0]D;
  output \q_entry_r_reg[2]_0 ;
  output act_wait_ns;
  output pre_bm_end_r_reg_0;
  output \q_entry_r_reg[0]_0 ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output [0:0]bm_end;
  output wait_for_maint_r_lcl_reg_1;
  output pre_bm_end_r_reg_1;
  output pass_open_bank_r_lcl_reg_1;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  output pre_bm_end_r_reg_4;
  output pre_bm_end_r_reg_5;
  output pre_bm_end_r_reg_6;
  output pre_bm_end_r_reg_7;
  input CLK;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input head_r_lcl_reg_1;
  input [0:0]head_r_lcl_reg_2;
  input [0:0]SS;
  input ordered_r_lcl_reg_1;
  input q_has_priority_r_reg_0;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \order_q_r_reg[0]_0 ;
  input [2:0]\order_q_r_reg[0]_1 ;
  input [3:0]\q_entry_r[2]_i_7__4 ;
  input [2:0]idle_r;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input set_order_q;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \q_entry_r_reg[1]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input demand_priority_r_reg;
  input req_priority_r;
  input adv_order_q;
  input demand_priority_r_reg_0;
  input demand_priority_r;
  input \rnk_config_strobe_r[0]_i_10 ;
  input col_wait_r;
  input \grant_r[6]_i_7__1 ;
  input \grant_r[6]_i_7__1_0 ;
  input \order_q_r_reg[0]_2 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2] ;
  input act_wait_r_lcl_reg;
  input [0:0]act_wait_r_lcl_reg_0;
  input act_wait_r_lcl_reg_1;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[1]_4 ;
  input \q_entry_r_reg[1]_5 ;
  input \q_entry_r_reg[1]_6 ;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input head_r_lcl_reg_5;
  input \q_entry_r_reg[2]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r[0]_i_3__4_0 ;
  input \ras_timer_r[0]_i_3__4_1 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[1]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[2]_4 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  input was_priority;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input was_wr;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_2;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input ras_timer_zero_r;
  input \ras_timer_r[2]_i_4__3_0 ;
  input \ras_timer_r[2]_i_4__3_1 ;
  input \ras_timer_r[1]_i_4__3_0 ;
  input \ras_timer_r[1]_i_4__3_1 ;
  input \ras_timer_r[0]_i_5__4_0 ;
  input \ras_timer_r[0]_i_5__4_1 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \q_entry_r_reg[1]_7 ;
  input [0:0]\q_entry_r_reg[2]_2 ;
  input \order_q_r_reg[1]_1 ;
  input \order_q_r_reg[2]_1 ;
  input \order_q_r_reg[2]_2 ;
  input \order_q_r_reg[2]_3 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_4__1_n_0;
  wire act_wait_r_lcl_i_5__1_n_0;
  wire act_wait_r_lcl_i_6__1_n_0;
  wire act_wait_r_lcl_reg;
  wire [0:0]act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__4_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1__4_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_i_2__4_n_0;
  wire demand_priority_r_i_3__4_n_0;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r[6]_i_7__1 ;
  wire \grant_r[6]_i_7__1_0 ;
  wire head_r_lcl_i_1__1_n_0;
  wire head_r_lcl_i_3__3_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [0:0]head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_5;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire idle_r_lcl_reg_7;
  wire [2:0]order_q_r;
  wire \order_q_r[0]_i_1__1_n_0 ;
  wire \order_q_r[1]_i_1__4_n_0 ;
  wire \order_q_r[2]_i_1__4_n_0 ;
  wire \order_q_r[2]_i_2__2_n_0 ;
  wire \order_q_r[2]_i_4_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [2:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire \order_q_r_reg[2]_2 ;
  wire \order_q_r_reg[2]_3 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_15_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_bm_end_r_reg_4;
  wire pre_bm_end_r_reg_5;
  wire pre_bm_end_r_reg_6;
  wire pre_bm_end_r_reg_7;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:0]q_entry_ns;
  wire [2:0]q_entry_r;
  wire \q_entry_r[0]_i_2__3_n_0 ;
  wire \q_entry_r[0]_i_3__1_n_0 ;
  wire \q_entry_r[1]_i_2__6_n_0 ;
  wire \q_entry_r[2]_i_11__2_n_0 ;
  wire \q_entry_r[2]_i_12__0_n_0 ;
  wire [3:0]\q_entry_r[2]_i_7__4 ;
  wire \q_entry_r[2]_i_9__6_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire \q_entry_r_reg[1]_6 ;
  wire \q_entry_r_reg[1]_7 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire [0:0]\q_entry_r_reg[2]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire \ras_timer_r[0]_i_2__4_n_0 ;
  wire \ras_timer_r[0]_i_3__4_0 ;
  wire \ras_timer_r[0]_i_3__4_1 ;
  wire \ras_timer_r[0]_i_3__4_n_0 ;
  wire \ras_timer_r[0]_i_5__4_0 ;
  wire \ras_timer_r[0]_i_5__4_1 ;
  wire \ras_timer_r[0]_i_5__4_n_0 ;
  wire \ras_timer_r[0]_i_6__0_n_0 ;
  wire \ras_timer_r[1]_i_3__4_n_0 ;
  wire \ras_timer_r[1]_i_4__3_0 ;
  wire \ras_timer_r[1]_i_4__3_1 ;
  wire \ras_timer_r[1]_i_4__3_n_0 ;
  wire \ras_timer_r[1]_i_5__4_n_0 ;
  wire \ras_timer_r[1]_i_6__0_n_0 ;
  wire \ras_timer_r[2]_i_3__3_n_0 ;
  wire \ras_timer_r[2]_i_4__3_0 ;
  wire \ras_timer_r[2]_i_4__3_1 ;
  wire \ras_timer_r[2]_i_4__3_n_0 ;
  wire \ras_timer_r[2]_i_5__4_n_0 ;
  wire \ras_timer_r[2]_i_7__1_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire \ras_timer_r_reg[2]_4 ;
  wire ras_timer_zero_r;
  wire [12:6]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire [12:6]rb_hit_busies_r;
  wire req_priority_r;
  wire \rnk_config_strobe_r[0]_i_10 ;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_priority;
  wire was_wr;

  LUT6 #(
    .INIT(64'h5D5DFF5D5D5D5D5D)) 
    act_wait_r_lcl_i_1__4
       (.I0(act_wait_r_lcl_reg),
        .I1(pass_open_bank_r),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(act_wait_r_lcl_reg_0),
        .I5(act_wait_r_lcl_reg_1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    act_wait_r_lcl_i_3__1
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(idle_r_lcl_reg_0),
        .I4(act_wait_r_lcl_i_4__1_n_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    act_wait_r_lcl_i_4__1
       (.I0(act_wait_r_lcl_i_5__1_n_0),
        .I1(passing_open_bank[4]),
        .I2(rb_hit_busies_r[12]),
        .I3(passing_open_bank[5]),
        .I4(rb_hit_busies_r[6]),
        .I5(act_wait_r_lcl_i_6__1_n_0),
        .O(act_wait_r_lcl_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    act_wait_r_lcl_i_5__1
       (.I0(passing_open_bank[6]),
        .I1(rb_hit_busies_r[7]),
        .I2(passing_open_bank[0]),
        .I3(rb_hit_busies_r[8]),
        .O(act_wait_r_lcl_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    act_wait_r_lcl_i_6__1
       (.I0(rb_hit_busies_r[11]),
        .I1(passing_open_bank[3]),
        .I2(rb_hit_busies_r[9]),
        .I3(passing_open_bank[1]),
        .I4(passing_open_bank[2]),
        .I5(rb_hit_busies_r[10]),
        .O(act_wait_r_lcl_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    act_wait_r_lcl_i_7__0
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    auto_pre_r_lcl_i_1__4
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_0),
        .I4(q_has_priority_r_reg_0),
        .O(auto_pre_r_lcl_i_1__4_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__4_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    bm_end_r1_i_1__4
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'hFAF2FFF2F0F0FFF0)) 
    \compute_tail.tail_r_lcl_i_1__4 
       (.I0(pass_open_bank_r_lcl_reg_2),
        .I1(idle_r_lcl_reg_0),
        .I2(set_order_q),
        .I3(\compute_tail.tail_r_lcl_reg_0 ),
        .I4(pre_bm_end_r_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \compute_tail.tail_r_lcl_i_2__5 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\compute_tail.tail_r_lcl_reg_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(pre_bm_end_r_reg_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \compute_tail.tail_r_lcl_i_4 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .O(pre_bm_end_r_reg_7));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__4_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT4 #(
    .INIT(16'hA800)) 
    demand_priority_r_i_1__4
       (.I0(idle_r_lcl_reg_7),
        .I1(demand_priority_r_i_2__4_n_0),
        .I2(demand_priority_r_i_3__4_n_0),
        .I3(demand_priority_r_reg),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020002)) 
    demand_priority_r_i_2__4
       (.I0(req_priority_r),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .I4(adv_order_q),
        .I5(demand_priority_r_reg_0),
        .O(demand_priority_r_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020002)) 
    demand_priority_r_i_3__4
       (.I0(q_has_priority),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .I4(adv_order_q),
        .I5(demand_priority_r),
        .O(demand_priority_r_i_3__4_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[5]_i_16 
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(ras_timer_zero_r),
        .I2(act_wait_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_0),
        .I4(head_r_lcl_reg_0),
        .O(wait_for_maint_r_lcl_reg_1));
  LUT5 #(
    .INIT(32'h11111101)) 
    \grant_r[6]_i_14 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(\grant_r[6]_i_7__1 ),
        .I4(\grant_r[6]_i_7__1_0 ),
        .O(\order_q_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0C0C0CFCAAAAAAAA)) 
    head_r_lcl_i_1__1
       (.I0(head_r_lcl_reg_3),
        .I1(head_r_lcl_i_3__3_n_0),
        .I2(head_r_lcl_reg_4),
        .I3(\q_entry_r[0]_i_3__1_n_0 ),
        .I4(head_r_lcl_reg_5),
        .I5(pre_bm_end_r_reg_0),
        .O(head_r_lcl_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'h10)) 
    head_r_lcl_i_3__3
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .O(head_r_lcl_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h000000000000F777)) 
    head_r_lcl_i_5
       (.I0(pass_open_bank_r),
        .I1(Q),
        .I2(bm_end_r1_reg),
        .I3(bm_end_r1_reg_0),
        .I4(pre_bm_end_r),
        .I5(\q_entry_r_reg[1]_3 ),
        .O(pass_open_bank_r_lcl_reg_1));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(head_r_lcl_i_1__1_n_0),
        .Q(head_r_lcl_reg_0),
        .R(head_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__4
       (.I0(idle_r_lcl_reg_7),
        .O(E));
  LUT4 #(
    .INIT(16'h00D0)) 
    idle_r_lcl_i_2__4
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .I3(q_has_priority_r_reg_0),
        .O(idle_r_lcl_reg_7));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0606000FF6F6F0F0)) 
    \order_q_r[0]_i_1__1 
       (.I0(ordered_r_lcl_reg_0),
        .I1(adv_order_q),
        .I2(\order_q_r_reg[1]_0 ),
        .I3(\order_q_r_reg[0]_2 ),
        .I4(set_order_q),
        .I5(order_q_r[0]),
        .O(\order_q_r[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \order_q_r[0]_i_2 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\order_q_r_reg[0]_1 [0]),
        .I2(\order_q_r_reg[0]_1 [1]),
        .I3(\order_q_r_reg[0]_1 [2]),
        .O(ordered_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'hECECECEFDCDCDCD0)) 
    \order_q_r[1]_i_1__4 
       (.I0(order_q_r[0]),
        .I1(\order_q_r_reg[1]_1 ),
        .I2(\order_q_r_reg[1]_0 ),
        .I3(\order_q_r_reg[0]_2 ),
        .I4(set_order_q),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \order_q_r[1]_i_3__1 
       (.I0(order_q_r[1]),
        .I1(order_q_r[0]),
        .I2(order_q_r[2]),
        .I3(adv_order_q),
        .O(\order_q_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEBAAFFFFEBAA0000)) 
    \order_q_r[2]_i_1__4 
       (.I0(\order_q_r[2]_i_2__2_n_0 ),
        .I1(\order_q_r_reg[2]_1 ),
        .I2(\order_q_r_reg[2]_2 ),
        .I3(\order_q_r_reg[2]_3 ),
        .I4(\order_q_r[2]_i_4_n_0 ),
        .I5(order_q_r[2]),
        .O(\order_q_r[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h8882)) 
    \order_q_r[2]_i_2__2 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(order_q_r[2]),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .O(\order_q_r[2]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \order_q_r[2]_i_4 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(\order_q_r_reg[0]_2 ),
        .I2(set_order_q),
        .O(\order_q_r[2]_i_4_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__1_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__4_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__4_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_1),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000400)) 
    pass_open_bank_r_lcl_i_1__1
       (.I0(pass_open_bank_r_lcl_reg_2),
        .I1(tail_r),
        .I2(pre_wait_r),
        .I3(auto_pre_r_lcl_reg_2),
        .I4(pass_open_bank_r_lcl_reg_0),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_4__5
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7766276622662766)) 
    \q_entry_r[0]_i_1__3 
       (.I0(\q_entry_r[0]_i_2__3_n_0 ),
        .I1(accept_req),
        .I2(q_entry_r[0]),
        .I3(pre_bm_end_r_reg_0),
        .I4(set_order_q),
        .I5(\q_entry_r[0]_i_3__1_n_0 ),
        .O(q_entry_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \q_entry_r[0]_i_2__1 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(idle_r_lcl_reg_3));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    \q_entry_r[0]_i_2__3 
       (.I0(pre_bm_end_r_reg_0),
        .I1(idle_r_lcl_reg_1),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(\q_entry_r_reg[1]_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .O(\q_entry_r[0]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q_entry_r[0]_i_3__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .O(\q_entry_r[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \q_entry_r[0]_i_3__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(pre_bm_end_r_reg_0),
        .I4(\q_entry_r_reg[1]_3 ),
        .I5(idle_r_lcl_reg_1),
        .O(pre_bm_end_r_reg_1));
  LUT6 #(
    .INIT(64'hAA03AAF3AAFCAA0C)) 
    \q_entry_r[1]_i_1__2 
       (.I0(\q_entry_r[1]_i_2__6_n_0 ),
        .I1(\q_entry_r_reg[1]_4 ),
        .I2(accept_req),
        .I3(pre_bm_end_r_reg_0),
        .I4(\q_entry_r_reg[1]_5 ),
        .I5(\q_entry_r_reg[1]_6 ),
        .O(q_entry_ns[1]));
  LUT6 #(
    .INIT(64'hE1E1E1E1FF0000FF)) 
    \q_entry_r[1]_i_2__6 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .I3(q_entry_r[1]),
        .I4(q_entry_r[0]),
        .I5(set_order_q),
        .O(\q_entry_r[1]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT4 #(
    .INIT(16'h718E)) 
    \q_entry_r[1]_i_3__1 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\q_entry_r_reg[1]_2 ),
        .O(idle_r_lcl_reg_4));
  LUT6 #(
    .INIT(64'h066060066FF6F66F)) 
    \q_entry_r[1]_i_3__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I3(pre_bm_end_r_reg_0),
        .I4(\q_entry_r_reg[1]_3 ),
        .I5(idle_r_lcl_reg_1),
        .O(pre_bm_end_r_reg_2));
  LUT6 #(
    .INIT(64'h7DD7D77D14414114)) 
    \q_entry_r[1]_i_3__4 
       (.I0(\q_entry_r_reg[1]_7 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(pre_bm_end_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I5(idle_r_lcl_reg_1),
        .O(pre_bm_end_r_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT5 #(
    .INIT(32'h7D141400)) 
    \q_entry_r[2]_i_11__1__0 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(idle_r_lcl_reg_5));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \q_entry_r[2]_i_11__2 
       (.I0(rb_hit_busies_r[12]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(rb_hit_busies_r[7]),
        .I4(rb_hit_busies_r[10]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\q_entry_r[2]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \q_entry_r[2]_i_12__0 
       (.I0(rb_hit_busies_r[9]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I3(rb_hit_busies_r[11]),
        .O(\q_entry_r[2]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2BB2)) 
    \q_entry_r[2]_i_12__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(pre_bm_end_r_reg_5));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[2]_i_14__2 
       (.I0(idle_r_lcl_reg_0),
        .I1(idle_r[2]),
        .I2(\q_entry_r[2]_i_7__4 [2]),
        .I3(\q_entry_r[2]_i_7__4 [0]),
        .I4(\q_entry_r[2]_i_7__4 [3]),
        .O(idle_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h66666666FFF0000F)) 
    \q_entry_r[2]_i_4__3 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\q_entry_r[2]_i_9__6_n_0 ),
        .I2(q_entry_r[0]),
        .I3(q_entry_r[1]),
        .I4(q_entry_r[2]),
        .I5(set_order_q),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000202220222022)) 
    \q_entry_r[2]_i_8__0 
       (.I0(\q_entry_r[2]_i_11__2_n_0 ),
        .I1(\q_entry_r[2]_i_12__0_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(rb_hit_busies_r[6]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hF99090F990F9F990)) 
    \q_entry_r[2]_i_8__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I2(idle_r_lcl_reg_1),
        .I3(pre_bm_end_r_reg_0),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(pre_bm_end_r_reg_4));
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[2]_i_8__6 
       (.I0(idle_r_lcl_reg_2),
        .I1(\q_entry_r[2]_i_7__4 [1]),
        .I2(idle_r[0]),
        .I3(idle_r[1]),
        .O(idle_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \q_entry_r[2]_i_9__3 
       (.I0(idle_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(idle_r_lcl_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \q_entry_r[2]_i_9__6 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(\q_entry_r_reg[1]_0 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .O(\q_entry_r[2]_i_9__6_n_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(q_entry_ns[0]),
        .Q(q_entry_r[0]),
        .S(SS));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(q_entry_ns[1]),
        .Q(q_entry_r[1]),
        .R(SS));
  FDSE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(head_r_lcl_reg_2),
        .D(\q_entry_r_reg[2]_2 ),
        .Q(q_entry_r[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h00FF000000800000)) 
    q_has_priority_r_i_1__3
       (.I0(was_priority),
        .I1(q_has_rd_r_reg_0),
        .I2(accept_req),
        .I3(q_has_priority_r_reg_0),
        .I4(pre_bm_end_r_reg_0),
        .I5(q_has_priority),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFAAEA)) 
    q_has_rd_r_i_1__3
       (.I0(q_has_rd_r_reg_1),
        .I1(accept_req),
        .I2(q_has_rd_r_reg_0),
        .I3(was_wr),
        .I4(q_has_rd),
        .I5(pass_open_bank_r_lcl_reg_0),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \ras_timer_r[0]_i_1__4 
       (.I0(\ras_timer_r[0]_i_2__4_n_0 ),
        .I1(\ras_timer_r[0]_i_3__4_n_0 ),
        .I2(rb_hit_busies_r[12]),
        .I3(\ras_timer_r_reg[0] ),
        .I4(\q_entry_r_reg[2]_0 ),
        .I5(\ras_timer_r_reg[0]_0 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ras_timer_r[0]_i_2__4 
       (.I0(\ras_timer_r_reg[0]_2 ),
        .I1(rb_hit_busies_r[11]),
        .I2(rb_hit_busies_r[12]),
        .O(\ras_timer_r[0]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \ras_timer_r[0]_i_3__4 
       (.I0(\ras_timer_r[0]_i_5__4_n_0 ),
        .I1(rb_hit_busies_r[11]),
        .I2(\ras_timer_r_reg[0]_1 ),
        .I3(rb_hit_busies_r[10]),
        .O(\ras_timer_r[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ACACA0AC)) 
    \ras_timer_r[0]_i_5__4 
       (.I0(\ras_timer_r[0]_i_3__4_0 ),
        .I1(\ras_timer_r[0]_i_6__0_n_0 ),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r[0]_i_3__4_1 ),
        .I5(rb_hit_busies_r[10]),
        .O(\ras_timer_r[0]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAEAEA)) 
    \ras_timer_r[0]_i_6__0 
       (.I0(rb_hit_busies_r[8]),
        .I1(\ras_timer_r[0]_i_5__4_0 ),
        .I2(rb_hit_busies_r[7]),
        .I3(\ras_timer_r[0]_i_5__4_1 ),
        .I4(rb_hit_busies_r[6]),
        .O(\ras_timer_r[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8B8BB)) 
    \ras_timer_r[1]_i_1__4 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[1]_i_3__4_n_0 ),
        .I3(\ras_timer_r[1]_i_4__3_n_0 ),
        .I4(rb_hit_busies_r[12]),
        .I5(\ras_timer_r[1]_i_5__4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \ras_timer_r[1]_i_3__4 
       (.I0(\ras_timer_r_reg[1]_2 ),
        .I1(rb_hit_busies_r[10]),
        .I2(rb_hit_busies_r[11]),
        .I3(\ras_timer_r_reg[1]_3 ),
        .I4(rb_hit_busies_r[12]),
        .I5(\ras_timer_r_reg[1]_4 ),
        .O(\ras_timer_r[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \ras_timer_r[1]_i_4__3 
       (.I0(rb_hit_busies_r[10]),
        .I1(rb_hit_busies_r[9]),
        .I2(rb_hit_busies_r[11]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r_reg[1]_0 ),
        .I5(\ras_timer_r[1]_i_6__0_n_0 ),
        .O(\ras_timer_r[1]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \ras_timer_r[1]_i_5__4 
       (.I0(rb_hit_busies_r[10]),
        .I1(\ras_timer_r_reg[1]_1 ),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[11]),
        .I4(rb_hit_busies_r[12]),
        .O(\ras_timer_r[1]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h00002777)) 
    \ras_timer_r[1]_i_6__0 
       (.I0(rb_hit_busies_r[7]),
        .I1(\ras_timer_r[1]_i_4__3_0 ),
        .I2(rb_hit_busies_r[6]),
        .I3(\ras_timer_r[1]_i_4__3_1 ),
        .I4(rb_hit_busies_r[8]),
        .O(\ras_timer_r[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8B8BB)) 
    \ras_timer_r[2]_i_1__4 
       (.I0(\ras_timer_r_reg[2] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[2]_i_3__3_n_0 ),
        .I3(\ras_timer_r[2]_i_4__3_n_0 ),
        .I4(rb_hit_busies_r[12]),
        .I5(\ras_timer_r[2]_i_5__4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \ras_timer_r[2]_i_3__3 
       (.I0(\ras_timer_r_reg[2]_2 ),
        .I1(rb_hit_busies_r[10]),
        .I2(rb_hit_busies_r[11]),
        .I3(\ras_timer_r_reg[2]_3 ),
        .I4(rb_hit_busies_r[12]),
        .I5(\ras_timer_r_reg[2]_4 ),
        .O(\ras_timer_r[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \ras_timer_r[2]_i_4__3 
       (.I0(rb_hit_busies_r[10]),
        .I1(rb_hit_busies_r[9]),
        .I2(rb_hit_busies_r[11]),
        .I3(rb_hit_busies_r[8]),
        .I4(\ras_timer_r_reg[2]_0 ),
        .I5(\ras_timer_r[2]_i_7__1_n_0 ),
        .O(\ras_timer_r[2]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \ras_timer_r[2]_i_5__4 
       (.I0(rb_hit_busies_r[10]),
        .I1(\ras_timer_r_reg[2]_1 ),
        .I2(rb_hit_busies_r[9]),
        .I3(rb_hit_busies_r[11]),
        .I4(rb_hit_busies_r[12]),
        .O(\ras_timer_r[2]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h00002777)) 
    \ras_timer_r[2]_i_7__1 
       (.I0(rb_hit_busies_r[7]),
        .I1(\ras_timer_r[2]_i_4__3_0 ),
        .I2(\ras_timer_r[2]_i_4__3_1 ),
        .I3(rb_hit_busies_r[6]),
        .I4(rb_hit_busies_r[8]),
        .O(\ras_timer_r[2]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .I3(idle_r_lcl_reg_7),
        .I4(rb_hit_busies_r[10]),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I3(idle_r_lcl_reg_7),
        .I4(rb_hit_busies_r[11]),
        .O(\rb_hit_busies.rb_hit_busies_ns [11]));
  LUT5 #(
    .INIT(32'h44400040)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[12]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I3(idle_r_lcl_reg_7),
        .I4(rb_hit_busies_r[12]),
        .O(\rb_hit_busies.rb_hit_busies_ns [12]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'h40555555)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_2 
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r),
        .O(pre_bm_end_r_reg_0));
  LUT5 #(
    .INIT(32'h00008B88)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1__4 
       (.I0(rb_hit_busies_r[6]),
        .I1(idle_r_lcl_reg_7),
        .I2(q_has_priority_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [6]));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__4 
       (.I0(q_has_priority_r_reg_0),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I3(idle_r_lcl_reg_7),
        .I4(rb_hit_busies_r[7]),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'h8B880000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__3 
       (.I0(rb_hit_busies_r[8]),
        .I1(idle_r_lcl_reg_7),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_3 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h00008B88)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__2 
       (.I0(rb_hit_busies_r[9]),
        .I1(idle_r_lcl_reg_7),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_2 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [11]),
        .Q(rb_hit_busies_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [12]),
        .Q(rb_hit_busies_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [6]),
        .Q(rb_hit_busies_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT5 #(
    .INIT(32'h000B0000)) 
    req_bank_rdy_r_i_1__1
       (.I0(adv_order_q),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(order_q_r[2]),
        .I4(col_wait_r),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    \rnk_config_strobe_r[0]_i_22 
       (.I0(\rnk_config_strobe_r[0]_i_10 ),
        .I1(col_wait_r),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(order_q_r[0]),
        .I5(adv_order_q),
        .O(col_wait_r_reg));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue__parameterized5
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_ns,
    pre_bm_end_r,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    pass_open_bank_r_lcl_reg_1,
    \q_entry_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \q_entry_r_reg[0]_1 ,
    rb_hit_busy_r_reg,
    pass_open_bank_r_lcl_reg_2,
    pre_bm_end_r_reg_0,
    pre_bm_end_r_reg_1,
    q_has_priority_r_reg_0,
    D,
    \q_entry_r_reg[2]_0 ,
    idle_r_lcl_reg_1,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    pre_passing_open_bank_r_reg_0,
    \order_q_r_reg[2]_0 ,
    pre_bm_end_r_reg_2,
    pre_bm_end_r_reg_3,
    CLK,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    head_r_lcl_reg_1,
    SS,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    Q,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    \order_q_r_reg[0]_2 ,
    set_order_q,
    \order_q_r_reg[0]_3 ,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[2]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    req_priority_r,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \order_q_r_reg[1]_0 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r[2]_i_2__5_0 ,
    \ras_timer_r[2]_i_2__5_1 ,
    \ras_timer_r[2]_i_2__5_2 ,
    \grant_r[6]_i_3__1 ,
    \grant_r[6]_i_3__1_0 ,
    \grant_r[6]_i_3__1_1 ,
    inhbt_act_faw_r,
    \grant_r[6]_i_3__1_2 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r[0]_i_2__5_0 ,
    \ras_timer_r[0]_i_2__5_1 ,
    \ras_timer_r[0]_i_4__4_0 ,
    \ras_timer_r[0]_i_4__4_1 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r[1]_i_2__5_0 ,
    \ras_timer_r[1]_i_2__5_1 ,
    \ras_timer_r[1]_i_2__5_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_2 ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ,
    was_priority,
    q_has_priority_r_reg_1,
    maint_hit,
    maint_req_r,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    pre_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ,
    \grant_r[6]_i_8_0 ,
    ras_timer_zero_r,
    was_wr,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r_reg[2]_3 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[2]_1 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg_0;
  output pass_open_bank_ns;
  output pre_bm_end_r;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output pass_open_bank_r_lcl_reg_1;
  output \q_entry_r_reg[0]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  output [0:0]\q_entry_r_reg[0]_1 ;
  output rb_hit_busy_r_reg;
  output pass_open_bank_r_lcl_reg_2;
  output pre_bm_end_r_reg_0;
  output pre_bm_end_r_reg_1;
  output q_has_priority_r_reg_0;
  output [2:0]D;
  output \q_entry_r_reg[2]_0 ;
  output idle_r_lcl_reg_1;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output \order_q_r_reg[2]_0 ;
  output pre_bm_end_r_reg_2;
  output pre_bm_end_r_reg_3;
  input CLK;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input head_r_lcl_reg_1;
  input [0:0]SS;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  input [0:0]Q;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input \order_q_r_reg[0]_2 ;
  input set_order_q;
  input \order_q_r_reg[0]_3 ;
  input \q_entry_r_reg[2]_1 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[2]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  input [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input req_priority_r;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \order_q_r_reg[1]_0 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r[2]_i_2__5_0 ;
  input \ras_timer_r[2]_i_2__5_1 ;
  input \ras_timer_r[2]_i_2__5_2 ;
  input \grant_r[6]_i_3__1 ;
  input \grant_r[6]_i_3__1_0 ;
  input \grant_r[6]_i_3__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[6]_i_3__1_2 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r[0]_i_2__5_0 ;
  input \ras_timer_r[0]_i_2__5_1 ;
  input \ras_timer_r[0]_i_4__4_0 ;
  input \ras_timer_r[0]_i_4__4_1 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r[1]_i_2__5_0 ;
  input \ras_timer_r[1]_i_2__5_1 ;
  input \ras_timer_r[1]_i_2__5_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[1]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  input was_priority;
  input q_has_priority_r_reg_1;
  input [0:0]maint_hit;
  input maint_req_r;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_3;
  input pass_open_bank_r_lcl_reg_4;
  input pre_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  input \grant_r[6]_i_8_0 ;
  input ras_timer_zero_r;
  input was_wr;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input [2:0]\q_entry_r_reg[2]_3 ;
  input \order_q_r_reg[1]_1 ;
  input \order_q_r_reg[2]_1 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__5_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__5_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \grant_r[6]_i_13__0_n_0 ;
  wire \grant_r[6]_i_3__1 ;
  wire \grant_r[6]_i_3__1_0 ;
  wire \grant_r[6]_i_3__1_1 ;
  wire \grant_r[6]_i_3__1_2 ;
  wire \grant_r[6]_i_8_0 ;
  wire head_r_lcl_i_2__5_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_i_1__2_n_0;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire [0:0]maint_hit;
  wire maint_req_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1__2_n_0 ;
  wire \order_q_r[1]_i_1__5_n_0 ;
  wire \order_q_r[1]_i_2__1_n_0 ;
  wire \order_q_r[2]_i_1__5_n_0 ;
  wire \order_q_r[2]_i_2__3_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_ns;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [2:1]q_entry_r;
  wire \q_entry_r[2]_i_12__1_n_0 ;
  wire \q_entry_r[2]_i_13__0_n_0 ;
  wire \q_entry_r[2]_i_14__0_n_0 ;
  wire \q_entry_r[2]_i_1__1_n_0 ;
  wire \q_entry_r[2]_i_3__5_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire [0:0]\q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_2 ;
  wire [2:0]\q_entry_r_reg[2]_3 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_priority_r_reg_1;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_i_2__5_n_0;
  wire \ras_timer_r[0]_i_2__5_0 ;
  wire \ras_timer_r[0]_i_2__5_1 ;
  wire \ras_timer_r[0]_i_2__5_n_0 ;
  wire \ras_timer_r[0]_i_4__4_0 ;
  wire \ras_timer_r[0]_i_4__4_1 ;
  wire \ras_timer_r[0]_i_4__4_n_0 ;
  wire \ras_timer_r[0]_i_5__5_n_0 ;
  wire \ras_timer_r[1]_i_2__5_0 ;
  wire \ras_timer_r[1]_i_2__5_1 ;
  wire \ras_timer_r[1]_i_2__5_2 ;
  wire \ras_timer_r[1]_i_2__5_n_0 ;
  wire \ras_timer_r[1]_i_3__5_n_0 ;
  wire \ras_timer_r[1]_i_5__5_n_0 ;
  wire \ras_timer_r[2]_i_11__2_n_0 ;
  wire \ras_timer_r[2]_i_13__0_n_0 ;
  wire \ras_timer_r[2]_i_2__5_0 ;
  wire \ras_timer_r[2]_i_2__5_1 ;
  wire \ras_timer_r[2]_i_2__5_2 ;
  wire \ras_timer_r[2]_i_2__5_n_0 ;
  wire \ras_timer_r[2]_i_3__4_n_0 ;
  wire \ras_timer_r[2]_i_6__5_n_0 ;
  wire \ras_timer_r[2]_i_7__2_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire ras_timer_zero_r;
  wire [13:7]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  wire [0:0]\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [13:7]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    act_wait_r_lcl_i_8__0
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_passing_open_bank_r_reg_0));
  LUT5 #(
    .INIT(32'h000000AE)) 
    auto_pre_r_lcl_i_1__5
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_1),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(auto_pre_r_lcl_i_1__5_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__5_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    bm_end_r1_i_1__5
       (.I0(pre_bm_end_r),
        .I1(bm_end_r1_reg_0),
        .I2(bm_end_r1_reg),
        .I3(Q),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_bm_end_r_reg_1));
  LUT6 #(
    .INIT(64'hFCFFECECECECECEC)) 
    \compute_tail.tail_r_lcl_i_1__5 
       (.I0(pre_bm_end_r_reg_1),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_1 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_4),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \compute_tail.tail_r_lcl_i_2__2 
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(pass_open_bank_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \compute_tail.tail_r_lcl_i_2__4 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I3(\compute_tail.tail_r_lcl_reg_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .O(pre_bm_end_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000AA2A2A2A)) 
    \compute_tail.tail_r_lcl_i_5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I1(pass_open_bank_r_lcl_reg_0),
        .I2(Q),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(pre_bm_end_r),
        .O(pass_open_bank_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__5_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF11F1)) 
    demand_priority_r_i_3__5
       (.I0(q_has_priority),
        .I1(req_priority_r),
        .I2(\order_q_r_reg[0]_1 ),
        .I3(adv_order_q),
        .I4(order_q_r[2]),
        .I5(order_q_r[1]),
        .O(q_has_priority_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[6]_i_12__0 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\order_q_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[6]_i_13__0 
       (.I0(idle_r_lcl_reg_0),
        .I1(\grant_r[6]_i_8_0 ),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(\grant_r[6]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_r[6]_i_8 
       (.I0(\grant_r[6]_i_13__0_n_0 ),
        .I1(\grant_r[6]_i_3__1 ),
        .I2(\grant_r[6]_i_3__1_0 ),
        .I3(\grant_r[6]_i_3__1_1 ),
        .I4(inhbt_act_faw_r),
        .I5(\grant_r[6]_i_3__1_2 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg ));
  LUT6 #(
    .INIT(64'h04000400040004FF)) 
    head_r_lcl_i_2__5
       (.I0(q_entry_r[2]),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(q_entry_r[1]),
        .I3(\q_entry_r[2]_i_3__5_n_0 ),
        .I4(head_r_lcl_reg_3),
        .I5(head_r_lcl_reg_4),
        .O(head_r_lcl_i_2__5_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(head_r_lcl_reg_i_1__2_n_0),
        .Q(head_r_lcl_reg_0),
        .R(head_r_lcl_reg_1));
  MUXF7 head_r_lcl_reg_i_1__2
       (.I0(head_r_lcl_i_2__5_n_0),
        .I1(head_r_lcl_reg_2),
        .O(head_r_lcl_reg_i_1__2_n_0),
        .S(pre_bm_end_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__5
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h000B)) 
    idle_r_lcl_i_2__5
       (.I0(set_order_q),
        .I1(idle_r_lcl_reg_0),
        .I2(pre_bm_end_r_reg_1),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1__2 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_2 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__1_n_0 ),
        .I4(\order_q_r_reg[0]_3 ),
        .I5(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__5 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(\order_q_r_reg[1]_1 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__1_n_0 ),
        .I4(\order_q_r_reg[1]_0 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2__1 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__5 
       (.I0(\order_q_r_reg[2]_1 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_2__3_n_0 ),
        .I5(\order_q_r_reg[1]_0 ),
        .O(\order_q_r[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__3 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[2]_i_2__3_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__2_n_0 ),
        .Q(\order_q_r_reg[0]_1 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__5_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__5_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444454444444444)) 
    pass_open_bank_r_lcl_i_1__2
       (.I0(pass_open_bank_r_lcl_reg_3),
        .I1(pass_open_bank_r_lcl_reg_0),
        .I2(pass_open_bank_r_lcl_reg_4),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r_lcl_reg_0),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE1FFE100E100E1FF)) 
    \q_entry_r[1]_i_5__2 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\q_entry_r_reg[1]_0 ),
        .I3(set_order_q),
        .I4(\q_entry_r_reg[0]_1 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \q_entry_r[1]_i_7__0 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .O(pre_bm_end_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q_entry_r[2]_i_10__4 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .O(pre_bm_end_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \q_entry_r[2]_i_12__1 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(\q_entry_r_reg[0]_1 ),
        .O(\q_entry_r[2]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \q_entry_r[2]_i_13__0 
       (.I0(rb_hit_busies_r[8]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I2(rb_hit_busies_r[11]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I5(rb_hit_busies_r[7]),
        .O(\q_entry_r[2]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \q_entry_r[2]_i_14__0 
       (.I0(rb_hit_busies_r[9]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I3(rb_hit_busies_r[10]),
        .O(\q_entry_r[2]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_entry_r[2]_i_1__1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\q_entry_r[2]_i_3__5_n_0 ),
        .I2(set_order_q),
        .O(\q_entry_r[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h3505)) 
    \q_entry_r[2]_i_3__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_0),
        .I3(accept_req),
        .O(\q_entry_r[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hF0E1FFFFF0E10000)) 
    \q_entry_r[2]_i_7__6 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(\q_entry_r_reg[1]_0 ),
        .I4(set_order_q),
        .I5(\q_entry_r[2]_i_12__1_n_0 ),
        .O(rb_hit_busy_r_reg));
  LUT6 #(
    .INIT(64'h2022000020222022)) 
    \q_entry_r[2]_i_8__1 
       (.I0(\q_entry_r[2]_i_13__0_n_0 ),
        .I1(\q_entry_r[2]_i_14__0_n_0 ),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I3(rb_hit_busies_r[12]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I5(rb_hit_busies_r[13]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(\q_entry_r_reg[2]_3 [0]),
        .Q(\q_entry_r_reg[0]_1 ),
        .R(SS));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(\q_entry_r_reg[2]_3 [1]),
        .Q(q_entry_r[1]),
        .S(SS));
  FDSE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__1_n_0 ),
        .D(\q_entry_r_reg[2]_3 [2]),
        .Q(q_entry_r[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    q_has_priority_r_i_1__4
       (.I0(was_priority),
        .I1(q_has_priority_r_reg_1),
        .I2(accept_req),
        .I3(q_has_priority),
        .I4(pre_bm_end_r_reg_1),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000FF20)) 
    q_has_rd_r_i_1__4
       (.I0(maint_hit),
        .I1(idle_r_lcl_reg_0),
        .I2(maint_req_r),
        .I3(q_has_rd_r_i_2__5_n_0),
        .I4(pre_bm_end_r_reg_1),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(q_has_rd_ns));
  LUT4 #(
    .INIT(16'hAAEA)) 
    q_has_rd_r_i_2__5
       (.I0(q_has_rd),
        .I1(accept_req),
        .I2(q_has_priority_r_reg_1),
        .I3(was_wr),
        .O(q_has_rd_r_i_2__5_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \ras_timer_r[0]_i_1__5 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(rb_hit_busies_r[13]),
        .I2(\ras_timer_r[0]_i_2__5_n_0 ),
        .I3(\q_entry_r_reg[2]_0 ),
        .I4(\ras_timer_r_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[0]_i_2__5 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(rb_hit_busies_r[11]),
        .I2(\ras_timer_r[0]_i_4__4_n_0 ),
        .I3(rb_hit_busies_r[12]),
        .I4(\ras_timer_r_reg[0]_2 ),
        .I5(rb_hit_busies_r[13]),
        .O(\ras_timer_r[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D8D888D8)) 
    \ras_timer_r[0]_i_4__4 
       (.I0(rb_hit_busies_r[10]),
        .I1(\ras_timer_r[0]_i_2__5_0 ),
        .I2(\ras_timer_r[0]_i_5__5_n_0 ),
        .I3(rb_hit_busies_r[9]),
        .I4(\ras_timer_r[0]_i_2__5_1 ),
        .I5(rb_hit_busies_r[11]),
        .O(\ras_timer_r[0]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \ras_timer_r[0]_i_5__5 
       (.I0(rb_hit_busies_r[7]),
        .I1(\ras_timer_r[0]_i_4__4_0 ),
        .I2(rb_hit_busies_r[8]),
        .I3(\ras_timer_r[0]_i_4__4_1 ),
        .I4(rb_hit_busies_r[9]),
        .O(\ras_timer_r[0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \ras_timer_r[1]_i_1__5 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(rb_hit_busies_r[13]),
        .I2(\ras_timer_r[1]_i_2__5_n_0 ),
        .I3(\ras_timer_r[1]_i_3__5_n_0 ),
        .I4(\q_entry_r_reg[2]_0 ),
        .I5(\ras_timer_r_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ras_timer_r[1]_i_2__5 
       (.I0(\ras_timer_r_reg[1]_1 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[1]_i_5__5_n_0 ),
        .I3(rb_hit_busies_r[11]),
        .I4(\ras_timer_r_reg[1]_2 ),
        .I5(rb_hit_busies_r[12]),
        .O(\ras_timer_r[1]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_3__5 
       (.I0(rb_hit_busies_r[12]),
        .I1(\ras_timer_r_reg[1]_3 ),
        .O(\ras_timer_r[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_5__5 
       (.I0(\ras_timer_r[1]_i_2__5_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[1]_i_2__5_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(rb_hit_busies_r[7]),
        .I5(\ras_timer_r[1]_i_2__5_2 ),
        .O(\ras_timer_r[1]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[2]_i_11__2 
       (.I0(passing_open_bank[5]),
        .I1(rb_hit_busies_r[13]),
        .I2(passing_open_bank[3]),
        .I3(rb_hit_busies_r[11]),
        .O(\ras_timer_r[2]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[2]_i_13__0 
       (.I0(passing_open_bank[1]),
        .I1(rb_hit_busies_r[9]),
        .I2(rb_hit_busies_r[10]),
        .I3(passing_open_bank[2]),
        .I4(rb_hit_busies_r[12]),
        .I5(passing_open_bank[4]),
        .O(\ras_timer_r[2]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \ras_timer_r[2]_i_1__5 
       (.I0(\ras_timer_r_reg[2] ),
        .I1(rb_hit_busies_r[13]),
        .I2(\ras_timer_r[2]_i_2__5_n_0 ),
        .I3(\ras_timer_r[2]_i_3__4_n_0 ),
        .I4(\q_entry_r_reg[2]_0 ),
        .I5(\ras_timer_r_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ras_timer_r[2]_i_2__5 
       (.I0(\ras_timer_r_reg[2]_1 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[2]_i_6__5_n_0 ),
        .I3(rb_hit_busies_r[11]),
        .I4(\ras_timer_r_reg[2]_2 ),
        .I5(rb_hit_busies_r[12]),
        .O(\ras_timer_r[2]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[2]_i_3__4 
       (.I0(rb_hit_busies_r[12]),
        .I1(\ras_timer_r_reg[2]_3 ),
        .O(\ras_timer_r[2]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ras_timer_r[2]_i_4__4 
       (.I0(\ras_timer_r[2]_i_7__2_n_0 ),
        .I1(q_entry_r[2]),
        .I2(\q_entry_r_reg[0]_1 ),
        .I3(q_entry_r[1]),
        .I4(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[2]_i_6__5 
       (.I0(\ras_timer_r[2]_i_2__5_0 ),
        .I1(rb_hit_busies_r[9]),
        .I2(\ras_timer_r[2]_i_2__5_1 ),
        .I3(rb_hit_busies_r[8]),
        .I4(rb_hit_busies_r[7]),
        .I5(\ras_timer_r[2]_i_2__5_2 ),
        .O(\ras_timer_r[2]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[2]_i_7__2 
       (.I0(\ras_timer_r[2]_i_11__2_n_0 ),
        .I1(passing_open_bank[6]),
        .I2(rb_hit_busies_r[7]),
        .I3(passing_open_bank[0]),
        .I4(rb_hit_busies_r[8]),
        .I5(\ras_timer_r[2]_i_13__0_n_0 ),
        .O(\ras_timer_r[2]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[10]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[11]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [11]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[12]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_2 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[12]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [12]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[13]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[13]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [13]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[7]_i_1__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[7]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[7]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [7]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I4(\order_q_r_reg[1]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [11]),
        .Q(rb_hit_busies_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [12]),
        .Q(rb_hit_busies_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [13]),
        .Q(rb_hit_busies_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [7]),
        .Q(rb_hit_busies_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__3
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module DDR3LController_mig_7series_v4_2_bank_queue__parameterized6
   (idle_r_lcl_reg_0,
    E,
    wait_for_maint_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_ns,
    pre_bm_end_r_1,
    q_has_rd,
    head_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    idle_r_lcl_reg_1,
    \q_entry_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ,
    Q,
    rb_hit_busy_r_reg,
    q_has_priority_r_reg_0,
    D,
    \q_entry_r_reg[2]_0 ,
    pre_bm_end_r_reg_0,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    pre_passing_open_bank_r_reg_0,
    \order_q_r_reg[2]_0 ,
    \grant_r[6]_i_4__0 ,
    \order_q_r_reg[0]_2 ,
    CLK,
    wait_for_maint_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    head_r_lcl_reg_1,
    SS,
    ordered_r_lcl_reg_0,
    adv_order_q,
    col_wait_r,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ,
    \order_q_r_reg[0]_3 ,
    set_order_q,
    \order_q_r_reg[0]_4 ,
    \q_entry_r_reg[2]_1 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[2]_2 ,
    req_priority_r,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    passing_open_bank,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ,
    \order_q_r_reg[2]_1 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    head_r_lcl_reg_4,
    accept_req,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r[2]_i_2__6_0 ,
    \ras_timer_r[2]_i_2__6_1 ,
    \ras_timer_r[2]_i_2__6_2 ,
    \grant_r[7]_i_6__1 ,
    \grant_r[7]_i_6__1_0 ,
    \grant_r[7]_i_6__1_1 ,
    inhbt_act_faw_r,
    \grant_r[7]_i_6__1_2 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r[0]_i_2__6_0 ,
    \ras_timer_r[0]_i_2__6_1 ,
    \ras_timer_r[0]_i_3__6_0 ,
    \ras_timer_r[0]_i_3__6_1 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r[1]_i_2__6_0 ,
    \ras_timer_r[1]_i_2__6_1 ,
    \ras_timer_r[1]_i_2__6_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ,
    \ras_timer_r_reg[2]_3 ,
    \ras_timer_r_reg[1]_3 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    was_priority,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    was_wr,
    q_has_rd_r_reg_2,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_1,
    pre_wait_r,
    \grant_r[7]_i_12_0 ,
    ras_timer_zero_r,
    \compute_tail.tail_r_lcl_reg_0 ,
    rnk_config_valid_r_lcl_reg,
    \grant_r_reg[3] ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[3]_2 ,
    \grant_r_reg[3]_3 ,
    \q_entry_r_reg[2]_3 ,
    \order_q_r_reg[2]_2 ,
    \order_q_r_reg[1]_0 );
  output idle_r_lcl_reg_0;
  output [0:0]E;
  output wait_for_maint_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg_0;
  output pass_open_bank_ns;
  output pre_bm_end_r_1;
  output q_has_rd;
  output head_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[0]_0 ;
  output [0:0]\order_q_r_reg[0]_1 ;
  output idle_r_lcl_reg_1;
  output \q_entry_r_reg[0]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  output [0:0]Q;
  output rb_hit_busy_r_reg;
  output q_has_priority_r_reg_0;
  output [2:0]D;
  output \q_entry_r_reg[2]_0 ;
  output pre_bm_end_r_reg_0;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output [0:0]pre_passing_open_bank_r_reg_0;
  output \order_q_r_reg[2]_0 ;
  output \grant_r[6]_i_4__0 ;
  output \order_q_r_reg[0]_2 ;
  input CLK;
  input wait_for_maint_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input head_r_lcl_reg_1;
  input [0:0]SS;
  input ordered_r_lcl_reg_0;
  input adv_order_q;
  input col_wait_r;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  input \order_q_r_reg[0]_3 ;
  input set_order_q;
  input \order_q_r_reg[0]_4 ;
  input \q_entry_r_reg[2]_1 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[2]_2 ;
  input req_priority_r;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input [6:0]passing_open_bank;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  input \order_q_r_reg[2]_1 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input head_r_lcl_reg_4;
  input accept_req;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r[2]_i_2__6_0 ;
  input \ras_timer_r[2]_i_2__6_1 ;
  input \ras_timer_r[2]_i_2__6_2 ;
  input \grant_r[7]_i_6__1 ;
  input \grant_r[7]_i_6__1_0 ;
  input \grant_r[7]_i_6__1_1 ;
  input inhbt_act_faw_r;
  input \grant_r[7]_i_6__1_2 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r[0]_i_2__6_0 ;
  input \ras_timer_r[0]_i_2__6_1 ;
  input \ras_timer_r[0]_i_3__6_0 ;
  input \ras_timer_r[0]_i_3__6_1 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r[1]_i_2__6_0 ;
  input \ras_timer_r[1]_i_2__6_1 ;
  input \ras_timer_r[1]_i_2__6_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input \ras_timer_r_reg[1]_3 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input [0:0]bm_end_r1_reg_1;
  input was_priority;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input was_wr;
  input q_has_rd_r_reg_2;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_1;
  input pre_wait_r;
  input \grant_r[7]_i_12_0 ;
  input ras_timer_zero_r;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input rnk_config_valid_r_lcl_reg;
  input \grant_r_reg[3] ;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[3]_2 ;
  input \grant_r_reg[3]_3 ;
  input [2:0]\q_entry_r_reg[2]_3 ;
  input \order_q_r_reg[2]_2 ;
  input \order_q_r_reg[1]_0 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire adv_order_q;
  wire auto_pre_r_lcl_i_1__6_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire [0:0]bm_end_r1_reg_1;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__6_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \grant_r[6]_i_4__0 ;
  wire \grant_r[7]_i_12_0 ;
  wire \grant_r[7]_i_18_n_0 ;
  wire \grant_r[7]_i_6__1 ;
  wire \grant_r[7]_i_6__1_0 ;
  wire \grant_r[7]_i_6__1_1 ;
  wire \grant_r[7]_i_6__1_2 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire head_r_lcl_i_2__6_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire head_r_lcl_reg_4;
  wire head_r_lcl_reg_i_1__3_n_0;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire [2:1]order_q_r;
  wire \order_q_r[0]_i_1__3_n_0 ;
  wire \order_q_r[1]_i_1__6_n_0 ;
  wire \order_q_r[1]_i_2__2_n_0 ;
  wire \order_q_r[2]_i_1__6_n_0 ;
  wire \order_q_r[2]_i_2__4_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]\order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[0]_3 ;
  wire \order_q_r_reg[0]_4 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[2]_0 ;
  wire \order_q_r_reg[2]_1 ;
  wire \order_q_r_reg[2]_2 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire pass_open_bank_ns;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire [6:0]passing_open_bank;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_1;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [0:0]pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [2:1]q_entry_r;
  wire \q_entry_r[2]_i_14__1_n_0 ;
  wire \q_entry_r[2]_i_15__0_n_0 ;
  wire \q_entry_r[2]_i_16__0_n_0 ;
  wire \q_entry_r[2]_i_1__2_n_0 ;
  wire \q_entry_r[2]_i_3__6_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[2]_0 ;
  wire \q_entry_r_reg[2]_1 ;
  wire \q_entry_r_reg[2]_2 ;
  wire [2:0]\q_entry_r_reg[2]_3 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_ns;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire q_has_rd_r_reg_2;
  wire \ras_timer_r[0]_i_2__6_0 ;
  wire \ras_timer_r[0]_i_2__6_1 ;
  wire \ras_timer_r[0]_i_2__6_n_0 ;
  wire \ras_timer_r[0]_i_3__6_0 ;
  wire \ras_timer_r[0]_i_3__6_1 ;
  wire \ras_timer_r[0]_i_3__6_n_0 ;
  wire \ras_timer_r[0]_i_4__5_n_0 ;
  wire \ras_timer_r[1]_i_2__6_0 ;
  wire \ras_timer_r[1]_i_2__6_1 ;
  wire \ras_timer_r[1]_i_2__6_2 ;
  wire \ras_timer_r[1]_i_2__6_n_0 ;
  wire \ras_timer_r[1]_i_3__6_n_0 ;
  wire \ras_timer_r[1]_i_4__5_n_0 ;
  wire \ras_timer_r[2]_i_2__6_0 ;
  wire \ras_timer_r[2]_i_2__6_1 ;
  wire \ras_timer_r[2]_i_2__6_2 ;
  wire \ras_timer_r[2]_i_2__6_n_0 ;
  wire \ras_timer_r[2]_i_3__5_n_0 ;
  wire \ras_timer_r[2]_i_5__6_n_0 ;
  wire \ras_timer_r[2]_i_6__6_n_0 ;
  wire \ras_timer_r[2]_i_7__3_n_0 ;
  wire \ras_timer_r[2]_i_9__3_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire ras_timer_zero_r;
  wire [14:8]\rb_hit_busies.rb_hit_busies_ns ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ;
  wire [14:8]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire req_priority_r;
  wire rnk_config_valid_r_lcl_reg;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_ns;
  wire wait_for_maint_r_lcl_reg_0;
  wire was_priority;
  wire was_wr;

  LUT5 #(
    .INIT(32'h000000AE)) 
    auto_pre_r_lcl_i_1__6
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(pre_bm_end_r_reg_0),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(auto_pre_r_lcl_i_1__6_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__6_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    bm_end_r1_i_1__6
       (.I0(pre_bm_end_r_1),
        .I1(bm_end_r1_reg),
        .I2(bm_end_r1_reg_0),
        .I3(bm_end_r1_reg_1),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_bm_end_r_reg_0));
  LUT6 #(
    .INIT(64'hFCFFECECECECECEC)) 
    \compute_tail.tail_r_lcl_i_1__6 
       (.I0(pre_bm_end_r_reg_0),
        .I1(set_order_q),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(idle_r_lcl_reg_0),
        .I4(pass_open_bank_r_lcl_reg_1),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__6_n_0 ),
        .Q(tail_r),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF11F1)) 
    demand_priority_r_i_3__6
       (.I0(q_has_priority),
        .I1(req_priority_r),
        .I2(\order_q_r_reg[0]_1 ),
        .I3(adv_order_q),
        .I4(order_q_r[2]),
        .I5(order_q_r[1]),
        .O(q_has_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \grant_r[7]_i_12 
       (.I0(\grant_r[7]_i_18_n_0 ),
        .I1(\grant_r[7]_i_6__1 ),
        .I2(\grant_r[7]_i_6__1_0 ),
        .I3(\grant_r[7]_i_6__1_1 ),
        .I4(inhbt_act_faw_r),
        .I5(\grant_r[7]_i_6__1_2 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[7]_i_12__0 
       (.I0(order_q_r[2]),
        .I1(order_q_r[1]),
        .O(\order_q_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \grant_r[7]_i_18 
       (.I0(idle_r_lcl_reg_0),
        .I1(\grant_r[7]_i_12_0 ),
        .I2(head_r_lcl_reg_0),
        .I3(wait_for_maint_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .O(\grant_r[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \grant_r[7]_i_6__0 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(\grant_r_reg[3] ),
        .I2(\grant_r_reg[3]_0 ),
        .I3(\grant_r_reg[3]_1 ),
        .I4(\grant_r_reg[3]_2 ),
        .I5(\grant_r_reg[3]_3 ),
        .O(\order_q_r_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    granted_col_r_i_2
       (.I0(\order_q_r_reg[0]_2 ),
        .I1(rnk_config_valid_r_lcl_reg),
        .O(\grant_r[6]_i_4__0 ));
  LUT6 #(
    .INIT(64'h10101010101F1010)) 
    head_r_lcl_i_2__6
       (.I0(head_r_lcl_reg_3),
        .I1(head_r_lcl_reg_4),
        .I2(\q_entry_r[2]_i_3__6_n_0 ),
        .I3(q_entry_r[2]),
        .I4(Q),
        .I5(q_entry_r[1]),
        .O(head_r_lcl_i_2__6_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(head_r_lcl_reg_i_1__3_n_0),
        .Q(head_r_lcl_reg_0),
        .R(head_r_lcl_reg_1));
  MUXF7 head_r_lcl_reg_i_1__3
       (.I0(head_r_lcl_i_2__6_n_0),
        .I1(head_r_lcl_reg_2),
        .O(head_r_lcl_reg_i_1__3_n_0),
        .S(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__6
       (.I0(idle_r_lcl_reg_1),
        .O(E));
  LUT4 #(
    .INIT(16'h000D)) 
    idle_r_lcl_i_2__6
       (.I0(idle_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(pre_bm_end_r_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(idle_r_lcl_reg_1));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0060006FFF60FF60)) 
    \order_q_r[0]_i_1__3 
       (.I0(adv_order_q),
        .I1(\order_q_r_reg[0]_3 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__2_n_0 ),
        .I4(\order_q_r_reg[0]_4 ),
        .I5(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA30AA3F55305530)) 
    \order_q_r[1]_i_1__6 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(\order_q_r_reg[1]_0 ),
        .I2(set_order_q),
        .I3(\order_q_r[1]_i_2__2_n_0 ),
        .I4(\order_q_r_reg[2]_1 ),
        .I5(order_q_r[1]),
        .O(\order_q_r[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \order_q_r[1]_i_2__2 
       (.I0(adv_order_q),
        .I1(order_q_r[2]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0444F4040744F704)) 
    \order_q_r[2]_i_1__6 
       (.I0(\order_q_r_reg[2]_2 ),
        .I1(set_order_q),
        .I2(adv_order_q),
        .I3(order_q_r[2]),
        .I4(\order_q_r[2]_i_2__4_n_0 ),
        .I5(\order_q_r_reg[2]_1 ),
        .O(\order_q_r[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \order_q_r[2]_i_2__4 
       (.I0(order_q_r[1]),
        .I1(\order_q_r_reg[0]_1 ),
        .O(\order_q_r[2]_i_2__4_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__3_n_0 ),
        .Q(\order_q_r_reg[0]_1 ),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__6_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE \order_q_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[2]_i_1__6_n_0 ),
        .Q(order_q_r[2]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444454444444444)) 
    pass_open_bank_r_lcl_i_1__3
       (.I0(q_has_rd_r_reg_2),
        .I1(pass_open_bank_r_lcl_reg_0),
        .I2(pass_open_bank_r_lcl_reg_1),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(auto_pre_r_lcl_reg_2),
        .O(pass_open_bank_ns));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r_lcl_reg_0),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r_1),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE1FFE100E100E1FF)) 
    \q_entry_r[1]_i_5__1 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .I2(\q_entry_r_reg[1]_0 ),
        .I3(set_order_q),
        .I4(Q),
        .I5(q_entry_r[1]),
        .O(\q_entry_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \q_entry_r[2]_i_14__1 
       (.I0(q_entry_r[2]),
        .I1(q_entry_r[1]),
        .I2(Q),
        .O(\q_entry_r[2]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \q_entry_r[2]_i_15__0 
       (.I0(rb_hit_busies_r[9]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I2(rb_hit_busies_r[13]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I4(rb_hit_busies_r[8]),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .O(\q_entry_r[2]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \q_entry_r[2]_i_16__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .I3(rb_hit_busies_r[11]),
        .O(\q_entry_r[2]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \q_entry_r[2]_i_1__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\q_entry_r[2]_i_3__6_n_0 ),
        .I2(set_order_q),
        .O(\q_entry_r[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hCAFA)) 
    \q_entry_r[2]_i_3__6 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .I1(set_order_q),
        .I2(idle_r_lcl_reg_0),
        .I3(accept_req),
        .O(\q_entry_r[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hF0E1FFFFF0E10000)) 
    \q_entry_r[2]_i_6__6 
       (.I0(\q_entry_r_reg[2]_1 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ),
        .I2(\q_entry_r_reg[2]_2 ),
        .I3(\q_entry_r_reg[1]_0 ),
        .I4(set_order_q),
        .I5(\q_entry_r[2]_i_14__1_n_0 ),
        .O(rb_hit_busy_r_reg));
  LUT6 #(
    .INIT(64'h0222000002220222)) 
    \q_entry_r[2]_i_7__3 
       (.I0(\q_entry_r[2]_i_15__0_n_0 ),
        .I1(\q_entry_r[2]_i_16__0_n_0 ),
        .I2(rb_hit_busies_r[14]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I5(rb_hit_busies_r[12]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(\q_entry_r_reg[2]_3 [0]),
        .Q(Q),
        .S(SS));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(\q_entry_r_reg[2]_3 [1]),
        .Q(q_entry_r[1]),
        .S(SS));
  FDSE \q_entry_r_reg[2] 
       (.C(CLK),
        .CE(\q_entry_r[2]_i_1__2_n_0 ),
        .D(\q_entry_r_reg[2]_3 [2]),
        .Q(q_entry_r[2]),
        .S(SS));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    q_has_priority_r_i_1__5
       (.I0(was_priority),
        .I1(q_has_rd_r_reg_0),
        .I2(accept_req),
        .I3(q_has_priority),
        .I4(pre_bm_end_r_reg_0),
        .I5(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000DDDDFDDD)) 
    q_has_rd_r_i_1__5
       (.I0(q_has_rd_r_reg_1),
        .I1(q_has_rd),
        .I2(accept_req),
        .I3(q_has_rd_r_reg_0),
        .I4(was_wr),
        .I5(q_has_rd_r_reg_2),
        .O(q_has_rd_ns));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_ns),
        .Q(q_has_rd),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \ras_timer_r[0]_i_1__6 
       (.I0(\ras_timer_r_reg[0] ),
        .I1(\q_entry_r_reg[2]_0 ),
        .I2(\ras_timer_r[0]_i_2__6_n_0 ),
        .I3(\ras_timer_r_reg[0]_0 ),
        .I4(rb_hit_busies_r[14]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \ras_timer_r[0]_i_2__6 
       (.I0(\ras_timer_r_reg[0]_1 ),
        .I1(rb_hit_busies_r[12]),
        .I2(\ras_timer_r[0]_i_3__6_n_0 ),
        .I3(rb_hit_busies_r[13]),
        .I4(\ras_timer_r_reg[0]_2 ),
        .I5(rb_hit_busies_r[14]),
        .O(\ras_timer_r[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D8D888D8)) 
    \ras_timer_r[0]_i_3__6 
       (.I0(rb_hit_busies_r[11]),
        .I1(\ras_timer_r[0]_i_2__6_0 ),
        .I2(\ras_timer_r[0]_i_4__5_n_0 ),
        .I3(rb_hit_busies_r[10]),
        .I4(\ras_timer_r[0]_i_2__6_1 ),
        .I5(rb_hit_busies_r[12]),
        .O(\ras_timer_r[0]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \ras_timer_r[0]_i_4__5 
       (.I0(rb_hit_busies_r[8]),
        .I1(\ras_timer_r[0]_i_3__6_0 ),
        .I2(rb_hit_busies_r[9]),
        .I3(\ras_timer_r[0]_i_3__6_1 ),
        .I4(rb_hit_busies_r[10]),
        .O(\ras_timer_r[0]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B8BBB8BB)) 
    \ras_timer_r[1]_i_1__6 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(rb_hit_busies_r[14]),
        .I2(\ras_timer_r[1]_i_2__6_n_0 ),
        .I3(\ras_timer_r[1]_i_3__6_n_0 ),
        .I4(\ras_timer_r_reg[1]_0 ),
        .I5(\q_entry_r_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ras_timer_r[1]_i_2__6 
       (.I0(\ras_timer_r_reg[1]_1 ),
        .I1(rb_hit_busies_r[11]),
        .I2(\ras_timer_r[1]_i_4__5_n_0 ),
        .I3(rb_hit_busies_r[12]),
        .I4(\ras_timer_r_reg[1]_2 ),
        .I5(rb_hit_busies_r[13]),
        .O(\ras_timer_r[1]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_3__6 
       (.I0(rb_hit_busies_r[13]),
        .I1(\ras_timer_r_reg[1]_3 ),
        .O(\ras_timer_r[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_4__5 
       (.I0(\ras_timer_r[1]_i_2__6_0 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[1]_i_2__6_1 ),
        .I3(rb_hit_busies_r[9]),
        .I4(rb_hit_busies_r[8]),
        .I5(\ras_timer_r[1]_i_2__6_2 ),
        .O(\ras_timer_r[1]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \ras_timer_r[2]_i_11__3 
       (.I0(pre_passing_open_bank_r),
        .I1(bm_end_r1_reg),
        .I2(bm_end_r1_reg_0),
        .I3(bm_end_r1_reg_1),
        .I4(pass_open_bank_r_lcl_reg_0),
        .O(pre_passing_open_bank_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFF0000B8BBB8BB)) 
    \ras_timer_r[2]_i_1__6 
       (.I0(\ras_timer_r_reg[2] ),
        .I1(rb_hit_busies_r[14]),
        .I2(\ras_timer_r[2]_i_2__6_n_0 ),
        .I3(\ras_timer_r[2]_i_3__5_n_0 ),
        .I4(\ras_timer_r_reg[2]_0 ),
        .I5(\q_entry_r_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \ras_timer_r[2]_i_2__6 
       (.I0(\ras_timer_r_reg[2]_1 ),
        .I1(rb_hit_busies_r[11]),
        .I2(\ras_timer_r[2]_i_5__6_n_0 ),
        .I3(rb_hit_busies_r[12]),
        .I4(\ras_timer_r_reg[2]_2 ),
        .I5(rb_hit_busies_r[13]),
        .O(\ras_timer_r[2]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[2]_i_3__5 
       (.I0(rb_hit_busies_r[13]),
        .I1(\ras_timer_r_reg[2]_3 ),
        .O(\ras_timer_r[2]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \ras_timer_r[2]_i_4__5 
       (.I0(q_entry_r[2]),
        .I1(Q),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .I4(\ras_timer_r[2]_i_6__6_n_0 ),
        .O(\q_entry_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[2]_i_5__6 
       (.I0(\ras_timer_r[2]_i_2__6_0 ),
        .I1(rb_hit_busies_r[10]),
        .I2(\ras_timer_r[2]_i_2__6_1 ),
        .I3(rb_hit_busies_r[9]),
        .I4(rb_hit_busies_r[8]),
        .I5(\ras_timer_r[2]_i_2__6_2 ),
        .O(\ras_timer_r[2]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFFFFFFF)) 
    \ras_timer_r[2]_i_6__6 
       (.I0(\ras_timer_r[2]_i_7__3_n_0 ),
        .I1(passing_open_bank[0]),
        .I2(rb_hit_busies_r[8]),
        .I3(passing_open_bank[1]),
        .I4(rb_hit_busies_r[9]),
        .I5(\ras_timer_r[2]_i_9__3_n_0 ),
        .O(\ras_timer_r[2]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ras_timer_r[2]_i_7__3 
       (.I0(passing_open_bank[6]),
        .I1(rb_hit_busies_r[14]),
        .I2(passing_open_bank[4]),
        .I3(rb_hit_busies_r[12]),
        .O(\ras_timer_r[2]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \ras_timer_r[2]_i_9__3 
       (.I0(passing_open_bank[2]),
        .I1(rb_hit_busies_r[10]),
        .I2(rb_hit_busies_r[11]),
        .I3(passing_open_bank[3]),
        .I4(rb_hit_busies_r[13]),
        .I5(passing_open_bank[5]),
        .O(\ras_timer_r[2]_i_9__3_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[10]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[10]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_2 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [10]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT5 #(
    .INIT(32'hF4040000)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__2 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(rb_hit_busies_r[11]),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[11]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[12]_i_1__1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[12]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[12]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[10]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [12]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[13]_i_1__0 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[13]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [13]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[14]_i_1 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_2 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[14]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[14]_1 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[13]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [14]));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[8]_i_1__5 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[8]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[8]_1 ),
        .I4(\order_q_r_reg[2]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [8]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[9]_i_1__4 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_1 ),
        .I1(idle_r_lcl_reg_1),
        .I2(rb_hit_busies_r[9]),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_0 ),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[9]_2 ),
        .O(\rb_hit_busies.rb_hit_busies_ns [9]));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [10]),
        .Q(rb_hit_busies_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[11]_i_1__2_n_0 ),
        .Q(rb_hit_busies_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [12]),
        .Q(rb_hit_busies_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [13]),
        .Q(rb_hit_busies_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [14]),
        .Q(rb_hit_busies_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [8]),
        .Q(rb_hit_busies_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_ns [9]),
        .Q(rb_hit_busies_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    req_bank_rdy_r_i_1__2
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(adv_order_q),
        .I2(order_q_r[2]),
        .I3(order_q_r[1]),
        .I4(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_ns),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state
   (bm_end_r1,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    rtc,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    bm_end_r1_reg_0,
    \grant_r_reg[0] ,
    \ras_timer_r_reg[2]_0 ,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    rb_hit_busy_r_reg,
    demand_priority_r_reg_1,
    granted_row_r_i_6,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    bm_end,
    CLK,
    act_wait_ns,
    p_15_in,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    pass_open_bank_r,
    \rtp_timer_r_reg[1]_0 ,
    demand_priority_r_reg_2,
    demand_priority_r_reg_3,
    \grant_r_reg[1] ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    adv_order_q,
    pass_open_bank_ns,
    pre_wait_r_reg_0,
    col_wait_r_reg_1,
    col_wait_r_reg_2,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    demand_act_priority_r_reg_1,
    E,
    wait_for_maint_r,
    rb_hit_busy_r,
    accept_req,
    tail_r,
    \starve_limit_cntr_r_reg[0]_0 ,
    q_has_rd,
    demand_priority_r_reg_4,
    ras_timer_zero_r_reg_0,
    \grant_r[5]_i_5_0 ,
    \grant_r[5]_i_5_1 ,
    \grant_r[5]_i_5_2 ,
    \grant_r[5]_i_5_3 ,
    demanded_prior_r_reg_0,
    \rtp_timer_r_reg[0]_0 ,
    granted_row_r_reg,
    \grant_r[4]_i_4__1 ,
    \grant_r_reg[1]_2 ,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[1]_4 ,
    D);
  output bm_end_r1;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output [0:0]rtc;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output bm_end_r1_reg_0;
  output \grant_r_reg[0] ;
  output \ras_timer_r_reg[2]_0 ;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output rb_hit_busy_r_reg;
  output demand_priority_r_reg_1;
  output granted_row_r_i_6;
  output auto_pre_r_lcl_reg;
  output auto_pre_r_lcl_reg_0;
  input [0:0]bm_end;
  input CLK;
  input act_wait_ns;
  input p_15_in;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [0:0]Q;
  input pass_open_bank_r;
  input \rtp_timer_r_reg[1]_0 ;
  input demand_priority_r_reg_2;
  input demand_priority_r_reg_3;
  input \grant_r_reg[1] ;
  input \grant_r_reg[1]_0 ;
  input [0:0]\grant_r_reg[1]_1 ;
  input adv_order_q;
  input pass_open_bank_ns;
  input pre_wait_r_reg_0;
  input col_wait_r_reg_1;
  input [0:0]col_wait_r_reg_2;
  input \rp_timer.rp_timer_r_reg[0]_0 ;
  input demand_act_priority_r_reg_1;
  input [0:0]E;
  input wait_for_maint_r;
  input [0:0]rb_hit_busy_r;
  input accept_req;
  input tail_r;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input q_has_rd;
  input demand_priority_r_reg_4;
  input ras_timer_zero_r_reg_0;
  input \grant_r[5]_i_5_0 ;
  input \grant_r[5]_i_5_1 ;
  input \grant_r[5]_i_5_2 ;
  input \grant_r[5]_i_5_3 ;
  input demanded_prior_r_reg_0;
  input \rtp_timer_r_reg[0]_0 ;
  input granted_row_r_reg;
  input \grant_r[4]_i_4__1 ;
  input \grant_r_reg[1]_2 ;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[1]_4 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire adv_order_q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire [0:0]col_wait_r_reg_2;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_i_3_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire \grant_r[4]_i_4__1 ;
  wire \grant_r[5]_i_5_0 ;
  wire \grant_r[5]_i_5_1 ;
  wire \grant_r[5]_i_5_2 ;
  wire \grant_r[5]_i_5_3 ;
  wire \grant_r[5]_i_8__0_n_0 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire [0:0]\grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire granted_row_r_i_6;
  wire granted_row_r_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [3:0]p_0_in;
  wire p_15_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3_n_0;
  wire pre_wait_r_reg_0;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r[2]_i_10_n_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire \rp_timer.rp_timer_r[0]_i_1_n_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_0 ;
  wire [0:0]rtc;
  wire [1:0]rtp_timer_r;
  wire rtp_timer_r0;
  wire \rtp_timer_r[0]_i_1_n_0 ;
  wire \rtp_timer_r[1]_i_1_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2
       (.I0(rb_hit_busy_r),
        .I1(accept_req),
        .I2(tail_r),
        .I3(col_wait_r),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(rb_hit_busy_r_reg));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    col_wait_r_i_1
       (.I0(col_wait_r_reg_1),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_2),
        .I3(Q),
        .I4(col_wait_r),
        .O(col_wait_r_i_1_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1_n_0),
        .Q(col_wait_r),
        .R(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1
       (.I0(demand_act_priority_r),
        .I1(demand_act_priority_r_reg_1),
        .I2(E),
        .I3(act_wait_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .I5(wait_for_maint_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888888)) 
    demand_priority_r_i_1
       (.I0(col_wait_r_i_1_n_0),
        .I1(demand_priority_r_reg_2),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_reg_3),
        .I4(demand_priority_r_i_3_n_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFDFFFDF)) 
    demand_priority_r_i_3
       (.I0(\starve_limit_cntr_r_reg[0]_0 ),
        .I1(Q),
        .I2(req_bank_rdy_r),
        .I3(\starve_limit_cntr_r[3]_i_4_n_0 ),
        .I4(q_has_rd),
        .I5(demand_priority_r_reg_4),
        .O(demand_priority_r_i_3_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r),
        .I2(demanded_prior_r_reg_0),
        .O(demanded_prior_ns));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'h02)) 
    demanded_prior_r_i_5
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r),
        .I2(Q),
        .O(demand_priority_r_reg_1));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    \grant_r[5]_i_4__1 
       (.I0(\grant_r_reg[1]_2 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(ras_timer_zero_r),
        .I3(pre_wait_r),
        .I4(\grant_r_reg[1]_3 ),
        .I5(\grant_r_reg[1]_4 ),
        .O(auto_pre_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \grant_r[5]_i_5 
       (.I0(\grant_r[5]_i_8__0_n_0 ),
        .I1(\grant_r_reg[1] ),
        .I2(col_wait_r),
        .I3(\grant_r_reg[1]_0 ),
        .I4(\grant_r_reg[1]_1 ),
        .I5(adv_order_q),
        .O(rtc));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \grant_r[5]_i_8__0 
       (.I0(demand_priority_r_reg_0),
        .I1(\grant_r[5]_i_5_0 ),
        .I2(\grant_r[5]_i_5_1 ),
        .I3(\grant_r[5]_i_5_2 ),
        .I4(\grant_r[5]_i_5_3 ),
        .O(\grant_r[5]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[7]_i_15 
       (.I0(demand_act_priority_r),
        .I1(col_wait_r_reg_2),
        .O(demand_act_priority_r_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    granted_row_r_i_3
       (.I0(auto_pre_r_lcl_reg),
        .I1(granted_row_r_reg),
        .O(granted_row_r_i_6));
  LUT2 #(
    .INIT(4'h1)) 
    granted_row_r_i_5
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r[4]_i_4__1 ),
        .O(auto_pre_r_lcl_reg));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFE0000)) 
    pre_bm_end_r_i_1
       (.I0(Q),
        .I1(rtp_timer_r0),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .I4(pass_open_bank_ns),
        .I5(precharge_bm_end),
        .O(pre_bm_end_ns));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_2
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(rtp_timer_r0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA20)) 
    pre_passing_open_bank_r_i_1
       (.I0(pass_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(rtp_timer_r[0]),
        .I4(rtp_timer_r[1]),
        .I5(Q),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h000000000202020F)) 
    pre_wait_r_i_1
       (.I0(pre_wait_r),
        .I1(start_pre),
        .I2(pass_open_bank_ns),
        .I3(pre_wait_r_i_3_n_0),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_reg_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(col_wait_r_reg_2),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00D000D000D00000)) 
    \ras_timer_r[0]_i_5 
       (.I0(Q),
        .I1(\rd_this_rank_r_reg[0]_0 ),
        .I2(ras_timer_zero_r_reg_0),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_r[2]),
        .O(\grant_r_reg[0] ));
  LUT6 #(
    .INIT(64'hC2C2FFC200000000)) 
    \ras_timer_r[1]_i_5 
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[1]),
        .I3(Q),
        .I4(\rd_this_rank_r_reg[0]_0 ),
        .I5(ras_timer_zero_r_reg_0),
        .O(\ras_timer_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \ras_timer_r[2]_i_10 
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[0]),
        .I3(act_wait_r_lcl_reg_1),
        .I4(\rd_this_rank_r_reg[0]_0 ),
        .I5(Q),
        .O(\ras_timer_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_11 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(col_wait_r_reg_2),
        .O(act_wait_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h1110111011101010)) 
    \ras_timer_r[2]_i_5 
       (.I0(bm_end_r1),
        .I1(pre_wait_r_reg_0),
        .I2(\ras_timer_r[2]_i_10_n_0 ),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_r[0]),
        .O(bm_end_r1_reg_0));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1
       (.I0(bm_end_r1_reg_0),
        .I1(\grant_r_reg[0] ),
        .I2(\ras_timer_r_reg[2]_0 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \rp_timer.rp_timer_r[0]_i_1 
       (.I0(col_wait_r_reg_2),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(ras_timer_zero_r),
        .I3(pre_wait_r),
        .O(\rp_timer.rp_timer_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .O(\rtp_timer_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1 
       (.I0(Q),
        .I1(rtp_timer_r[0]),
        .I2(rtp_timer_r[1]),
        .I3(pass_open_bank_r),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2 
       (.I0(\starve_limit_cntr_r[3]_i_4_n_0 ),
        .I1(req_bank_rdy_r),
        .I2(Q),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[2]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state__parameterized0
   (act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    demand_act_priority_r_reg_0,
    demand_priority_r_reg_1,
    rtc,
    demand_priority_r_reg_2,
    demand_priority_r_reg_3,
    demand_priority_r_reg_4,
    granted_col_r_reg,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    act_wait_r_lcl_reg_1,
    ras_timer_ns1__0,
    col_wait_r_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    demand_priority_r_reg_5,
    bm_end_r1_reg_0,
    CLK,
    act_wait_ns,
    demand_act_priority_ns,
    p_15_in,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    Q,
    rcv_open_bank,
    col_wait_r_reg_1,
    pre_wait_r_reg_0,
    \rtp_timer_r_reg[1]_0 ,
    \rtp_timer_r_reg[1]_1 ,
    \starve_limit_cntr_r_reg[3]_0 ,
    demanded,
    override_demand_r,
    \grant_r[4]_i_10 ,
    \grant_r[7]_i_13__0 ,
    order_q_zero,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    demanded_prior_r_reg_7,
    demanded_prior_r_reg_8,
    demand_priority_ns23_out,
    demand_priority_r_reg_6,
    inhbt_rd,
    inhbt_wr,
    ras_timer_zero_r_reg_0,
    col_addr,
    auto_pre_r_lcl_reg,
    row_hit_r,
    q_has_rd,
    demand_priority_r_reg_7,
    \rtp_timer_r_reg[0]_0 ,
    \grant_r_reg[2] ,
    D);
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output demand_act_priority_r_reg_0;
  output demand_priority_r_reg_1;
  output [0:0]rtc;
  output demand_priority_r_reg_2;
  output demand_priority_r_reg_3;
  output demand_priority_r_reg_4;
  output granted_col_r_reg;
  output \ras_timer_r_reg[0]_0 ;
  output \ras_timer_r_reg[0]_1 ;
  output \ras_timer_r_reg[0]_2 ;
  output act_wait_r_lcl_reg_1;
  output ras_timer_ns1__0;
  output col_wait_r_reg_0;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output demand_priority_r_reg_5;
  input bm_end_r1_reg_0;
  input CLK;
  input act_wait_ns;
  input demand_act_priority_ns;
  input p_15_in;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input [0:0]Q;
  input rcv_open_bank;
  input col_wait_r_reg_1;
  input pre_wait_r_reg_0;
  input \rtp_timer_r_reg[1]_0 ;
  input \rtp_timer_r_reg[1]_1 ;
  input \starve_limit_cntr_r_reg[3]_0 ;
  input demanded;
  input override_demand_r;
  input \grant_r[4]_i_10 ;
  input \grant_r[7]_i_13__0 ;
  input order_q_zero;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input demanded_prior_r_reg_7;
  input demanded_prior_r_reg_8;
  input demand_priority_ns23_out;
  input [0:0]demand_priority_r_reg_6;
  input inhbt_rd;
  input inhbt_wr;
  input ras_timer_zero_r_reg_0;
  input [0:0]col_addr;
  input auto_pre_r_lcl_reg;
  input row_hit_r;
  input q_has_rd;
  input demand_priority_r_reg_7;
  input \rtp_timer_r_reg[0]_0 ;
  input [0:0]\grant_r_reg[2] ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire clear;
  wire [0:0]col_addr;
  wire col_wait_r;
  wire col_wait_r_i_1__6_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_priority_ns;
  wire demand_priority_ns1;
  wire demand_priority_ns23_out;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demand_priority_r_reg_5;
  wire [0:0]demand_priority_r_reg_6;
  wire demand_priority_r_reg_7;
  wire demanded;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire demanded_prior_r_reg_8;
  wire \grant_r[4]_i_10 ;
  wire \grant_r[7]_i_13__0 ;
  wire [0:0]\grant_r_reg[2] ;
  wire granted_col_r_reg;
  wire inhbt_rd;
  wire inhbt_wr;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire order_q_zero;
  wire override_demand_r;
  wire [3:0]p_0_in;
  wire p_15_in;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_1__6_n_0;
  wire pre_wait_r_i_2__0_n_0;
  wire pre_wait_r_reg_0;
  wire precharge_bm_end;
  wire q_has_rd;
  wire ras_timer_ns1__0;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire rcv_open_bank;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire row_hit_r;
  wire \rp_timer.rp_timer_r[0]_i_1__0_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire [0:0]rtc;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__0_n_0 ;
  wire \rtp_timer_r[1]_i_1__0_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire \rtp_timer_r_reg[1]_1 ;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r[2]_i_1__6_n_0 ;
  wire \starve_limit_cntr_r[3]_i_2__6_n_0 ;
  wire \starve_limit_cntr_r[3]_i_4__0_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[3]_0 ;
  wire starved0;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    act_wait_r_lcl_i_2__0
       (.I0(bm_end_r1),
        .I1(\rtp_timer_r_reg[1]_1 ),
        .O(ras_timer_ns1__0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00F2F2F2)) 
    auto_pre_r_lcl_i_2__0
       (.I0(col_wait_r),
        .I1(Q),
        .I2(act_wait_r_lcl_reg_0),
        .I3(auto_pre_r_lcl_reg),
        .I4(row_hit_r),
        .O(col_wait_r_reg_0));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end_r1_reg_0),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF8F88)) 
    col_wait_r_i_1__6
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_0),
        .I2(Q),
        .I3(col_wait_r),
        .I4(rcv_open_bank),
        .I5(col_wait_r_reg_1),
        .O(col_wait_r_i_1__6_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__6_n_0),
        .Q(col_wait_r),
        .R(1'b0));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    demand_priority_r_i_1__0
       (.I0(col_wait_r_i_1__6_n_0),
        .I1(demand_priority_ns1),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_ns23_out),
        .I4(demand_priority_r_reg_6),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h0800000008000800)) 
    demand_priority_r_i_2__0
       (.I0(starved0),
        .I1(req_bank_rdy_r),
        .I2(Q),
        .I3(\starve_limit_cntr_r_reg[3]_0 ),
        .I4(q_has_rd),
        .I5(demand_priority_r_reg_7),
        .O(demand_priority_ns1));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    demand_priority_r_i_4
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[2]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[1]),
        .O(starved0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    demanded_prior_r_i_1__0
       (.I0(demanded),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    demanded_prior_r_i_2__4
       (.I0(demand_priority_r_reg_3),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .I3(demanded_prior_r_reg_2),
        .I4(demanded_prior_r_reg_3),
        .I5(demanded_prior_r_reg_4),
        .O(demand_priority_r_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    demanded_prior_r_i_2__5
       (.I0(demand_priority_r_reg_3),
        .I1(demanded_prior_r_reg_5),
        .I2(demanded_prior_r_reg_6),
        .I3(demanded_prior_r_reg_4),
        .I4(demanded_prior_r_reg_7),
        .I5(demanded_prior_r_reg_8),
        .O(demand_priority_r_reg_4));
  LUT3 #(
    .INIT(8'h02)) 
    demanded_prior_r_i_4
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r),
        .I2(Q),
        .O(demand_priority_r_reg_3));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[2]_i_4__0 
       (.I0(rtc),
        .I1(\grant_r_reg[2] ),
        .O(demand_priority_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \grant_r[4]_i_6__0 
       (.I0(demand_priority_r_reg_0),
        .I1(demanded),
        .I2(override_demand_r),
        .I3(\grant_r[4]_i_10 ),
        .O(demand_priority_r_reg_1));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    \grant_r[5]_i_12__0 
       (.I0(demand_priority_r_reg_0),
        .I1(demanded),
        .I2(\grant_r[7]_i_13__0 ),
        .I3(order_q_zero),
        .I4(col_wait_r),
        .I5(\grant_r[4]_i_10 ),
        .O(rtc));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[7]_i_17__0 
       (.I0(demand_act_priority_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(demand_act_priority_r_reg_0));
  LUT5 #(
    .INIT(32'hFDFFFDDD)) 
    granted_col_r_i_4
       (.I0(demand_priority_r_reg_1),
        .I1(\starve_limit_cntr_r_reg[3]_0 ),
        .I2(inhbt_rd),
        .I3(\rd_this_rank_r_reg[0]_0 ),
        .I4(inhbt_wr),
        .O(granted_col_r_reg));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__0
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAAAAAA8)) 
    pre_passing_open_bank_r_i_1__0
       (.I0(pre_wait_r_reg_0),
        .I1(Q),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .I4(pre_wait_r),
        .I5(ras_timer_zero_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0000000044444544)) 
    pre_wait_r_i_1__6
       (.I0(pre_wait_r_reg_0),
        .I1(pre_wait_r_i_2__0_n_0),
        .I2(\rtp_timer_r_reg[1]_0 ),
        .I3(rtp_timer_r[0]),
        .I4(rtp_timer_r[1]),
        .I5(\rtp_timer_r_reg[1]_1 ),
        .O(pre_wait_r_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'h10F0)) 
    pre_wait_r_i_2__0
       (.I0(col_addr),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__0_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_r_i_1__6_n_0),
        .Q(pre_wait_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \ras_timer_r[0]_i_3__0 
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_ns1__0),
        .O(\ras_timer_r_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT5 #(
    .INIT(32'h0000EEBA)) 
    \ras_timer_r[1]_i_3__0 
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_ns1__0),
        .O(\ras_timer_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFCCFCCE)) 
    \ras_timer_r[2]_i_4 
       (.I0(act_wait_r_lcl_reg_1),
        .I1(ras_timer_zero_r_reg_0),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_ns1__0),
        .O(\ras_timer_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_6__0 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1__0
       (.I0(\ras_timer_r_reg[0]_0 ),
        .I1(\ras_timer_r_reg[0]_1 ),
        .I2(\ras_timer_r_reg[0]_2 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \rp_timer.rp_timer_r[0]_i_1__0 
       (.I0(col_addr),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\rp_timer.rp_timer_r[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__0_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1__0 
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .I2(\rtp_timer_r_reg[0]_0 ),
        .I3(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__0 
       (.I0(Q),
        .I1(rtp_timer_r[1]),
        .I2(rtp_timer_r[0]),
        .I3(\rtp_timer_r_reg[1]_0 ),
        .I4(\rtp_timer_r_reg[1]_1 ),
        .O(\rtp_timer_r[1]_i_1__0_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__0_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__0_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__0 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__0 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \starve_limit_cntr_r[2]_i_1__6 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[2]),
        .O(\starve_limit_cntr_r[2]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__0 
       (.I0(col_wait_r),
        .O(clear));
  LUT6 #(
    .INIT(64'h2000202020202020)) 
    \starve_limit_cntr_r[3]_i_2__6 
       (.I0(\starve_limit_cntr_r_reg[3]_0 ),
        .I1(Q),
        .I2(req_bank_rdy_r),
        .I3(\starve_limit_cntr_r[3]_i_4__0_n_0 ),
        .I4(starve_limit_cntr_r_reg[2]),
        .I5(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \starve_limit_cntr_r[3]_i_3__0 
       (.I0(starve_limit_cntr_r_reg[1]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[2]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \starve_limit_cntr_r[3]_i_4__0 
       (.I0(starve_limit_cntr_r_reg[1]),
        .I1(starve_limit_cntr_r_reg[0]),
        .O(\starve_limit_cntr_r[3]_i_4__0_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(\starve_limit_cntr_r[3]_i_2__6_n_0 ),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(\starve_limit_cntr_r[3]_i_2__6_n_0 ),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(\starve_limit_cntr_r[3]_i_2__6_n_0 ),
        .D(\starve_limit_cntr_r[2]_i_1__6_n_0 ),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(\starve_limit_cntr_r[3]_i_2__6_n_0 ),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state__parameterized1
   (bm_end_r1_reg_0,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    \grant_r_reg[2] ,
    rtc,
    demand_priority_r_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[2]_0 ,
    bm_end_r1_reg_1,
    bm_end_r1_reg_2,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    demanded_prior_r_reg_0,
    \grant_r_reg[2]_0 ,
    \order_q_r_reg[0] ,
    override_demand_r_reg,
    ras_timer_zero_r_reg_0,
    bm_end,
    CLK,
    req_bank_rdy_r_reg_0,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    adv_order_q,
    \grant_r_reg[2]_3 ,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    col_wait_r_reg_1,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    act_wait_r_lcl_reg_2,
    pass_open_bank_r,
    act_wait_r_lcl_reg_3,
    demanded_prior_r_reg_1,
    \rtp_timer_r_reg[1]_0 ,
    pre_wait_r_reg_0,
    pre_wait_r_reg_1,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \rp_timer.rp_timer_r_reg[0]_1 ,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    idle_r,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_3,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    demanded_prior_r,
    demand_priority_r,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    demanded_prior_r_reg_6,
    \grant_r_reg[6] ,
    override_demand_r,
    \grant_r_reg[3] ,
    rts_col,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[2]_4 ,
    \grant_r_reg[2]_5 ,
    \grant_r_reg[2]_6 ,
    D);
  output bm_end_r1_reg_0;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output \grant_r_reg[2] ;
  output [0:0]rtc;
  output demand_priority_r_reg_0;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[2]_0 ;
  output bm_end_r1_reg_1;
  output bm_end_r1_reg_2;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output demanded_prior_r_reg_0;
  output \grant_r_reg[2]_0 ;
  output \order_q_r_reg[0] ;
  output override_demand_r_reg;
  output ras_timer_zero_r_reg_0;
  input [0:0]bm_end;
  input CLK;
  input req_bank_rdy_r_reg_0;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [1:0]Q;
  input \grant_r_reg[2]_1 ;
  input [0:0]\grant_r_reg[2]_2 ;
  input adv_order_q;
  input \grant_r_reg[2]_3 ;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input col_wait_r_reg_1;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input act_wait_r_lcl_reg_2;
  input pass_open_bank_r;
  input act_wait_r_lcl_reg_3;
  input demanded_prior_r_reg_1;
  input \rtp_timer_r_reg[1]_0 ;
  input pre_wait_r_reg_0;
  input pre_wait_r_reg_1;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input \rp_timer.rp_timer_r_reg[0]_1 ;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]idle_r;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_3;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input demanded_prior_r;
  input demand_priority_r;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input demanded_prior_r_reg_6;
  input [1:0]\grant_r_reg[6] ;
  input override_demand_r;
  input \grant_r_reg[3] ;
  input [0:0]rts_col;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r_reg[2]_5 ;
  input \grant_r_reg[2]_6 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__1_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire adv_order_q;
  wire [0:0]bm_end;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire bm_end_r1_reg_2;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__0_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3__1_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire [0:0]\grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[2]_5 ;
  wire \grant_r_reg[2]_6 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire [1:0]\grant_r_reg[6] ;
  wire [0:0]idle_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire [3:0]p_0_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__0_n_0;
  wire pre_wait_r_reg_0;
  wire pre_wait_r_reg_1;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire \rp_timer.rp_timer_r[0]_i_1__1_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_1 ;
  wire [0:0]rtc;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__1_n_0 ;
  wire \rtp_timer_r[1]_i_1__1_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire [0:0]rts_col;
  wire start_pre;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__1_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    act_wait_r_lcl_i_1__1
       (.I0(act_wait_r_lcl_i_2__1_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_2),
        .I3(pass_open_bank_r),
        .I4(act_wait_r_lcl_reg_3),
        .I5(bm_end_r1_reg_0),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    act_wait_r_lcl_i_2__1
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_1),
        .O(act_wait_r_lcl_i_2__1_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__1
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    col_wait_r_i_1__0
       (.I0(col_wait_r_reg_1),
        .I1(act_wait_r_lcl_reg_0),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(Q[1]),
        .I4(col_wait_r),
        .O(col_wait_r_i_1__0_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__0_n_0),
        .Q(col_wait_r),
        .R(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__1
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(idle_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__1
       (.I0(col_wait_r_i_1__0_n_0),
        .I1(demand_priority_r_reg_1),
        .I2(demand_priority_r_0),
        .I3(demand_priority_r_i_3__1_n_0),
        .I4(demand_priority_r_reg_2),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__1
       (.I0(\starve_limit_cntr_r[3]_i_4__1_n_0 ),
        .I1(demand_priority_r_reg_3),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q[1]),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__1_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__1
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_1),
        .I2(demanded_prior_r_reg_1),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    demanded_prior_r_i_2__6
       (.I0(\grant_r_reg[2] ),
        .I1(demanded_prior_r_reg_2),
        .I2(demanded_prior_r_reg_3),
        .I3(demanded_prior_r_reg_4),
        .I4(demanded_prior_r_reg_5),
        .I5(demanded_prior_r_reg_6),
        .O(\grant_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    demanded_prior_r_i_4__0
       (.I0(demanded_prior_r_1),
        .I1(demand_priority_r_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(demanded_prior_r),
        .I5(demand_priority_r),
        .O(demanded_prior_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_5__0
       (.I0(Q[1]),
        .I1(demand_priority_r_0),
        .I2(demanded_prior_r_1),
        .O(\grant_r_reg[2] ));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \grant_r[2]_i_2 
       (.I0(demand_priority_r_reg_0),
        .I1(\grant_r_reg[2]_1 ),
        .I2(\grant_r_reg[2]_2 ),
        .I3(adv_order_q),
        .I4(\grant_r_reg[2]_3 ),
        .I5(col_wait_r),
        .O(rtc));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[2]_i_4__1 
       (.I0(\grant_r_reg[2]_4 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I4(\grant_r_reg[2]_5 ),
        .I5(\grant_r_reg[2]_6 ),
        .O(ras_timer_zero_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[6]_i_12 
       (.I0(demand_act_priority_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(demand_act_priority_r_reg_0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grant_r[6]_i_6__0 
       (.I0(rtc),
        .I1(\grant_r_reg[6] [1]),
        .I2(\grant_r_reg[6] [0]),
        .O(\order_q_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF00F100000000)) 
    \grant_r[7]_i_4__0 
       (.I0(demand_priority_r_reg_0),
        .I1(override_demand_r),
        .I2(\grant_r_reg[3] ),
        .I3(rts_col),
        .I4(\grant_r_reg[3]_0 ),
        .I5(\grant_r_reg[3]_1 ),
        .O(override_demand_r_reg));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__1
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__1
       (.I0(pre_wait_r_reg_0),
        .I1(Q[1]),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000101111)) 
    pre_wait_r_i_1__0
       (.I0(pre_wait_r_reg_0),
        .I1(pre_wait_r_reg_1),
        .I2(pre_wait_r),
        .I3(start_pre),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_i_3__0_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__1
       (.I0(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__0
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__0_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010100000100)) 
    \ras_timer_r[0]_i_2__1 
       (.I0(bm_end_r1_reg_0),
        .I1(pre_wait_r_reg_1),
        .I2(ras_timer_zero_r_reg_2),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(bm_end_r1_reg_1));
  LUT6 #(
    .INIT(64'h1111101010101110)) 
    \ras_timer_r[1]_i_3__1 
       (.I0(bm_end_r1_reg_0),
        .I1(pre_wait_r_reg_1),
        .I2(ras_timer_zero_r_reg_2),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[1]),
        .O(bm_end_r1_reg_2));
  LUT6 #(
    .INIT(64'hA8A8A88AA8A8A888)) 
    \ras_timer_r[2]_i_3__0 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(ras_timer_zero_r_reg_2),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(act_wait_r_lcl_reg_1),
        .O(\ras_timer_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_8__0 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1__1
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(bm_end_r1_reg_1),
        .I2(bm_end_r1_reg_2),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \rnk_config_strobe_r[0]_i_13 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_1),
        .O(demand_priority_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \rp_timer.rp_timer_r[0]_i_1__1 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .O(\rp_timer.rp_timer_r[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__1_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__1 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .O(\rtp_timer_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__1 
       (.I0(Q[1]),
        .I1(rtp_timer_r[0]),
        .I2(rtp_timer_r[1]),
        .I3(pass_open_bank_r),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1__1_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__1_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__1_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__1 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__1 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__0 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__1 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__0 
       (.I0(\starve_limit_cntr_r[3]_i_4__1_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q[1]),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__1 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__1 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4__1_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state__parameterized2
   (bm_end_r1_1,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    \grant_r_reg[3] ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    \rnk_config_strobe_r_reg[0] ,
    demanded_prior_r_reg_0,
    demand_priority_r_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[2]_0 ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[3]_0 ,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    demanded_prior_r_reg_1,
    demanded,
    demanded_prior_r_reg_2,
    ras_timer_zero_r_reg_0,
    bm_end,
    CLK,
    req_bank_rdy_r_reg_0,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    rtc,
    rnk_config_valid_r_lcl_reg,
    rnk_config_strobe,
    rnk_config_valid_r_lcl_reg_0,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[3]_2 ,
    adv_order_q,
    \grant_r_reg[3]_3 ,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    act_wait_r_lcl_reg_2,
    pass_open_bank_r,
    act_wait_r_lcl_reg_3,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    act_wait_r_lcl_reg_4,
    demanded_prior_r_reg_6,
    \rtp_timer_r_reg[1]_0 ,
    pre_wait_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \rp_timer.rp_timer_r_reg[0]_1 ,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    idle_r,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_3,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    demanded_prior_r,
    demand_priority_r,
    demanded_prior_r_reg_7,
    demanded_prior_r_reg_8,
    demanded_prior_r_reg_9,
    demanded_prior_r_reg_10,
    demanded_prior_r_0,
    demand_priority_r_1,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[3]_5 ,
    \grant_r_reg[3]_6 ,
    D);
  output bm_end_r1_1;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output \grant_r_reg[3] ;
  output \order_q_r_reg[0] ;
  output [0:0]\order_q_r_reg[0]_0 ;
  output \rnk_config_strobe_r_reg[0] ;
  output demanded_prior_r_reg_0;
  output demand_priority_r_reg_0;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[2]_0 ;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[3]_0 ;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output demanded_prior_r_reg_1;
  output demanded;
  output demanded_prior_r_reg_2;
  output ras_timer_zero_r_reg_0;
  input [0:0]bm_end;
  input CLK;
  input req_bank_rdy_r_reg_0;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [2:0]Q;
  input [1:0]rtc;
  input rnk_config_valid_r_lcl_reg;
  input rnk_config_strobe;
  input rnk_config_valid_r_lcl_reg_0;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input \grant_r_reg[3]_1 ;
  input [0:0]\grant_r_reg[3]_2 ;
  input adv_order_q;
  input \grant_r_reg[3]_3 ;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input act_wait_r_lcl_reg_2;
  input pass_open_bank_r;
  input act_wait_r_lcl_reg_3;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input act_wait_r_lcl_reg_4;
  input demanded_prior_r_reg_6;
  input \rtp_timer_r_reg[1]_0 ;
  input pre_wait_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input \rp_timer.rp_timer_r_reg[0]_1 ;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]idle_r;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_3;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input demanded_prior_r;
  input demand_priority_r;
  input demanded_prior_r_reg_7;
  input demanded_prior_r_reg_8;
  input demanded_prior_r_reg_9;
  input demanded_prior_r_reg_10;
  input demanded_prior_r_0;
  input demand_priority_r_1;
  input \grant_r_reg[3]_4 ;
  input \grant_r_reg[3]_5 ;
  input \grant_r_reg[3]_6 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__2_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire act_wait_r_lcl_reg_4;
  wire adv_order_q;
  wire [0:0]bm_end;
  wire bm_end_r1_1;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__1_n_0;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_1;
  wire demand_priority_r_i_3__2_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_0;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_10;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire demanded_prior_r_reg_7;
  wire demanded_prior_r_reg_8;
  wire demanded_prior_r_reg_9;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire [0:0]\grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire \grant_r_reg[3]_5 ;
  wire \grant_r_reg[3]_6 ;
  wire [0:0]idle_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire [0:0]\order_q_r_reg[0]_0 ;
  wire [3:0]p_0_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__1_n_0;
  wire pre_wait_r_reg_0;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire \rp_timer.rp_timer_r[0]_i_1__2_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_1 ;
  wire [1:0]rtc;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__2_n_0 ;
  wire \rtp_timer_r[1]_i_1__2_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__2_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    act_wait_r_lcl_i_1__2
       (.I0(act_wait_r_lcl_i_2__2_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_2),
        .I3(pass_open_bank_r),
        .I4(act_wait_r_lcl_reg_3),
        .I5(bm_end_r1_1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    act_wait_r_lcl_i_2__2
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_4),
        .O(act_wait_r_lcl_i_2__2_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__2
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    col_wait_r_i_1__1
       (.I0(act_wait_r_lcl_i_2__2_n_0),
        .I1(Q[1]),
        .I2(col_wait_r),
        .O(col_wait_r_i_1__1_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__1_n_0),
        .Q(col_wait_r),
        .R(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__2
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(idle_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__2
       (.I0(col_wait_r_i_1__1_n_0),
        .I1(demand_priority_r_reg_1),
        .I2(demand_priority_r_0),
        .I3(demand_priority_r_i_3__2_n_0),
        .I4(demand_priority_r_reg_2),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__2
       (.I0(\starve_limit_cntr_r[3]_i_4__2_n_0 ),
        .I1(demand_priority_r_reg_3),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q[1]),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__2_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__2
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_1),
        .I2(demanded_prior_r_reg_6),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    demanded_prior_r_i_2
       (.I0(demanded_prior_r_reg_3),
        .I1(demanded_prior_r_reg_4),
        .I2(demanded_prior_r_reg_5),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[1]),
        .O(demanded_prior_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    demanded_prior_r_i_2__0
       (.I0(demanded_prior_r_reg_2),
        .I1(demanded_prior_r_reg_5),
        .I2(demanded_prior_r_reg_7),
        .I3(demanded_prior_r_reg_8),
        .I4(demanded_prior_r_reg_9),
        .I5(demanded_prior_r_reg_10),
        .O(demanded));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    demanded_prior_r_i_3__0
       (.I0(demanded_prior_r_1),
        .I1(demand_priority_r_0),
        .I2(Q[1]),
        .I3(demanded_prior_r_0),
        .I4(demand_priority_r_1),
        .I5(Q[2]),
        .O(demanded_prior_r_reg_2));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    demanded_prior_r_i_3__1
       (.I0(demanded_prior_r_1),
        .I1(demand_priority_r_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(demanded_prior_r),
        .I5(demand_priority_r),
        .O(demanded_prior_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_4__1
       (.I0(Q[1]),
        .I1(demand_priority_r_0),
        .I2(demanded_prior_r_1),
        .O(\grant_r_reg[3] ));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[3]_i_2__1 
       (.I0(\grant_r_reg[3]_4 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I4(\grant_r_reg[3]_5 ),
        .I5(\grant_r_reg[3]_6 ),
        .O(ras_timer_zero_r_reg_0));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \grant_r[3]_i_3 
       (.I0(demand_priority_r_reg_0),
        .I1(\grant_r_reg[3]_1 ),
        .I2(\grant_r_reg[3]_2 ),
        .I3(adv_order_q),
        .I4(\grant_r_reg[3]_3 ),
        .I5(col_wait_r),
        .O(\order_q_r_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[7]_i_16 
       (.I0(demand_act_priority_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(demand_act_priority_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__2
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__2
       (.I0(pre_wait_r_reg_0),
        .I1(Q[1]),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000101111)) 
    pre_wait_r_i_1__1
       (.I0(pre_wait_r_reg_0),
        .I1(\rtp_timer_r_reg[1]_0 ),
        .I2(pre_wait_r),
        .I3(start_pre),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_i_3__1_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__2
       (.I0(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__1
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__1_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008A8A00008A00)) 
    \ras_timer_r[0]_i_2__2 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(\rd_this_rank_r_reg[0]_0 ),
        .I2(Q[1]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAA08080808AA08)) 
    \ras_timer_r[1]_i_2__2 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(Q[1]),
        .I2(\rd_this_rank_r_reg[0]_0 ),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[1]),
        .O(\grant_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hA8A8A88AA8A8A888)) 
    \ras_timer_r[2]_i_2__2 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(ras_timer_zero_r_reg_2),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(act_wait_r_lcl_reg_1),
        .O(\ras_timer_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_7__0 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1__2
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rd_wr_r_lcl_reg),
        .I2(\grant_r_reg[3]_0 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \rnk_config_strobe_r[0]_i_15 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_6),
        .O(demand_priority_r_reg_0));
  LUT3 #(
    .INIT(8'h01)) 
    \rnk_config_strobe_r[0]_i_2 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(rtc[0]),
        .I2(rnk_config_valid_r_lcl_reg),
        .O(\order_q_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F0E)) 
    rnk_config_valid_r_lcl_i_2
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(rtc[0]),
        .I2(rnk_config_strobe),
        .I3(rtc[1]),
        .I4(rnk_config_valid_r_lcl_reg_0),
        .I5(rnk_config_valid_r_lcl_reg),
        .O(\rnk_config_strobe_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \rp_timer.rp_timer_r[0]_i_1__2 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .O(\rp_timer.rp_timer_r[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__2_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__2 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .O(\rtp_timer_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__2 
       (.I0(Q[1]),
        .I1(rtp_timer_r[0]),
        .I2(rtp_timer_r[1]),
        .I3(pass_open_bank_r),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1__2_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__2_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__2_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__2 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__2 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__1 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__2 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__1 
       (.I0(\starve_limit_cntr_r[3]_i_4__2_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q[1]),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__2 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__2 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4__2_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state__parameterized3
   (bm_end_r1_2,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r_reg_0,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    \grant_r_reg[4] ,
    rtc,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    \grant_r_reg[4]_0 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[2]_0 ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[4]_1 ,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    demand_priority_r_reg_1,
    granted_row_ns,
    bm_end,
    CLK,
    req_bank_rdy_r_reg_0,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    demanded_prior_r_reg_1,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[4]_3 ,
    granted_row_r_reg,
    granted_row_r_reg_0,
    granted_row_r_reg_1,
    \grant_r[5]_i_8__0 ,
    \grant_r[5]_i_8__0_0 ,
    \grant_r[5]_i_8__0_1 ,
    demand_priority_r_reg_2,
    demand_priority_r_reg_3,
    act_wait_r_lcl_reg_2,
    pass_open_bank_r,
    act_wait_r_lcl_reg_3,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    act_wait_r_lcl_reg_4,
    \rtp_timer_r_reg[1]_0 ,
    pass_open_bank_ns,
    pre_wait_r_reg_0,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    \rp_timer.rp_timer_r_reg[0]_1 ,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    E,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_4,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    \grant_r_reg[0] ,
    granted_row_r_reg_2,
    \grant_r[0]_i_2__1 ,
    \grant_r[0]_i_2__1_0 ,
    \grant_r[0]_i_2__1_1 ,
    D);
  output bm_end_r1_2;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r_reg_0;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output \grant_r_reg[4] ;
  output [0:0]rtc;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  output \grant_r_reg[4]_0 ;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[2]_0 ;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[4]_1 ;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output demand_priority_r_reg_1;
  output granted_row_ns;
  input [0:0]bm_end;
  input CLK;
  input req_bank_rdy_r_reg_0;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [0:0]Q;
  input demanded_prior_r_reg_1;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[4]_3 ;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input granted_row_r_reg_1;
  input \grant_r[5]_i_8__0 ;
  input \grant_r[5]_i_8__0_0 ;
  input \grant_r[5]_i_8__0_1 ;
  input demand_priority_r_reg_2;
  input demand_priority_r_reg_3;
  input act_wait_r_lcl_reg_2;
  input pass_open_bank_r;
  input act_wait_r_lcl_reg_3;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input act_wait_r_lcl_reg_4;
  input \rtp_timer_r_reg[1]_0 ;
  input pass_open_bank_ns;
  input pre_wait_r_reg_0;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input \rp_timer.rp_timer_r_reg[0]_1 ;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]E;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_4;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input \grant_r_reg[0] ;
  input granted_row_r_reg_2;
  input \grant_r[0]_i_2__1 ;
  input \grant_r[0]_i_2__1_0 ;
  input \grant_r[0]_i_2__1_1 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__3_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire act_wait_r_lcl_reg_4;
  wire [0:0]bm_end;
  wire bm_end_r1_2;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__2_n_0;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r_i_3__3_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demand_priority_r_reg_4;
  wire demanded_prior_ns;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire \grant_r[0]_i_2__1 ;
  wire \grant_r[0]_i_2__1_0 ;
  wire \grant_r[0]_i_2__1_1 ;
  wire \grant_r[5]_i_8__0 ;
  wire \grant_r[5]_i_8__0_0 ;
  wire \grant_r[5]_i_8__0_1 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[4] ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire granted_row_r_reg_1;
  wire granted_row_r_reg_2;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [3:0]p_0_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__2_n_0;
  wire pre_wait_r_reg_0;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire \rp_timer.rp_timer_r[0]_i_1__3_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_1 ;
  wire [0:0]rtc;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__3_n_0 ;
  wire \rtp_timer_r[1]_i_1__3_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__3_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    act_wait_r_lcl_i_1__3
       (.I0(act_wait_r_lcl_i_2__3_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_2),
        .I3(pass_open_bank_r),
        .I4(act_wait_r_lcl_reg_3),
        .I5(bm_end_r1_2),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    act_wait_r_lcl_i_2__3
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_4),
        .O(act_wait_r_lcl_i_2__3_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__3
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    col_wait_r_i_1__2
       (.I0(act_wait_r_lcl_i_2__3_n_0),
        .I1(Q),
        .I2(col_wait_r),
        .O(col_wait_r_i_1__2_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__2_n_0),
        .Q(col_wait_r),
        .R(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__3
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(E),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__3
       (.I0(col_wait_r_i_1__2_n_0),
        .I1(demand_priority_r_reg_2),
        .I2(demand_priority_r_reg_0),
        .I3(demand_priority_r_i_3__3_n_0),
        .I4(demand_priority_r_reg_3),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'hFFFFAEFFFFFFFFFF)) 
    demand_priority_r_i_3__3
       (.I0(\starve_limit_cntr_r[3]_i_4__3_n_0 ),
        .I1(demand_priority_r_reg_4),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_3__3_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__3
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    demanded_prior_r_i_3
       (.I0(\grant_r[5]_i_8__0 ),
        .I1(\grant_r[5]_i_8__0_0 ),
        .I2(\grant_r[5]_i_8__0_1 ),
        .I3(Q),
        .I4(demand_priority_r_reg_0),
        .I5(demanded_prior_r_reg_0),
        .O(\grant_r_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_3__3
       (.I0(Q),
        .I1(demand_priority_r_reg_0),
        .I2(demanded_prior_r_reg_0),
        .O(\grant_r_reg[4] ));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[3]_i_7 
       (.I0(demand_act_priority_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(demand_act_priority_r_reg_0));
  LUT5 #(
    .INIT(32'h000E0000)) 
    \grant_r[4]_i_5__0 
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(\grant_r_reg[4]_2 ),
        .I3(\grant_r_reg[4]_3 ),
        .I4(req_bank_rdy_r_reg_0),
        .O(rtc));
  LUT2 #(
    .INIT(4'hB)) 
    granted_row_r_i_1
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .I1(granted_row_r_reg_2),
        .O(granted_row_ns));
  LUT4 #(
    .INIT(16'hFFFD)) 
    granted_row_r_i_2
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I1(granted_row_r_reg),
        .I2(granted_row_r_reg_0),
        .I3(granted_row_r_reg_1),
        .O(\generate_maint_cmds.insert_maint_r_lcl_reg ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEFFF)) 
    granted_row_r_i_4
       (.I0(\grant_r[0]_i_2__1 ),
        .I1(\grant_r[0]_i_2__1_0 ),
        .I2(ras_timer_zero_r),
        .I3(pre_wait_r),
        .I4(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I5(\grant_r[0]_i_2__1_1 ),
        .O(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__3
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__3
       (.I0(pass_open_bank_ns),
        .I1(Q),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000101111)) 
    pre_wait_r_i_1__2
       (.I0(pass_open_bank_ns),
        .I1(pre_wait_r_reg_0),
        .I2(pre_wait_r),
        .I3(start_pre),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_i_3__2_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__3
       (.I0(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__2
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__2_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008A8A00008A00)) 
    \ras_timer_r[0]_i_2__3 
       (.I0(ras_timer_zero_r_reg_0),
        .I1(\rd_this_rank_r_reg[0]_0 ),
        .I2(Q),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAA08080808AA08)) 
    \ras_timer_r[1]_i_2__3 
       (.I0(ras_timer_zero_r_reg_0),
        .I1(Q),
        .I2(\rd_this_rank_r_reg[0]_0 ),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[1]),
        .O(\grant_r_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hA8A8A88AA8A8A888)) 
    \ras_timer_r[2]_i_2__3 
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_zero_r_reg_1),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(act_wait_r_lcl_reg_1),
        .O(\ras_timer_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_7__0__0 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1__3
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rd_wr_r_lcl_reg),
        .I2(\grant_r_reg[4]_1 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \rnk_config_strobe_r[0]_i_3 
       (.I0(rtc),
        .I1(\grant_r_reg[0] ),
        .O(demand_priority_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \rp_timer.rp_timer_r[0]_i_1__3 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .O(\rp_timer.rp_timer_r[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__3_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__3 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .O(\rtp_timer_r[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__3 
       (.I0(Q),
        .I1(rtp_timer_r[0]),
        .I2(rtp_timer_r[1]),
        .I3(pass_open_bank_r),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1__3_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__3_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__3_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__3 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__3 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__2 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__3 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    \starve_limit_cntr_r[3]_i_2__2 
       (.I0(\starve_limit_cntr_r[3]_i_4__3_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__3 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \starve_limit_cntr_r[3]_i_4__3 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[3]),
        .O(\starve_limit_cntr_r[3]_i_4__3_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state__parameterized4
   (bm_end_r1_3,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    act_wait_r_lcl_reg_1,
    demand_priority_r_reg_0,
    rtc,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    bm_end_r1_reg_0,
    \grant_r_reg[5] ,
    \ras_timer_r_reg[2]_0 ,
    act_wait_r_lcl_reg_2,
    demand_act_priority_r_reg_0,
    rb_hit_busy_r_reg,
    granted_col_r_reg,
    demand_priority_r_reg_3,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    bm_end,
    CLK,
    act_wait_ns,
    p_15_in,
    demand_priority_ns,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_0,
    demanded_prior_r_reg_0,
    override_demand_r,
    \grant_r_reg[6] ,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[6]_1 ,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    col_wait_r_reg_1,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    Q,
    pass_open_bank_r,
    \rtp_timer_r_reg[1]_0 ,
    pass_open_bank_ns,
    \rp_timer.rp_timer_r_reg[0]_1 ,
    demand_act_priority_r_reg_1,
    E,
    wait_for_maint_r,
    accept_req,
    rb_hit_busy_r,
    tail_r,
    \starve_limit_cntr_r_reg[0]_0 ,
    demand_priority_r_i_2__4,
    q_has_rd,
    ras_timer_zero_r_reg_0,
    \rtp_timer_r_reg[0]_0 ,
    \grant_r[7]_i_5 ,
    \grant_r_reg[0] ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[5]_1 ,
    \grant_r_reg[5]_2 ,
    D);
  output bm_end_r1_3;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output act_wait_r_lcl_reg_1;
  output demand_priority_r_reg_0;
  output [0:0]rtc;
  output demand_priority_r_reg_1;
  output demand_priority_r_reg_2;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output bm_end_r1_reg_0;
  output \grant_r_reg[5] ;
  output \ras_timer_r_reg[2]_0 ;
  output act_wait_r_lcl_reg_2;
  output demand_act_priority_r_reg_0;
  output rb_hit_busy_r_reg;
  output granted_col_r_reg;
  output demand_priority_r_reg_3;
  output auto_pre_r_lcl_reg;
  output auto_pre_r_lcl_reg_0;
  input [0:0]bm_end;
  input CLK;
  input act_wait_ns;
  input p_15_in;
  input demand_priority_ns;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input demanded_prior_r_reg_0;
  input override_demand_r;
  input \grant_r_reg[6] ;
  input \grant_r_reg[6]_0 ;
  input \grant_r_reg[6]_1 ;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input col_wait_r_reg_1;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input [0:0]Q;
  input pass_open_bank_r;
  input \rtp_timer_r_reg[1]_0 ;
  input pass_open_bank_ns;
  input \rp_timer.rp_timer_r_reg[0]_1 ;
  input demand_act_priority_r_reg_1;
  input [0:0]E;
  input wait_for_maint_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input tail_r;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input demand_priority_r_i_2__4;
  input q_has_rd;
  input ras_timer_zero_r_reg_0;
  input \rtp_timer_r_reg[0]_0 ;
  input [0:0]\grant_r[7]_i_5 ;
  input \grant_r_reg[0] ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[5]_1 ;
  input \grant_r_reg[5]_2 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [0:0]bm_end;
  wire bm_end_r1_3;
  wire bm_end_r1_reg_0;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_i_2__4;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire [0:0]\grant_r[7]_i_5 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[5] ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[5]_1 ;
  wire \grant_r_reg[5]_2 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire granted_col_r_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire override_demand_r;
  wire [3:0]p_0_in;
  wire p_15_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__3_n_0;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r[2]_i_6__4_n_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire \rp_timer.rp_timer_r[0]_i_1__4_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_1 ;
  wire [0:0]rtc;
  wire [1:0]rtp_timer_r;
  wire rtp_timer_r0;
  wire \rtp_timer_r[0]_i_1__4_n_0 ;
  wire \rtp_timer_r[1]_i_1__4_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__4_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__4
       (.I0(accept_req),
        .I1(rb_hit_busy_r),
        .I2(tail_r),
        .I3(col_wait_r),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(rb_hit_busy_r_reg));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    col_wait_r_i_1__3
       (.I0(col_wait_r_reg_1),
        .I1(act_wait_r_lcl_reg_0),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(Q),
        .I4(col_wait_r),
        .O(act_wait_r_lcl_reg_1));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_1),
        .Q(col_wait_r),
        .R(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__4
       (.I0(demand_act_priority_r),
        .I1(demand_act_priority_r_reg_1),
        .I2(E),
        .I3(act_wait_r_lcl_reg_0),
        .I4(ras_timer_zero_r),
        .I5(wait_for_maint_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800080000000800)) 
    demand_priority_r_i_4__0
       (.I0(\starve_limit_cntr_r[3]_i_4__4_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q),
        .I3(req_bank_rdy_r),
        .I4(demand_priority_r_i_2__4),
        .I5(q_has_rd),
        .O(granted_col_r_reg));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__4
       (.I0(demand_priority_r),
        .I1(demanded_prior_r),
        .I2(demanded_prior_r_reg_0),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    demanded_prior_r_i_2__1
       (.I0(demand_priority_r_reg_2),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_2),
        .I3(demanded_prior_r_reg_3),
        .I4(demanded_prior_r_reg_4),
        .I5(demanded_prior_r_reg_5),
        .O(demand_priority_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'h02)) 
    demanded_prior_r_i_6
       (.I0(demand_priority_r),
        .I1(demanded_prior_r),
        .I2(Q),
        .O(demand_priority_r_reg_2));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[3]_i_8 
       (.I0(demand_act_priority_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(demand_act_priority_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[4]_i_3__0 
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[0] ),
        .O(auto_pre_r_lcl_reg));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    \grant_r[5]_i_6__0 
       (.I0(\grant_r_reg[5]_0 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I2(ras_timer_zero_r),
        .I3(pre_wait_r),
        .I4(\grant_r_reg[5]_1 ),
        .I5(\grant_r_reg[5]_2 ),
        .O(auto_pre_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h000E000000000000)) 
    \grant_r[6]_i_7__1 
       (.I0(demand_priority_r),
        .I1(demanded_prior_r_reg_0),
        .I2(\grant_r_reg[6] ),
        .I3(\grant_r_reg[6]_0 ),
        .I4(col_wait_r),
        .I5(\grant_r_reg[6]_1 ),
        .O(rtc));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[7]_i_8__0 
       (.I0(rtc),
        .I1(\grant_r[7]_i_5 ),
        .O(demand_priority_r_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFE0000)) 
    pre_bm_end_r_i_1__4
       (.I0(Q),
        .I1(rtp_timer_r0),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .I4(pass_open_bank_ns),
        .I5(precharge_bm_end),
        .O(pre_bm_end_ns));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_2__0
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(rtp_timer_r0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA20)) 
    pre_passing_open_bank_r_i_1__4
       (.I0(pass_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(rtp_timer_r[0]),
        .I4(rtp_timer_r[1]),
        .I5(Q),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h000000000202020F)) 
    pre_wait_r_i_1__3
       (.I0(pre_wait_r),
        .I1(start_pre),
        .I2(pass_open_bank_ns),
        .I3(pre_wait_r_i_3__3_n_0),
        .I4(pass_open_bank_r),
        .I5(\rtp_timer_r_reg[1]_0 ),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__4
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I3(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__3
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__3_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000D0D0D000)) 
    \ras_timer_r[0]_i_4__3 
       (.I0(Q),
        .I1(\rd_this_rank_r_reg[0]_0 ),
        .I2(ras_timer_zero_r_reg_0),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_r[0]),
        .O(\grant_r_reg[5] ));
  LUT6 #(
    .INIT(64'hC2C2FFC200000000)) 
    \ras_timer_r[1]_i_2__4 
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[0]),
        .I2(ras_timer_r[1]),
        .I3(Q),
        .I4(\rd_this_rank_r_reg[0]_0 ),
        .I5(ras_timer_zero_r_reg_0),
        .O(\ras_timer_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h1110111011101010)) 
    \ras_timer_r[2]_i_2__4 
       (.I0(bm_end_r1_3),
        .I1(\rtp_timer_r_reg[1]_0 ),
        .I2(\ras_timer_r[2]_i_6__4_n_0 ),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[1]),
        .O(bm_end_r1_reg_0));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \ras_timer_r[2]_i_6__4 
       (.I0(ras_timer_r[0]),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[2]),
        .I3(act_wait_r_lcl_reg_2),
        .I4(\rd_this_rank_r_reg[0]_0 ),
        .I5(Q),
        .O(\ras_timer_r[2]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_8__3 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(act_wait_r_lcl_reg_2));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1__4
       (.I0(bm_end_r1_reg_0),
        .I1(\grant_r_reg[5] ),
        .I2(\ras_timer_r_reg[2]_0 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \rnk_config_strobe_r[0]_i_23 
       (.I0(demand_priority_r),
        .I1(demanded_prior_r_reg_0),
        .I2(override_demand_r),
        .O(demand_priority_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \rp_timer.rp_timer_r[0]_i_1__4 
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I2(ras_timer_zero_r),
        .I3(pre_wait_r),
        .O(\rp_timer.rp_timer_r[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__4_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__4 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .O(\rtp_timer_r[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__4 
       (.I0(Q),
        .I1(rtp_timer_r[0]),
        .I2(rtp_timer_r[1]),
        .I3(pass_open_bank_r),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1__4_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__4_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__4_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__4 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__4 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__3 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__4 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0400)) 
    \starve_limit_cntr_r[3]_i_2__3 
       (.I0(\starve_limit_cntr_r[3]_i_4__4_n_0 ),
        .I1(req_bank_rdy_r),
        .I2(Q),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__4 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \starve_limit_cntr_r[3]_i_4__4 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(\starve_limit_cntr_r[3]_i_4__4_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state__parameterized5
   (bm_end_r1_4,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    \grant_r_reg[6] ,
    \grant_r_reg[6]_0 ,
    \order_q_r_reg[0] ,
    demand_priority_r_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[2]_0 ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[6]_1 ,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    demanded_prior_r_reg_0,
    \order_q_r_reg[0]_0 ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    bm_end_r1_reg_0,
    CLK,
    req_bank_rdy_r_reg_0,
    SS,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    demanded_prior_r_reg_5,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[6]_3 ,
    adv_order_q,
    \grant_r_reg[6]_4 ,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    act_wait_r_lcl_reg_2,
    act_wait_r_lcl_reg_3,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    act_wait_r_lcl_reg_4,
    demanded_prior_r_reg_6,
    \rtp_timer_r_reg[1]_0 ,
    pass_open_bank_ns,
    ras_timer_zero_r_reg_2,
    ras_timer_zero_r_reg_3,
    \rp_timer.rp_timer_r_reg[0]_1 ,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    idle_r,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_3,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    demanded_prior_r,
    demand_priority_r,
    rtc,
    \grant_r[0]_i_2__1 ,
    \grant_r_reg[6]_5 ,
    \grant_r_reg[6]_6 ,
    \grant_r_reg[6]_7 ,
    D);
  output bm_end_r1_4;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output \grant_r_reg[6] ;
  output \grant_r_reg[6]_0 ;
  output [0:0]\order_q_r_reg[0] ;
  output demand_priority_r_reg_0;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[2]_0 ;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[6]_1 ;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output demanded_prior_r_reg_0;
  output \order_q_r_reg[0]_0 ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  input bm_end_r1_reg_0;
  input CLK;
  input req_bank_rdy_r_reg_0;
  input [0:0]SS;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [1:0]Q;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input demanded_prior_r_reg_5;
  input \grant_r_reg[6]_2 ;
  input [0:0]\grant_r_reg[6]_3 ;
  input adv_order_q;
  input \grant_r_reg[6]_4 ;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input act_wait_r_lcl_reg_2;
  input act_wait_r_lcl_reg_3;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input act_wait_r_lcl_reg_4;
  input demanded_prior_r_reg_6;
  input \rtp_timer_r_reg[1]_0 ;
  input pass_open_bank_ns;
  input ras_timer_zero_r_reg_2;
  input ras_timer_zero_r_reg_3;
  input \rp_timer.rp_timer_r_reg[0]_1 ;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]idle_r;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_3;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input demanded_prior_r;
  input demand_priority_r;
  input [0:0]rtc;
  input \grant_r[0]_i_2__1 ;
  input \grant_r_reg[6]_5 ;
  input \grant_r_reg[6]_6 ;
  input \grant_r_reg[6]_7 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__5_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire act_wait_r_lcl_reg_4;
  wire adv_order_q;
  wire bm_end_r1_4;
  wire bm_end_r1_reg_0;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__4_n_0;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_i_2__5_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire demanded_prior_r_reg_6;
  wire \grant_r[0]_i_2__1 ;
  wire \grant_r_reg[6] ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire [0:0]\grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire \grant_r_reg[6]_5 ;
  wire \grant_r_reg[6]_6 ;
  wire \grant_r_reg[6]_7 ;
  wire [0:0]idle_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [0:0]\order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire [3:0]p_0_in;
  wire pass_open_bank_ns;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__4_n_0;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire \rp_timer.rp_timer_r[0]_i_1__5_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_1 ;
  wire [0:0]rtc;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__5_n_0 ;
  wire \rtp_timer_r[1]_i_1__5_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__5_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    act_wait_r_lcl_i_1__5
       (.I0(act_wait_r_lcl_i_2__5_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_2),
        .I3(bm_end_r1_reg_0),
        .I4(act_wait_r_lcl_reg_3),
        .I5(bm_end_r1_4),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    act_wait_r_lcl_i_2__5
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_4),
        .O(act_wait_r_lcl_i_2__5_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__5
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end_r1_reg_0),
        .Q(bm_end_r1_4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    col_wait_r_i_1__4
       (.I0(act_wait_r_lcl_i_2__5_n_0),
        .I1(Q[1]),
        .I2(col_wait_r),
        .O(col_wait_r_i_1__4_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__4_n_0),
        .Q(col_wait_r),
        .R(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__5
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(idle_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__5
       (.I0(col_wait_r_i_1__4_n_0),
        .I1(demand_priority_r_i_2__5_n_0),
        .I2(demand_priority_r_0),
        .I3(demand_priority_r_reg_1),
        .I4(demand_priority_r_reg_2),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    demand_priority_r_i_2__5
       (.I0(\starve_limit_cntr_r[3]_i_4__5_n_0 ),
        .I1(demand_priority_r_reg_3),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q[1]),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_2__5_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__5
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_1),
        .I2(demanded_prior_r_reg_6),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    demanded_prior_r_i_2__2
       (.I0(\grant_r_reg[6] ),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_2),
        .I3(demanded_prior_r_reg_3),
        .I4(demanded_prior_r_reg_4),
        .I5(demanded_prior_r_reg_5),
        .O(\grant_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    demanded_prior_r_i_3__2
       (.I0(demanded_prior_r_1),
        .I1(demand_priority_r_0),
        .I2(Q[1]),
        .I3(demanded_prior_r),
        .I4(demand_priority_r),
        .I5(Q[0]),
        .O(demanded_prior_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_7
       (.I0(Q[1]),
        .I1(demand_priority_r_0),
        .I2(demanded_prior_r_1),
        .O(\grant_r_reg[6] ));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[2]_i_3 
       (.I0(\order_q_r_reg[0] ),
        .I1(rtc),
        .O(\order_q_r_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[5]_i_18 
       (.I0(demand_act_priority_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(demand_act_priority_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[6]_i_11__0 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_6),
        .O(demand_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[6]_i_3__1 
       (.I0(\grant_r_reg[6]_5 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I4(\grant_r_reg[6]_6 ),
        .I5(\grant_r_reg[6]_7 ),
        .O(ras_timer_zero_r_reg_1));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \grant_r[6]_i_4 
       (.I0(demand_priority_r_reg_0),
        .I1(\grant_r_reg[6]_2 ),
        .I2(\grant_r_reg[6]_3 ),
        .I3(adv_order_q),
        .I4(\grant_r_reg[6]_4 ),
        .I5(col_wait_r),
        .O(\order_q_r_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    granted_row_r_i_6
       (.I0(ras_timer_zero_r_reg_1),
        .I1(\grant_r[0]_i_2__1 ),
        .O(ras_timer_zero_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__5
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__5
       (.I0(pass_open_bank_ns),
        .I1(Q[1]),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000101111)) 
    pre_wait_r_i_1__4
       (.I0(pass_open_bank_ns),
        .I1(\rtp_timer_r_reg[1]_0 ),
        .I2(pre_wait_r),
        .I3(start_pre),
        .I4(act_wait_r_lcl_reg_2),
        .I5(pre_wait_r_i_3__4_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__5
       (.I0(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__4
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__4_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008A8A00008A00)) 
    \ras_timer_r[0]_i_3__5 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(\rd_this_rank_r_reg[0]_0 ),
        .I2(Q[1]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAA08080808AA08)) 
    \ras_timer_r[1]_i_4__4 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(Q[1]),
        .I2(\rd_this_rank_r_reg[0]_0 ),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[1]),
        .O(\grant_r_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_10__3 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(act_wait_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hA8A8A88AA8A8A888)) 
    \ras_timer_r[2]_i_5__5 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(ras_timer_zero_r_reg_3),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(act_wait_r_lcl_reg_1),
        .O(\ras_timer_r_reg[2]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1__5
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rd_wr_r_lcl_reg),
        .I2(\grant_r_reg[6]_1 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \rp_timer.rp_timer_r[0]_i_1__5 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .O(\rp_timer.rp_timer_r[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__5_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__5 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_2),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .O(\rtp_timer_r[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__5 
       (.I0(Q[1]),
        .I1(rtp_timer_r[0]),
        .I2(rtp_timer_r[1]),
        .I3(act_wait_r_lcl_reg_2),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1__5_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__5_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__5_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__5 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__5 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__4 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__5 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0400)) 
    \starve_limit_cntr_r[3]_i_2__4 
       (.I0(\starve_limit_cntr_r[3]_i_4__5_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q[1]),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__5 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \starve_limit_cntr_r[3]_i_4__5 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(\starve_limit_cntr_r[3]_i_4__5_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module DDR3LController_mig_7series_v4_2_bank_state__parameterized6
   (bm_end_r1_5,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    col_wait_r,
    override_demand_r_reg_0,
    \grant_r_reg[7] ,
    demand_priority_r_reg_0,
    \grant_r_reg[7]_0 ,
    override_demand_r_reg_1,
    ofs_rdy_r0,
    override_demand_r_reg_2,
    ofs_rdy_r0_0,
    override_demand_r_reg_3,
    ofs_rdy_r0_1,
    ofs_rdy_r0_2,
    ofs_rdy_r0_3,
    override_demand_r_reg_4,
    ofs_rdy_r0_4,
    rtc,
    override_demand_r_reg_5,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[2]_0 ,
    rd_wr_r_lcl_reg,
    \grant_r_reg[7]_1 ,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    inhbt_act_rrd,
    ofs_rdy_r0_5,
    \order_q_r_reg[0] ,
    \grant_r_reg[2] ,
    ras_timer_zero_r_reg_0,
    bm_end_r1_reg_0,
    CLK,
    req_bank_rdy_r_reg_0,
    SS,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    col_wait_r_reg_0,
    phy_mc_ctl_full,
    SR,
    of_ctl_full_v,
    override_demand_r_reg_6,
    rnk_config_strobe,
    Q,
    demand_priority_r,
    \rnk_config_strobe_r[0]_i_9 ,
    demand_priority_r_6,
    phy_mc_data_full,
    ofs_rdy_r_reg_0,
    \grant_r[2]_i_2__0 ,
    \grant_r[7]_i_12__1 ,
    rd_wr_r,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    demanded_prior_r_reg_2,
    demanded_prior_r_reg_3,
    demanded_prior_r_reg_4,
    \grant_r[6]_i_4__0 ,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[7]_3 ,
    adv_order_q,
    \grant_r_reg[7]_4 ,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    col_wait_r_reg_1,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    act_wait_r_lcl_reg_2,
    act_wait_r_lcl_reg_3,
    demanded_prior_r_reg_5,
    \rtp_timer_r_reg[1]_0 ,
    pass_open_bank_ns,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \rp_timer.rp_timer_r_reg[0]_1 ,
    wait_for_maint_r,
    demand_act_priority_r_reg_1,
    E,
    tail_r,
    accept_req,
    rb_hit_busy_r,
    demand_priority_r_reg_3,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    \grant_r[1]_i_4 ,
    \grant_r[1]_i_4_0 ,
    \grant_r[1]_i_4_1 ,
    \grant_r[1]_i_4_2 ,
    \grant_r[1]_i_4_3 ,
    \grant_r[1]_i_2__1 ,
    \grant_r_reg[1] ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[7]_5 ,
    \grant_r_reg[7]_6 ,
    \grant_r_reg[7]_7 ,
    D);
  output bm_end_r1_5;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output col_wait_r;
  output override_demand_r_reg_0;
  output \grant_r_reg[7] ;
  output demand_priority_r_reg_0;
  output \grant_r_reg[7]_0 ;
  output override_demand_r_reg_1;
  output ofs_rdy_r0;
  output override_demand_r_reg_2;
  output ofs_rdy_r0_0;
  output override_demand_r_reg_3;
  output ofs_rdy_r0_1;
  output ofs_rdy_r0_2;
  output ofs_rdy_r0_3;
  output override_demand_r_reg_4;
  output ofs_rdy_r0_4;
  output [0:0]rtc;
  output override_demand_r_reg_5;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[2]_0 ;
  output rd_wr_r_lcl_reg;
  output \grant_r_reg[7]_1 ;
  output act_wait_r_lcl_reg_1;
  output demand_act_priority_r_reg_0;
  output \compute_tail.tail_r_lcl_reg ;
  output inhbt_act_rrd;
  output ofs_rdy_r0_5;
  output \order_q_r_reg[0] ;
  output \grant_r_reg[2] ;
  output ras_timer_zero_r_reg_0;
  input [0:0]bm_end_r1_reg_0;
  input CLK;
  input req_bank_rdy_r_reg_0;
  input [0:0]SS;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input phy_mc_ctl_full;
  input [0:0]SR;
  input [0:0]of_ctl_full_v;
  input override_demand_r_reg_6;
  input rnk_config_strobe;
  input [0:0]Q;
  input demand_priority_r;
  input \rnk_config_strobe_r[0]_i_9 ;
  input demand_priority_r_6;
  input phy_mc_data_full;
  input [4:0]ofs_rdy_r_reg_0;
  input \grant_r[2]_i_2__0 ;
  input \grant_r[7]_i_12__1 ;
  input [1:0]rd_wr_r;
  input demanded_prior_r_reg_0;
  input demanded_prior_r_reg_1;
  input demanded_prior_r_reg_2;
  input demanded_prior_r_reg_3;
  input demanded_prior_r_reg_4;
  input \grant_r[6]_i_4__0 ;
  input \grant_r_reg[7]_2 ;
  input [0:0]\grant_r_reg[7]_3 ;
  input adv_order_q;
  input \grant_r_reg[7]_4 ;
  input demand_priority_r_reg_1;
  input demand_priority_r_reg_2;
  input col_wait_r_reg_1;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input act_wait_r_lcl_reg_2;
  input act_wait_r_lcl_reg_3;
  input demanded_prior_r_reg_5;
  input \rtp_timer_r_reg[1]_0 ;
  input pass_open_bank_ns;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input \rp_timer.rp_timer_r_reg[0]_1 ;
  input wait_for_maint_r;
  input demand_act_priority_r_reg_1;
  input [0:0]E;
  input tail_r;
  input accept_req;
  input [0:0]rb_hit_busy_r;
  input demand_priority_r_reg_3;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input \grant_r[1]_i_4 ;
  input \grant_r[1]_i_4_0 ;
  input \grant_r[1]_i_4_1 ;
  input \grant_r[1]_i_4_2 ;
  input \grant_r[1]_i_4_3 ;
  input [1:0]\grant_r[1]_i_2__1 ;
  input \grant_r_reg[1] ;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[7]_5 ;
  input \grant_r_reg[7]_6 ;
  input \grant_r_reg[7]_7 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_req;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__6_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire adv_order_q;
  wire bm_end_r1_5;
  wire [0:0]bm_end_r1_reg_0;
  wire clear;
  wire col_wait_r;
  wire col_wait_r_i_1__5_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_act_priority_r_reg_1;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_6;
  wire demand_priority_r_i_2__6_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire demanded_prior_r_reg_4;
  wire demanded_prior_r_reg_5;
  wire [1:0]\grant_r[1]_i_2__1 ;
  wire \grant_r[1]_i_4 ;
  wire \grant_r[1]_i_4_0 ;
  wire \grant_r[1]_i_4_1 ;
  wire \grant_r[1]_i_4_2 ;
  wire \grant_r[1]_i_4_3 ;
  wire \grant_r[2]_i_2__0 ;
  wire \grant_r[6]_i_4__0 ;
  wire \grant_r[7]_i_10_n_0 ;
  wire \grant_r[7]_i_12__1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[7] ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire [0:0]\grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire \grant_r_reg[7]_5 ;
  wire \grant_r_reg[7]_6 ;
  wire \grant_r_reg[7]_7 ;
  wire inhbt_act_rrd;
  wire [0:0]of_ctl_full_v;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire ofs_rdy_r0_3;
  wire ofs_rdy_r0_4;
  wire ofs_rdy_r0_5;
  wire ofs_rdy_r0_6;
  wire [4:0]ofs_rdy_r_reg_0;
  wire \order_q_r_reg[0] ;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire override_demand_r_reg_2;
  wire override_demand_r_reg_3;
  wire override_demand_r_reg_4;
  wire override_demand_r_reg_5;
  wire override_demand_r_reg_6;
  wire [3:0]p_0_in;
  wire pass_open_bank_ns;
  wire phy_mc_cmd_full_r;
  wire phy_mc_ctl_full;
  wire phy_mc_ctl_full_r;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__5_n_0;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire [1:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_reg_0;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r[0]_i_9 ;
  wire \rp_timer.rp_timer_r[0]_i_1__6_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_1 ;
  wire [0:0]rtc;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__6_n_0 ;
  wire \rtp_timer_r[1]_i_1__6_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[3]_i_4__6_n_0 ;
  wire [3:0]starve_limit_cntr_r_reg;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    act_wait_r_lcl_i_1__6
       (.I0(act_wait_r_lcl_i_2__6_n_0),
        .I1(act_wait_r_lcl_reg_0),
        .I2(act_wait_r_lcl_reg_2),
        .I3(bm_end_r1_reg_0),
        .I4(act_wait_r_lcl_reg_3),
        .I5(bm_end_r1_5),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    act_wait_r_lcl_i_2__6
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_0),
        .I2(col_wait_r_reg_1),
        .O(act_wait_r_lcl_i_2__6_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__6
       (.I0(tail_r),
        .I1(accept_req),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end_r1_reg_0),
        .Q(bm_end_r1_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    col_wait_r_i_1__5
       (.I0(col_wait_r_reg_1),
        .I1(act_wait_r_lcl_reg_0),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(Q),
        .I4(col_wait_r),
        .O(col_wait_r_i_1__5_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__5_n_0),
        .Q(col_wait_r),
        .R(col_wait_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    demand_act_priority_r_i_1__6
       (.I0(demand_act_priority_r),
        .I1(ras_timer_zero_r),
        .I2(wait_for_maint_r),
        .I3(demand_act_priority_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(E),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    demand_priority_r_i_1__6
       (.I0(col_wait_r_i_1__5_n_0),
        .I1(demand_priority_r_i_2__6_n_0),
        .I2(demand_priority_r_0),
        .I3(demand_priority_r_reg_1),
        .I4(demand_priority_r_reg_2),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    demand_priority_r_i_2__6
       (.I0(\starve_limit_cntr_r[3]_i_4__6_n_0 ),
        .I1(demand_priority_r_reg_3),
        .I2(q_has_rd),
        .I3(req_bank_rdy_r),
        .I4(Q),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_i_2__6_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    demanded_prior_r_i_1__6
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r),
        .I2(demanded_prior_r_reg_5),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    demanded_prior_r_i_2__3
       (.I0(\grant_r_reg[7] ),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .I3(demanded_prior_r_reg_2),
        .I4(demanded_prior_r_reg_3),
        .I5(demanded_prior_r_reg_4),
        .O(\grant_r_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h04)) 
    demanded_prior_r_i_4__2
       (.I0(Q),
        .I1(demand_priority_r_0),
        .I2(demanded_prior_r),
        .O(\grant_r_reg[7] ));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \grant_r[1]_i_6 
       (.I0(act_wait_r_lcl_reg_1),
        .I1(\grant_r[1]_i_4 ),
        .I2(\grant_r[1]_i_4_0 ),
        .I3(\grant_r[1]_i_4_1 ),
        .I4(\grant_r[1]_i_4_2 ),
        .I5(\grant_r[1]_i_4_3 ),
        .O(inhbt_act_rrd));
  LUT6 #(
    .INIT(64'hFFFFFFFF000044F4)) 
    \grant_r[5]_i_4__0 
       (.I0(\grant_r_reg[1] ),
        .I1(override_demand_r_reg_2),
        .I2(override_demand_r_reg_3),
        .I3(\grant_r_reg[1]_0 ),
        .I4(override_demand_r_reg_6),
        .I5(\grant_r_reg[1]_1 ),
        .O(\grant_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[5]_i_8__1 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[2]_i_2__0 ),
        .O(override_demand_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[6]_i_11 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[6]_i_4__0 ),
        .O(override_demand_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[6]_i_11__1 
       (.I0(demand_act_priority_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(demand_act_priority_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[6]_i_13 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[7]_i_12__1 ),
        .O(override_demand_r_reg_3));
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[7]_i_10 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_5),
        .O(\grant_r[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grant_r[7]_i_11__0__0 
       (.I0(override_demand_r_reg_0),
        .I1(\grant_r[7]_i_10_n_0 ),
        .O(override_demand_r_reg_5));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \grant_r[7]_i_6 
       (.I0(\grant_r[7]_i_10_n_0 ),
        .I1(\grant_r_reg[7]_2 ),
        .I2(\grant_r_reg[7]_3 ),
        .I3(adv_order_q),
        .I4(\grant_r_reg[7]_4 ),
        .I5(col_wait_r),
        .O(rtc));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    \grant_r[7]_i_6__1 
       (.I0(\grant_r_reg[7]_5 ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I4(\grant_r_reg[7]_6 ),
        .I5(\grant_r_reg[7]_7 ),
        .O(ras_timer_zero_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT4 #(
    .INIT(16'h1101)) 
    ofs_rdy_r_i_1
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(phy_mc_data_full),
        .I3(ofs_rdy_r_reg_0[0]),
        .O(ofs_rdy_r0));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    ofs_rdy_r_i_1__0
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_data_full),
        .I2(ofs_rdy_r_reg_0[1]),
        .I3(phy_mc_cmd_full_r),
        .O(ofs_rdy_r0_5));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__1
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_0[2]),
        .I2(phy_mc_cmd_full_r),
        .I3(phy_mc_ctl_full_r),
        .O(ofs_rdy_r0_0));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__2
       (.I0(phy_mc_data_full),
        .I1(rd_wr_r[0]),
        .I2(phy_mc_cmd_full_r),
        .I3(phy_mc_ctl_full_r),
        .O(ofs_rdy_r0_1));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__3
       (.I0(phy_mc_data_full),
        .I1(rd_wr_r[1]),
        .I2(phy_mc_cmd_full_r),
        .I3(phy_mc_ctl_full_r),
        .O(ofs_rdy_r0_2));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT4 #(
    .INIT(16'h1101)) 
    ofs_rdy_r_i_1__4
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(phy_mc_data_full),
        .I3(ofs_rdy_r_reg_0[3]),
        .O(ofs_rdy_r0_3));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__5
       (.I0(phy_mc_data_full),
        .I1(ofs_rdy_r_reg_0[4]),
        .I2(phy_mc_cmd_full_r),
        .I3(phy_mc_ctl_full_r),
        .O(ofs_rdy_r0_4));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    ofs_rdy_r_i_1__6
       (.I0(phy_mc_data_full),
        .I1(\rd_this_rank_r_reg[0]_0 ),
        .I2(phy_mc_cmd_full_r),
        .I3(phy_mc_ctl_full_r),
        .O(ofs_rdy_r0_6));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0_6),
        .Q(ofs_rdy_r),
        .R(SS));
  FDSE override_demand_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe),
        .Q(override_demand_r_reg_0),
        .S(override_demand_r_reg_6));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_cmd_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(of_ctl_full_v),
        .Q(phy_mc_cmd_full_r),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_ctl_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_ctl_full),
        .Q(phy_mc_ctl_full_r),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__6
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__6
       (.I0(pass_open_bank_ns),
        .I1(Q),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000101111)) 
    pre_wait_r_i_1__5
       (.I0(pass_open_bank_ns),
        .I1(\rtp_timer_r_reg[1]_0 ),
        .I2(pre_wait_r),
        .I3(start_pre),
        .I4(act_wait_r_lcl_reg_2),
        .I5(pre_wait_r_i_3__5_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__6
       (.I0(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__5
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__5_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008A8A00008A00)) 
    \ras_timer_r[0]_i_4__6 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(\rd_this_rank_r_reg[0]_0 ),
        .I2(Q),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAA08080808AA08)) 
    \ras_timer_r[1]_i_4__6 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(Q),
        .I2(\rd_this_rank_r_reg[0]_0 ),
        .I3(ras_timer_r[2]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[1]),
        .O(\grant_r_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hA8A8A88AA8A8A888)) 
    \ras_timer_r[2]_i_4__6 
       (.I0(ras_timer_zero_r_reg_1),
        .I1(ras_timer_zero_r_reg_2),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(act_wait_r_lcl_reg_1),
        .O(\ras_timer_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ras_timer_r[2]_i_9__4 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(act_wait_r_lcl_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    ras_timer_zero_r_i_1__6
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rd_wr_r_lcl_reg),
        .I2(\grant_r_reg[7]_1 ),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_r_reg_0),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rnk_config_strobe_r[0]_i_19 
       (.I0(override_demand_r_reg_0),
        .I1(\rnk_config_strobe_r[0]_i_9 ),
        .I2(demand_priority_r_6),
        .O(override_demand_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rnk_config_strobe_r[0]_i_29 
       (.I0(demand_priority_r),
        .I1(\grant_r_reg[7]_0 ),
        .I2(override_demand_r_reg_0),
        .O(demand_priority_r_reg_0));
  LUT3 #(
    .INIT(8'hFE)) 
    \rnk_config_strobe_r[0]_i_7 
       (.I0(rtc),
        .I1(\grant_r[1]_i_2__1 [1]),
        .I2(\grant_r[1]_i_2__1 [0]),
        .O(\order_q_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \rp_timer.rp_timer_r[0]_i_1__6 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(\rp_timer.rp_timer_r_reg[0]_1 ),
        .O(\rp_timer.rp_timer_r[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__6_n_0 ),
        .Q(precharge_bm_end),
        .R(SS));
  LUT4 #(
    .INIT(16'h0010)) 
    \rtp_timer_r[0]_i_1__6 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_reg_2),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .O(\rtp_timer_r[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__6 
       (.I0(Q),
        .I1(rtp_timer_r[0]),
        .I2(rtp_timer_r[1]),
        .I3(act_wait_r_lcl_reg_2),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1__6_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__6_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__6_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[0]_i_1__6 
       (.I0(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \starve_limit_cntr_r[1]_i_1__6 
       (.I0(starve_limit_cntr_r_reg[0]),
        .I1(starve_limit_cntr_r_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \starve_limit_cntr_r[2]_i_1__5 
       (.I0(starve_limit_cntr_r_reg[2]),
        .I1(starve_limit_cntr_r_reg[1]),
        .I2(starve_limit_cntr_r_reg[0]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \starve_limit_cntr_r[3]_i_1__6 
       (.I0(col_wait_r),
        .O(clear));
  LUT4 #(
    .INIT(16'h0400)) 
    \starve_limit_cntr_r[3]_i_2__5 
       (.I0(\starve_limit_cntr_r[3]_i_4__6_n_0 ),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(Q),
        .I3(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \starve_limit_cntr_r[3]_i_3__6 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \starve_limit_cntr_r[3]_i_4__6 
       (.I0(starve_limit_cntr_r_reg[3]),
        .I1(starve_limit_cntr_r_reg[0]),
        .I2(starve_limit_cntr_r_reg[1]),
        .I3(starve_limit_cntr_r_reg[2]),
        .O(\starve_limit_cntr_r[3]_i_4__6_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[0]),
        .Q(starve_limit_cntr_r_reg[0]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[1]),
        .Q(starve_limit_cntr_r_reg[1]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[2]),
        .Q(starve_limit_cntr_r_reg[2]),
        .R(clear));
  FDRE \starve_limit_cntr_r_reg[3] 
       (.C(CLK),
        .CE(starve_limit_cntr_r0),
        .D(p_0_in[3]),
        .Q(starve_limit_cntr_r_reg[3]),
        .R(clear));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_clk_ibuf" *) 
module DDR3LController_mig_7series_v4_2_clk_ibuf
   (mmcm_clk,
    sys_clk_i);
  output mmcm_clk;
  input sys_clk_i;

  wire sys_clk_i;
  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire sys_clk_ibufg;

  assign mmcm_clk = sys_clk_ibufg;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \se_input_clk.u_ibufg_sys_clk 
       (.I(sys_clk_i),
        .O(sys_clk_ibufg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_col_mach" *) 
module DDR3LController_mig_7series_v4_2_col_mach
   (offset_r,
    mc_wrdata_en_ns,
    wr_data_en_ns,
    wr_data_offset_ns,
    mc_ref_zq_wip_ns,
    Q,
    mc_read_idle_ns,
    \read_fifo.fifo_out_data_r_reg[6]_0 ,
    CLK,
    DIA,
    col_data_buf_addr,
    DIC,
    mc_cmd,
    offset_ns0,
    col_rd_wr,
    \read_fifo.head_r_reg[4]_0 ,
    sent_col,
    \read_fifo.head_r_reg[1]_0 ,
    maint_ref_zq_wip,
    mc_read_idle_r_reg,
    \read_fifo.tail_r_reg[0]_0 ,
    \read_fifo.tail_r_reg[1]_0 ,
    \read_fifo.tail_r_reg[4]_0 );
  output [0:0]offset_r;
  output mc_wrdata_en_ns;
  output wr_data_en_ns;
  output wr_data_offset_ns;
  output mc_ref_zq_wip_ns;
  output [0:0]Q;
  output mc_read_idle_ns;
  output [1:0]\read_fifo.fifo_out_data_r_reg[6]_0 ;
  input CLK;
  input [1:0]DIA;
  input [2:0]col_data_buf_addr;
  input [0:0]DIC;
  input [0:0]mc_cmd;
  input offset_ns0;
  input col_rd_wr;
  input \read_fifo.head_r_reg[4]_0 ;
  input sent_col;
  input \read_fifo.head_r_reg[1]_0 ;
  input maint_ref_zq_wip;
  input mc_read_idle_r_reg;
  input \read_fifo.tail_r_reg[0]_0 ;
  input \read_fifo.tail_r_reg[1]_0 ;
  input \read_fifo.tail_r_reg[4]_0 ;

  wire CLK;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]Q;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr;
  wire col_rd_wr_r1;
  wire col_rd_wr_r2;
  wire maint_ref_zq_wip;
  wire [0:0]mc_cmd;
  wire mc_read_idle_ns;
  wire mc_read_idle_r_i_2_n_0;
  wire mc_read_idle_r_reg;
  wire mc_ref_zq_wip_ns;
  wire mc_wrdata_en_ns;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire offset_r2;
  wire [6:0]\read_fifo.fifo_out_data_ns ;
  wire [1:0]\read_fifo.fifo_out_data_r_reg[6]_0 ;
  wire \read_fifo.head_r[0]_i_1_n_0 ;
  wire \read_fifo.head_r[1]_i_1_n_0 ;
  wire \read_fifo.head_r[2]_i_1_n_0 ;
  wire \read_fifo.head_r[3]_i_1_n_0 ;
  wire \read_fifo.head_r[4]_i_1_n_0 ;
  wire \read_fifo.head_r[4]_i_2_n_0 ;
  wire [4:0]\read_fifo.head_r_reg ;
  wire \read_fifo.head_r_reg[1]_0 ;
  wire \read_fifo.head_r_reg[4]_0 ;
  wire [4:0]\read_fifo.tail_ns ;
  wire [4:1]\read_fifo.tail_r_reg ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire \read_fifo.tail_r_reg[1]_0 ;
  wire \read_fifo.tail_r_reg[4]_0 ;
  wire sent_col;
  wire sent_col_r2;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire [1:0]\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED ;
  wire [1:1]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \data_valid_2_1.offset_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(offset_ns0),
        .Q(offset_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    mc_read_idle_r_i_1
       (.I0(mc_read_idle_r_i_2_n_0),
        .I1(\read_fifo.head_r_reg [0]),
        .I2(Q),
        .I3(\read_fifo.head_r_reg [4]),
        .I4(\read_fifo.tail_r_reg [4]),
        .I5(mc_read_idle_r_reg),
        .O(mc_read_idle_ns));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    mc_read_idle_r_i_2
       (.I0(\read_fifo.tail_r_reg [1]),
        .I1(\read_fifo.head_r_reg [1]),
        .I2(\read_fifo.tail_r_reg [3]),
        .I3(\read_fifo.head_r_reg [3]),
        .I4(\read_fifo.tail_r_reg [2]),
        .I5(\read_fifo.head_r_reg [2]),
        .O(mc_read_idle_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    mc_ref_zq_wip_r_i_1
       (.I0(maint_ref_zq_wip),
        .I1(mc_read_idle_r_i_2_n_0),
        .I2(\read_fifo.head_r_reg [0]),
        .I3(Q),
        .I4(\read_fifo.head_r_reg [4]),
        .I5(\read_fifo.tail_r_reg [4]),
        .O(mc_ref_zq_wip_ns));
  FDRE \offset_pipe_0.col_rd_wr_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_0.offset_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(offset_r),
        .Q(wr_data_offset_ns),
        .R(1'b0));
  FDRE \offset_pipe_1.col_rd_wr_r2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr_r1),
        .Q(col_rd_wr_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_1.offset_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(offset_r2),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [5]),
        .Q(\read_fifo.fifo_out_data_r_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [6]),
        .Q(\read_fifo.fifo_out_data_r_reg[6]_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \read_fifo.fifo_ram[0].RAM32M0 
       (.ADDRA(\read_fifo.tail_ns ),
        .ADDRB(\read_fifo.tail_ns ),
        .ADDRC(\read_fifo.tail_ns ),
        .ADDRD(\read_fifo.head_r_reg ),
        .DIA(DIA),
        .DIB(col_data_buf_addr[2:1]),
        .DIC({col_data_buf_addr[0],offset_r}),
        .DID({1'b0,1'b0}),
        .DOA(\read_fifo.fifo_out_data_ns [5:4]),
        .DOB(\read_fifo.fifo_out_data_ns [3:2]),
        .DOC(\read_fifo.fifo_out_data_ns [1:0]),
        .DOD(\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_5 
       (.I0(\read_fifo.tail_r_reg [2]),
        .I1(\read_fifo.tail_r_reg [1]),
        .I2(\read_fifo.tail_r_reg[4]_0 ),
        .I3(\read_fifo.tail_r_reg [3]),
        .I4(\read_fifo.tail_r_reg [4]),
        .I5(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_ns [4]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_6 
       (.I0(Q),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg [1]),
        .I3(\read_fifo.tail_r_reg [2]),
        .I4(\read_fifo.tail_r_reg [3]),
        .I5(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_ns [3]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_7 
       (.I0(\read_fifo.tail_r_reg [1]),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(Q),
        .I3(\read_fifo.tail_r_reg [2]),
        .I4(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_ns [2]));
  LUT4 #(
    .INIT(16'h0078)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_8 
       (.I0(Q),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg [1]),
        .I3(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_ns [1]));
  LUT3 #(
    .INIT(8'h06)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_9 
       (.I0(Q),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_ns [0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \read_fifo.fifo_ram[1].RAM32M0 
       (.ADDRA(\read_fifo.tail_ns ),
        .ADDRB(\read_fifo.tail_ns ),
        .ADDRC(\read_fifo.tail_ns ),
        .ADDRD(\read_fifo.head_r_reg ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,DIC}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC({\NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED [1],\read_fifo.fifo_out_data_ns [6]}),
        .DOD(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT5 #(
    .INIT(32'h00001FE0)) 
    \read_fifo.head_r[0]_i_1 
       (.I0(offset_r),
        .I1(sent_col),
        .I2(col_rd_wr),
        .I3(\read_fifo.head_r_reg [0]),
        .I4(\read_fifo.head_r_reg[4]_0 ),
        .O(\read_fifo.head_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \read_fifo.head_r[1]_i_1 
       (.I0(\read_fifo.head_r[4]_i_2_n_0 ),
        .I1(\read_fifo.head_r_reg [1]),
        .I2(\read_fifo.head_r_reg[1]_0 ),
        .O(\read_fifo.head_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \read_fifo.head_r[2]_i_1 
       (.I0(\read_fifo.head_r[4]_i_2_n_0 ),
        .I1(\read_fifo.head_r_reg [1]),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(\read_fifo.head_r_reg[4]_0 ),
        .O(\read_fifo.head_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT5 #(
    .INIT(32'h0000BF40)) 
    \read_fifo.head_r[3]_i_1 
       (.I0(\read_fifo.head_r[4]_i_2_n_0 ),
        .I1(\read_fifo.head_r_reg [1]),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(\read_fifo.head_r_reg [3]),
        .I4(\read_fifo.head_r_reg[4]_0 ),
        .O(\read_fifo.head_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    \read_fifo.head_r[4]_i_1 
       (.I0(\read_fifo.head_r[4]_i_2_n_0 ),
        .I1(\read_fifo.head_r_reg [1]),
        .I2(\read_fifo.head_r_reg [2]),
        .I3(\read_fifo.head_r_reg [3]),
        .I4(\read_fifo.head_r_reg [4]),
        .I5(\read_fifo.head_r_reg[4]_0 ),
        .O(\read_fifo.head_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \read_fifo.head_r[4]_i_2 
       (.I0(offset_r),
        .I1(sent_col),
        .I2(col_rd_wr),
        .I3(\read_fifo.head_r_reg [0]),
        .O(\read_fifo.head_r[4]_i_2_n_0 ));
  FDRE \read_fifo.head_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.head_r[0]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [0]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.head_r[1]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [1]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.head_r[2]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [2]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.head_r[3]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [3]),
        .R(1'b0));
  FDRE \read_fifo.head_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.head_r[4]_i_1_n_0 ),
        .Q(\read_fifo.head_r_reg [4]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [0]),
        .Q(Q),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [1]),
        .Q(\read_fifo.tail_r_reg [1]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [2]),
        .Q(\read_fifo.tail_r_reg [2]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [3]),
        .Q(\read_fifo.tail_r_reg [3]),
        .R(1'b0));
  FDRE \read_fifo.tail_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_ns [4]),
        .Q(\read_fifo.tail_r_reg [4]),
        .R(1'b0));
  FDRE sent_col_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cmd),
        .Q(sent_col_r2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    wr_data_en
       (.I0(wr_data_offset_ns),
        .I1(mc_cmd),
        .I2(col_rd_wr_r1),
        .O(wr_data_en_ns));
  LUT3 #(
    .INIT(8'h0E)) 
    wrdata_en
       (.I0(offset_r2),
        .I1(sent_col_r2),
        .I2(col_rd_wr_r2),
        .O(mc_wrdata_en_ns));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_group_io
   (D0,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    out_dq_7,
    mem_dq_ts,
    out_dq_6,
    out_dq_4,
    out_dq_5,
    out_dq_3,
    out_dq_0,
    out_dq_2,
    out_dq_1,
    out_dm_0,
    mem_dqs_out,
    mem_dqs_ts,
    idelay_ld_rst,
    CLK,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    \input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ,
    \input_[8].iserdes_dq_.iserdesdq_0 ,
    CLKB0,
    iserdes_clkdiv,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    of_dqbus,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS);
  output [3:0]D0;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output out_dq_7;
  output [8:0]mem_dq_ts;
  output out_dq_6;
  output out_dq_4;
  output out_dq_5;
  output out_dq_3;
  output out_dq_0;
  output out_dq_2;
  output out_dq_1;
  output out_dm_0;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output idelay_ld_rst;
  input CLK;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input \input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input \input_[8].iserdes_dq_.iserdesdq_0 ;
  input CLKB0;
  input iserdes_clkdiv;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input [35:0]of_dqbus;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;

  wire CLK;
  wire CLKB0;
  wire [0:0]CTSBUS;
  wire [3:0]D0;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0;
  wire data_in_dly_0;
  wire data_in_dly_2;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_i_1_n_0;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[8].iserdes_dq_.iserdesdq_0 ;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire po_oserdes_rst;
  wire rst_r3_reg_srl3_n_0;
  wire rst_r4;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    idelay_ld_rst_i_1
       (.I0(rst_r4),
        .I1(idelay_ld_rst),
        .I2(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .O(idelay_ld_rst_i_1_n_0));
  FDRE idelay_ld_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_rst_i_1_n_0),
        .Q(idelay_ld_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_0),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[0].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D0[3]),
        .Q2(D0[2]),
        .Q3(D0[1]),
        .Q4(D0[0]),
        .Q5(\NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[3].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[8].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_7),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_6),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_4),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_5),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_3),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_2),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg_srl3 " *) 
  SRL16E rst_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .Q(rst_r3_reg_srl3_n_0));
  FDRE rst_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_r3_reg_srl3_n_0),
        .Q(rst_r4),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized0
   (D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    out_dm_1,
    mem_dq_ts,
    out_dq_11,
    out_dq_13,
    out_dq_14,
    out_dq_12,
    out_dq_8,
    out_dq_10,
    out_dq_15,
    out_dq_9,
    mem_dqs_out,
    mem_dqs_ts,
    CLK,
    \input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ,
    mem_dq_in,
    idelay_inc,
    LD0_1,
    \input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ,
    \input_[9].iserdes_dq_.iserdesdq_0 ,
    CLKB0_10,
    iserdes_clkdiv,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    of_dqbus,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS);
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output out_dm_1;
  output [8:0]mem_dq_ts;
  output out_dq_11;
  output out_dq_13;
  output out_dq_14;
  output out_dq_12;
  output out_dq_8;
  output out_dq_10;
  output out_dq_15;
  output out_dq_9;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  input CLK;
  input \input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_1;
  input \input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input \input_[9].iserdes_dq_.iserdesdq_0 ;
  input CLKB0_10;
  input iserdes_clkdiv;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input [35:0]of_dqbus;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;

  wire CLK;
  wire CLKB0_10;
  wire [0:0]CTSBUS;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0_1;
  wire data_in_dly_2;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire data_in_dly_9;
  wire idelay_inc;
  wire \input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[9].iserdes_dq_.iserdesdq_0 ;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire po_oserdes_rst;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[3].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[9].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_9),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0_1),
        .LDPIPEEN(1'b0),
        .REGRST(\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[9].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\input_[9].iserdes_dq_.iserdesdq_0 ),
        .CLKB(CLKB0_10),
        .CLKDIV(\NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_9),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D9[3]),
        .Q2(D9[2]),
        .Q3(D9[1]),
        .Q4(D9[0]),
        .Q5(\NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_11),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_13),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_14),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_12),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_8),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_10),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_15),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_9),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized1
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    oserdes_rst);
  output [1:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [7:0]oserdes_dq;
  input oserdes_rst;

  wire [1:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [7:0]oserdes_dq;
  wire oserdes_rst;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized2
   (out_addr_10,
    oserdes_clk,
    oserdes_clkdiv,
    Q9,
    po_oserdes_rst);
  output out_addr_10;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [3:0]Q9;
  input po_oserdes_rst;

  wire [3:0]Q9;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire out_addr_10;
  wire po_oserdes_rst;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q9[0]),
        .D2(Q9[1]),
        .D3(Q9[2]),
        .D4(Q9[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_addr_10),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized3
   (\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [47:0]oserdes_dq;
  input po_oserdes_rst;

  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [47:0]oserdes_dq;
  wire [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  wire po_oserdes_rst;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[40]),
        .D2(oserdes_dq[41]),
        .D3(oserdes_dq[42]),
        .D4(oserdes_dq[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [10]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[44]),
        .D2(oserdes_dq[45]),
        .D3(oserdes_dq[46]),
        .D4(oserdes_dq[47]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [11]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized4
   (\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [35:0]oserdes_dq;
  input po_oserdes_rst;

  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [35:0]oserdes_dq;
  wire [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  wire po_oserdes_rst;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 [6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_lane
   (out,
    \phaser_in_gen.phaser_in_0 ,
    out_dq_7,
    mem_dq_ts,
    out_dq_6,
    out_dq_4,
    out_dq_5,
    out_dq_3,
    out_dq_0,
    out_dq_2,
    out_dq_1,
    out_dm_0,
    mem_dqs_out,
    mem_dqs_ts,
    in0,
    COUNTERREADVAL,
    phaser_out_0,
    if_empty_r,
    \my_empty_reg[4] ,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    idelay_ld_rst,
    \my_empty_reg[4]_rep ,
    \my_empty_reg[1] ,
    wr_en_3,
    app_rd_data_valid,
    \read_fifo.tail_r_reg[0] ,
    phy_mc_data_full,
    wr_en_6,
    \phaser_in_gen.phaser_in_1 ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[0] ,
    app_rd_data,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ,
    \wr_ptr_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    CLK,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 ,
    CLKB0,
    phaser_ctl_bus,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    PCENABLECALIB,
    COUNTERLOADVAL,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    D0,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    if_empty_r_0,
    my_empty,
    phy_data_wr_en,
    mc_wrdata_en,
    out_fifo_0,
    calib_wrdata_en,
    app_rd_data_valid_0,
    Q,
    \read_fifo.tail_r_reg[4] ,
    ofs_rdy_r_reg,
    pi_phase_locked_all_r1_reg,
    \rd_ptr_timing_reg[0] ,
    \app_rd_data[49] ,
    \wr_ptr_reg[1]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] );
  output [1:0]out;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dq_7;
  output [8:0]mem_dq_ts;
  output out_dq_6;
  output out_dq_4;
  output out_dq_5;
  output out_dq_3;
  output out_dq_0;
  output out_dq_2;
  output out_dq_1;
  output out_dm_0;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [0:0]in0;
  output [5:0]COUNTERREADVAL;
  output [8:0]phaser_out_0;
  output [0:0]if_empty_r;
  output [1:0]\my_empty_reg[4] ;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output idelay_ld_rst;
  output \my_empty_reg[4]_rep ;
  output \my_empty_reg[1] ;
  output wr_en_3;
  output app_rd_data_valid;
  output \read_fifo.tail_r_reg[0] ;
  output phy_mc_data_full;
  output wr_en_6;
  output \phaser_in_gen.phaser_in_1 ;
  output \wr_ptr_reg[1] ;
  output \wr_ptr_reg[0] ;
  output [31:0]app_rd_data;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ;
  output [3:0]\wr_ptr_reg[3] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input CLK;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input \input_[8].iserdes_dq_.idelay_dq.idelaye2 ;
  input CLKB0;
  input [3:0]phaser_ctl_bus;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [1:0]PCENABLECALIB;
  input [5:0]COUNTERLOADVAL;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input [3:0]D0;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input [0:0]if_empty_r_0;
  input [1:0]my_empty;
  input phy_data_wr_en;
  input mc_wrdata_en;
  input out_fifo_0;
  input calib_wrdata_en;
  input app_rd_data_valid_0;
  input [0:0]Q;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [2:0]ofs_rdy_r_reg;
  input pi_phase_locked_all_r1_reg;
  input \rd_ptr_timing_reg[0] ;
  input [31:0]\app_rd_data[49] ;
  input \wr_ptr_reg[1]_0 ;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;

  wire A_if_a_empty;
  wire A_of_a_full;
  wire A_of_full;
  wire A_pi_dqs_out_of_range;
  wire A_pi_fine_overflow;
  wire A_po_coarse_overflow;
  wire A_po_fine_overflow;
  wire CLK;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]COUNTERREADVAL;
  wire [3:0]D0;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire LD0;
  wire [1:0]PCENABLECALIB;
  wire [0:0]Q;
  wire [31:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_valid;
  wire app_rd_data_valid_0;
  wire calib_wrdata_en;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ;
  wire freq_refclk;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:0]if_d0;
  wire [3:0]if_d2;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire ififo_rst_reg0;
  wire ififo_wr_enable;
  wire [0:0]in0;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[8].iserdes_dq_.idelay_dq.idelaye2 ;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire mem_refclk;
  wire [1:0]my_empty;
  wire \my_empty_reg[1] ;
  wire [1:0]\my_empty_reg[4] ;
  wire \my_empty_reg[4]_rep ;
  wire [39:0]of_dqbus;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire ofifo_rst;
  wire ofifo_rst_reg0;
  wire [2:0]ofs_rdy_r_reg;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_fifo_0;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire [3:0]phaser_ctl_bus;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_6 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire [8:0]phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phy_data_wr_en;
  wire phy_mc_data_full;
  wire pi_phase_locked_all_r1_reg;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [79:0]rd_data;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_timing_reg[0] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire sync_pulse;
  wire wr_en_3;
  wire wr_en_6;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  DDR3LController_mig_7series_v4_2_ddr_byte_group_io ddr_byte_group_io
       (.CLK(CLK),
        .CLKB0(CLKB0),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D0(if_d0),
        .D2(if_d2),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0(LD0),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2_0 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[8].iserdes_dq_.idelay_dq.idelaye2_0 (\input_[8].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[8].iserdes_dq_.iserdesdq_0 (\phaser_in_gen.phaser_in_0 ),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus({of_dqbus[39:8],of_dqbus[3:0]}),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .po_oserdes_rst(po_oserdes_rst));
  (* syn_maxfan = "3" *) 
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[0]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[12]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[13]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[14]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[15]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [9]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[16]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[17]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[18]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[19]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[1]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[20]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[21]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[22]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[23]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[24]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[25]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[26]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[27]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[28]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[29]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[2]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[3]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [3]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[4]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[5]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [60]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [61]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [62]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [63]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [64]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [65]),
        .R(1'b0));
  DDR3LController_mig_7series_v4_2_ddr_if_post_fifo_14 \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.CLK(CLK),
        .Q(Q),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] ({\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [61:58],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [53:50],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [45:42],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [37:34],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [29:26],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [21:18],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [13:10],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 [3:0]}),
        .\app_rd_data[49]_0 (\app_rd_data[49] ),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rd_data_valid_0(app_rd_data_valid_0),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .my_empty(my_empty),
        .\my_empty_reg[4]_0 (\my_empty_reg[4] [0]),
        .\my_empty_reg[4]_1 (\my_empty_reg[4] [1]),
        .\my_empty_reg[4]_rep_0 (\my_empty_reg[4]_rep ),
        .\my_full_reg[0]_0 (if_empty_r),
        .out(out),
        .\rd_ptr_timing_reg[0]_0 (\rd_ptr_timing_reg[0] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .wr_en_3(wr_en_3),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst_reg0),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0(if_d0),
        .D1({1'b0,1'b0,1'b0,1'b0}),
        .D2(if_d2),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9({1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_15 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.A_of_full(A_of_full),
        .CLK(CLK),
        .Q(\wr_ptr_reg[3] ),
        .calib_wrdata_en(calib_wrdata_en),
        .mc_wrdata_en(mc_wrdata_en),
        .\my_empty_reg[1]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .ofs_rdy_r_reg(ofs_rdy_r_reg),
        .out_fifo(out_fifo_0),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_mc_data_full(phy_mc_data_full),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_6(wr_en_6));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst_reg0),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(A_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,D0}),
        .D1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D2({1'b0,1'b0,1'b0,1'b0,D2}),
        .D3({1'b0,1'b0,1'b0,1'b0,D3}),
        .D4({1'b0,1'b0,1'b0,1'b0,D4}),
        .D5({1'b0,1'b0,1'b0,1'b0,D5}),
        .D6({1'b0,1'b0,1'b0,1'b0,D6}),
        .D7({1'b0,1'b0,1'b0,1'b0,D7}),
        .D8({1'b0,1'b0,1'b0,1'b0,D8}),
        .D9({1'b0,1'b0,1'b0,1'b0,D9}),
        .EMPTY(out_fifo_n_2),
        .FULL(A_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b001),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(3.124000),
    .REFCLK_PERIOD(1.562000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(phaser_ctl_bus[1]),
        .COUNTERLOADEN(\phaser_in_gen.phaser_in_2 ),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(in0),
        .DQSOUTOFRANGE(A_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\phaser_in_gen.phaser_in_4 ),
        .FINEINC(\phaser_in_gen.phaser_in_5 ),
        .FINEOVERFLOW(A_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\phaser_in_gen.phaser_in_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(\phaser_in_gen.phaser_in_n_6 ),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(phaser_ctl_bus[3:2]),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(\input_[8].iserdes_dq_.idelay_dq.idelaye2 ),
        .RSTDQSFIND(\phaser_in_gen.phaser_in_6 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.562000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(phaser_ctl_bus[0]),
        .COARSEENABLE(phaser_out_1),
        .COARSEINC(phaser_out_1),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(phaser_out_0),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_2),
        .FINEINC(phaser_out_3),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(\input_[8].iserdes_dq_.idelay_dq.idelaye2 ),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT2 #(
    .INIT(4'h8)) 
    pi_phase_locked_all_inferred_i_1
       (.I0(\phaser_in_gen.phaser_in_n_6 ),
        .I1(pi_phase_locked_all_r1_reg),
        .O(\phaser_in_gen.phaser_in_1 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized0
   (\rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    out_dm_1,
    mem_dq_ts,
    out_dq_11,
    out_dq_13,
    out_dq_14,
    out_dq_12,
    out_dq_8,
    out_dq_10,
    out_dq_15,
    out_dq_9,
    mem_dqs_out,
    mem_dqs_ts,
    in0,
    \phaser_in_gen.phaser_in_1 ,
    COUNTERREADVAL,
    phaser_out_0,
    if_empty_r,
    \my_empty_reg[4] ,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \my_empty_reg[4]_rep ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1] ,
    wr_en,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    phy_rddata_en,
    Q,
    wr_en_5,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ,
    \wr_ptr_reg[3] ,
    CLK,
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0_1,
    \input_[9].iserdes_dq_.idelay_dq.idelaye2 ,
    CLKB0_10,
    phaser_ctl_bus,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    PCENABLECALIB,
    \phaser_in_gen.phaser_in_7 ,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    ififo_rst_reg0_2,
    ofifo_rst_reg0_3,
    if_empty_r_0,
    \rd_ptr_reg[0]_0 ,
    \read_fifo.tail_r_reg[0] ,
    phy_data_wr_en,
    mc_wrdata_en,
    out_fifo_9,
    calib_wrdata_en,
    mem_out,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    app_rd_data);
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dm_1;
  output [8:0]mem_dq_ts;
  output out_dq_11;
  output out_dq_13;
  output out_dq_14;
  output out_dq_12;
  output out_dq_8;
  output out_dq_10;
  output out_dq_15;
  output out_dq_9;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [0:0]in0;
  output \phaser_in_gen.phaser_in_1 ;
  output [5:0]COUNTERREADVAL;
  output [8:0]phaser_out_0;
  output [0:0]if_empty_r;
  output [1:0]\my_empty_reg[4] ;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \my_empty_reg[4]_rep ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1] ;
  output wr_en;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output phy_rddata_en;
  output [2:0]Q;
  output wr_en_5;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \wr_ptr_reg[1] ;
  output \wr_ptr_reg[0] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ;
  output [3:0]\wr_ptr_reg[3] ;
  input CLK;
  input \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_1;
  input \input_[9].iserdes_dq_.idelay_dq.idelaye2 ;
  input CLKB0_10;
  input [3:0]phaser_ctl_bus;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [1:0]PCENABLECALIB;
  input [5:0]\phaser_in_gen.phaser_in_7 ;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [3:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input ififo_rst_reg0_2;
  input ofifo_rst_reg0_3;
  input [0:0]if_empty_r_0;
  input [1:0]\rd_ptr_reg[0]_0 ;
  input \read_fifo.tail_r_reg[0] ;
  input phy_data_wr_en;
  input mc_wrdata_en;
  input out_fifo_9;
  input calib_wrdata_en;
  input [31:0]mem_out;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  input [31:0]app_rd_data;

  wire CLK;
  wire CLKB0_10;
  wire [5:0]COUNTERREADVAL;
  wire C_if_a_empty;
  wire C_of_a_full;
  wire C_of_full;
  wire C_pi_dqs_out_of_range;
  wire C_pi_fine_overflow;
  wire C_po_coarse_overflow;
  wire C_po_fine_overflow;
  wire LD0_1;
  wire [1:0]PCENABLECALIB;
  wire [2:0]Q;
  wire [31:0]app_rd_data;
  wire calib_wrdata_en;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire [3:0]if_d2;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire [3:0]if_d9;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire ififo_rst_reg0_2;
  wire ififo_wr_enable;
  wire [0:0]in0;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire init_complete_r1_timing_reg;
  wire \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[9].iserdes_dq_.idelay_dq.idelaye2 ;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire \my_empty_reg[1] ;
  wire [1:0]\my_empty_reg[4] ;
  wire \my_empty_reg[4]_rep ;
  wire [39:0]of_dqbus;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire ofifo_rst;
  wire ofifo_rst_reg0_3;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [3:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire out_fifo_9;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire [3:0]phaser_ctl_bus;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire [5:0]\phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire [8:0]phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phy_data_wr_en;
  wire phy_rddata_en;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [79:0]rd_data;
  wire \rd_ptr_reg[0] ;
  wire [1:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_5;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[1] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized0 ddr_byte_group_io
       (.CLK(CLK),
        .CLKB0_10(CLKB0_10),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D2(if_d2),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0_1(LD0_1),
        .idelay_inc(idelay_inc),
        .\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 (\input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[9].iserdes_dq_.idelay_dq.idelaye2_0 (\input_[9].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[9].iserdes_dq_.iserdesdq_0 (\phaser_in_gen.phaser_in_0 ),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus({of_dqbus[39:8],of_dqbus[3:0]}),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .po_oserdes_rst(po_oserdes_rst));
  (* syn_maxfan = "3" *) 
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[12]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[13]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[14]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[15]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [3]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[16]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[17]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[18]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[19]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[20]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[21]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [9]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[22]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[23]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[24]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[25]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[26]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[27]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[28]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[29]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[72]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [60]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[73]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [61]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[74]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [62]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[75]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [63]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[76]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [64]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[77]),
        .Q(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [65]),
        .R(1'b0));
  DDR3LController_mig_7series_v4_2_ddr_if_post_fifo \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.CLK(CLK),
        .app_rd_data(app_rd_data),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ({\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [63:60],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [55:52],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [47:44],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [39:36],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [31:28],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [23:20],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [15:12],\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 [7:4]}),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mem_out(mem_out),
        .\my_empty_reg[4]_0 (\my_empty_reg[4] [0]),
        .\my_empty_reg[4]_1 (\my_empty_reg[4] [1]),
        .\my_empty_reg[4]_rep_0 (\my_empty_reg[4]_rep ),
        .phy_rddata_en(phy_rddata_en),
        .rd_active_r_reg(if_empty_r),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_timing_reg[1]_0 (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .wr_en(wr_en),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1] ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst_reg0_2),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(C_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0({1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0}),
        .D2(if_d2),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_13 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .C_of_full(C_of_full),
        .Q(Q),
        .calib_wrdata_en(calib_wrdata_en),
        .mc_wrdata_en(mc_wrdata_en),
        .\my_empty_reg[1]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .out_fifo(out_fifo_9),
        .phy_data_wr_en(phy_data_wr_en),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst_reg0_3),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(C_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .D1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D2({1'b0,1'b0,1'b0,1'b0,out_fifo_1}),
        .D3({1'b0,1'b0,1'b0,1'b0,out_fifo_2}),
        .D4({1'b0,1'b0,1'b0,1'b0,out_fifo_3}),
        .D5({1'b0,1'b0,1'b0,1'b0,out_fifo_4}),
        .D6({1'b0,1'b0,1'b0,1'b0,out_fifo_5}),
        .D7({1'b0,1'b0,1'b0,1'b0,out_fifo_6}),
        .D8({1'b0,1'b0,1'b0,1'b0,out_fifo_7}),
        .D9({1'b0,1'b0,1'b0,1'b0,out_fifo_8}),
        .EMPTY(out_fifo_n_2),
        .FULL(C_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b001),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(3.124000),
    .REFCLK_PERIOD(1.562000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(phaser_ctl_bus[1]),
        .COUNTERLOADEN(\phaser_in_gen.phaser_in_2 ),
        .COUNTERLOADVAL(\phaser_in_gen.phaser_in_7 ),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(in0),
        .DQSOUTOFRANGE(C_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\phaser_in_gen.phaser_in_4 ),
        .FINEINC(\phaser_in_gen.phaser_in_5 ),
        .FINEOVERFLOW(C_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\phaser_in_gen.phaser_in_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(\phaser_in_gen.phaser_in_1 ),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(phaser_ctl_bus[3:2]),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(\input_[9].iserdes_dq_.idelay_dq.idelaye2 ),
        .RSTDQSFIND(\phaser_in_gen.phaser_in_6 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.562000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(phaser_ctl_bus[0]),
        .COARSEENABLE(phaser_out_1),
        .COARSEINC(phaser_out_1),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\phaser_in_gen.phaser_in_3 ),
        .COUNTERREADVAL(phaser_out_0),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_2),
        .FINEINC(phaser_out_3),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(\input_[9].iserdes_dq_.idelay_dq.idelaye2 ),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized1
   (COUNTERREADVAL,
    A_of_full,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    wr_en_7,
    \my_empty_reg[1] ,
    Q,
    mem_dq_out,
    OUTBURSTPENDING,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    freq_refclk,
    mem_refclk,
    A_rst_primitives,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    ofifo_rst,
    out_fifo_0,
    out_fifo_1,
    calib_cmd_wren,
    \my_empty_reg[6] ,
    phy_cmd_wr_en);
  output [8:0]COUNTERREADVAL;
  output A_of_full;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output wr_en_7;
  output \my_empty_reg[1] ;
  output [3:0]Q;
  output [1:0]mem_dq_out;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input calib_cmd_wren;
  input \my_empty_reg[6] ;
  input phy_cmd_wr_en;

  wire A_of_a_full;
  wire A_of_full;
  wire A_po_coarse_overflow;
  wire A_po_fine_overflow;
  wire A_rst_primitives;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire freq_refclk;
  wire [1:0]mem_dq_out;
  wire mem_refclk;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[6] ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phy_cmd_wr_en;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire sync_pulse;
  wire wr_en_7;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized1 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q8,of_q6[3:0]}),
        .oserdes_rst(po_oserdes_rst));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_12 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .Q(Q),
        .calib_cmd_wren(calib_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6] ),
        .ofifo_rst(ofifo_rst),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_1 (A_of_full),
        .wr_en_7(wr_en_7));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(A_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D6({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .D7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D8({1'b0,1'b0,1'b0,1'b0,out_fifo_1}),
        .D9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(out_fifo_n_2),
        .FULL(A_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.562000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_0),
        .COARSEINC(phaser_out_0),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(phaser_out_1),
        .COUNTERREADVAL(COUNTERREADVAL),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_2),
        .FINEINC(phaser_out_3),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized2
   (ddr_ck_out,
    out_addr_10,
    B_of_full,
    mem_out_0,
    \my_empty_reg[1] ,
    D,
    OUTBURSTPENDING,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    freq_refclk,
    mem_refclk,
    A_rst_primitives,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    ofifo_rst,
    out_fifo_0,
    mux_address,
    \wr_ptr_timing_reg[0] ,
    calib_cmd_wren,
    phy_cmd_wr_en,
    COUNTERREADVAL,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[0] ,
    \po_counter_read_val_reg[8]_0 );
  output [1:0]ddr_ck_out;
  output out_addr_10;
  output B_of_full;
  output [3:0]mem_out_0;
  output \my_empty_reg[1] ;
  output [8:0]D;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]out_fifo_0;
  input [1:0]mux_address;
  input \wr_ptr_timing_reg[0] ;
  input calib_cmd_wren;
  input phy_cmd_wr_en;
  input [8:0]COUNTERREADVAL;
  input [8:0]\po_counter_read_val_reg[8] ;
  input [1:0]\po_counter_read_val_reg[0] ;
  input [8:0]\po_counter_read_val_reg[8]_0 ;

  wire A_rst_primitives;
  wire B_of_full;
  wire [8:0]B_po_counter_read_val;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire [8:0]D;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire calib_cmd_wren;
  wire [1:0]ddr_ck_out;
  wire [0:0]ddr_ck_out_q;
  wire freq_refclk;
  wire [3:0]mem_out_0;
  wire mem_refclk;
  wire [1:0]mux_address;
  wire \my_empty_reg[1] ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_addr_10;
  wire [3:0]out_fifo_0;
  wire out_fifo_n_0;
  wire out_fifo_n_1;
  wire out_fifo_n_2;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_n_0;
  wire phaser_out_n_1;
  wire phy_cmd_wr_en;
  wire [1:0]\po_counter_read_val_reg[0] ;
  wire [8:0]\po_counter_read_val_reg[8] ;
  wire [8:0]\po_counter_read_val_reg[8]_0 ;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire \wr_ptr_timing_reg[0] ;
  wire \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized2 ddr_byte_group_io
       (.Q9(of_q9),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_addr_10(out_addr_10),
        .po_oserdes_rst(po_oserdes_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck 
       (.C(oserdes_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(ddr_ck_out_q),
        .R(1'b0),
        .S(\NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf 
       (.I(ddr_ck_out_q),
        .O(ddr_ck_out[0]),
        .OB(ddr_ck_out[1]));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_11 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .calib_cmd_wren(calib_cmd_wren),
        .mem_out_0(mem_out_0),
        .mux_address(mux_address),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ),
        .ofifo_rst(ofifo_rst),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\rd_ptr_reg[3]_0 (B_of_full),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(out_fifo_n_1),
        .D0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D9({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .EMPTY(out_fifo_n_2),
        .FULL(B_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.562000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_0),
        .COARSEINC(phaser_out_0),
        .COARSEOVERFLOW(phaser_out_n_0),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(phaser_out_1),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_2),
        .FINEINC(phaser_out_3),
        .FINEOVERFLOW(phaser_out_n_1),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[0]_i_1 
       (.I0(B_po_counter_read_val[0]),
        .I1(COUNTERREADVAL[0]),
        .I2(\po_counter_read_val_reg[8] [0]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[1]_i_1 
       (.I0(B_po_counter_read_val[1]),
        .I1(COUNTERREADVAL[1]),
        .I2(\po_counter_read_val_reg[8] [1]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[2]_i_1 
       (.I0(B_po_counter_read_val[2]),
        .I1(COUNTERREADVAL[2]),
        .I2(\po_counter_read_val_reg[8] [2]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[3]_i_1 
       (.I0(B_po_counter_read_val[3]),
        .I1(COUNTERREADVAL[3]),
        .I2(\po_counter_read_val_reg[8] [3]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[4]_i_1 
       (.I0(B_po_counter_read_val[4]),
        .I1(COUNTERREADVAL[4]),
        .I2(\po_counter_read_val_reg[8] [4]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[5]_i_1 
       (.I0(B_po_counter_read_val[5]),
        .I1(COUNTERREADVAL[5]),
        .I2(\po_counter_read_val_reg[8] [5]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[6]_i_1 
       (.I0(B_po_counter_read_val[6]),
        .I1(COUNTERREADVAL[6]),
        .I2(\po_counter_read_val_reg[8] [6]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[7]_i_1 
       (.I0(B_po_counter_read_val[7]),
        .I1(COUNTERREADVAL[7]),
        .I2(\po_counter_read_val_reg[8] [7]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[8]_i_1 
       (.I0(B_po_counter_read_val[8]),
        .I1(COUNTERREADVAL[8]),
        .I2(\po_counter_read_val_reg[8] [8]),
        .I3(\po_counter_read_val_reg[0] [1]),
        .I4(\po_counter_read_val_reg[0] [0]),
        .I5(\po_counter_read_val_reg[8]_0 [8]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized3
   (phaser_out_0,
    C_of_full,
    ofifo_rst,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    wr_en_8,
    \my_empty_reg[1] ,
    Q,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i ,
    OUTBURSTPENDING,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    phaser_out_4,
    freq_refclk,
    mem_refclk,
    A_rst_primitives,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    out_fifo_0,
    D1,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    calib_cmd_wren,
    \my_empty_reg[6] ,
    out_fifo_9,
    phy_cmd_wr_en);
  output [8:0]phaser_out_0;
  output C_of_full;
  output ofifo_rst;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output wr_en_8;
  output \my_empty_reg[1] ;
  output [3:0]Q;
  output [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input phaser_out_4;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [3:0]out_fifo_0;
  input [3:0]D1;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [7:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input calib_cmd_wren;
  input \my_empty_reg[6] ;
  input out_fifo_9;
  input phy_cmd_wr_en;

  wire A_rst_primitives;
  wire CLK;
  wire C_of_a_full;
  wire C_of_full;
  wire C_po_coarse_overflow;
  wire C_po_fine_overflow;
  wire [3:0]D1;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire freq_refclk;
  wire mem_refclk;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[6] ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_3;
  wire [7:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire out_fifo_9;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  wire [8:0]phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phy_cmd_wr_en;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire sync_pulse;
  wire wr_en_8;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized3 ddr_byte_group_io
       (.oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 (\output_[11].oserdes_dq_.sdr.oserdes_dq_i ),
        .po_oserdes_rst(po_oserdes_rst));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .Q(Q),
        .SR(ofifo_rst),
        .calib_cmd_wren(calib_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6] ),
        .out_fifo(out_fifo_9),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_1 (C_of_full),
        .wr_en_8(wr_en_8));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(A_rst_primitives),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(C_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .D1({1'b0,1'b0,1'b0,1'b0,D1}),
        .D2({1'b0,1'b0,1'b0,1'b0,out_fifo_1}),
        .D3({1'b0,1'b0,1'b0,1'b0,out_fifo_2}),
        .D4({1'b0,1'b0,1'b0,1'b0,out_fifo_3}),
        .D5(out_fifo_4),
        .D6(out_fifo_5),
        .D7({1'b0,1'b0,1'b0,1'b0,out_fifo_6}),
        .D8({1'b0,1'b0,1'b0,1'b0,out_fifo_7}),
        .D9({1'b0,1'b0,1'b0,1'b0,out_fifo_8}),
        .EMPTY(out_fifo_n_2),
        .FULL(C_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.562000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_1),
        .COARSEINC(phaser_out_1),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(phaser_out_2),
        .COUNTERREADVAL(phaser_out_0),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_3),
        .FINEINC(phaser_out_4),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized4
   (phaser_out_0,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    wr_en_9,
    \my_empty_reg[1] ,
    of_ctl_full_v,
    Q,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i ,
    OUTBURSTPENDING,
    phaser_out_1,
    phaser_out_2,
    phaser_out_3,
    phaser_out_4,
    freq_refclk,
    mem_refclk,
    A_rst_primitives,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    ofifo_rst,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    calib_cmd_wren,
    \my_empty_reg[6] ,
    out_fifo_7,
    A_of_full,
    B_of_full,
    C_of_full,
    phy_cmd_wr_en);
  output [8:0]phaser_out_0;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output wr_en_9;
  output \my_empty_reg[1] ;
  output [0:0]of_ctl_full_v;
  output [3:0]Q;
  output [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  input [0:0]OUTBURSTPENDING;
  input phaser_out_1;
  input phaser_out_2;
  input phaser_out_3;
  input phaser_out_4;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [7:0]out_fifo_2;
  input [7:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [3:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input calib_cmd_wren;
  input \my_empty_reg[6] ;
  input out_fifo_7;
  input A_of_full;
  input B_of_full;
  input C_of_full;
  input phy_cmd_wr_en;

  wire A_of_full;
  wire A_rst_primitives;
  wire B_of_full;
  wire CLK;
  wire C_of_full;
  wire D_of_a_full;
  wire D_of_full;
  wire D_po_coarse_overflow;
  wire D_po_fine_overflow;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire freq_refclk;
  wire mem_refclk;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[6] ;
  wire [0:0]of_ctl_full_v;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [7:0]out_fifo_2;
  wire [7:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [3:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire out_fifo_7;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  wire [8:0]phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phy_cmd_wr_en;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire sync_pulse;
  wire wr_en_9;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  DDR3LController_mig_7series_v4_2_ddr_byte_group_io__parameterized4 ddr_byte_group_io
       (.oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q1}),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 (\output_[11].oserdes_dq_.sdr.oserdes_dq_i ),
        .po_oserdes_rst(po_oserdes_rst));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D_of_full(D_of_full),
        .Q(Q),
        .calib_cmd_wren(calib_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6] ),
        .ofifo_rst(ofifo_rst),
        .out_fifo(out_fifo_7),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_9(wr_en_9));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(D_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0,out_fifo_0}),
        .D2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D4({1'b0,1'b0,1'b0,1'b0,out_fifo_1}),
        .D5(out_fifo_2),
        .D6(out_fifo_3),
        .D7({1'b0,1'b0,1'b0,1'b0,out_fifo_4}),
        .D8({1'b0,1'b0,1'b0,1'b0,out_fifo_5}),
        .D9({1'b0,1'b0,1'b0,1'b0,out_fifo_6}),
        .EMPTY(out_fifo_n_2),
        .FULL(D_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.124000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.562000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(phaser_out_1),
        .COARSEINC(phaser_out_1),
        .COARSEOVERFLOW(D_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(phaser_out_2),
        .COUNTERREADVAL(phaser_out_0),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(phaser_out_3),
        .FINEINC(phaser_out_4),
        .FINEOVERFLOW(D_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT4 #(
    .INIT(16'hFFFE)) 
    phy_mc_cmd_full_r_i_1
       (.I0(D_of_full),
        .I1(A_of_full),
        .I2(B_of_full),
        .I3(C_of_full),
        .O(of_ctl_full_v));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_calib_top" *) 
module DDR3LController_mig_7series_v4_2_ddr_calib_top
   (ck_addr_cmd_delay_done,
    dqs_po_dec_done,
    po_cnt_dec_reg,
    fine_adjust_reg,
    \rd_mux_sel_r_reg[0] ,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_fine_dly_dec_done,
    rdlvl_pi_stg2_f_en,
    rdlvl_pi_stg2_f_incdec,
    pi_counter_load_en,
    pi_cnt_dec_reg,
    rdlvl_stg1_done_int_reg,
    out,
    prbs_rdlvl_done_pulse_reg,
    calib_cmd_wren,
    calib_wrdata_en,
    phy_write_calib,
    phy_read_calib,
    tempmon_pi_f_inc,
    tempmon_pi_f_dec,
    tempmon_pi_f_en_r,
    tempmon_pi_f_inc_r,
    idelay_inc,
    init_calib_complete,
    rdlvl_stg1_done_r1,
    calib_in_common,
    init_calib_complete_reg_rep_0,
    init_calib_complete_reg_rep__3_0,
    init_calib_complete_reg_rep__4_0,
    init_calib_complete_reg_rep__5_0,
    init_calib_complete_reg_rep__6_0,
    wrcal_done_reg,
    \calib_sel_reg[3]_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    \calib_sel_reg[1]_0 ,
    \calib_sel_reg[1]_1 ,
    \calib_sel_reg[1]_2 ,
    \calib_sel_reg[1]_3 ,
    \calib_sel_reg[1]_4 ,
    dqs_po_en_stg2_f_reg,
    \calib_sel_reg[1]_5 ,
    \calib_sel_reg[1]_6 ,
    \calib_sel_reg[1]_7 ,
    \calib_sel_reg[1]_8 ,
    \calib_sel_reg[1]_9 ,
    \calib_sel_reg[1]_10 ,
    \calib_sel_reg[1]_11 ,
    \calib_sel_reg[1]_12 ,
    \calib_sel_reg[1]_13 ,
    \calib_sel_reg[1]_14 ,
    \calib_sel_reg[1]_15 ,
    \calib_sel_reg[1]_16 ,
    \gen_byte_sel_div2.calib_in_common_reg_7 ,
    \gen_byte_sel_div2.calib_in_common_reg_8 ,
    \gen_byte_sel_div2.calib_in_common_reg_9 ,
    \gen_byte_sel_div2.calib_in_common_reg_10 ,
    \gen_byte_sel_div2.calib_in_common_reg_11 ,
    \gen_byte_sel_div2.calib_in_common_reg_12 ,
    \gen_byte_sel_div2.calib_in_common_reg_13 ,
    \gen_byte_sel_div2.calib_in_common_reg_14 ,
    \gen_byte_sel_div2.calib_in_common_reg_15 ,
    init_calib_complete_reg_rep_1,
    d_in,
    \po_stg2_wrcal_cnt_reg[0] ,
    \FSM_onehot_cal1_state_r_reg[13] ,
    app_zq_req_0,
    D0,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    init_calib_complete_reg_rep__2_0,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[61] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    LD0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    LD0_0,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    E,
    calib_ctl_wren_reg,
    init_calib_complete_reg_rep__2_1,
    phy_cmd_wr_en,
    pi_rst_dqs_find,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ,
    pi_counter_load_val,
    PHYCTLWD,
    \pi_rst_stg1_cal_reg[0] ,
    dqs_found_done_r_reg,
    \cmd_pipe_plus.mc_address_reg[20] ,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[17] ,
    D1,
    \cmd_pipe_plus.mc_address_reg[18] ,
    \cmd_pipe_plus.mc_address_reg[22] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_cas_n_reg[1]_0 ,
    \cmd_pipe_plus.mc_cas_n_reg[1]_1 ,
    \cmd_pipe_plus.mc_address_reg[24] ,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_ras_n_reg[1] ,
    \cmd_pipe_plus.mc_bank_reg[4] ,
    \cmd_pipe_plus.mc_address_reg[21] ,
    \cmd_pipe_plus.mc_cas_n_reg[1]_2 ,
    \cmd_pipe_plus.mc_odt_reg[0] ,
    \cmd_pipe_plus.mc_address_reg[19] ,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    COUNTERLOADVAL,
    \calib_sel_reg[1]_17 ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_data_offset_1_reg[5] ,
    phy_dout,
    \cmd_pipe_plus.mc_cke_reg[1]_0 ,
    \cmd_pipe_plus.mc_address_reg[20]_0 ,
    mux_address,
    phy_data_wr_en,
    mux_reset_n,
    Q,
    CLK,
    \complex_address_reg[9] ,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][3] ,
    \corse_dec_reg[1][2] ,
    in0,
    prech_req_r_reg,
    \init_state_r_reg[6] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    wrcal_pat_resume_r_reg,
    \samp_edge_cnt1_r_reg[0] ,
    pi_phase_locked_all_r1_reg,
    prbs_rdlvl_done_pulse0,
    mpr_rdlvl_start_reg,
    \calib_seq_reg[0] ,
    init_complete_r_timing_reg,
    tempmon_sample_en,
    tempmon_sel_pi_incdec,
    phy_rddata_en,
    \gen_byte_sel_div2.calib_in_common_reg_16 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    ififo_rst_reg,
    \phaser_in_gen.phaser_in ,
    \phaser_in_gen.phaser_in_0 ,
    \phaser_in_gen.phaser_in_1 ,
    \cnt_shift_r_reg[0] ,
    \idelay_tap_cnt_r_reg[0][1][4] ,
    complex_row0_rd_done_reg,
    wrcal_done_reg_0,
    out_fifo,
    \po_rdval_cnt_reg[8] ,
    \po_counter_read_val_w[0]_1 ,
    \po_rdval_cnt_reg[1] ,
    \pi_rst_stg1_cal_r_reg[1] ,
    mpr_dec_cpt_r,
    \pi_counter_read_val_w[0]_2 ,
    store_sr_req_r_reg,
    \pi_rdval_cnt_reg[3] ,
    \cnt_idel_dec_cpt_r_reg[2] ,
    app_zq_req,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    idelay_ld_rst,
    A_rst_primitives,
    \wr_ptr_timing_reg[0] ,
    wr_en_inferred__0_i_1,
    app_rd_data,
    \gen_rd[0].rd_data_rise_wl_r_reg[0] ,
    my_empty,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ,
    \gen_rd[1].rd_data_rise_wl_r_reg[1] ,
    my_empty_3,
    mem_out,
    \wait_cnt_reg[0] ,
    \cnt_pwron_r_reg[0] ,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \init_state_r1_reg[0] ,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ,
    D,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    mc_cas_n,
    out_fifo_7,
    out_fifo_8,
    out_fifo_9,
    mc_cs_n,
    out_fifo_10,
    mc_ras_n,
    out_fifo_11,
    out_fifo_12,
    mc_odt,
    mc_cke,
    \phaser_in_gen.phaser_in_2 ,
    mem_out_4,
    out_fifo_13,
    phy_control_i,
    phy_control_i_0,
    phy_control_i_1,
    phy_control_i_2,
    phy_control_i_3,
    mc_cmd,
    phy_control_i_4,
    phy_control_i_5,
    phy_control_i_6,
    phy_control_i_7,
    phy_control_i_8,
    mc_wrdata_en);
  output ck_addr_cmd_delay_done;
  output dqs_po_dec_done;
  output po_cnt_dec_reg;
  output fine_adjust_reg;
  output \rd_mux_sel_r_reg[0] ;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_fine_dly_dec_done;
  output rdlvl_pi_stg2_f_en;
  output rdlvl_pi_stg2_f_incdec;
  output pi_counter_load_en;
  output pi_cnt_dec_reg;
  output [0:0]rdlvl_stg1_done_int_reg;
  output out;
  output prbs_rdlvl_done_pulse_reg;
  output calib_cmd_wren;
  output calib_wrdata_en;
  output phy_write_calib;
  output phy_read_calib;
  output tempmon_pi_f_inc;
  output tempmon_pi_f_dec;
  output tempmon_pi_f_en_r;
  output tempmon_pi_f_inc_r;
  output idelay_inc;
  output init_calib_complete;
  output rdlvl_stg1_done_r1;
  output calib_in_common;
  output init_calib_complete_reg_rep_0;
  output init_calib_complete_reg_rep__3_0;
  output init_calib_complete_reg_rep__4_0;
  output init_calib_complete_reg_rep__5_0;
  output init_calib_complete_reg_rep__6_0;
  output wrcal_done_reg;
  output [2:0]\calib_sel_reg[3]_0 ;
  output \gen_byte_sel_div2.calib_in_common_reg_0 ;
  output \gen_byte_sel_div2.calib_in_common_reg_1 ;
  output \gen_byte_sel_div2.calib_in_common_reg_2 ;
  output \gen_byte_sel_div2.calib_in_common_reg_3 ;
  output \gen_byte_sel_div2.calib_in_common_reg_4 ;
  output \gen_byte_sel_div2.calib_in_common_reg_5 ;
  output \gen_byte_sel_div2.calib_in_common_reg_6 ;
  output \calib_sel_reg[1]_0 ;
  output \calib_sel_reg[1]_1 ;
  output \calib_sel_reg[1]_2 ;
  output \calib_sel_reg[1]_3 ;
  output \calib_sel_reg[1]_4 ;
  output dqs_po_en_stg2_f_reg;
  output \calib_sel_reg[1]_5 ;
  output \calib_sel_reg[1]_6 ;
  output \calib_sel_reg[1]_7 ;
  output \calib_sel_reg[1]_8 ;
  output \calib_sel_reg[1]_9 ;
  output \calib_sel_reg[1]_10 ;
  output \calib_sel_reg[1]_11 ;
  output \calib_sel_reg[1]_12 ;
  output \calib_sel_reg[1]_13 ;
  output \calib_sel_reg[1]_14 ;
  output \calib_sel_reg[1]_15 ;
  output \calib_sel_reg[1]_16 ;
  output \gen_byte_sel_div2.calib_in_common_reg_7 ;
  output \gen_byte_sel_div2.calib_in_common_reg_8 ;
  output \gen_byte_sel_div2.calib_in_common_reg_9 ;
  output \gen_byte_sel_div2.calib_in_common_reg_10 ;
  output \gen_byte_sel_div2.calib_in_common_reg_11 ;
  output \gen_byte_sel_div2.calib_in_common_reg_12 ;
  output \gen_byte_sel_div2.calib_in_common_reg_13 ;
  output \gen_byte_sel_div2.calib_in_common_reg_14 ;
  output \gen_byte_sel_div2.calib_in_common_reg_15 ;
  output [35:0]init_calib_complete_reg_rep_1;
  output [35:0]d_in;
  output [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  output [0:0]\FSM_onehot_cal1_state_r_reg[13] ;
  output app_zq_req_0;
  output [3:0]D0;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output [3:0]init_calib_complete_reg_rep__2_0;
  output [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  output LD0;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output LD0_0;
  output ififo_rst_reg0_1;
  output ofifo_rst_reg0_2;
  output [0:0]E;
  output calib_ctl_wren_reg;
  output init_calib_complete_reg_rep__2_1;
  output phy_cmd_wr_en;
  output [1:0]pi_rst_dqs_find;
  output [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output [5:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  output [5:0]pi_counter_load_val;
  output [10:0]PHYCTLWD;
  output \pi_rst_stg1_cal_reg[0] ;
  output dqs_found_done_r_reg;
  output [3:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [3:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[17] ;
  output [3:0]D1;
  output [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [7:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  output [7:0]\cmd_pipe_plus.mc_cas_n_reg[1]_1 ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  output [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output [3:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  output [7:0]\cmd_pipe_plus.mc_cas_n_reg[1]_2 ;
  output [7:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  output [3:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [5:0]COUNTERLOADVAL;
  output [5:0]\calib_sel_reg[1]_17 ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [5:0]\cmd_pipe_plus.mc_data_offset_1_reg[5] ;
  output [19:0]phy_dout;
  output [14:0]\cmd_pipe_plus.mc_cke_reg[1]_0 ;
  output [2:0]\cmd_pipe_plus.mc_address_reg[20]_0 ;
  output [1:0]mux_address;
  output phy_data_wr_en;
  output mux_reset_n;
  input [0:0]Q;
  input CLK;
  input [1:0]\complex_address_reg[9] ;
  input [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  input [0:0]\corse_dec_reg[1][2] ;
  input [1:0]in0;
  input prech_req_r_reg;
  input \init_state_r_reg[6] ;
  input \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input wrcal_pat_resume_r_reg;
  input \samp_edge_cnt1_r_reg[0] ;
  input pi_phase_locked_all_r1_reg;
  input prbs_rdlvl_done_pulse0;
  input mpr_rdlvl_start_reg;
  input \calib_seq_reg[0] ;
  input init_complete_r_timing_reg;
  input tempmon_sample_en;
  input tempmon_sel_pi_incdec;
  input phy_rddata_en;
  input \gen_byte_sel_div2.calib_in_common_reg_16 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input [0:0]ififo_rst_reg;
  input \phaser_in_gen.phaser_in ;
  input \phaser_in_gen.phaser_in_0 ;
  input \phaser_in_gen.phaser_in_1 ;
  input \cnt_shift_r_reg[0] ;
  input \idelay_tap_cnt_r_reg[0][1][4] ;
  input complex_row0_rd_done_reg;
  input wrcal_done_reg_0;
  input [71:0]out_fifo;
  input [7:0]\po_rdval_cnt_reg[8] ;
  input [7:0]\po_counter_read_val_w[0]_1 ;
  input \po_rdval_cnt_reg[1] ;
  input \pi_rst_stg1_cal_r_reg[1] ;
  input mpr_dec_cpt_r;
  input [5:0]\pi_counter_read_val_w[0]_2 ;
  input store_sr_req_r_reg;
  input \pi_rdval_cnt_reg[3] ;
  input \cnt_idel_dec_cpt_r_reg[2] ;
  input app_zq_req;
  input [35:0]out_fifo_0;
  input out_fifo_1;
  input [35:0]out_fifo_2;
  input out_fifo_3;
  input idelay_ld_rst;
  input A_rst_primitives;
  input \wr_ptr_timing_reg[0] ;
  input wr_en_inferred__0_i_1;
  input [13:0]app_rd_data;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0] ;
  input [0:0]my_empty;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  input [0:0]\gen_rd[1].rd_data_rise_wl_r_reg[1] ;
  input [0:0]my_empty_3;
  input [0:0]mem_out;
  input [0:0]\wait_cnt_reg[0] ;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [0:0]\init_state_r1_reg[0] ;
  input \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ;
  input [11:0]D;
  input [25:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input out_fifo_6;
  input [1:0]mc_cas_n;
  input [47:0]out_fifo_7;
  input out_fifo_8;
  input [5:0]out_fifo_9;
  input [0:0]mc_cs_n;
  input [1:0]out_fifo_10;
  input [1:0]mc_ras_n;
  input [35:0]out_fifo_11;
  input out_fifo_12;
  input [0:0]mc_odt;
  input [0:0]mc_cke;
  input [5:0]\phaser_in_gen.phaser_in_2 ;
  input [3:0]mem_out_4;
  input out_fifo_13;
  input [1:0]phy_control_i;
  input phy_control_i_0;
  input phy_control_i_1;
  input phy_control_i_2;
  input phy_control_i_3;
  input [1:0]mc_cmd;
  input [1:0]phy_control_i_4;
  input phy_control_i_5;
  input phy_control_i_6;
  input phy_control_i_7;
  input phy_control_i_8;
  input mc_wrdata_en;

  wire A_rst_primitives;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire [11:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_cal1_state_r_reg[13] ;
  wire LD0;
  wire LD0_0;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire RSTB;
  wire [13:0]app_rd_data;
  wire app_zq_req;
  wire app_zq_req_0;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_ctl_wren_reg;
  wire calib_in_common;
  wire calib_sel1__1;
  wire \calib_sel[1]_i_2_n_0 ;
  wire \calib_sel_reg[1]_0 ;
  wire \calib_sel_reg[1]_1 ;
  wire \calib_sel_reg[1]_10 ;
  wire \calib_sel_reg[1]_11 ;
  wire \calib_sel_reg[1]_12 ;
  wire \calib_sel_reg[1]_13 ;
  wire \calib_sel_reg[1]_14 ;
  wire \calib_sel_reg[1]_15 ;
  wire \calib_sel_reg[1]_16 ;
  wire [5:0]\calib_sel_reg[1]_17 ;
  wire \calib_sel_reg[1]_2 ;
  wire \calib_sel_reg[1]_3 ;
  wire \calib_sel_reg[1]_4 ;
  wire \calib_sel_reg[1]_5 ;
  wire \calib_sel_reg[1]_6 ;
  wire \calib_sel_reg[1]_7 ;
  wire \calib_sel_reg[1]_8 ;
  wire \calib_sel_reg[1]_9 ;
  wire [2:0]\calib_sel_reg[3]_0 ;
  wire \calib_seq_reg[0] ;
  wire calib_wrdata_en;
  wire [1:0]calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_indec;
  wire cmd_delay_start0;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[17] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [2:0]\cmd_pipe_plus.mc_address_reg[20]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [3:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [7:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  wire [7:0]\cmd_pipe_plus.mc_cas_n_reg[1]_1 ;
  wire [7:0]\cmd_pipe_plus.mc_cas_n_reg[1]_2 ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [14:0]\cmd_pipe_plus.mc_cke_reg[1]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_1_reg[5] ;
  wire [7:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  wire [3:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  wire [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire cmd_po_en_stg2_f;
  wire \cnt_idel_dec_cpt_r_reg[2] ;
  wire cnt_pwron_cke_done_r;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire [0:0]cnt_shift_r_reg;
  wire cnt_shift_r_reg_0_sn_1;
  wire [1:0]\complex_address_reg[9] ;
  wire complex_row0_rd_done_reg;
  wire [0:0]\corse_dec_reg[1][2] ;
  wire [2:0]ctl_lane_cnt;
  wire [35:0]d_in;
  wire ddr3_lm_done_r;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_16 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_17 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_18 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_21 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ;
  wire ddr_phy_tempmon_0_n_2;
  wire ddr_phy_tempmon_0_n_3;
  wire ddr_phy_tempmon_0_n_4;
  wire ddr_phy_tempmon_0_n_5;
  wire detect_pi_found_dqs;
  wire done_dqs_dec237_out;
  wire done_dqs_tap_inc;
  wire dqs_found_done_r_reg;
  wire dqs_found_prech_req;
  wire dqs_po_dec_done;
  wire dqs_po_en_stg2_f;
  wire dqs_po_en_stg2_f_reg;
  wire dqs_po_stg2_f_incdec;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_12 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_18 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_19 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_20 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_21 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_22 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_23 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_24 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_25 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_26 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_27 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_28 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_29 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_30 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_31 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_32 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_38 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_39 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_40 ;
  wire fine_adjust_reg;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_10 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_11 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_12 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_13 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_14 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_15 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_16 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_7 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_8 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_9 ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2] ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0] ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  wire [0:0]\gen_rd[1].rd_data_rise_wl_r_reg[1] ;
  wire idelay_ce;
  wire idelay_ce_int;
  wire idelay_ce_r1;
  wire idelay_inc;
  wire idelay_inc_int;
  wire idelay_inc_r1;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r_reg[0][1][4] ;
  wire [0:0]ififo_rst_reg;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [1:0]in0;
  wire init_calib_complete;
  wire init_calib_complete_reg_rep_0;
  wire [35:0]init_calib_complete_reg_rep_1;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__0_n_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__1_n_0;
  wire [3:0]init_calib_complete_reg_rep__2_0;
  wire init_calib_complete_reg_rep__2_1;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__2_n_0;
  wire init_calib_complete_reg_rep__3_0;
  wire init_calib_complete_reg_rep__4_0;
  wire init_calib_complete_reg_rep__5_0;
  wire init_calib_complete_reg_rep__6_0;
  wire init_complete_r_timing_reg;
  wire init_dqsfound_done_r2;
  wire [0:0]\init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_2 ;
  wire \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_23 ;
  wire \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_24 ;
  wire \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_25 ;
  wire \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_4 ;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cke;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [0:0]mem_out;
  wire [3:0]mem_out_4;
  wire mpr_dec_cpt_r;
  wire mpr_rdlvl_start_reg;
  wire [1:0]mux_address;
  wire mux_reset_n;
  wire [0:0]my_empty;
  wire [0:0]my_empty_3;
  wire new_cnt_cpt_r_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire out;
  wire [71:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire out_fifo_1;
  wire [1:0]out_fifo_10;
  wire [35:0]out_fifo_11;
  wire out_fifo_12;
  wire out_fifo_13;
  wire [35:0]out_fifo_2;
  wire out_fifo_3;
  wire [25:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire out_fifo_6;
  wire [47:0]out_fifo_7;
  wire out_fifo_8;
  wire [5:0]out_fifo_9;
  wire p_1_in;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire [5:0]\phaser_in_gen.phaser_in_2 ;
  wire phaser_out_i_5_n_0;
  wire phy_cmd_wr_en;
  wire [1:0]phy_control_i;
  wire phy_control_i_0;
  wire phy_control_i_1;
  wire phy_control_i_2;
  wire phy_control_i_3;
  wire [1:0]phy_control_i_4;
  wire phy_control_i_5;
  wire phy_control_i_6;
  wire phy_control_i_7;
  wire phy_control_i_8;
  wire phy_data_wr_en;
  wire [19:0]phy_dout;
  wire phy_if_reset;
  wire phy_if_reset0__0;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire pi_calib_done;
  wire pi_cnt_dec_reg;
  wire pi_counter_load_en;
  wire [5:0]pi_counter_load_val;
  wire [5:0]\pi_counter_read_val_w[0]_2 ;
  wire [1:1]pi_dqs_found_all_bank;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_rank_done;
  wire pi_fine_dly_dec_done;
  wire pi_phase_locked_all_r1_reg;
  wire \pi_rdval_cnt_reg[3] ;
  wire [1:0]pi_rst_dqs_find;
  wire \pi_rst_stg1_cal_r_reg[1] ;
  wire \pi_rst_stg1_cal_reg[0] ;
  wire po_cnt_dec_reg;
  wire [7:0]\po_counter_read_val_w[0]_1 ;
  wire [2:2]po_enstg2_f;
  wire \po_rdval_cnt_reg[1] ;
  wire [7:0]\po_rdval_cnt_reg[8] ;
  wire [1:1]po_stg2_wrcal_cnt;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire prbs_rdlvl_done_pulse0;
  wire prbs_rdlvl_done_pulse_reg;
  wire prech_done;
  wire prech_req_r_reg;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire [5:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  wire rd_active_r;
  wire [3:2]rd_data_offset_ranks_0;
  wire [3:2]rd_data_offset_ranks_1;
  wire \rd_mux_sel_r_reg[0] ;
  wire [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_pi_incdec;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire [0:0]rdlvl_stg1_done_int_reg;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire reset_if;
  wire reset_if_r8_reg_srl8_n_0;
  wire reset_if_r9;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire store_sr_req_r_reg;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire u_ddr_phy_init_n_15;
  wire u_ddr_phy_init_n_17;
  wire u_ddr_phy_init_n_18;
  wire u_ddr_phy_init_n_2;
  wire u_ddr_phy_init_n_206;
  wire u_ddr_phy_init_n_207;
  wire u_ddr_phy_init_n_22;
  wire u_ddr_phy_init_n_92;
  wire u_ddr_phy_init_n_93;
  wire u_ddr_phy_init_n_94;
  wire u_ddr_phy_init_n_95;
  wire u_ddr_phy_wrcal_n_11;
  wire u_ddr_phy_wrcal_n_14;
  wire u_ddr_phy_wrcal_n_15;
  wire u_ddr_phy_wrcal_n_16;
  wire u_ddr_phy_wrcal_n_17;
  wire u_ddr_phy_wrcal_n_2;
  wire u_ddr_phy_wrcal_n_5;
  wire u_ddr_phy_wrcal_n_7;
  wire u_ddr_phy_wrcal_n_9;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire [0:0]\wait_cnt_reg[0] ;
  wire wl_sm_start;
  wire wr_en_inferred__0_i_1;
  wire \wr_ptr_timing_reg[0] ;
  wire wrcal_done_reg;
  wire wrcal_done_reg_0;
  wire wrcal_pat_resume_r_reg;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_resume_w;
  wire wrcal_sanity_chk;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  wire wrlvl_byte_done;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_r;
  wire wrlvl_done_r1;
  wire wrlvl_final_if_rst;
  wire wrlvl_rank_done;

  assign cnt_shift_r_reg_0_sn_1 = \cnt_shift_r_reg[0] ;
  LUT2 #(
    .INIT(4'h2)) 
    \calib_sel[1]_i_2 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ),
        .O(\calib_sel[1]_i_2_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \calib_sel_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_39 ),
        .Q(\calib_sel_reg[3]_0 [0]),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \calib_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_25 ),
        .Q(\calib_sel_reg[3]_0 [1]),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \calib_sel_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_38 ),
        .Q(\calib_sel_reg[3]_0 [2]),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \calib_zero_inputs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_40 ),
        .Q(calib_zero_inputs[0]),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \calib_zero_inputs_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(u_ddr_phy_init_n_94),
        .Q(calib_zero_inputs[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_5[3]),
        .I3(out_fifo_6),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_5[2]),
        .I3(out_fifo_6),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(out_fifo_4[14]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_5[1]),
        .I3(out_fifo_6),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(out_fifo_4[14]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_5[0]),
        .I3(out_fifo_6),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[21]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[20]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30 
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[31]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31 
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[30]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(out_fifo_4[13]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[29]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(out_fifo_4[13]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[28]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36 
       (.I0(mc_cas_n[0]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[25]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37 
       (.I0(mc_cas_n[0]),
        .I1(init_calib_complete_reg_rep__5_0),
        .I2(out_fifo_7[24]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44 
       (.I0(out_fifo_10[0]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_7[37]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45 
       (.I0(out_fifo_10[0]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_7[36]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48 
       (.I0(mc_ras_n[0]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_7[45]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49 
       (.I0(mc_ras_n[0]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_7[44]),
        .I3(out_fifo_8),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10 
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_11[15]),
        .I3(out_fifo_12),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11 
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_11[14]),
        .I3(out_fifo_12),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12 
       (.I0(out_fifo_4[11]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_11[13]),
        .I3(out_fifo_12),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13 
       (.I0(out_fifo_4[11]),
        .I1(init_calib_complete_reg_rep__4_0),
        .I2(out_fifo_11[12]),
        .I3(out_fifo_12),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_10 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_2 [1]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(COUNTERLOADVAL[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_10__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_2 [1]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_17 [1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_11 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_2 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(COUNTERLOADVAL[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_11__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_2 [0]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_17 [0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_6 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_2 [5]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(COUNTERLOADVAL[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_6__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_2 [5]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_17 [5]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_7 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_2 [4]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(COUNTERLOADVAL[4]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_7__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_2 [4]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_17 [4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_8 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_2 [3]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(COUNTERLOADVAL[3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_8__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_2 [3]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_17 [3]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_9 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_2 [2]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(COUNTERLOADVAL[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_in_gen.phaser_in_i_9__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_2 [2]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_17 [2]));
  DDR3LController_mig_7series_v4_2_ddr_phy_rdlvl \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl 
       (.CLK(CLK),
        .E(u_ddr_phy_wrcal_n_11),
        .\FSM_onehot_cal1_state_r_reg[13]_0 (\FSM_onehot_cal1_state_r_reg[13] ),
        .Q({po_stg2_wrcal_cnt,\po_stg2_wrcal_cnt_reg[0] }),
        .\cal1_cnt_cpt_r_reg[0]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_18 ),
        .\cnt_idel_dec_cpt_r_reg[2]_0 (\cnt_idel_dec_cpt_r_reg[2] ),
        .\cnt_idel_dec_cpt_r_reg[5]_0 (\calib_sel_reg[3]_0 [2]),
        .\cnt_shift_r_reg[0]_0 (cnt_shift_r_reg),
        .\cnt_shift_r_reg[0]_1 (u_ddr_phy_wrcal_n_9),
        .\cnt_shift_r_reg[2]_0 (cnt_shift_r_reg_0_sn_1),
        .dqs_po_dec_done_r1_reg_0(dqs_po_dec_done),
        .found_second_edge_r_reg_0(prech_req_r_reg),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (wrcal_done_reg),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 (u_ddr_phy_init_n_22),
        .idelay_ce_int(idelay_ce_int),
        .idelay_inc_int(idelay_inc_int),
        .\idelay_tap_cnt_r_reg[0][0][0]_0 (u_ddr_phy_wrcal_n_14),
        .\idelay_tap_cnt_r_reg[0][1][1]_0 (\idelay_tap_cnt_r_reg[0][1][4] ),
        .mpr_dec_cpt_r(mpr_dec_cpt_r),
        .mpr_rdlvl_start_r_reg_0(u_ddr_phy_init_n_207),
        .new_cnt_cpt_r_reg_0(new_cnt_cpt_r_reg),
        .new_cnt_cpt_r_reg_1(wrcal_pat_resume_r_reg),
        .p_1_in(p_1_in),
        .pi_calib_done(pi_calib_done),
        .pi_cnt_dec_reg_0(pi_cnt_dec_reg),
        .\pi_counter_read_val_w[0]_2 (\pi_counter_read_val_w[0]_2 ),
        .pi_fine_dly_dec_done_reg_0(pi_fine_dly_dec_done),
        .\pi_rdval_cnt_reg[3]_0 (\pi_rdval_cnt_reg[3] ),
        .pi_stg2_load_reg_0(pi_counter_load_en),
        .\pi_stg2_reg_l_reg[5]_0 (pi_counter_load_val),
        .\po_stg2_wrcal_cnt_reg[0] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22 ),
        .\po_stg2_wrcal_cnt_reg[1] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_21 ),
        .prech_done(prech_done),
        .rd_active_r(rd_active_r),
        .\rd_mux_sel_r_reg[0]_0 (\rd_mux_sel_r_reg[0] ),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 (\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_pi_stg2_f_en(rdlvl_pi_stg2_f_en),
        .rdlvl_pi_stg2_f_incdec(rdlvl_pi_stg2_f_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done_int_reg_0(rdlvl_stg1_done_int_reg),
        .rdlvl_stg1_done_int_reg_1(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_16 ),
        .rdlvl_stg1_done_int_reg_2(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_17 ),
        .rdlvl_stg1_done_int_reg_3(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20 ),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_r_reg_0(u_ddr_phy_init_n_18),
        .reset_if(reset_if),
        .reset_if_r9(reset_if_r9),
        .reset_if_reg(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ),
        .reset_if_reg_0(rdlvl_stg1_done_r1),
        .reset_if_reg_1(wrcal_done_reg_0),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0]_0 (\samp_edge_cnt1_r_reg[0] ),
        .store_sr_req_r_reg_0(store_sr_req_r_reg),
        .\tap_cnt_cpt_r_reg[5]_0 (\tap_cnt_cpt_r_reg[5] ),
        .\wait_cnt_r_reg[0]_0 (\wait_cnt_r_reg[0] ),
        .wrcal_final_chk_i_8(u_ddr_phy_init_n_15));
  DDR3LController_mig_7series_v4_2_ddr_phy_tempmon ddr_phy_tempmon_0
       (.CLK(CLK),
        .D(D),
        .calib_complete(calib_complete),
        .\calib_sel_reg[1] (wrcal_done_reg_0),
        .delay_done_r4_reg(ddr_phy_tempmon_0_n_2),
        .\device_temp_101_reg[11]_0 (\init_state_r1_reg[0] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (ck_addr_cmd_delay_done),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_4 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 (wrcal_done_reg),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 (rdlvl_stg1_done_int_reg),
        .\gen_byte_sel_div2.calib_in_common_i_2 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2 ),
        .\neutral_max_limit_reg[1]_0 (\calib_seq_reg[0] ),
        .\one_dec_max_limit_reg[11]_0 (mpr_rdlvl_start_reg),
        .\one_dec_min_limit_reg[2]_0 (init_complete_r_timing_reg),
        .pi_f_dec_reg_0(tempmon_pi_f_dec),
        .pi_f_inc_reg_0(tempmon_pi_f_inc),
        .pi_f_inc_reg_1(ddr_phy_tempmon_0_n_4),
        .pi_f_inc_reg_2(prech_req_r_reg),
        .rdlvl_stg1_done_int_reg(ddr_phy_tempmon_0_n_3),
        .tempmon_sample_en(tempmon_sample_en),
        .\two_dec_min_limit_reg[11]_0 (\init_state_r_reg[6] ),
        .wrcal_done_reg(ddr_phy_tempmon_0_n_5));
  DDR3LController_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr 
       (.CLK(CLK),
        .D({\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_38 ,\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_39 }),
        .Q(\calib_sel_reg[3]_0 [1:0]),
        .RSTB(RSTB),
        .calib_sel1__1(calib_sel1__1),
        .\calib_sel_reg[0] (dqs_po_dec_done),
        .\calib_sel_reg[0]_0 (pi_fine_dly_dec_done),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_12 ),
        .\calib_sel_reg[3] (ck_addr_cmd_delay_done),
        .\calib_sel_reg[3]_0 (ddr_phy_tempmon_0_n_4),
        .ck_po_stg2_f_en(ck_po_stg2_f_en),
        .ck_po_stg2_f_en_reg_0(\init_state_r_reg[6] ),
        .ck_po_stg2_f_indec(ck_po_stg2_f_indec),
        .cmd_delay_start0(cmd_delay_start0),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .ctl_lane_cnt(ctl_lane_cnt),
        .\ctl_lane_cnt_reg[0]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_32 ),
        .\ctl_lane_cnt_reg[1]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_31 ),
        .\ctl_lane_cnt_reg[2]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_30 ),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_done_r_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2 ),
        .dqs_found_done_r_reg_1(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_28 ),
        .dqs_found_done_r_reg_2(dqs_found_done_r_reg),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_found_prech_req_reg_0(\complex_address_reg[9] ),
        .dqs_found_start_r_reg_0(u_ddr_phy_init_n_93),
        .dqs_po_en_stg2_f(dqs_po_en_stg2_f),
        .dqs_po_stg2_f_incdec(dqs_po_stg2_f_incdec),
        .fine_adjust_reg_0(fine_adjust_reg),
        .first_fail_detect_reg_0(prech_req_r_reg),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (wrcal_done_reg_0),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_8 ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_9 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (ddr_phy_tempmon_0_n_5),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (ddr_phy_tempmon_0_n_3),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[0] (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0] ),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[1] (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1] ),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[2] (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2] ),
        .in0(in0),
        .\init_dec_cnt_reg[5]_0 (\cnt_pwron_r_reg[0] ),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .\init_state_r[0]_i_17 (u_ddr_phy_init_n_2),
        .\init_state_r[2]_i_16 (rdlvl_stg1_done_int_reg),
        .phaser_out(calib_in_common),
        .phaser_out_0(calib_zero_inputs),
        .phaser_out_1(phaser_out_i_5_n_0),
        .pi_calib_done(pi_calib_done),
        .\pi_dqs_found_all_bank_reg[1]_0 (pi_dqs_found_all_bank),
        .\pi_dqs_found_all_bank_reg[1]_1 (u_ddr_phy_init_n_92),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_done_r1_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_20 ),
        .pi_dqs_found_done_r1_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_21 ),
        .pi_dqs_found_done_r1_reg_1(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_22 ),
        .pi_dqs_found_done_r1_reg_2(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_23 ),
        .pi_dqs_found_done_r1_reg_3(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_24 ),
        .pi_dqs_found_done_r1_reg_4(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_25 ),
        .pi_dqs_found_done_r1_reg_5(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_26 ),
        .pi_dqs_found_done_r1_reg_6(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_27 ),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .\pi_rst_stg1_cal_r_reg[1]_0 (\pi_rst_stg1_cal_r_reg[1] ),
        .\pi_rst_stg1_cal_reg[0]_0 (\pi_rst_stg1_cal_reg[0] ),
        .\pi_rst_stg1_cal_reg[1]_0 (pi_rst_dqs_find),
        .\pi_rst_stg1_cal_reg[1]_1 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_40 ),
        .prech_done(prech_done),
        .prech_req_posedge_r_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_29 ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 (cnt_shift_r_reg_0_sn_1),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 (rd_data_offset_ranks_0),
        .\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 (\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ),
        .\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 (rd_data_offset_ranks_1),
        .\rd_byte_data_offset_reg[0][3]_0 ({\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11 ,\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_12 }),
        .\rd_byte_data_offset_reg[0][9]_0 ({\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_18 ,\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_19 }));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_24 ),
        .Q(\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_23 ),
        .Q(\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \gen_byte_sel_div2.calib_in_common_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_byte_sel_div2.calib_in_common_reg_16 ),
        .Q(calib_in_common),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  FDRE \gen_byte_sel_div2.ctl_lane_sel_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_32 ),
        .Q(\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  FDRE \gen_byte_sel_div2.ctl_lane_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_31 ),
        .Q(\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  FDRE \gen_byte_sel_div2.ctl_lane_sel_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_30 ),
        .Q(\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  FDRE idelay_ce_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_int),
        .Q(idelay_ce_r1),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  FDRE idelay_ce_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_r1),
        .Q(idelay_ce),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  FDRE idelay_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_int),
        .Q(idelay_inc_r1),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  (* syn_maxfan = "30" *) 
  FDRE idelay_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_r1),
        .Q(idelay_inc),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404050)) 
    ififo_rst_i_1
       (.I0(calib_zero_inputs[0]),
        .I1(calib_in_common),
        .I2(ififo_rst_reg),
        .I3(\calib_sel_reg[3]_0 [0]),
        .I4(\calib_sel_reg[3]_0 [1]),
        .I5(phy_if_reset),
        .O(ififo_rst_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45004400)) 
    ififo_rst_i_1__0
       (.I0(calib_zero_inputs[0]),
        .I1(calib_in_common),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(ififo_rst_reg),
        .I4(\calib_sel_reg[3]_0 [1]),
        .I5(phy_if_reset),
        .O(ififo_rst_reg0_1));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__0_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__1_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__2_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__3_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__4_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__5_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__6
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__6_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(idelay_ce),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(idelay_ce),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_10 ));
  DDR3LController_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay 
       (.CLK(CLK),
        .Q(Q),
        .cmd_delay_start0(cmd_delay_start0),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .cnt_pwron_cke_done_r(cnt_pwron_cke_done_r),
        .ctl_lane_cnt(ctl_lane_cnt),
        .delay_done_r4_reg_0(ck_addr_cmd_delay_done),
        .delay_done_r4_reg_1(\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_2 ),
        .\delaydec_cnt_r_reg[4]_0 (cnt_shift_r_reg_0_sn_1),
        .p_1_in(p_1_in),
        .po_en_stg2_f_reg_0(prech_req_r_reg),
        .\wait_cnt_r_reg[0]_0 (dqs_po_dec_done),
        .\wait_cnt_r_reg[0]_1 (pi_fine_dly_dec_done));
  DDR3LController_mig_7series_v4_2_ddr_phy_wrlvl \mb_wrlvl_inst.u_ddr_phy_wrlvl 
       (.CLK(CLK),
        .D(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_25 ),
        .Q(Q),
        .RSTB(RSTB),
        .app_rd_data(app_rd_data),
        .calib_sel1__1(calib_sel1__1),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_0 ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_2 ),
        .\calib_sel_reg[1]_1 (\calib_sel_reg[1]_5 ),
        .\calib_sel_reg[1]_2 (\calib_sel_reg[1]_11 ),
        .\calib_sel_reg[1]_3 (\calib_sel[1]_i_2_n_0 ),
        .\calib_sel_reg[1]_4 (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2] ),
        .\calib_sel_reg[1]_5 (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1] ),
        .\calib_sel_reg[1]_6 (ddr_phy_tempmon_0_n_4),
        .\calib_sel_reg[1]_7 (pi_fine_dly_dec_done),
        .ck_po_stg2_f_en(ck_po_stg2_f_en),
        .ck_po_stg2_f_indec(ck_po_stg2_f_indec),
        .cmd_delay_start0(cmd_delay_start0),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .\corse_cnt_reg[0][0]_0 ({po_stg2_wrcal_cnt,\po_stg2_wrcal_cnt_reg[0] }),
        .\corse_dec_reg[1][2]_0 (\corse_dec_reg[1][2] ),
        .done_dqs_dec237_out(done_dqs_dec237_out),
        .done_dqs_tap_inc(done_dqs_tap_inc),
        .\dqs_count_r_reg[0]_rep_0 (prech_req_r_reg),
        .dqs_po_dec_done_reg_0(dqs_po_dec_done),
        .dqs_po_en_stg2_f(dqs_po_en_stg2_f),
        .dqs_po_en_stg2_f_reg_0(dqs_po_en_stg2_f_reg),
        .dqs_po_en_stg2_f_reg_1(\complex_address_reg[9] [0]),
        .dqs_po_stg2_f_incdec(dqs_po_stg2_f_incdec),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_24 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 (\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[0] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_22 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_23 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (\gen_byte_sel_div2.byte_sel_cnt_reg_n_0_[1] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 (ddr_phy_tempmon_0_n_2),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_21 ),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (\gen_byte_sel_div2.calib_in_common_reg_3 ),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (\gen_byte_sel_div2.calib_in_common_reg_4 ),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (\gen_byte_sel_div2.calib_in_common_reg_5 ),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (\gen_byte_sel_div2.calib_in_common_reg_10 ),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (\gen_byte_sel_div2.calib_in_common_reg_11 ),
        .\gen_byte_sel_div2.calib_in_common_reg_7 (\gen_byte_sel_div2.calib_in_common_reg_12 ),
        .\gen_byte_sel_div2.calib_in_common_reg_8 (\gen_byte_sel_div2.calib_in_common_reg_13 ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 (\gen_rd[0].rd_data_rise_wl_r_reg[0] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 (\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ),
        .\gen_rd[1].rd_data_rise_wl_r_reg[1]_0 (\gen_rd[1].rd_data_rise_wl_r_reg[1] ),
        .mem_out(mem_out),
        .my_empty(my_empty),
        .my_empty_3(my_empty_3),
        .phaser_out(calib_in_common),
        .phaser_out_0(calib_zero_inputs),
        .phaser_out_1(phaser_out_i_5_n_0),
        .po_cnt_dec_reg_0(po_cnt_dec_reg),
        .po_cnt_dec_reg_1(cnt_shift_r_reg_0_sn_1),
        .\po_counter_read_val_w[0]_1 (\po_counter_read_val_w[0]_1 ),
        .po_enstg2_f(po_enstg2_f),
        .\po_rdval_cnt_reg[1]_0 (\po_rdval_cnt_reg[1] ),
        .\po_rdval_cnt_reg[8]_0 (\calib_sel_reg[3]_0 ),
        .\po_rdval_cnt_reg[8]_1 (\po_rdval_cnt_reg[8] ),
        .\single_rank.done_dqs_dec_reg_0 (wrcal_done_reg_0),
        .\wait_cnt_reg[0]_0 (\wait_cnt_reg[0] ),
        .\wl_dqs_tap_count_r_reg[0][0][4]_0 (\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]),
        .wl_sm_start(wl_sm_start),
        .wr_level_done_reg_0(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_4 ),
        .wr_level_start_r_reg_0(u_ddr_phy_init_n_17),
        .wrlvl_byte_done(wrlvl_byte_done),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_byte_redo_r(wrlvl_byte_redo_r),
        .wrlvl_rank_done(wrlvl_rank_done),
        .\wrlvl_redo_corse_inc_reg[0]_0 (u_ddr_phy_wrcal_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_3__1
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[67]),
        .O(d_in[5]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_4__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[65]),
        .O(d_in[4]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_5__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[71]),
        .O(d_in[7]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_6__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[69]),
        .O(d_in[6]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_42_47_i_2
       (.I0(init_calib_complete_reg_rep__1_n_0),
        .I1(out_fifo_4[11]),
        .O(\cmd_pipe_plus.mc_cke_reg[1]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_48_53_i_3
       (.I0(init_calib_complete_reg_rep__1_n_0),
        .I1(out_fifo_4[13]),
        .O(phy_dout[12]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_60_65_i_1__0
       (.I0(init_calib_complete_reg_rep__1_n_0),
        .I1(out_fifo_4[14]),
        .O(\cmd_pipe_plus.mc_address_reg[20]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_66_71_i_1__0
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(mc_cas_n[1]),
        .O(phy_dout[13]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_1__2
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[66]),
        .O(init_calib_complete_reg_rep_1[33]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_2__2
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[64]),
        .O(init_calib_complete_reg_rep_1[32]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_3__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[70]),
        .O(init_calib_complete_reg_rep_1[35]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_4__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(out_fifo[68]),
        .O(init_calib_complete_reg_rep_1[34]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404050)) 
    ofifo_rst_i_1
       (.I0(calib_zero_inputs[0]),
        .I1(calib_in_common),
        .I2(ififo_rst_reg),
        .I3(\calib_sel_reg[3]_0 [0]),
        .I4(\calib_sel_reg[3]_0 [1]),
        .I5(A_rst_primitives),
        .O(ofifo_rst_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45004400)) 
    ofifo_rst_i_1__0
       (.I0(calib_zero_inputs[0]),
        .I1(calib_in_common),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(ififo_rst_reg),
        .I4(\calib_sel_reg[3]_0 [1]),
        .I5(A_rst_primitives),
        .O(ofifo_rst_reg0_2));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_2__0
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[71]),
        .I2(out_fifo_2[7]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_0[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_34
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[70]),
        .I2(out_fifo_0[35]),
        .I3(out_fifo_1),
        .O(D9[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_35
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[68]),
        .I2(out_fifo_0[34]),
        .I3(out_fifo_1),
        .O(D9[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_36
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[66]),
        .I2(out_fifo_0[33]),
        .I3(out_fifo_1),
        .O(D9[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_37
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[64]),
        .I2(out_fifo_0[32]),
        .I3(out_fifo_1),
        .O(D9[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_3__0
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[69]),
        .I2(out_fifo_2[6]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_0[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_4__0
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[67]),
        .I2(out_fifo_2[5]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_0[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_5__0
       (.I0(init_calib_complete_reg_rep__2_n_0),
        .I1(out_fifo[65]),
        .I2(out_fifo_2[4]),
        .I3(out_fifo_3),
        .O(init_calib_complete_reg_rep__2_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_1 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_1 ),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \phaser_in_gen.phaser_in_i_1__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_1 ),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \phaser_in_gen.phaser_in_i_2 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(calib_in_common),
        .I3(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \phaser_in_gen.phaser_in_i_2__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(calib_in_common),
        .I3(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_3 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in ),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \phaser_in_gen.phaser_in_i_3__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in ),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_4 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\phaser_in_gen.phaser_in_0 ),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \phaser_in_gen.phaser_in_i_4__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\phaser_in_gen.phaser_in_0 ),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_5 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(ififo_rst_reg),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    \phaser_in_gen.phaser_in_i_5__0 
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(ififo_rst_reg),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_in_common),
        .I4(calib_zero_inputs[0]),
        .O(\calib_sel_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    phaser_out_i_2
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[3]_0 [1]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_zero_inputs[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_6 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    phaser_out_i_2__2
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[3]_0 [1]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_zero_inputs[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_7 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    phaser_out_i_2__3
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[3]_0 [1]),
        .I2(\calib_sel_reg[3]_0 [0]),
        .I3(calib_zero_inputs[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_14 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    phaser_out_i_2__4
       (.I0(calib_in_common),
        .I1(\calib_sel_reg[3]_0 [0]),
        .I2(\calib_sel_reg[3]_0 [1]),
        .I3(calib_zero_inputs[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_15 ));
  LUT2 #(
    .INIT(4'h1)) 
    phaser_out_i_5
       (.I0(\calib_sel_reg[3]_0 [1]),
        .I1(\calib_sel_reg[3]_0 [0]),
        .O(phaser_out_i_5_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    phy_if_reset0
       (.I0(phy_if_reset_w),
        .I1(reset_if),
        .I2(wrlvl_final_if_rst),
        .O(phy_if_reset0__0));
  FDRE phy_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_if_reset0__0),
        .Q(phy_if_reset),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    po_en_stg2_f0
       (.I0(dqs_po_en_stg2_f),
        .I1(cmd_po_en_stg2_f),
        .I2(ck_po_stg2_f_en),
        .O(po_enstg2_f));
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 " *) 
  SRL16E reset_if_r8_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(reset_if),
        .Q(reset_if_r8_reg_srl8_n_0));
  FDRE reset_if_r9_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reset_if_r8_reg_srl8_n_0),
        .Q(reset_if_r9),
        .R(1'b0));
  FDRE reset_if_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ),
        .Q(reset_if),
        .R(1'b0));
  FDRE tempmon_pi_f_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sel_pi_incdec),
        .Q(tempmon_pi_f_en_r),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  FDRE tempmon_pi_f_inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_pi_f_inc),
        .Q(tempmon_pi_f_inc_r),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3] [0]));
  DDR3LController_mig_7series_v4_2_ddr_phy_init u_ddr_phy_init
       (.CLK(CLK),
        .D(u_ddr_phy_init_n_94),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .E(E),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .burst_addr_r_reg_0(wrcal_done_reg),
        .\cal2_state_r[3]_i_5 (u_ddr_phy_wrcal_n_2),
        .calib_complete(calib_complete),
        .calib_ctl_wren_reg_0(calib_cmd_wren),
        .calib_ctl_wren_reg_1(calib_ctl_wren_reg),
        .\calib_data_offset_0_reg[0]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_23 ),
        .\calib_data_offset_0_reg[1]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_22 ),
        .\calib_data_offset_0_reg[3]_0 (rd_data_offset_ranks_0),
        .\calib_data_offset_0_reg[3]_1 ({\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_11 ,\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_12 }),
        .\calib_data_offset_0_reg[4]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_21 ),
        .\calib_data_offset_0_reg[5]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_20 ),
        .\calib_data_offset_1_reg[0]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_27 ),
        .\calib_data_offset_1_reg[1]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_26 ),
        .\calib_data_offset_1_reg[3]_0 (rd_data_offset_ranks_1),
        .\calib_data_offset_1_reg[3]_1 ({\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_18 ,\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_19 }),
        .\calib_data_offset_1_reg[4]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_25 ),
        .\calib_data_offset_1_reg[5]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_24 ),
        .calib_sel1__1(calib_sel1__1),
        .\calib_seq_reg[0]_0 (\calib_seq_reg[0] ),
        .calib_wrdata_en(calib_wrdata_en),
        .\calib_zero_inputs_reg[1] (wrcal_done_reg_0),
        .\calib_zero_inputs_reg[1]_0 (calib_in_common),
        .cmd_delay_start0(cmd_delay_start0),
        .\cmd_pipe_plus.mc_address_reg[16] (\cmd_pipe_plus.mc_cas_n_reg[1]_2 [3:0]),
        .\cmd_pipe_plus.mc_address_reg[17] (\cmd_pipe_plus.mc_address_reg[17] ),
        .\cmd_pipe_plus.mc_address_reg[18] (\cmd_pipe_plus.mc_address_reg[18] ),
        .\cmd_pipe_plus.mc_address_reg[19] (\cmd_pipe_plus.mc_address_reg[19] ),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20]_0 [2:1]),
        .\cmd_pipe_plus.mc_address_reg[20]_0 (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_address_reg[21] (\cmd_pipe_plus.mc_address_reg[21] ),
        .\cmd_pipe_plus.mc_address_reg[22] (\cmd_pipe_plus.mc_address_reg[22] ),
        .\cmd_pipe_plus.mc_address_reg[23] (\cmd_pipe_plus.mc_address_reg[23] ),
        .\cmd_pipe_plus.mc_address_reg[24] (\cmd_pipe_plus.mc_address_reg[24] ),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_bank_reg[4] (\cmd_pipe_plus.mc_bank_reg[4] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] ({\cmd_pipe_plus.mc_cas_n_reg[1]_0 [7:6],\cmd_pipe_plus.mc_cas_n_reg[1]_0 [3:0]}),
        .\cmd_pipe_plus.mc_cas_n_reg[1]_0 (\cmd_pipe_plus.mc_cas_n_reg[1]_1 [3:2]),
        .\cmd_pipe_plus.mc_cke_reg[1] ({\cmd_pipe_plus.mc_cke_reg[1]_0 [14:7],\cmd_pipe_plus.mc_cke_reg[1]_0 [5:0]}),
        .\cmd_pipe_plus.mc_cke_reg[1]_0 (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cmd_pipe_plus.mc_data_offset_1_reg[5] (\cmd_pipe_plus.mc_data_offset_1_reg[5] ),
        .\cmd_pipe_plus.mc_odt_reg[0] (\cmd_pipe_plus.mc_odt_reg[0] ),
        .\cmd_pipe_plus.mc_ras_n_reg[1] (\cmd_pipe_plus.mc_ras_n_reg[1] [3:2]),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] [3:2]),
        .cnt_pwron_cke_done_r(cnt_pwron_cke_done_r),
        .\cnt_pwron_r_reg[0]_0 (\cnt_pwron_r_reg[0] ),
        .\complex_address_reg[9]_0 (\complex_address_reg[9] [1]),
        .complex_row0_rd_done_reg_0(complex_row0_rd_done_reg),
        .\complex_wait_cnt_reg[3]_0 (\idelay_tap_cnt_r_reg[0][1][4] ),
        .d_in({d_in[35:8],d_in[3:0]}),
        .ddr3_lm_done_r(ddr3_lm_done_r),
        .\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 (init_calib_complete_reg_rep__0_n_0),
        .\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 (init_calib_complete_reg_rep_0),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .done_dqs_tap_inc(done_dqs_tap_inc),
        .dqs_found_prech_req(dqs_found_prech_req),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_16 ),
        .\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_28 ),
        .init_calib_complete_reg_rep__2(init_calib_complete_reg_rep__2_1),
        .init_complete_r_timing_reg_0(init_complete_r_timing_reg),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .\init_state_r1_reg[0]_0 (\init_state_r1_reg[0] ),
        .\init_state_r[0]_i_18_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_20 ),
        .\init_state_r[0]_i_6_0 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_29 ),
        .\init_state_r[1]_i_5_0 (u_ddr_phy_wrcal_n_16),
        .\init_state_r[3]_i_3_0 (u_ddr_phy_wrcal_n_15),
        .\init_state_r[4]_i_11_0 (u_ddr_phy_wrcal_n_5),
        .\init_state_r[5]_i_25_0 (u_ddr_phy_wrcal_n_17),
        .\init_state_r[5]_i_4_0 (\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_2 ),
        .\init_state_r_reg[5]_0 (u_ddr_phy_init_n_22),
        .\init_state_r_reg[6]_0 (\init_state_r_reg[6] ),
        .mc_cas_n(mc_cas_n[1]),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n[1]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out_4(mem_out_4),
        .mpr_rdlvl_start_reg_0(u_ddr_phy_init_n_207),
        .mpr_rdlvl_start_reg_1(mpr_rdlvl_start_reg),
        .mux_address(mux_address),
        .mux_reset_n(mux_reset_n),
        .\one_rank.stg1_wr_done_reg_0 (u_ddr_phy_init_n_15),
        .out(out),
        .out_fifo(out_fifo[63:0]),
        .out_fifo_0(init_calib_complete_reg_rep__3_0),
        .out_fifo_1(out_fifo_0[31:0]),
        .out_fifo_10({out_fifo_7[47:46],out_fifo_7[43:38],out_fifo_7[35:32],out_fifo_7[27:26],out_fifo_7[23:22],out_fifo_7[19:0]}),
        .out_fifo_11(out_fifo_8),
        .out_fifo_12(out_fifo_9),
        .out_fifo_13(init_calib_complete_reg_rep__4_0),
        .out_fifo_14({out_fifo_11[35:16],out_fifo_11[11:0]}),
        .out_fifo_15(out_fifo_12),
        .out_fifo_16(init_calib_complete_reg_rep__6_0),
        .out_fifo_17(out_fifo_13),
        .out_fifo_2(out_fifo_1),
        .out_fifo_3({out_fifo_2[35:8],out_fifo_2[3:0]}),
        .out_fifo_4(out_fifo_3),
        .out_fifo_5({out_fifo_4[25:15],out_fifo_4[12],out_fifo_4[10:0]}),
        .out_fifo_6(out_fifo_10[1]),
        .out_fifo_7(init_calib_complete_reg_rep__5_0),
        .out_fifo_8(out_fifo_5[7:4]),
        .out_fifo_9(out_fifo_6),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .phy_control_i(init_calib_complete_reg_rep__2_n_0),
        .phy_control_i_0(init_calib_complete_reg_rep__1_n_0),
        .phy_control_i_1(phy_control_i),
        .phy_control_i_10(phy_control_i_8),
        .phy_control_i_2(phy_control_i_0),
        .phy_control_i_3(phy_control_i_1),
        .phy_control_i_4(phy_control_i_2),
        .phy_control_i_5(phy_control_i_3),
        .phy_control_i_6(phy_control_i_4),
        .phy_control_i_7(phy_control_i_5),
        .phy_control_i_8(phy_control_i_6),
        .phy_control_i_9(phy_control_i_7),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_dout({phy_dout[19:14],phy_dout[11:0]}),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .pi_calib_done(pi_calib_done),
        .\pi_dqs_found_all_bank_reg[1] (pi_dqs_found_all_bank),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_done_r1_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2 ),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .pi_dqs_found_start_reg_0(u_ddr_phy_init_n_92),
        .pi_dqs_found_start_reg_1(u_ddr_phy_init_n_93),
        .pi_phase_locked_all_r1_reg_0(pi_phase_locked_all_r1_reg),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prbs_rdlvl_done_pulse_reg_0(prbs_rdlvl_done_pulse_reg),
        .prech_done(prech_done),
        .prech_req_posedge_r_reg_0(u_ddr_phy_init_n_2),
        .prech_req_r_reg_0(prech_req_r_reg),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done_r1_reg_0(rdlvl_stg1_done_r1),
        .rdlvl_stg1_done_r1_reg_1(rdlvl_stg1_done_int_reg),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_reg_0(u_ddr_phy_init_n_18),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .wl_sm_start(wl_sm_start),
        .wr_en_inferred__0_i_1_0(wr_en_inferred__0_i_1),
        .wr_lvl_start_reg_0(u_ddr_phy_init_n_17),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ),
        .wrcal_final_chk_i_5_0(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_17 ),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_resume_w(wrcal_resume_w),
        .wrcal_sanity_chk(wrcal_sanity_chk),
        .wrcal_sanity_chk_reg_0(u_ddr_phy_init_n_95),
        .wrcal_start_reg_0(u_ddr_phy_init_n_206),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 (\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] ),
        .\write_buffer.wr_buf_out_data_reg[48] (init_calib_complete_reg_rep_1[31:0]),
        .\write_buffer.wr_buf_out_data_reg[56] (\write_buffer.wr_buf_out_data_reg[56] ),
        .\write_buffer.wr_buf_out_data_reg[57] (\write_buffer.wr_buf_out_data_reg[57] ),
        .\write_buffer.wr_buf_out_data_reg[58] (\write_buffer.wr_buf_out_data_reg[58] ),
        .\write_buffer.wr_buf_out_data_reg[59] (\write_buffer.wr_buf_out_data_reg[59] ),
        .\write_buffer.wr_buf_out_data_reg[60] (\write_buffer.wr_buf_out_data_reg[60] ),
        .\write_buffer.wr_buf_out_data_reg[61] (\write_buffer.wr_buf_out_data_reg[61] ),
        .\write_buffer.wr_buf_out_data_reg[62] (\write_buffer.wr_buf_out_data_reg[62] ),
        .\write_buffer.wr_buf_out_data_reg[63] (\write_buffer.wr_buf_out_data_reg[63] ),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_done_r1(wrlvl_done_r1),
        .wrlvl_done_r_reg_0(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_4 ),
        .wrlvl_final_if_rst(wrlvl_final_if_rst),
        .wrlvl_rank_done(wrlvl_rank_done));
  DDR3LController_mig_7series_v4_2_ddr_phy_wrcal u_ddr_phy_wrcal
       (.CLK(CLK),
        .E(u_ddr_phy_wrcal_n_11),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .Q({po_stg2_wrcal_cnt,\po_stg2_wrcal_cnt_reg[0] }),
        .cal1_dq_idel_ce_reg(u_ddr_phy_wrcal_n_14),
        .cal2_if_reset_reg_0(u_ddr_phy_init_n_206),
        .\cal2_state_r_reg[0]_0 (u_ddr_phy_init_n_95),
        .\cnt_shift_r_reg[0] (cnt_shift_r_reg),
        .\cnt_shift_r_reg[0]_0 (cnt_shift_r_reg_0_sn_1),
        .\cnt_shift_r_reg[0]_1 (u_ddr_phy_init_n_18),
        .ddr3_lm_done_r(ddr3_lm_done_r),
        .done_dqs_dec237_out(done_dqs_dec237_out),
        .early1_data_reg_0(u_ddr_phy_wrcal_n_7),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_ce_int(idelay_ce_int),
        .idelay_ld_rst(idelay_ld_rst),
        .\idelay_tap_cnt_r_reg[0][1][4] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_18 ),
        .\idelay_tap_cnt_r_reg[0][1][4]_0 (\idelay_tap_cnt_r_reg[0][1][4] ),
        .\init_state_r[1]_i_17 (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_2 ),
        .\init_state_r[3]_i_11 (rdlvl_stg1_done_int_reg),
        .\init_state_r[5]_i_37 (u_ddr_phy_init_n_2),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (calib_zero_inputs[0]),
        .\input_[2].iserdes_dq_.idelay_dq.idelaye2 (calib_in_common),
        .\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 (\calib_sel_reg[3]_0 [1:0]),
        .phy_if_reset_w(phy_if_reset_w),
        .phy_rddata_en(phy_rddata_en),
        .prech_done(prech_done),
        .rd_active_r(rd_active_r),
        .rd_active_r_reg_0(u_ddr_phy_wrcal_n_9),
        .wrcal_done_reg_0(wrcal_done_reg),
        .wrcal_done_reg_1(u_ddr_phy_wrcal_n_16),
        .wrcal_done_reg_2(wrcal_done_reg_0),
        .wrcal_pat_resume_r_reg_0(wrcal_pat_resume_r_reg),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_resume_w(wrcal_resume_w),
        .wrcal_sanity_chk(wrcal_sanity_chk),
        .wrcal_sanity_chk_done_reg_0(u_ddr_phy_wrcal_n_5),
        .wrcal_sanity_chk_done_reg_1(u_ddr_phy_wrcal_n_15),
        .wrcal_sanity_chk_r_reg_0(u_ddr_phy_wrcal_n_2),
        .wrlvl_byte_done(wrlvl_byte_done),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_byte_redo_r(wrlvl_byte_redo_r),
        .wrlvl_byte_redo_reg_0(u_ddr_phy_wrcal_n_17),
        .wrlvl_done_r1(wrlvl_done_r1));
  LUT2 #(
    .INIT(4'h8)) 
    \zq_cntrl.zq_request_logic.zq_request_r_i_2 
       (.I0(app_zq_req),
        .I1(init_calib_complete_reg_rep__6_0),
        .O(app_zq_req_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_if_post_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_if_post_fifo
   (\rd_ptr_timing_reg[1]_0 ,
    \my_empty_reg[4]_0 ,
    \my_empty_reg[4]_rep_0 ,
    \my_empty_reg[4]_1 ,
    init_complete_r1_timing_reg,
    wr_en,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[0]_0 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    ififo_rst,
    CLK,
    if_empty_r_0,
    \rd_ptr_reg[0]_0 ,
    rd_active_r_reg,
    \read_fifo.tail_r_reg[0] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    mem_out,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ,
    app_rd_data);
  output [1:0]\rd_ptr_timing_reg[1]_0 ;
  output \my_empty_reg[4]_0 ;
  output \my_empty_reg[4]_rep_0 ;
  output \my_empty_reg[4]_1 ;
  output init_complete_r1_timing_reg;
  output wr_en;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output phy_rddata_en;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \wr_ptr_reg[1]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input ififo_rst;
  input CLK;
  input [0:0]if_empty_r_0;
  input [1:0]\rd_ptr_reg[0]_0 ;
  input rd_active_r_reg;
  input \read_fifo.tail_r_reg[0] ;
  input [31:0]\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  input [31:0]mem_out;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ;
  input [31:0]app_rd_data;

  wire CLK;
  wire [31:0]app_rd_data;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire init_complete_r1_timing_reg;
  wire [31:0]mem_out;
  wire [2:1]my_empty;
  wire \my_empty[4]_i_1_n_0 ;
  wire \my_empty[4]_i_2__0_n_0 ;
  wire my_empty_inst_rep__0_n_0;
  wire \my_empty_reg[4]_0 ;
  wire \my_empty_reg[4]_1 ;
  wire \my_empty_reg[4]_rep_0 ;
  wire \my_empty_reg[4]_rep__0_n_0 ;
  wire \my_empty_reg[4]_rep_n_0 ;
  wire [1:0]my_full;
  wire \my_full[0]_i_1_n_0 ;
  wire \my_full[0]_i_2__0_n_0 ;
  wire \my_full[1]_i_1_n_0 ;
  wire \my_full[1]_i_2_n_0 ;
  wire phy_rddata_en;
  wire rd_active_r_reg;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire [1:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg_n_0_[0] ;
  wire \rd_ptr_reg_n_0_[1] ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__3_n_0 ;
  wire \rd_ptr_timing[1]_i_1__3_n_0 ;
  wire \read_fifo.tail_r_reg[0] ;
  wire wr_en;
  wire \wr_ptr[0]_i_1__4_n_0 ;
  wire \wr_ptr[1]_i_1__4_n_0 ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1]_0 ;

  assign \rd_ptr_timing_reg[1]_0 [1:0] = rd_ptr_timing;
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[10]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [20]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[20]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [2]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[11]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [0]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[0]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [3]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[12]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [12]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[12]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[13]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [4]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[4]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [5]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[14]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [8]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[8]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[15]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [24]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[24]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [7]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[24]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [17]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[17]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [8]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[25]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [29]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[29]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [9]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[26]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [21]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[21]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [10]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[27]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [1]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[1]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [11]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[28]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [13]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[13]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [12]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[29]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [5]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[5]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [13]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[30]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [9]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[9]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [14]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[31]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [25]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[25]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [15]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[40]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [18]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[18]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [16]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[41]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [30]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[30]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [17]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[42]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [22]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[22]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [18]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[43]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [2]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[2]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [19]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[44]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [14]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[14]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [20]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[45]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [6]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[6]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [21]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[46]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [10]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[10]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [22]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[47]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [26]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[26]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [23]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[56]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [19]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[19]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [24]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[57]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [31]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[31]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [25]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[58]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [23]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[23]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [26]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[59]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [3]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[3]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [27]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[60]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [15]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[15]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [28]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[61]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [7]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[7]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [29]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[62]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [11]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[11]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [30]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[63]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [27]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[27]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [31]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[8]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [16]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[16]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[9]_INST_0 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [28]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[28]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [1]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [17]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[17]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[8]),
        .O(\gen_mux_rd[0].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [19]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[19]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[24]),
        .O(\gen_mux_rd[0].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [16]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[16]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[0]),
        .O(\gen_mux_rd[0].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [18]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[18]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[16]),
        .O(\gen_mux_rd[0].mux_rd_rise1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [29]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[29]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[9]),
        .O(\gen_mux_rd[1].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [31]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[31]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[25]),
        .O(\gen_mux_rd[1].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [28]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[28]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[1]),
        .O(\gen_mux_rd[1].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [30]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[30]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[17]),
        .O(\gen_mux_rd[1].mux_rd_rise1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [21]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[21]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[10]),
        .O(\gen_mux_rd[2].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [23]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[23]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[26]),
        .O(\gen_mux_rd[2].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [20]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[20]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[2]),
        .O(\gen_mux_rd[2].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [22]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[22]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[18]),
        .O(\gen_mux_rd[2].mux_rd_rise1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [1]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[1]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[11]),
        .O(\gen_mux_rd[3].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [3]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[3]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[27]),
        .O(\gen_mux_rd[3].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [0]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[0]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[3]),
        .O(\gen_mux_rd[3].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [2]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[2]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[19]),
        .O(\gen_mux_rd[3].mux_rd_rise1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [13]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[13]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[12]),
        .O(\gen_mux_rd[4].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [15]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[15]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[28]),
        .O(\gen_mux_rd[4].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [12]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[12]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[4]),
        .O(\gen_mux_rd[4].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [14]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[14]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[20]),
        .O(\gen_mux_rd[4].mux_rd_rise1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [5]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[5]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[13]),
        .O(\gen_mux_rd[5].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [7]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[7]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[29]),
        .O(\gen_mux_rd[5].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [4]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[4]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[5]),
        .O(\gen_mux_rd[5].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [6]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[6]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[21]),
        .O(\gen_mux_rd[5].mux_rd_rise1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [9]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[9]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[14]),
        .O(\gen_mux_rd[6].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [11]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[11]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[30]),
        .O(\gen_mux_rd[6].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [8]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[8]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[6]),
        .O(\gen_mux_rd[6].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [10]),
        .I1(my_empty_inst_rep__0_n_0),
        .I2(mem_out[10]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[22]),
        .O(\gen_mux_rd[6].mux_rd_rise1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [25]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[25]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[15]),
        .O(\gen_mux_rd[7].mux_rd_fall0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [27]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[27]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[31]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [24]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[24]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[7]),
        .O(\gen_mux_rd[7].mux_rd_rise0_r_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] [26]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[26]),
        .I3(\gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .I4(app_rd_data[23]),
        .O(\gen_mux_rd[7].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'h0040007F)) 
    mem_reg_0_3_12_17_i_1
       (.I0(my_full[0]),
        .I1(\rd_ptr_reg[0]_0 [1]),
        .I2(if_empty_r_0),
        .I3(rd_active_r_reg),
        .I4(my_empty[2]),
        .O(wr_en));
  LUT6 #(
    .INIT(64'h0000000000C01500)) 
    \my_empty[4]_i_1 
       (.I0(\my_empty_reg[4]_1 ),
        .I1(if_empty_r_0),
        .I2(\rd_ptr_reg[0]_0 [1]),
        .I3(rd_active_r_reg),
        .I4(my_empty[1]),
        .I5(my_full[1]),
        .O(\my_empty[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_empty[4]_i_2__0 
       (.I0(my_empty[1]),
        .I1(\wr_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg_n_0_[1] ),
        .I3(\rd_ptr_reg_n_0_[0] ),
        .I4(\wr_ptr_reg[1]_0 ),
        .O(\my_empty[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst__3
       (.I0(\my_empty_reg[4]_rep_n_0 ),
        .O(\my_empty_reg[4]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst__4
       (.I0(\my_empty_reg[4]_0 ),
        .O(\my_empty_reg[4]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst__5
       (.I0(\my_empty_reg[4]_0 ),
        .O(my_empty[2]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst__6
       (.I0(\my_empty_reg[4]_0 ),
        .O(my_empty[1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst_rep__0
       (.I0(\my_empty_reg[4]_rep__0_n_0 ),
        .O(my_empty_inst_rep__0_n_0));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_rep_n_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep__0 
       (.C(CLK),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_rep__0_n_0 ),
        .S(ififo_rst));
  LUT6 #(
    .INIT(64'hAAAAEAABAAAA2AA8)) 
    \my_full[0]_i_1 
       (.I0(my_full[0]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(rd_active_r_reg),
        .I3(my_full[1]),
        .I4(my_empty[1]),
        .I5(\my_full[0]_i_2__0_n_0 ),
        .O(\my_full[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_full[0]_i_2__0 
       (.I0(my_full[1]),
        .I1(\rd_ptr_reg_n_0_[0] ),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(\wr_ptr_reg[0]_0 ),
        .I4(\rd_ptr_reg_n_0_[1] ),
        .O(\my_full[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8889988889888898)) 
    \my_full[1]_i_1 
       (.I0(\my_full[1]_i_2_n_0 ),
        .I1(my_full[1]),
        .I2(\rd_ptr_reg_n_0_[0] ),
        .I3(\wr_ptr_reg[1]_0 ),
        .I4(\wr_ptr_reg[0]_0 ),
        .I5(\rd_ptr_reg_n_0_[1] ),
        .O(\my_full[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFFF3F)) 
    \my_full[1]_i_2 
       (.I0(\my_empty_reg[4]_1 ),
        .I1(if_empty_r_0),
        .I2(\rd_ptr_reg[0]_0 [1]),
        .I3(rd_active_r_reg),
        .I4(my_full[1]),
        .I5(my_empty[1]),
        .O(\my_full[1]_i_2_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[0]_i_1_n_0 ),
        .Q(my_full[0]),
        .R(ififo_rst));
  FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[1]_i_1_n_0 ),
        .Q(my_full[1]),
        .R(ififo_rst));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    rd_active_r_i_1
       (.I0(rd_active_r_reg),
        .I1(\my_empty_reg[4]_0 ),
        .I2(if_empty_r_0),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(phy_rddata_en));
  LUT6 #(
    .INIT(64'hFFEAEAEA00151515)) 
    \rd_ptr[0]_i_1 
       (.I0(my_empty[1]),
        .I1(rd_active_r_reg),
        .I2(\my_empty_reg[4]_1 ),
        .I3(if_empty_r_0),
        .I4(\rd_ptr_reg[0]_0 [1]),
        .I5(\rd_ptr_reg_n_0_[0] ),
        .O(\rd_ptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \rd_ptr[1]_i_1 
       (.I0(\rd_ptr_reg_n_0_[0] ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(my_empty[1]),
        .I3(\rd_ptr_reg_n_0_[1] ),
        .O(\rd_ptr[1]_i_1_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(\rd_ptr_reg_n_0_[0] ),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(\rd_ptr_reg_n_0_[1] ),
        .R(ififo_rst));
  LUT4 #(
    .INIT(16'hF704)) 
    \rd_ptr_timing[0]_i_1__3 
       (.I0(\rd_ptr_reg_n_0_[0] ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(my_empty[1]),
        .I3(rd_ptr_timing[0]),
        .O(\rd_ptr_timing[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \rd_ptr_timing[1]_i_1__3 
       (.I0(\rd_ptr_reg_n_0_[1] ),
        .I1(\rd_ptr_reg_n_0_[0] ),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(my_empty[1]),
        .I4(rd_ptr_timing[1]),
        .O(\rd_ptr_timing[1]_i_1__3_n_0 ));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[0]_i_1__3_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[1]_i_1__3_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_20 
       (.I0(\read_fifo.tail_r_reg[0] ),
        .I1(rd_active_r_reg),
        .I2(\my_empty_reg[4]_0 ),
        .I3(if_empty_r_0),
        .I4(\rd_ptr_reg[0]_0 [0]),
        .O(init_complete_r1_timing_reg));
  LUT5 #(
    .INIT(32'hFFB80047)) 
    \wr_ptr[0]_i_1__4 
       (.I0(my_empty[1]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(my_full[1]),
        .I3(rd_active_r_reg),
        .I4(\wr_ptr_reg[0]_0 ),
        .O(\wr_ptr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDDDFD00022202)) 
    \wr_ptr[1]_i_1__4 
       (.I0(\wr_ptr_reg[0]_0 ),
        .I1(rd_active_r_reg),
        .I2(my_full[1]),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_empty[1]),
        .I5(\wr_ptr_reg[1]_0 ),
        .O(\wr_ptr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \wr_ptr[1]_i_2 
       (.I0(rd_active_r_reg),
        .I1(\my_empty_reg[4]_1 ),
        .I2(if_empty_r_0),
        .I3(\rd_ptr_reg[0]_0 [1]),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wr_ptr[1]_i_2__0 
       (.I0(\my_empty_reg[4]_1 ),
        .I1(rd_active_r_reg),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__4_n_0 ),
        .Q(\wr_ptr_reg[0]_0 ),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__4_n_0 ),
        .Q(\wr_ptr_reg[1]_0 ),
        .R(ififo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_if_post_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_if_post_fifo_14
   (out,
    \my_empty_reg[4]_0 ,
    \my_empty_reg[4]_rep_0 ,
    \my_empty_reg[4]_1 ,
    wr_en_3,
    app_rd_data_valid,
    \read_fifo.tail_r_reg[0] ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[0]_0 ,
    app_rd_data,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    ififo_rst,
    CLK,
    if_empty_r_0,
    my_empty,
    \my_full_reg[0]_0 ,
    app_rd_data_valid_0,
    Q,
    \read_fifo.tail_r_reg[4] ,
    \rd_ptr_timing_reg[0]_0 ,
    \app_rd_data[49] ,
    \app_rd_data[49]_0 ,
    \wr_ptr_reg[1]_1 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] );
  output [1:0]out;
  output \my_empty_reg[4]_0 ;
  output \my_empty_reg[4]_rep_0 ;
  output \my_empty_reg[4]_1 ;
  output wr_en_3;
  output app_rd_data_valid;
  output \read_fifo.tail_r_reg[0] ;
  output \wr_ptr_reg[1]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output [31:0]app_rd_data;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input ififo_rst;
  input CLK;
  input [0:0]if_empty_r_0;
  input [1:0]my_empty;
  input \my_full_reg[0]_0 ;
  input app_rd_data_valid_0;
  input [0:0]Q;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input \rd_ptr_timing_reg[0]_0 ;
  input [31:0]\app_rd_data[49] ;
  input [31:0]\app_rd_data[49]_0 ;
  input \wr_ptr_reg[1]_1 ;
  input [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;

  wire CLK;
  wire [0:0]Q;
  wire [31:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire [31:0]\app_rd_data[49]_0 ;
  wire app_rd_data_valid;
  wire app_rd_data_valid_0;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire [31:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire [1:0]my_empty;
  wire \my_empty[4]_i_1__0_n_0 ;
  wire \my_empty[4]_i_2_n_0 ;
  wire [2:1]my_empty_0;
  wire my_empty_inst_rep_n_0;
  wire \my_empty_reg[4]_0 ;
  wire \my_empty_reg[4]_1 ;
  wire \my_empty_reg[4]_rep_0 ;
  wire \my_empty_reg[4]_rep__0_n_0 ;
  wire \my_empty_reg[4]_rep_n_0 ;
  wire [1:0]my_full;
  wire \my_full[0]_i_1__0_n_0 ;
  wire \my_full[0]_i_2_n_0 ;
  wire \my_full[1]_i_1__0_n_0 ;
  wire \my_full[1]_i_2__0_n_0 ;
  wire \my_full_reg[0]_0 ;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__4_n_0 ;
  wire \rd_ptr_timing[1]_i_1__4_n_0 ;
  wire \rd_ptr_timing_reg[0]_0 ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire wr_en_3;
  wire \wr_ptr[0]_i_1__3_n_0 ;
  wire \wr_ptr[1]_i_1__3_n_0 ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;

  assign out[1:0] = rd_ptr_timing;
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[0]_INST_0 
       (.I0(\app_rd_data[49] [20]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [20]),
        .O(app_rd_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[16]_INST_0 
       (.I0(\app_rd_data[49] [21]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [21]),
        .O(app_rd_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[17]_INST_0 
       (.I0(\app_rd_data[49] [29]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [29]),
        .O(app_rd_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[18]_INST_0 
       (.I0(\app_rd_data[49] [25]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [25]),
        .O(app_rd_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[19]_INST_0 
       (.I0(\app_rd_data[49] [17]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [17]),
        .O(app_rd_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[1]_INST_0 
       (.I0(\app_rd_data[49] [28]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [28]),
        .O(app_rd_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[20]_INST_0 
       (.I0(\app_rd_data[49] [9]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [9]),
        .O(app_rd_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[21]_INST_0 
       (.I0(\app_rd_data[49] [13]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [13]),
        .O(app_rd_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[22]_INST_0 
       (.I0(\app_rd_data[49] [5]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [5]),
        .O(app_rd_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[23]_INST_0 
       (.I0(\app_rd_data[49] [1]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [1]),
        .O(app_rd_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[2]_INST_0 
       (.I0(\app_rd_data[49] [24]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [24]),
        .O(app_rd_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[32]_INST_0 
       (.I0(\app_rd_data[49] [22]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [22]),
        .O(app_rd_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[33]_INST_0 
       (.I0(\app_rd_data[49] [30]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [30]),
        .O(app_rd_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[34]_INST_0 
       (.I0(\app_rd_data[49] [26]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [26]),
        .O(app_rd_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[35]_INST_0 
       (.I0(\app_rd_data[49] [18]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [18]),
        .O(app_rd_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[36]_INST_0 
       (.I0(\app_rd_data[49] [10]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [10]),
        .O(app_rd_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[37]_INST_0 
       (.I0(\app_rd_data[49] [14]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [14]),
        .O(app_rd_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[38]_INST_0 
       (.I0(\app_rd_data[49] [6]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [6]),
        .O(app_rd_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[39]_INST_0 
       (.I0(\app_rd_data[49] [2]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [2]),
        .O(app_rd_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[3]_INST_0 
       (.I0(\app_rd_data[49] [16]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [16]),
        .O(app_rd_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[48]_INST_0 
       (.I0(\app_rd_data[49] [23]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [23]),
        .O(app_rd_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[49]_INST_0 
       (.I0(\app_rd_data[49] [31]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [31]),
        .O(app_rd_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[4]_INST_0 
       (.I0(\app_rd_data[49] [8]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [8]),
        .O(app_rd_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[50]_INST_0 
       (.I0(\app_rd_data[49] [27]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [27]),
        .O(app_rd_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[51]_INST_0 
       (.I0(\app_rd_data[49] [19]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [19]),
        .O(app_rd_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[52]_INST_0 
       (.I0(\app_rd_data[49] [11]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [11]),
        .O(app_rd_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[53]_INST_0 
       (.I0(\app_rd_data[49] [15]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [15]),
        .O(app_rd_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[54]_INST_0 
       (.I0(\app_rd_data[49] [7]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [7]),
        .O(app_rd_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[55]_INST_0 
       (.I0(\app_rd_data[49] [3]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [3]),
        .O(app_rd_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[5]_INST_0 
       (.I0(\app_rd_data[49] [12]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [12]),
        .O(app_rd_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[6]_INST_0 
       (.I0(\app_rd_data[49] [4]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [4]),
        .O(app_rd_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_rd_data[7]_INST_0 
       (.I0(\app_rd_data[49] [0]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(\app_rd_data[49]_0 [0]),
        .O(app_rd_data[7]));
  LUT6 #(
    .INIT(64'h0000000007770000)) 
    app_rd_data_valid_INST_0
       (.I0(\my_empty_reg[4]_0 ),
        .I1(\my_full_reg[0]_0 ),
        .I2(my_empty[0]),
        .I3(if_empty_r_0),
        .I4(app_rd_data_valid_0),
        .I5(Q),
        .O(app_rd_data_valid));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [8]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [21]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [21]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [24]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [23]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [23]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [0]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [20]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [20]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [16]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [22]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [22]),
        .O(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [9]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [29]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [29]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [25]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [31]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [31]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [1]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [28]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [28]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [17]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [30]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [30]),
        .O(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [10]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [25]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [25]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [26]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [27]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [27]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [2]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [24]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [24]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [18]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [26]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [26]),
        .O(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [11]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [17]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [17]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [27]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [19]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [19]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [3]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [16]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [16]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [19]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [18]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [18]),
        .O(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [12]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [9]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [9]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [28]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [11]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [11]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [4]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [8]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [8]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [20]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [10]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [10]),
        .O(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [13]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [13]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [13]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [29]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [15]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [15]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [5]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [12]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [12]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [21]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [14]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [14]),
        .O(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [14]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [5]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [5]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [30]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [7]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [7]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [6]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [4]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [4]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [22]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [6]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [6]),
        .O(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [15]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [1]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [1]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [31]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [3]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [3]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [7]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [0]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [0]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] [23]),
        .I1(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .I2(\app_rd_data[49]_0 [2]),
        .I3(my_empty_inst_rep_n_0),
        .I4(\app_rd_data[49] [2]),
        .O(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ));
  LUT5 #(
    .INIT(32'h10001333)) 
    mem_reg_0_3_0_5_i_1
       (.I0(my_full[0]),
        .I1(\my_full_reg[0]_0 ),
        .I2(my_empty[1]),
        .I3(if_empty_r_0),
        .I4(my_empty_0[2]),
        .O(wr_en_3));
  LUT6 #(
    .INIT(64'h0000000000880700)) 
    \my_empty[4]_i_1__0 
       (.I0(if_empty_r_0),
        .I1(my_empty[1]),
        .I2(\my_empty_reg[4]_1 ),
        .I3(\my_full_reg[0]_0 ),
        .I4(my_empty_0[1]),
        .I5(my_full[1]),
        .O(\my_empty[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_empty[4]_i_2 
       (.I0(my_empty_0[1]),
        .I1(\wr_ptr_reg[0]_0 ),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[0]),
        .I4(\wr_ptr_reg[1]_0 ),
        .O(\my_empty[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst
       (.I0(\my_empty_reg[4]_rep_n_0 ),
        .O(\my_empty_reg[4]_rep_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst__0
       (.I0(\my_empty_reg[4]_0 ),
        .O(\my_empty_reg[4]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst__1
       (.I0(\my_empty_reg[4]_0 ),
        .O(my_empty_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst__2
       (.I0(\my_empty_reg[4]_0 ),
        .O(my_empty_0[1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    my_empty_inst_rep
       (.I0(\my_empty_reg[4]_rep__0_n_0 ),
        .O(my_empty_inst_rep_n_0));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\my_empty[4]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_2_n_0 ),
        .Q(\my_empty_reg[4]_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(\my_empty[4]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_2_n_0 ),
        .Q(\my_empty_reg[4]_rep_n_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep__0 
       (.C(CLK),
        .CE(\my_empty[4]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_2_n_0 ),
        .Q(\my_empty_reg[4]_rep__0_n_0 ),
        .S(ififo_rst));
  LUT6 #(
    .INIT(64'hAAAAEAABAAAA2AA8)) 
    \my_full[0]_i_1__0 
       (.I0(my_full[0]),
        .I1(\rd_ptr_timing_reg[0]_0 ),
        .I2(\my_full_reg[0]_0 ),
        .I3(my_full[1]),
        .I4(my_empty_0[1]),
        .I5(\my_full[0]_i_2_n_0 ),
        .O(\my_full[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_full[0]_i_2 
       (.I0(my_full[1]),
        .I1(rd_ptr[0]),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(\wr_ptr_reg[0]_0 ),
        .I4(rd_ptr[1]),
        .O(\my_full[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8889988889888898)) 
    \my_full[1]_i_1__0 
       (.I0(\my_full[1]_i_2__0_n_0 ),
        .I1(my_full[1]),
        .I2(rd_ptr[0]),
        .I3(\wr_ptr_reg[1]_0 ),
        .I4(\wr_ptr_reg[0]_0 ),
        .I5(rd_ptr[1]),
        .O(\my_full[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFFF77)) 
    \my_full[1]_i_2__0 
       (.I0(if_empty_r_0),
        .I1(my_empty[1]),
        .I2(\my_empty_reg[4]_1 ),
        .I3(\my_full_reg[0]_0 ),
        .I4(my_full[1]),
        .I5(my_empty_0[1]),
        .O(\my_full[1]_i_2__0_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[0]_i_1__0_n_0 ),
        .Q(my_full[0]),
        .R(ififo_rst));
  FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[1]_i_1__0_n_0 ),
        .Q(my_full[1]),
        .R(ififo_rst));
  LUT6 #(
    .INIT(64'hFFEAEAEA00151515)) 
    \rd_ptr[0]_i_1 
       (.I0(my_empty_0[1]),
        .I1(if_empty_r_0),
        .I2(my_empty[1]),
        .I3(\my_full_reg[0]_0 ),
        .I4(\my_empty_reg[4]_1 ),
        .I5(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(\rd_ptr_timing_reg[0]_0 ),
        .I2(my_empty_0[1]),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(ififo_rst));
  LUT4 #(
    .INIT(16'hF704)) 
    \rd_ptr_timing[0]_i_1__4 
       (.I0(rd_ptr[0]),
        .I1(\rd_ptr_timing_reg[0]_0 ),
        .I2(my_empty_0[1]),
        .I3(rd_ptr_timing[0]),
        .O(\rd_ptr_timing[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \rd_ptr_timing[1]_i_1__4 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(\rd_ptr_timing_reg[0]_0 ),
        .I3(my_empty_0[1]),
        .I4(rd_ptr_timing[1]),
        .O(\rd_ptr_timing[1]_i_1__4_n_0 ));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[0]_i_1__4_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[1]_i_1__4_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFFFFFFF)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_19 
       (.I0(\read_fifo.tail_r_reg[4] ),
        .I1(\my_empty_reg[4]_0 ),
        .I2(\my_full_reg[0]_0 ),
        .I3(my_empty[0]),
        .I4(if_empty_r_0),
        .I5(app_rd_data_valid_0),
        .O(\read_fifo.tail_r_reg[0] ));
  LUT6 #(
    .INIT(64'hEFFFEAAA10001555)) 
    \wr_ptr[0]_i_1__3 
       (.I0(\my_full_reg[0]_0 ),
        .I1(my_full[1]),
        .I2(my_empty[1]),
        .I3(if_empty_r_0),
        .I4(my_empty_0[1]),
        .I5(\wr_ptr_reg[0]_0 ),
        .O(\wr_ptr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFD50000202A)) 
    \wr_ptr[1]_i_1__3 
       (.I0(\wr_ptr_reg[0]_0 ),
        .I1(my_empty_0[1]),
        .I2(\wr_ptr_reg[1]_1 ),
        .I3(my_full[1]),
        .I4(\my_full_reg[0]_0 ),
        .I5(\wr_ptr_reg[1]_0 ),
        .O(\wr_ptr[1]_i_1__3_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__3_n_0 ),
        .Q(\wr_ptr_reg[0]_0 ),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__3_n_0 ),
        .Q(\wr_ptr_reg[1]_0 ),
        .R(ififo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_mc_phy" *) 
module DDR3LController_mig_7series_v4_2_ddr_mc_phy
   (\rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock_w,
    out,
    A_rst_primitives_reg,
    \phaser_in_gen.phaser_in ,
    out_dq_7,
    mem_dq_ts,
    out_dq_6,
    out_dq_4,
    out_dq_5,
    out_dq_3,
    out_dq_0,
    out_dq_2,
    out_dq_1,
    out_dm_0,
    mem_dqs_out,
    mem_dqs_ts,
    in0,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    out_dm_1,
    out_dq_11,
    out_dq_13,
    out_dq_14,
    out_dq_12,
    out_dq_8,
    out_dq_10,
    out_dq_15,
    out_dq_9,
    ref_dll_lock_w__0,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[3]_2 ,
    \rd_ptr_reg[0]_3 ,
    \rd_ptr_reg[1]_3 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[3]_3 ,
    idelay_ld_rst,
    ddr_ck_out,
    out_addr_10,
    mem_out_0,
    phy_mc_ctl_full,
    \my_empty_reg[4]_rep ,
    \my_empty_reg[4]_rep_0 ,
    \my_empty_reg[1] ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_3 ,
    \my_empty_reg[1]_4 ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_w[0]_2 ,
    \pi_counter_read_val_reg[3] ,
    wr_en,
    wr_en_3,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    app_rd_data,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \FSM_onehot_cal1_state_r_reg[13] ,
    mpr_dec_cpt_r,
    phy_rddata_en,
    app_rd_data_valid,
    \read_fifo.tail_r_reg[0] ,
    phy_mc_data_full,
    wr_en_5,
    wr_en_6,
    of_ctl_full_v,
    \po_counter_read_val_reg[1] ,
    \phaser_in_gen.phaser_in_1 ,
    wr_en_7,
    wr_en_8,
    wr_en_9,
    \wr_ptr_reg[3] ,
    mem_dq_out,
    \wr_ptr_reg[3]_0 ,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i ,
    \wr_ptr_reg[3]_1 ,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ,
    \po_counter_read_val_reg[8] ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3]_2 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \po_counter_read_val_reg[8]_0 ,
    \mcGo_r_reg[15]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    phaser_out,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    out_fifo,
    out_fifo_0,
    phaser_out_3,
    phaser_out_4,
    phaser_out_5,
    phaser_out_6,
    out_fifo_1,
    D1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    out_fifo_9,
    phaser_out_7,
    phaser_out_8,
    phaser_out_9,
    phaser_out_10,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    out_fifo_13,
    out_fifo_14,
    out_fifo_15,
    out_fifo_16,
    phy_cmd_wr_en,
    pll_locked,
    phy_read_calib,
    phy_control_i,
    phy_write_calib,
    PHYCTLWD,
    phy_control_i_0,
    RST0,
    SR,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    COUNTERLOADVAL,
    phaser_out_11,
    phaser_out_12,
    phaser_out_13,
    D0,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 ,
    LD0_1,
    CLKB0_10,
    \phaser_in_gen.phaser_in_7 ,
    \phaser_in_gen.phaser_in_8 ,
    \phaser_in_gen.phaser_in_9 ,
    \phaser_in_gen.phaser_in_10 ,
    \phaser_in_gen.phaser_in_11 ,
    \phaser_in_gen.phaser_in_12 ,
    phaser_out_14,
    phaser_out_15,
    phaser_out_16,
    out_fifo_17,
    out_fifo_18,
    out_fifo_19,
    out_fifo_20,
    out_fifo_21,
    out_fifo_22,
    out_fifo_23,
    out_fifo_24,
    out_fifo_25,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    ififo_rst_reg0_2,
    ofifo_rst_reg0_3,
    rst_out_reg,
    phaser_out_17,
    phaser_out_18,
    phaser_out_19,
    phaser_out_20,
    out_fifo_26,
    mux_address,
    \my_empty_reg[6] ,
    calib_cmd_wren,
    out_fifo_27,
    out_fifo_28,
    app_rd_data_valid_0,
    phy_data_wr_en,
    mc_wrdata_en,
    out_fifo_29,
    calib_wrdata_en,
    \po_rdval_cnt_reg[1] ,
    mem_out,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    store_sr_req_r_reg,
    Q,
    \read_fifo.tail_r_reg[4] ,
    \app_rd_data[49] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] );
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output [0:0]ref_dll_lock_w;
  output [1:0]out;
  output A_rst_primitives_reg;
  output \phaser_in_gen.phaser_in ;
  output out_dq_7;
  output [17:0]mem_dq_ts;
  output out_dq_6;
  output out_dq_4;
  output out_dq_5;
  output out_dq_3;
  output out_dq_0;
  output out_dq_2;
  output out_dq_1;
  output out_dm_0;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output [1:0]in0;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dm_1;
  output out_dq_11;
  output out_dq_13;
  output out_dq_14;
  output out_dq_12;
  output out_dq_8;
  output out_dq_10;
  output out_dq_15;
  output out_dq_9;
  output [0:0]ref_dll_lock_w__0;
  output \rd_ptr_reg[0]_2 ;
  output \rd_ptr_reg[1]_2 ;
  output \rd_ptr_reg[2]_2 ;
  output \rd_ptr_reg[3]_2 ;
  output \rd_ptr_reg[0]_3 ;
  output \rd_ptr_reg[1]_3 ;
  output \rd_ptr_reg[2]_3 ;
  output \rd_ptr_reg[3]_3 ;
  output idelay_ld_rst;
  output [1:0]ddr_ck_out;
  output out_addr_10;
  output [3:0]mem_out_0;
  output phy_mc_ctl_full;
  output \my_empty_reg[4]_rep ;
  output \my_empty_reg[4]_rep_0 ;
  output \my_empty_reg[1] ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_3 ;
  output \my_empty_reg[1]_4 ;
  output \pi_counter_read_val_reg[2] ;
  output [5:0]\pi_counter_read_val_w[0]_2 ;
  output \pi_counter_read_val_reg[3] ;
  output wr_en;
  output wr_en_3;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [63:0]app_rd_data;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \FSM_onehot_cal1_state_r_reg[13] ;
  output mpr_dec_cpt_r;
  output phy_rddata_en;
  output app_rd_data_valid;
  output \read_fifo.tail_r_reg[0] ;
  output phy_mc_data_full;
  output wr_en_5;
  output wr_en_6;
  output [0:0]of_ctl_full_v;
  output \po_counter_read_val_reg[1] ;
  output \phaser_in_gen.phaser_in_1 ;
  output wr_en_7;
  output wr_en_8;
  output wr_en_9;
  output [3:0]\wr_ptr_reg[3] ;
  output [1:0]mem_dq_out;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  output [7:0]\po_counter_read_val_reg[8] ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3]_2 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_3 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [7:0]\po_counter_read_val_reg[8]_0 ;
  output [0:0]\mcGo_r_reg[15]_0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input phaser_out;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLK;
  input [3:0]out_fifo;
  input [3:0]out_fifo_0;
  input phaser_out_3;
  input phaser_out_4;
  input phaser_out_5;
  input phaser_out_6;
  input [3:0]out_fifo_1;
  input [3:0]D1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [7:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input [3:0]out_fifo_9;
  input phaser_out_7;
  input phaser_out_8;
  input phaser_out_9;
  input phaser_out_10;
  input [3:0]out_fifo_10;
  input [3:0]out_fifo_11;
  input [7:0]out_fifo_12;
  input [7:0]out_fifo_13;
  input [3:0]out_fifo_14;
  input [3:0]out_fifo_15;
  input [3:0]out_fifo_16;
  input phy_cmd_wr_en;
  input pll_locked;
  input phy_read_calib;
  input phy_control_i;
  input phy_write_calib;
  input [10:0]PHYCTLWD;
  input [5:0]phy_control_i_0;
  input RST0;
  input [0:0]SR;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input [1:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input [5:0]COUNTERLOADVAL;
  input phaser_out_11;
  input phaser_out_12;
  input phaser_out_13;
  input [3:0]D0;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  input LD0_1;
  input CLKB0_10;
  input \phaser_in_gen.phaser_in_7 ;
  input \phaser_in_gen.phaser_in_8 ;
  input \phaser_in_gen.phaser_in_9 ;
  input \phaser_in_gen.phaser_in_10 ;
  input \phaser_in_gen.phaser_in_11 ;
  input [5:0]\phaser_in_gen.phaser_in_12 ;
  input phaser_out_14;
  input phaser_out_15;
  input phaser_out_16;
  input [3:0]out_fifo_17;
  input [3:0]out_fifo_18;
  input [3:0]out_fifo_19;
  input [3:0]out_fifo_20;
  input [3:0]out_fifo_21;
  input [3:0]out_fifo_22;
  input [3:0]out_fifo_23;
  input [3:0]out_fifo_24;
  input [3:0]out_fifo_25;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input ififo_rst_reg0_2;
  input ofifo_rst_reg0_3;
  input rst_out_reg;
  input phaser_out_17;
  input phaser_out_18;
  input phaser_out_19;
  input phaser_out_20;
  input [3:0]out_fifo_26;
  input [1:0]mux_address;
  input \my_empty_reg[6] ;
  input calib_cmd_wren;
  input out_fifo_27;
  input out_fifo_28;
  input app_rd_data_valid_0;
  input phy_data_wr_en;
  input mc_wrdata_en;
  input out_fifo_29;
  input calib_wrdata_en;
  input [2:0]\po_rdval_cnt_reg[1] ;
  input [31:0]mem_out;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  input [0:0]store_sr_req_r_reg;
  input [0:0]Q;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [31:0]\app_rd_data[49] ;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;

  wire A_rst_primitives_reg;
  wire CLK;
  wire CLKB0;
  wire CLKB0_10;
  wire [5:0]COUNTERLOADVAL;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire \FSM_onehot_cal1_state_r_reg[13] ;
  wire LD0;
  wire LD0_1;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [1:1]_phy_ctl_full_p;
  wire [63:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_valid;
  wire app_rd_data_valid_0;
  wire calib_cmd_wren;
  wire calib_wrdata_en;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_2;
  wire [1:0]in0;
  wire init_complete_r1_timing_reg;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  wire [14:0]mcGo_r;
  wire mcGo_r1;
  wire [0:0]\mcGo_r_reg[15]_0 ;
  wire [1:1]mcGo_w;
  wire mc_wrdata_en;
  wire [15:0]mem_dq_in;
  wire [1:0]mem_dq_out;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [31:0]mem_out;
  wire [3:0]mem_out_0;
  wire mem_refclk;
  wire mpr_dec_cpt_r;
  wire [1:0]mux_address;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[1]_3 ;
  wire \my_empty_reg[1]_4 ;
  wire \my_empty_reg[4]_rep ;
  wire \my_empty_reg[4]_rep_0 ;
  wire \my_empty_reg[6] ;
  wire [0:0]of_ctl_full_v;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_3;
  wire [1:0]out;
  wire out_addr_10;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_10;
  wire [3:0]out_fifo_11;
  wire [7:0]out_fifo_12;
  wire [7:0]out_fifo_13;
  wire [3:0]out_fifo_14;
  wire [3:0]out_fifo_15;
  wire [3:0]out_fifo_16;
  wire [3:0]out_fifo_17;
  wire [3:0]out_fifo_18;
  wire [3:0]out_fifo_19;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_20;
  wire [3:0]out_fifo_21;
  wire [3:0]out_fifo_22;
  wire [3:0]out_fifo_23;
  wire [3:0]out_fifo_24;
  wire [3:0]out_fifo_25;
  wire [3:0]out_fifo_26;
  wire out_fifo_27;
  wire out_fifo_28;
  wire out_fifo_29;
  wire [3:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [7:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire [3:0]out_fifo_9;
  wire [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  wire [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_10 ;
  wire \phaser_in_gen.phaser_in_11 ;
  wire [5:0]\phaser_in_gen.phaser_in_12 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_8 ;
  wire \phaser_in_gen.phaser_in_9 ;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_10;
  wire phaser_out_11;
  wire phaser_out_12;
  wire phaser_out_13;
  wire phaser_out_14;
  wire phaser_out_15;
  wire phaser_out_16;
  wire phaser_out_17;
  wire phaser_out_18;
  wire phaser_out_19;
  wire phaser_out_2;
  wire phaser_out_20;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phaser_out_5;
  wire phaser_out_6;
  wire phaser_out_7;
  wire phaser_out_8;
  wire phaser_out_9;
  wire phy_cmd_wr_en;
  wire phy_control_i;
  wire [5:0]phy_control_i_0;
  wire phy_ctl_mstr_empty;
  wire phy_data_wr_en;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire [5:0]\pi_counter_read_val_w[0]_2 ;
  wire pll_locked;
  wire \po_counter_read_val_reg[1] ;
  wire [7:0]\po_counter_read_val_reg[8] ;
  wire [7:0]\po_counter_read_val_reg[8]_0 ;
  wire [1:1]\po_counter_read_val_w[0]_1 ;
  wire [2:0]\po_rdval_cnt_reg[1] ;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[0]_3 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[1]_2 ;
  wire \rd_ptr_reg[1]_3 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire \rd_ptr_reg[3]_2 ;
  wire \rd_ptr_reg[3]_3 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire [0:0]ref_dll_lock_w;
  wire [0:0]ref_dll_lock_w__0;
  wire rst_out_reg;
  wire [0:0]store_sr_req_r_reg;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_3;
  wire wr_en_5;
  wire wr_en_6;
  wire wr_en_7;
  wire wr_en_8;
  wire wr_en_9;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [3:0]\wr_ptr_reg[3]_2 ;
  wire [3:0]\wr_ptr_reg[3]_3 ;

  DDR3LController_mig_7series_v4_2_ddr_phy_4lanes \ddr_phy_4lanes_0.u_ddr_phy_4lanes 
       (.A_rst_primitives_reg_0(A_rst_primitives_reg),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_10(CLKB0_10),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D(mcGo_r1),
        .D0(D0),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .\FSM_onehot_cal1_state_r_reg[13] (\FSM_onehot_cal1_state_r_reg[13] ),
        .LD0(LD0),
        .LD0_1(LD0_1),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        ._phy_ctl_full_p(_phy_ctl_full_p),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] (\app_rd_data[49] ),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rd_data_valid_0(app_rd_data_valid_0),
        .calib_wrdata_en(calib_wrdata_en),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_2(ififo_rst_reg0_2),
        .in0(in0),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[2].iserdes_dq_.idelay_dq.idelaye2 (\input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .mcGo_w(mcGo_w),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_in(mem_dqs_in),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mpr_dec_cpt_r(mpr_dec_cpt_r),
        .\my_empty_reg[1] (\my_empty_reg[1]_3 ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_4 ),
        .\my_empty_reg[4]_rep (\my_empty_reg[4]_rep ),
        .\my_empty_reg[4]_rep_0 (\my_empty_reg[4]_rep_0 ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_3(ofifo_rst_reg0_3),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .out_fifo(out_fifo_17),
        .out_fifo_0(out_fifo_18),
        .out_fifo_1(out_fifo_19),
        .out_fifo_2(out_fifo_20),
        .out_fifo_3(out_fifo_21),
        .out_fifo_4(out_fifo_22),
        .out_fifo_5(out_fifo_23),
        .out_fifo_6(out_fifo_24),
        .out_fifo_7(out_fifo_25),
        .out_fifo_8(out_fifo_29),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (\phaser_in_gen.phaser_in_1 ),
        .\phaser_in_gen.phaser_in_10 (\phaser_in_gen.phaser_in_10 ),
        .\phaser_in_gen.phaser_in_11 (\phaser_in_gen.phaser_in_11 ),
        .\phaser_in_gen.phaser_in_12 (\phaser_in_gen.phaser_in_12 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_2 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_3 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_4 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_5 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_6 ),
        .\phaser_in_gen.phaser_in_7 (\phaser_in_gen.phaser_in_7 ),
        .\phaser_in_gen.phaser_in_8 (\phaser_in_gen.phaser_in_8 ),
        .\phaser_in_gen.phaser_in_9 (\phaser_in_gen.phaser_in_9 ),
        .phaser_out(phaser_out_11),
        .phaser_out_0(phaser_out_12),
        .phaser_out_1(phaser_out_13),
        .phaser_out_2(phaser_out_14),
        .phaser_out_3(phaser_out_15),
        .phaser_out_4(phaser_out_16),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .phy_control_i_0(phy_control_i),
        .phy_ctl_mstr_empty(phy_ctl_mstr_empty),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .\pi_counter_read_val_reg[2]_0 (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3]_0 (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_w[0]_2 (\pi_counter_read_val_w[0]_2 ),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8]_0 ),
        .\po_counter_read_val_w[0]_1 (\po_counter_read_val_w[0]_1 ),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_2 ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_3 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_2 ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_3 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_3 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .ref_dll_lock_w__0(ref_dll_lock_w__0),
        .rst_out_reg_0(rst_out_reg),
        .store_sr_req_r_reg(\po_rdval_cnt_reg[1] ),
        .store_sr_req_r_reg_0(store_sr_req_r_reg),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .wr_en_5(wr_en_5),
        .wr_en_6(wr_en_6),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3]_2 ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_3 ));
  DDR3LController_mig_7series_v4_2_ddr_phy_4lanes__parameterized0 \ddr_phy_4lanes_1.u_ddr_phy_4lanes 
       (.CLK(CLK),
        .D1(D1),
        .PHYCTLWD({PHYCTLWD[10:9],phy_control_i_0,PHYCTLWD[2:0]}),
        .Q(\wr_ptr_reg[3] ),
        .RST0(RST0),
        .SR(SR),
        ._phy_ctl_full_p(_phy_ctl_full_p),
        .calib_cmd_wren(calib_cmd_wren),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .mcGo_w(mcGo_w),
        .mem_dq_out(mem_dq_out),
        .mem_out_0(mem_out_0),
        .mem_refclk(mem_refclk),
        .mux_address(mux_address),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .of_ctl_full_v(of_ctl_full_v),
        .out_addr_10(out_addr_10),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .out_fifo_10(out_fifo_10),
        .out_fifo_11(out_fifo_11),
        .out_fifo_12(out_fifo_12),
        .out_fifo_13(out_fifo_13),
        .out_fifo_14(out_fifo_14),
        .out_fifo_15(out_fifo_15),
        .out_fifo_16(out_fifo_16),
        .out_fifo_17(out_fifo_26),
        .out_fifo_18(out_fifo_27),
        .out_fifo_19(out_fifo_28),
        .out_fifo_2(out_fifo_2),
        .out_fifo_3(out_fifo_3),
        .out_fifo_4(out_fifo_4),
        .out_fifo_5(out_fifo_5),
        .out_fifo_6(out_fifo_6),
        .out_fifo_7(out_fifo_7),
        .out_fifo_8(out_fifo_8),
        .out_fifo_9(out_fifo_9),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i (\output_[11].oserdes_dq_.sdr.oserdes_dq_i ),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 (\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ),
        .phaser_out(phaser_out),
        .phaser_out_0(phaser_out_0),
        .phaser_out_1(phaser_out_1),
        .phaser_out_10(phaser_out_10),
        .phaser_out_11(phaser_out_17),
        .phaser_out_12(phaser_out_18),
        .phaser_out_13(phaser_out_19),
        .phaser_out_14(phaser_out_20),
        .phaser_out_2(phaser_out_2),
        .phaser_out_3(phaser_out_3),
        .phaser_out_4(phaser_out_4),
        .phaser_out_5(phaser_out_5),
        .phaser_out_6(phaser_out_6),
        .phaser_out_7(phaser_out_7),
        .phaser_out_8(phaser_out_8),
        .phaser_out_9(phaser_out_9),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .phy_control_i_0(phy_control_i),
        .phy_ctl_mstr_empty(phy_ctl_mstr_empty),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[1]_0 (\po_counter_read_val_reg[1] ),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8] ),
        .\po_counter_read_val_w[0]_1 (\po_counter_read_val_w[0]_1 ),
        .\po_rdval_cnt_reg[1] (\po_rdval_cnt_reg[1] ),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .ref_dll_lock_w(ref_dll_lock_w),
        .sync_pulse(sync_pulse),
        .wr_en_7(wr_en_7),
        .wr_en_8(wr_en_8),
        .wr_en_9(wr_en_9),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_1 ));
  FDRE \mcGo_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r1),
        .Q(mcGo_r[0]),
        .R(SR));
  FDRE \mcGo_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[9]),
        .Q(mcGo_r[10]),
        .R(SR));
  FDRE \mcGo_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[10]),
        .Q(mcGo_r[11]),
        .R(SR));
  FDRE \mcGo_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[11]),
        .Q(mcGo_r[12]),
        .R(SR));
  FDRE \mcGo_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[12]),
        .Q(mcGo_r[13]),
        .R(SR));
  FDRE \mcGo_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[13]),
        .Q(mcGo_r[14]),
        .R(SR));
  FDRE \mcGo_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[14]),
        .Q(\mcGo_r_reg[15]_0 ),
        .R(SR));
  FDRE \mcGo_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[0]),
        .Q(mcGo_r[1]),
        .R(SR));
  FDRE \mcGo_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[1]),
        .Q(mcGo_r[2]),
        .R(SR));
  FDRE \mcGo_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[2]),
        .Q(mcGo_r[3]),
        .R(SR));
  FDRE \mcGo_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[3]),
        .Q(mcGo_r[4]),
        .R(SR));
  FDRE \mcGo_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[4]),
        .Q(mcGo_r[5]),
        .R(SR));
  FDRE \mcGo_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[5]),
        .Q(mcGo_r[6]),
        .R(SR));
  FDRE \mcGo_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[6]),
        .Q(mcGo_r[7]),
        .R(SR));
  FDRE \mcGo_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[7]),
        .Q(mcGo_r[8]),
        .R(SR));
  FDRE \mcGo_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_r[8]),
        .Q(mcGo_r[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_mc_phy_wrapper" *) 
module DDR3LController_mig_7series_v4_2_ddr_mc_phy_wrapper
   (\rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock_w,
    out,
    A_rst_primitives,
    \phaser_in_gen.phaser_in ,
    in0,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    ref_dll_lock_w__0,
    \my_empty_reg[4]_rep ,
    \my_empty_reg[4]_rep_0 ,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[3]_2 ,
    \rd_ptr_reg[0]_3 ,
    \rd_ptr_reg[1]_3 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[3]_3 ,
    idelay_ld_rst,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    ddr_ck_out,
    mem_out_0,
    phy_mc_ctl_full,
    \my_empty_reg[1] ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_3 ,
    \my_empty_reg[1]_4 ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_w[0]_2 ,
    \pi_counter_read_val_reg[3] ,
    \my_empty_reg[6] ,
    \my_empty_reg[0] ,
    wr_en,
    wr_en_3,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    app_rd_data,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \FSM_onehot_cal1_state_r_reg[13] ,
    mpr_dec_cpt_r,
    phy_rddata_en,
    app_rd_data_valid,
    \read_fifo.tail_r_reg[0] ,
    phy_mc_data_full,
    wr_en_5,
    wr_en_6,
    of_ctl_full_v,
    \po_counter_read_val_reg[1] ,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[8]_0 ,
    \phaser_in_gen.phaser_in_1 ,
    wr_en_7,
    wr_en_8,
    wr_en_9,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3]_2 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \mcGo_r_reg[15] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    phaser_out,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    out_fifo,
    out_fifo_0,
    phaser_out_3,
    phaser_out_4,
    phaser_out_5,
    phaser_out_6,
    out_fifo_1,
    D1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    out_fifo_9,
    phaser_out_7,
    phaser_out_8,
    phaser_out_9,
    phaser_out_10,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    out_fifo_13,
    out_fifo_14,
    out_fifo_15,
    out_fifo_16,
    phy_cmd_wr_en,
    pll_locked,
    phy_read_calib,
    phy_control_i,
    phy_write_calib,
    PHYCTLWD,
    phy_control_i_0,
    RST0,
    SR,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    idelay_inc,
    LD0,
    CLKB0,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    \phaser_in_gen.phaser_in_6 ,
    COUNTERLOADVAL,
    phaser_out_11,
    phaser_out_12,
    phaser_out_13,
    D0,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 ,
    LD0_1,
    CLKB0_10,
    \phaser_in_gen.phaser_in_7 ,
    \phaser_in_gen.phaser_in_8 ,
    \phaser_in_gen.phaser_in_9 ,
    \phaser_in_gen.phaser_in_10 ,
    \phaser_in_gen.phaser_in_11 ,
    \phaser_in_gen.phaser_in_12 ,
    phaser_out_14,
    phaser_out_15,
    phaser_out_16,
    out_fifo_17,
    out_fifo_18,
    out_fifo_19,
    out_fifo_20,
    out_fifo_21,
    out_fifo_22,
    out_fifo_23,
    out_fifo_24,
    out_fifo_25,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    ififo_rst_reg0_2,
    ofifo_rst_reg0_3,
    rst_out_reg,
    mux_reset_n,
    idle,
    UNCONN_IN,
    phaser_out_17,
    phaser_out_18,
    phaser_out_19,
    phaser_out_20,
    out_fifo_26,
    mux_address,
    \my_empty_reg[6]_0 ,
    calib_cmd_wren,
    out_fifo_27,
    out_fifo_28,
    app_rd_data_valid_0,
    phy_data_wr_en,
    mc_wrdata_en,
    out_fifo_29,
    calib_wrdata_en,
    \po_rdval_cnt_reg[1] ,
    mem_out,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    store_sr_req_r_reg,
    Q,
    \read_fifo.tail_r_reg[4] ,
    \my_full_reg[3] ,
    \my_full_reg[3]_0 ,
    E,
    \app_rd_data[49] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] );
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output [0:0]ref_dll_lock_w;
  output [1:0]out;
  output A_rst_primitives;
  output \phaser_in_gen.phaser_in ;
  output [1:0]in0;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output [0:0]ref_dll_lock_w__0;
  output [0:0]\my_empty_reg[4]_rep ;
  output [0:0]\my_empty_reg[4]_rep_0 ;
  output \rd_ptr_reg[0]_2 ;
  output \rd_ptr_reg[1]_2 ;
  output \rd_ptr_reg[2]_2 ;
  output \rd_ptr_reg[3]_2 ;
  output \rd_ptr_reg[0]_3 ;
  output \rd_ptr_reg[1]_3 ;
  output \rd_ptr_reg[2]_3 ;
  output \rd_ptr_reg[3]_3 ;
  output idelay_ld_rst;
  output [14:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [1:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output [1:0]ddr_ck_out;
  output [3:0]mem_out_0;
  output phy_mc_ctl_full;
  output \my_empty_reg[1] ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_3 ;
  output \my_empty_reg[1]_4 ;
  output \pi_counter_read_val_reg[2] ;
  output [5:0]\pi_counter_read_val_w[0]_2 ;
  output \pi_counter_read_val_reg[3] ;
  output \my_empty_reg[6] ;
  output \my_empty_reg[0] ;
  output wr_en;
  output wr_en_3;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [63:0]app_rd_data;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \FSM_onehot_cal1_state_r_reg[13] ;
  output mpr_dec_cpt_r;
  output phy_rddata_en;
  output app_rd_data_valid;
  output \read_fifo.tail_r_reg[0] ;
  output phy_mc_data_full;
  output wr_en_5;
  output wr_en_6;
  output [0:0]of_ctl_full_v;
  output \po_counter_read_val_reg[1] ;
  output [7:0]\po_counter_read_val_reg[8] ;
  output [7:0]\po_counter_read_val_reg[8]_0 ;
  output \phaser_in_gen.phaser_in_1 ;
  output wr_en_7;
  output wr_en_8;
  output wr_en_9;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3]_2 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_3 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [0:0]\mcGo_r_reg[15] ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  inout [15:0]ddr3_dq;
  inout [1:0]ddr3_dqs_p;
  inout [1:0]ddr3_dqs_n;
  input phaser_out;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLK;
  input [3:0]out_fifo;
  input [3:0]out_fifo_0;
  input phaser_out_3;
  input phaser_out_4;
  input phaser_out_5;
  input phaser_out_6;
  input [3:0]out_fifo_1;
  input [3:0]D1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [7:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input [3:0]out_fifo_9;
  input phaser_out_7;
  input phaser_out_8;
  input phaser_out_9;
  input phaser_out_10;
  input [3:0]out_fifo_10;
  input [3:0]out_fifo_11;
  input [7:0]out_fifo_12;
  input [7:0]out_fifo_13;
  input [3:0]out_fifo_14;
  input [3:0]out_fifo_15;
  input [3:0]out_fifo_16;
  input phy_cmd_wr_en;
  input pll_locked;
  input phy_read_calib;
  input phy_control_i;
  input phy_write_calib;
  input [10:0]PHYCTLWD;
  input [5:0]phy_control_i_0;
  input RST0;
  input [0:0]SR;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input \phaser_in_gen.phaser_in_6 ;
  input [5:0]COUNTERLOADVAL;
  input phaser_out_11;
  input phaser_out_12;
  input phaser_out_13;
  input [3:0]D0;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  input LD0_1;
  input CLKB0_10;
  input \phaser_in_gen.phaser_in_7 ;
  input \phaser_in_gen.phaser_in_8 ;
  input \phaser_in_gen.phaser_in_9 ;
  input \phaser_in_gen.phaser_in_10 ;
  input \phaser_in_gen.phaser_in_11 ;
  input [5:0]\phaser_in_gen.phaser_in_12 ;
  input phaser_out_14;
  input phaser_out_15;
  input phaser_out_16;
  input [3:0]out_fifo_17;
  input [3:0]out_fifo_18;
  input [3:0]out_fifo_19;
  input [3:0]out_fifo_20;
  input [3:0]out_fifo_21;
  input [3:0]out_fifo_22;
  input [3:0]out_fifo_23;
  input [3:0]out_fifo_24;
  input [3:0]out_fifo_25;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input ififo_rst_reg0_2;
  input ofifo_rst_reg0_3;
  input rst_out_reg;
  input mux_reset_n;
  input idle;
  input UNCONN_IN;
  input phaser_out_17;
  input phaser_out_18;
  input phaser_out_19;
  input phaser_out_20;
  input [3:0]out_fifo_26;
  input [1:0]mux_address;
  input \my_empty_reg[6]_0 ;
  input calib_cmd_wren;
  input out_fifo_27;
  input out_fifo_28;
  input app_rd_data_valid_0;
  input phy_data_wr_en;
  input mc_wrdata_en;
  input out_fifo_29;
  input calib_wrdata_en;
  input [2:0]\po_rdval_cnt_reg[1] ;
  input [31:0]mem_out;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  input [0:0]store_sr_req_r_reg;
  input [0:0]Q;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input \my_full_reg[3] ;
  input \my_full_reg[3]_0 ;
  input [0:0]E;
  input [31:0]\app_rd_data[49] ;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;

  wire A_rst_primitives;
  wire CLK;
  wire CLKB0;
  wire CLKB0_10;
  wire [5:0]COUNTERLOADVAL;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]E;
  wire \FSM_onehot_cal1_state_r_reg[13] ;
  wire LD0;
  wire LD0_1;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire UNCONN_IN;
  wire [63:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_valid;
  wire app_rd_data_valid_0;
  wire calib_cmd_wren;
  wire calib_wrdata_en;
  wire [14:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [1:0]ddr3_dm;
  wire [15:0]ddr3_dq;
  wire [1:0]ddr3_dqs_n;
  wire [1:0]ddr3_dqs_p;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idle;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_2;
  wire [1:0]in0;
  wire init_complete_r1_timing_reg;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  wire [0:0]\mcGo_r_reg[15] ;
  wire mc_wrdata_en;
  wire [29:0]mem_dq_in;
  wire [33:0]mem_dq_ts;
  wire [2:0]mem_dqs_in;
  wire [2:0]mem_dqs_out;
  wire [2:0]mem_dqs_ts;
  wire [31:0]mem_out;
  wire [3:0]mem_out_0;
  wire mem_refclk;
  wire mpr_dec_cpt_r;
  wire [1:0]mux_address;
  wire mux_reset_n;
  wire \my_empty_reg[0] ;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[1]_3 ;
  wire \my_empty_reg[1]_4 ;
  wire [0:0]\my_empty_reg[4]_rep ;
  wire [0:0]\my_empty_reg[4]_rep_0 ;
  wire \my_empty_reg[6] ;
  wire \my_empty_reg[6]_0 ;
  wire \my_full_reg[3] ;
  wire \my_full_reg[3]_0 ;
  wire [0:0]of_ctl_full_v;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_3;
  wire [1:0]out;
  wire out_addr_0;
  wire out_addr_1;
  wire out_addr_10;
  wire out_addr_11;
  wire out_addr_12;
  wire out_addr_13;
  wire out_addr_14;
  wire out_addr_2;
  wire out_addr_3;
  wire out_addr_4;
  wire out_addr_5;
  wire out_addr_6;
  wire out_addr_7;
  wire out_addr_8;
  wire out_addr_9;
  wire out_ba_0;
  wire out_ba_1;
  wire out_ba_2;
  wire out_cas_n;
  wire out_cke;
  wire out_cs_n;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_10;
  wire [3:0]out_fifo_11;
  wire [7:0]out_fifo_12;
  wire [7:0]out_fifo_13;
  wire [3:0]out_fifo_14;
  wire [3:0]out_fifo_15;
  wire [3:0]out_fifo_16;
  wire [3:0]out_fifo_17;
  wire [3:0]out_fifo_18;
  wire [3:0]out_fifo_19;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_20;
  wire [3:0]out_fifo_21;
  wire [3:0]out_fifo_22;
  wire [3:0]out_fifo_23;
  wire [3:0]out_fifo_24;
  wire [3:0]out_fifo_25;
  wire [3:0]out_fifo_26;
  wire out_fifo_27;
  wire out_fifo_28;
  wire out_fifo_29;
  wire [3:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [7:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire [3:0]out_fifo_9;
  wire out_odt;
  wire out_ras_n;
  wire out_we_n;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_10 ;
  wire \phaser_in_gen.phaser_in_11 ;
  wire [5:0]\phaser_in_gen.phaser_in_12 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_8 ;
  wire \phaser_in_gen.phaser_in_9 ;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_10;
  wire phaser_out_11;
  wire phaser_out_12;
  wire phaser_out_13;
  wire phaser_out_14;
  wire phaser_out_15;
  wire phaser_out_16;
  wire phaser_out_17;
  wire phaser_out_18;
  wire phaser_out_19;
  wire phaser_out_2;
  wire phaser_out_20;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phaser_out_5;
  wire phaser_out_6;
  wire phaser_out_7;
  wire phaser_out_8;
  wire phaser_out_9;
  wire phy_cmd_wr_en;
  wire phy_control_i;
  wire [5:0]phy_control_i_0;
  wire phy_data_wr_en;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire [5:0]\pi_counter_read_val_w[0]_2 ;
  wire pll_locked;
  wire \po_counter_read_val_reg[1] ;
  wire [7:0]\po_counter_read_val_reg[8] ;
  wire [7:0]\po_counter_read_val_reg[8]_0 ;
  wire [2:0]\po_rdval_cnt_reg[1] ;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[0]_3 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[1]_2 ;
  wire \rd_ptr_reg[1]_3 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire \rd_ptr_reg[3]_2 ;
  wire \rd_ptr_reg[3]_3 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire [0:0]ref_dll_lock_w;
  wire [0:0]ref_dll_lock_w__0;
  wire rst_out_reg;
  wire [0:0]store_sr_req_r_reg;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_3;
  wire wr_en_5;
  wire wr_en_6;
  wire wr_en_7;
  wire wr_en_8;
  wire wr_en_9;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [3:0]\wr_ptr_reg[3]_2 ;
  wire [3:0]\wr_ptr_reg[3]_3 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf 
       (.I(out_cke),
        .O(ddr3_cke));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf 
       (.I(out_odt),
        .O(ddr3_odt));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[0].u_addr_obuf 
       (.I(out_addr_0),
        .O(ddr3_addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[10].u_addr_obuf 
       (.I(out_addr_10),
        .O(ddr3_addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[11].u_addr_obuf 
       (.I(out_addr_11),
        .O(ddr3_addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[12].u_addr_obuf 
       (.I(out_addr_12),
        .O(ddr3_addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[13].u_addr_obuf 
       (.I(out_addr_13),
        .O(ddr3_addr[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[14].u_addr_obuf 
       (.I(out_addr_14),
        .O(ddr3_addr[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[1].u_addr_obuf 
       (.I(out_addr_1),
        .O(ddr3_addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[2].u_addr_obuf 
       (.I(out_addr_2),
        .O(ddr3_addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[3].u_addr_obuf 
       (.I(out_addr_3),
        .O(ddr3_addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[4].u_addr_obuf 
       (.I(out_addr_4),
        .O(ddr3_addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[5].u_addr_obuf 
       (.I(out_addr_5),
        .O(ddr3_addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[6].u_addr_obuf 
       (.I(out_addr_6),
        .O(ddr3_addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[7].u_addr_obuf 
       (.I(out_addr_7),
        .O(ddr3_addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[8].u_addr_obuf 
       (.I(out_addr_8),
        .O(ddr3_addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[9].u_addr_obuf 
       (.I(out_addr_9),
        .O(ddr3_addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[0].u_bank_obuf 
       (.I(out_ba_0),
        .O(ddr3_ba[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[1].u_bank_obuf 
       (.I(out_ba_1),
        .O(ddr3_ba[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[2].u_bank_obuf 
       (.I(out_ba_2),
        .O(ddr3_ba[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
       (.I(out_cs_n),
        .O(ddr3_cs_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[0].u_dm_obuf 
       (.I(out_dm_0),
        .O(ddr3_dm[0]),
        .T(mem_dq_ts[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[1].u_dm_obuf 
       (.I(out_dm_1),
        .O(ddr3_dm[1]),
        .T(mem_dq_ts[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq 
       (.I(out_dq_0),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[0]),
        .O(mem_dq_in[6]),
        .T(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq 
       (.I(out_dq_10),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[10]),
        .O(mem_dq_in[27]),
        .T(mem_dq_ts[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq 
       (.I(out_dq_11),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[11]),
        .O(mem_dq_in[22]),
        .T(mem_dq_ts[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq 
       (.I(out_dq_12),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[12]),
        .O(mem_dq_in[25]),
        .T(mem_dq_ts[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq 
       (.I(out_dq_13),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[13]),
        .O(mem_dq_in[23]),
        .T(mem_dq_ts[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq 
       (.I(out_dq_14),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[14]),
        .O(mem_dq_in[24]),
        .T(mem_dq_ts[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq 
       (.I(out_dq_15),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[15]),
        .O(mem_dq_in[28]),
        .T(mem_dq_ts[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq 
       (.I(out_dq_1),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[1]),
        .O(mem_dq_in[8]),
        .T(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq 
       (.I(out_dq_2),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[2]),
        .O(mem_dq_in[7]),
        .T(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq 
       (.I(out_dq_3),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[3]),
        .O(mem_dq_in[5]),
        .T(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq 
       (.I(out_dq_4),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[4]),
        .O(mem_dq_in[3]),
        .T(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq 
       (.I(out_dq_5),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[5]),
        .O(mem_dq_in[4]),
        .T(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq 
       (.I(out_dq_6),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[6]),
        .O(mem_dq_in[2]),
        .T(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq 
       (.I(out_dq_7),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[7]),
        .O(mem_dq_in[0]),
        .T(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq 
       (.I(out_dq_8),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[8]),
        .O(mem_dq_in[26]),
        .T(mem_dq_ts[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq 
       (.I(out_dq_9),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dq[9]),
        .O(mem_dq_in[29]),
        .T(mem_dq_ts[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[0]),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dqs_p[0]),
        .IOB(ddr3_dqs_n[0]),
        .O(mem_dqs_in[0]),
        .T(mem_dqs_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[2]),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr3_dqs_p[1]),
        .IOB(ddr3_dqs_n[1]),
        .O(mem_dqs_in[2]),
        .T(mem_dqs_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_reset_obuf.u_reset_obuf 
       (.I(mux_reset_n),
        .O(ddr3_reset_n));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo \genblk24.phy_ctl_pre_fifo_0 
       (.CLK(CLK),
        .SR(SR));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 \genblk24.phy_ctl_pre_fifo_1 
       (.CLK(CLK),
        .SR(SR));
  DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_9 \genblk24.phy_ctl_pre_fifo_2 
       (.CLK(CLK),
        .E(E),
        .SR(SR),
        .UNCONN_IN(UNCONN_IN),
        .\my_empty_reg[0]_0 (\my_empty_reg[0] ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6] ),
        .\my_full_reg[3]_0 (\my_full_reg[3] ),
        .\my_full_reg[3]_1 (\my_full_reg[3]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_cas_n_obuf
       (.I(out_cas_n),
        .O(ddr3_cas_n));
  DDR3LController_mig_7series_v4_2_ddr_mc_phy u_ddr_mc_phy
       (.A_rst_primitives_reg(A_rst_primitives),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_10(CLKB0_10),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .\FSM_onehot_cal1_state_r_reg[13] (\FSM_onehot_cal1_state_r_reg[13] ),
        .LD0(LD0),
        .LD0_1(LD0_1),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        .SR(SR),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] (\app_rd_data[49] ),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rd_data_valid_0(app_rd_data_valid_0),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_2(ififo_rst_reg0_2),
        .in0(in0),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[2].iserdes_dq_.idelay_dq.idelaye2 (\input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .\mcGo_r_reg[15]_0 (\mcGo_r_reg[15] ),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in({mem_dq_in[29:22],mem_dq_in[8:2],mem_dq_in[0]}),
        .mem_dq_out({out_addr_14,out_addr_5}),
        .mem_dq_ts({mem_dq_ts[33:26],mem_dq_ts[24],mem_dq_ts[9:2],mem_dq_ts[0]}),
        .mem_dqs_in({mem_dqs_in[2],mem_dqs_in[0]}),
        .mem_dqs_out({mem_dqs_out[2],mem_dqs_out[0]}),
        .mem_dqs_ts({mem_dqs_ts[2],mem_dqs_ts[0]}),
        .mem_out(mem_out),
        .mem_out_0(mem_out_0),
        .mem_refclk(mem_refclk),
        .mpr_dec_cpt_r(mpr_dec_cpt_r),
        .mux_address(mux_address),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[1]_3 (\my_empty_reg[1]_3 ),
        .\my_empty_reg[1]_4 (\my_empty_reg[1]_4 ),
        .\my_empty_reg[4]_rep (\my_empty_reg[4]_rep ),
        .\my_empty_reg[4]_rep_0 (\my_empty_reg[4]_rep_0 ),
        .\my_empty_reg[6] (\my_empty_reg[6]_0 ),
        .of_ctl_full_v(of_ctl_full_v),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_3(ofifo_rst_reg0_3),
        .out(out),
        .out_addr_10(out_addr_10),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .out_fifo_10(out_fifo_10),
        .out_fifo_11(out_fifo_11),
        .out_fifo_12(out_fifo_12),
        .out_fifo_13(out_fifo_13),
        .out_fifo_14(out_fifo_14),
        .out_fifo_15(out_fifo_15),
        .out_fifo_16(out_fifo_16),
        .out_fifo_17(out_fifo_17),
        .out_fifo_18(out_fifo_18),
        .out_fifo_19(out_fifo_19),
        .out_fifo_2(out_fifo_2),
        .out_fifo_20(out_fifo_20),
        .out_fifo_21(out_fifo_21),
        .out_fifo_22(out_fifo_22),
        .out_fifo_23(out_fifo_23),
        .out_fifo_24(out_fifo_24),
        .out_fifo_25(out_fifo_25),
        .out_fifo_26(out_fifo_26),
        .out_fifo_27(out_fifo_27),
        .out_fifo_28(out_fifo_28),
        .out_fifo_29(out_fifo_29),
        .out_fifo_3(out_fifo_3),
        .out_fifo_4(out_fifo_4),
        .out_fifo_5(out_fifo_5),
        .out_fifo_6(out_fifo_6),
        .out_fifo_7(out_fifo_7),
        .out_fifo_8(out_fifo_8),
        .out_fifo_9(out_fifo_9),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i ({out_addr_13,out_cs_n,out_ras_n,out_we_n,out_addr_9,out_cas_n,out_ba_0,out_ba_2,out_addr_7,out_addr_3,out_addr_0,out_addr_2}),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ({out_odt,out_addr_11,out_cke,out_addr_8,out_addr_4,out_addr_12,out_addr_1,out_addr_6,out_ba_1}),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (\phaser_in_gen.phaser_in_1 ),
        .\phaser_in_gen.phaser_in_10 (\phaser_in_gen.phaser_in_10 ),
        .\phaser_in_gen.phaser_in_11 (\phaser_in_gen.phaser_in_11 ),
        .\phaser_in_gen.phaser_in_12 (\phaser_in_gen.phaser_in_12 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_2 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_3 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_4 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_5 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_6 ),
        .\phaser_in_gen.phaser_in_7 (\phaser_in_gen.phaser_in_7 ),
        .\phaser_in_gen.phaser_in_8 (\phaser_in_gen.phaser_in_8 ),
        .\phaser_in_gen.phaser_in_9 (\phaser_in_gen.phaser_in_9 ),
        .phaser_out(phaser_out),
        .phaser_out_0(phaser_out_0),
        .phaser_out_1(phaser_out_1),
        .phaser_out_10(phaser_out_10),
        .phaser_out_11(phaser_out_11),
        .phaser_out_12(phaser_out_12),
        .phaser_out_13(phaser_out_13),
        .phaser_out_14(phaser_out_14),
        .phaser_out_15(phaser_out_15),
        .phaser_out_16(phaser_out_16),
        .phaser_out_17(phaser_out_17),
        .phaser_out_18(phaser_out_18),
        .phaser_out_19(phaser_out_19),
        .phaser_out_2(phaser_out_2),
        .phaser_out_20(phaser_out_20),
        .phaser_out_3(phaser_out_3),
        .phaser_out_4(phaser_out_4),
        .phaser_out_5(phaser_out_5),
        .phaser_out_6(phaser_out_6),
        .phaser_out_7(phaser_out_7),
        .phaser_out_8(phaser_out_8),
        .phaser_out_9(phaser_out_9),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .phy_control_i(phy_control_i),
        .phy_control_i_0(phy_control_i_0),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .\pi_counter_read_val_reg[2] (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_w[0]_2 (\pi_counter_read_val_w[0]_2 ),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[1] (\po_counter_read_val_reg[1] ),
        .\po_counter_read_val_reg[8] (\po_counter_read_val_reg[8] ),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8]_0 ),
        .\po_rdval_cnt_reg[1] (\po_rdval_cnt_reg[1] ),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[0]_2 (\rd_ptr_reg[0]_2 ),
        .\rd_ptr_reg[0]_3 (\rd_ptr_reg[0]_3 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[1]_2 (\rd_ptr_reg[1]_2 ),
        .\rd_ptr_reg[1]_3 (\rd_ptr_reg[1]_3 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_3 (\rd_ptr_reg[2]_3 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .ref_dll_lock_w(ref_dll_lock_w),
        .ref_dll_lock_w__0(ref_dll_lock_w__0),
        .rst_out_reg(rst_out_reg),
        .store_sr_req_r_reg(store_sr_req_r_reg),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .wr_en_5(wr_en_5),
        .wr_en_6(wr_en_6),
        .wr_en_7(wr_en_7),
        .wr_en_8(wr_en_8),
        .wr_en_9(wr_en_9),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_reg[3]_2 (\wr_ptr_reg[3]_2 ),
        .\wr_ptr_reg[3]_3 (\wr_ptr_reg[3]_3 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ras_n_obuf
       (.I(out_ras_n),
        .O(ddr3_ras_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_we_n_obuf
       (.I(out_we_n),
        .O(ddr3_we_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo
   (SR,
    CLK);
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [0:0]SR;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]wr_ptr_timing;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_en));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
   (SR,
    CLK);
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [0:0]SR;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]wr_ptr_timing;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_en));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_9
   (\my_empty_reg[6]_0 ,
    \my_empty_reg[0]_0 ,
    UNCONN_IN,
    CLK,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    SR,
    E);
  output \my_empty_reg[6]_0 ;
  output \my_empty_reg[0]_0 ;
  input UNCONN_IN;
  input CLK;
  input \my_full_reg[3]_0 ;
  input \my_full_reg[3]_1 ;
  input [0:0]SR;
  input [0:0]E;

  wire CLK;
  wire [0:0]E;
  wire [0:0]SR;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire UNCONN_IN;
  wire my_empty0__0;
  wire \my_empty[0]_i_1_n_0 ;
  wire \my_empty[0]_i_2_n_0 ;
  wire \my_empty[0]_i_3_n_0 ;
  wire \my_empty[0]_i_4_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[6]_i_2__2_n_0 ;
  wire \my_empty[6]_i_3__2_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[0]_0 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[0] ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1__2_n_0 ;
  wire \my_full[3]_i_2__2_n_0 ;
  wire \my_full_reg[3]_0 ;
  wire \my_full_reg[3]_1 ;
  wire \my_full_reg_n_0_[3] ;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  wire \rd_ptr[2]_i_1_n_0 ;
  wire [2:0]rd_ptr_timing;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[0]_i_1 
       (.I0(\my_empty[0]_i_2_n_0 ),
        .I1(\my_empty[0]_i_3_n_0 ),
        .I2(\my_empty_reg_n_0_[0] ),
        .O(\my_empty[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \my_empty[0]_i_2 
       (.I0(my_empty0__0),
        .I1(1'b0),
        .O(\my_empty[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \my_empty[0]_i_3 
       (.I0(\my_empty[0]_i_4_n_0 ),
        .I1(1'b0),
        .O(\my_empty[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \my_empty[0]_i_4 
       (.I0(\my_full_reg[3]_0 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg_n_0_[0] ),
        .O(\my_empty[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[6]_i_1 
       (.I0(\my_empty[6]_i_2__2_n_0 ),
        .I1(\my_empty[6]_i_3__2_n_0 ),
        .I2(\my_empty_reg_n_0_[6] ),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \my_empty[6]_i_2__2 
       (.I0(my_empty0__0),
        .I1(1'b0),
        .O(\my_empty[6]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \my_empty[6]_i_3__2 
       (.I0(\my_empty[6]_i_4_n_0 ),
        .I1(1'b0),
        .O(\my_empty[6]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \my_empty[6]_i_4 
       (.I0(\my_full_reg[3]_0 ),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .O(\my_empty[6]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[0]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[0] ),
        .S(SR));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(SR));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    \my_full0_inferred__0/i_ 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[2]),
        .I2(wr_ptr[2]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[0]),
        .I5(rd_ptr_timing[1]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \my_full[3]_i_1__2 
       (.I0(\my_full[3]_i_2__2_n_0 ),
        .I1(\my_full_reg[3]_0 ),
        .I2(\my_empty_reg_n_0_[6] ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_full_reg[3]_1 ),
        .O(\my_full[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \my_full[3]_i_2__2 
       (.I0(1'b0),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(my_full0),
        .O(\my_full[3]_i_2__2_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__2_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \rd_ptr[2]_i_1 
       (.I0(1'b1),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'hD)) 
    wr_en_inferred__0_i_2
       (.I0(\my_empty_reg_n_0_[0] ),
        .I1(1'b0),
        .O(\my_empty_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT2 #(
    .INIT(4'hD)) 
    \wr_ptr[2]_i_3 
       (.I0(\my_empty_reg_n_0_[6] ),
        .I1(1'b0),
        .O(\my_empty_reg[6]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    wr_en_9,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    ofifo_rst,
    CLK,
    calib_cmd_wren,
    \my_empty_reg[6]_0 ,
    D_of_full,
    out_fifo,
    phy_cmd_wr_en);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output wr_en_9;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [3:0]Q;
  input ofifo_rst;
  input CLK;
  input calib_cmd_wren;
  input \my_empty_reg[6]_0 ;
  input D_of_full;
  input out_fifo;
  input phy_cmd_wr_en;

  wire CLK;
  wire D_of_full;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__2_n_0 ;
  wire \my_empty[6]_i_1__1_n_0 ;
  wire \my_empty[6]_i_3__1_n_0 ;
  wire \my_empty[6]_i_4__1_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1__1_n_0 ;
  wire \my_full[3]_i_3__1_n_0 ;
  wire \my_full[3]_i_4__1_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire out_fifo;
  wire phy_cmd_wr_en;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__2_n_0 ;
  wire wr_en_9;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[1]_i_1__2 
       (.I0(my_empty0),
        .I1(\my_empty_reg[1]_0 ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(D_of_full),
        .O(\my_empty[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[6]_i_1__1 
       (.I0(my_empty0),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(D_of_full),
        .O(\my_empty[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[6]_i_2__1 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[6]_i_3__1_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[6]_i_4__1_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[6]_i_3__1 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[6]_i_4__1 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[6]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__2_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .S(ofifo_rst));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_i_1__1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(ofifo_rst));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[3]_i_1__1 
       (.I0(my_full0),
        .I1(phy_cmd_wr_en),
        .I2(D_of_full),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(\my_full_reg_n_0_[3] ),
        .I5(ofifo_rst),
        .O(\my_full[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[3]_i_2__1 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[3]_i_3__1_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[3]_i_4__1_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[3]_i_3__1 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[3]_i_4__1 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[3]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__2
       (.I0(\my_empty_reg[1]_0 ),
        .I1(out_fifo),
        .I2(calib_cmd_wren),
        .I3(D_of_full),
        .O(\my_empty_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(D_of_full),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .O(wr_en_9));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__2 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__2 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__2 
       (.I0(D_of_full),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr_timing[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__2 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(\my_empty_reg[6]_0 ),
        .I2(D_of_full),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    wr_en_8,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    SR,
    CLK,
    calib_cmd_wren,
    \my_empty_reg[6]_0 ,
    \rd_ptr_reg[3]_1 ,
    out_fifo,
    phy_cmd_wr_en);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output wr_en_8;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [3:0]Q;
  input [0:0]SR;
  input CLK;
  input calib_cmd_wren;
  input \my_empty_reg[6]_0 ;
  input \rd_ptr_reg[3]_1 ;
  input out_fifo;
  input phy_cmd_wr_en;

  wire CLK;
  wire [3:0]Q;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__1_n_0 ;
  wire \my_empty[6]_i_1__0_n_0 ;
  wire \my_empty[6]_i_3__0_n_0 ;
  wire \my_empty[6]_i_4__0_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1__0_n_0 ;
  wire \my_full[3]_i_3__0_n_0 ;
  wire \my_full[3]_i_4__0_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire out_fifo;
  wire phy_cmd_wr_en;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__1_n_0 ;
  wire wr_en_8;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[1]_i_1__1 
       (.I0(my_empty0),
        .I1(\my_empty_reg[1]_0 ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(\rd_ptr_reg[3]_1 ),
        .O(\my_empty[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[6]_i_1__0 
       (.I0(my_empty0),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(\rd_ptr_reg[3]_1 ),
        .O(\my_empty[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[6]_i_2__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[6]_i_3__0_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[6]_i_4__0_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[6]_i_3__0 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[6]_i_4__0 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[6]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .S(SR));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[3]_i_1__0 
       (.I0(my_full0),
        .I1(phy_cmd_wr_en),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(\my_full_reg_n_0_[3] ),
        .I5(SR),
        .O(\my_full[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[3]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[3]_i_3__0_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[3]_i_4__0_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[3]_i_3__0 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[3]_i_4__0 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[3]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(out_fifo),
        .I2(calib_cmd_wren),
        .I3(\rd_ptr_reg[3]_1 ),
        .O(\my_empty_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .O(wr_en_8));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__1 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__1 
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr_timing[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(\my_empty_reg[6]_0 ),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_11
   (mem_out_0,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    CLK,
    mux_address,
    ofifo_rst,
    calib_cmd_wren,
    \wr_ptr_timing_reg[0]_0 ,
    \rd_ptr_reg[3]_0 ,
    phy_cmd_wr_en);
  output [3:0]mem_out_0;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  input CLK;
  input [1:0]mux_address;
  input ofifo_rst;
  input calib_cmd_wren;
  input \wr_ptr_timing_reg[0]_0 ;
  input \rd_ptr_reg[3]_0 ;
  input phy_cmd_wr_en;

  wire CLK;
  wire calib_cmd_wren;
  wire [3:0]mem_out_0;
  wire [1:0]mux_address;
  wire my_empty0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[7]_i_1_n_0 ;
  wire \my_empty[7]_i_3_n_0 ;
  wire \my_empty[7]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1_n_0 ;
  wire \my_full[4]_i_3_n_0 ;
  wire \my_full[4]_i_4_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire phy_cmd_wr_en;
  wire [3:0]rd_ptr;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[0]_0 ;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({mux_address[0],mux_address[0]}),
        .DIB({mux_address[1],mux_address[1]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[1:0]),
        .DOB(mem_out_0[3:2]),
        .DOC(NLW_mem_reg_0_15_72_77_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(phy_cmd_wr_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_0 ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(phy_cmd_wr_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_3_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_4_n_0 ),
        .I4(rd_ptr[2]),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_3 
       (.I0(wr_ptr_timing[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_4 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[3]),
        .O(\my_empty[7]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1 
       (.I0(my_full0),
        .I1(phy_cmd_wr_en),
        .I2(\rd_ptr_reg[3]_0 ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4_n_0 ),
        .I4(wr_ptr[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[3]),
        .O(\my_full[4]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(calib_cmd_wren),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(\my_empty_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .O(wr_en));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3]_0 ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_12
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    wr_en_7,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    ofifo_rst,
    CLK,
    calib_cmd_wren,
    \my_empty_reg[6]_0 ,
    \rd_ptr_reg[3]_1 ,
    phy_cmd_wr_en);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output wr_en_7;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [3:0]Q;
  input ofifo_rst;
  input CLK;
  input calib_cmd_wren;
  input \my_empty_reg[6]_0 ;
  input \rd_ptr_reg[3]_1 ;
  input phy_cmd_wr_en;

  wire CLK;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__0_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[6]_i_3_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1_n_0 ;
  wire \my_full[3]_i_3_n_0 ;
  wire \my_full[3]_i_4_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire phy_cmd_wr_en;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__0_n_0 ;
  wire wr_en_7;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[1]_i_1__0 
       (.I0(my_empty0),
        .I1(\my_empty_reg[1]_0 ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(\rd_ptr_reg[3]_1 ),
        .O(\my_empty[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[6]_i_1 
       (.I0(my_empty0),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(\rd_ptr_reg[3]_1 ),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[6]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[6]_i_3_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[6]_i_4_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[6]_i_3 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[6]_i_4 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[6]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__0_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .S(ofifo_rst));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(ofifo_rst));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[3]_i_1 
       (.I0(my_full0),
        .I1(phy_cmd_wr_en),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(\my_full_reg_n_0_[3] ),
        .I5(ofifo_rst),
        .O(\my_full[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[3]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[3]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[3]_i_4_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[3]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[3]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[3]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__0
       (.I0(\my_empty_reg[1]_0 ),
        .I1(\my_empty_reg[6]_0 ),
        .I2(calib_cmd_wren),
        .I3(\rd_ptr_reg[3]_1 ),
        .O(\my_empty_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .O(wr_en_7));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__0 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__0 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__0 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__0 
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr_timing[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__0 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(\my_empty_reg[6]_0 ),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_13
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    wr_en_5,
    \wr_ptr_reg[3]_0 ,
    ofifo_rst,
    CLK,
    C_of_full,
    phy_data_wr_en,
    mc_wrdata_en,
    out_fifo,
    calib_wrdata_en);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [2:0]Q;
  output wr_en_5;
  output [3:0]\wr_ptr_reg[3]_0 ;
  input ofifo_rst;
  input CLK;
  input C_of_full;
  input phy_data_wr_en;
  input mc_wrdata_en;
  input out_fifo;
  input calib_wrdata_en;

  wire CLK;
  wire C_of_full;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire entry_cnt10_out__0;
  wire \entry_cnt[0]_i_1__0_n_0 ;
  wire \entry_cnt[1]_i_1__0_n_0 ;
  wire \entry_cnt[2]_i_1__0_n_0 ;
  wire \entry_cnt[3]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_2__0_n_0 ;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire mc_wrdata_en;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[7]_i_1_n_0 ;
  wire \my_empty[7]_i_2__0_n_0 ;
  wire \my_empty[7]_i_3__1_n_0 ;
  wire \my_empty[7]_i_4__1_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire \my_full[4]_i_1__1_n_0 ;
  wire \my_full[4]_i_2__1_n_0 ;
  wire \my_full[4]_i_3__1_n_0 ;
  wire \my_full[4]_i_4__1_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire out_fifo;
  wire phy_data_wr_en;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__4_n_0 ;
  wire wr_en_5;
  wire wr_ptr0;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]wr_ptr_timing;

  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(phy_data_wr_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(phy_data_wr_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(Q[0]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \entry_cnt[3]_i_1__0 
       (.I0(entry_cnt10_out__0),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\entry_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5050500303035003)) 
    \entry_cnt[4]_i_1__0 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(C_of_full),
        .I3(calib_wrdata_en),
        .I4(out_fifo),
        .I5(mc_wrdata_en),
        .O(\entry_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2__0 
       (.I0(\entry_cnt_reg_n_0_[1] ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(entry_cnt10_out__0),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\entry_cnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \entry_cnt[4]_i_3__0 
       (.I0(C_of_full),
        .I1(mc_wrdata_en),
        .I2(out_fifo),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg_n_0_[4] ),
        .O(entry_cnt10_out__0));
  FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[0]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[1]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[2]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[3]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[4]_i_2__0_n_0 ),
        .Q(Q[2]),
        .R(ofifo_rst));
  LUT6 #(
    .INIT(64'h2727270000002700)) 
    mem_reg_0_15_12_17_i_1
       (.I0(C_of_full),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_1 ),
        .I3(calib_wrdata_en),
        .I4(out_fifo),
        .I5(mc_wrdata_en),
        .O(wr_en_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1 
       (.I0(C_of_full),
        .I1(phy_data_wr_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_1 ),
        .I4(\my_empty[7]_i_2__0_n_0 ),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1 
       (.I0(C_of_full),
        .I1(phy_data_wr_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_empty[7]_i_2__0_n_0 ),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_2__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_3__1_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_4__1_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(\my_empty[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_3__1 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_4__1 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[7]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(\my_empty_reg[1]_1 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1__1 
       (.I0(\my_full[4]_i_2__1_n_0 ),
        .I1(phy_data_wr_en),
        .I2(C_of_full),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2__1 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3__1_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4__1_n_0 ),
        .I4(\wr_ptr_reg[3]_0 [2]),
        .O(\my_full[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3__1 
       (.I0(rd_ptr_timing[1]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4__1 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [1]),
        .I4(\wr_ptr_reg[3]_0 [3]),
        .O(\my_full[4]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    out_fifo_i_1__4
       (.I0(\my_empty_reg[1]_1 ),
        .I1(mc_wrdata_en),
        .I2(out_fifo),
        .I3(calib_wrdata_en),
        .I4(C_of_full),
        .O(\my_empty_reg[1]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__6 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__6 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__4 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__4 
       (.I0(C_of_full),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr_timing[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__4 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__4_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__6 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__6 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__4 
       (.I0(\wr_ptr_reg[3]_0 [2]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .O(nxt_wr_ptr[2]));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \wr_ptr[3]_i_1__3 
       (.I0(calib_wrdata_en),
        .I1(out_fifo),
        .I2(mc_wrdata_en),
        .I3(C_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_2__0 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(\wr_ptr_reg[3]_0 [0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(\wr_ptr_reg[3]_0 [1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(\wr_ptr_reg[3]_0 [2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(\wr_ptr_reg[3]_0 [3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module DDR3LController_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_15
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    phy_mc_data_full,
    wr_en_6,
    Q,
    ofifo_rst,
    CLK,
    A_of_full,
    phy_data_wr_en,
    mc_wrdata_en,
    out_fifo,
    calib_wrdata_en,
    ofs_rdy_r_reg);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output phy_mc_data_full;
  output wr_en_6;
  output [3:0]Q;
  input ofifo_rst;
  input CLK;
  input A_of_full;
  input phy_data_wr_en;
  input mc_wrdata_en;
  input out_fifo;
  input calib_wrdata_en;
  input [2:0]ofs_rdy_r_reg;

  wire A_of_full;
  wire CLK;
  wire [3:0]Q;
  wire calib_wrdata_en;
  wire entry_cnt10_out__0;
  wire \entry_cnt[0]_i_1_n_0 ;
  wire \entry_cnt[1]_i_1_n_0 ;
  wire \entry_cnt[2]_i_1_n_0 ;
  wire \entry_cnt[3]_i_1_n_0 ;
  wire \entry_cnt[4]_i_1_n_0 ;
  wire \entry_cnt[4]_i_2_n_0 ;
  wire [4:2]entry_cnt_reg;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire mc_wrdata_en;
  wire my_empty0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[7]_i_1_n_0 ;
  wire \my_empty[7]_i_4__0_n_0 ;
  wire \my_empty[7]_i_5_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1__0_n_0 ;
  wire \my_full[4]_i_3__0_n_0 ;
  wire \my_full[4]_i_4__0_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire [2:0]ofs_rdy_r_reg;
  wire out_fifo;
  wire phy_data_wr_en;
  wire phy_mc_data_full;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__3_n_0 ;
  wire wr_en_6;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;

  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(A_of_full),
        .I2(phy_data_wr_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(A_of_full),
        .I2(phy_data_wr_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(entry_cnt_reg[2]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \entry_cnt[3]_i_1 
       (.I0(entry_cnt10_out__0),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(entry_cnt_reg[3]),
        .I4(entry_cnt_reg[2]),
        .O(\entry_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5050500303035003)) 
    \entry_cnt[4]_i_1 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(A_of_full),
        .I3(calib_wrdata_en),
        .I4(out_fifo),
        .I5(mc_wrdata_en),
        .O(\entry_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2 
       (.I0(\entry_cnt_reg_n_0_[1] ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(entry_cnt10_out__0),
        .I3(entry_cnt_reg[2]),
        .I4(entry_cnt_reg[4]),
        .I5(entry_cnt_reg[3]),
        .O(\entry_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \entry_cnt[4]_i_3 
       (.I0(A_of_full),
        .I1(mc_wrdata_en),
        .I2(out_fifo),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg_n_0_[4] ),
        .O(entry_cnt10_out__0));
  FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[0]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[1]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[2]_i_1_n_0 ),
        .Q(entry_cnt_reg[2]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[3]_i_1_n_0 ),
        .Q(entry_cnt_reg[3]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[4]_i_2_n_0 ),
        .Q(entry_cnt_reg[4]),
        .R(ofifo_rst));
  LUT6 #(
    .INIT(64'h2727270000002700)) 
    mem_reg_0_15_12_17_i_1__0
       (.I0(A_of_full),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_1 ),
        .I3(calib_wrdata_en),
        .I4(out_fifo),
        .I5(mc_wrdata_en),
        .O(wr_en_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1 
       (.I0(A_of_full),
        .I1(phy_data_wr_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_1 ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1 
       (.I0(A_of_full),
        .I1(phy_data_wr_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_3__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_4__0_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_5_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_4__0 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_5 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[7]_i_5_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(\my_empty_reg[1]_1 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1__0 
       (.I0(my_full0),
        .I1(phy_data_wr_en),
        .I2(A_of_full),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3__0_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4__0_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3__0 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4__0 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[4]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ofs_rdy_r_i_2
       (.I0(entry_cnt_reg[4]),
        .I1(entry_cnt_reg[2]),
        .I2(entry_cnt_reg[3]),
        .I3(ofs_rdy_r_reg[2]),
        .I4(ofs_rdy_r_reg[0]),
        .I5(ofs_rdy_r_reg[1]),
        .O(phy_mc_data_full));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    out_fifo_i_1__3
       (.I0(\my_empty_reg[1]_1 ),
        .I1(mc_wrdata_en),
        .I2(out_fifo),
        .I3(calib_wrdata_en),
        .I4(A_of_full),
        .O(\my_empty_reg[1]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__5 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__5 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__3 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__3 
       (.I0(A_of_full),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr_timing[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__3 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1__3_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__5 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__5 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \wr_ptr[3]_i_1__4 
       (.I0(calib_wrdata_en),
        .I1(out_fifo),
        .I2(mc_wrdata_en),
        .I3(A_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_4lanes" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_4lanes
   (out,
    A_rst_primitives_reg_0,
    \phaser_in_gen.phaser_in ,
    out_dq_7,
    mem_dq_ts,
    out_dq_6,
    out_dq_4,
    out_dq_5,
    out_dq_3,
    out_dq_0,
    out_dq_2,
    out_dq_1,
    out_dm_0,
    mem_dqs_out,
    mem_dqs_ts,
    in0,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    out_dm_1,
    out_dq_11,
    out_dq_13,
    out_dq_14,
    out_dq_12,
    out_dq_8,
    out_dq_10,
    out_dq_15,
    out_dq_9,
    ref_dll_lock_w__0,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    idelay_ld_rst,
    phy_mc_ctl_full,
    D,
    \my_empty_reg[4]_rep ,
    \my_empty_reg[4]_rep_0 ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1] ,
    \my_empty_reg[1]_0 ,
    \pi_counter_read_val_reg[2]_0 ,
    \pi_counter_read_val_w[0]_2 ,
    \pi_counter_read_val_reg[3]_0 ,
    wr_en,
    wr_en_3,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    app_rd_data,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \FSM_onehot_cal1_state_r_reg[13] ,
    mpr_dec_cpt_r,
    phy_rddata_en,
    app_rd_data_valid,
    \read_fifo.tail_r_reg[0] ,
    phy_mc_data_full,
    wr_en_5,
    wr_en_6,
    \phaser_in_gen.phaser_in_1 ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_w[0]_1 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    CLK,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    \phaser_in_gen.phaser_in_2 ,
    \phaser_in_gen.phaser_in_3 ,
    \phaser_in_gen.phaser_in_4 ,
    \phaser_in_gen.phaser_in_5 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \phaser_in_gen.phaser_in_6 ,
    sync_pulse,
    COUNTERLOADVAL,
    phaser_out,
    phaser_out_0,
    phaser_out_1,
    D0,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 ,
    LD0_1,
    CLKB0_10,
    \phaser_in_gen.phaser_in_7 ,
    \phaser_in_gen.phaser_in_8 ,
    \phaser_in_gen.phaser_in_9 ,
    \phaser_in_gen.phaser_in_10 ,
    \phaser_in_gen.phaser_in_11 ,
    \phaser_in_gen.phaser_in_12 ,
    phaser_out_2,
    phaser_out_3,
    phaser_out_4,
    out_fifo,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    phy_ctl_mstr_empty,
    phy_cmd_wr_en,
    pll_locked,
    phy_read_calib,
    phy_control_i_0,
    phy_write_calib,
    PHYCTLWD,
    RST0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    ififo_rst_reg0_2,
    ofifo_rst_reg0_3,
    rst_out_reg_0,
    _phy_ctl_full_p,
    mcGo_w,
    app_rd_data_valid_0,
    phy_data_wr_en,
    mc_wrdata_en,
    out_fifo_8,
    calib_wrdata_en,
    store_sr_req_r_reg,
    mem_out,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    store_sr_req_r_reg_0,
    Q,
    \read_fifo.tail_r_reg[4] ,
    \app_rd_data[49] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] );
  output [1:0]out;
  output A_rst_primitives_reg_0;
  output \phaser_in_gen.phaser_in ;
  output out_dq_7;
  output [17:0]mem_dq_ts;
  output out_dq_6;
  output out_dq_4;
  output out_dq_5;
  output out_dq_3;
  output out_dq_0;
  output out_dq_2;
  output out_dq_1;
  output out_dm_0;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output [1:0]in0;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output out_dm_1;
  output out_dq_11;
  output out_dq_13;
  output out_dq_14;
  output out_dq_12;
  output out_dq_8;
  output out_dq_10;
  output out_dq_15;
  output out_dq_9;
  output [0:0]ref_dll_lock_w__0;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output idelay_ld_rst;
  output phy_mc_ctl_full;
  output [0:0]D;
  output \my_empty_reg[4]_rep ;
  output \my_empty_reg[4]_rep_0 ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1] ;
  output \my_empty_reg[1]_0 ;
  output \pi_counter_read_val_reg[2]_0 ;
  output [5:0]\pi_counter_read_val_w[0]_2 ;
  output \pi_counter_read_val_reg[3]_0 ;
  output wr_en;
  output wr_en_3;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [63:0]app_rd_data;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \FSM_onehot_cal1_state_r_reg[13] ;
  output mpr_dec_cpt_r;
  output phy_rddata_en;
  output app_rd_data_valid;
  output \read_fifo.tail_r_reg[0] ;
  output phy_mc_data_full;
  output wr_en_5;
  output wr_en_6;
  output \phaser_in_gen.phaser_in_1 ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3] ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [7:0]\po_counter_read_val_reg[8]_0 ;
  output [0:0]\po_counter_read_val_w[0]_1 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  output \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input CLK;
  input \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \phaser_in_gen.phaser_in_2 ;
  input \phaser_in_gen.phaser_in_3 ;
  input \phaser_in_gen.phaser_in_4 ;
  input \phaser_in_gen.phaser_in_5 ;
  input freq_refclk;
  input mem_refclk;
  input [1:0]mem_dqs_in;
  input \phaser_in_gen.phaser_in_6 ;
  input sync_pulse;
  input [5:0]COUNTERLOADVAL;
  input phaser_out;
  input phaser_out_0;
  input phaser_out_1;
  input [3:0]D0;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  input LD0_1;
  input CLKB0_10;
  input \phaser_in_gen.phaser_in_7 ;
  input \phaser_in_gen.phaser_in_8 ;
  input \phaser_in_gen.phaser_in_9 ;
  input \phaser_in_gen.phaser_in_10 ;
  input \phaser_in_gen.phaser_in_11 ;
  input [5:0]\phaser_in_gen.phaser_in_12 ;
  input phaser_out_2;
  input phaser_out_3;
  input phaser_out_4;
  input [3:0]out_fifo;
  input [3:0]out_fifo_0;
  input [3:0]out_fifo_1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [3:0]out_fifo_5;
  input [3:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input phy_ctl_mstr_empty;
  input phy_cmd_wr_en;
  input pll_locked;
  input phy_read_calib;
  input phy_control_i_0;
  input phy_write_calib;
  input [10:0]PHYCTLWD;
  input RST0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input ififo_rst_reg0_2;
  input ofifo_rst_reg0_3;
  input rst_out_reg_0;
  input [0:0]_phy_ctl_full_p;
  input [0:0]mcGo_w;
  input app_rd_data_valid_0;
  input phy_data_wr_en;
  input mc_wrdata_en;
  input out_fifo_8;
  input calib_wrdata_en;
  input [2:0]store_sr_req_r_reg;
  input [31:0]mem_out;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  input [0:0]store_sr_req_r_reg_0;
  input [0:0]Q;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [31:0]\app_rd_data[49] ;
  input [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;

  wire [5:0]A_pi_counter_read_val;
  (* async_reg = "true" *) wire A_pi_rst_div2;
  wire [8:0]A_po_counter_read_val;
  wire A_rst_primitives_reg_0;
  (* async_reg = "true" *) wire B_pi_rst_div2;
  wire CLK;
  wire CLKB0;
  wire CLKB0_10;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]C_pi_counter_read_val;
  (* async_reg = "true" *) wire C_pi_rst_div2;
  wire [8:0]C_po_counter_read_val;
  wire [0:0]D;
  wire [3:0]D0;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  (* async_reg = "true" *) wire D_pi_rst_div2;
  wire \FSM_onehot_cal1_state_r[34]_i_12_n_0 ;
  wire \FSM_onehot_cal1_state_r_reg[13] ;
  wire LD0;
  wire LD0_1;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire RST0;
  wire [0:0]_phy_ctl_a_full_p;
  wire [0:0]_phy_ctl_full_p;
  wire [0:0]_phy_ctl_full_p__0;
  wire [63:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_valid;
  wire app_rd_data_valid_0;
  wire [3:0]aux_out_;
  wire calib_wrdata_en;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_154 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_157 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_24 ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ;
  wire freq_refclk;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:3]if_empty_r;
  wire [3:3]if_empty_r_1;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_2;
  wire [1:0]in0;
  wire init_complete_r1_timing_reg;
  wire \input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  wire [0:0]mcGo_w;
  wire [0:0]mcGo_w__0;
  wire mc_wrdata_en;
  wire [15:0]mem_dq_in;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mpr_dec_cpt_r;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[4]_rep ;
  wire \my_empty_reg[4]_rep_0 ;
  wire [4:2]\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_3;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire [3:0]out_fifo;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [3:0]out_fifo_5;
  wire [3:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire out_fifo_8;
  wire [0:0]p_0_in;
  wire [15:0]phaser_ctl_bus;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire \phaser_in_gen.phaser_in_1 ;
  wire \phaser_in_gen.phaser_in_10 ;
  wire \phaser_in_gen.phaser_in_11 ;
  wire [5:0]\phaser_in_gen.phaser_in_12 ;
  wire \phaser_in_gen.phaser_in_2 ;
  wire \phaser_in_gen.phaser_in_3 ;
  wire \phaser_in_gen.phaser_in_4 ;
  wire \phaser_in_gen.phaser_in_5 ;
  wire \phaser_in_gen.phaser_in_6 ;
  wire \phaser_in_gen.phaser_in_7 ;
  wire \phaser_in_gen.phaser_in_8 ;
  wire \phaser_in_gen.phaser_in_9 ;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phy_cmd_wr_en;
  wire phy_control_i_0;
  wire phy_control_i_n_1;
  wire phy_ctl_mstr_empty;
  wire phy_data_wr_en;
  wire [1:0]phy_encalib;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire \pi_counter_read_val[0]_i_1_n_0 ;
  wire \pi_counter_read_val[1]_i_1_n_0 ;
  wire \pi_counter_read_val[2]_i_1_n_0 ;
  wire \pi_counter_read_val[3]_i_1_n_0 ;
  wire \pi_counter_read_val[4]_i_1_n_0 ;
  wire \pi_counter_read_val[5]_i_1_n_0 ;
  wire \pi_counter_read_val_reg[2]_0 ;
  wire \pi_counter_read_val_reg[3]_0 ;
  wire [5:0]\pi_counter_read_val_w[0]_2 ;
  wire pll_locked;
  wire \po_counter_read_val[0]_i_1_n_0 ;
  wire \po_counter_read_val[1]_i_1_n_0 ;
  wire \po_counter_read_val[2]_i_1_n_0 ;
  wire \po_counter_read_val[3]_i_1_n_0 ;
  wire \po_counter_read_val[4]_i_1_n_0 ;
  wire \po_counter_read_val[5]_i_1_n_0 ;
  wire \po_counter_read_val[6]_i_1_n_0 ;
  wire \po_counter_read_val[7]_i_1_n_0 ;
  wire \po_counter_read_val[8]_i_1_n_0 ;
  wire [7:0]\po_counter_read_val_reg[8]_0 ;
  wire [0:0]\po_counter_read_val_w[0]_1 ;
  wire rclk_delay_11;
  wire \rclk_delay_reg[10]_srl11_i_1__0_n_0 ;
  wire \rclk_delay_reg[10]_srl11_n_0 ;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire [0:0]ref_dll_lock_w__0;
  wire rst_out_i_1__0_n_0;
  wire rst_out_reg_0;
  wire rst_out_reg_n_0;
  wire rst_primitives;
  wire rst_primitives_i_1__0_n_0;
  wire [2:0]store_sr_req_r_reg;
  wire [0:0]store_sr_req_r_reg_0;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_3;
  wire wr_en_5;
  wire wr_en_6;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    A_rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(A_rst_primitives_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h22002202)) 
    \FSM_onehot_cal1_state_r[16]_i_4 
       (.I0(store_sr_req_r_reg_0),
        .I1(\FSM_onehot_cal1_state_r[34]_i_12_n_0 ),
        .I2(\pi_counter_read_val_w[0]_2 [1]),
        .I3(store_sr_req_r_reg[2]),
        .I4(\pi_counter_read_val_w[0]_2 [5]),
        .O(\FSM_onehot_cal1_state_r_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \FSM_onehot_cal1_state_r[34]_i_12 
       (.I0(\pi_counter_read_val_w[0]_2 [4]),
        .I1(\pi_counter_read_val_w[0]_2 [0]),
        .I2(\pi_counter_read_val_w[0]_2 [3]),
        .I3(store_sr_req_r_reg[2]),
        .I4(\pi_counter_read_val_w[0]_2 [2]),
        .O(\FSM_onehot_cal1_state_r[34]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h88AA88A8)) 
    \FSM_onehot_cal1_state_r[34]_i_8 
       (.I0(store_sr_req_r_reg_0),
        .I1(\FSM_onehot_cal1_state_r[34]_i_12_n_0 ),
        .I2(\pi_counter_read_val_w[0]_2 [1]),
        .I3(store_sr_req_r_reg[2]),
        .I4(\pi_counter_read_val_w[0]_2 [5]),
        .O(mpr_dec_cpt_r));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_idel_dec_cpt_r[2]_i_12 
       (.I0(\pi_counter_read_val_w[0]_2 [2]),
        .I1(store_sr_req_r_reg[2]),
        .O(\pi_counter_read_val_reg[2]_0 ));
  DDR3LController_mig_7series_v4_2_ddr_byte_lane \ddr_byte_lane_A.ddr_byte_lane_A 
       (.CLK(CLK),
        .CLKB0(CLKB0),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .D0(D0),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .LD0(LD0),
        .PCENABLECALIB(phy_encalib),
        .Q(Q),
        .app_rd_data({app_rd_data[55:48],app_rd_data[39:32],app_rd_data[23:16],app_rd_data[7:0]}),
        .\app_rd_data[49] (\app_rd_data[49] ),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rd_data_valid_0(app_rd_data_valid_0),
        .calib_wrdata_en(calib_wrdata_en),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ({app_rd_data[63:56],app_rd_data[47:40],app_rd_data[31:24],app_rd_data[15:8]}),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_r(if_empty_r),
        .if_empty_r_0(if_empty_r_1),
        .ififo_rst_reg0(ififo_rst_reg0),
        .in0(in0[0]),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[8].iserdes_dq_.idelay_dq.idelaye2 (A_rst_primitives_reg_0),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in[7:0]),
        .mem_dq_ts(mem_dq_ts[8:0]),
        .mem_dqs_in(mem_dqs_in[0]),
        .mem_dqs_out(mem_dqs_out[0]),
        .mem_dqs_ts(mem_dqs_ts[0]),
        .mem_refclk(mem_refclk),
        .my_empty({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[4] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .\my_empty_reg[4]_rep (\my_empty_reg[4]_rep ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofs_rdy_r_reg(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_fifo_0(out_fifo_8),
        .phaser_ctl_bus({phaser_ctl_bus[9:8],phaser_ctl_bus[4],phaser_ctl_bus[0]}),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_1 (\phaser_in_gen.phaser_in_1 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_2 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_3 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_4 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_5 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_6 ),
        .phaser_out_0(A_po_counter_read_val),
        .phaser_out_1(phaser_out),
        .phaser_out_2(phaser_out_0),
        .phaser_out_3(phaser_out_1),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_phase_locked_all_r1_reg(\ddr_byte_lane_C.ddr_byte_lane_C_n_24 ),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_timing_reg[0] (\ddr_byte_lane_C.ddr_byte_lane_C_n_154 ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .sync_pulse(sync_pulse),
        .wr_en_3(wr_en_3),
        .wr_en_6(wr_en_6),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\ddr_byte_lane_C.ddr_byte_lane_C_n_157 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ));
  DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized0 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.CLK(CLK),
        .CLKB0_10(CLKB0_10),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .LD0_1(LD0_1),
        .PCENABLECALIB(phy_encalib),
        .Q(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .app_rd_data({app_rd_data[55:48],app_rd_data[39:32],app_rd_data[23:16],app_rd_data[7:0]}),
        .calib_wrdata_en(calib_wrdata_en),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\ddr_byte_lane_C.ddr_byte_lane_C_n_154 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\ddr_byte_lane_C.ddr_byte_lane_C_n_157 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ({app_rd_data[63:56],app_rd_data[47:40],app_rd_data[31:24],app_rd_data[15:8]}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .if_empty_r(if_empty_r_1),
        .if_empty_r_0(if_empty_r),
        .ififo_rst_reg0_2(ififo_rst_reg0_2),
        .in0(in0[1]),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[2].iserdes_dq_.idelay_dq.idelaye2 (\input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .\input_[9].iserdes_dq_.idelay_dq.idelaye2 (A_rst_primitives_reg_0),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in[15:8]),
        .mem_dq_ts(mem_dq_ts[17:9]),
        .mem_dqs_in(mem_dqs_in[1]),
        .mem_dqs_out(mem_dqs_out[1]),
        .mem_dqs_ts(mem_dqs_ts[1]),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[1] (\my_empty_reg[1]_0 ),
        .\my_empty_reg[4] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .\my_empty_reg[4]_rep (\my_empty_reg[4]_rep_0 ),
        .ofifo_rst_reg0_3(ofifo_rst_reg0_3),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .out_fifo_0(out_fifo),
        .out_fifo_1(out_fifo_0),
        .out_fifo_2(out_fifo_1),
        .out_fifo_3(out_fifo_2),
        .out_fifo_4(out_fifo_3),
        .out_fifo_5(out_fifo_4),
        .out_fifo_6(out_fifo_5),
        .out_fifo_7(out_fifo_6),
        .out_fifo_8(out_fifo_7),
        .out_fifo_9(out_fifo_8),
        .phaser_ctl_bus({phaser_ctl_bus[13:12],phaser_ctl_bus[6],phaser_ctl_bus[2]}),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (\ddr_byte_lane_C.ddr_byte_lane_C_n_24 ),
        .\phaser_in_gen.phaser_in_2 (\phaser_in_gen.phaser_in_7 ),
        .\phaser_in_gen.phaser_in_3 (\phaser_in_gen.phaser_in_8 ),
        .\phaser_in_gen.phaser_in_4 (\phaser_in_gen.phaser_in_9 ),
        .\phaser_in_gen.phaser_in_5 (\phaser_in_gen.phaser_in_10 ),
        .\phaser_in_gen.phaser_in_6 (\phaser_in_gen.phaser_in_11 ),
        .\phaser_in_gen.phaser_in_7 (\phaser_in_gen.phaser_in_12 ),
        .phaser_out_0(C_po_counter_read_val),
        .phaser_out_1(phaser_out_2),
        .phaser_out_2(phaser_out_3),
        .phaser_out_3(phaser_out_4),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_rddata_en(phy_rddata_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_0 ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (app_rd_data_valid_0),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_5(wr_en_5),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(A_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(C_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(B_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(D_pi_rst_div2));
  LUT2 #(
    .INIT(4'h8)) 
    \mcGo_r[0]_i_1 
       (.I0(mcGo_w__0),
        .I1(mcGo_w),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    mcGo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_out_reg_n_0),
        .Q(mcGo_w__0),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock_w__0),
        .PWRDWN(1'b0),
        .RST(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(1),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(4),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("TRUE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(4),
    .WR_CMD_OFFSET_1(4),
    .WR_CMD_OFFSET_2(4),
    .WR_CMD_OFFSET_3(4),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
    phy_control_i
       (.AUXOUTPUT(aux_out_),
        .INBURSTPENDING(phaser_ctl_bus[7:4]),
        .INRANKA(phaser_ctl_bus[9:8]),
        .INRANKB(phaser_ctl_bus[11:10]),
        .INRANKC(phaser_ctl_bus[13:12]),
        .INRANKD(phaser_ctl_bus[15:14]),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING(phaser_ctl_bus[3:0]),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(_phy_ctl_a_full_p),
        .PHYCTLEMPTY(phy_control_i_n_1),
        .PHYCTLFULL(_phy_ctl_full_p__0),
        .PHYCTLMSTREMPTY(phy_ctl_mstr_empty),
        .PHYCTLREADY(p_0_in),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,PHYCTLWD[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2:0]}),
        .PHYCTLWRENABLE(phy_cmd_wr_en),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock_w__0),
        .RESET(phy_control_i_0),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(phy_write_calib));
  LUT2 #(
    .INIT(4'hE)) 
    phy_mc_ctl_full_r_i_1
       (.I0(_phy_ctl_full_p__0),
        .I1(_phy_ctl_full_p),
        .O(phy_mc_ctl_full));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[0]_i_1 
       (.I0(C_pi_counter_read_val[0]),
        .I1(store_sr_req_r_reg[1]),
        .I2(A_pi_counter_read_val[0]),
        .O(\pi_counter_read_val[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[1]_i_1 
       (.I0(C_pi_counter_read_val[1]),
        .I1(store_sr_req_r_reg[1]),
        .I2(A_pi_counter_read_val[1]),
        .O(\pi_counter_read_val[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[2]_i_1 
       (.I0(C_pi_counter_read_val[2]),
        .I1(store_sr_req_r_reg[1]),
        .I2(A_pi_counter_read_val[2]),
        .O(\pi_counter_read_val[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[3]_i_1 
       (.I0(C_pi_counter_read_val[3]),
        .I1(store_sr_req_r_reg[1]),
        .I2(A_pi_counter_read_val[3]),
        .O(\pi_counter_read_val[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[4]_i_1 
       (.I0(C_pi_counter_read_val[4]),
        .I1(store_sr_req_r_reg[1]),
        .I2(A_pi_counter_read_val[4]),
        .O(\pi_counter_read_val[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[5]_i_1 
       (.I0(C_pi_counter_read_val[5]),
        .I1(store_sr_req_r_reg[1]),
        .I2(A_pi_counter_read_val[5]),
        .O(\pi_counter_read_val[5]_i_1_n_0 ));
  FDRE \pi_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val[0]_i_1_n_0 ),
        .Q(\pi_counter_read_val_w[0]_2 [0]),
        .R(store_sr_req_r_reg[0]));
  FDRE \pi_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val[1]_i_1_n_0 ),
        .Q(\pi_counter_read_val_w[0]_2 [1]),
        .R(store_sr_req_r_reg[0]));
  FDRE \pi_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val[2]_i_1_n_0 ),
        .Q(\pi_counter_read_val_w[0]_2 [2]),
        .R(store_sr_req_r_reg[0]));
  FDRE \pi_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val[3]_i_1_n_0 ),
        .Q(\pi_counter_read_val_w[0]_2 [3]),
        .R(store_sr_req_r_reg[0]));
  FDRE \pi_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val[4]_i_1_n_0 ),
        .Q(\pi_counter_read_val_w[0]_2 [4]),
        .R(store_sr_req_r_reg[0]));
  FDRE \pi_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_counter_read_val[5]_i_1_n_0 ),
        .Q(\pi_counter_read_val_w[0]_2 [5]),
        .R(store_sr_req_r_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pi_rdval_cnt[3]_i_2 
       (.I0(\pi_counter_read_val_w[0]_2 [3]),
        .I1(store_sr_req_r_reg[2]),
        .O(\pi_counter_read_val_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[0]_i_1 
       (.I0(C_po_counter_read_val[0]),
        .I1(A_po_counter_read_val[0]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[1]_i_1 
       (.I0(C_po_counter_read_val[1]),
        .I1(A_po_counter_read_val[1]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[2]_i_1 
       (.I0(C_po_counter_read_val[2]),
        .I1(A_po_counter_read_val[2]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[3]_i_1 
       (.I0(C_po_counter_read_val[3]),
        .I1(A_po_counter_read_val[3]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[4]_i_1 
       (.I0(C_po_counter_read_val[4]),
        .I1(A_po_counter_read_val[4]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[5]_i_1 
       (.I0(C_po_counter_read_val[5]),
        .I1(A_po_counter_read_val[5]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[6]_i_1 
       (.I0(C_po_counter_read_val[6]),
        .I1(A_po_counter_read_val[6]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[7]_i_1 
       (.I0(C_po_counter_read_val[7]),
        .I1(A_po_counter_read_val[7]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \po_counter_read_val[8]_i_1 
       (.I0(C_po_counter_read_val[8]),
        .I1(A_po_counter_read_val[8]),
        .I2(store_sr_req_r_reg[1]),
        .O(\po_counter_read_val[8]_i_1_n_0 ));
  FDRE \po_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[0]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [0]),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[1]_i_1_n_0 ),
        .Q(\po_counter_read_val_w[0]_1 ),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[2]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [1]),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[3]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [2]),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[4]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [3]),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[5]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [4]),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[6]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [5]),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[7]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [6]),
        .R(store_sr_req_r_reg[0]));
  FDRE \po_counter_read_val_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\po_counter_read_val[8]_i_1_n_0 ),
        .Q(\po_counter_read_val_reg[8]_0 [7]),
        .R(store_sr_req_r_reg[0]));
  (* srl_bus_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg " *) 
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
  SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(\rclk_delay_reg[10]_srl11_i_1__0_n_0 ),
        .Q(\rclk_delay_reg[10]_srl11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rclk_delay_reg[10]_srl11_i_1__0 
       (.I0(rst_primitives),
        .O(\rclk_delay_reg[10]_srl11_i_1__0_n_0 ));
  FDRE \rclk_delay_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rclk_delay_reg[10]_srl11_n_0 ),
        .Q(rclk_delay_11),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    rst_out_i_1__0
       (.I0(rclk_delay_11),
        .I1(rst_out_reg_n_0),
        .O(rst_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_out_reg_0),
        .D(rst_out_i_1__0_n_0),
        .Q(rst_out_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_primitives_i_1__0
       (.I0(p_0_in),
        .O(rst_primitives_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives_i_1__0_n_0),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_4lanes" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_4lanes__parameterized0
   (\rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_ctl_mstr_empty,
    _phy_ctl_full_p,
    ref_dll_lock_w,
    mcGo_w,
    ddr_ck_out,
    out_addr_10,
    mem_out_0,
    \my_empty_reg[1] ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    of_ctl_full_v,
    \po_counter_read_val_reg[1]_0 ,
    wr_en_7,
    wr_en_8,
    wr_en_9,
    Q,
    mem_dq_out,
    \wr_ptr_reg[3] ,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i ,
    \wr_ptr_reg[3]_0 ,
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ,
    \po_counter_read_val_reg[8]_0 ,
    phaser_out,
    phaser_out_0,
    phaser_out_1,
    phaser_out_2,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    out_fifo,
    out_fifo_0,
    phaser_out_3,
    phaser_out_4,
    phaser_out_5,
    phaser_out_6,
    out_fifo_1,
    D1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    out_fifo_9,
    phaser_out_7,
    phaser_out_8,
    phaser_out_9,
    phaser_out_10,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    out_fifo_13,
    out_fifo_14,
    out_fifo_15,
    out_fifo_16,
    phy_cmd_wr_en,
    pll_locked,
    phy_read_calib,
    phy_control_i_0,
    phy_write_calib,
    PHYCTLWD,
    RST0,
    SR,
    phaser_out_11,
    phaser_out_12,
    phaser_out_13,
    phaser_out_14,
    out_fifo_17,
    mux_address,
    \my_empty_reg[6] ,
    calib_cmd_wren,
    out_fifo_18,
    out_fifo_19,
    \po_rdval_cnt_reg[1] ,
    \po_counter_read_val_w[0]_1 );
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_ctl_mstr_empty;
  output [0:0]_phy_ctl_full_p;
  output [0:0]ref_dll_lock_w;
  output [0:0]mcGo_w;
  output [1:0]ddr_ck_out;
  output out_addr_10;
  output [3:0]mem_out_0;
  output \my_empty_reg[1] ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output [0:0]of_ctl_full_v;
  output \po_counter_read_val_reg[1]_0 ;
  output wr_en_7;
  output wr_en_8;
  output wr_en_9;
  output [3:0]Q;
  output [1:0]mem_dq_out;
  output [3:0]\wr_ptr_reg[3] ;
  output [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  output [7:0]\po_counter_read_val_reg[8]_0 ;
  input phaser_out;
  input phaser_out_0;
  input phaser_out_1;
  input phaser_out_2;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLK;
  input [3:0]out_fifo;
  input [3:0]out_fifo_0;
  input phaser_out_3;
  input phaser_out_4;
  input phaser_out_5;
  input phaser_out_6;
  input [3:0]out_fifo_1;
  input [3:0]D1;
  input [3:0]out_fifo_2;
  input [3:0]out_fifo_3;
  input [3:0]out_fifo_4;
  input [7:0]out_fifo_5;
  input [7:0]out_fifo_6;
  input [3:0]out_fifo_7;
  input [3:0]out_fifo_8;
  input [3:0]out_fifo_9;
  input phaser_out_7;
  input phaser_out_8;
  input phaser_out_9;
  input phaser_out_10;
  input [3:0]out_fifo_10;
  input [3:0]out_fifo_11;
  input [7:0]out_fifo_12;
  input [7:0]out_fifo_13;
  input [3:0]out_fifo_14;
  input [3:0]out_fifo_15;
  input [3:0]out_fifo_16;
  input phy_cmd_wr_en;
  input pll_locked;
  input phy_read_calib;
  input phy_control_i_0;
  input phy_write_calib;
  input [10:0]PHYCTLWD;
  input RST0;
  input [0:0]SR;
  input phaser_out_11;
  input phaser_out_12;
  input phaser_out_13;
  input phaser_out_14;
  input [3:0]out_fifo_17;
  input [1:0]mux_address;
  input \my_empty_reg[6] ;
  input calib_cmd_wren;
  input out_fifo_18;
  input out_fifo_19;
  input [2:0]\po_rdval_cnt_reg[1] ;
  input [0:0]\po_counter_read_val_w[0]_1 ;

  wire A_of_full;
  (* async_reg = "true" *) wire A_pi_rst_div2;
  wire [8:0]A_po_counter_read_val;
  wire A_rst_primitives;
  wire B_of_full;
  (* async_reg = "true" *) wire B_pi_rst_div2;
  wire CLK;
  wire C_of_full;
  (* async_reg = "true" *) wire C_pi_rst_div2;
  wire [8:0]C_po_counter_read_val;
  wire [3:0]D1;
  (* async_reg = "true" *) wire D_pi_rst_div2;
  wire [8:0]D_po_counter_read_val;
  wire [10:0]PHYCTLWD;
  wire [3:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]_phy_ctl_full_p;
  wire calib_cmd_wren;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_10 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_11 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_12 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_13 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_14 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_15 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_16 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_17 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_9 ;
  wire [1:0]ddr_ck_out;
  wire freq_refclk;
  wire [0:0]mcGo_w;
  wire [1:0]mem_dq_out;
  wire [3:0]mem_out_0;
  wire mem_refclk;
  wire [1:0]mux_address;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[6] ;
  wire [0:0]of_ctl_full_v;
  wire ofifo_rst;
  wire out_addr_10;
  wire [3:0]out_fifo;
  wire [3:0]out_fifo_0;
  wire [3:0]out_fifo_1;
  wire [3:0]out_fifo_10;
  wire [3:0]out_fifo_11;
  wire [7:0]out_fifo_12;
  wire [7:0]out_fifo_13;
  wire [3:0]out_fifo_14;
  wire [3:0]out_fifo_15;
  wire [3:0]out_fifo_16;
  wire [3:0]out_fifo_17;
  wire out_fifo_18;
  wire out_fifo_19;
  wire [3:0]out_fifo_2;
  wire [3:0]out_fifo_3;
  wire [3:0]out_fifo_4;
  wire [7:0]out_fifo_5;
  wire [7:0]out_fifo_6;
  wire [3:0]out_fifo_7;
  wire [3:0]out_fifo_8;
  wire [3:0]out_fifo_9;
  wire [11:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i ;
  wire [8:0]\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ;
  wire [1:1]phaser_ctl_bus;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_10;
  wire phaser_out_11;
  wire phaser_out_12;
  wire phaser_out_13;
  wire phaser_out_14;
  wire phaser_out_2;
  wire phaser_out_3;
  wire phaser_out_4;
  wire phaser_out_5;
  wire phaser_out_6;
  wire phaser_out_7;
  wire phaser_out_8;
  wire phaser_out_9;
  wire phy_cmd_wr_en;
  wire phy_control_i_0;
  wire phy_control_i_n_0;
  wire phy_control_i_n_10;
  wire phy_control_i_n_11;
  wire phy_control_i_n_14;
  wire phy_control_i_n_15;
  wire phy_control_i_n_16;
  wire phy_control_i_n_17;
  wire phy_control_i_n_18;
  wire phy_control_i_n_19;
  wire phy_control_i_n_20;
  wire phy_control_i_n_21;
  wire phy_control_i_n_22;
  wire phy_control_i_n_23;
  wire phy_control_i_n_25;
  wire phy_control_i_n_3;
  wire phy_control_i_n_4;
  wire phy_control_i_n_5;
  wire phy_control_i_n_6;
  wire phy_control_i_n_7;
  wire phy_control_i_n_8;
  wire phy_control_i_n_9;
  wire phy_ctl_mstr_empty;
  wire [1:0]phy_encalib;
  wire phy_read_calib;
  wire phy_write_calib;
  wire pll_locked;
  wire \po_counter_read_val_reg[1]_0 ;
  wire [7:0]\po_counter_read_val_reg[8]_0 ;
  wire [0:0]\po_counter_read_val_w[0]_1 ;
  wire [1:1]\po_counter_read_val_w[1]_0 ;
  wire [2:0]\po_rdval_cnt_reg[1] ;
  wire rclk_delay_11;
  wire \rclk_delay_reg[10]_srl11_i_1_n_0 ;
  wire \rclk_delay_reg[10]_srl11_n_0 ;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [0:0]ref_dll_lock_w;
  wire rst_out_i_1_n_0;
  wire rst_out_reg_n_0;
  wire rst_primitives;
  wire rst_primitives_i_1_n_0;
  wire sync_pulse;
  wire wr_en_7;
  wire wr_en_8;
  wire wr_en_9;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    A_rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(A_rst_primitives),
        .R(1'b0));
  DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized1 \ddr_byte_lane_A.ddr_byte_lane_A 
       (.A_of_full(A_of_full),
        .A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .COUNTERREADVAL(A_po_counter_read_val),
        .OUTBURSTPENDING(phy_control_i_n_25),
        .PCENABLECALIB(phy_encalib),
        .Q(Q),
        .calib_cmd_wren(calib_cmd_wren),
        .freq_refclk(freq_refclk),
        .mem_dq_out(mem_dq_out),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[1] (\my_empty_reg[1]_0 ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .ofifo_rst(ofifo_rst),
        .out_fifo_0(out_fifo),
        .out_fifo_1(out_fifo_0),
        .phaser_out_0(phaser_out),
        .phaser_out_1(phaser_out_0),
        .phaser_out_2(phaser_out_1),
        .phaser_out_3(phaser_out_2),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .sync_pulse(sync_pulse),
        .wr_en_7(wr_en_7));
  DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized2 \ddr_byte_lane_B.ddr_byte_lane_B 
       (.A_rst_primitives(A_rst_primitives),
        .B_of_full(B_of_full),
        .CLK(CLK),
        .COUNTERREADVAL(A_po_counter_read_val),
        .D({\ddr_byte_lane_B.ddr_byte_lane_B_n_9 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_10 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_11 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_12 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_13 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_14 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_15 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_16 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_17 }),
        .OUTBURSTPENDING(phaser_ctl_bus),
        .PCENABLECALIB(phy_encalib),
        .calib_cmd_wren(calib_cmd_wren),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .mem_out_0(mem_out_0),
        .mem_refclk(mem_refclk),
        .mux_address(mux_address),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .out_addr_10(out_addr_10),
        .out_fifo_0(out_fifo_17),
        .phaser_out_0(phaser_out_11),
        .phaser_out_1(phaser_out_12),
        .phaser_out_2(phaser_out_13),
        .phaser_out_3(phaser_out_14),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\po_counter_read_val_reg[0] (\po_rdval_cnt_reg[1] [1:0]),
        .\po_counter_read_val_reg[8] (D_po_counter_read_val),
        .\po_counter_read_val_reg[8]_0 (C_po_counter_read_val),
        .sync_pulse(sync_pulse),
        .\wr_ptr_timing_reg[0] (\my_empty_reg[6] ));
  DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized3 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .C_of_full(C_of_full),
        .D1(D1),
        .OUTBURSTPENDING(phy_control_i_n_23),
        .PCENABLECALIB(phy_encalib),
        .Q(\wr_ptr_reg[3] ),
        .calib_cmd_wren(calib_cmd_wren),
        .freq_refclk(freq_refclk),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[1] (\my_empty_reg[1]_1 ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .ofifo_rst(ofifo_rst),
        .out_fifo_0(out_fifo_1),
        .out_fifo_1(out_fifo_2),
        .out_fifo_2(out_fifo_3),
        .out_fifo_3(out_fifo_4),
        .out_fifo_4(out_fifo_5),
        .out_fifo_5(out_fifo_6),
        .out_fifo_6(out_fifo_7),
        .out_fifo_7(out_fifo_8),
        .out_fifo_8(out_fifo_9),
        .out_fifo_9(out_fifo_18),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i (\output_[11].oserdes_dq_.sdr.oserdes_dq_i ),
        .phaser_out_0(C_po_counter_read_val),
        .phaser_out_1(phaser_out_3),
        .phaser_out_2(phaser_out_4),
        .phaser_out_3(phaser_out_5),
        .phaser_out_4(phaser_out_6),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_0 ),
        .sync_pulse(sync_pulse),
        .wr_en_8(wr_en_8));
  DDR3LController_mig_7series_v4_2_ddr_byte_lane__parameterized4 \ddr_byte_lane_D.ddr_byte_lane_D 
       (.A_of_full(A_of_full),
        .A_rst_primitives(A_rst_primitives),
        .B_of_full(B_of_full),
        .CLK(CLK),
        .C_of_full(C_of_full),
        .OUTBURSTPENDING(phy_control_i_n_22),
        .PCENABLECALIB(phy_encalib),
        .Q(\wr_ptr_reg[3]_0 ),
        .calib_cmd_wren(calib_cmd_wren),
        .freq_refclk(freq_refclk),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[1] (\my_empty_reg[1]_2 ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .of_ctl_full_v(of_ctl_full_v),
        .ofifo_rst(ofifo_rst),
        .out_fifo_0(out_fifo_10),
        .out_fifo_1(out_fifo_11),
        .out_fifo_2(out_fifo_12),
        .out_fifo_3(out_fifo_13),
        .out_fifo_4(out_fifo_14),
        .out_fifo_5(out_fifo_15),
        .out_fifo_6(out_fifo_16),
        .out_fifo_7(out_fifo_19),
        .\output_[11].oserdes_dq_.sdr.oserdes_dq_i (\output_[11].oserdes_dq_.sdr.oserdes_dq_i_0 ),
        .phaser_out_0(D_po_counter_read_val),
        .phaser_out_1(phaser_out_7),
        .phaser_out_2(phaser_out_8),
        .phaser_out_3(phaser_out_9),
        .phaser_out_4(phaser_out_10),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_1 ),
        .sync_pulse(sync_pulse),
        .wr_en_9(wr_en_9));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(A_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(B_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(C_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(D_pi_rst_div2));
  FDRE #(
    .INIT(1'b0)) 
    mcGo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_out_reg_n_0),
        .Q(mcGo_w),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock_w),
        .PWRDWN(1'b0),
        .RST(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(1),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(4),
    .CO_DURATION(1),
    .DATA_CTL_A_N("FALSE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("FALSE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("TRUE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(4),
    .WR_CMD_OFFSET_1(4),
    .WR_CMD_OFFSET_2(4),
    .WR_CMD_OFFSET_3(4),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
    phy_control_i
       (.AUXOUTPUT({phy_control_i_n_14,phy_control_i_n_15,phy_control_i_n_16,phy_control_i_n_17}),
        .INBURSTPENDING({phy_control_i_n_18,phy_control_i_n_19,phy_control_i_n_20,phy_control_i_n_21}),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .INRANKB({phy_control_i_n_6,phy_control_i_n_7}),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .INRANKD({phy_control_i_n_10,phy_control_i_n_11}),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({phy_control_i_n_22,phy_control_i_n_23,phaser_ctl_bus,phy_control_i_n_25}),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(phy_control_i_n_0),
        .PHYCTLEMPTY(phy_ctl_mstr_empty),
        .PHYCTLFULL(_phy_ctl_full_p),
        .PHYCTLMSTREMPTY(phy_ctl_mstr_empty),
        .PHYCTLREADY(phy_control_i_n_3),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,PHYCTLWD[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2:0]}),
        .PHYCTLWRENABLE(phy_cmd_wr_en),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock_w),
        .RESET(phy_control_i_0),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(phy_write_calib));
  FDRE \po_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_17 ),
        .Q(\po_counter_read_val_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_16 ),
        .Q(\po_counter_read_val_w[1]_0 ),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_15 ),
        .Q(\po_counter_read_val_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_14 ),
        .Q(\po_counter_read_val_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_13 ),
        .Q(\po_counter_read_val_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_12 ),
        .Q(\po_counter_read_val_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_11 ),
        .Q(\po_counter_read_val_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_10 ),
        .Q(\po_counter_read_val_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_9 ),
        .Q(\po_counter_read_val_reg[8]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \po_rdval_cnt[1]_i_2 
       (.I0(\po_counter_read_val_w[1]_0 ),
        .I1(\po_rdval_cnt_reg[1] [2]),
        .I2(\po_counter_read_val_w[0]_1 ),
        .O(\po_counter_read_val_reg[1]_0 ));
  (* srl_bus_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg " *) 
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
  SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(\rclk_delay_reg[10]_srl11_i_1_n_0 ),
        .Q(\rclk_delay_reg[10]_srl11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rclk_delay_reg[10]_srl11_i_1 
       (.I0(rst_primitives),
        .O(\rclk_delay_reg[10]_srl11_i_1_n_0 ));
  FDRE \rclk_delay_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rclk_delay_reg[10]_srl11_n_0 ),
        .Q(rclk_delay_11),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    rst_out_i_1
       (.I0(rclk_delay_11),
        .I1(rst_out_reg_n_0),
        .O(rst_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(SR),
        .D(rst_out_i_1_n_0),
        .Q(rst_out_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_primitives_i_1
       (.I0(phy_control_i_n_3),
        .O(rst_primitives_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives_i_1_n_0),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
   (delay_done_r4_reg_0,
    cmd_po_en_stg2_f,
    delay_done_r4_reg_1,
    ctl_lane_cnt,
    CLK,
    po_en_stg2_f_reg_0,
    cnt_pwron_cke_done_r,
    Q,
    \delaydec_cnt_r_reg[4]_0 ,
    \wait_cnt_r_reg[0]_0 ,
    \wait_cnt_r_reg[0]_1 ,
    p_1_in,
    cmd_delay_start0);
  output delay_done_r4_reg_0;
  output cmd_po_en_stg2_f;
  output delay_done_r4_reg_1;
  output [2:0]ctl_lane_cnt;
  input CLK;
  input po_en_stg2_f_reg_0;
  input cnt_pwron_cke_done_r;
  input [0:0]Q;
  input \delaydec_cnt_r_reg[4]_0 ;
  input \wait_cnt_r_reg[0]_0 ;
  input \wait_cnt_r_reg[0]_1 ;
  input p_1_in;
  input cmd_delay_start0;

  wire CLK;
  wire [0:0]Q;
  wire cmd_delay_start0;
  wire cmd_po_en_stg2_f;
  wire cnt_pwron_cke_done_r;
  wire [2:0]ctl_lane_cnt;
  wire ctl_lane_cnt1;
  wire \ctl_lane_cnt[0]_i_1_n_0 ;
  wire \ctl_lane_cnt[1]_i_1_n_0 ;
  wire \ctl_lane_cnt[2]_i_1_n_0 ;
  wire \ctl_lane_cnt[2]_i_5_n_0 ;
  wire \ctl_lane_cnt[3]_i_1_n_0 ;
  wire \ctl_lane_cnt[3]_i_2_n_0 ;
  wire \ctl_lane_cnt[3]_i_3_n_0 ;
  wire \ctl_lane_cnt_reg_n_0_[3] ;
  wire delay_dec_done;
  wire delay_dec_done_i_1_n_0;
  wire delay_dec_done_i_2_n_0;
  wire delay_done_r3_reg_srl3_n_0;
  wire delay_done_r4_reg_0;
  wire delay_done_r4_reg_1;
  wire delaydec_cnt_r0;
  wire delaydec_cnt_r10_in;
  wire \delaydec_cnt_r[0]_i_1_n_0 ;
  wire \delaydec_cnt_r[1]_i_1_n_0 ;
  wire \delaydec_cnt_r[2]_i_1_n_0 ;
  wire \delaydec_cnt_r[3]_i_1_n_0 ;
  wire \delaydec_cnt_r[4]_i_1_n_0 ;
  wire \delaydec_cnt_r[5]_i_1_n_0 ;
  wire \delaydec_cnt_r[5]_i_3_n_0 ;
  wire [5:0]delaydec_cnt_r_reg;
  wire \delaydec_cnt_r_reg[4]_0 ;
  wire p_1_in;
  wire po_cnt_dec;
  wire po_cnt_dec_i_1__0_n_0;
  wire po_en_stg2_f_reg_0;
  wire wait_cnt_r0;
  wire [0:0]wait_cnt_r0__0;
  wire \wait_cnt_r[1]_i_1_n_0 ;
  wire \wait_cnt_r[2]_i_1__0_n_0 ;
  wire \wait_cnt_r[3]_i_1_n_0 ;
  wire \wait_cnt_r[3]_i_3__0_n_0 ;
  wire [3:0]wait_cnt_r_reg;
  wire \wait_cnt_r_reg[0]_0 ;
  wire \wait_cnt_r_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h00000000DE000000)) 
    \ctl_lane_cnt[0]_i_1 
       (.I0(ctl_lane_cnt[0]),
        .I1(ctl_lane_cnt1),
        .I2(delaydec_cnt_r10_in),
        .I3(\wait_cnt_r_reg[0]_0 ),
        .I4(\wait_cnt_r_reg[0]_1 ),
        .I5(\delaydec_cnt_r_reg[4]_0 ),
        .O(\ctl_lane_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DEEE0000)) 
    \ctl_lane_cnt[1]_i_1 
       (.I0(ctl_lane_cnt[1]),
        .I1(ctl_lane_cnt1),
        .I2(delaydec_cnt_r10_in),
        .I3(ctl_lane_cnt[0]),
        .I4(cmd_delay_start0),
        .I5(\delaydec_cnt_r_reg[4]_0 ),
        .O(\ctl_lane_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000006AAA)) 
    \ctl_lane_cnt[2]_i_1 
       (.I0(ctl_lane_cnt[2]),
        .I1(delaydec_cnt_r10_in),
        .I2(ctl_lane_cnt[0]),
        .I3(ctl_lane_cnt[1]),
        .I4(p_1_in),
        .I5(ctl_lane_cnt1),
        .O(\ctl_lane_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \ctl_lane_cnt[2]_i_2 
       (.I0(ctl_lane_cnt[0]),
        .I1(ctl_lane_cnt[1]),
        .I2(ctl_lane_cnt[2]),
        .I3(\ctl_lane_cnt_reg_n_0_[3] ),
        .I4(\ctl_lane_cnt[3]_i_2_n_0 ),
        .O(delaydec_cnt_r10_in));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ctl_lane_cnt[2]_i_4 
       (.I0(delay_dec_done_i_2_n_0),
        .I1(delaydec_cnt_r_reg[0]),
        .I2(delay_dec_done),
        .I3(\ctl_lane_cnt[2]_i_5_n_0 ),
        .O(ctl_lane_cnt1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ctl_lane_cnt[2]_i_5 
       (.I0(delaydec_cnt_r_reg[4]),
        .I1(delaydec_cnt_r_reg[2]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[3]),
        .I4(delaydec_cnt_r_reg[5]),
        .O(\ctl_lane_cnt[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000009CCCCCCC)) 
    \ctl_lane_cnt[3]_i_1 
       (.I0(\ctl_lane_cnt[3]_i_2_n_0 ),
        .I1(\ctl_lane_cnt_reg_n_0_[3] ),
        .I2(ctl_lane_cnt[2]),
        .I3(ctl_lane_cnt[1]),
        .I4(ctl_lane_cnt[0]),
        .I5(\ctl_lane_cnt[3]_i_3_n_0 ),
        .O(\ctl_lane_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ctl_lane_cnt[3]_i_2 
       (.I0(delaydec_cnt_r_reg[5]),
        .I1(delaydec_cnt_r_reg[3]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[2]),
        .I4(delaydec_cnt_r_reg[4]),
        .I5(delaydec_cnt_r_reg[0]),
        .O(\ctl_lane_cnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \ctl_lane_cnt[3]_i_3 
       (.I0(ctl_lane_cnt1),
        .I1(\wait_cnt_r_reg[0]_0 ),
        .I2(\wait_cnt_r_reg[0]_1 ),
        .I3(\delaydec_cnt_r_reg[4]_0 ),
        .O(\ctl_lane_cnt[3]_i_3_n_0 ));
  FDRE \ctl_lane_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[0]_i_1_n_0 ),
        .Q(ctl_lane_cnt[0]),
        .R(1'b0));
  FDRE \ctl_lane_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[1]_i_1_n_0 ),
        .Q(ctl_lane_cnt[1]),
        .R(1'b0));
  FDRE \ctl_lane_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[2]_i_1_n_0 ),
        .Q(ctl_lane_cnt[2]),
        .R(1'b0));
  FDRE \ctl_lane_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[3]_i_1_n_0 ),
        .Q(\ctl_lane_cnt_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AB000000)) 
    delay_dec_done_i_1
       (.I0(delay_dec_done),
        .I1(delay_dec_done_i_2_n_0),
        .I2(\ctl_lane_cnt[3]_i_2_n_0 ),
        .I3(\wait_cnt_r_reg[0]_0 ),
        .I4(\wait_cnt_r_reg[0]_1 ),
        .I5(\delaydec_cnt_r_reg[4]_0 ),
        .O(delay_dec_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    delay_dec_done_i_2
       (.I0(\ctl_lane_cnt_reg_n_0_[3] ),
        .I1(ctl_lane_cnt[2]),
        .I2(ctl_lane_cnt[1]),
        .I3(ctl_lane_cnt[0]),
        .O(delay_dec_done_i_2_n_0));
  FDRE delay_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(delay_dec_done_i_1_n_0),
        .Q(delay_dec_done),
        .R(1'b0));
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r3_reg_srl3 " *) 
  SRL16E delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(delay_dec_done),
        .Q(delay_done_r3_reg_srl3_n_0));
  (* syn_maxfan = "10" *) 
  FDRE delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(delay_done_r3_reg_srl3_n_0),
        .Q(delay_done_r4_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \delaydec_cnt_r[0]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .O(\delaydec_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \delaydec_cnt_r[1]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[1]),
        .O(\delaydec_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \delaydec_cnt_r[2]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[1]),
        .I2(delaydec_cnt_r_reg[2]),
        .O(\delaydec_cnt_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \delaydec_cnt_r[3]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[1]),
        .I2(delaydec_cnt_r_reg[2]),
        .I3(delaydec_cnt_r_reg[3]),
        .O(\delaydec_cnt_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \delaydec_cnt_r[4]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[2]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[3]),
        .I4(delaydec_cnt_r_reg[4]),
        .O(\delaydec_cnt_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \delaydec_cnt_r[5]_i_1 
       (.I0(delaydec_cnt_r10_in),
        .I1(\wait_cnt_r_reg[0]_0 ),
        .I2(\wait_cnt_r_reg[0]_1 ),
        .I3(\delaydec_cnt_r_reg[4]_0 ),
        .O(\delaydec_cnt_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delaydec_cnt_r[5]_i_2 
       (.I0(\ctl_lane_cnt[3]_i_2_n_0 ),
        .I1(po_cnt_dec),
        .O(delaydec_cnt_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \delaydec_cnt_r[5]_i_3 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[3]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[2]),
        .I4(delaydec_cnt_r_reg[4]),
        .I5(delaydec_cnt_r_reg[5]),
        .O(\delaydec_cnt_r[5]_i_3_n_0 ));
  FDSE \delaydec_cnt_r_reg[0] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[0]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[0]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDRE \delaydec_cnt_r_reg[1] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[1]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[1]),
        .R(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDSE \delaydec_cnt_r_reg[2] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[2]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[2]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDSE \delaydec_cnt_r_reg[3] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[3]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[3]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDSE \delaydec_cnt_r_reg[4] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[4]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[4]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDRE \delaydec_cnt_r_reg[5] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[5]_i_3_n_0 ),
        .Q(delaydec_cnt_r_reg[5]),
        .R(\delaydec_cnt_r[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \init_state_r[5]_i_30 
       (.I0(delay_done_r4_reg_0),
        .I1(cnt_pwron_cke_done_r),
        .I2(Q),
        .O(delay_done_r4_reg_1));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    po_cnt_dec_i_1__0
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[1]),
        .I2(wait_cnt_r_reg[3]),
        .I3(wait_cnt_r_reg[0]),
        .I4(p_1_in),
        .I5(\ctl_lane_cnt[3]_i_2_n_0 ),
        .O(po_cnt_dec_i_1__0_n_0));
  FDRE po_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_cnt_dec_i_1__0_n_0),
        .Q(po_cnt_dec),
        .R(1'b0));
  FDRE po_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_cnt_dec),
        .Q(cmd_po_en_stg2_f),
        .R(po_en_stg2_f_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt_r[0]_i_1 
       (.I0(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt_r[1]_i_1 
       (.I0(wait_cnt_r_reg[0]),
        .I1(wait_cnt_r_reg[1]),
        .O(\wait_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \wait_cnt_r[2]_i_1__0 
       (.I0(wait_cnt_r_reg[1]),
        .I1(wait_cnt_r_reg[0]),
        .I2(wait_cnt_r_reg[2]),
        .O(\wait_cnt_r[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt_r[3]_i_1 
       (.I0(po_cnt_dec),
        .I1(\delaydec_cnt_r_reg[4]_0 ),
        .O(\wait_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C0C080)) 
    \wait_cnt_r[3]_i_2 
       (.I0(wait_cnt_r_reg[0]),
        .I1(\wait_cnt_r_reg[0]_0 ),
        .I2(\wait_cnt_r_reg[0]_1 ),
        .I3(wait_cnt_r_reg[2]),
        .I4(wait_cnt_r_reg[1]),
        .I5(wait_cnt_r_reg[3]),
        .O(wait_cnt_r0));
  LUT4 #(
    .INIT(16'hFE01)) 
    \wait_cnt_r[3]_i_3__0 
       (.I0(wait_cnt_r_reg[0]),
        .I1(wait_cnt_r_reg[1]),
        .I2(wait_cnt_r_reg[2]),
        .I3(wait_cnt_r_reg[3]),
        .O(\wait_cnt_r[3]_i_3__0_n_0 ));
  FDRE \wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0),
        .Q(wait_cnt_r_reg[0]),
        .R(\wait_cnt_r[3]_i_1_n_0 ));
  FDRE \wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[1]_i_1_n_0 ),
        .Q(wait_cnt_r_reg[1]),
        .R(\wait_cnt_r[3]_i_1_n_0 ));
  FDRE \wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[2]_i_1__0_n_0 ),
        .Q(wait_cnt_r_reg[2]),
        .R(\wait_cnt_r[3]_i_1_n_0 ));
  FDSE \wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[3]_i_3__0_n_0 ),
        .Q(wait_cnt_r_reg[3]),
        .S(\wait_cnt_r[3]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_dqs_found_cal_hr" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
   (init_dqsfound_done_r2,
    pi_dqs_found_rank_done,
    dqs_found_done_r_reg_0,
    fine_adjust_reg_0,
    dqs_found_prech_req,
    ck_po_stg2_f_indec,
    ck_po_stg2_f_en,
    \pi_dqs_found_all_bank_reg[1]_0 ,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \rd_byte_data_offset_reg[0][3]_0 ,
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 ,
    calib_sel1__1,
    \rd_byte_data_offset_reg[0][9]_0 ,
    pi_dqs_found_done_r1_reg,
    pi_dqs_found_done_r1_reg_0,
    pi_dqs_found_done_r1_reg_1,
    pi_dqs_found_done_r1_reg_2,
    pi_dqs_found_done_r1_reg_3,
    pi_dqs_found_done_r1_reg_4,
    pi_dqs_found_done_r1_reg_5,
    pi_dqs_found_done_r1_reg_6,
    dqs_found_done_r_reg_1,
    prech_req_posedge_r_reg,
    \ctl_lane_cnt_reg[2]_0 ,
    \ctl_lane_cnt_reg[1]_0 ,
    \ctl_lane_cnt_reg[0]_0 ,
    \pi_rst_stg1_cal_reg[0]_0 ,
    \pi_rst_stg1_cal_reg[1]_0 ,
    dqs_found_done_r_reg_2,
    RSTB,
    D,
    \pi_rst_stg1_cal_reg[1]_1 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ,
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 ,
    CLK,
    in0,
    dqs_found_start_r_reg_0,
    dqs_found_prech_req_reg_0,
    first_fail_detect_reg_0,
    ck_po_stg2_f_en_reg_0,
    \pi_dqs_found_all_bank_reg[1]_1 ,
    Q,
    dqs_po_stg2_f_incdec,
    phaser_out,
    phaser_out_0,
    cmd_po_en_stg2_f,
    dqs_po_en_stg2_f,
    phaser_out_1,
    prech_done,
    \calib_sel_reg[3] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ,
    detect_pi_found_dqs,
    \pi_rst_stg1_cal_r_reg[1]_0 ,
    pi_dqs_found_done_r1,
    \init_state_r[2]_i_16 ,
    \init_state_r[0]_i_17 ,
    ctl_lane_cnt,
    \gen_byte_sel_div2.ctl_lane_sel_reg[2] ,
    \gen_byte_sel_div2.ctl_lane_sel_reg[1] ,
    \gen_byte_sel_div2.ctl_lane_sel_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    pi_calib_done,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    cmd_delay_start0,
    \calib_sel_reg[0] ,
    \calib_sel_reg[0]_0 ,
    \calib_sel_reg[3]_0 ,
    \init_dec_cnt_reg[5]_0 );
  output init_dqsfound_done_r2;
  output pi_dqs_found_rank_done;
  output dqs_found_done_r_reg_0;
  output fine_adjust_reg_0;
  output dqs_found_prech_req;
  output ck_po_stg2_f_indec;
  output ck_po_stg2_f_en;
  output [0:0]\pi_dqs_found_all_bank_reg[1]_0 ;
  output \calib_sel_reg[1] ;
  output \gen_byte_sel_div2.calib_in_common_reg ;
  output \gen_byte_sel_div2.calib_in_common_reg_0 ;
  output [1:0]\rd_byte_data_offset_reg[0][3]_0 ;
  output [1:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 ;
  output [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 ;
  output calib_sel1__1;
  output [1:0]\rd_byte_data_offset_reg[0][9]_0 ;
  output pi_dqs_found_done_r1_reg;
  output pi_dqs_found_done_r1_reg_0;
  output pi_dqs_found_done_r1_reg_1;
  output pi_dqs_found_done_r1_reg_2;
  output pi_dqs_found_done_r1_reg_3;
  output pi_dqs_found_done_r1_reg_4;
  output pi_dqs_found_done_r1_reg_5;
  output pi_dqs_found_done_r1_reg_6;
  output dqs_found_done_r_reg_1;
  output prech_req_posedge_r_reg;
  output \ctl_lane_cnt_reg[2]_0 ;
  output \ctl_lane_cnt_reg[1]_0 ;
  output \ctl_lane_cnt_reg[0]_0 ;
  output \pi_rst_stg1_cal_reg[0]_0 ;
  output [1:0]\pi_rst_stg1_cal_reg[1]_0 ;
  output dqs_found_done_r_reg_2;
  output RSTB;
  output [1:0]D;
  output [0:0]\pi_rst_stg1_cal_reg[1]_1 ;
  output [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ;
  output [5:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 ;
  input CLK;
  input [1:0]in0;
  input dqs_found_start_r_reg_0;
  input [1:0]dqs_found_prech_req_reg_0;
  input first_fail_detect_reg_0;
  input ck_po_stg2_f_en_reg_0;
  input \pi_dqs_found_all_bank_reg[1]_1 ;
  input [1:0]Q;
  input dqs_po_stg2_f_incdec;
  input phaser_out;
  input [1:0]phaser_out_0;
  input cmd_po_en_stg2_f;
  input dqs_po_en_stg2_f;
  input phaser_out_1;
  input prech_done;
  input \calib_sel_reg[3] ;
  input \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ;
  input detect_pi_found_dqs;
  input \pi_rst_stg1_cal_r_reg[1]_0 ;
  input pi_dqs_found_done_r1;
  input \init_state_r[2]_i_16 ;
  input \init_state_r[0]_i_17 ;
  input [2:0]ctl_lane_cnt;
  input \gen_byte_sel_div2.ctl_lane_sel_reg[2] ;
  input \gen_byte_sel_div2.ctl_lane_sel_reg[1] ;
  input \gen_byte_sel_div2.ctl_lane_sel_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input pi_calib_done;
  input \gen_byte_sel_div2.calib_in_common_reg_2 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  input cmd_delay_start0;
  input \calib_sel_reg[0] ;
  input \calib_sel_reg[0]_0 ;
  input \calib_sel_reg[3]_0 ;
  input [0:0]\init_dec_cnt_reg[5]_0 ;

  wire CLK;
  wire [1:0]D;
  wire \FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_7_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ;
  wire [1:0]Q;
  wire RSTB;
  wire byte_sel_cnt1;
  wire calib_sel1__1;
  wire \calib_sel_reg[0] ;
  wire \calib_sel_reg[0]_0 ;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[3] ;
  wire \calib_sel_reg[3]_0 ;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_en_i_1_n_0;
  wire ck_po_stg2_f_en_reg_0;
  wire ck_po_stg2_f_indec;
  wire ck_po_stg2_f_indec_i_1_n_0;
  wire cmd_delay_start0;
  wire cmd_po_en_stg2_f;
  wire [2:0]ctl_lane_cnt;
  wire ctl_lane_cnt_0;
  wire [3:0]ctl_lane_cnt__0;
  wire \ctl_lane_cnt_reg[0]_0 ;
  wire \ctl_lane_cnt_reg[1]_0 ;
  wire \ctl_lane_cnt_reg[2]_0 ;
  wire \ctl_lane_cnt_reg_n_0_[3] ;
  wire ctl_lane_sel;
  wire [5:0]dec_cnt;
  wire \dec_cnt[0]_i_2_n_0 ;
  wire \dec_cnt[0]_i_3_n_0 ;
  wire \dec_cnt[0]_i_4_n_0 ;
  wire \dec_cnt[0]_i_5_n_0 ;
  wire \dec_cnt[0]_i_6_n_0 ;
  wire \dec_cnt[0]_i_7_n_0 ;
  wire \dec_cnt[1]_i_2_n_0 ;
  wire \dec_cnt[2]_i_3_n_0 ;
  wire \dec_cnt[2]_i_4_n_0 ;
  wire \dec_cnt[2]_i_5_n_0 ;
  wire \dec_cnt[2]_i_6_n_0 ;
  wire \dec_cnt[2]_i_7_n_0 ;
  wire \dec_cnt[2]_i_8_n_0 ;
  wire \dec_cnt[3]_i_2_n_0 ;
  wire \dec_cnt[3]_i_3_n_0 ;
  wire \dec_cnt[3]_i_4_n_0 ;
  wire \dec_cnt[4]_i_10_n_0 ;
  wire \dec_cnt[4]_i_2_n_0 ;
  wire \dec_cnt[4]_i_4_n_0 ;
  wire \dec_cnt[4]_i_5_n_0 ;
  wire \dec_cnt[4]_i_6_n_0 ;
  wire \dec_cnt[4]_i_7_n_0 ;
  wire \dec_cnt[4]_i_8_n_0 ;
  wire \dec_cnt[4]_i_9_n_0 ;
  wire \dec_cnt[5]_i_10_n_0 ;
  wire \dec_cnt[5]_i_11_n_0 ;
  wire \dec_cnt[5]_i_12_n_0 ;
  wire \dec_cnt[5]_i_13_n_0 ;
  wire \dec_cnt[5]_i_14_n_0 ;
  wire \dec_cnt[5]_i_15_n_0 ;
  wire \dec_cnt[5]_i_16_n_0 ;
  wire \dec_cnt[5]_i_1_n_0 ;
  wire \dec_cnt[5]_i_3_n_0 ;
  wire \dec_cnt[5]_i_4_n_0 ;
  wire \dec_cnt[5]_i_5_n_0 ;
  wire \dec_cnt[5]_i_6_n_0 ;
  wire \dec_cnt[5]_i_7_n_0 ;
  wire \dec_cnt[5]_i_8_n_0 ;
  wire \dec_cnt[5]_i_9_n_0 ;
  wire \dec_cnt_reg[2]_i_2_n_0 ;
  wire \dec_cnt_reg[2]_i_2_n_1 ;
  wire \dec_cnt_reg[2]_i_2_n_2 ;
  wire \dec_cnt_reg[2]_i_2_n_3 ;
  wire \dec_cnt_reg[2]_i_2_n_4 ;
  wire \dec_cnt_reg[2]_i_2_n_5 ;
  wire \dec_cnt_reg[2]_i_2_n_6 ;
  wire \dec_cnt_reg[4]_i_3_n_3 ;
  wire \dec_cnt_reg[4]_i_3_n_6 ;
  wire \dec_cnt_reg[4]_i_3_n_7 ;
  wire \dec_cnt_reg_n_0_[0] ;
  wire \dec_cnt_reg_n_0_[1] ;
  wire \dec_cnt_reg_n_0_[2] ;
  wire \dec_cnt_reg_n_0_[3] ;
  wire \dec_cnt_reg_n_0_[4] ;
  wire \dec_cnt_reg_n_0_[5] ;
  wire detect_pi_found_dqs;
  wire detect_rd_cnt0;
  wire [3:0]detect_rd_cnt0__0;
  wire \detect_rd_cnt[1]_i_1_n_0 ;
  wire \detect_rd_cnt[3]_i_1_n_0 ;
  wire [3:0]detect_rd_cnt_reg;
  wire dqs_found_done_r0;
  wire dqs_found_done_r_reg_0;
  wire dqs_found_done_r_reg_1;
  wire dqs_found_done_r_reg_2;
  wire dqs_found_prech_req;
  wire dqs_found_prech_req_i_1_n_0;
  wire dqs_found_prech_req_i_2_n_0;
  wire dqs_found_prech_req_i_3_n_0;
  wire dqs_found_prech_req_i_4_n_0;
  wire [1:0]dqs_found_prech_req_reg_0;
  wire dqs_found_start_r;
  wire dqs_found_start_r_reg_0;
  wire dqs_po_en_stg2_f;
  wire dqs_po_stg2_f_incdec;
  wire final_data_offset;
  wire final_data_offset_mc;
  wire final_dec_done_i_1_n_0;
  wire final_dec_done_reg_n_0;
  wire [3:0]fine_adj_state_r;
  wire fine_adjust_done_r;
  wire fine_adjust_done_r_i_1_n_0;
  wire fine_adjust_done_r_reg_n_0;
  wire fine_adjust_i_1_n_0;
  wire [2:0]fine_adjust_lane_cnt;
  wire fine_adjust_reg_0;
  wire first_fail_detect;
  wire first_fail_detect_i_1_n_0;
  wire first_fail_detect_reg_0;
  wire first_fail_detect_reg_n_0;
  wire \first_fail_taps[5]_i_2_n_0 ;
  wire \first_fail_taps_reg_n_0_[0] ;
  wire \first_fail_taps_reg_n_0_[1] ;
  wire \first_fail_taps_reg_n_0_[2] ;
  wire \first_fail_taps_reg_n_0_[3] ;
  wire \first_fail_taps_reg_n_0_[4] ;
  wire \first_fail_taps_reg_n_0_[5] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.ctl_lane_sel[2]_i_2_n_0 ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[0] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[1] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[2] ;
  wire [1:0]in0;
  wire inc_cnt;
  wire \inc_cnt[5]_i_3_n_0 ;
  wire \inc_cnt_reg_n_0_[0] ;
  wire \inc_cnt_reg_n_0_[1] ;
  wire \inc_cnt_reg_n_0_[2] ;
  wire \inc_cnt_reg_n_0_[3] ;
  wire \inc_cnt_reg_n_0_[4] ;
  wire \inc_cnt_reg_n_0_[5] ;
  wire init_dec_cnt;
  wire [4:0]init_dec_cnt0;
  wire \init_dec_cnt[1]_i_1_n_0 ;
  wire \init_dec_cnt[5]_i_2_n_0 ;
  wire [5:0]init_dec_cnt_reg;
  wire [0:0]\init_dec_cnt_reg[5]_0 ;
  wire init_dec_done_i_1_n_0;
  wire init_dec_done_i_2_n_0;
  wire init_dec_done_reg_n_0;
  wire init_dqsfound_done_r1_reg_n_0;
  wire init_dqsfound_done_r2;
  wire init_dqsfound_done_r4_reg_srl2_n_0;
  wire init_dqsfound_done_r5;
  wire init_dqsfound_done_r_i_1_n_0;
  wire \init_state_r[0]_i_17 ;
  wire \init_state_r[2]_i_16 ;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire n_0_3;
  wire n_0_4;
  wire n_0_5;
  wire [5:0]p_0_in;
  wire p_0_in14_in;
  wire [5:1]p_0_in__0;
  wire [5:0]p_1_in;
  wire p_1_in23_in;
  wire [5:3]p_1_in__0;
  wire p_53_out;
  wire phaser_out;
  wire [1:0]phaser_out_0;
  wire phaser_out_1;
  wire pi_calib_done;
  wire [0:0]pi_dqs_found_all_bank;
  wire \pi_dqs_found_all_bank[0]_i_1_n_0 ;
  wire [1:0]pi_dqs_found_all_bank_r;
  wire [0:0]\pi_dqs_found_all_bank_reg[1]_0 ;
  wire \pi_dqs_found_all_bank_reg[1]_1 ;
  wire [0:0]pi_dqs_found_any_bank;
  wire \pi_dqs_found_any_bank[0]_i_1_n_0 ;
  wire \pi_dqs_found_any_bank_r_reg_n_0_[0] ;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_done_r1_reg;
  wire pi_dqs_found_done_r1_reg_0;
  wire pi_dqs_found_done_r1_reg_1;
  wire pi_dqs_found_done_r1_reg_2;
  wire pi_dqs_found_done_r1_reg_3;
  wire pi_dqs_found_done_r1_reg_4;
  wire pi_dqs_found_done_r1_reg_5;
  wire pi_dqs_found_done_r1_reg_6;
  (* async_reg = "true" *) wire [7:0]pi_dqs_found_lanes_r1;
  (* async_reg = "true" *) wire [7:0]pi_dqs_found_lanes_r2;
  (* async_reg = "true" *) wire [7:0]pi_dqs_found_lanes_r3;
  wire pi_dqs_found_rank_done;
  wire \pi_rst_stg1_cal[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal[1]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r1[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r1[1]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r1_reg_n_0_[0] ;
  wire \pi_rst_stg1_cal_r[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r[0]_i_2_n_0 ;
  wire \pi_rst_stg1_cal_r[1]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r_reg[1]_0 ;
  wire \pi_rst_stg1_cal_r_reg_n_0_[0] ;
  wire \pi_rst_stg1_cal_r_reg_n_0_[1] ;
  wire \pi_rst_stg1_cal_reg[0]_0 ;
  wire [1:0]\pi_rst_stg1_cal_reg[1]_0 ;
  wire [0:0]\pi_rst_stg1_cal_reg[1]_1 ;
  wire prech_done;
  wire prech_req_posedge_r_reg;
  wire rank_done_r1;
  wire rank_done_r_i_1_n_0;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ;
  wire [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 ;
  wire \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ;
  wire [5:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 ;
  wire [1:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 ;
  wire \rank_final_loop[0].final_do_index[0][0]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_index[0][1]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_index[0][2]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_index_reg_n_0_[0][0] ;
  wire \rank_final_loop[0].final_do_index_reg_n_0_[0][1] ;
  wire \rank_final_loop[0].final_do_index_reg_n_0_[0][2] ;
  wire \rank_final_loop[0].final_do_max[0][0]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][1]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][1]_i_2_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][2]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][2]_i_2_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][3]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][3]_i_2_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][4]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_2_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_3_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_4_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_5_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_6_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_7_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_8_n_0 ;
  wire \rank_final_loop[0].final_do_max[0][5]_i_9_n_0 ;
  wire [5:0]\rank_final_loop[0].final_do_max_reg[0]_11 ;
  wire rd_byte_data_offset;
  wire \rd_byte_data_offset[0][11]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][11]_i_2_n_0 ;
  wire \rd_byte_data_offset[0][11]_i_4_n_0 ;
  wire \rd_byte_data_offset[0][11]_i_5_n_0 ;
  wire \rd_byte_data_offset[0][1]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][2]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_4_n_0 ;
  wire [1:0]\rd_byte_data_offset_reg[0][3]_0 ;
  wire [1:0]\rd_byte_data_offset_reg[0][9]_0 ;
  wire \rd_byte_data_offset_reg[0]_12 ;
  wire \rd_byte_data_offset_reg_n_0_[0][0] ;
  wire \rd_byte_data_offset_reg_n_0_[0][10] ;
  wire \rd_byte_data_offset_reg_n_0_[0][11] ;
  wire \rd_byte_data_offset_reg_n_0_[0][1] ;
  wire \rd_byte_data_offset_reg_n_0_[0][4] ;
  wire \rd_byte_data_offset_reg_n_0_[0][5] ;
  wire \rd_byte_data_offset_reg_n_0_[0][6] ;
  wire \rd_byte_data_offset_reg_n_0_[0][7] ;
  wire rd_data_offset_cal_done;
  wire [5:0]rd_data_offset_ranks_0;
  wire [5:0]rd_data_offset_ranks_1;
  wire \rnk_cnt_r[0]_i_1_n_0 ;
  wire \rnk_cnt_r[1]_i_1_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire rst_dqs_find;
  wire rst_dqs_find__0;
  wire rst_dqs_find_i_10_n_0;
  wire rst_dqs_find_i_11_n_0;
  wire rst_dqs_find_i_12_n_0;
  wire rst_dqs_find_i_13_n_0;
  wire rst_dqs_find_i_14_n_0;
  wire rst_dqs_find_i_15_n_0;
  wire rst_dqs_find_i_16_n_0;
  wire rst_dqs_find_i_1_n_0;
  wire rst_dqs_find_i_3_n_0;
  wire rst_dqs_find_i_4_n_0;
  wire rst_dqs_find_i_5_n_0;
  wire rst_dqs_find_i_6_n_0;
  wire rst_dqs_find_i_7_n_0;
  wire rst_dqs_find_i_8_n_0;
  wire rst_dqs_find_i_9_n_0;
  wire rst_dqs_find_r1;
  wire rst_dqs_find_r2;
  wire stable_pass_cnt;
  wire \stable_pass_cnt[0]_i_1_n_0 ;
  wire \stable_pass_cnt[5]_i_3_n_0 ;
  wire [5:1]stable_pass_cnt_reg;
  wire \stable_pass_cnt_reg_n_0_[0] ;
  wire [0:0]\NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_fine_adj_state_r[0]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[0]),
        .I3(\FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \FSM_sequential_fine_adj_state_r[0]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(fine_adjust_lane_cnt[0]),
        .I3(fine_adjust_lane_cnt[1]),
        .I4(\ctl_lane_cnt_reg_n_0_[3] ),
        .I5(fine_adjust_lane_cnt[2]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC2C0000FC2CCC00)) 
    \FSM_sequential_fine_adj_state_r[0]_i_3 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .I5(\inc_cnt[5]_i_3_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000FDF)) 
    \FSM_sequential_fine_adj_state_r[0]_i_4 
       (.I0(final_dec_done_reg_n_0),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[1]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \FSM_sequential_fine_adj_state_r[0]_i_5 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg[0]),
        .I2(detect_rd_cnt_reg[3]),
        .I3(detect_rd_cnt_reg[2]),
        .I4(detect_rd_cnt_reg[1]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F2)) 
    \FSM_sequential_fine_adj_state_r[1]_i_1 
       (.I0(fine_adj_state_r[3]),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .I5(\FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400000004)) 
    \FSM_sequential_fine_adj_state_r[1]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ),
        .I3(first_fail_detect_reg_n_0),
        .I4(\inc_cnt_reg_n_0_[5] ),
        .I5(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33330000FFBF8888)) 
    \FSM_sequential_fine_adj_state_r[1]_i_3 
       (.I0(p_1_in23_in),
        .I1(fine_adj_state_r[1]),
        .I2(detect_pi_found_dqs),
        .I3(first_fail_detect_reg_n_0),
        .I4(fine_adj_state_r[3]),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCEECFCC)) 
    \FSM_sequential_fine_adj_state_r[1]_i_4 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_7_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[1]),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_fine_adj_state_r[1]_i_5 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_fine_adj_state_r[1]_i_6 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0303F0400300F040)) 
    \FSM_sequential_fine_adj_state_r[1]_i_7 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[1]),
        .I5(p_1_in23_in),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF354E344E)) 
    \FSM_sequential_fine_adj_state_r[2]_i_1 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F350)) 
    \FSM_sequential_fine_adj_state_r[2]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ),
        .I3(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ),
        .I4(fine_adj_state_r[2]),
        .I5(\FSM_sequential_fine_adj_state_r[2]_i_6_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hAAAEAEAE)) 
    \FSM_sequential_fine_adj_state_r[2]_i_3 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(first_fail_detect_reg_n_0),
        .I3(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I4(pi_dqs_found_all_bank),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFD5)) 
    \FSM_sequential_fine_adj_state_r[2]_i_4 
       (.I0(detect_pi_found_dqs),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(pi_dqs_found_all_bank),
        .I3(\dec_cnt[5]_i_13_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000600)) 
    \FSM_sequential_fine_adj_state_r[2]_i_5 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_fine_adj_state_r[2]_i_6 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    \FSM_sequential_fine_adj_state_r[3]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(detect_pi_found_dqs),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DC0FC0C0DC0FC00)) 
    \FSM_sequential_fine_adj_state_r[3]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0004040F0F04040)) 
    \FSM_sequential_fine_adj_state_r[3]_i_3 
       (.I0(pi_dqs_found_any_bank),
        .I1(rst_dqs_find_r2),
        .I2(fine_adj_state_r[0]),
        .I3(prech_done),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF8FF000FF88F0)) 
    \FSM_sequential_fine_adj_state_r[3]_i_4 
       (.I0(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I1(pi_dqs_found_all_bank),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[0]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00BA)) 
    \FSM_sequential_fine_adj_state_r[3]_i_5 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .I2(init_dqsfound_done_r5),
        .I3(fine_adj_state_r[0]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF070000000000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_6 
       (.I0(pi_dqs_found_all_bank),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(first_fail_detect_reg_n_0),
        .I3(detect_pi_found_dqs),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_fine_adj_state_r[3]_i_7 
       (.I0(init_dec_cnt_reg[5]),
        .I1(init_dec_cnt_reg[3]),
        .I2(init_dec_cnt_reg[1]),
        .I3(init_dec_cnt_reg[0]),
        .I4(init_dec_cnt_reg[2]),
        .I5(init_dec_cnt_reg[4]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFBFBFF)) 
    \FSM_sequential_fine_adj_state_r[3]_i_8 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ),
        .Q(fine_adj_state_r[0]),
        .R(dqs_found_prech_req_reg_0[1]));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ),
        .Q(fine_adj_state_r[1]),
        .R(dqs_found_prech_req_reg_0[1]));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ),
        .Q(fine_adj_state_r[2]),
        .R(dqs_found_prech_req_reg_0[1]));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .Q(fine_adj_state_r[3]),
        .R(dqs_found_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[0]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .O(pi_dqs_found_done_r1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[1]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[1]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .O(pi_dqs_found_done_r1_reg_1));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[4]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .O(pi_dqs_found_done_r1_reg_0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[5]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[5]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][5] ),
        .O(pi_dqs_found_done_r1_reg));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_1[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_1[0]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .O(pi_dqs_found_done_r1_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_1[1]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_1[1]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .O(pi_dqs_found_done_r1_reg_5));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_1[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_1[4]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][10] ),
        .O(pi_dqs_found_done_r1_reg_4));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_1[5]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_1[5]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg_n_0_[0][11] ),
        .O(pi_dqs_found_done_r1_reg_3));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \calib_sel[0]_i_1 
       (.I0(calib_sel1__1),
        .I1(\gen_byte_sel_div2.ctl_lane_sel_reg[2] ),
        .I2(\gen_byte_sel_div2.ctl_lane_sel_reg[0] ),
        .I3(\calib_sel_reg[0] ),
        .I4(\calib_sel_reg[0]_0 ),
        .I5(\calib_sel_reg[3]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \calib_sel[1]_i_3 
       (.I0(fine_adjust_done_r_reg_n_0),
        .I1(rd_data_offset_cal_done),
        .I2(\calib_sel_reg[3] ),
        .O(calib_sel1__1));
  LUT6 #(
    .INIT(64'h000000004F000000)) 
    \calib_sel[3]_i_1 
       (.I0(fine_adjust_done_r_reg_n_0),
        .I1(rd_data_offset_cal_done),
        .I2(\calib_sel_reg[3] ),
        .I3(\calib_sel_reg[0] ),
        .I4(\calib_sel_reg[0]_0 ),
        .I5(\calib_sel_reg[3]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \calib_zero_inputs[0]_i_1 
       (.I0(\calib_sel_reg[3]_0 ),
        .I1(calib_sel1__1),
        .I2(\pi_rst_stg1_cal_reg[1]_0 [1]),
        .I3(\pi_rst_stg1_cal_reg[1]_0 [0]),
        .I4(\calib_sel_reg[0] ),
        .I5(\calib_sel_reg[0]_0 ),
        .O(\pi_rst_stg1_cal_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hDFBF0820)) 
    ck_po_stg2_f_en_i_1
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_en),
        .O(ck_po_stg2_f_en_i_1_n_0));
  FDRE ck_po_stg2_f_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ck_po_stg2_f_en_i_1_n_0),
        .Q(ck_po_stg2_f_en),
        .R(ck_po_stg2_f_en_reg_0));
  LUT5 #(
    .INIT(32'hD7BF0020)) 
    ck_po_stg2_f_indec_i_1
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_indec),
        .O(ck_po_stg2_f_indec_i_1_n_0));
  FDRE ck_po_stg2_f_indec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ck_po_stg2_f_indec_i_1_n_0),
        .Q(ck_po_stg2_f_indec),
        .R(dqs_found_prech_req_reg_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \ctl_lane_cnt[0]_i_1__0 
       (.I0(fine_adjust_lane_cnt[0]),
        .O(ctl_lane_cnt__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ctl_lane_cnt[1]_i_1__0 
       (.I0(fine_adjust_lane_cnt[1]),
        .I1(fine_adjust_lane_cnt[0]),
        .O(ctl_lane_cnt__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h3F80)) 
    \ctl_lane_cnt[2]_i_1__0 
       (.I0(\ctl_lane_cnt_reg_n_0_[3] ),
        .I1(fine_adjust_lane_cnt[1]),
        .I2(fine_adjust_lane_cnt[0]),
        .I3(fine_adjust_lane_cnt[2]),
        .O(ctl_lane_cnt__0[2]));
  LUT4 #(
    .INIT(16'h0840)) 
    \ctl_lane_cnt[3]_i_1__0 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .O(ctl_lane_cnt_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ctl_lane_cnt[3]_i_2__0 
       (.I0(\ctl_lane_cnt_reg_n_0_[3] ),
        .I1(fine_adjust_lane_cnt[1]),
        .I2(fine_adjust_lane_cnt[0]),
        .I3(fine_adjust_lane_cnt[2]),
        .O(ctl_lane_cnt__0[3]));
  FDRE \ctl_lane_cnt_reg[0] 
       (.C(CLK),
        .CE(ctl_lane_cnt_0),
        .D(ctl_lane_cnt__0[0]),
        .Q(fine_adjust_lane_cnt[0]),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \ctl_lane_cnt_reg[1] 
       (.C(CLK),
        .CE(ctl_lane_cnt_0),
        .D(ctl_lane_cnt__0[1]),
        .Q(fine_adjust_lane_cnt[1]),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \ctl_lane_cnt_reg[2] 
       (.C(CLK),
        .CE(ctl_lane_cnt_0),
        .D(ctl_lane_cnt__0[2]),
        .Q(fine_adjust_lane_cnt[2]),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \ctl_lane_cnt_reg[3] 
       (.C(CLK),
        .CE(ctl_lane_cnt_0),
        .D(ctl_lane_cnt__0[3]),
        .Q(\ctl_lane_cnt_reg_n_0_[3] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABABAFF)) 
    \dec_cnt[0]_i_1 
       (.I0(\dec_cnt[0]_i_2_n_0 ),
        .I1(\dec_cnt[0]_i_3_n_0 ),
        .I2(\dec_cnt_reg[2]_i_2_n_6 ),
        .I3(\dec_cnt[0]_i_4_n_0 ),
        .I4(\first_fail_taps_reg_n_0_[1] ),
        .I5(\dec_cnt[0]_i_5_n_0 ),
        .O(dec_cnt[0]));
  LUT6 #(
    .INIT(64'h00000000BBFB0000)) 
    \dec_cnt[0]_i_2 
       (.I0(\dec_cnt[0]_i_6_n_0 ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt[0]_i_7_n_0 ),
        .I3(\dec_cnt[4]_i_7_n_0 ),
        .I4(\dec_cnt_reg[2]_i_2_n_6 ),
        .I5(\first_fail_taps[5]_i_2_n_0 ),
        .O(\dec_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    \dec_cnt[0]_i_3 
       (.I0(pi_dqs_found_all_bank),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[0]),
        .I4(\dec_cnt[5]_i_9_n_0 ),
        .O(\dec_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \dec_cnt[0]_i_4 
       (.I0(first_fail_detect_i_1_n_0),
        .I1(\first_fail_taps[5]_i_2_n_0 ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\dec_cnt[5]_i_15_n_0 ),
        .O(\dec_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \dec_cnt[0]_i_5 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(\first_fail_taps[5]_i_2_n_0 ),
        .I3(\dec_cnt[4]_i_7_n_0 ),
        .I4(\dec_cnt_reg_n_0_[0] ),
        .I5(fine_adj_state_r[0]),
        .O(\dec_cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    \dec_cnt[0]_i_6 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \dec_cnt[0]_i_7 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFF4F4F4)) 
    \dec_cnt[1]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[2]_i_2_n_5 ),
        .I2(\dec_cnt[1]_i_2_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .I5(\inc_cnt_reg_n_0_[2] ),
        .O(dec_cnt[1]));
  LUT5 #(
    .INIT(32'h909090FF)) 
    \dec_cnt[1]_i_2 
       (.I0(\dec_cnt_reg_n_0_[1] ),
        .I1(\dec_cnt_reg_n_0_[0] ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[0]_i_4_n_0 ),
        .I4(\first_fail_taps_reg_n_0_[2] ),
        .O(\dec_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4FFF4)) 
    \dec_cnt[2]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[2]_i_2_n_4 ),
        .I2(\dec_cnt[2]_i_3_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\dec_cnt[2]_i_4_n_0 ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(dec_cnt[2]));
  LUT6 #(
    .INIT(64'hA900A900A900FFFF)) 
    \dec_cnt[2]_i_3 
       (.I0(\dec_cnt_reg_n_0_[2] ),
        .I1(\dec_cnt_reg_n_0_[0] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(fine_adj_state_r[0]),
        .I4(\dec_cnt[0]_i_4_n_0 ),
        .I5(\first_fail_taps_reg_n_0_[3] ),
        .O(\dec_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dec_cnt[2]_i_4 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_5 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .O(\dec_cnt[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_6 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .O(\dec_cnt[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_7 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .O(\dec_cnt[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_8 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps_reg_n_0_[0] ),
        .O(\dec_cnt[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFF4F4F4)) 
    \dec_cnt[3]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[4]_i_3_n_7 ),
        .I2(\dec_cnt[3]_i_2_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\dec_cnt[3]_i_3_n_0 ),
        .I5(\inc_cnt_reg_n_0_[4] ),
        .O(dec_cnt[3]));
  LUT5 #(
    .INIT(32'hF11F1111)) 
    \dec_cnt[3]_i_2 
       (.I0(\dec_cnt[0]_i_4_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .I2(\dec_cnt_reg_n_0_[3] ),
        .I3(\dec_cnt[3]_i_4_n_0 ),
        .I4(fine_adj_state_r[0]),
        .O(\dec_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_cnt[3]_i_3 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .O(\dec_cnt[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \dec_cnt[3]_i_4 
       (.I0(\dec_cnt_reg_n_0_[2] ),
        .I1(\dec_cnt_reg_n_0_[0] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFF4F4F4)) 
    \dec_cnt[4]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[4]_i_3_n_6 ),
        .I2(\dec_cnt[4]_i_4_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\dec_cnt[4]_i_6_n_0 ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(dec_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dec_cnt[4]_i_10 
       (.I0(\dec_cnt_reg_n_0_[3] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[2] ),
        .O(\dec_cnt[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8A800)) 
    \dec_cnt[4]_i_2 
       (.I0(\dec_cnt[0]_i_3_n_0 ),
        .I1(\dec_cnt[4]_i_7_n_0 ),
        .I2(\dec_cnt[5]_i_6_n_0 ),
        .I3(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ),
        .I4(\inc_cnt_reg_n_0_[5] ),
        .I5(\first_fail_taps[5]_i_2_n_0 ),
        .O(\dec_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h909090FF)) 
    \dec_cnt[4]_i_4 
       (.I0(\dec_cnt_reg_n_0_[4] ),
        .I1(\dec_cnt[4]_i_10_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[0]_i_4_n_0 ),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .O(\dec_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000006)) 
    \dec_cnt[4]_i_5 
       (.I0(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(first_fail_detect_reg_n_0),
        .I3(\dec_cnt[5]_i_13_n_0 ),
        .I4(\first_fail_taps[5]_i_2_n_0 ),
        .O(\dec_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dec_cnt[4]_i_6 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5444444444444444)) 
    \dec_cnt[4]_i_7 
       (.I0(first_fail_detect_reg_n_0),
        .I1(stable_pass_cnt_reg[5]),
        .I2(stable_pass_cnt_reg[3]),
        .I3(stable_pass_cnt_reg[1]),
        .I4(stable_pass_cnt_reg[4]),
        .I5(stable_pass_cnt_reg[2]),
        .O(\dec_cnt[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_8 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\first_fail_taps_reg_n_0_[5] ),
        .O(\dec_cnt[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_9 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .O(\dec_cnt[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF01)) 
    \dec_cnt[5]_i_1 
       (.I0(\dec_cnt[5]_i_3_n_0 ),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I3(\dec_cnt[5]_i_5_n_0 ),
        .I4(\dec_cnt[5]_i_6_n_0 ),
        .I5(\dec_cnt[5]_i_7_n_0 ),
        .O(\dec_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \dec_cnt[5]_i_10 
       (.I0(pi_dqs_found_all_bank),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(detect_pi_found_dqs),
        .O(\dec_cnt[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00040004)) 
    \dec_cnt[5]_i_11 
       (.I0(fine_adj_state_r[0]),
        .I1(\dec_cnt[5]_i_14_n_0 ),
        .I2(\dec_cnt[5]_i_15_n_0 ),
        .I3(first_fail_detect_reg_n_0),
        .I4(\dec_cnt[5]_i_16_n_0 ),
        .I5(\dec_cnt[5]_i_13_n_0 ),
        .O(\dec_cnt[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \dec_cnt[5]_i_12 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\dec_cnt[5]_i_14_n_0 ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(first_fail_detect_reg_n_0),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(\dec_cnt[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \dec_cnt[5]_i_13 
       (.I0(stable_pass_cnt_reg[2]),
        .I1(stable_pass_cnt_reg[4]),
        .I2(stable_pass_cnt_reg[1]),
        .I3(stable_pass_cnt_reg[3]),
        .I4(stable_pass_cnt_reg[5]),
        .O(\dec_cnt[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dec_cnt[5]_i_14 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .O(\dec_cnt[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dec_cnt[5]_i_15 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .O(\dec_cnt[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \dec_cnt[5]_i_16 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt[5]_i_14_n_0 ),
        .I5(\first_fail_taps[5]_i_2_n_0 ),
        .O(\dec_cnt[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF9999F000)) 
    \dec_cnt[5]_i_2 
       (.I0(\dec_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt[5]_i_8_n_0 ),
        .I2(\dec_cnt[5]_i_9_n_0 ),
        .I3(\dec_cnt[5]_i_10_n_0 ),
        .I4(fine_adj_state_r[0]),
        .I5(\dec_cnt[5]_i_11_n_0 ),
        .O(dec_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \dec_cnt[5]_i_3 
       (.I0(\inc_cnt[5]_i_3_n_0 ),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .O(\dec_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dec_cnt[5]_i_4 
       (.I0(\dec_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt_reg_n_0_[3] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt_reg_n_0_[2] ),
        .I5(\dec_cnt_reg_n_0_[4] ),
        .O(\dec_cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \dec_cnt[5]_i_5 
       (.I0(\first_fail_taps[5]_i_2_n_0 ),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[3]),
        .I4(\dec_cnt[5]_i_12_n_0 ),
        .I5(\dec_cnt[5]_i_13_n_0 ),
        .O(\dec_cnt[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dec_cnt[5]_i_6 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \dec_cnt[5]_i_7 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .O(\dec_cnt[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dec_cnt[5]_i_8 
       (.I0(\dec_cnt_reg_n_0_[4] ),
        .I1(\dec_cnt_reg_n_0_[2] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[1] ),
        .I4(\dec_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
    \dec_cnt[5]_i_9 
       (.I0(\first_fail_taps_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .I2(\first_fail_taps_reg_n_0_[1] ),
        .I3(\first_fail_taps_reg_n_0_[4] ),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .I5(first_fail_detect_reg_n_0),
        .O(\dec_cnt[5]_i_9_n_0 ));
  FDRE \dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[0]),
        .Q(\dec_cnt_reg_n_0_[0] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[1]),
        .Q(\dec_cnt_reg_n_0_[1] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[2]),
        .Q(\dec_cnt_reg_n_0_[2] ),
        .R(dqs_found_prech_req_reg_0[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_cnt_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\dec_cnt_reg[2]_i_2_n_0 ,\dec_cnt_reg[2]_i_2_n_1 ,\dec_cnt_reg[2]_i_2_n_2 ,\dec_cnt_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\inc_cnt_reg_n_0_[3] ,\inc_cnt_reg_n_0_[2] ,\inc_cnt_reg_n_0_[1] ,\inc_cnt_reg_n_0_[0] }),
        .O({\dec_cnt_reg[2]_i_2_n_4 ,\dec_cnt_reg[2]_i_2_n_5 ,\dec_cnt_reg[2]_i_2_n_6 ,\NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\dec_cnt[2]_i_5_n_0 ,\dec_cnt[2]_i_6_n_0 ,\dec_cnt[2]_i_7_n_0 ,\dec_cnt[2]_i_8_n_0 }));
  FDRE \dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[3]),
        .Q(\dec_cnt_reg_n_0_[3] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[4]),
        .Q(\dec_cnt_reg_n_0_[4] ),
        .R(dqs_found_prech_req_reg_0[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_cnt_reg[4]_i_3 
       (.CI(\dec_cnt_reg[2]_i_2_n_0 ),
        .CO({\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED [3:1],\dec_cnt_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\inc_cnt_reg_n_0_[4] }),
        .O({\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED [3:2],\dec_cnt_reg[4]_i_3_n_6 ,\dec_cnt_reg[4]_i_3_n_7 }),
        .S({1'b0,1'b0,\dec_cnt[4]_i_8_n_0 ,\dec_cnt[4]_i_9_n_0 }));
  FDRE \dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[5]),
        .Q(\dec_cnt_reg_n_0_[5] ),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \detect_rd_cnt[0]_i_1 
       (.I0(detect_rd_cnt_reg[0]),
        .O(detect_rd_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \detect_rd_cnt[1]_i_1 
       (.I0(detect_rd_cnt_reg[1]),
        .I1(detect_rd_cnt_reg[0]),
        .O(\detect_rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \detect_rd_cnt[2]_i_1 
       (.I0(detect_rd_cnt_reg[2]),
        .I1(detect_rd_cnt_reg[0]),
        .I2(detect_rd_cnt_reg[1]),
        .O(detect_rd_cnt0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \detect_rd_cnt[3]_i_1 
       (.I0(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I1(detect_rd_cnt_reg[3]),
        .I2(detect_rd_cnt_reg[0]),
        .I3(detect_rd_cnt_reg[1]),
        .I4(detect_rd_cnt_reg[2]),
        .O(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \detect_rd_cnt[3]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg[3]),
        .I2(detect_rd_cnt_reg[0]),
        .I3(detect_rd_cnt_reg[1]),
        .I4(detect_rd_cnt_reg[2]),
        .O(detect_rd_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \detect_rd_cnt[3]_i_3 
       (.I0(detect_rd_cnt_reg[3]),
        .I1(detect_rd_cnt_reg[2]),
        .I2(detect_rd_cnt_reg[1]),
        .I3(detect_rd_cnt_reg[0]),
        .O(detect_rd_cnt0__0[3]));
  FDSE \detect_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[0]),
        .Q(detect_rd_cnt_reg[0]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(\detect_rd_cnt[1]_i_1_n_0 ),
        .Q(detect_rd_cnt_reg[1]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[2]),
        .Q(detect_rd_cnt_reg[2]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDRE \detect_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[3]),
        .Q(detect_rd_cnt_reg[3]),
        .R(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    dqs_found_done_r_i_1
       (.I0(fine_adjust_done_r),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(init_dqsfound_done_r1_reg_n_0),
        .O(dqs_found_done_r0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    dqs_found_done_r_i_2
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I3(pi_dqs_found_all_bank),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[1]),
        .O(fine_adjust_done_r));
  FDRE dqs_found_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_done_r0),
        .Q(dqs_found_done_r_reg_0),
        .R(dqs_found_prech_req_reg_0[0]));
  LUT6 #(
    .INIT(64'h00AACFFF00AA0000)) 
    dqs_found_prech_req_i_1
       (.I0(dqs_found_prech_req_i_2_n_0),
        .I1(dqs_found_prech_req_i_3_n_0),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(dqs_found_prech_req_i_4_n_0),
        .I5(dqs_found_prech_req),
        .O(dqs_found_prech_req_i_1_n_0));
  LUT6 #(
    .INIT(64'hC8CCCCCCFFFCFFFF)) 
    dqs_found_prech_req_i_2
       (.I0(\dec_cnt[5]_i_13_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ),
        .I2(p_1_in23_in),
        .I3(first_fail_detect_reg_n_0),
        .I4(detect_pi_found_dqs),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .O(dqs_found_prech_req_i_2_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    dqs_found_prech_req_i_3
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(prech_done),
        .O(dqs_found_prech_req_i_3_n_0));
  LUT6 #(
    .INIT(64'h5545554500005540)) 
    dqs_found_prech_req_i_4
       (.I0(\dec_cnt[5]_i_7_n_0 ),
        .I1(\dec_cnt[5]_i_13_n_0 ),
        .I2(first_fail_detect_reg_n_0),
        .I3(p_1_in23_in),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_8_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ),
        .O(dqs_found_prech_req_i_4_n_0));
  FDRE dqs_found_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_prech_req_i_1_n_0),
        .Q(dqs_found_prech_req),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE dqs_found_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_start_r_reg_0),
        .Q(dqs_found_start_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    final_dec_done_i_1
       (.I0(init_dec_done_i_2_n_0),
        .I1(init_dec_done_reg_n_0),
        .I2(final_dec_done_reg_n_0),
        .O(final_dec_done_i_1_n_0));
  FDRE final_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(final_dec_done_i_1_n_0),
        .Q(final_dec_done_reg_n_0),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    fine_adjust_done_r_i_1
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(p_1_in23_in),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adjust_done_r_reg_n_0),
        .O(fine_adjust_done_r_i_1_n_0));
  FDRE fine_adjust_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_adjust_done_r_i_1_n_0),
        .Q(fine_adjust_done_r_reg_n_0),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    fine_adjust_i_1
       (.I0(fine_adj_state_r[0]),
        .I1(init_dqsfound_done_r5),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adjust_reg_0),
        .O(fine_adjust_i_1_n_0));
  FDRE fine_adjust_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_adjust_i_1_n_0),
        .Q(fine_adjust_reg_0),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    first_fail_detect_i_1
       (.I0(stable_pass_cnt_reg[5]),
        .I1(stable_pass_cnt_reg[3]),
        .I2(stable_pass_cnt_reg[1]),
        .I3(stable_pass_cnt_reg[4]),
        .I4(stable_pass_cnt_reg[2]),
        .I5(first_fail_detect_reg_n_0),
        .O(first_fail_detect_i_1_n_0));
  FDRE first_fail_detect_reg
       (.C(CLK),
        .CE(first_fail_detect),
        .D(first_fail_detect_i_1_n_0),
        .Q(first_fail_detect_reg_n_0),
        .R(first_fail_detect_reg_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \first_fail_taps[5]_i_1 
       (.I0(first_fail_detect_i_1_n_0),
        .I1(\first_fail_taps[5]_i_2_n_0 ),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[3]),
        .O(first_fail_detect));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    \first_fail_taps[5]_i_2 
       (.I0(pi_dqs_found_all_bank),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[0]),
        .O(\first_fail_taps[5]_i_2_n_0 ));
  FDRE \first_fail_taps_reg[0] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[0] ),
        .Q(\first_fail_taps_reg_n_0_[0] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \first_fail_taps_reg[1] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[1] ),
        .Q(\first_fail_taps_reg_n_0_[1] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \first_fail_taps_reg[2] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[2] ),
        .Q(\first_fail_taps_reg_n_0_[2] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \first_fail_taps_reg[3] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[3] ),
        .Q(\first_fail_taps_reg_n_0_[3] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \first_fail_taps_reg[4] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[4] ),
        .Q(\first_fail_taps_reg_n_0_[4] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \first_fail_taps_reg[5] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[5] ),
        .Q(\first_fail_taps_reg_n_0_[5] ),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hFBFBFBFBBBFBFBFB)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_4 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ),
        .I1(cmd_delay_start0),
        .I2(\calib_sel_reg[3] ),
        .I3(pi_calib_done),
        .I4(dqs_found_done_r_reg_0),
        .I5(byte_sel_cnt1),
        .O(RSTB));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_5 
       (.I0(rd_data_offset_cal_done),
        .I1(fine_adjust_done_r_reg_n_0),
        .O(byte_sel_cnt1));
  LUT6 #(
    .INIT(64'hFFEF00E0FFEFFFEF)) 
    \gen_byte_sel_div2.calib_in_common_i_2 
       (.I0(\pi_rst_stg1_cal_reg[1]_0 [0]),
        .I1(\pi_rst_stg1_cal_reg[1]_0 [1]),
        .I2(rd_data_offset_cal_done),
        .I3(fine_adjust_done_r_reg_n_0),
        .I4(\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .I5(pi_calib_done),
        .O(\pi_rst_stg1_cal_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFDFFFDFFFFFFFFF)) 
    \gen_byte_sel_div2.calib_in_common_i_3 
       (.I0(dqs_found_done_r_reg_0),
        .I1(\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .I2(pi_calib_done),
        .I3(rd_data_offset_cal_done),
        .I4(fine_adjust_done_r_reg_n_0),
        .I5(\calib_sel_reg[3] ),
        .O(dqs_found_done_r_reg_2));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.ctl_lane_sel[0]_i_1 
       (.I0(fine_adjust_lane_cnt[0]),
        .I1(\gen_byte_sel_div2.ctl_lane_sel[2]_i_2_n_0 ),
        .I2(\calib_sel_reg[3] ),
        .I3(ctl_lane_cnt[0]),
        .I4(ctl_lane_sel),
        .I5(\gen_byte_sel_div2.ctl_lane_sel_reg[0] ),
        .O(\ctl_lane_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.ctl_lane_sel[1]_i_1 
       (.I0(fine_adjust_lane_cnt[1]),
        .I1(\gen_byte_sel_div2.ctl_lane_sel[2]_i_2_n_0 ),
        .I2(\calib_sel_reg[3] ),
        .I3(ctl_lane_cnt[1]),
        .I4(ctl_lane_sel),
        .I5(\gen_byte_sel_div2.ctl_lane_sel_reg[1] ),
        .O(\ctl_lane_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.ctl_lane_sel[2]_i_1 
       (.I0(fine_adjust_lane_cnt[2]),
        .I1(\gen_byte_sel_div2.ctl_lane_sel[2]_i_2_n_0 ),
        .I2(\calib_sel_reg[3] ),
        .I3(ctl_lane_cnt[2]),
        .I4(ctl_lane_sel),
        .I5(\gen_byte_sel_div2.ctl_lane_sel_reg[2] ),
        .O(\ctl_lane_cnt_reg[2]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_byte_sel_div2.ctl_lane_sel[2]_i_2 
       (.I0(\pi_rst_stg1_cal_reg[1]_0 [0]),
        .I1(\pi_rst_stg1_cal_reg[1]_0 [1]),
        .O(\gen_byte_sel_div2.ctl_lane_sel[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \gen_byte_sel_div2.ctl_lane_sel[2]_i_3 
       (.I0(\calib_sel_reg[0]_0 ),
        .I1(\calib_sel_reg[0] ),
        .I2(\calib_sel_reg[3] ),
        .I3(rd_data_offset_cal_done),
        .I4(fine_adjust_done_r_reg_n_0),
        .O(ctl_lane_sel));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3 
       (.I0(dqs_found_done_r_reg_0),
        .I1(\init_state_r[2]_i_16 ),
        .O(dqs_found_done_r_reg_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h1)) 
    \inc_cnt[0]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inc_cnt[1]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inc_cnt[2]_i_1 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inc_cnt[3]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inc_cnt[4]_i_1 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[2] ),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \inc_cnt[5]_i_1 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[2]),
        .I4(\inc_cnt[5]_i_3_n_0 ),
        .O(inc_cnt));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inc_cnt[5]_i_2 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \inc_cnt[5]_i_3 
       (.I0(fine_adjust_lane_cnt[0]),
        .I1(fine_adjust_lane_cnt[1]),
        .I2(\ctl_lane_cnt_reg_n_0_[3] ),
        .I3(fine_adjust_lane_cnt[2]),
        .O(\inc_cnt[5]_i_3_n_0 ));
  FDRE \inc_cnt_reg[0] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[0]),
        .Q(\inc_cnt_reg_n_0_[0] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[1] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[1]),
        .Q(\inc_cnt_reg_n_0_[1] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[2] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[2]),
        .Q(\inc_cnt_reg_n_0_[2] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[3] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[3]),
        .Q(\inc_cnt_reg_n_0_[3] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[4] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[4]),
        .Q(\inc_cnt_reg_n_0_[4] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \inc_cnt_reg[5] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[5]),
        .Q(\inc_cnt_reg_n_0_[5] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \init_dec_cnt[0]_i_1 
       (.I0(init_dec_cnt_reg[0]),
        .O(init_dec_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \init_dec_cnt[1]_i_1 
       (.I0(init_dec_cnt_reg[1]),
        .I1(init_dec_cnt_reg[0]),
        .O(\init_dec_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \init_dec_cnt[2]_i_1 
       (.I0(init_dec_cnt_reg[1]),
        .I1(init_dec_cnt_reg[0]),
        .I2(init_dec_cnt_reg[2]),
        .O(init_dec_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \init_dec_cnt[3]_i_1 
       (.I0(init_dec_cnt_reg[2]),
        .I1(init_dec_cnt_reg[0]),
        .I2(init_dec_cnt_reg[1]),
        .I3(init_dec_cnt_reg[3]),
        .O(init_dec_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \init_dec_cnt[4]_i_1 
       (.I0(init_dec_cnt_reg[3]),
        .I1(init_dec_cnt_reg[1]),
        .I2(init_dec_cnt_reg[0]),
        .I3(init_dec_cnt_reg[2]),
        .I4(init_dec_cnt_reg[4]),
        .O(init_dec_cnt0[4]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \init_dec_cnt[5]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .I5(\inc_cnt[5]_i_3_n_0 ),
        .O(init_dec_cnt));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \init_dec_cnt[5]_i_2 
       (.I0(init_dec_cnt_reg[4]),
        .I1(init_dec_cnt_reg[2]),
        .I2(init_dec_cnt_reg[0]),
        .I3(init_dec_cnt_reg[1]),
        .I4(init_dec_cnt_reg[3]),
        .I5(init_dec_cnt_reg[5]),
        .O(\init_dec_cnt[5]_i_2_n_0 ));
  FDSE \init_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[0]),
        .Q(init_dec_cnt_reg[0]),
        .S(\init_dec_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(\init_dec_cnt[1]_i_1_n_0 ),
        .Q(init_dec_cnt_reg[1]),
        .S(\init_dec_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[2]),
        .Q(init_dec_cnt_reg[2]),
        .S(\init_dec_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[3]),
        .Q(init_dec_cnt_reg[3]),
        .S(\init_dec_cnt_reg[5]_0 ));
  FDSE \init_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[4]),
        .Q(init_dec_cnt_reg[4]),
        .S(\init_dec_cnt_reg[5]_0 ));
  FDRE \init_dec_cnt_reg[5] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(\init_dec_cnt[5]_i_2_n_0 ),
        .Q(init_dec_cnt_reg[5]),
        .R(\init_dec_cnt_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    init_dec_done_i_1
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I1(init_dec_done_reg_n_0),
        .I2(init_dec_done_i_2_n_0),
        .O(init_dec_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    init_dec_done_i_2
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .O(init_dec_done_i_2_n_0));
  FDRE init_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dec_done_i_1_n_0),
        .Q(init_dec_done_reg_n_0),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE init_dqsfound_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_offset_cal_done),
        .Q(init_dqsfound_done_r1_reg_n_0),
        .R(1'b0));
  FDRE init_dqsfound_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r1_reg_n_0),
        .Q(init_dqsfound_done_r2),
        .R(1'b0));
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 " *) 
  SRL16E init_dqsfound_done_r4_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(init_dqsfound_done_r2),
        .Q(init_dqsfound_done_r4_reg_srl2_n_0));
  FDRE init_dqsfound_done_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r4_reg_srl2_n_0),
        .Q(init_dqsfound_done_r5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    init_dqsfound_done_r_i_1
       (.I0(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I1(\rd_byte_data_offset_reg[0]_12 ),
        .I2(p_1_in23_in),
        .I3(rd_data_offset_cal_done),
        .I4(\pi_rst_stg1_cal_r_reg_n_0_[1] ),
        .I5(\pi_rst_stg1_cal_r_reg_n_0_[0] ),
        .O(init_dqsfound_done_r_i_1_n_0));
  FDRE init_dqsfound_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r_i_1_n_0),
        .Q(rd_data_offset_cal_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \init_state_r[0]_i_24 
       (.I0(\init_state_r[0]_i_17 ),
        .I1(dqs_found_done_r_reg_0),
        .I2(pi_dqs_found_rank_done),
        .O(prech_req_posedge_r_reg));
  LUT6 #(
    .INIT(64'h00000000FCFC00A8)) 
    phaser_out_i_3__2
       (.I0(Q[1]),
        .I1(ck_po_stg2_f_indec),
        .I2(dqs_po_stg2_f_incdec),
        .I3(Q[0]),
        .I4(phaser_out),
        .I5(phaser_out_0[0]),
        .O(\calib_sel_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    phaser_out_i_3__3
       (.I0(phaser_out),
        .I1(ck_po_stg2_f_en),
        .I2(cmd_po_en_stg2_f),
        .I3(dqs_po_en_stg2_f),
        .I4(phaser_out_1),
        .I5(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    phaser_out_i_4__1
       (.I0(phaser_out),
        .I1(ck_po_stg2_f_indec),
        .I2(dqs_po_stg2_f_incdec),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \pi_dqs_found_all_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(dqs_found_start_r_reg_0),
        .I3(pi_dqs_found_all_bank),
        .O(\pi_dqs_found_all_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_all_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_all_bank),
        .Q(pi_dqs_found_all_bank_r[0]),
        .R(1'b0));
  FDRE \pi_dqs_found_all_bank_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_all_bank_reg[1]_0 ),
        .Q(pi_dqs_found_all_bank_r[1]),
        .R(1'b0));
  FDRE \pi_dqs_found_all_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_all_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_all_bank),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \pi_dqs_found_all_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_all_bank_reg[1]_1 ),
        .Q(\pi_dqs_found_all_bank_reg[1]_0 ),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \pi_dqs_found_any_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(dqs_found_start_r_reg_0),
        .I3(pi_dqs_found_any_bank),
        .O(\pi_dqs_found_any_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_any_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_any_bank),
        .Q(\pi_dqs_found_any_bank_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pi_dqs_found_any_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_any_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_any_bank),
        .R(dqs_found_prech_req_reg_0[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(in0[0]),
        .Q(pi_dqs_found_lanes_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_5),
        .Q(pi_dqs_found_lanes_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(in0[1]),
        .Q(pi_dqs_found_lanes_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_4),
        .Q(pi_dqs_found_lanes_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_3),
        .Q(pi_dqs_found_lanes_r1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_2),
        .Q(pi_dqs_found_lanes_r1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_1),
        .Q(pi_dqs_found_lanes_r1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_0),
        .Q(pi_dqs_found_lanes_r1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[0]),
        .Q(pi_dqs_found_lanes_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[1]),
        .Q(pi_dqs_found_lanes_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[2]),
        .Q(pi_dqs_found_lanes_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[3]),
        .Q(pi_dqs_found_lanes_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[4]),
        .Q(pi_dqs_found_lanes_r2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[5]),
        .Q(pi_dqs_found_lanes_r2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[6]),
        .Q(pi_dqs_found_lanes_r2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[7]),
        .Q(pi_dqs_found_lanes_r2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[0]),
        .Q(pi_dqs_found_lanes_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[1]),
        .Q(pi_dqs_found_lanes_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[2]),
        .Q(pi_dqs_found_lanes_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[3]),
        .Q(pi_dqs_found_lanes_r3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[4]),
        .Q(pi_dqs_found_lanes_r3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[5]),
        .Q(pi_dqs_found_lanes_r3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[6]),
        .Q(pi_dqs_found_lanes_r3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[7]),
        .Q(pi_dqs_found_lanes_r3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pi_rst_stg1_cal[0]_i_1 
       (.I0(\pi_rst_stg1_cal_r_reg_n_0_[0] ),
        .I1(rst_dqs_find__0),
        .O(\pi_rst_stg1_cal[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pi_rst_stg1_cal[1]_i_1 
       (.I0(\pi_rst_stg1_cal_r_reg_n_0_[1] ),
        .I1(rst_dqs_find__0),
        .O(\pi_rst_stg1_cal[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFA8)) 
    \pi_rst_stg1_cal_r1[0]_i_1 
       (.I0(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .I1(pi_dqs_found_all_bank),
        .I2(\pi_dqs_found_any_bank_r_reg_n_0_[0] ),
        .I3(\pi_rst_stg1_cal_r_reg_n_0_[0] ),
        .I4(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I5(fine_adjust_reg_0),
        .O(\pi_rst_stg1_cal_r1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000F8)) 
    \pi_rst_stg1_cal_r1[1]_i_1 
       (.I0(p_0_in14_in),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(\pi_rst_stg1_cal_r_reg_n_0_[1] ),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I4(fine_adjust_reg_0),
        .O(\pi_rst_stg1_cal_r1[1]_i_1_n_0 ));
  FDRE \pi_rst_stg1_cal_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r1[0]_i_1_n_0 ),
        .Q(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pi_rst_stg1_cal_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r1[1]_i_1_n_0 ),
        .Q(p_0_in14_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000011111101)) 
    \pi_rst_stg1_cal_r[0]_i_1 
       (.I0(fine_adjust_reg_0),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I2(\rd_byte_data_offset[0][5]_i_4_n_0 ),
        .I3(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I4(\pi_rst_stg1_cal_r_reg_n_0_[0] ),
        .I5(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .O(\pi_rst_stg1_cal_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \pi_rst_stg1_cal_r[0]_i_2 
       (.I0(dqs_found_start_r),
        .I1(dqs_found_start_r_reg_0),
        .I2(pi_dqs_found_all_bank),
        .I3(\pi_dqs_found_any_bank_r_reg_n_0_[0] ),
        .O(\pi_rst_stg1_cal_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    \pi_rst_stg1_cal_r[1]_i_1 
       (.I0(\pi_rst_stg1_cal_r_reg[1]_0 ),
        .I1(\rd_byte_data_offset[0][11]_i_4_n_0 ),
        .I2(dqs_found_start_r_reg_0),
        .I3(dqs_found_start_r),
        .I4(\pi_rst_stg1_cal_r_reg_n_0_[1] ),
        .I5(p_0_in14_in),
        .O(\pi_rst_stg1_cal_r[1]_i_1_n_0 ));
  FDRE \pi_rst_stg1_cal_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r[0]_i_1_n_0 ),
        .Q(\pi_rst_stg1_cal_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pi_rst_stg1_cal_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r[1]_i_1_n_0 ),
        .Q(\pi_rst_stg1_cal_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pi_rst_stg1_cal_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal[0]_i_1_n_0 ),
        .Q(\pi_rst_stg1_cal_reg[1]_0 [0]),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \pi_rst_stg1_cal_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal[1]_i_1_n_0 ),
        .Q(\pi_rst_stg1_cal_reg[1]_0 [1]),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE rank_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_rank_done),
        .Q(rank_done_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000007000700070)) 
    rank_done_r_i_1
       (.I0(\rd_byte_data_offset_reg[0]_12 ),
        .I1(rd_data_offset_cal_done),
        .I2(p_1_in23_in),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I4(pi_dqs_found_all_bank_r[0]),
        .I5(pi_dqs_found_all_bank_r[1]),
        .O(rank_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rank_done_r_i_2
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset_reg[0]_12 ));
  FDRE rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rank_done_r_i_1_n_0),
        .Q(pi_dqs_found_rank_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1 
       (.I0(rd_data_offset_cal_done),
        .I1(init_dqsfound_done_r1_reg_n_0),
        .O(p_53_out));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I1(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1 
       (.I0(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .I1(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I2(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .I1(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .I2(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I3(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .I1(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .I2(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .I3(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I4(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 
       (.I0(init_dqsfound_done_r1_reg_n_0),
        .I1(rd_data_offset_cal_done),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .O(final_data_offset_mc));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][5] ),
        .I1(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .I2(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I3(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I4(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .I5(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0 ));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [0]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0 ),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [1]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0 ),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [2]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0 ),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [3]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0 ),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [4]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0 ),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 [5]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(p_53_out),
        .D(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .Q(rd_data_offset_ranks_0[0]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(p_53_out),
        .D(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .Q(rd_data_offset_ranks_0[1]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(p_53_out),
        .D(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [0]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(p_53_out),
        .D(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [1]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(p_53_out),
        .D(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .Q(rd_data_offset_ranks_0[4]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(p_53_out),
        .D(\rd_byte_data_offset_reg_n_0_[0][5] ),
        .Q(rd_data_offset_ranks_0[5]),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT3 #(
    .INIT(8'h8A)) 
    \rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1 
       (.I0(init_dqsfound_done_r5),
        .I1(init_dqsfound_done_r1_reg_n_0),
        .I2(rd_data_offset_cal_done),
        .O(final_data_offset));
  LUT4 #(
    .INIT(16'h00D0)) 
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1 
       (.I0(rd_data_offset_cal_done),
        .I1(init_dqsfound_done_r1_reg_n_0),
        .I2(init_dqsfound_done_r5),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .O(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][10] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [4]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 [4]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [5]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 [5]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][6] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [0]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][7] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [1]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][8] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [2]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][9] 
       (.C(CLK),
        .CE(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [3]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][10] 
       (.C(CLK),
        .CE(final_data_offset),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [4]),
        .Q(rd_data_offset_ranks_1[4]),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][11] 
       (.C(CLK),
        .CE(final_data_offset),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [5]),
        .Q(rd_data_offset_ranks_1[5]),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][6] 
       (.C(CLK),
        .CE(final_data_offset),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [0]),
        .Q(rd_data_offset_ranks_1[0]),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][7] 
       (.C(CLK),
        .CE(final_data_offset),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [1]),
        .Q(rd_data_offset_ranks_1[1]),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][8] 
       (.C(CLK),
        .CE(final_data_offset),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [2]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 [0]),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9] 
       (.C(CLK),
        .CE(final_data_offset),
        .D(\rank_final_loop[0].final_do_max_reg[0]_11 [3]),
        .Q(\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 [1]),
        .R(dqs_found_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rank_final_loop[0].final_do_index[0][0]_i_1 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .O(\rank_final_loop[0].final_do_index[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rank_final_loop[0].final_do_index[0][1]_i_1 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .O(\rank_final_loop[0].final_do_index[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rank_final_loop[0].final_do_index[0][2]_i_1 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .O(\rank_final_loop[0].final_do_index[0][2]_i_1_n_0 ));
  FDRE \rank_final_loop[0].final_do_index_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].final_do_index[0][0]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rank_final_loop[0].final_do_index_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].final_do_index[0][1]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rank_final_loop[0].final_do_index_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_final_loop[0].final_do_index[0][2]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .R(dqs_found_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \rank_final_loop[0].final_do_max[0][0]_i_1 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I2(rd_data_offset_ranks_0[0]),
        .I3(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I4(rd_data_offset_ranks_1[0]),
        .O(\rank_final_loop[0].final_do_max[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h11100100EEEFFEFF)) 
    \rank_final_loop[0].final_do_max[0][1]_i_1 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I3(rd_data_offset_ranks_0[1]),
        .I4(rd_data_offset_ranks_1[1]),
        .I5(\rank_final_loop[0].final_do_max[0][1]_i_2_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \rank_final_loop[0].final_do_max[0][1]_i_2 
       (.I0(rd_data_offset_ranks_1[0]),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I2(rd_data_offset_ranks_0[0]),
        .I3(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I4(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .O(\rank_final_loop[0].final_do_max[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11100100EEEFFEFF)) 
    \rank_final_loop[0].final_do_max[0][2]_i_1 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [0]),
        .I4(\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 [0]),
        .I5(\rank_final_loop[0].final_do_max[0][2]_i_2_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rank_final_loop[0].final_do_max[0][2]_i_2 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I3(rd_data_offset_ranks_0[1]),
        .I4(rd_data_offset_ranks_1[1]),
        .I5(\rank_final_loop[0].final_do_max[0][1]_i_2_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555559A55555595)) 
    \rank_final_loop[0].final_do_max[0][3]_i_1 
       (.I0(\rank_final_loop[0].final_do_max[0][3]_i_2_n_0 ),
        .I1(\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 [1]),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I3(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I4(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I5(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [1]),
        .O(\rank_final_loop[0].final_do_max[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rank_final_loop[0].final_do_max[0][3]_i_2 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [0]),
        .I4(\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 [0]),
        .I5(\rank_final_loop[0].final_do_max[0][2]_i_2_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF7000B0008)) 
    \rank_final_loop[0].final_do_max[0][4]_i_1 
       (.I0(rd_data_offset_ranks_1[4]),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I3(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I4(rd_data_offset_ranks_0[4]),
        .I5(\rank_final_loop[0].final_do_max[0][5]_i_7_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1055001055550055)) 
    \rank_final_loop[0].final_do_max[0][5]_i_1 
       (.I0(\rank_final_loop[0].final_do_max[0][5]_i_3_n_0 ),
        .I1(\rank_final_loop[0].final_do_max_reg[0]_11 [4]),
        .I2(rd_data_offset_ranks_0[4]),
        .I3(\rank_final_loop[0].final_do_max_reg[0]_11 [5]),
        .I4(rd_data_offset_ranks_0[5]),
        .I5(\rank_final_loop[0].final_do_max[0][5]_i_4_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4F70B080B080B08)) 
    \rank_final_loop[0].final_do_max[0][5]_i_2 
       (.I0(rd_data_offset_ranks_1[5]),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I2(\rank_final_loop[0].final_do_max[0][5]_i_5_n_0 ),
        .I3(rd_data_offset_ranks_0[5]),
        .I4(\rank_final_loop[0].final_do_max[0][5]_i_6_n_0 ),
        .I5(\rank_final_loop[0].final_do_max[0][5]_i_7_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rank_final_loop[0].final_do_max[0][5]_i_3 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \rank_final_loop[0].final_do_max[0][5]_i_4 
       (.I0(\rank_final_loop[0].final_do_max_reg[0]_11 [2]),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [0]),
        .I2(\rank_final_loop[0].final_do_max_reg[0]_11 [3]),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [1]),
        .I4(\rank_final_loop[0].final_do_max[0][5]_i_8_n_0 ),
        .I5(\rank_final_loop[0].final_do_max[0][5]_i_9_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rank_final_loop[0].final_do_max[0][5]_i_5 
       (.I0(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \rank_final_loop[0].final_do_max[0][5]_i_6 
       (.I0(rd_data_offset_ranks_0[4]),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I3(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I4(rd_data_offset_ranks_1[4]),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF4FFF7)) 
    \rank_final_loop[0].final_do_max[0][5]_i_7 
       (.I0(\rank_final_loop[0].bank_final_loop[1].final_data_offset_reg[0][9]_0 [1]),
        .I1(\rank_final_loop[0].final_do_index_reg_n_0_[0][0] ),
        .I2(\rank_final_loop[0].final_do_index_reg_n_0_[0][1] ),
        .I3(\rank_final_loop[0].final_do_index_reg_n_0_[0][2] ),
        .I4(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [1]),
        .I5(\rank_final_loop[0].final_do_max[0][3]_i_2_n_0 ),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F2F22FF2FFF2F)) 
    \rank_final_loop[0].final_do_max[0][5]_i_8 
       (.I0(\rank_final_loop[0].final_do_max_reg[0]_11 [2]),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [0]),
        .I2(rd_data_offset_ranks_0[1]),
        .I3(\rank_final_loop[0].final_do_max_reg[0]_11 [1]),
        .I4(\rank_final_loop[0].final_do_max_reg[0]_11 [0]),
        .I5(rd_data_offset_ranks_0[0]),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \rank_final_loop[0].final_do_max[0][5]_i_9 
       (.I0(rd_data_offset_ranks_0[4]),
        .I1(\rank_final_loop[0].final_do_max_reg[0]_11 [4]),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 [1]),
        .I3(\rank_final_loop[0].final_do_max_reg[0]_11 [3]),
        .O(\rank_final_loop[0].final_do_max[0][5]_i_9_n_0 ));
  FDRE \rank_final_loop[0].final_do_max_reg[0][0] 
       (.C(CLK),
        .CE(\rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max[0][0]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_max_reg[0]_11 [0]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].final_do_max_reg[0][1] 
       (.C(CLK),
        .CE(\rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max[0][1]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_max_reg[0]_11 [1]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].final_do_max_reg[0][2] 
       (.C(CLK),
        .CE(\rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max[0][2]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_max_reg[0]_11 [2]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].final_do_max_reg[0][3] 
       (.C(CLK),
        .CE(\rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max[0][3]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_max_reg[0]_11 [3]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].final_do_max_reg[0][4] 
       (.C(CLK),
        .CE(\rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max[0][4]_i_1_n_0 ),
        .Q(\rank_final_loop[0].final_do_max_reg[0]_11 [4]),
        .R(dqs_found_prech_req_reg_0[0]));
  FDRE \rank_final_loop[0].final_do_max_reg[0][5] 
       (.C(CLK),
        .CE(\rank_final_loop[0].final_do_max[0][5]_i_1_n_0 ),
        .D(\rank_final_loop[0].final_do_max[0][5]_i_2_n_0 ),
        .Q(\rank_final_loop[0].final_do_max_reg[0]_11 [5]),
        .R(dqs_found_prech_req_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_byte_data_offset[0][10]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][10] ),
        .I1(\rd_byte_data_offset_reg[0][9]_0 [0]),
        .I2(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .I3(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .I4(\rd_byte_data_offset_reg[0][9]_0 [1]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F2FF)) 
    \rd_byte_data_offset[0][11]_i_1 
       (.I0(rank_done_r1),
        .I1(rd_data_offset_cal_done),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I3(\rd_byte_data_offset[0][11]_i_4_n_0 ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rd_byte_data_offset[0][11]_i_2 
       (.I0(\rd_byte_data_offset[0][11]_i_4_n_0 ),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(fine_adjust_reg_0),
        .I3(rd_data_offset_cal_done),
        .I4(\rd_byte_data_offset[0][11]_i_5_n_0 ),
        .O(\rd_byte_data_offset[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_byte_data_offset[0][11]_i_3 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][11] ),
        .I1(\rd_byte_data_offset_reg[0][9]_0 [1]),
        .I2(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .I3(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .I4(\rd_byte_data_offset_reg[0][9]_0 [0]),
        .I5(\rd_byte_data_offset_reg_n_0_[0][10] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'h0000000055575757)) 
    \rd_byte_data_offset[0][11]_i_4 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][10] ),
        .I1(\rd_byte_data_offset_reg[0][9]_0 [0]),
        .I2(\rd_byte_data_offset_reg[0][9]_0 [1]),
        .I3(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .I4(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .I5(\rd_byte_data_offset_reg_n_0_[0][11] ),
        .O(\rd_byte_data_offset[0][11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \rd_byte_data_offset[0][11]_i_5 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ),
        .I1(dqs_found_start_r),
        .I2(rank_done_r1),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .I4(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset[0][11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_byte_data_offset[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I1(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .O(\rd_byte_data_offset[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_byte_data_offset[0][2]_i_1 
       (.I0(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .I1(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I2(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .O(\rd_byte_data_offset[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_byte_data_offset[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .I1(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I2(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I3(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .O(p_1_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_byte_data_offset[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .I1(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .I2(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I3(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I4(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F2FF)) 
    \rd_byte_data_offset[0][5]_i_1 
       (.I0(rank_done_r1),
        .I1(rd_data_offset_cal_done),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ),
        .I3(\rd_byte_data_offset[0][5]_i_4_n_0 ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rd_byte_data_offset[0][5]_i_2 
       (.I0(\rd_byte_data_offset[0][5]_i_4_n_0 ),
        .I1(pi_dqs_found_all_bank),
        .I2(fine_adjust_reg_0),
        .I3(rd_data_offset_cal_done),
        .I4(\rd_byte_data_offset[0][11]_i_5_n_0 ),
        .O(rd_byte_data_offset));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_byte_data_offset[0][5]_i_3 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][5] ),
        .I1(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .I2(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .I3(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I4(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I5(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'h000000005555557F)) 
    \rd_byte_data_offset[0][5]_i_4 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .I1(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .I2(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .I3(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .I4(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .I5(\rd_byte_data_offset_reg_n_0_[0][5] ),
        .O(\rd_byte_data_offset[0][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_byte_data_offset[0][6]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_byte_data_offset[0][7]_i_1 
       (.I0(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .I1(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_byte_data_offset[0][8]_i_1 
       (.I0(\rd_byte_data_offset_reg[0][9]_0 [0]),
        .I1(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .I2(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_byte_data_offset[0][9]_i_1 
       (.I0(\rd_byte_data_offset_reg[0][9]_0 [1]),
        .I1(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .I2(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .I3(\rd_byte_data_offset_reg[0][9]_0 [0]),
        .O(p_1_in[3]));
  FDRE \rd_byte_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg_n_0_[0][0] ),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][10] 
       (.C(CLK),
        .CE(\rd_byte_data_offset[0][11]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(\rd_byte_data_offset_reg_n_0_[0][10] ),
        .R(\rd_byte_data_offset[0][11]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][11] 
       (.C(CLK),
        .CE(\rd_byte_data_offset[0][11]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(\rd_byte_data_offset_reg_n_0_[0][11] ),
        .R(\rd_byte_data_offset[0][11]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rd_byte_data_offset[0][1]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg_n_0_[0][1] ),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rd_byte_data_offset[0][2]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg[0][3]_0 [0]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_1_in__0[3]),
        .Q(\rd_byte_data_offset_reg[0][3]_0 [1]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_1_in__0[4]),
        .Q(\rd_byte_data_offset_reg_n_0_[0][4] ),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(p_1_in__0[5]),
        .Q(\rd_byte_data_offset_reg_n_0_[0][5] ),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][6] 
       (.C(CLK),
        .CE(\rd_byte_data_offset[0][11]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(\rd_byte_data_offset_reg_n_0_[0][6] ),
        .R(\rd_byte_data_offset[0][11]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][7] 
       (.C(CLK),
        .CE(\rd_byte_data_offset[0][11]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(\rd_byte_data_offset_reg_n_0_[0][7] ),
        .R(\rd_byte_data_offset[0][11]_i_1_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][8] 
       (.C(CLK),
        .CE(\rd_byte_data_offset[0][11]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(\rd_byte_data_offset_reg[0][9]_0 [0]),
        .S(\rd_byte_data_offset[0][11]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][9] 
       (.C(CLK),
        .CE(\rd_byte_data_offset[0][11]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(\rd_byte_data_offset_reg[0][9]_0 [1]),
        .R(\rd_byte_data_offset[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rnk_cnt_r[0]_i_1 
       (.I0(rd_data_offset_cal_done),
        .I1(pi_dqs_found_rank_done),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rnk_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \rnk_cnt_r[1]_i_1 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(rd_data_offset_cal_done),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rnk_cnt_r[1]_i_1_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(dqs_found_prech_req_reg_0[1]));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(dqs_found_prech_req_reg_0[1]));
  LUT6 #(
    .INIT(64'hEEEAAAAA222AAAAA)) 
    rst_dqs_find_i_1
       (.I0(rst_dqs_find),
        .I1(rst_dqs_find_i_3_n_0),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(rst_dqs_find_i_4_n_0),
        .I4(rst_dqs_find_i_5_n_0),
        .I5(rst_dqs_find__0),
        .O(rst_dqs_find_i_1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    rst_dqs_find_i_10
       (.I0(fine_adj_state_r[0]),
        .I1(detect_pi_found_dqs),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(pi_dqs_found_all_bank),
        .I5(\pi_dqs_found_all_bank_reg[1]_0 ),
        .O(rst_dqs_find_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    rst_dqs_find_i_11
       (.I0(pi_dqs_found_all_bank),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(first_fail_detect_reg_n_0),
        .I3(detect_pi_found_dqs),
        .O(rst_dqs_find_i_11_n_0));
  LUT6 #(
    .INIT(64'h0C0C0C0C1D3F1D0C)) 
    rst_dqs_find_i_12
       (.I0(rst_dqs_find_i_15_n_0),
        .I1(fine_adj_state_r[2]),
        .I2(dqs_found_prech_req_i_3_n_0),
        .I3(fine_adj_state_r[0]),
        .I4(init_dqsfound_done_r5),
        .I5(rst_dqs_find_i_16_n_0),
        .O(rst_dqs_find_i_12_n_0));
  LUT6 #(
    .INIT(64'h8000000087708770)) 
    rst_dqs_find_i_13
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(rst_dqs_find_i_13_n_0));
  LUT6 #(
    .INIT(64'h000000000202FF02)) 
    rst_dqs_find_i_14
       (.I0(\dec_cnt[5]_i_13_n_0 ),
        .I1(\first_fail_taps[5]_i_2_n_0 ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .I5(\FSM_sequential_fine_adj_state_r[2]_i_6_n_0 ),
        .O(rst_dqs_find_i_14_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    rst_dqs_find_i_15
       (.I0(pi_dqs_found_any_bank),
        .I1(rst_dqs_find_r2),
        .O(rst_dqs_find_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rst_dqs_find_i_16
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080CFCC)) 
    rst_dqs_find_i_2
       (.I0(prech_done),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(init_dqsfound_done_r5),
        .I4(fine_adj_state_r[0]),
        .I5(rst_dqs_find_i_6_n_0),
        .O(rst_dqs_find));
  LUT6 #(
    .INIT(64'hBBBABBBABBBBBBBA)) 
    rst_dqs_find_i_3
       (.I0(rst_dqs_find_i_7_n_0),
        .I1(rst_dqs_find_i_8_n_0),
        .I2(first_fail_detect_reg_n_0),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(rst_dqs_find_i_9_n_0),
        .O(rst_dqs_find_i_3_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE0)) 
    rst_dqs_find_i_4
       (.I0(rst_dqs_find_i_10_n_0),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(rst_dqs_find_i_11_n_0),
        .I3(\FSM_sequential_fine_adj_state_r[2]_i_6_n_0 ),
        .I4(fine_adj_state_r[0]),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(rst_dqs_find_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000011111101)) 
    rst_dqs_find_i_5
       (.I0(fine_adjust_done_r),
        .I1(rst_dqs_find_i_12_n_0),
        .I2(p_1_in23_in),
        .I3(rst_dqs_find_i_7_n_0),
        .I4(rst_dqs_find_i_13_n_0),
        .I5(rst_dqs_find_i_14_n_0),
        .O(rst_dqs_find_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000750075757575)) 
    rst_dqs_find_i_6
       (.I0(dqs_found_prech_req_i_3_n_0),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ),
        .I4(\dec_cnt[5]_i_6_n_0 ),
        .I5(rst_dqs_find_i_11_n_0),
        .O(rst_dqs_find_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    rst_dqs_find_i_7
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[0]),
        .O(rst_dqs_find_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80008000800080)) 
    rst_dqs_find_i_8
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I2(pi_dqs_found_all_bank),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\dec_cnt[0]_i_7_n_0 ),
        .I5(\dec_cnt[5]_i_13_n_0 ),
        .O(rst_dqs_find_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    rst_dqs_find_i_9
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .O(rst_dqs_find_i_9_n_0));
  FDRE rst_dqs_find_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find__0),
        .Q(rst_dqs_find_r1),
        .R(1'b0));
  FDRE rst_dqs_find_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_r1),
        .Q(rst_dqs_find_r2),
        .R(1'b0));
  FDRE rst_dqs_find_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_i_1_n_0),
        .Q(rst_dqs_find__0),
        .R(dqs_found_prech_req_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \stable_pass_cnt[0]_i_1 
       (.I0(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I1(pi_dqs_found_all_bank),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .O(\stable_pass_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \stable_pass_cnt[1]_i_1 
       (.I0(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I1(pi_dqs_found_all_bank),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h08888000)) 
    \stable_pass_cnt[2]_i_1 
       (.I0(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I1(pi_dqs_found_all_bank),
        .I2(stable_pass_cnt_reg[1]),
        .I3(\stable_pass_cnt_reg_n_0_[0] ),
        .I4(stable_pass_cnt_reg[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \stable_pass_cnt[3]_i_1 
       (.I0(p_1_in23_in),
        .I1(\stable_pass_cnt_reg_n_0_[0] ),
        .I2(stable_pass_cnt_reg[1]),
        .I3(stable_pass_cnt_reg[2]),
        .I4(stable_pass_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \stable_pass_cnt[3]_i_2 
       (.I0(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I1(pi_dqs_found_all_bank),
        .O(p_1_in23_in));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \stable_pass_cnt[4]_i_1 
       (.I0(\dec_cnt[5]_i_10_n_0 ),
        .I1(stable_pass_cnt_reg[2]),
        .I2(stable_pass_cnt_reg[1]),
        .I3(\stable_pass_cnt_reg_n_0_[0] ),
        .I4(stable_pass_cnt_reg[3]),
        .I5(stable_pass_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \stable_pass_cnt[5]_i_1 
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .O(stable_pass_cnt));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h80880800)) 
    \stable_pass_cnt[5]_i_2 
       (.I0(\pi_dqs_found_all_bank_reg[1]_0 ),
        .I1(pi_dqs_found_all_bank),
        .I2(\stable_pass_cnt[5]_i_3_n_0 ),
        .I3(\stable_pass_cnt_reg_n_0_[0] ),
        .I4(stable_pass_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \stable_pass_cnt[5]_i_3 
       (.I0(stable_pass_cnt_reg[3]),
        .I1(stable_pass_cnt_reg[1]),
        .I2(stable_pass_cnt_reg[4]),
        .I3(stable_pass_cnt_reg[2]),
        .O(\stable_pass_cnt[5]_i_3_n_0 ));
  FDRE \stable_pass_cnt_reg[0] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[0]_i_1_n_0 ),
        .Q(\stable_pass_cnt_reg_n_0_[0] ),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[1] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__0[1]),
        .Q(stable_pass_cnt_reg[1]),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[2] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__0[2]),
        .Q(stable_pass_cnt_reg[2]),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[3] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__0[3]),
        .Q(stable_pass_cnt_reg[3]),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[4] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__0[4]),
        .Q(stable_pass_cnt_reg[4]),
        .R(\init_dec_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[5] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__0[5]),
        .Q(stable_pass_cnt_reg[5]),
        .R(\init_dec_cnt_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_init" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_init
   (prech_done,
    out,
    prech_req_posedge_r_reg_0,
    wrlvl_done_r1,
    prbs_rdlvl_done_pulse_reg_0,
    pi_calib_done,
    wl_sm_start,
    wrcal_rd_wait,
    wrcal_sanity_chk,
    detect_pi_found_dqs,
    calib_complete,
    calib_ctl_wren_reg_0,
    cnt_pwron_cke_done_r,
    pi_dqs_found_done_r1,
    calib_wrdata_en,
    \one_rank.stg1_wr_done_reg_0 ,
    wrlvl_final_if_rst,
    wr_lvl_start_reg_0,
    rdlvl_stg1_start_reg_0,
    phy_write_calib,
    phy_read_calib,
    rdlvl_stg1_done_r1_reg_0,
    \init_state_r_reg[5]_0 ,
    ddr3_lm_done_r,
    D0,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    \write_buffer.wr_buf_out_data_reg[59] ,
    \write_buffer.wr_buf_out_data_reg[61] ,
    \write_buffer.wr_buf_out_data_reg[62] ,
    \write_buffer.wr_buf_out_data_reg[60] ,
    \write_buffer.wr_buf_out_data_reg[56] ,
    \write_buffer.wr_buf_out_data_reg[58] ,
    \write_buffer.wr_buf_out_data_reg[63] ,
    \write_buffer.wr_buf_out_data_reg[57] ,
    E,
    calib_ctl_wren_reg_1,
    init_calib_complete_reg_rep__2,
    phy_cmd_wr_en,
    pi_dqs_found_start_reg_0,
    pi_dqs_found_start_reg_1,
    D,
    wrcal_sanity_chk_reg_0,
    phy_dout,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    mux_address,
    phy_data_wr_en,
    mux_reset_n,
    \cmd_pipe_plus.mc_address_reg[20]_0 ,
    \cmd_pipe_plus.mc_address_reg[17] ,
    D1,
    \cmd_pipe_plus.mc_address_reg[18] ,
    \cmd_pipe_plus.mc_address_reg[22] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    \cmd_pipe_plus.mc_cas_n_reg[1]_0 ,
    \cmd_pipe_plus.mc_address_reg[24] ,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_ras_n_reg[1] ,
    \cmd_pipe_plus.mc_bank_reg[4] ,
    \cmd_pipe_plus.mc_address_reg[21] ,
    \cmd_pipe_plus.mc_address_reg[16] ,
    \cmd_pipe_plus.mc_odt_reg[0] ,
    \cmd_pipe_plus.mc_address_reg[19] ,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \cmd_pipe_plus.mc_cke_reg[1]_0 ,
    wrcal_start_reg_0,
    mpr_rdlvl_start_reg_0,
    PHYCTLWD,
    \cmd_pipe_plus.mc_data_offset_1_reg[5] ,
    \write_buffer.wr_buf_out_data_reg[48] ,
    d_in,
    \cmd_pipe_plus.mc_address_reg[25] ,
    CLK,
    pi_phase_locked_all_r1_reg_0,
    prech_req_r_reg_0,
    wrlvl_done_r_reg_0,
    wrlvl_rank_done,
    prbs_rdlvl_done_pulse0,
    wrcal_resume_w,
    mpr_rdlvl_start_reg_1,
    rdlvl_stg1_done_r1_reg_1,
    rdlvl_last_byte_done,
    \init_state_r_reg[6]_0 ,
    \calib_seq_reg[0]_0 ,
    init_complete_r_timing_reg_0,
    pi_dqs_found_done_r1_reg_0,
    rdlvl_pi_incdec,
    \complex_wait_cnt_reg[3]_0 ,
    wrlvl_byte_redo,
    burst_addr_r_reg_0,
    \init_state_r[1]_i_5_0 ,
    \init_state_r[4]_i_11_0 ,
    complex_row0_rd_done_reg_0,
    \calib_zero_inputs_reg[1] ,
    wrcal_prech_req,
    \calib_data_offset_0_reg[3]_0 ,
    init_dqsfound_done_r2,
    \calib_data_offset_0_reg[3]_1 ,
    \calib_data_offset_1_reg[3]_0 ,
    \calib_data_offset_1_reg[3]_1 ,
    \init_state_r[5]_i_4_0 ,
    Q,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ,
    rdlvl_prech_req,
    dqs_found_prech_req,
    rdlvl_stg1_rank_done,
    \init_state_r[5]_i_25_0 ,
    \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ,
    \init_state_r[3]_i_3_0 ,
    \init_state_r[0]_i_18_0 ,
    wrcal_final_chk_i_5_0,
    done_dqs_tap_inc,
    \init_state_r[0]_i_6_0 ,
    pi_dqs_found_rank_done,
    out_fifo,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    phy_control_i,
    out_fifo_3,
    out_fifo_4,
    \wr_ptr_timing_reg[0] ,
    wr_en_inferred__0_i_1_0,
    \pi_dqs_found_all_bank_reg[1] ,
    \calib_zero_inputs_reg[1]_0 ,
    tempmon_sel_pi_incdec,
    calib_sel1__1,
    cmd_delay_start0,
    \cal2_state_r[3]_i_5 ,
    out_fifo_5,
    phy_control_i_0,
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,
    mc_ras_n,
    mc_wrdata_en,
    mc_cas_n,
    mc_odt,
    mc_cke,
    out_fifo_6,
    out_fifo_7,
    out_fifo_8,
    out_fifo_9,
    out_fifo_10,
    out_fifo_11,
    out_fifo_12,
    out_fifo_13,
    out_fifo_14,
    out_fifo_15,
    \complex_address_reg[9]_0 ,
    \init_state_r1_reg[0]_0 ,
    \calib_data_offset_0_reg[5]_0 ,
    \calib_data_offset_0_reg[4]_0 ,
    \calib_data_offset_0_reg[1]_0 ,
    \calib_data_offset_0_reg[0]_0 ,
    \calib_data_offset_1_reg[5]_0 ,
    \calib_data_offset_1_reg[4]_0 ,
    \calib_data_offset_1_reg[1]_0 ,
    \calib_data_offset_1_reg[0]_0 ,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ,
    \cnt_pwron_r_reg[0]_0 ,
    phy_control_i_1,
    phy_control_i_2,
    phy_control_i_3,
    phy_control_i_4,
    phy_control_i_5,
    mc_cmd,
    phy_control_i_6,
    phy_control_i_7,
    phy_control_i_8,
    phy_control_i_9,
    phy_control_i_10,
    \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,
    out_fifo_16,
    mem_out_4,
    out_fifo_17);
  output prech_done;
  output out;
  output prech_req_posedge_r_reg_0;
  output wrlvl_done_r1;
  output prbs_rdlvl_done_pulse_reg_0;
  output pi_calib_done;
  output wl_sm_start;
  output wrcal_rd_wait;
  output wrcal_sanity_chk;
  output detect_pi_found_dqs;
  output calib_complete;
  output calib_ctl_wren_reg_0;
  output cnt_pwron_cke_done_r;
  output pi_dqs_found_done_r1;
  output calib_wrdata_en;
  output \one_rank.stg1_wr_done_reg_0 ;
  output wrlvl_final_if_rst;
  output wr_lvl_start_reg_0;
  output rdlvl_stg1_start_reg_0;
  output phy_write_calib;
  output phy_read_calib;
  output rdlvl_stg1_done_r1_reg_0;
  output \init_state_r_reg[5]_0 ;
  output ddr3_lm_done_r;
  output [3:0]D0;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  output [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  output [0:0]E;
  output calib_ctl_wren_reg_1;
  output init_calib_complete_reg_rep__2;
  output phy_cmd_wr_en;
  output pi_dqs_found_start_reg_0;
  output pi_dqs_found_start_reg_1;
  output [0:0]D;
  output wrcal_sanity_chk_reg_0;
  output [17:0]phy_dout;
  output [13:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [1:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [1:0]mux_address;
  output phy_data_wr_en;
  output mux_reset_n;
  output [3:0]\cmd_pipe_plus.mc_address_reg[20]_0 ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[17] ;
  output [3:0]D1;
  output [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [5:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  output [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output [1:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[16] ;
  output [7:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  output [3:0]\cmd_pipe_plus.mc_cke_reg[1]_0 ;
  output wrcal_start_reg_0;
  output mpr_rdlvl_start_reg_0;
  output [10:0]PHYCTLWD;
  output [5:0]\cmd_pipe_plus.mc_data_offset_1_reg[5] ;
  output [31:0]\write_buffer.wr_buf_out_data_reg[48] ;
  output [31:0]d_in;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input CLK;
  input pi_phase_locked_all_r1_reg_0;
  input prech_req_r_reg_0;
  input wrlvl_done_r_reg_0;
  input wrlvl_rank_done;
  input prbs_rdlvl_done_pulse0;
  input wrcal_resume_w;
  input mpr_rdlvl_start_reg_1;
  input rdlvl_stg1_done_r1_reg_1;
  input rdlvl_last_byte_done;
  input \init_state_r_reg[6]_0 ;
  input \calib_seq_reg[0]_0 ;
  input init_complete_r_timing_reg_0;
  input pi_dqs_found_done_r1_reg_0;
  input rdlvl_pi_incdec;
  input \complex_wait_cnt_reg[3]_0 ;
  input wrlvl_byte_redo;
  input burst_addr_r_reg_0;
  input \init_state_r[1]_i_5_0 ;
  input \init_state_r[4]_i_11_0 ;
  input complex_row0_rd_done_reg_0;
  input \calib_zero_inputs_reg[1] ;
  input wrcal_prech_req;
  input [1:0]\calib_data_offset_0_reg[3]_0 ;
  input init_dqsfound_done_r2;
  input [1:0]\calib_data_offset_0_reg[3]_1 ;
  input [1:0]\calib_data_offset_1_reg[3]_0 ;
  input [1:0]\calib_data_offset_1_reg[3]_1 ;
  input \init_state_r[5]_i_4_0 ;
  input [0:0]Q;
  input \gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ;
  input rdlvl_prech_req;
  input dqs_found_prech_req;
  input rdlvl_stg1_rank_done;
  input \init_state_r[5]_i_25_0 ;
  input \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ;
  input \init_state_r[3]_i_3_0 ;
  input \init_state_r[0]_i_18_0 ;
  input wrcal_final_chk_i_5_0;
  input done_dqs_tap_inc;
  input \init_state_r[0]_i_6_0 ;
  input pi_dqs_found_rank_done;
  input [63:0]out_fifo;
  input out_fifo_0;
  input [31:0]out_fifo_1;
  input out_fifo_2;
  input phy_control_i;
  input [31:0]out_fifo_3;
  input out_fifo_4;
  input \wr_ptr_timing_reg[0] ;
  input wr_en_inferred__0_i_1_0;
  input [0:0]\pi_dqs_found_all_bank_reg[1] ;
  input \calib_zero_inputs_reg[1]_0 ;
  input tempmon_sel_pi_incdec;
  input calib_sel1__1;
  input cmd_delay_start0;
  input \cal2_state_r[3]_i_5 ;
  input [22:0]out_fifo_5;
  input phy_control_i_0;
  input \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  input [0:0]mc_ras_n;
  input mc_wrdata_en;
  input [0:0]mc_cas_n;
  input [0:0]mc_odt;
  input [0:0]mc_cke;
  input [0:0]out_fifo_6;
  input out_fifo_7;
  input [3:0]out_fifo_8;
  input out_fifo_9;
  input [35:0]out_fifo_10;
  input out_fifo_11;
  input [5:0]out_fifo_12;
  input out_fifo_13;
  input [31:0]out_fifo_14;
  input out_fifo_15;
  input [0:0]\complex_address_reg[9]_0 ;
  input [0:0]\init_state_r1_reg[0]_0 ;
  input \calib_data_offset_0_reg[5]_0 ;
  input \calib_data_offset_0_reg[4]_0 ;
  input \calib_data_offset_0_reg[1]_0 ;
  input \calib_data_offset_0_reg[0]_0 ;
  input \calib_data_offset_1_reg[5]_0 ;
  input \calib_data_offset_1_reg[4]_0 ;
  input \calib_data_offset_1_reg[1]_0 ;
  input \calib_data_offset_1_reg[0]_0 ;
  input \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ;
  input [0:0]\cnt_pwron_r_reg[0]_0 ;
  input [1:0]phy_control_i_1;
  input phy_control_i_2;
  input phy_control_i_3;
  input phy_control_i_4;
  input phy_control_i_5;
  input [1:0]mc_cmd;
  input [1:0]phy_control_i_6;
  input phy_control_i_7;
  input phy_control_i_8;
  input phy_control_i_9;
  input phy_control_i_10;
  input \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  input out_fifo_16;
  input [3:0]mem_out_4;
  input out_fifo_17;

  wire CLK;
  wire [0:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_1_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_5_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_6_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_7_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_8_n_0 ;
  wire [0:0]E;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire [12:0]address_w;
  wire address_w175_out;
  wire \back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[0] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[1] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[2] ;
  wire [2:0]bank_w;
  wire burst_addr_r_i_1_n_0;
  wire burst_addr_r_i_2_n_0;
  wire burst_addr_r_reg_0;
  wire \cal2_state_r[3]_i_5 ;
  wire [1:1]calib_cke;
  wire [2:0]calib_cmd;
  wire \calib_cmd[0]_i_1_n_0 ;
  wire \calib_cmd[1]_i_1_n_0 ;
  wire \calib_cmd[1]_i_2_n_0 ;
  wire \calib_cmd[1]_i_3_n_0 ;
  wire \calib_cmd[1]_i_4_n_0 ;
  wire \calib_cmd[1]_i_5_n_0 ;
  wire \calib_cmd[2]_i_1_n_0 ;
  wire calib_complete;
  wire calib_ctl_wren_reg_0;
  wire calib_ctl_wren_reg_1;
  wire [5:0]calib_data_offset_0;
  wire \calib_data_offset_0[2]_i_1_n_0 ;
  wire \calib_data_offset_0[2]_i_2_n_0 ;
  wire \calib_data_offset_0[3]_i_1_n_0 ;
  wire \calib_data_offset_0[3]_i_2_n_0 ;
  wire \calib_data_offset_0[5]_i_1_n_0 ;
  wire \calib_data_offset_0_reg[0]_0 ;
  wire \calib_data_offset_0_reg[1]_0 ;
  wire [1:0]\calib_data_offset_0_reg[3]_0 ;
  wire [1:0]\calib_data_offset_0_reg[3]_1 ;
  wire \calib_data_offset_0_reg[4]_0 ;
  wire \calib_data_offset_0_reg[5]_0 ;
  wire [5:0]calib_data_offset_1;
  wire \calib_data_offset_1[2]_i_1_n_0 ;
  wire \calib_data_offset_1[3]_i_1_n_0 ;
  wire \calib_data_offset_1_reg[0]_0 ;
  wire \calib_data_offset_1_reg[1]_0 ;
  wire [1:0]\calib_data_offset_1_reg[3]_0 ;
  wire [1:0]\calib_data_offset_1_reg[3]_1 ;
  wire \calib_data_offset_1_reg[4]_0 ;
  wire \calib_data_offset_1_reg[5]_0 ;
  wire \calib_data_offset_2_reg_n_0_[3] ;
  wire [0:0]calib_odt;
  wire \calib_odt[0]_i_1_n_0 ;
  wire \calib_odt[0]_i_2_n_0 ;
  wire \calib_odt[0]_i_3_n_0 ;
  wire \calib_odt[0]_i_4_n_0 ;
  wire \calib_odt[0]_i_5_n_0 ;
  wire \calib_odt[0]_i_6_n_0 ;
  wire calib_sel1__1;
  wire \calib_seq[0]_i_1_n_0 ;
  wire \calib_seq[1]_i_1_n_0 ;
  wire \calib_seq_reg[0]_0 ;
  wire calib_wrdata_en;
  wire calib_wrdata_en_i_2_n_0;
  wire \calib_zero_inputs_reg[1] ;
  wire \calib_zero_inputs_reg[1]_0 ;
  wire clear;
  wire cmd_delay_start0;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[16] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[17] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[19] ;
  wire [1:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[20]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[21] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [5:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  wire [13:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[1]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_1_reg[5] ;
  wire [7:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire cnt_cmd_done_m7_r;
  wire cnt_cmd_done_m7_r_i_1_n_0;
  wire cnt_cmd_done_m7_r_i_2_n_0;
  wire cnt_cmd_done_r;
  wire cnt_cmd_done_r_i_1_n_0;
  wire \cnt_cmd_r[0]_i_1_n_0 ;
  wire \cnt_cmd_r[1]_i_1_n_0 ;
  wire \cnt_cmd_r[2]_i_1_n_0 ;
  wire \cnt_cmd_r[3]_i_1_n_0 ;
  wire \cnt_cmd_r[4]_i_1_n_0 ;
  wire \cnt_cmd_r[5]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_2_n_0 ;
  wire \cnt_cmd_r[6]_i_3_n_0 ;
  wire \cnt_cmd_r[6]_i_4_n_0 ;
  wire \cnt_cmd_r_reg_n_0_[0] ;
  wire \cnt_cmd_r_reg_n_0_[1] ;
  wire \cnt_cmd_r_reg_n_0_[2] ;
  wire \cnt_cmd_r_reg_n_0_[3] ;
  wire \cnt_cmd_r_reg_n_0_[4] ;
  wire \cnt_cmd_r_reg_n_0_[5] ;
  wire \cnt_cmd_r_reg_n_0_[6] ;
  wire cnt_dllk_zqinit_done_r;
  wire cnt_dllk_zqinit_done_r_i_1_n_0;
  wire \cnt_dllk_zqinit_r[7]_i_1_n_0 ;
  wire [7:0]cnt_dllk_zqinit_r_reg;
  wire cnt_init_af_done_r;
  wire cnt_init_af_done_r_i_1_n_0;
  wire [1:0]cnt_init_af_r;
  wire \cnt_init_af_r[0]_i_1_n_0 ;
  wire \cnt_init_af_r[1]_i_1_n_0 ;
  wire cnt_init_mr_done_r;
  wire cnt_init_mr_done_r_i_1_n_0;
  wire cnt_init_mr_done_r_i_2_n_0;
  wire [1:0]cnt_init_mr_r;
  wire cnt_init_mr_r1;
  wire \cnt_init_mr_r[0]_i_1_n_0 ;
  wire \cnt_init_mr_r[0]_i_2_n_0 ;
  wire \cnt_init_mr_r[0]_i_3_n_0 ;
  wire \cnt_init_mr_r[1]_i_1_n_0 ;
  wire \cnt_init_mr_r[1]_i_2_n_0 ;
  wire [9:0]cnt_pwron_ce_r_reg;
  wire cnt_pwron_cke_done_r;
  wire cnt_pwron_cke_done_r_i_1_n_0;
  wire cnt_pwron_cke_done_r_i_2_n_0;
  wire cnt_pwron_cke_done_r_i_3_n_0;
  wire \cnt_pwron_r[8]_i_2_n_0 ;
  wire [8:0]cnt_pwron_r_reg;
  wire [0:0]\cnt_pwron_r_reg[0]_0 ;
  wire cnt_pwron_reset_done_r;
  wire cnt_pwron_reset_done_r_i_1_n_0;
  wire cnt_pwron_reset_done_r_i_2_n_0;
  wire cnt_txpr_done_r;
  wire cnt_txpr_done_r_i_1_n_0;
  wire cnt_txpr_done_r_i_2_n_0;
  wire \cnt_txpr_r[7]_i_3_n_0 ;
  wire [7:0]cnt_txpr_r_reg;
  wire complex_address0;
  wire \complex_address[9]_i_2_n_0 ;
  wire [0:0]\complex_address_reg[9]_0 ;
  wire \complex_address_reg_n_0_[0] ;
  wire \complex_address_reg_n_0_[1] ;
  wire \complex_address_reg_n_0_[2] ;
  wire \complex_address_reg_n_0_[3] ;
  wire \complex_address_reg_n_0_[4] ;
  wire \complex_address_reg_n_0_[5] ;
  wire \complex_address_reg_n_0_[6] ;
  wire \complex_address_reg_n_0_[7] ;
  wire \complex_address_reg_n_0_[8] ;
  wire \complex_address_reg_n_0_[9] ;
  wire complex_byte_rd_done;
  wire complex_byte_rd_done_i_1_n_0;
  wire complex_byte_rd_done_i_2_n_0;
  wire \complex_num_reads[0]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_1_n_0 ;
  wire \complex_num_reads[2]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_3_n_0 ;
  wire \complex_num_reads[2]_i_4_n_0 ;
  wire \complex_num_reads[2]_i_5_n_0 ;
  wire \complex_num_reads[2]_i_6_n_0 ;
  wire \complex_num_reads[3]_i_1_n_0 ;
  wire \complex_num_reads[3]_i_2_n_0 ;
  wire \complex_num_reads[3]_i_3_n_0 ;
  wire \complex_num_reads[3]_i_4_n_0 ;
  wire \complex_num_reads[3]_i_5_n_0 ;
  wire \complex_num_reads[3]_i_6_n_0 ;
  wire \complex_num_reads[3]_i_7_n_0 ;
  wire [3:0]complex_num_reads_dec;
  wire \complex_num_reads_dec[0]_i_1_n_0 ;
  wire \complex_num_reads_dec[1]_i_1_n_0 ;
  wire \complex_num_reads_dec[2]_i_1_n_0 ;
  wire \complex_num_reads_dec[3]_i_1_n_0 ;
  wire \complex_num_reads_dec[3]_i_2_n_0 ;
  wire \complex_num_reads_dec[3]_i_3_n_0 ;
  wire \complex_num_reads_dec[3]_i_4_n_0 ;
  wire \complex_num_reads_reg_n_0_[0] ;
  wire \complex_num_reads_reg_n_0_[1] ;
  wire \complex_num_reads_reg_n_0_[2] ;
  wire \complex_num_reads_reg_n_0_[3] ;
  wire \complex_num_writes[0]_i_1_n_0 ;
  wire \complex_num_writes[0]_i_2_n_0 ;
  wire \complex_num_writes[0]_i_3_n_0 ;
  wire \complex_num_writes[0]_i_4_n_0 ;
  wire \complex_num_writes[0]_i_5_n_0 ;
  wire \complex_num_writes[1]_i_1_n_0 ;
  wire \complex_num_writes[1]_i_2_n_0 ;
  wire \complex_num_writes[1]_i_3_n_0 ;
  wire \complex_num_writes[1]_i_4_n_0 ;
  wire \complex_num_writes[2]_i_1_n_0 ;
  wire \complex_num_writes[2]_i_2_n_0 ;
  wire \complex_num_writes[2]_i_3_n_0 ;
  wire \complex_num_writes[2]_i_4_n_0 ;
  wire \complex_num_writes[2]_i_5_n_0 ;
  wire \complex_num_writes[2]_i_6_n_0 ;
  wire \complex_num_writes[2]_i_7_n_0 ;
  wire \complex_num_writes[2]_i_8_n_0 ;
  wire \complex_num_writes[3]_i_1_n_0 ;
  wire \complex_num_writes[3]_i_2_n_0 ;
  wire \complex_num_writes[3]_i_3_n_0 ;
  wire \complex_num_writes[3]_i_4_n_0 ;
  wire \complex_num_writes[4]_i_10_n_0 ;
  wire \complex_num_writes[4]_i_11_n_0 ;
  wire \complex_num_writes[4]_i_12_n_0 ;
  wire \complex_num_writes[4]_i_13_n_0 ;
  wire \complex_num_writes[4]_i_14_n_0 ;
  wire \complex_num_writes[4]_i_15_n_0 ;
  wire \complex_num_writes[4]_i_16_n_0 ;
  wire \complex_num_writes[4]_i_17_n_0 ;
  wire \complex_num_writes[4]_i_1_n_0 ;
  wire \complex_num_writes[4]_i_2_n_0 ;
  wire \complex_num_writes[4]_i_3_n_0 ;
  wire \complex_num_writes[4]_i_4_n_0 ;
  wire \complex_num_writes[4]_i_5_n_0 ;
  wire \complex_num_writes[4]_i_6_n_0 ;
  wire \complex_num_writes[4]_i_7_n_0 ;
  wire \complex_num_writes[4]_i_8_n_0 ;
  wire \complex_num_writes[4]_i_9_n_0 ;
  wire \complex_num_writes_dec[4]_i_2_n_0 ;
  wire \complex_num_writes_dec[4]_i_4_n_0 ;
  wire \complex_num_writes_dec[4]_i_5_n_0 ;
  wire [4:0]complex_num_writes_dec_reg;
  wire \complex_num_writes_reg_n_0_[0] ;
  wire \complex_num_writes_reg_n_0_[1] ;
  wire \complex_num_writes_reg_n_0_[2] ;
  wire \complex_num_writes_reg_n_0_[3] ;
  wire \complex_num_writes_reg_n_0_[4] ;
  wire complex_ocal_odt_ext;
  wire complex_ocal_odt_ext_i_1_n_0;
  wire complex_ocal_odt_ext_i_2_n_0;
  wire complex_ocal_odt_ext_i_3_n_0;
  wire complex_ocal_reset_rd_addr0;
  wire complex_ocal_reset_rd_addr_i_2_n_0;
  wire complex_ocal_reset_rd_addr_reg_n_0;
  wire complex_oclkdelay_calib_done_r1;
  wire complex_oclkdelay_calib_start_int;
  wire complex_oclkdelay_calib_start_int_i_1_n_0;
  wire complex_oclkdelay_calib_start_int_i_2_n_0;
  wire complex_oclkdelay_calib_start_r1;
  wire complex_odt_ext;
  wire complex_odt_ext_i_1_n_0;
  wire complex_row0_rd_done;
  wire complex_row0_rd_done1;
  wire complex_row0_rd_done_i_1_n_0;
  wire complex_row0_rd_done_reg_0;
  wire complex_row0_wr_done;
  wire complex_row0_wr_done0;
  wire [2:0]complex_row1_rd_cnt;
  wire \complex_row1_rd_cnt[0]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[1]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[2]_i_1_n_0 ;
  wire complex_row1_rd_done;
  wire complex_row1_rd_done_i_1_n_0;
  wire complex_row1_rd_done_i_2_n_0;
  wire complex_row1_rd_done_r1;
  wire complex_row1_wr_done;
  wire complex_row1_wr_done0;
  wire complex_row_cnt;
  wire complex_row_cnt_ocal;
  wire complex_row_cnt_ocal0;
  wire \complex_row_cnt_ocal[3]_i_4_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_5_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_6_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_7_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_8_n_0 ;
  wire [3:0]complex_row_cnt_ocal_reg;
  wire complex_sample_cnt_inc0;
  wire complex_sample_cnt_inc_i_2_n_0;
  wire complex_sample_cnt_inc_r1;
  wire complex_sample_cnt_inc_r2;
  wire complex_sample_cnt_inc_reg_n_0;
  wire \complex_wait_cnt[3]_i_1_n_0 ;
  wire \complex_wait_cnt[3]_i_3_n_0 ;
  wire [3:0]complex_wait_cnt_reg;
  wire \complex_wait_cnt_reg[3]_0 ;
  wire [31:0]d_in;
  wire ddr2_pre_flag_r;
  wire ddr2_pre_flag_r_i_1_n_0;
  wire ddr2_pre_flag_r_i_2_n_0;
  wire ddr2_pre_flag_r_reg_n_0;
  wire ddr2_refresh_flag_r;
  wire ddr2_refresh_flag_r_i_1_n_0;
  wire ddr2_refresh_flag_r_i_2_n_0;
  wire ddr3_lm_done_r;
  wire ddr3_lm_done_r_i_1_n_0;
  wire ddr3_lm_done_r_i_2_n_0;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire detect_pi_found_dqs;
  wire detect_pi_found_dqs0;
  wire done_dqs_tap_inc;
  wire [1:0]dqs_asrt_cnt;
  wire \dqs_asrt_cnt[0]_i_1_n_0 ;
  wire \dqs_asrt_cnt[1]_i_1_n_0 ;
  wire dqs_found_prech_req;
  wire \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ;
  wire \en_cnt_div2.wrlvl_odt_i_1_n_0 ;
  wire \en_cnt_div2.wrlvl_odt_i_2_n_0 ;
  wire [4:0]enable_wrlvl_cnt;
  wire enable_wrlvl_cnt0;
  wire first_rdlvl_pat_r;
  wire first_rdlvl_pat_r_i_1_n_0;
  wire first_wrcal_pat_r;
  wire first_wrcal_pat_r_i_1_n_0;
  wire first_wrcal_pat_r_i_2_n_0;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ;
  wire \gen_rnk[0].mr1_r_reg_n_0_[0][1] ;
  wire init_calib_complete_reg_rep__2;
  wire init_complete_r1;
  (* RTL_KEEP = "true" *) wire init_complete_r1_timing;
  wire init_complete_r2;
  wire init_complete_r_i_1_n_0;
  wire init_complete_r_reg_n_0;
  (* RTL_KEEP = "true" *) wire init_complete_r_timing;
  wire init_complete_r_timing_i_1_n_0;
  wire init_complete_r_timing_reg_0;
  wire init_dqsfound_done_r2;
  wire init_next_state196_out;
  wire [6:6]init_state_r;
  wire [6:0]init_state_r1;
  wire [0:0]\init_state_r1_reg[0]_0 ;
  wire \init_state_r[0]_i_10_n_0 ;
  wire \init_state_r[0]_i_11_n_0 ;
  wire \init_state_r[0]_i_12_n_0 ;
  wire \init_state_r[0]_i_13_n_0 ;
  wire \init_state_r[0]_i_14_n_0 ;
  wire \init_state_r[0]_i_15_n_0 ;
  wire \init_state_r[0]_i_16_n_0 ;
  wire \init_state_r[0]_i_17_n_0 ;
  wire \init_state_r[0]_i_18_0 ;
  wire \init_state_r[0]_i_18_n_0 ;
  wire \init_state_r[0]_i_19_n_0 ;
  wire \init_state_r[0]_i_1_n_0 ;
  wire \init_state_r[0]_i_20_n_0 ;
  wire \init_state_r[0]_i_21_n_0 ;
  wire \init_state_r[0]_i_22_n_0 ;
  wire \init_state_r[0]_i_23_n_0 ;
  wire \init_state_r[0]_i_25_n_0 ;
  wire \init_state_r[0]_i_26_n_0 ;
  wire \init_state_r[0]_i_27_n_0 ;
  wire \init_state_r[0]_i_28_n_0 ;
  wire \init_state_r[0]_i_29_n_0 ;
  wire \init_state_r[0]_i_2_n_0 ;
  wire \init_state_r[0]_i_30_n_0 ;
  wire \init_state_r[0]_i_31_n_0 ;
  wire \init_state_r[0]_i_3_n_0 ;
  wire \init_state_r[0]_i_4_n_0 ;
  wire \init_state_r[0]_i_5_n_0 ;
  wire \init_state_r[0]_i_6_0 ;
  wire \init_state_r[0]_i_6_n_0 ;
  wire \init_state_r[0]_i_7_n_0 ;
  wire \init_state_r[0]_i_8_n_0 ;
  wire \init_state_r[0]_i_9_n_0 ;
  wire \init_state_r[1]_i_10_n_0 ;
  wire \init_state_r[1]_i_11_n_0 ;
  wire \init_state_r[1]_i_12_n_0 ;
  wire \init_state_r[1]_i_13_n_0 ;
  wire \init_state_r[1]_i_14_n_0 ;
  wire \init_state_r[1]_i_15_n_0 ;
  wire \init_state_r[1]_i_16_n_0 ;
  wire \init_state_r[1]_i_17_n_0 ;
  wire \init_state_r[1]_i_18_n_0 ;
  wire \init_state_r[1]_i_19_n_0 ;
  wire \init_state_r[1]_i_1_n_0 ;
  wire \init_state_r[1]_i_20_n_0 ;
  wire \init_state_r[1]_i_21_n_0 ;
  wire \init_state_r[1]_i_22_n_0 ;
  wire \init_state_r[1]_i_24_n_0 ;
  wire \init_state_r[1]_i_25_n_0 ;
  wire \init_state_r[1]_i_26_n_0 ;
  wire \init_state_r[1]_i_27_n_0 ;
  wire \init_state_r[1]_i_28_n_0 ;
  wire \init_state_r[1]_i_2_n_0 ;
  wire \init_state_r[1]_i_30_n_0 ;
  wire \init_state_r[1]_i_31_n_0 ;
  wire \init_state_r[1]_i_32_n_0 ;
  wire \init_state_r[1]_i_33_n_0 ;
  wire \init_state_r[1]_i_3_n_0 ;
  wire \init_state_r[1]_i_4_n_0 ;
  wire \init_state_r[1]_i_5_0 ;
  wire \init_state_r[1]_i_5_n_0 ;
  wire \init_state_r[1]_i_6_n_0 ;
  wire \init_state_r[1]_i_7_n_0 ;
  wire \init_state_r[1]_i_8_n_0 ;
  wire \init_state_r[1]_i_9_n_0 ;
  wire \init_state_r[2]_i_10_n_0 ;
  wire \init_state_r[2]_i_11_n_0 ;
  wire \init_state_r[2]_i_12_n_0 ;
  wire \init_state_r[2]_i_13_n_0 ;
  wire \init_state_r[2]_i_14_n_0 ;
  wire \init_state_r[2]_i_15_n_0 ;
  wire \init_state_r[2]_i_16_n_0 ;
  wire \init_state_r[2]_i_17_n_0 ;
  wire \init_state_r[2]_i_18_n_0 ;
  wire \init_state_r[2]_i_19_n_0 ;
  wire \init_state_r[2]_i_1_n_0 ;
  wire \init_state_r[2]_i_20_n_0 ;
  wire \init_state_r[2]_i_21_n_0 ;
  wire \init_state_r[2]_i_22_n_0 ;
  wire \init_state_r[2]_i_23_n_0 ;
  wire \init_state_r[2]_i_24_n_0 ;
  wire \init_state_r[2]_i_25_n_0 ;
  wire \init_state_r[2]_i_26_n_0 ;
  wire \init_state_r[2]_i_27_n_0 ;
  wire \init_state_r[2]_i_28_n_0 ;
  wire \init_state_r[2]_i_29_n_0 ;
  wire \init_state_r[2]_i_2_n_0 ;
  wire \init_state_r[2]_i_30_n_0 ;
  wire \init_state_r[2]_i_31_n_0 ;
  wire \init_state_r[2]_i_32_n_0 ;
  wire \init_state_r[2]_i_3_n_0 ;
  wire \init_state_r[2]_i_4_n_0 ;
  wire \init_state_r[2]_i_5_n_0 ;
  wire \init_state_r[2]_i_6_n_0 ;
  wire \init_state_r[2]_i_7_n_0 ;
  wire \init_state_r[2]_i_8_n_0 ;
  wire \init_state_r[2]_i_9_n_0 ;
  wire \init_state_r[3]_i_10_n_0 ;
  wire \init_state_r[3]_i_11_n_0 ;
  wire \init_state_r[3]_i_12_n_0 ;
  wire \init_state_r[3]_i_13_n_0 ;
  wire \init_state_r[3]_i_14_n_0 ;
  wire \init_state_r[3]_i_15_n_0 ;
  wire \init_state_r[3]_i_16_n_0 ;
  wire \init_state_r[3]_i_17_n_0 ;
  wire \init_state_r[3]_i_19_n_0 ;
  wire \init_state_r[3]_i_1_n_0 ;
  wire \init_state_r[3]_i_20_n_0 ;
  wire \init_state_r[3]_i_22_n_0 ;
  wire \init_state_r[3]_i_23_n_0 ;
  wire \init_state_r[3]_i_2_n_0 ;
  wire \init_state_r[3]_i_3_0 ;
  wire \init_state_r[3]_i_3_n_0 ;
  wire \init_state_r[3]_i_4_n_0 ;
  wire \init_state_r[3]_i_5_n_0 ;
  wire \init_state_r[3]_i_6_n_0 ;
  wire \init_state_r[3]_i_7_n_0 ;
  wire \init_state_r[3]_i_8_n_0 ;
  wire \init_state_r[3]_i_9_n_0 ;
  wire \init_state_r[4]_i_10_n_0 ;
  wire \init_state_r[4]_i_11_0 ;
  wire \init_state_r[4]_i_11_n_0 ;
  wire \init_state_r[4]_i_12_n_0 ;
  wire \init_state_r[4]_i_13_n_0 ;
  wire \init_state_r[4]_i_14_n_0 ;
  wire \init_state_r[4]_i_15_n_0 ;
  wire \init_state_r[4]_i_16_n_0 ;
  wire \init_state_r[4]_i_17_n_0 ;
  wire \init_state_r[4]_i_18_n_0 ;
  wire \init_state_r[4]_i_19_n_0 ;
  wire \init_state_r[4]_i_1_n_0 ;
  wire \init_state_r[4]_i_20_n_0 ;
  wire \init_state_r[4]_i_21_n_0 ;
  wire \init_state_r[4]_i_22_n_0 ;
  wire \init_state_r[4]_i_23_n_0 ;
  wire \init_state_r[4]_i_24_n_0 ;
  wire \init_state_r[4]_i_25_n_0 ;
  wire \init_state_r[4]_i_26_n_0 ;
  wire \init_state_r[4]_i_27_n_0 ;
  wire \init_state_r[4]_i_28_n_0 ;
  wire \init_state_r[4]_i_29_n_0 ;
  wire \init_state_r[4]_i_2_n_0 ;
  wire \init_state_r[4]_i_30_n_0 ;
  wire \init_state_r[4]_i_3_n_0 ;
  wire \init_state_r[4]_i_4_n_0 ;
  wire \init_state_r[4]_i_5_n_0 ;
  wire \init_state_r[4]_i_6_n_0 ;
  wire \init_state_r[4]_i_7_n_0 ;
  wire \init_state_r[4]_i_8_n_0 ;
  wire \init_state_r[4]_i_9_n_0 ;
  wire \init_state_r[5]_i_10_n_0 ;
  wire \init_state_r[5]_i_11_n_0 ;
  wire \init_state_r[5]_i_12_n_0 ;
  wire \init_state_r[5]_i_13_n_0 ;
  wire \init_state_r[5]_i_14_n_0 ;
  wire \init_state_r[5]_i_15_n_0 ;
  wire \init_state_r[5]_i_16_n_0 ;
  wire \init_state_r[5]_i_17_n_0 ;
  wire \init_state_r[5]_i_18_n_0 ;
  wire \init_state_r[5]_i_19_n_0 ;
  wire \init_state_r[5]_i_1_n_0 ;
  wire \init_state_r[5]_i_20_n_0 ;
  wire \init_state_r[5]_i_21_n_0 ;
  wire \init_state_r[5]_i_22_n_0 ;
  wire \init_state_r[5]_i_23_n_0 ;
  wire \init_state_r[5]_i_24_n_0 ;
  wire \init_state_r[5]_i_25_0 ;
  wire \init_state_r[5]_i_25_n_0 ;
  wire \init_state_r[5]_i_26_n_0 ;
  wire \init_state_r[5]_i_27_n_0 ;
  wire \init_state_r[5]_i_28_n_0 ;
  wire \init_state_r[5]_i_29_n_0 ;
  wire \init_state_r[5]_i_2_n_0 ;
  wire \init_state_r[5]_i_31_n_0 ;
  wire \init_state_r[5]_i_32_n_0 ;
  wire \init_state_r[5]_i_33_n_0 ;
  wire \init_state_r[5]_i_34_n_0 ;
  wire \init_state_r[5]_i_35_n_0 ;
  wire \init_state_r[5]_i_36_n_0 ;
  wire \init_state_r[5]_i_37_n_0 ;
  wire \init_state_r[5]_i_38_n_0 ;
  wire \init_state_r[5]_i_3_n_0 ;
  wire \init_state_r[5]_i_4_0 ;
  wire \init_state_r[5]_i_4_n_0 ;
  wire \init_state_r[5]_i_5_n_0 ;
  wire \init_state_r[5]_i_6_n_0 ;
  wire \init_state_r[5]_i_7_n_0 ;
  wire \init_state_r[5]_i_8_n_0 ;
  wire \init_state_r[5]_i_9_n_0 ;
  wire \init_state_r[6]_i_1_n_0 ;
  wire \init_state_r[6]_i_2_n_0 ;
  wire \init_state_r[6]_i_3_n_0 ;
  wire \init_state_r[6]_i_4_n_0 ;
  wire \init_state_r[6]_i_5_n_0 ;
  wire \init_state_r[6]_i_6_n_0 ;
  wire \init_state_r[6]_i_7_n_0 ;
  wire \init_state_r[6]_i_8_n_0 ;
  wire \init_state_r_reg[5]_0 ;
  wire \init_state_r_reg[6]_0 ;
  wire \init_state_r_reg_n_0_[0] ;
  wire \init_state_r_reg_n_0_[1] ;
  wire \init_state_r_reg_n_0_[2] ;
  wire \init_state_r_reg_n_0_[3] ;
  wire \init_state_r_reg_n_0_[4] ;
  wire \init_state_r_reg_n_0_[5] ;
  wire [0:0]mc_cas_n;
  wire [0:0]mc_cke;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [0:0]mc_ras_n;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire mem_init_done_r_i_1_n_0;
  wire mem_init_done_r_i_2_n_0;
  wire [3:0]mem_out_4;
  wire mpr_rdlvl_start_i_1_n_0;
  wire mpr_rdlvl_start_i_2_n_0;
  wire mpr_rdlvl_start_reg_0;
  wire mpr_rdlvl_start_reg_1;
  wire [1:0]mux_address;
  wire mux_reset_n;
  wire new_burst_r;
  wire new_burst_r_i_1_n_0;
  wire num_refresh0;
  wire \num_refresh[3]_i_1_n_0 ;
  wire \num_refresh[3]_i_4_n_0 ;
  wire \num_refresh[3]_i_5_n_0 ;
  wire \num_refresh[3]_i_6_n_0 ;
  wire \num_refresh[3]_i_7_n_0 ;
  wire \num_refresh[3]_i_8_n_0 ;
  wire [3:0]num_refresh_reg;
  wire \ocal_act_wait_cnt[3]_i_1_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_3_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_4_n_0 ;
  wire [3:0]ocal_act_wait_cnt_reg;
  wire [3:2]oclk_wr_cnt0__0;
  wire \oclk_wr_cnt[0]_i_1_n_0 ;
  wire \oclk_wr_cnt[1]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_2_n_0 ;
  wire \oclk_wr_cnt[3]_i_4_n_0 ;
  wire \oclk_wr_cnt[3]_i_5_n_0 ;
  wire [3:0]oclk_wr_cnt_reg;
  wire \odd_cwl.phy_cas_n[1]_i_1_n_0 ;
  wire \odd_cwl.phy_ras_n[1]_i_1_n_0 ;
  wire \odd_cwl.phy_ras_n[1]_i_2_n_0 ;
  wire \odd_cwl.phy_we_n[1]_i_1_n_0 ;
  wire \one_rank.stg1_wr_done_i_1_n_0 ;
  wire \one_rank.stg1_wr_done_reg_0 ;
  wire [63:0]out_fifo;
  wire out_fifo_0;
  wire [31:0]out_fifo_1;
  wire [35:0]out_fifo_10;
  wire out_fifo_11;
  wire [5:0]out_fifo_12;
  wire out_fifo_13;
  wire [31:0]out_fifo_14;
  wire out_fifo_15;
  wire out_fifo_16;
  wire out_fifo_17;
  wire out_fifo_2;
  wire [31:0]out_fifo_3;
  wire out_fifo_4;
  wire [22:0]out_fifo_5;
  wire [0:0]out_fifo_6;
  wire out_fifo_7;
  wire [3:0]out_fifo_8;
  wire out_fifo_9;
  wire [9:0]p_0_in__0;
  wire [8:0]p_0_in__0__0;
  wire [7:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [3:0]p_0_in__4;
  wire [3:0]p_0_in__5;
  wire [3:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [3:0]p_0_in__8;
  wire p_112_in;
  wire [3:3]p_15_in;
  wire [62:13]p_2_out;
  wire [0:0]p_3_out;
  wire [5:3]phy_bank;
  wire [1:1]phy_cas_n;
  wire phy_cmd_wr_en;
  wire phy_control_i;
  wire phy_control_i_0;
  wire [1:0]phy_control_i_1;
  wire phy_control_i_10;
  wire phy_control_i_2;
  wire phy_control_i_3;
  wire phy_control_i_4;
  wire phy_control_i_5;
  wire [1:0]phy_control_i_6;
  wire phy_control_i_7;
  wire phy_control_i_8;
  wire phy_control_i_9;
  wire [1:1]phy_cs_n;
  wire phy_data_wr_en;
  wire [17:0]phy_dout;
  wire [1:1]phy_ras_n;
  wire phy_read_calib;
  wire phy_reset_n;
  wire [1:1]phy_we_n;
  wire [63:12]phy_wrdata;
  wire phy_wrdata_en;
  wire phy_wrdata_en_r1;
  wire phy_wrdata_en_r10;
  wire phy_write_calib;
  wire pi_calib_done;
  wire pi_calib_done_r;
  wire pi_calib_done_r_i_1_n_0;
  wire pi_calib_rank_done_r;
  wire [0:0]\pi_dqs_found_all_bank_reg[1] ;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_done_r1_reg_0;
  wire pi_dqs_found_rank_done;
  wire pi_dqs_found_start_i_1_n_0;
  wire pi_dqs_found_start_reg_0;
  wire pi_dqs_found_start_reg_1;
  (* async_reg = "true" *) wire pi_phase_locked_all_r1;
  wire pi_phase_locked_all_r1_reg_0;
  (* async_reg = "true" *) wire pi_phase_locked_all_r2;
  (* async_reg = "true" *) wire pi_phase_locked_all_r3;
  (* async_reg = "true" *) wire pi_phase_locked_all_r4;
  wire prbs_rdlvl_done_pulse0;
  wire prbs_rdlvl_done_pulse_reg_0;
  wire prech_done;
  wire \prech_done_dly_r_reg[15]_srl16_n_0 ;
  wire prech_done_pre;
  wire prech_pending_r;
  wire prech_pending_r_i_1_n_0;
  wire prech_pending_r_i_2_n_0;
  wire prech_pending_r_i_3_n_0;
  wire prech_pending_r_i_4_n_0;
  wire prech_pending_r_i_5_n_0;
  wire prech_req;
  wire prech_req_posedge_r0;
  wire prech_req_posedge_r_reg_0;
  wire prech_req_r;
  wire prech_req_r_i_2_n_0;
  wire prech_req_r_reg_0;
  wire pwron_ce_r;
  wire pwron_ce_r_i_1_n_0;
  wire pwron_ce_r_i_2_n_0;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_r;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire [14:14]rdlvl_start_dly0_r;
  wire \rdlvl_start_dly0_r_reg[13]_srl14_n_0 ;
  wire rdlvl_start_pre;
  wire rdlvl_start_pre_i_1_n_0;
  wire rdlvl_stg1_done_r1_reg_0;
  wire rdlvl_stg1_done_r1_reg_1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_i_1_n_0;
  wire rdlvl_stg1_start_i_2_n_0;
  wire rdlvl_stg1_start_reg_0;
  wire read_calib_i_1_n_0;
  wire read_calib_i_2_n_0;
  wire read_calib_i_3_n_0;
  wire reg_ctrl_cnt_r;
  wire \reg_ctrl_cnt_r[3]_i_4_n_0 ;
  wire [3:0]reg_ctrl_cnt_r_reg;
  wire reset_rd_addr_r1;
  wire \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ;
  wire stg1_wr_done;
  wire \stg1_wr_rd_cnt[0]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[1]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[2]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[7]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_5_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_6_n_0 ;
  wire \stg1_wr_rd_cnt_reg_n_0_[0] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[1] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[2] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[3] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[4] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[5] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[6] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[7] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[8] ;
  wire tempmon_sel_pi_incdec;
  wire wl_sm_start;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_4_n_0 ;
  wire \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ;
  wire wr_en_inferred__0_i_1_0;
  wire wr_level_dqs_asrt;
  wire wr_level_dqs_asrt_i_1_n_0;
  wire wr_lvl_start_i_1_n_0;
  wire wr_lvl_start_reg_0;
  wire \wr_ptr_timing_reg[0] ;
  wire wr_victim_inc;
  wire wr_victim_inc0;
  wire wr_victim_inc_i_2_n_0;
  wire wrcal_final_chk;
  wire wrcal_final_chk_i_10_n_0;
  wire wrcal_final_chk_i_11_n_0;
  wire wrcal_final_chk_i_1_n_0;
  wire wrcal_final_chk_i_2_n_0;
  wire wrcal_final_chk_i_3_n_0;
  wire wrcal_final_chk_i_4_n_0;
  wire wrcal_final_chk_i_5_0;
  wire wrcal_final_chk_i_5_n_0;
  wire wrcal_final_chk_i_6_n_0;
  wire wrcal_final_chk_i_7_n_0;
  wire wrcal_final_chk_i_8_n_0;
  wire wrcal_final_chk_i_9_n_0;
  wire [1:0]wrcal_pat_cnt;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_rd_wait_i_1_n_0;
  wire wrcal_rd_wait_i_2_n_0;
  wire wrcal_reads;
  wire wrcal_reads02_out;
  wire \wrcal_reads[0]_i_1_n_0 ;
  wire \wrcal_reads[1]_i_1_n_0 ;
  wire \wrcal_reads[2]_i_1_n_0 ;
  wire \wrcal_reads[3]_i_1_n_0 ;
  wire \wrcal_reads[4]_i_1_n_0 ;
  wire \wrcal_reads[5]_i_1_n_0 ;
  wire \wrcal_reads[5]_i_2_n_0 ;
  wire \wrcal_reads[6]_i_1_n_0 ;
  wire \wrcal_reads[7]_i_2_n_0 ;
  wire \wrcal_reads[7]_i_3_n_0 ;
  wire \wrcal_reads[7]_i_4_n_0 ;
  wire \wrcal_reads[7]_i_5_n_0 ;
  wire \wrcal_reads[7]_i_7_n_0 ;
  wire \wrcal_reads_reg_n_0_[0] ;
  wire \wrcal_reads_reg_n_0_[1] ;
  wire \wrcal_reads_reg_n_0_[2] ;
  wire \wrcal_reads_reg_n_0_[3] ;
  wire \wrcal_reads_reg_n_0_[4] ;
  wire \wrcal_reads_reg_n_0_[5] ;
  wire \wrcal_reads_reg_n_0_[6] ;
  wire \wrcal_reads_reg_n_0_[7] ;
  wire wrcal_resume_r;
  wire wrcal_resume_w;
  wire wrcal_sanity_chk;
  wire wrcal_sanity_chk_reg_0;
  wire [5:5]wrcal_start_dly_r;
  wire \wrcal_start_dly_r_reg[4]_srl5_n_0 ;
  wire wrcal_start_i_1_n_0;
  wire wrcal_start_reg_0;
  wire [3:2]wrcal_wr_cnt0__0;
  wire \wrcal_wr_cnt[0]_i_1_n_0 ;
  wire \wrcal_wr_cnt[1]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_2_n_0 ;
  wire \wrcal_wr_cnt[3]_i_4_n_0 ;
  wire [3:0]wrcal_wr_cnt_reg;
  wire [1:0]wrdata_pat_cnt;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ;
  wire \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ;
  wire \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ;
  wire [31:0]\write_buffer.wr_buf_out_data_reg[48] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[56] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[57] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[58] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[59] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[60] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[61] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[62] ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[63] ;
  wire write_calib_i_1_n_0;
  wire wrlvl_active;
  wire wrlvl_active_i_1_n_0;
  wire wrlvl_active_r1;
  wire wrlvl_byte_redo;
  wire wrlvl_done_r;
  wire wrlvl_done_r1;
  wire wrlvl_done_r_reg_0;
  wire wrlvl_final_if_rst;
  wire wrlvl_final_if_rst_i_1_n_0;
  wire wrlvl_final_if_rst_i_2_n_0;
  wire wrlvl_final_if_rst_i_3_n_0;
  wire wrlvl_odt;
  wire wrlvl_odt_ctl;
  wire wrlvl_odt_ctl_i_1_n_0;
  wire wrlvl_odt_ctl_i_2_n_0;
  wire wrlvl_odt_ctl_i_3_n_0;
  wire wrlvl_rank_done;
  wire wrlvl_rank_done_r1;
  wire wrlvl_rank_done_r6_reg_srl5_n_0;
  wire wrlvl_rank_done_r7;

  assign out = init_complete_r1_timing;
  LUT6 #(
    .INIT(64'h0000EE0E00000000)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_1 
       (.I0(new_burst_r_i_1_n_0),
        .I1(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I3(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ),
        .I5(\DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_2 
       (.I0(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFBBFFBA)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_3 
       (.I0(cnt_init_mr_done_r_i_2_n_0),
        .I1(\wrcal_reads[7]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\DDR3_1rank.phy_int_cs_n[1]_i_5_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004500)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_4 
       (.I0(\num_refresh[3]_i_4_n_0 ),
        .I1(\DDR3_1rank.phy_int_cs_n[1]_i_6_n_0 ),
        .I2(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I3(\DDR3_1rank.phy_int_cs_n[1]_i_7_n_0 ),
        .I4(\num_refresh[3]_i_5_n_0 ),
        .I5(\num_refresh[3]_i_8_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_5 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_6 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F070F070F07)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(complex_row1_rd_done_i_2_n_0),
        .I3(\init_state_r[5]_i_2_n_0 ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\DDR3_1rank.phy_int_cs_n[1]_i_8_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_8 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_8_n_0 ));
  FDSE \DDR3_1rank.phy_int_cs_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\DDR3_1rank.phy_int_cs_n[1]_i_1_n_0 ),
        .Q(phy_cs_n),
        .S(\calib_seq_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    \back_to_back_reads_2_1.num_reads[0]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000099980000)) 
    \back_to_back_reads_2_1.num_reads[1]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E1E00000)) 
    \back_to_back_reads_2_1.num_reads[2]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \back_to_back_reads_2_1.num_reads[2]_i_2 
       (.I0(\init_state_r[6]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \back_to_back_reads_2_1.num_reads[2]_i_3 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ));
  FDRE \back_to_back_reads_2_1.num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000AB)) 
    burst_addr_r_i_1
       (.I0(burst_addr_r_i_2_n_0),
        .I1(p_15_in),
        .I2(new_burst_r_i_1_n_0),
        .I3(burst_addr_r_reg_0),
        .I4(\complex_wait_cnt_reg[3]_0 ),
        .O(burst_addr_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h1100001100001131)) 
    burst_addr_r_i_2
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r[3]_i_6_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(burst_addr_r_i_2_n_0));
  FDRE burst_addr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(burst_addr_r_i_1_n_0),
        .Q(p_15_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cal2_state_r[3]_i_10 
       (.I0(wrcal_sanity_chk),
        .I1(\cal2_state_r[3]_i_5 ),
        .O(wrcal_sanity_chk_reg_0));
  FDRE \calib_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r),
        .Q(calib_cke),
        .R(init_complete_r_timing_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \calib_cmd[0]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(new_burst_r_i_1_n_0),
        .O(\calib_cmd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \calib_cmd[1]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(\calib_cmd[1]_i_2_n_0 ),
        .O(\calib_cmd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44445554FFFFFFFF)) 
    \calib_cmd[1]_i_2 
       (.I0(\calib_cmd[1]_i_3_n_0 ),
        .I1(rdlvl_pi_incdec),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\calib_cmd[1]_i_4_n_0 ),
        .I4(rdlvl_stg1_start_i_2_n_0),
        .I5(new_burst_r),
        .O(\calib_cmd[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    \calib_cmd[1]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I4(\calib_cmd[1]_i_5_n_0 ),
        .I5(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .O(\calib_cmd[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \calib_cmd[1]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\calib_cmd[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0014000000000000)) 
    \calib_cmd[1]_i_5 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[6]_i_6_n_0 ),
        .O(\calib_cmd[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_cmd[2]_i_1 
       (.I0(new_burst_r_i_1_n_0),
        .I1(wr_level_dqs_asrt),
        .O(\calib_cmd[2]_i_1_n_0 ));
  FDRE \calib_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[0]_i_1_n_0 ),
        .Q(calib_cmd[0]),
        .R(1'b0));
  FDRE \calib_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[1]_i_1_n_0 ),
        .Q(calib_cmd[1]),
        .R(1'b0));
  FDRE \calib_cmd_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[2]_i_1_n_0 ),
        .Q(calib_cmd[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    calib_ctl_wren_i_1
       (.I0(cnt_pwron_cke_done_r),
        .I1(Q),
        .O(p_112_in));
  FDRE calib_ctl_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_112_in),
        .Q(calib_ctl_wren_reg_0),
        .R(\init_state_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_0[2]_i_1 
       (.I0(\calib_data_offset_0[2]_i_2_n_0 ),
        .I1(\calib_data_offset_0[5]_i_1_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(\calib_data_offset_0_reg[3]_0 [0]),
        .I4(init_dqsfound_done_r2),
        .I5(\calib_data_offset_0_reg[3]_1 [0]),
        .O(\calib_data_offset_0[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \calib_data_offset_0[2]_i_2 
       (.I0(phy_wrdata_en_r10),
        .I1(wr_level_dqs_asrt),
        .O(\calib_data_offset_0[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_0[3]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(\calib_data_offset_0[3]_i_2_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(\calib_data_offset_0_reg[3]_0 [1]),
        .I4(init_dqsfound_done_r2),
        .I5(\calib_data_offset_0_reg[3]_1 [1]),
        .O(\calib_data_offset_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \calib_data_offset_0[3]_i_2 
       (.I0(\calib_cmd[1]_i_2_n_0 ),
        .I1(pi_calib_done),
        .O(\calib_data_offset_0[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \calib_data_offset_0[5]_i_1 
       (.I0(pi_calib_done),
        .I1(\calib_cmd[1]_i_2_n_0 ),
        .I2(wr_level_dqs_asrt),
        .O(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[0]_0 ),
        .Q(calib_data_offset_0[0]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[1]_0 ),
        .Q(calib_data_offset_0[1]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0[2]_i_1_n_0 ),
        .Q(calib_data_offset_0[2]),
        .R(1'b0));
  FDRE \calib_data_offset_0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0[3]_i_1_n_0 ),
        .Q(calib_data_offset_0[3]),
        .R(1'b0));
  FDRE \calib_data_offset_0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[4]_0 ),
        .Q(calib_data_offset_0[4]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[5]_0 ),
        .Q(calib_data_offset_0[5]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_1[2]_i_1 
       (.I0(\calib_data_offset_0[2]_i_2_n_0 ),
        .I1(\calib_data_offset_0[5]_i_1_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(\calib_data_offset_1_reg[3]_0 [0]),
        .I4(init_dqsfound_done_r2),
        .I5(\calib_data_offset_1_reg[3]_1 [0]),
        .O(\calib_data_offset_1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_1[3]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(\calib_data_offset_0[3]_i_2_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(\calib_data_offset_1_reg[3]_0 [1]),
        .I4(init_dqsfound_done_r2),
        .I5(\calib_data_offset_1_reg[3]_1 [1]),
        .O(\calib_data_offset_1[3]_i_1_n_0 ));
  FDRE \calib_data_offset_1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_1_reg[0]_0 ),
        .Q(calib_data_offset_1[0]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_1_reg[1]_0 ),
        .Q(calib_data_offset_1[1]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_1[2]_i_1_n_0 ),
        .Q(calib_data_offset_1[2]),
        .R(1'b0));
  FDRE \calib_data_offset_1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_1[3]_i_1_n_0 ),
        .Q(calib_data_offset_1[3]),
        .R(1'b0));
  FDRE \calib_data_offset_1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_1_reg[4]_0 ),
        .Q(calib_data_offset_1[4]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_1_reg[5]_0 ),
        .Q(calib_data_offset_1[5]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_dqs_asrt),
        .Q(\calib_data_offset_2_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \calib_odt[0]_i_1 
       (.I0(\calib_odt[0]_i_2_n_0 ),
        .I1(\calib_odt[0]_i_3_n_0 ),
        .I2(\calib_odt[0]_i_4_n_0 ),
        .I3(\calib_odt[0]_i_5_n_0 ),
        .I4(\gen_rnk[0].mr1_r_reg_n_0_[0][1] ),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\calib_odt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \calib_odt[0]_i_2 
       (.I0(\complex_num_writes[0]_i_4_n_0 ),
        .I1(complex_ocal_odt_ext),
        .I2(complex_odt_ext),
        .I3(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I4(\init_state_r[2]_i_6_n_0 ),
        .I5(\cnt_init_mr_r[0]_i_3_n_0 ),
        .O(\calib_odt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFF00)) 
    \calib_odt[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\calib_odt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h08000100)) 
    \calib_odt[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\calib_odt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400000004040404)) 
    \calib_odt[0]_i_5 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[5]_i_2_n_0 ),
        .I3(wrlvl_odt),
        .I4(\calib_odt[0]_i_6_n_0 ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\calib_odt[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \calib_odt[0]_i_6 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\calib_odt[0]_i_6_n_0 ));
  FDRE \calib_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_odt[0]_i_1_n_0 ),
        .Q(calib_odt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \calib_seq[0]_i_1 
       (.I0(Q),
        .I1(cnt_pwron_cke_done_r),
        .I2(PHYCTLWD[9]),
        .O(\calib_seq[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \calib_seq[1]_i_1 
       (.I0(PHYCTLWD[9]),
        .I1(cnt_pwron_cke_done_r),
        .I2(Q),
        .I3(PHYCTLWD[10]),
        .O(\calib_seq[1]_i_1_n_0 ));
  FDRE \calib_seq_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_seq[0]_i_1_n_0 ),
        .Q(PHYCTLWD[9]),
        .R(\calib_seq_reg[0]_0 ));
  FDRE \calib_seq_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_seq[1]_i_1_n_0 ),
        .Q(PHYCTLWD[10]),
        .R(\calib_seq_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT1 #(
    .INIT(2'h1)) 
    calib_wrdata_en_i_1
       (.I0(calib_wrdata_en_i_2_n_0),
        .O(phy_wrdata_en));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h1)) 
    calib_wrdata_en_i_2
       (.I0(phy_wrdata_en_r1),
        .I1(phy_wrdata_en_r10),
        .O(calib_wrdata_en_i_2_n_0));
  FDRE calib_wrdata_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_wrdata_en),
        .Q(calib_wrdata_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCEECCEFCCEECCEE)) 
    \calib_zero_inputs[1]_i_1 
       (.I0(calib_complete),
        .I1(\calib_zero_inputs_reg[1] ),
        .I2(\calib_zero_inputs_reg[1]_0 ),
        .I3(tempmon_sel_pi_incdec),
        .I4(calib_sel1__1),
        .I5(cmd_delay_start0),
        .O(D));
  LUT5 #(
    .INIT(32'h00000020)) 
    cnt_cmd_done_m7_r_i_1
       (.I0(cnt_cmd_done_m7_r_i_2_n_0),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[6] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .I4(\cnt_cmd_r_reg_n_0_[0] ),
        .O(cnt_cmd_done_m7_r_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    cnt_cmd_done_m7_r_i_2
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[5] ),
        .I2(\cnt_cmd_r_reg_n_0_[3] ),
        .O(cnt_cmd_done_m7_r_i_2_n_0));
  FDRE cnt_cmd_done_m7_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_cmd_done_m7_r_i_1_n_0),
        .Q(cnt_cmd_done_m7_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    cnt_cmd_done_r_i_1
       (.I0(\cnt_cmd_r[6]_i_4_n_0 ),
        .I1(\cnt_cmd_r_reg_n_0_[6] ),
        .O(cnt_cmd_done_r_i_1_n_0));
  FDRE cnt_cmd_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_cmd_done_r_i_1_n_0),
        .Q(cnt_cmd_done_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_cmd_r[0]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_cmd_r[1]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_cmd_r[2]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_cmd_r[3]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[3] ),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_cmd_r[4]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[3] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .I4(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_cmd_r[5]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .I4(\cnt_cmd_r_reg_n_0_[3] ),
        .I5(\cnt_cmd_r_reg_n_0_[4] ),
        .O(\cnt_cmd_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_cmd_r[6]_i_1 
       (.I0(init_state_r),
        .I1(\cnt_cmd_r[6]_i_3_n_0 ),
        .O(\cnt_cmd_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_cmd_r[6]_i_2 
       (.I0(\cnt_cmd_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r[6]_i_4_n_0 ),
        .O(\cnt_cmd_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEF6AAED5FA357)) 
    \cnt_cmd_r[6]_i_3 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\cnt_cmd_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_cmd_r[6]_i_4 
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .I3(\cnt_cmd_r_reg_n_0_[3] ),
        .I4(\cnt_cmd_r_reg_n_0_[5] ),
        .I5(\cnt_cmd_r_reg_n_0_[4] ),
        .O(\cnt_cmd_r[6]_i_4_n_0 ));
  FDRE \cnt_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[0]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[0] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[1]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[1] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[2]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[2] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[3]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[3] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[4]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[4] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[5]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[5] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[6]_i_2_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[6] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    cnt_dllk_zqinit_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg[6]),
        .I2(mem_init_done_r_i_2_n_0),
        .I3(cnt_dllk_zqinit_r_reg[7]),
        .O(cnt_dllk_zqinit_done_r_i_1_n_0));
  FDRE cnt_dllk_zqinit_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_dllk_zqinit_done_r_i_1_n_0),
        .Q(cnt_dllk_zqinit_done_r),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_dllk_zqinit_r[0]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[1]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[1]),
        .I1(cnt_dllk_zqinit_r_reg[0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[2]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[2]),
        .I1(cnt_dllk_zqinit_r_reg[0]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_dllk_zqinit_r[3]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[3]),
        .I1(cnt_dllk_zqinit_r_reg[1]),
        .I2(cnt_dllk_zqinit_r_reg[0]),
        .I3(cnt_dllk_zqinit_r_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_dllk_zqinit_r[4]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[4]),
        .I1(cnt_dllk_zqinit_r_reg[2]),
        .I2(cnt_dllk_zqinit_r_reg[0]),
        .I3(cnt_dllk_zqinit_r_reg[1]),
        .I4(cnt_dllk_zqinit_r_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_dllk_zqinit_r[5]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[5]),
        .I1(cnt_dllk_zqinit_r_reg[3]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .I3(cnt_dllk_zqinit_r_reg[0]),
        .I4(cnt_dllk_zqinit_r_reg[2]),
        .I5(cnt_dllk_zqinit_r_reg[4]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[6]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[6]),
        .I1(mem_init_done_r_i_2_n_0),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \cnt_dllk_zqinit_r[7]_i_1 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(wrcal_rd_wait_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[7]_i_2 
       (.I0(cnt_dllk_zqinit_r_reg[7]),
        .I1(mem_init_done_r_i_2_n_0),
        .I2(cnt_dllk_zqinit_r_reg[6]),
        .O(p_0_in__3[7]));
  FDRE \cnt_dllk_zqinit_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(cnt_dllk_zqinit_r_reg[0]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(cnt_dllk_zqinit_r_reg[1]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(cnt_dllk_zqinit_r_reg[2]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(cnt_dllk_zqinit_r_reg[3]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(cnt_dllk_zqinit_r_reg[4]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(cnt_dllk_zqinit_r_reg[5]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[6]),
        .Q(cnt_dllk_zqinit_r_reg[6]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[7]),
        .Q(cnt_dllk_zqinit_r_reg[7]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    cnt_init_af_done_r_i_1
       (.I0(cnt_init_af_done_r),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[1]),
        .I3(cnt_init_af_r[0]),
        .I4(ddr2_pre_flag_r),
        .O(cnt_init_af_done_r_i_1_n_0));
  FDRE cnt_init_af_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_init_af_done_r_i_1_n_0),
        .Q(cnt_init_af_done_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \cnt_init_af_r[0]_i_1 
       (.I0(cnt_init_af_r[0]),
        .I1(cnt_init_mr_r1),
        .I2(ddr2_pre_flag_r),
        .O(\cnt_init_af_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \cnt_init_af_r[1]_i_1 
       (.I0(cnt_init_af_r[1]),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[0]),
        .I3(ddr2_pre_flag_r),
        .O(\cnt_init_af_r[1]_i_1_n_0 ));
  FDRE \cnt_init_af_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_af_r[0]_i_1_n_0 ),
        .Q(cnt_init_af_r[0]),
        .R(1'b0));
  FDRE \cnt_init_af_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_af_r[1]_i_1_n_0 ),
        .Q(cnt_init_af_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    cnt_init_mr_done_r_i_1
       (.I0(cnt_init_mr_done_r),
        .I1(cnt_init_mr_done_r_i_2_n_0),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r[1]),
        .I4(ddr2_pre_flag_r),
        .I5(cnt_init_mr_r1),
        .O(cnt_init_mr_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    cnt_init_mr_done_r_i_2
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(complex_oclkdelay_calib_start_int_i_2_n_0),
        .O(cnt_init_mr_done_r_i_2_n_0));
  FDRE cnt_init_mr_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_init_mr_done_r_i_1_n_0),
        .Q(cnt_init_mr_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAA9A8)) 
    \cnt_init_mr_r[0]_i_1 
       (.I0(cnt_init_mr_r[0]),
        .I1(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_init_mr_r[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .O(\cnt_init_mr_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_init_mr_r[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .O(\cnt_init_mr_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA6A0A)) 
    \cnt_init_mr_r[1]_i_1 
       (.I0(cnt_init_mr_r[1]),
        .I1(cnt_init_mr_r[0]),
        .I2(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cnt_init_mr_r[1]_i_2 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(\cnt_init_mr_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \cnt_init_mr_r[1]_i_3 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(prech_req_r_i_2_n_0),
        .I5(mem_init_done_r),
        .O(cnt_init_mr_r1));
  FDRE \cnt_init_mr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_mr_r[0]_i_1_n_0 ),
        .Q(cnt_init_mr_r[0]),
        .R(1'b0));
  FDRE \cnt_init_mr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_mr_r[1]_i_1_n_0 ),
        .Q(cnt_init_mr_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_ce_r[0]_i_1 
       (.I0(cnt_pwron_ce_r_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[1]_i_1 
       (.I0(cnt_pwron_ce_r_reg[1]),
        .I1(cnt_pwron_ce_r_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[2]_i_1 
       (.I0(cnt_pwron_ce_r_reg[2]),
        .I1(cnt_pwron_ce_r_reg[0]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[3]_i_1 
       (.I0(cnt_pwron_ce_r_reg[3]),
        .I1(cnt_pwron_ce_r_reg[1]),
        .I2(cnt_pwron_ce_r_reg[0]),
        .I3(cnt_pwron_ce_r_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[4]_i_1 
       (.I0(cnt_pwron_ce_r_reg[4]),
        .I1(cnt_pwron_ce_r_reg[2]),
        .I2(cnt_pwron_ce_r_reg[0]),
        .I3(cnt_pwron_ce_r_reg[1]),
        .I4(cnt_pwron_ce_r_reg[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_ce_r[5]_i_1 
       (.I0(cnt_pwron_ce_r_reg[5]),
        .I1(cnt_pwron_ce_r_reg[3]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .I3(cnt_pwron_ce_r_reg[0]),
        .I4(cnt_pwron_ce_r_reg[2]),
        .I5(cnt_pwron_ce_r_reg[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[6]_i_1 
       (.I0(cnt_pwron_ce_r_reg[6]),
        .I1(pwron_ce_r_i_2_n_0),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[7]_i_1 
       (.I0(cnt_pwron_ce_r_reg[7]),
        .I1(pwron_ce_r_i_2_n_0),
        .I2(cnt_pwron_ce_r_reg[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[8]_i_1 
       (.I0(cnt_pwron_ce_r_reg[8]),
        .I1(cnt_pwron_ce_r_reg[6]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[7]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[9]_i_1 
       (.I0(cnt_pwron_ce_r_reg[9]),
        .I1(cnt_pwron_ce_r_reg[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[6]),
        .I4(cnt_pwron_ce_r_reg[8]),
        .O(p_0_in__0[9]));
  FDRE \cnt_pwron_ce_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cnt_pwron_ce_r_reg[0]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cnt_pwron_ce_r_reg[1]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cnt_pwron_ce_r_reg[2]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cnt_pwron_ce_r_reg[3]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cnt_pwron_ce_r_reg[4]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(cnt_pwron_ce_r_reg[5]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(cnt_pwron_ce_r_reg[6]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(cnt_pwron_ce_r_reg[7]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(cnt_pwron_ce_r_reg[8]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_ce_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(cnt_pwron_ce_r_reg[9]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    cnt_pwron_cke_done_r_i_1
       (.I0(cnt_pwron_cke_done_r_i_2_n_0),
        .I1(cnt_pwron_cke_done_r_i_3_n_0),
        .I2(cnt_pwron_cke_done_r),
        .I3(Q),
        .I4(\complex_wait_cnt_reg[3]_0 ),
        .O(cnt_pwron_cke_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    cnt_pwron_cke_done_r_i_2
       (.I0(cnt_pwron_r_reg[1]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[2]),
        .I3(cnt_pwron_r_reg[5]),
        .I4(cnt_pwron_r_reg[3]),
        .O(cnt_pwron_cke_done_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    cnt_pwron_cke_done_r_i_3
       (.I0(cnt_pwron_r_reg[8]),
        .I1(cnt_pwron_r_reg[7]),
        .I2(cnt_pwron_r_reg[6]),
        .I3(cnt_pwron_r_reg[4]),
        .O(cnt_pwron_cke_done_r_i_3_n_0));
  FDRE cnt_pwron_cke_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r_i_1_n_0),
        .Q(cnt_pwron_cke_done_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_r[0]_i_1 
       (.I0(cnt_pwron_r_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[1]_i_1 
       (.I0(cnt_pwron_r_reg[1]),
        .I1(cnt_pwron_r_reg[0]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[2]_i_1 
       (.I0(cnt_pwron_r_reg[2]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[1]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[3]_i_1 
       (.I0(cnt_pwron_r_reg[3]),
        .I1(cnt_pwron_r_reg[1]),
        .I2(cnt_pwron_r_reg[0]),
        .I3(cnt_pwron_r_reg[2]),
        .O(p_0_in__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_r[4]_i_1 
       (.I0(cnt_pwron_r_reg[4]),
        .I1(cnt_pwron_r_reg[2]),
        .I2(cnt_pwron_r_reg[0]),
        .I3(cnt_pwron_r_reg[1]),
        .I4(cnt_pwron_r_reg[3]),
        .O(p_0_in__0__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_r[5]_i_1 
       (.I0(cnt_pwron_r_reg[5]),
        .I1(cnt_pwron_r_reg[3]),
        .I2(cnt_pwron_r_reg[1]),
        .I3(cnt_pwron_r_reg[0]),
        .I4(cnt_pwron_r_reg[2]),
        .I5(cnt_pwron_r_reg[4]),
        .O(p_0_in__0__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[6]_i_1 
       (.I0(cnt_pwron_r_reg[6]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[7]_i_1 
       (.I0(cnt_pwron_r_reg[7]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .I2(cnt_pwron_r_reg[6]),
        .O(p_0_in__0__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[8]_i_1 
       (.I0(cnt_pwron_r_reg[8]),
        .I1(cnt_pwron_r_reg[6]),
        .I2(\cnt_pwron_r[8]_i_2_n_0 ),
        .I3(cnt_pwron_r_reg[7]),
        .O(p_0_in__0__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_pwron_r[8]_i_2 
       (.I0(cnt_pwron_r_reg[5]),
        .I1(cnt_pwron_r_reg[3]),
        .I2(cnt_pwron_r_reg[1]),
        .I3(cnt_pwron_r_reg[0]),
        .I4(cnt_pwron_r_reg[2]),
        .I5(cnt_pwron_r_reg[4]),
        .O(\cnt_pwron_r[8]_i_2_n_0 ));
  FDRE \cnt_pwron_r_reg[0] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[0]),
        .Q(cnt_pwron_r_reg[0]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[1] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[1]),
        .Q(cnt_pwron_r_reg[1]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[2] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[2]),
        .Q(cnt_pwron_r_reg[2]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[3] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[3]),
        .Q(cnt_pwron_r_reg[3]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[4] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[4]),
        .Q(cnt_pwron_r_reg[4]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[5] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[5]),
        .Q(cnt_pwron_r_reg[5]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[6] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[6]),
        .Q(cnt_pwron_r_reg[6]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[7] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[7]),
        .Q(cnt_pwron_r_reg[7]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  FDRE \cnt_pwron_r_reg[8] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[8]),
        .Q(cnt_pwron_r_reg[8]),
        .R(\cnt_pwron_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    cnt_pwron_reset_done_r_i_1
       (.I0(cnt_pwron_cke_done_r_i_2_n_0),
        .I1(cnt_pwron_reset_done_r_i_2_n_0),
        .I2(cnt_pwron_reset_done_r),
        .I3(Q),
        .I4(\complex_wait_cnt_reg[3]_0 ),
        .O(cnt_pwron_reset_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cnt_pwron_reset_done_r_i_2
       (.I0(cnt_pwron_r_reg[8]),
        .I1(cnt_pwron_r_reg[7]),
        .I2(cnt_pwron_r_reg[6]),
        .I3(cnt_pwron_r_reg[4]),
        .O(cnt_pwron_reset_done_r_i_2_n_0));
  FDRE cnt_pwron_reset_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_reset_done_r_i_1_n_0),
        .Q(cnt_pwron_reset_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    cnt_txpr_done_r_i_1
       (.I0(cnt_txpr_done_r),
        .I1(cnt_txpr_done_r_i_2_n_0),
        .I2(cnt_txpr_r_reg[5]),
        .I3(cnt_txpr_r_reg[2]),
        .I4(cnt_txpr_r_reg[7]),
        .I5(cnt_txpr_r_reg[3]),
        .O(cnt_txpr_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    cnt_txpr_done_r_i_2
       (.I0(cnt_txpr_r_reg[1]),
        .I1(cnt_txpr_r_reg[0]),
        .I2(cnt_txpr_r_reg[4]),
        .I3(cnt_txpr_r_reg[6]),
        .O(cnt_txpr_done_r_i_2_n_0));
  FDRE cnt_txpr_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_txpr_done_r_i_1_n_0),
        .Q(cnt_txpr_done_r),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_txpr_r[0]_i_1 
       (.I0(cnt_txpr_r_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_txpr_r[1]_i_1 
       (.I0(cnt_txpr_r_reg[1]),
        .I1(cnt_txpr_r_reg[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_txpr_r[2]_i_1 
       (.I0(cnt_txpr_r_reg[2]),
        .I1(cnt_txpr_r_reg[0]),
        .I2(cnt_txpr_r_reg[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_txpr_r[3]_i_1 
       (.I0(cnt_txpr_r_reg[3]),
        .I1(cnt_txpr_r_reg[1]),
        .I2(cnt_txpr_r_reg[0]),
        .I3(cnt_txpr_r_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_txpr_r[4]_i_1 
       (.I0(cnt_txpr_r_reg[4]),
        .I1(cnt_txpr_r_reg[2]),
        .I2(cnt_txpr_r_reg[0]),
        .I3(cnt_txpr_r_reg[1]),
        .I4(cnt_txpr_r_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_txpr_r[5]_i_1 
       (.I0(cnt_txpr_r_reg[5]),
        .I1(cnt_txpr_r_reg[3]),
        .I2(cnt_txpr_r_reg[1]),
        .I3(cnt_txpr_r_reg[0]),
        .I4(cnt_txpr_r_reg[2]),
        .I5(cnt_txpr_r_reg[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_txpr_r[6]_i_1 
       (.I0(cnt_txpr_r_reg[6]),
        .I1(\cnt_txpr_r[7]_i_3_n_0 ),
        .O(p_0_in__1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_txpr_r[7]_i_1 
       (.I0(cnt_pwron_cke_done_r),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_txpr_r[7]_i_2 
       (.I0(cnt_txpr_r_reg[7]),
        .I1(\cnt_txpr_r[7]_i_3_n_0 ),
        .I2(cnt_txpr_r_reg[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_txpr_r[7]_i_3 
       (.I0(cnt_txpr_r_reg[5]),
        .I1(cnt_txpr_r_reg[3]),
        .I2(cnt_txpr_r_reg[1]),
        .I3(cnt_txpr_r_reg[0]),
        .I4(cnt_txpr_r_reg[2]),
        .I5(cnt_txpr_r_reg[4]),
        .O(\cnt_txpr_r[7]_i_3_n_0 ));
  FDRE \cnt_txpr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(cnt_txpr_r_reg[0]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(cnt_txpr_r_reg[1]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(cnt_txpr_r_reg[2]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(cnt_txpr_r_reg[3]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(cnt_txpr_r_reg[4]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(cnt_txpr_r_reg[5]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(cnt_txpr_r_reg[6]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(cnt_txpr_r_reg[7]),
        .R(clear));
  LUT6 #(
    .INIT(64'h00000000D0E00000)) 
    \complex_address[9]_i_1 
       (.I0(init_state_r1[2]),
        .I1(\complex_address[9]_i_2_n_0 ),
        .I2(\init_state_r[6]_i_6_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[2]_i_6_n_0 ),
        .O(complex_address0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \complex_address[9]_i_2 
       (.I0(init_state_r1[4]),
        .I1(init_state_r1[1]),
        .I2(init_state_r1[3]),
        .I3(init_state_r1[6]),
        .I4(init_state_r1[5]),
        .I5(init_state_r1[0]),
        .O(\complex_address[9]_i_2_n_0 ));
  FDRE \complex_address_reg[0] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .Q(\complex_address_reg_n_0_[0] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[1] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .Q(\complex_address_reg_n_0_[1] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[2] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .Q(\complex_address_reg_n_0_[2] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[3] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .Q(\complex_address_reg_n_0_[3] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[4] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .Q(\complex_address_reg_n_0_[4] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[5] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .Q(\complex_address_reg_n_0_[5] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[6] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .Q(\complex_address_reg_n_0_[6] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[7] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .Q(\complex_address_reg_n_0_[7] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[8] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .Q(\complex_address_reg_n_0_[8] ),
        .R(\complex_address_reg[9]_0 ));
  FDRE \complex_address_reg[9] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .Q(\complex_address_reg_n_0_[9] ),
        .R(\complex_address_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    complex_byte_rd_done_i_1
       (.I0(\complex_wait_cnt_reg[3]_0 ),
        .I1(prbs_rdlvl_done_pulse_reg_0),
        .I2(complex_byte_rd_done_i_2_n_0),
        .I3(complex_byte_rd_done),
        .I4(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(complex_byte_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    complex_byte_rd_done_i_2
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_cnt[0]),
        .I2(complex_row1_rd_cnt[2]),
        .I3(complex_row1_rd_done),
        .I4(complex_row1_rd_done_r1),
        .I5(rdlvl_stg1_done_r1_reg_1),
        .O(complex_byte_rd_done_i_2_n_0));
  FDRE complex_byte_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_byte_rd_done_i_1_n_0),
        .Q(complex_byte_rd_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBFBBFFBFFFBFFFB)) 
    \complex_num_reads[0]_i_1 
       (.I0(\complex_num_reads[3]_i_2_n_0 ),
        .I1(\complex_num_reads[3]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_writes[0]_i_3_n_0 ),
        .I5(\complex_num_reads[2]_i_4_n_0 ),
        .O(\complex_num_reads[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEF20000)) 
    \complex_num_reads[1]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads[3]_i_4_n_0 ),
        .I2(\complex_num_reads[3]_i_2_n_0 ),
        .I3(\complex_num_reads[1]_i_2_n_0 ),
        .I4(\complex_num_reads[3]_i_3_n_0 ),
        .O(\complex_num_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \complex_num_reads[1]_i_2 
       (.I0(\complex_num_reads[2]_i_4_n_0 ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_reads[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \complex_num_reads[2]_i_1 
       (.I0(\complex_num_reads[3]_i_3_n_0 ),
        .I1(\complex_num_reads[2]_i_2_n_0 ),
        .I2(\complex_num_reads[2]_i_3_n_0 ),
        .I3(\complex_num_reads[2]_i_4_n_0 ),
        .O(\complex_num_reads[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0D0FFFFF0E0F000)) 
    \complex_num_reads[2]_i_2 
       (.I0(\complex_num_reads[2]_i_5_n_0 ),
        .I1(\complex_num_writes[0]_i_3_n_0 ),
        .I2(\complex_num_reads[2]_i_4_n_0 ),
        .I3(\complex_num_writes[2]_i_8_n_0 ),
        .I4(\complex_num_reads[3]_i_4_n_0 ),
        .I5(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \complex_num_reads[2]_i_3 
       (.I0(\complex_num_writes[1]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_num_reads[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_num_reads[2]_i_4 
       (.I0(\complex_num_reads[2]_i_6_n_0 ),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[3]),
        .I3(complex_wait_cnt_reg[1]),
        .I4(complex_wait_cnt_reg[0]),
        .I5(complex_row0_rd_done),
        .O(\complex_num_reads[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_reads[2]_i_5 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \complex_num_reads[2]_i_6 
       (.I0(\init_state_r[6]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\complex_num_reads[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \complex_num_reads[3]_i_1 
       (.I0(\complex_num_reads[3]_i_2_n_0 ),
        .I1(\complex_num_reads[3]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[3] ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_reads[3]_i_5_n_0 ),
        .O(\complex_num_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000080)) 
    \complex_num_reads[3]_i_2 
       (.I0(\complex_num_reads[2]_i_4_n_0 ),
        .I1(\complex_num_writes[1]_i_4_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_reads[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444455555555555)) 
    \complex_num_reads[3]_i_3 
       (.I0(\complex_wait_cnt_reg[3]_0 ),
        .I1(\complex_num_writes[4]_i_8_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[2] ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .I5(\complex_num_reads[2]_i_4_n_0 ),
        .O(\complex_num_reads[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F7F0F0F0F0F0)) 
    \complex_num_reads[3]_i_4 
       (.I0(\complex_num_writes[4]_i_8_n_0 ),
        .I1(\complex_num_writes[4]_i_9_n_0 ),
        .I2(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I3(\complex_num_reads[2]_i_4_n_0 ),
        .I4(\complex_num_reads[3]_i_6_n_0 ),
        .I5(\complex_num_reads[3]_i_7_n_0 ),
        .O(\complex_num_reads[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8AA8A8A8A8A8A8A8)) 
    \complex_num_reads[3]_i_5 
       (.I0(\complex_num_reads[2]_i_4_n_0 ),
        .I1(\complex_num_writes[0]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[3] ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[0] ),
        .I5(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0155)) 
    \complex_num_reads[3]_i_6 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads_reg_n_0_[1] ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .I3(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFDFDFFF)) 
    \complex_num_reads[3]_i_7 
       (.I0(\complex_num_writes[4]_i_17_n_0 ),
        .I1(\complex_num_writes[4]_i_9_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[3] ),
        .I3(\complex_num_reads_reg_n_0_[2] ),
        .I4(\complex_num_reads_reg_n_0_[1] ),
        .I5(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_reads[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_reads_dec[0]_i_1 
       (.I0(complex_num_reads_dec[0]),
        .I1(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads_dec[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_reads_dec[1]_i_1 
       (.I0(complex_num_reads_dec[1]),
        .I1(complex_num_reads_dec[0]),
        .I2(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .O(\complex_num_reads_dec[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_reads_dec[2]_i_1 
       (.I0(complex_num_reads_dec[2]),
        .I1(complex_num_reads_dec[0]),
        .I2(complex_num_reads_dec[1]),
        .I3(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I4(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads_dec[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDD5)) 
    \complex_num_reads_dec[3]_i_1 
       (.I0(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(complex_num_reads_dec[0]),
        .I3(complex_num_reads_dec[1]),
        .I4(complex_num_reads_dec[3]),
        .I5(complex_num_reads_dec[2]),
        .O(\complex_num_reads_dec[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_reads_dec[3]_i_2 
       (.I0(complex_num_reads_dec[3]),
        .I1(complex_num_reads_dec[2]),
        .I2(complex_num_reads_dec[1]),
        .I3(complex_num_reads_dec[0]),
        .I4(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I5(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads_dec[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555551555555)) 
    \complex_num_reads_dec[3]_i_3 
       (.I0(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I1(\init_state_r[3]_i_15_n_0 ),
        .I2(complex_row0_rd_done),
        .I3(\init_state_r[6]_i_6_n_0 ),
        .I4(\init_state_r[1]_i_12_n_0 ),
        .I5(\init_state_r[2]_i_6_n_0 ),
        .O(\complex_num_reads_dec[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5000000030000000)) 
    \complex_num_reads_dec[3]_i_4 
       (.I0(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I1(\init_state_r[2]_i_6_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\complex_num_reads_dec[3]_i_4_n_0 ));
  FDSE \complex_num_reads_dec_reg[0] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[0]_i_1_n_0 ),
        .Q(complex_num_reads_dec[0]),
        .S(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_dec_reg[1] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[1]_i_1_n_0 ),
        .Q(complex_num_reads_dec[1]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_dec_reg[2] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[2]_i_1_n_0 ),
        .Q(complex_num_reads_dec[2]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_dec_reg[3] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[3]_i_2_n_0 ),
        .Q(complex_num_reads_dec[3]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[0]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[1]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[2]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[3]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5D5D5DFD7D7D5DFD)) 
    \complex_num_writes[0]_i_1 
       (.I0(\complex_num_writes[4]_i_2_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[0] ),
        .I2(\complex_num_writes[3]_i_2_n_0 ),
        .I3(\complex_num_writes[3]_i_4_n_0 ),
        .I4(\complex_num_writes[0]_i_2_n_0 ),
        .I5(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_writes[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_num_writes[0]_i_2 
       (.I0(\complex_num_writes[0]_i_4_n_0 ),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[3]),
        .I3(complex_wait_cnt_reg[1]),
        .I4(complex_wait_cnt_reg[0]),
        .I5(complex_row0_wr_done),
        .O(\complex_num_writes[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \complex_num_writes[0]_i_3 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\complex_num_writes[0]_i_5_n_0 ),
        .O(\complex_num_writes[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \complex_num_writes[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\complex_num_writes[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \complex_num_writes[0]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_num_writes[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h02FE020200000000)) 
    \complex_num_writes[1]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .I2(\complex_num_writes[1]_i_2_n_0 ),
        .I3(\complex_num_writes[1]_i_3_n_0 ),
        .I4(\complex_num_writes[4]_i_3_n_0 ),
        .I5(\complex_num_writes[2]_i_2_n_0 ),
        .O(\complex_num_writes[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000800000000)) 
    \complex_num_writes[1]_i_2 
       (.I0(\complex_num_writes[1]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\complex_num_writes[0]_i_2_n_0 ),
        .O(\complex_num_writes[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F9)) 
    \complex_num_writes[1]_i_3 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes_reg_n_0_[0] ),
        .I2(\complex_num_writes[0]_i_3_n_0 ),
        .I3(\complex_num_writes[2]_i_8_n_0 ),
        .I4(\complex_num_reads[2]_i_3_n_0 ),
        .I5(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \complex_num_writes[1]_i_4 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_num_writes[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888A8880)) 
    \complex_num_writes[2]_i_1 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[2]_i_3_n_0 ),
        .I2(\complex_num_writes[2]_i_4_n_0 ),
        .I3(\complex_num_writes[3]_i_2_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .I5(\complex_num_writes[2]_i_5_n_0 ),
        .O(\complex_num_writes[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888AAAAAAAAA)) 
    \complex_num_writes[2]_i_2 
       (.I0(complex_row0_rd_done_reg_0),
        .I1(\complex_num_writes[4]_i_8_n_0 ),
        .I2(\complex_num_writes[2]_i_6_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[4] ),
        .I4(\complex_num_writes_reg_n_0_[3] ),
        .I5(\complex_num_writes[0]_i_2_n_0 ),
        .O(\complex_num_writes[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A80AAAA)) 
    \complex_num_writes[2]_i_3 
       (.I0(\complex_num_writes[0]_i_2_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[1] ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .I4(\complex_num_writes[2]_i_7_n_0 ),
        .I5(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[2]_i_4 
       (.I0(\complex_num_writes[0]_i_2_n_0 ),
        .I1(\complex_num_writes[2]_i_8_n_0 ),
        .O(\complex_num_writes[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[2]_i_5 
       (.I0(\complex_num_writes[0]_i_2_n_0 ),
        .I1(\complex_num_reads[2]_i_3_n_0 ),
        .O(\complex_num_writes[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[2]_i_6 
       (.I0(\complex_num_writes_reg_n_0_[2] ),
        .I1(\complex_num_writes_reg_n_0_[1] ),
        .O(\complex_num_writes[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes[2]_i_7 
       (.I0(\complex_num_writes[2]_i_8_n_0 ),
        .I1(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_writes[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \complex_num_writes[2]_i_8 
       (.I0(\complex_num_writes[1]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_writes[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \complex_num_writes[3]_i_1 
       (.I0(\complex_num_writes[4]_i_2_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes[3]_i_2_n_0 ),
        .I3(\complex_num_writes[3]_i_3_n_0 ),
        .I4(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[3]_i_2 
       (.I0(\complex_num_writes[4]_i_6_n_0 ),
        .I1(\complex_num_writes[4]_i_5_n_0 ),
        .O(\complex_num_writes[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA28888888)) 
    \complex_num_writes[3]_i_3 
       (.I0(\complex_num_writes[0]_i_2_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[0] ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .I5(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_writes[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \complex_num_writes[3]_i_4 
       (.I0(complex_row0_wr_done),
        .I1(\init_state_r[2]_i_6_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\complex_num_writes[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008AA0800)) 
    \complex_num_writes[4]_i_1 
       (.I0(\complex_num_writes[4]_i_2_n_0 ),
        .I1(\complex_num_writes[4]_i_3_n_0 ),
        .I2(\complex_num_writes[4]_i_4_n_0 ),
        .I3(\complex_num_writes[4]_i_5_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00011111)) 
    \complex_num_writes[4]_i_10 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes_reg_n_0_[4] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[0] ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h000017FF)) 
    \complex_num_writes[4]_i_11 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes_reg_n_0_[2] ),
        .I2(\complex_num_writes[4]_i_17_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[3] ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \complex_num_writes[4]_i_12 
       (.I0(complex_wait_cnt_reg[2]),
        .I1(complex_wait_cnt_reg[3]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[0]),
        .O(\complex_num_writes[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \complex_num_writes[4]_i_13 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[4]_i_14 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\complex_num_writes[4]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \complex_num_writes[4]_i_15 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[4]_i_16 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFF0)) 
    \complex_num_writes[4]_i_17 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_writes[4]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \complex_num_writes[4]_i_2 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[1]_i_2_n_0 ),
        .O(\complex_num_writes[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[4]_i_3 
       (.I0(\complex_num_writes[0]_i_2_n_0 ),
        .I1(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080007FFF)) 
    \complex_num_writes[4]_i_4 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes_reg_n_0_[1] ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .I5(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAEEEEEAAAEAA)) 
    \complex_num_writes[4]_i_5 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_8_n_0 ),
        .I3(\complex_num_writes[4]_i_9_n_0 ),
        .I4(\complex_num_writes[4]_i_10_n_0 ),
        .I5(\complex_num_writes[4]_i_11_n_0 ),
        .O(\complex_num_writes[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \complex_num_writes[4]_i_6 
       (.I0(\complex_num_writes[4]_i_12_n_0 ),
        .I1(\complex_num_writes[4]_i_13_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(complex_row0_wr_done),
        .I5(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_writes[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \complex_num_writes[4]_i_7 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[3]_i_6_n_0 ),
        .O(\complex_num_writes[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0004555505055555)) 
    \complex_num_writes[4]_i_8 
       (.I0(\complex_num_writes[4]_i_14_n_0 ),
        .I1(\complex_num_writes[4]_i_15_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00EE00)) 
    \complex_num_writes[4]_i_9 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\complex_num_writes[4]_i_16_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\complex_num_writes[4]_i_14_n_0 ),
        .O(\complex_num_writes[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_writes_dec[0]_i_1 
       (.I0(complex_num_writes_dec_reg[0]),
        .I1(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .O(p_0_in__7[0]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_writes_dec[1]_i_1 
       (.I0(complex_num_writes_dec_reg[1]),
        .I1(complex_num_writes_dec_reg[0]),
        .I2(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_writes_dec[2]_i_1 
       (.I0(complex_num_writes_dec_reg[2]),
        .I1(complex_num_writes_dec_reg[0]),
        .I2(complex_num_writes_dec_reg[1]),
        .I3(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(p_0_in__7[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_writes_dec[3]_i_1 
       (.I0(complex_num_writes_dec_reg[3]),
        .I1(complex_num_writes_dec_reg[2]),
        .I2(complex_num_writes_dec_reg[1]),
        .I3(complex_num_writes_dec_reg[0]),
        .I4(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(p_0_in__7[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes_dec[4]_i_1 
       (.I0(prbs_rdlvl_done_pulse_reg_0),
        .I1(\complex_wait_cnt_reg[3]_0 ),
        .O(complex_row0_rd_done1));
  LUT6 #(
    .INIT(64'hFFFDFFFF55555555)) 
    \complex_num_writes_dec[4]_i_2 
       (.I0(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I1(complex_num_writes_dec_reg[4]),
        .I2(complex_num_writes_dec_reg[2]),
        .I3(complex_num_writes_dec_reg[3]),
        .I4(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I5(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\complex_num_writes_dec[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \complex_num_writes_dec[4]_i_3 
       (.I0(complex_num_writes_dec_reg[4]),
        .I1(complex_num_writes_dec_reg[2]),
        .I2(complex_num_writes_dec_reg[3]),
        .I3(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I4(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[4] ),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFDF)) 
    \complex_num_writes_dec[4]_i_4 
       (.I0(\init_state_r[3]_i_15_n_0 ),
        .I1(complex_row0_rd_done),
        .I2(\init_state_r[6]_i_6_n_0 ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r[2]_i_6_n_0 ),
        .I5(\complex_num_reads_dec[3]_i_4_n_0 ),
        .O(\complex_num_writes_dec[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes_dec[4]_i_5 
       (.I0(complex_num_writes_dec_reg[1]),
        .I1(complex_num_writes_dec_reg[0]),
        .O(\complex_num_writes_dec[4]_i_5_n_0 ));
  FDSE \complex_num_writes_dec_reg[0] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[0]),
        .Q(complex_num_writes_dec_reg[0]),
        .S(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[1] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[1]),
        .Q(complex_num_writes_dec_reg[1]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[2] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[2]),
        .Q(complex_num_writes_dec_reg[2]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[3] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[3]),
        .Q(complex_num_writes_dec_reg[3]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[4] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[4]),
        .Q(complex_num_writes_dec_reg[4]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[0]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[1]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[2]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[3]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[4]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
    complex_ocal_odt_ext_i_1
       (.I0(cnt_cmd_done_m7_r),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r[5]_i_2_n_0 ),
        .I4(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I5(complex_ocal_odt_ext_i_2_n_0),
        .O(complex_ocal_odt_ext_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1100FFF0)) 
    complex_ocal_odt_ext_i_2
       (.I0(complex_ocal_odt_ext_i_3_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(complex_ocal_odt_ext),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(complex_ocal_odt_ext_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    complex_ocal_odt_ext_i_3
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .O(complex_ocal_odt_ext_i_3_n_0));
  FDRE complex_ocal_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_odt_ext_i_1_n_0),
        .Q(complex_ocal_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    complex_ocal_reset_rd_addr_i_1
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(complex_wait_cnt_reg[0]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[3]),
        .I4(complex_wait_cnt_reg[2]),
        .I5(complex_ocal_reset_rd_addr_i_2_n_0),
        .O(complex_ocal_reset_rd_addr0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    complex_ocal_reset_rd_addr_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(complex_ocal_reset_rd_addr_i_2_n_0));
  FDRE complex_ocal_reset_rd_addr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr0),
        .Q(complex_ocal_reset_rd_addr_reg_n_0),
        .R(1'b0));
  FDRE complex_oclkdelay_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_done_r1_reg_1),
        .Q(complex_oclkdelay_calib_done_r1),
        .R(mpr_rdlvl_start_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    complex_oclkdelay_calib_start_int_i_1
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[2]_i_6_n_0 ),
        .I5(complex_oclkdelay_calib_start_int),
        .O(complex_oclkdelay_calib_start_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    complex_oclkdelay_calib_start_int_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(complex_oclkdelay_calib_start_int_i_2_n_0));
  FDRE complex_oclkdelay_calib_start_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int_i_1_n_0),
        .Q(complex_oclkdelay_calib_start_int),
        .R(prech_req_r_reg_0));
  FDRE complex_oclkdelay_calib_start_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int),
        .Q(complex_oclkdelay_calib_start_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550400)) 
    complex_odt_ext_i_1
       (.I0(\complex_wait_cnt_reg[3]_0 ),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(complex_sample_cnt_inc_i_2_n_0),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I4(complex_odt_ext),
        .I5(complex_row1_rd_done_i_2_n_0),
        .O(complex_odt_ext_i_1_n_0));
  FDRE complex_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_odt_ext_i_1_n_0),
        .Q(complex_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAA8000)) 
    complex_row0_rd_done_i_1
       (.I0(complex_row0_rd_done_reg_0),
        .I1(complex_row1_wr_done),
        .I2(complex_oclkdelay_calib_start_int),
        .I3(complex_row1_wr_done0),
        .I4(complex_row0_rd_done),
        .I5(complex_sample_cnt_inc_reg_n_0),
        .O(complex_row0_rd_done_i_1_n_0));
  FDRE complex_row0_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row0_rd_done_i_1_n_0),
        .Q(complex_row0_rd_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000A6)) 
    \complex_row1_rd_cnt[0]_i_1 
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_rd_done_r1),
        .I3(\complex_wait_cnt_reg[3]_0 ),
        .I4(prbs_rdlvl_done_pulse_reg_0),
        .O(\complex_row1_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009AAA)) 
    \complex_row1_rd_cnt[1]_i_1 
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(\complex_wait_cnt_reg[3]_0 ),
        .I5(prbs_rdlvl_done_pulse_reg_0),
        .O(\complex_row1_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \complex_row1_rd_cnt[2]_i_1 
       (.I0(complex_row1_rd_cnt[2]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[1]),
        .I4(complex_row1_rd_cnt[0]),
        .I5(complex_row0_rd_done1),
        .O(\complex_row1_rd_cnt[2]_i_1_n_0 ));
  FDRE \complex_row1_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[0]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[0]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[1]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[1]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[2]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000011110100)) 
    complex_row1_rd_done_i_1
       (.I0(\complex_wait_cnt_reg[3]_0 ),
        .I1(prbs_rdlvl_done_pulse_reg_0),
        .I2(\wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ),
        .I3(complex_row0_rd_done),
        .I4(complex_row1_rd_done),
        .I5(complex_row1_rd_done_i_2_n_0),
        .O(complex_row1_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    complex_row1_rd_done_i_2
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(init_state_r),
        .O(complex_row1_rd_done_i_2_n_0));
  FDRE complex_row1_rd_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row1_rd_done),
        .Q(complex_row1_rd_done_r1),
        .R(1'b0));
  FDRE complex_row1_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row1_rd_done_i_1_n_0),
        .Q(complex_row1_rd_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \complex_row_cnt_ocal[0]_i_1 
       (.I0(complex_row_cnt_ocal_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_row_cnt_ocal[1]_i_1 
       (.I0(complex_row_cnt_ocal_reg[1]),
        .I1(complex_row_cnt_ocal_reg[0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_row_cnt_ocal[2]_i_1 
       (.I0(complex_row_cnt_ocal_reg[2]),
        .I1(complex_row_cnt_ocal_reg[0]),
        .I2(complex_row_cnt_ocal_reg[1]),
        .O(p_0_in__4[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8FF)) 
    \complex_row_cnt_ocal[3]_i_1 
       (.I0(wr_victim_inc),
        .I1(\complex_row_cnt_ocal[3]_i_4_n_0 ),
        .I2(\calib_zero_inputs_reg[1] ),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(prbs_rdlvl_done_pulse_reg_0),
        .I5(complex_byte_rd_done),
        .O(complex_row_cnt_ocal0));
  LUT5 #(
    .INIT(32'hAAAAAA08)) 
    \complex_row_cnt_ocal[3]_i_2 
       (.I0(\complex_row_cnt_ocal[3]_i_5_n_0 ),
        .I1(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .I2(\complex_row_cnt_ocal[3]_i_7_n_0 ),
        .I3(complex_sample_cnt_inc_r2),
        .I4(wr_victim_inc),
        .O(complex_row_cnt_ocal));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_row_cnt_ocal[3]_i_3 
       (.I0(complex_row_cnt_ocal_reg[3]),
        .I1(complex_row_cnt_ocal_reg[1]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .I3(complex_row_cnt_ocal_reg[2]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_row_cnt_ocal[3]_i_4 
       (.I0(complex_row_cnt_ocal_reg[3]),
        .I1(complex_row_cnt_ocal_reg[1]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .I3(complex_row_cnt_ocal_reg[2]),
        .O(\complex_row_cnt_ocal[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \complex_row_cnt_ocal[3]_i_5 
       (.I0(rdlvl_stg1_done_r1_reg_1),
        .I1(complex_row_cnt_ocal_reg[2]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .I3(complex_row_cnt_ocal_reg[1]),
        .I4(complex_row_cnt_ocal_reg[3]),
        .O(\complex_row_cnt_ocal[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \complex_row_cnt_ocal[3]_i_6 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(wrcal_rd_wait_i_2_n_0),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\complex_row_cnt_ocal[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \complex_row_cnt_ocal[3]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\complex_row_cnt_ocal[3]_i_8_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\complex_row_cnt_ocal[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \complex_row_cnt_ocal[3]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_row_cnt_ocal[3]_i_8_n_0 ));
  FDRE \complex_row_cnt_ocal_reg[0] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[0]),
        .Q(complex_row_cnt_ocal_reg[0]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[1] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[1]),
        .Q(complex_row_cnt_ocal_reg[1]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[2] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[2]),
        .Q(complex_row_cnt_ocal_reg[2]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[3] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[3]),
        .Q(complex_row_cnt_ocal_reg[3]),
        .R(complex_row_cnt_ocal0));
  LUT2 #(
    .INIT(4'h2)) 
    complex_sample_cnt_inc_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .O(complex_sample_cnt_inc0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    complex_sample_cnt_inc_i_2
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(complex_sample_cnt_inc_i_2_n_0));
  FDRE complex_sample_cnt_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_reg_n_0),
        .Q(complex_sample_cnt_inc_r1),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_r1),
        .Q(complex_sample_cnt_inc_r2),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc0),
        .Q(complex_sample_cnt_inc_reg_n_0),
        .R(prech_req_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \complex_wait_cnt[0]_i_1 
       (.I0(complex_wait_cnt_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_wait_cnt[1]_i_1 
       (.I0(complex_wait_cnt_reg[1]),
        .I1(complex_wait_cnt_reg[0]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_wait_cnt[2]_i_1 
       (.I0(complex_wait_cnt_reg[2]),
        .I1(complex_wait_cnt_reg[1]),
        .I2(complex_wait_cnt_reg[0]),
        .O(p_0_in__6[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \complex_wait_cnt[3]_i_1 
       (.I0(\complex_wait_cnt[3]_i_3_n_0 ),
        .I1(complex_wait_cnt_reg[0]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[2]),
        .I4(complex_wait_cnt_reg[3]),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\complex_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_wait_cnt[3]_i_2 
       (.I0(complex_wait_cnt_reg[3]),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[0]),
        .O(p_0_in__6[3]));
  LUT6 #(
    .INIT(64'hFFFFA39FFFFFFFFF)) 
    \complex_wait_cnt[3]_i_3 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[3]_i_6_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\complex_wait_cnt[3]_i_3_n_0 ));
  FDRE \complex_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[0]),
        .Q(complex_wait_cnt_reg[0]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[1]),
        .Q(complex_wait_cnt_reg[1]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[2]),
        .Q(complex_wait_cnt_reg[2]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[3]),
        .Q(complex_wait_cnt_reg[3]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222222222222F20)) 
    ddr2_pre_flag_r_i_1
       (.I0(ddr2_pre_flag_r_reg_n_0),
        .I1(ddr2_pre_flag_r_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I5(\cnt_init_mr_r[0]_i_2_n_0 ),
        .O(ddr2_pre_flag_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ddr2_pre_flag_r_i_2
       (.I0(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_done_r),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(ddr2_pre_flag_r_i_2_n_0));
  FDRE ddr2_pre_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr2_pre_flag_r_i_1_n_0),
        .Q(ddr2_pre_flag_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF2A0000FFAAFFAA)) 
    ddr2_refresh_flag_r_i_1
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_done_r),
        .I2(ddr2_refresh_flag_r_i_2_n_0),
        .I3(cnt_init_mr_r1),
        .I4(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I5(\cnt_init_mr_r[1]_i_2_n_0 ),
        .O(ddr2_refresh_flag_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ddr2_refresh_flag_r_i_2
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .O(ddr2_refresh_flag_r_i_2_n_0));
  FDRE ddr2_refresh_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr2_refresh_flag_r_i_1_n_0),
        .Q(ddr2_refresh_flag_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    ddr3_lm_done_r_i_1
       (.I0(burst_addr_r_reg_0),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I5(ddr3_lm_done_r),
        .O(ddr3_lm_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ddr3_lm_done_r_i_2
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(ddr3_lm_done_r_i_2_n_0));
  FDRE ddr3_lm_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_lm_done_r_i_1_n_0),
        .Q(ddr3_lm_done_r),
        .R(\init_state_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(out_fifo_5[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(out_fifo_7),
        .I3(out_fifo_8[3]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[20]_0 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(out_fifo_5[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(out_fifo_7),
        .I3(out_fifo_8[2]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[20]_0 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(out_fifo_5[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(out_fifo_7),
        .I3(out_fifo_8[1]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[20]_0 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(out_fifo_5[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(out_fifo_7),
        .I3(out_fifo_8[0]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[20]_0 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10 
       (.I0(out_fifo_5[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[7]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11 
       (.I0(out_fifo_5[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[6]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12 
       (.I0(out_fifo_5[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[5]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13 
       (.I0(out_fifo_5[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[4]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[18] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(out_fifo_5[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[33]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(out_fifo_5[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[32]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(out_fifo_5[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[31]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(out_fifo_5[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[30]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[22] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18 
       (.I0(out_fifo_12[5]),
        .I1(out_fifo_7),
        .I2(phy_bank[5]),
        .I3(out_fifo_10[15]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19 
       (.I0(out_fifo_12[5]),
        .I1(out_fifo_7),
        .I2(phy_bank[5]),
        .I3(out_fifo_10[14]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(out_fifo_5[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[11]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[17] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20 
       (.I0(out_fifo_12[2]),
        .I1(out_fifo_7),
        .I2(phy_bank[5]),
        .I3(out_fifo_10[13]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21 
       (.I0(out_fifo_12[2]),
        .I1(out_fifo_7),
        .I2(phy_bank[5]),
        .I3(out_fifo_10[12]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22 
       (.I0(mc_cas_n),
        .I1(out_fifo_7),
        .I2(phy_cs_n),
        .I3(out_fifo_10[21]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23 
       (.I0(mc_cas_n),
        .I1(out_fifo_7),
        .I2(phy_cs_n),
        .I3(out_fifo_10[20]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26 
       (.I0(out_fifo_12[3]),
        .I1(out_fifo_7),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[19]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27 
       (.I0(out_fifo_12[3]),
        .I1(out_fifo_7),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[18]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28 
       (.I0(out_fifo_12[0]),
        .I1(out_fifo_7),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[17]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29 
       (.I0(out_fifo_12[0]),
        .I1(out_fifo_7),
        .I2(phy_bank[3]),
        .I3(out_fifo_10[16]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(out_fifo_5[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[10]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[17] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34 
       (.I0(mc_cas_n),
        .I1(out_fifo_7),
        .I2(phy_cas_n),
        .I3(out_fifo_10[23]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35 
       (.I0(mc_cas_n),
        .I1(out_fifo_7),
        .I2(phy_cas_n),
        .I3(out_fifo_10[22]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38 
       (.I0(out_fifo_5[21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_13),
        .I3(out_fifo_10[27]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[24] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39 
       (.I0(out_fifo_5[21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_13),
        .I3(out_fifo_10[26]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[24] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(out_fifo_5[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[9]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[17] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40 
       (.I0(out_fifo_5[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_13),
        .I3(out_fifo_10[25]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[24] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41 
       (.I0(out_fifo_5[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_13),
        .I3(out_fifo_10[24]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[24] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42 
       (.I0(out_fifo_6),
        .I1(out_fifo_13),
        .I2(phy_we_n),
        .I3(out_fifo_10[29]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43 
       (.I0(out_fifo_6),
        .I1(out_fifo_13),
        .I2(phy_we_n),
        .I3(out_fifo_10[28]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46 
       (.I0(mc_ras_n),
        .I1(out_fifo_13),
        .I2(phy_ras_n),
        .I3(out_fifo_10[35]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47 
       (.I0(mc_ras_n),
        .I1(out_fifo_13),
        .I2(phy_ras_n),
        .I3(out_fifo_10[34]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(out_fifo_5[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[8]),
        .I4(out_fifo_11),
        .O(\cmd_pipe_plus.mc_address_reg[17] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(out_fifo_5[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[3]),
        .I4(out_fifo_11),
        .O(D1[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(out_fifo_5[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[2]),
        .I4(out_fifo_11),
        .O(D1[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(out_fifo_5[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[1]),
        .I4(out_fifo_11),
        .O(D1[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(out_fifo_5[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(out_fifo_7),
        .I3(out_fifo_10[0]),
        .I4(out_fifo_11),
        .O(D1[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(out_fifo_5[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[11]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[16] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(out_fifo_5[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[10]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[16] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(out_fifo_5[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[9]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[16] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(out_fifo_5[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[8]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[16] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18 
       (.I0(mc_odt),
        .I1(out_fifo_13),
        .I2(calib_odt),
        .I3(out_fifo_14[19]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19 
       (.I0(mc_odt),
        .I1(out_fifo_13),
        .I2(calib_odt),
        .I3(out_fifo_14[18]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(out_fifo_12[4]),
        .I1(out_fifo_13),
        .I2(phy_bank[4]),
        .I3(out_fifo_14[3]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20 
       (.I0(mc_odt),
        .I1(out_fifo_13),
        .I2(calib_odt),
        .I3(out_fifo_14[17]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21 
       (.I0(mc_odt),
        .I1(out_fifo_13),
        .I2(calib_odt),
        .I3(out_fifo_14[16]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22 
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[15]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23 
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[14]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(out_fifo_5[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[13]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(out_fifo_5[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[12]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26 
       (.I0(out_fifo_5[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[23]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[19] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27 
       (.I0(out_fifo_5[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[22]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[19] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28 
       (.I0(out_fifo_5[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[21]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[19] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29 
       (.I0(out_fifo_5[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[20]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[19] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(out_fifo_12[4]),
        .I1(out_fifo_13),
        .I2(phy_bank[4]),
        .I3(out_fifo_14[2]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30 
       (.I0(out_fifo_5[20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[27]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[23] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31 
       (.I0(out_fifo_5[20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[26]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[23] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(out_fifo_5[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[25]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[23] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(out_fifo_5[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[24]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[23] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34 
       (.I0(mc_cke),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(out_fifo_14[31]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_cke_reg[1]_0 [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35 
       (.I0(mc_cke),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(out_fifo_14[30]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_cke_reg[1]_0 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36 
       (.I0(mc_cke),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(out_fifo_14[29]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_cke_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37 
       (.I0(mc_cke),
        .I1(out_fifo_0),
        .I2(calib_cke),
        .I3(out_fifo_14[28]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_cke_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(out_fifo_12[1]),
        .I1(out_fifo_13),
        .I2(phy_bank[4]),
        .I3(out_fifo_14[1]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(out_fifo_12[1]),
        .I1(out_fifo_13),
        .I2(phy_bank[4]),
        .I3(out_fifo_14[0]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(out_fifo_5[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[7]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[21] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(out_fifo_5[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[6]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[21] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(out_fifo_5[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[5]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[21] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(out_fifo_5[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(out_fifo_13),
        .I3(out_fifo_14[4]),
        .I4(out_fifo_15),
        .O(\cmd_pipe_plus.mc_address_reg[21] [0]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    detect_pi_found_dqs_i_1
       (.I0(\cnt_cmd_r[6]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r[5]_i_2_n_0 ),
        .I3(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I4(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I5(\cnt_cmd_r_reg_n_0_[6] ),
        .O(detect_pi_found_dqs0));
  FDRE detect_pi_found_dqs_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_pi_found_dqs0),
        .Q(detect_pi_found_dqs),
        .R(\init_state_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000E6E600E6)) 
    \dqs_asrt_cnt[0]_i_1 
       (.I0(dqs_asrt_cnt[0]),
        .I1(wr_level_dqs_asrt),
        .I2(dqs_asrt_cnt[1]),
        .I3(wrlvl_done_r),
        .I4(wrlvl_done_r1),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\dqs_asrt_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECEC00EC)) 
    \dqs_asrt_cnt[1]_i_1 
       (.I0(dqs_asrt_cnt[0]),
        .I1(dqs_asrt_cnt[1]),
        .I2(wr_level_dqs_asrt),
        .I3(wrlvl_done_r),
        .I4(wrlvl_done_r1),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\dqs_asrt_cnt[1]_i_1_n_0 ));
  FDRE \dqs_asrt_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_asrt_cnt[0]_i_1_n_0 ),
        .Q(dqs_asrt_cnt[0]),
        .R(1'b0));
  FDRE \dqs_asrt_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_asrt_cnt[1]_i_1_n_0 ),
        .Q(dqs_asrt_cnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \en_cnt_div2.enable_wrlvl_cnt[0]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h000000A6)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt0),
        .I2(enable_wrlvl_cnt[0]),
        .I3(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .I4(\complex_wait_cnt_reg[3]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_2 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[2]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[0]),
        .I4(enable_wrlvl_cnt[1]),
        .O(enable_wrlvl_cnt0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEE11EE10)) 
    \en_cnt_div2.enable_wrlvl_cnt[2]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C6C4)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_1 
       (.I0(\en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0 ),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[4]),
        .I4(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_2 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .O(\en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_2 
       (.I0(enable_wrlvl_cnt0),
        .I1(wrlvl_odt),
        .I2(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(complex_oclkdelay_calib_start_int_i_2_n_0),
        .O(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[0]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[1]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[2]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[3]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[4]),
        .R(\init_state_r_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \en_cnt_div2.wrlvl_odt_i_1 
       (.I0(\calib_zero_inputs_reg[1] ),
        .I1(\en_cnt_div2.wrlvl_odt_i_2_n_0 ),
        .I2(wrlvl_odt),
        .I3(wrlvl_odt_ctl),
        .O(\en_cnt_div2.wrlvl_odt_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \en_cnt_div2.wrlvl_odt_i_2 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[4]),
        .I3(enable_wrlvl_cnt[0]),
        .I4(enable_wrlvl_cnt[1]),
        .O(\en_cnt_div2.wrlvl_odt_i_2_n_0 ));
  FDRE \en_cnt_div2.wrlvl_odt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.wrlvl_odt_i_1_n_0 ),
        .Q(wrlvl_odt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    first_rdlvl_pat_r_i_1
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_rdlvl_pat_r),
        .I3(rdlvl_stg1_rank_done),
        .I4(\complex_wait_cnt_reg[3]_0 ),
        .O(first_rdlvl_pat_r_i_1_n_0));
  FDRE first_rdlvl_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(first_rdlvl_pat_r_i_1_n_0),
        .Q(first_rdlvl_pat_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFEEEE)) 
    first_wrcal_pat_r_i_1
       (.I0(first_wrcal_pat_r_i_2_n_0),
        .I1(\complex_wait_cnt_reg[3]_0 ),
        .I2(wrlvl_final_if_rst_i_3_n_0),
        .I3(calib_wrdata_en_i_2_n_0),
        .I4(first_wrcal_pat_r),
        .I5(wrcal_resume_w),
        .O(first_wrcal_pat_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    first_wrcal_pat_r_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\cnt_init_mr_r[0]_i_3_n_0 ),
        .O(first_wrcal_pat_r_i_2_n_0));
  FDRE first_wrcal_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(first_wrcal_pat_r_i_1_n_0),
        .Q(first_wrcal_pat_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ),
        .O(address_w[0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 
       (.I0(complex_row_cnt_ocal_reg[0]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF080C4C48080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\complex_address_reg_n_0_[0] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 
       (.I0(reg_ctrl_cnt_r),
        .I1(reg_ctrl_cnt_r_reg[0]),
        .I2(reg_ctrl_cnt_r_reg[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000800080C0F0008)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(address_w175_out));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000401000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r[6]_i_6_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(address_w[12]));
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ),
        .O(address_w[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 
       (.I0(complex_row_cnt_ocal_reg[1]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF080C4C48080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I2(\complex_address_reg_n_0_[1] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h55D5)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ),
        .I1(reg_ctrl_cnt_r),
        .I2(reg_ctrl_cnt_r_reg[1]),
        .I3(reg_ctrl_cnt_r_reg[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4545454445444544)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 
       (.I0(address_w175_out),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .O(address_w[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ),
        .I3(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF080C4C48080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\complex_address_reg_n_0_[2] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 
       (.I0(complex_row_cnt_ocal_reg[2]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 
       (.I0(address_w[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0020)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[2]),
        .I3(reg_ctrl_cnt_r_reg[3]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I1(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0D0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I3(reg_ctrl_cnt_r_reg[3]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ),
        .I5(reg_ctrl_cnt_r),
        .O(address_w[3]));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(complex_row_cnt_ocal_reg[3]),
        .I4(address_w[12]),
        .I5(p_15_in),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBFAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .I1(\complex_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 
       (.I0(reg_ctrl_cnt_r_reg[2]),
        .I1(reg_ctrl_cnt_r_reg[0]),
        .I2(reg_ctrl_cnt_r_reg[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFAFAFFFFFFFE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I1(read_calib_i_2_n_0),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(rdlvl_stg1_start_i_2_n_0),
        .I4(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I5(rdlvl_stg1_done_r1_reg_1),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3F700FF005500550)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(\complex_address_reg_n_0_[3] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .O(address_w[4]));
  LUT6 #(
    .INIT(64'hFC44CCCC44444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF0303CF87878787)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[4] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h4FF4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .O(address_w[5]));
  LUT6 #(
    .INIT(64'h0055FFFF807F807F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11F111F1FFFF11F1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4FFFF444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h807F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555555FFC0003FFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .O(address_w[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h07CFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC44CCCC44444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA828A8AAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 
       (.I0(\gen_rnk[0].mr1_r_reg_n_0_[0][1] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFFF4444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[5] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[4] ),
        .I5(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FF00FFF7)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(cnt_init_mr_r[0]),
        .I3(init_state_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFF6FFFFFFEFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A8AAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ),
        .O(address_w[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB00B0000FFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ),
        .I3(\complex_address_reg_n_0_[7] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000020)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 
       (.I0(rdlvl_stg1_done_r1_reg_1),
        .I1(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[2]_i_6_n_0 ),
        .I5(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 
       (.I0(rdlvl_stg1_done_r1_reg_1),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I2(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14 
       (.I0(\complex_address_reg_n_0_[6] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 
       (.I0(address_w175_out),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ),
        .I3(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A28000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(address_w[12]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h2000002A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFEFEFEFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4FF4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_14_n_0 ),
        .I3(\complex_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .O(address_w[8]));
  LUT6 #(
    .INIT(64'h74F4000074F4FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA880A8800880A88)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 
       (.I0(init_state_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 
       (.I0(cnt_init_mr_r[1]),
        .I1(cnt_init_mr_r[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7 
       (.I0(\complex_address_reg_n_0_[8] ),
        .I1(\complex_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .I5(\complex_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFF5F7FFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .O(address_w[9]));
  LUT6 #(
    .INIT(64'h4440444044400000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I4(\complex_row_cnt_ocal[3]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555755)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ),
        .I1(oclk_wr_cnt_reg[1]),
        .I2(oclk_wr_cnt_reg[0]),
        .I3(oclk_wr_cnt_reg[2]),
        .I4(oclk_wr_cnt_reg[3]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000055545555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ),
        .I1(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r[5]_i_2_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 
       (.I0(complex_row0_rd_done),
        .I1(init_state_r1[3]),
        .I2(wrlvl_odt_ctl_i_3_n_0),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(wr_victim_inc_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0 ),
        .I2(init_state_r1[0]),
        .I3(init_state_r1[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h05C5C5C5F5C5F5C5)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I4(rdlvl_stg1_done_r1_reg_1),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F4F4F0F0FFF0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(\init_state_r[6]_i_6_n_0 ),
        .I2(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ),
        .I3(\init_state_r[5]_i_9_n_0 ),
        .I4(\init_state_r[3]_i_6_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h4444444044444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 
       (.I0(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(wrcal_wr_cnt_reg[3]),
        .I3(wrcal_wr_cnt_reg[1]),
        .I4(wrcal_wr_cnt_reg[0]),
        .I5(wrcal_wr_cnt_reg[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23 
       (.I0(init_state_r1[5]),
        .I1(init_state_r1[6]),
        .I2(init_state_r1[3]),
        .I3(init_state_r1[1]),
        .I4(init_state_r1[4]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA808080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(pi_dqs_found_done_r1_reg_0),
        .I3(cnt_init_mr_r[0]),
        .I4(cnt_init_mr_r[1]),
        .I5(\init_state_r_reg[5]_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00001101)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h704040404F7F7F7F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(wrlvl_odt_ctl_i_3_n_0),
        .I2(init_state_r1[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 
       (.I0(\complex_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ),
        .I2(\complex_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[0]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w175_out),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[12]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[1]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[2]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[3]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[4]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[5]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[6]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[7]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[8]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[9]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E0EE)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_5_n_0 ),
        .O(bank_w[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000000F900)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_5 
       (.I0(cnt_init_mr_r[1]),
        .I1(cnt_init_mr_r[0]),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ),
        .O(bank_w[1]));
  LUT6 #(
    .INIT(64'hFFFF0FF00FFFFFFE)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_1 
       (.I0(reg_ctrl_cnt_r),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[3]),
        .I3(reg_ctrl_cnt_r_reg[2]),
        .O(bank_w[2]));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[0]),
        .Q(phy_bank[3]),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[1]),
        .Q(phy_bank[4]),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[2]),
        .Q(phy_bank[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_reset_obuf.u_reset_obuf_i_1 
       (.I0(phy_control_i_0),
        .I1(phy_reset_n),
        .O(mux_reset_n));
  FDRE \gen_rnk[0].mr1_r_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(\gen_rnk[0].mr1_r_reg_n_0_[0][1] ),
        .R(prech_req_r_reg_0));
  FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r2),
        .Q(calib_complete),
        .R(\init_state_r_reg[6]_0 ));
  FDRE init_complete_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_reg_n_0),
        .Q(init_complete_r1),
        .R(\init_state_r_reg[6]_0 ));
  (* KEEP = "yes" *) 
  FDRE init_complete_r1_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_timing),
        .Q(init_complete_r1_timing),
        .R(\init_state_r_reg[6]_0 ));
  FDRE init_complete_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r1),
        .Q(init_complete_r2),
        .R(\calib_seq_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    init_complete_r_i_1
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r[5]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(wrcal_rd_wait_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(init_complete_r_reg_n_0),
        .O(init_complete_r_i_1_n_0));
  FDRE init_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_i_1_n_0),
        .Q(init_complete_r_reg_n_0),
        .R(\calib_seq_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    init_complete_r_timing_i_1
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r[5]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(wrcal_rd_wait_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(init_complete_r_timing),
        .O(init_complete_r_timing_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE init_complete_r_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_timing_i_1_n_0),
        .Q(init_complete_r_timing),
        .R(init_complete_r_timing_reg_0));
  FDRE \init_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[0] ),
        .Q(init_state_r1[0]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[1] ),
        .Q(init_state_r1[1]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[2] ),
        .Q(init_state_r1[2]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[3] ),
        .Q(init_state_r1[3]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[4] ),
        .Q(init_state_r1[4]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[5] ),
        .Q(init_state_r1[5]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_state_r),
        .Q(init_state_r1[6]),
        .R(\init_state_r1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEFFFFFFFF)) 
    \init_state_r[0]_i_1 
       (.I0(\init_state_r[0]_i_2_n_0 ),
        .I1(\init_state_r[0]_i_3_n_0 ),
        .I2(\init_state_r[0]_i_4_n_0 ),
        .I3(\init_state_r[0]_i_5_n_0 ),
        .I4(\init_state_r[3]_i_6_n_0 ),
        .I5(\init_state_r[0]_i_6_n_0 ),
        .O(\init_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF040500FF0F0F)) 
    \init_state_r[0]_i_10 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(\init_state_r[0]_i_19_n_0 ),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABB)) 
    \init_state_r[0]_i_11 
       (.I0(\init_state_r[1]_i_9_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(wrcal_prech_req),
        .I3(cnt_cmd_done_r),
        .I4(burst_addr_r_reg_0),
        .I5(prech_req_posedge_r_reg_0),
        .O(\init_state_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5555515155005555)) 
    \init_state_r[0]_i_12 
       (.I0(\init_state_r[0]_i_21_n_0 ),
        .I1(pi_phase_locked_all_r3),
        .I2(pi_phase_locked_all_r4),
        .I3(\init_state_r[0]_i_22_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[0]_i_13 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \init_state_r[0]_i_14 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(oclk_wr_cnt_reg[3]),
        .I2(oclk_wr_cnt_reg[2]),
        .I3(oclk_wr_cnt_reg[0]),
        .I4(oclk_wr_cnt_reg[1]),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FF07FFFFFFFF)) 
    \init_state_r[0]_i_15 
       (.I0(ddr2_pre_flag_r_reg_n_0),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r[4]_i_24_n_0 ),
        .I5(\init_state_r[1]_i_12_n_0 ),
        .O(\init_state_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000202)) 
    \init_state_r[0]_i_16 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r[3]_i_3_0 ),
        .I4(\init_state_r[2]_i_23_n_0 ),
        .I5(\init_state_r[0]_i_23_n_0 ),
        .O(\init_state_r[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCF20C020CF2FCF2F)) 
    \init_state_r[0]_i_17 
       (.I0(\init_state_r[0]_i_6_0 ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r[0]_i_25_n_0 ),
        .I5(\init_state_r[0]_i_26_n_0 ),
        .O(\init_state_r[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFAEFF)) 
    \init_state_r[0]_i_18 
       (.I0(\init_state_r[0]_i_27_n_0 ),
        .I1(\init_state_r[0]_i_28_n_0 ),
        .I2(\init_state_r[0]_i_29_n_0 ),
        .I3(\init_state_r[2]_i_4_n_0 ),
        .I4(\init_state_r[0]_i_30_n_0 ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \init_state_r[0]_i_19 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(complex_wait_cnt_reg[0]),
        .I3(complex_wait_cnt_reg[1]),
        .I4(complex_wait_cnt_reg[2]),
        .I5(complex_wait_cnt_reg[3]),
        .O(\init_state_r[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h888C8C8C)) 
    \init_state_r[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .O(\init_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040004040404040)) 
    \init_state_r[0]_i_20 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r[3]_i_15_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(complex_row1_wr_done),
        .O(\init_state_r[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \init_state_r[0]_i_21 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(wrlvl_byte_redo),
        .I3(prech_req_posedge_r_reg_0),
        .I4(burst_addr_r_reg_0),
        .I5(wrcal_resume_r),
        .O(\init_state_r[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \init_state_r[0]_i_22 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[1] ),
        .O(\init_state_r[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000BAFFFFFFFF)) 
    \init_state_r[0]_i_23 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r[0]_i_31_n_0 ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[0]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \init_state_r[0]_i_25 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .O(\init_state_r[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \init_state_r[0]_i_26 
       (.I0(rdlvl_stg1_done_r1_reg_1),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(prech_req_posedge_r_reg_0),
        .I3(rdlvl_stg1_rank_done),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAABFBFAAAA)) 
    \init_state_r[0]_i_27 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r[1]_i_12_n_0 ),
        .I5(wrlvl_done_r1),
        .O(\init_state_r[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F5FCFC)) 
    \init_state_r[0]_i_28 
       (.I0(cnt_txpr_done_r),
        .I1(\init_state_r[5]_i_4_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAAAAAAAAAAAAA)) 
    \init_state_r[0]_i_29 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(wrlvl_rank_done_r7),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(cnt_dllk_zqinit_done_r),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0530FFFFF530)) 
    \init_state_r[0]_i_3 
       (.I0(\init_state_r[0]_i_7_n_0 ),
        .I1(\init_state_r[0]_i_8_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[0]_i_9_n_0 ),
        .I5(\init_state_r[0]_i_10_n_0 ),
        .O(\init_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AFFFCF00AFFF)) 
    \init_state_r[0]_i_30 
       (.I0(\init_state_r[0]_i_18_0 ),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(reset_rd_addr_r1),
        .O(\init_state_r[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \init_state_r[0]_i_31 
       (.I0(reg_ctrl_cnt_r_reg[0]),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[3]),
        .I3(reg_ctrl_cnt_r_reg[2]),
        .O(\init_state_r[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFAFFFAAAAAAAA)) 
    \init_state_r[0]_i_4 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(p_15_in),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[0]_i_11_n_0 ),
        .O(\init_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFDCDFCCCFDFDFCCC)) 
    \init_state_r[0]_i_5 
       (.I0(\init_state_r[0]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r[0]_i_13_n_0 ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[0]_i_14_n_0 ),
        .O(\init_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2220FFFFFFFF)) 
    \init_state_r[0]_i_6 
       (.I0(\init_state_r[0]_i_15_n_0 ),
        .I1(\init_state_r[0]_i_16_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r[0]_i_17_n_0 ),
        .I4(\init_state_r[5]_i_2_n_0 ),
        .I5(\init_state_r[0]_i_18_n_0 ),
        .O(\init_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000FF01FF01)) 
    \init_state_r[0]_i_7 
       (.I0(\init_state_r[1]_i_25_n_0 ),
        .I1(prech_req_posedge_r_reg_0),
        .I2(\init_state_r[0]_i_19_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(prbs_rdlvl_done_pulse0),
        .O(\init_state_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAE22222222)) 
    \init_state_r[0]_i_8 
       (.I0(\init_state_r[0]_i_20_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(rdlvl_stg1_done_r1_reg_1),
        .I5(\init_state_r[3]_i_15_n_0 ),
        .O(\init_state_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002000EFFFFFFFF)) 
    \init_state_r[0]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    \init_state_r[1]_i_1 
       (.I0(\init_state_r[1]_i_2_n_0 ),
        .I1(\init_state_r[1]_i_3_n_0 ),
        .I2(\init_state_r[1]_i_4_n_0 ),
        .I3(\init_state_r[1]_i_5_n_0 ),
        .I4(\init_state_r[1]_i_6_n_0 ),
        .I5(\init_state_r[1]_i_7_n_0 ),
        .O(\init_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    \init_state_r[1]_i_10 
       (.I0(cnt_cmd_done_r),
        .I1(wrcal_prech_req),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(burst_addr_r_reg_0),
        .O(\init_state_r[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \init_state_r[1]_i_11 
       (.I0(p_15_in),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[1]_i_12 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    \init_state_r[1]_i_13 
       (.I0(\init_state_r[5]_i_31_n_0 ),
        .I1(\init_state_r[1]_i_25_n_0 ),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\init_state_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAAEA)) 
    \init_state_r[1]_i_14 
       (.I0(\init_state_r[3]_i_15_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(complex_oclkdelay_calib_done_r1),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2AAA8A8)) 
    \init_state_r[1]_i_15 
       (.I0(\init_state_r[1]_i_26_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00002222F0FF)) 
    \init_state_r[1]_i_16 
       (.I0(\init_state_r[1]_i_27_n_0 ),
        .I1(\init_state_r[1]_i_28_n_0 ),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hF20FFF0F)) 
    \init_state_r[1]_i_17 
       (.I0(\init_state_r[1]_i_5_0 ),
        .I1(\init_state_r[4]_i_11_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .O(\init_state_r[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h70006000FFFFFFFF)) 
    \init_state_r[1]_i_18 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003FAA)) 
    \init_state_r[1]_i_19 
       (.I0(\init_state_r[5]_i_27_n_0 ),
        .I1(\init_state_r[5]_i_26_n_0 ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAABBBB)) 
    \init_state_r[1]_i_2 
       (.I0(\init_state_r[3]_i_6_n_0 ),
        .I1(\init_state_r[1]_i_8_n_0 ),
        .I2(\init_state_r[1]_i_9_n_0 ),
        .I3(\init_state_r[1]_i_10_n_0 ),
        .I4(\init_state_r[1]_i_11_n_0 ),
        .I5(\cnt_init_mr_r[0]_i_3_n_0 ),
        .O(\init_state_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hCCCDCFCD)) 
    \init_state_r[1]_i_20 
       (.I0(\init_state_r[1]_i_30_n_0 ),
        .I1(\init_state_r[1]_i_31_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[1]_i_32_n_0 ),
        .O(\init_state_r[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C0F0A0A0A0A0)) 
    \init_state_r[1]_i_21 
       (.I0(\init_state_r[2]_i_12_n_0 ),
        .I1(reset_rd_addr_r1),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(cnt_cmd_done_r),
        .I4(rdlvl_stg1_done_r1_reg_0),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    \init_state_r[1]_i_22 
       (.I0(pi_dqs_found_done_r1_reg_0),
        .I1(rdlvl_last_byte_done),
        .I2(\one_rank.stg1_wr_done_reg_0 ),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(pi_calib_done),
        .I5(\init_state_r[4]_i_26_n_0 ),
        .O(\init_state_r[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBFBEAAAAFFBEAAAA)) 
    \init_state_r[1]_i_24 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[3]_i_16_n_0 ),
        .O(\init_state_r[1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[1]_i_25 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r[3]_i_22_n_0 ),
        .O(\init_state_r[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFAFAAAAA)) 
    \init_state_r[1]_i_26 
       (.I0(\init_state_r[2]_i_25_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\init_state_r[3]_i_15_n_0 ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBFBFB)) 
    \init_state_r[1]_i_27 
       (.I0(\init_state_r[2]_i_32_n_0 ),
        .I1(wrlvl_byte_redo),
        .I2(burst_addr_r_reg_0),
        .I3(mem_init_done_r),
        .I4(rdlvl_stg1_done_r1_reg_1),
        .O(\init_state_r[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \init_state_r[1]_i_28 
       (.I0(\init_state_r[3]_i_20_n_0 ),
        .I1(num_refresh_reg[0]),
        .I2(num_refresh_reg[1]),
        .I3(num_refresh_reg[3]),
        .I4(num_refresh_reg[2]),
        .I5(\init_state_r[1]_i_33_n_0 ),
        .O(\init_state_r[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00A000200AAA0A2A)) 
    \init_state_r[1]_i_3 
       (.I0(\init_state_r[1]_i_12_n_0 ),
        .I1(\init_state_r[3]_i_15_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(prbs_rdlvl_done_pulse0),
        .I5(\init_state_r[1]_i_13_n_0 ),
        .O(\init_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF5C505050F0F0F0F)) 
    \init_state_r[1]_i_30 
       (.I0(cnt_txpr_done_r),
        .I1(cnt_init_mr_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAFAAAAA)) 
    \init_state_r[1]_i_31 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFD0D0F0F)) 
    \init_state_r[1]_i_32 
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(mem_init_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(wrlvl_rank_done_r7),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \init_state_r[1]_i_33 
       (.I0(rdlvl_stg1_done_r1_reg_1),
        .I1(mem_init_done_r),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(pi_dqs_found_done_r1_reg_0),
        .O(\init_state_r[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F2FFFF)) 
    \init_state_r[1]_i_4 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r[1]_i_14_n_0 ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[1]_i_15_n_0 ),
        .O(\init_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0530)) 
    \init_state_r[1]_i_5 
       (.I0(\init_state_r[1]_i_16_n_0 ),
        .I1(\init_state_r[1]_i_17_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[1]_i_18_n_0 ),
        .I5(\init_state_r[1]_i_19_n_0 ),
        .O(\init_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    \init_state_r[1]_i_6 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r[1]_i_20_n_0 ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r[1]_i_21_n_0 ),
        .I5(\init_state_r[1]_i_22_n_0 ),
        .O(\init_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD000010000000)) 
    \init_state_r[1]_i_7 
       (.I0(\init_state_r[5]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAE0000)) 
    \init_state_r[1]_i_8 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r[5]_i_25_0 ),
        .I2(wrcal_resume_r),
        .I3(wrcal_final_chk),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I5(\init_state_r[1]_i_24_n_0 ),
        .O(\init_state_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \init_state_r[1]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(wrcal_wr_cnt_reg[3]),
        .I2(wrcal_wr_cnt_reg[2]),
        .I3(wrcal_wr_cnt_reg[0]),
        .I4(wrcal_wr_cnt_reg[1]),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBFFFF)) 
    \init_state_r[2]_i_1 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(\init_state_r[6]_i_3_n_0 ),
        .I2(\init_state_r[2]_i_3_n_0 ),
        .I3(\init_state_r[2]_i_4_n_0 ),
        .I4(\init_state_r[2]_i_5_n_0 ),
        .I5(\init_state_r[2]_i_6_n_0 ),
        .O(\init_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000E0000000000)) 
    \init_state_r[2]_i_10 
       (.I0(\init_state_r[2]_i_20_n_0 ),
        .I1(\init_state_r[2]_i_21_n_0 ),
        .I2(\init_state_r[2]_i_22_n_0 ),
        .I3(\init_state_r[1]_i_12_n_0 ),
        .I4(prech_req_r_i_2_n_0),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00B0FFFFFFFFFFFF)) 
    \init_state_r[2]_i_11 
       (.I0(rdlvl_last_byte_done),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(pi_dqs_found_done_r1_reg_0),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(\init_state_r[2]_i_23_n_0 ),
        .I5(pi_calib_done),
        .O(\init_state_r[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \init_state_r[2]_i_12 
       (.I0(complex_row0_wr_done),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(complex_num_writes_dec_reg[2]),
        .I3(complex_num_writes_dec_reg[3]),
        .I4(\init_state_r[2]_i_24_n_0 ),
        .O(\init_state_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000575F5755)) 
    \init_state_r[2]_i_13 
       (.I0(ddr3_lm_done_r_i_2_n_0),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r[3]_i_15_n_0 ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[2]_i_25_n_0 ),
        .O(\init_state_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A000022220000)) 
    \init_state_r[2]_i_14 
       (.I0(\init_state_r[2]_i_26_n_0 ),
        .I1(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(\init_state_r[1]_i_12_n_0 ),
        .I5(\init_state_r[3]_i_15_n_0 ),
        .O(\init_state_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB0B0F0FFBBBBFFFF)) 
    \init_state_r[2]_i_15 
       (.I0(\init_state_r[2]_i_27_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[5]_i_35_n_0 ),
        .I3(\init_state_r[3]_i_15_n_0 ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[2]_i_28_n_0 ),
        .O(\init_state_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \init_state_r[2]_i_16 
       (.I0(burst_addr_r_reg_0),
        .I1(wrlvl_done_r1),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .I3(ddr3_lm_done_r),
        .I4(\init_state_r[4]_i_11_0 ),
        .I5(\init_state_r[2]_i_23_n_0 ),
        .O(\init_state_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88000CCC00CCCCCC)) 
    \init_state_r[2]_i_17 
       (.I0(\init_state_r[3]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F100010)) 
    \init_state_r[2]_i_18 
       (.I0(\init_state_r[0]_i_21_n_0 ),
        .I1(\init_state_r[2]_i_29_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(ddr3_lm_done_r_i_2_n_0),
        .I4(p_15_in),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202323232)) 
    \init_state_r[2]_i_19 
       (.I0(\init_state_r[2]_i_30_n_0 ),
        .I1(\init_state_r[2]_i_31_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(wrlvl_rank_done_r7),
        .I4(ddr3_lm_done_r_i_2_n_0),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    \init_state_r[2]_i_2 
       (.I0(\init_state_r[2]_i_7_n_0 ),
        .I1(prech_req_r_i_2_n_0),
        .I2(\init_state_r[2]_i_8_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I4(\init_state_r[2]_i_9_n_0 ),
        .I5(\init_state_r[2]_i_10_n_0 ),
        .O(\init_state_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    \init_state_r[2]_i_20 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r[2]_i_32_n_0 ),
        .I2(mem_init_done_r),
        .I3(burst_addr_r_reg_0),
        .I4(wrlvl_byte_redo),
        .O(\init_state_r[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h5575000055755575)) 
    \init_state_r[2]_i_21 
       (.I0(\init_state_r[4]_i_29_n_0 ),
        .I1(wrlvl_byte_redo),
        .I2(pi_dqs_found_done_r1_reg_0),
        .I3(wrlvl_done_r1),
        .I4(mem_init_done_r),
        .I5(cnt_init_af_done_r),
        .O(\init_state_r[2]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[2]_i_22 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(cnt_cmd_done_r),
        .O(\init_state_r[2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[2]_i_23 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(cnt_cmd_done_r),
        .O(\init_state_r[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \init_state_r[2]_i_24 
       (.I0(complex_num_writes_dec_reg[0]),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(complex_num_writes_dec_reg[4]),
        .I3(complex_num_writes_dec_reg[1]),
        .O(\init_state_r[2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \init_state_r[2]_i_25 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABABABA)) 
    \init_state_r[2]_i_26 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r[2]_i_8_n_0 ),
        .I2(\init_state_r[5]_i_31_n_0 ),
        .I3(\init_state_r[3]_i_15_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[1]_i_25_n_0 ),
        .O(\init_state_r[2]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[2]_i_27 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .O(\init_state_r[2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[2]_i_28 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[2]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \init_state_r[2]_i_29 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(pi_phase_locked_all_r3),
        .I2(pi_phase_locked_all_r4),
        .O(\init_state_r[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h3333703300004000)) 
    \init_state_r[2]_i_3 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r[2]_i_11_n_0 ),
        .O(\init_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888808080)) 
    \init_state_r[2]_i_30 
       (.I0(ddr3_lm_done_r_i_2_n_0),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(pi_dqs_found_done_r1_reg_0),
        .I5(cnt_init_mr_done_r),
        .O(\init_state_r[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF202020)) 
    \init_state_r[2]_i_31 
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(mem_init_done_r),
        .I2(\init_state_r[6]_i_6_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(wrlvl_done_r1),
        .I5(\cnt_init_mr_r[0]_i_2_n_0 ),
        .O(\init_state_r[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h3333FFFF7555FFFF)) 
    \init_state_r[2]_i_32 
       (.I0(wrlvl_byte_redo),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(mem_init_done_r),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(pi_dqs_found_done_r1_reg_0),
        .I5(wrlvl_done_r1),
        .O(\init_state_r[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFE0FFFF)) 
    \init_state_r[2]_i_4 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r[2]_i_12_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F030F0100030F01)) 
    \init_state_r[2]_i_5 
       (.I0(ddr2_refresh_flag_r_i_2_n_0),
        .I1(\init_state_r[2]_i_13_n_0 ),
        .I2(\init_state_r[2]_i_14_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[2]_i_15_n_0 ),
        .O(\init_state_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \init_state_r[2]_i_6 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC2FFC2FFC07FFF7F)) 
    \init_state_r[2]_i_7 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[2]_i_16_n_0 ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \init_state_r[2]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(wr_victim_inc_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
    \init_state_r[2]_i_9 
       (.I0(\wrcal_reads[7]_i_4_n_0 ),
        .I1(\init_state_r[2]_i_17_n_0 ),
        .I2(\init_state_r[2]_i_18_n_0 ),
        .I3(\init_state_r[2]_i_19_n_0 ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEFF)) 
    \init_state_r[3]_i_1 
       (.I0(\init_state_r[3]_i_2_n_0 ),
        .I1(\init_state_r[3]_i_3_n_0 ),
        .I2(\init_state_r[3]_i_4_n_0 ),
        .I3(\init_state_r[3]_i_5_n_0 ),
        .I4(\init_state_r[3]_i_6_n_0 ),
        .I5(\init_state_r[3]_i_7_n_0 ),
        .O(\init_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEE888CAAAA888C)) 
    \init_state_r[3]_i_10 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(cnt_cmd_done_r),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[3]_i_20_n_0 ),
        .O(\init_state_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF3F3A3AFF3F3AFAF)) 
    \init_state_r[3]_i_11 
       (.I0(\init_state_r[4]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[3]_i_3_0 ),
        .O(\init_state_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h10001000FFFFFF00)) 
    \init_state_r[3]_i_12 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[3]_i_15_n_0 ),
        .I5(\init_state_r[5]_i_35_n_0 ),
        .O(\init_state_r[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0505373355557777)) 
    \init_state_r[3]_i_13 
       (.I0(\init_state_r[4]_i_18_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(\init_state_r[3]_i_15_n_0 ),
        .I5(\init_state_r[6]_i_6_n_0 ),
        .O(\init_state_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \init_state_r[3]_i_14 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r[3]_i_22_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[5]_i_31_n_0 ),
        .O(\init_state_r[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \init_state_r[3]_i_15 
       (.I0(complex_wait_cnt_reg[0]),
        .I1(complex_wait_cnt_reg[1]),
        .I2(complex_wait_cnt_reg[2]),
        .I3(complex_wait_cnt_reg[3]),
        .O(\init_state_r[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \init_state_r[3]_i_16 
       (.I0(oclk_wr_cnt_reg[3]),
        .I1(oclk_wr_cnt_reg[2]),
        .I2(oclk_wr_cnt_reg[0]),
        .I3(oclk_wr_cnt_reg[1]),
        .O(\init_state_r[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hBEFABABA)) 
    \init_state_r[3]_i_17 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF333333350505050)) 
    \init_state_r[3]_i_19 
       (.I0(\init_state_r[3]_i_23_n_0 ),
        .I1(\init_state_r[2]_i_23_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(reset_rd_addr_r1),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h444444440000000F)) 
    \init_state_r[3]_i_2 
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(\init_state_r[3]_i_8_n_0 ),
        .I2(\init_state_r[3]_i_9_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(\init_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FF04FFFFFF04FF)) 
    \init_state_r[3]_i_20 
       (.I0(wrlvl_done_r1),
        .I1(pi_dqs_found_done_r1_reg_0),
        .I2(wrlvl_byte_redo),
        .I3(cnt_cmd_done_r),
        .I4(cnt_init_af_done_r),
        .I5(mem_init_done_r),
        .O(\init_state_r[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \init_state_r[3]_i_22 
       (.I0(rdlvl_stg1_done_r1_reg_1),
        .I1(complex_row0_rd_done),
        .I2(complex_num_reads_dec[2]),
        .I3(complex_num_reads_dec[3]),
        .I4(complex_num_reads_dec[1]),
        .I5(complex_num_reads_dec[0]),
        .O(\init_state_r[3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h0F7FFF7F)) 
    \init_state_r[3]_i_23 
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(mem_init_done_r),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(wrlvl_rank_done_r7),
        .O(\init_state_r[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000000000808AA08)) 
    \init_state_r[3]_i_3 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r[3]_i_10_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[3]_i_11_n_0 ),
        .I5(\init_state_r[5]_i_2_n_0 ),
        .O(\init_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDF0F0F0FDFFF0F0F)) 
    \init_state_r[3]_i_4 
       (.I0(\init_state_r[5]_i_21_n_0 ),
        .I1(\init_state_r[3]_i_12_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[3]_i_13_n_0 ),
        .O(\init_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFBBB)) 
    \init_state_r[3]_i_5 
       (.I0(\init_state_r[3]_i_14_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r[3]_i_15_n_0 ),
        .I3(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I4(prbs_rdlvl_done_pulse0),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[3]_i_6 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF777F7F)) 
    \init_state_r[3]_i_7 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r[3]_i_16_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[3]_i_17_n_0 ),
        .O(\init_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF505000C0)) 
    \init_state_r[3]_i_8 
       (.I0(\init_state_r[5]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF2AFFFF)) 
    \init_state_r[3]_i_9 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(pi_calib_done),
        .I2(wrcal_final_chk_i_5_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[3]_i_19_n_0 ),
        .O(\init_state_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \init_state_r[4]_i_1 
       (.I0(\init_state_r[4]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r[4]_i_3_n_0 ),
        .I3(\init_state_r[4]_i_4_n_0 ),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r[4]_i_6_n_0 ),
        .O(\init_state_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455500000)) 
    \init_state_r[4]_i_10 
       (.I0(\init_state_r[4]_i_20_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r[4]_i_21_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h45FF55FF55FF55FF)) 
    \init_state_r[4]_i_11 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[4]_i_22_n_0 ),
        .I5(\init_state_r[4]_i_23_n_0 ),
        .O(\init_state_r[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \init_state_r[4]_i_12 
       (.I0(reg_ctrl_cnt_r_reg[2]),
        .I1(reg_ctrl_cnt_r_reg[3]),
        .I2(reg_ctrl_cnt_r_reg[1]),
        .I3(reg_ctrl_cnt_r_reg[0]),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    \init_state_r[4]_i_13 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0088000CFFFFFFFF)) 
    \init_state_r[4]_i_14 
       (.I0(\init_state_r[4]_i_24_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[1]_i_12_n_0 ),
        .O(\init_state_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAAEA)) 
    \init_state_r[4]_i_15 
       (.I0(\init_state_r[4]_i_25_n_0 ),
        .I1(\init_state_r[5]_i_9_n_0 ),
        .I2(cnt_cmd_done_r),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(reset_rd_addr_r1),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00AA000020AA0000)) 
    \init_state_r[4]_i_16 
       (.I0(\init_state_r[4]_i_26_n_0 ),
        .I1(rdlvl_last_byte_done),
        .I2(\one_rank.stg1_wr_done_reg_0 ),
        .I3(pi_dqs_found_done_r1_reg_0),
        .I4(pi_calib_done),
        .I5(rdlvl_stg1_done_r1_reg_1),
        .O(\init_state_r[4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \init_state_r[4]_i_17 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \init_state_r[4]_i_18 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(prech_req_posedge_r_reg_0),
        .O(\init_state_r[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4500FFFFFFFF)) 
    \init_state_r[4]_i_19 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(complex_sample_cnt_inc_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h20202000A8A82000)) 
    \init_state_r[4]_i_2 
       (.I0(\init_state_r[4]_i_7_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[5]_i_16_n_0 ),
        .O(\init_state_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \init_state_r[4]_i_20 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I1(\init_state_r[4]_i_27_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[3]_i_16_n_0 ),
        .I5(\init_state_r[5]_i_9_n_0 ),
        .O(\init_state_r[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFECEFEFEFEFE)) 
    \init_state_r[4]_i_21 
       (.I0(\init_state_r[1]_i_10_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(wrcal_resume_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[5]_i_25_0 ),
        .O(\init_state_r[4]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \init_state_r[4]_i_22 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r[4]_i_11_0 ),
        .O(\init_state_r[4]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \init_state_r[4]_i_23 
       (.I0(ddr3_lm_done_r),
        .I1(pi_dqs_found_done_r1_reg_0),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(wrlvl_done_r1),
        .I4(burst_addr_r_reg_0),
        .O(\init_state_r[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBBBBBBBB)) 
    \init_state_r[4]_i_24 
       (.I0(\init_state_r[4]_i_28_n_0 ),
        .I1(\init_state_r[4]_i_29_n_0 ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(mem_init_done_r),
        .I4(rdlvl_stg1_done_r1_reg_0),
        .I5(pi_dqs_found_done_r1_reg_0),
        .O(\init_state_r[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2202000020000000)) 
    \init_state_r[4]_i_25 
       (.I0(ddr3_lm_done_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(wrlvl_done_r1),
        .I4(cnt_cmd_done_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .O(\init_state_r[4]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \init_state_r[4]_i_26 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(cnt_cmd_done_r),
        .O(\init_state_r[4]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[4]_i_27 
       (.I0(pi_phase_locked_all_r4),
        .I1(pi_phase_locked_all_r3),
        .O(\init_state_r[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10551010)) 
    \init_state_r[4]_i_28 
       (.I0(\init_state_r[2]_i_32_n_0 ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(mem_init_done_r),
        .I3(burst_addr_r_reg_0),
        .I4(wrlvl_byte_redo),
        .I5(\init_state_r[3]_i_20_n_0 ),
        .O(\init_state_r[4]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \init_state_r[4]_i_29 
       (.I0(\init_state_r[4]_i_30_n_0 ),
        .I1(num_refresh_reg[2]),
        .I2(num_refresh_reg[3]),
        .I3(num_refresh_reg[1]),
        .I4(num_refresh_reg[0]),
        .O(\init_state_r[4]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[4]_i_3 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hCCCC0444)) 
    \init_state_r[4]_i_30 
       (.I0(wrlvl_done_r1),
        .I1(pi_dqs_found_done_r1_reg_0),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(mem_init_done_r),
        .I4(rdlvl_stg1_done_r1_reg_1),
        .O(\init_state_r[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000777F)) 
    \init_state_r[4]_i_4 
       (.I0(\init_state_r[4]_i_3_n_0 ),
        .I1(\init_state_r[4]_i_8_n_0 ),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r[4]_i_9_n_0 ),
        .I4(\init_state_r[4]_i_10_n_0 ),
        .I5(\init_state_r[3]_i_6_n_0 ),
        .O(\init_state_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFBFFFFFFFFFF)) 
    \init_state_r[4]_i_5 
       (.I0(\init_state_r[4]_i_11_n_0 ),
        .I1(\init_state_r[4]_i_12_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r[4]_i_13_n_0 ),
        .I5(\init_state_r[4]_i_14_n_0 ),
        .O(\init_state_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEFEFEEEFEE)) 
    \init_state_r[4]_i_6 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r[4]_i_15_n_0 ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r[4]_i_16_n_0 ),
        .I5(\init_state_r[5]_i_11_n_0 ),
        .O(\init_state_r[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[4]_i_7 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h775F775F5555555F)) 
    \init_state_r[4]_i_8 
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r[3]_i_15_n_0 ),
        .I4(\init_state_r[4]_i_17_n_0 ),
        .I5(\init_state_r[4]_i_18_n_0 ),
        .O(\init_state_r[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA02AAAA220222)) 
    \init_state_r[4]_i_9 
       (.I0(\init_state_r[4]_i_19_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[3]_i_15_n_0 ),
        .O(\init_state_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    \init_state_r[5]_i_1 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r[5]_i_3_n_0 ),
        .I2(\init_state_r[5]_i_4_n_0 ),
        .I3(\init_state_r[5]_i_5_n_0 ),
        .I4(\init_state_r[5]_i_6_n_0 ),
        .I5(\init_state_r[5]_i_7_n_0 ),
        .O(\init_state_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \init_state_r[5]_i_10 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFD0FFFF)) 
    \init_state_r[5]_i_11 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r[2]_i_12_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0A300AF0000000C0)) 
    \init_state_r[5]_i_12 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r[5]_i_28_n_0 ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAAEA)) 
    \init_state_r[5]_i_13 
       (.I0(\init_state_r[5]_i_29_n_0 ),
        .I1(\init_state_r[5]_i_9_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(cnt_cmd_done_r),
        .I4(reset_rd_addr_r1),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFCF0FFFAFCF)) 
    \init_state_r[5]_i_14 
       (.I0(cnt_txpr_done_r),
        .I1(\init_state_r[5]_i_4_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \init_state_r[5]_i_15 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(prech_req_posedge_r_reg_0),
        .O(\init_state_r[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \init_state_r[5]_i_16 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(ocal_act_wait_cnt_reg[3]),
        .I2(ocal_act_wait_cnt_reg[0]),
        .I3(ocal_act_wait_cnt_reg[1]),
        .I4(ocal_act_wait_cnt_reg[2]),
        .O(\init_state_r[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \init_state_r[5]_i_17 
       (.I0(\init_state_r[5]_i_31_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r[5]_i_32_n_0 ),
        .I3(complex_sample_cnt_inc_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[5]_i_33_n_0 ),
        .O(\init_state_r[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D5F5D55)) 
    \init_state_r[5]_i_18 
       (.I0(ddr3_lm_done_r_i_2_n_0),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r[3]_i_15_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[5]_i_34_n_0 ),
        .O(\init_state_r[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00007554FFFFFFFF)) 
    \init_state_r[5]_i_19 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[5]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[5]_i_2 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000000)) 
    \init_state_r[5]_i_20 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r[3]_i_15_n_0 ),
        .I4(\init_state_r[5]_i_35_n_0 ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBFB)) 
    \init_state_r[5]_i_21 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(complex_oclkdelay_calib_done_r1),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAABABBAAAA)) 
    \init_state_r[5]_i_22 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(p_15_in),
        .O(\init_state_r[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888F88)) 
    \init_state_r[5]_i_23 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r[1]_i_10_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_r),
        .I4(wrcal_prech_req),
        .I5(\init_state_r[1]_i_9_n_0 ),
        .O(\init_state_r[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \init_state_r[5]_i_24 
       (.I0(\init_state_r[5]_i_36_n_0 ),
        .I1(\init_state_r[1]_i_12_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA08AAAAAA)) 
    \init_state_r[5]_i_25 
       (.I0(\init_state_r[5]_i_37_n_0 ),
        .I1(pi_phase_locked_all_r3),
        .I2(pi_phase_locked_all_r4),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \init_state_r[5]_i_26 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(pi_dqs_found_done_r1_reg_0),
        .I3(prech_req_posedge_r_reg_0),
        .O(\init_state_r[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000F00BBBBBBBB)) 
    \init_state_r[5]_i_27 
       (.I0(rdlvl_stg1_rank_done),
        .I1(\init_state_r[5]_i_31_n_0 ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I3(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I4(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \init_state_r[5]_i_28 
       (.I0(pi_calib_done),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(pi_dqs_found_done_r1_reg_0),
        .O(\init_state_r[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000C04000)) 
    \init_state_r[5]_i_29 
       (.I0(\init_state_r[5]_i_38_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \init_state_r[5]_i_3 
       (.I0(\init_state_r[5]_i_8_n_0 ),
        .I1(\init_state_r[5]_i_9_n_0 ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[5]_i_10_n_0 ),
        .O(\init_state_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \init_state_r[5]_i_31 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .O(\init_state_r[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hD111111111111111)) 
    \init_state_r[5]_i_32 
       (.I0(\init_state_r[3]_i_22_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(complex_wait_cnt_reg[0]),
        .I3(complex_wait_cnt_reg[1]),
        .I4(complex_wait_cnt_reg[2]),
        .I5(complex_wait_cnt_reg[3]),
        .O(\init_state_r[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h444F0000FFFFFFFF)) 
    \init_state_r[5]_i_33 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\init_state_r[3]_i_15_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I5(\init_state_r[1]_i_12_n_0 ),
        .O(\init_state_r[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h444F0000FFFFFFFF)) 
    \init_state_r[5]_i_34 
       (.I0(rdlvl_stg1_done_r1_reg_0),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\init_state_r[3]_i_15_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r[6]_i_6_n_0 ),
        .I5(wrcal_rd_wait_i_2_n_0),
        .O(\init_state_r[5]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \init_state_r[5]_i_35 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(prech_req_posedge_r_reg_0),
        .I2(complex_oclkdelay_calib_done_r1),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEFF000)) 
    \init_state_r[5]_i_36 
       (.I0(\init_state_r[3]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCDCDCDCDCCCCFFCF)) 
    \init_state_r[5]_i_37 
       (.I0(\init_state_r[0]_i_22_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r[5]_i_25_0 ),
        .I4(wrcal_resume_r),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \init_state_r[5]_i_38 
       (.I0(wrlvl_rank_done_r7),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(cnt_dllk_zqinit_done_r),
        .O(\init_state_r[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFDF0F0F0FDF0F0FF)) 
    \init_state_r[5]_i_4 
       (.I0(\init_state_r[5]_i_11_n_0 ),
        .I1(\init_state_r[5]_i_12_n_0 ),
        .I2(\init_state_r[5]_i_13_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[5]_i_14_n_0 ),
        .O(\init_state_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AE000000AA00)) 
    \init_state_r[5]_i_5 
       (.I0(\init_state_r[5]_i_15_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[5]_i_16_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFEFF)) 
    \init_state_r[5]_i_6 
       (.I0(\init_state_r[5]_i_17_n_0 ),
        .I1(\init_state_r[5]_i_18_n_0 ),
        .I2(\init_state_r[5]_i_19_n_0 ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r[5]_i_20_n_0 ),
        .I5(\init_state_r[5]_i_21_n_0 ),
        .O(\init_state_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \init_state_r[5]_i_7 
       (.I0(\init_state_r[3]_i_6_n_0 ),
        .I1(\init_state_r[5]_i_22_n_0 ),
        .I2(\init_state_r[5]_i_23_n_0 ),
        .I3(\init_state_r[5]_i_24_n_0 ),
        .I4(\init_state_r[5]_i_25_n_0 ),
        .I5(wrcal_rd_wait_i_2_n_0),
        .O(\init_state_r[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFABAFFFF)) 
    \init_state_r[5]_i_8 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(\init_state_r[5]_i_26_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[5]_i_27_n_0 ),
        .O(\init_state_r[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \init_state_r[5]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABABFFABFFABFFAB)) 
    \init_state_r[6]_i_1 
       (.I0(\init_state_r[6]_i_2_n_0 ),
        .I1(\init_state_r[6]_i_3_n_0 ),
        .I2(\init_state_r[6]_i_4_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r[6]_i_5_n_0 ),
        .I5(\init_state_r[6]_i_6_n_0 ),
        .O(\init_state_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \init_state_r[6]_i_2 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \init_state_r[6]_i_3 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h007F757F757F757F)) 
    \init_state_r[6]_i_4 
       (.I0(\init_state_r[6]_i_7_n_0 ),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(cnt_cmd_done_r),
        .I3(init_state_r),
        .I4(\init_state_r[6]_i_8_n_0 ),
        .I5(complex_sample_cnt_inc_i_2_n_0),
        .O(\init_state_r[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[6]_i_5 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[6]_i_6 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \init_state_r[6]_i_7 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(reset_rd_addr_r1),
        .O(\init_state_r[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \init_state_r[6]_i_8 
       (.I0(\init_state_r[2]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[6]_i_8_n_0 ));
  FDRE \init_state_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[0]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[0] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[1]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[1] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[2]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[2] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[3]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[3] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[4]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[4] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[5]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[5] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[6]_i_1_n_0 ),
        .Q(init_state_r),
        .R(\init_state_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    mem_init_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg[7]),
        .I2(mem_init_done_r_i_2_n_0),
        .I3(cnt_dllk_zqinit_r_reg[6]),
        .I4(mem_init_done_r),
        .O(mem_init_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_init_done_r_i_2
       (.I0(cnt_dllk_zqinit_r_reg[5]),
        .I1(cnt_dllk_zqinit_r_reg[3]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .I3(cnt_dllk_zqinit_r_reg[0]),
        .I4(cnt_dllk_zqinit_r_reg[2]),
        .I5(cnt_dllk_zqinit_r_reg[4]),
        .O(mem_init_done_r_i_2_n_0));
  FDRE mem_init_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mem_init_done_r_i_1_n_0),
        .Q(mem_init_done_r),
        .R(prech_req_r_reg_0));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__1
       (.I0(out_fifo_5[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(phy_control_i_0),
        .O(phy_dout[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2
       (.I0(out_fifo[22]),
        .I1(phy_wrdata[30]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2__0
       (.I0(out_fifo[27]),
        .I1(phy_wrdata[27]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_3
       (.I0(out_fifo[6]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_3__0
       (.I0(out_fifo[11]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1
       (.I0(out_fifo_5[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__0
       (.I0(out_fifo[54]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__1
       (.I0(out_fifo[59]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2
       (.I0(out_fifo_5[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(phy_control_i_0),
        .O(phy_dout[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2__0
       (.I0(out_fifo[38]),
        .I1(phy_wrdata[46]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2__1
       (.I0(out_fifo[43]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_3
       (.I0(out_fifo_5[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_3__0
       (.I0(out_fifo[23]),
        .I1(phy_wrdata[27]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_4
       (.I0(out_fifo[7]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_5
       (.I0(out_fifo[55]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_6
       (.I0(out_fifo[39]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_1
       (.I0(out_fifo_12[2]),
        .I1(phy_control_i_0),
        .I2(phy_bank[5]),
        .O(phy_dout[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__0
       (.I0(out_fifo_5[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(phy_control_i_0),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__1
       (.I0(out_fifo[21]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__2
       (.I0(out_fifo[30]),
        .I1(phy_wrdata[30]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_2
       (.I0(out_fifo_12[5]),
        .I1(phy_control_i_0),
        .I2(phy_bank[5]),
        .O(phy_dout[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__0
       (.I0(out_fifo_5[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__1
       (.I0(out_fifo[5]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__2
       (.I0(out_fifo[14]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3
       (.I0(out_fifo[53]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3__0
       (.I0(out_fifo[62]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4
       (.I0(out_fifo[37]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4__0
       (.I0(out_fifo[46]),
        .I1(phy_wrdata[46]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_36_41_i_1
       (.I0(out_fifo_12[0]),
        .I1(phy_control_i_0),
        .I2(phy_bank[3]),
        .O(phy_dout[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__0
       (.I0(out_fifo_5[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(phy_control_i_0),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__1
       (.I0(out_fifo[19]),
        .I1(phy_wrdata[27]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__2
       (.I0(out_fifo[28]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2
       (.I0(out_fifo[3]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2__0
       (.I0(out_fifo[12]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_42_47_i_1
       (.I0(out_fifo_12[3]),
        .I1(phy_control_i_0),
        .I2(phy_bank[3]),
        .O(phy_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__0
       (.I0(out_fifo_5[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(phy_control_i_0),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__1
       (.I0(out_fifo[51]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__2
       (.I0(out_fifo[60]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__0
       (.I0(out_fifo[35]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__1
       (.I0(out_fifo[44]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3
       (.I0(out_fifo[20]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3__0
       (.I0(out_fifo[29]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_42_47_i_3__1
       (.I0(mc_cas_n),
        .I1(phy_control_i_0),
        .I2(phy_cs_n),
        .O(phy_dout[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_4
       (.I0(out_fifo[4]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_4__0
       (.I0(out_fifo[13]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_5
       (.I0(out_fifo[52]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_5__0
       (.I0(out_fifo[61]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_6
       (.I0(out_fifo[36]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_6__0
       (.I0(out_fifo[45]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1
       (.I0(out_fifo_5[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(phy_control_i_0),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_2__0
       (.I0(mc_cas_n),
        .I1(phy_control_i_0),
        .I2(phy_cas_n),
        .O(phy_dout[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_3__0
       (.I0(mc_odt),
        .I1(phy_control_i_0),
        .I2(calib_odt),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1
       (.I0(out_fifo_5[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(phy_control_i_0),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__0
       (.I0(out_fifo_5[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_control_i_0),
        .O(phy_dout[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__1
       (.I0(out_fifo[18]),
        .I1(phy_wrdata[30]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__2
       (.I0(out_fifo[26]),
        .I1(phy_wrdata[30]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2
       (.I0(out_fifo_5[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__0
       (.I0(out_fifo_5[21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__1
       (.I0(out_fifo[2]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__2
       (.I0(out_fifo[10]),
        .I1(phy_wrdata[14]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3
       (.I0(out_fifo[50]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3__0
       (.I0(out_fifo[58]),
        .I1(phy_wrdata[62]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4
       (.I0(out_fifo[34]),
        .I1(phy_wrdata[46]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4__0
       (.I0(out_fifo[42]),
        .I1(phy_wrdata[46]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1
       (.I0(out_fifo_5[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(phy_control_i_0),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__1
       (.I0(out_fifo[17]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__2
       (.I0(out_fifo[31]),
        .I1(phy_wrdata[27]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2
       (.I0(out_fifo[1]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2__0
       (.I0(out_fifo[15]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1
       (.I0(out_fifo_5[20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__1
       (.I0(out_fifo[49]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1__2
       (.I0(out_fifo[63]),
        .I1(phy_wrdata[63]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_66_71_i_1__3
       (.I0(out_fifo_6),
        .I1(phy_control_i_0),
        .I2(phy_we_n),
        .O(phy_dout[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2
       (.I0(out_fifo_5[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_control_i_0),
        .O(\cmd_pipe_plus.mc_address_reg[20] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__0
       (.I0(out_fifo_5[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(phy_control_i_0),
        .O(phy_dout[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__1
       (.I0(out_fifo[33]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__2
       (.I0(out_fifo[47]),
        .I1(phy_wrdata[47]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_66_71_i_2__3
       (.I0(mc_cke),
        .I1(phy_control_i_0),
        .I2(calib_cke),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_3
       (.I0(out_fifo_5[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\cmd_pipe_plus.mc_address_reg[20] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_3__0
       (.I0(out_fifo_5[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(phy_dout[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_3__1
       (.I0(out_fifo[16]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_3__2
       (.I0(out_fifo[24]),
        .I1(phy_wrdata[28]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_4
       (.I0(out_fifo[0]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_4__0
       (.I0(out_fifo[8]),
        .I1(phy_wrdata[12]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_5
       (.I0(out_fifo[48]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_5__0
       (.I0(out_fifo[56]),
        .I1(phy_wrdata[60]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_6
       (.I0(out_fifo[32]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(\write_buffer.wr_buf_out_data_reg[48] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_6__0
       (.I0(out_fifo[40]),
        .I1(phy_wrdata[44]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_6_11_i_1
       (.I0(out_fifo_12[1]),
        .I1(phy_control_i_0),
        .I2(phy_bank[4]),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1__0
       (.I0(out_fifo_5[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(phy_control_i_0),
        .O(phy_dout[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_6_11_i_2
       (.I0(out_fifo_12[4]),
        .I1(phy_control_i_0),
        .I2(phy_bank[4]),
        .O(\cmd_pipe_plus.mc_cke_reg[1] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__0
       (.I0(out_fifo_5[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(phy_control_i_0),
        .O(phy_dout[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1
       (.I0(out_fifo_5[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(phy_control_i_0),
        .O(mux_address[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1__0
       (.I0(out_fifo[25]),
        .I1(phy_wrdata[29]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2
       (.I0(out_fifo_5[22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(mux_address[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2__0
       (.I0(out_fifo[9]),
        .I1(phy_wrdata[13]),
        .I2(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ),
        .O(d_in[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_72_77_i_2__1
       (.I0(mc_ras_n),
        .I1(phy_control_i_0),
        .I2(phy_ras_n),
        .O(phy_dout[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_3
       (.I0(out_fifo[57]),
        .I1(phy_wrdata[61]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_4
       (.I0(out_fifo[41]),
        .I1(phy_wrdata[45]),
        .I2(\ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .O(d_in[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    mpr_rdlvl_start_i_1
       (.I0(pi_dqs_found_done_r1_reg_0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(mpr_rdlvl_start_i_2_n_0),
        .I5(mpr_rdlvl_start_reg_0),
        .O(mpr_rdlvl_start_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mpr_rdlvl_start_i_2
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(mpr_rdlvl_start_i_2_n_0));
  FDRE mpr_rdlvl_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_rdlvl_start_i_1_n_0),
        .Q(mpr_rdlvl_start_reg_0),
        .R(mpr_rdlvl_start_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[7]_i_2__1 
       (.I0(mc_wrdata_en),
        .I1(phy_control_i),
        .I2(calib_wrdata_en),
        .O(phy_data_wr_en));
  LUT2 #(
    .INIT(4'h2)) 
    \my_full[3]_i_3__2 
       (.I0(1'b1),
        .I1(phy_cmd_wr_en),
        .O(init_calib_complete_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    new_burst_r_i_1
       (.I0(\calib_cmd[1]_i_2_n_0 ),
        .I1(phy_wrdata_en_r10),
        .O(new_burst_r_i_1_n_0));
  FDRE new_burst_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_burst_r_i_1_n_0),
        .Q(new_burst_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \num_refresh[0]_i_1 
       (.I0(num_refresh_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_refresh[1]_i_1 
       (.I0(num_refresh_reg[1]),
        .I1(num_refresh_reg[0]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \num_refresh[2]_i_1 
       (.I0(num_refresh_reg[2]),
        .I1(num_refresh_reg[0]),
        .I2(num_refresh_reg[1]),
        .O(p_0_in__5[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \num_refresh[3]_i_1 
       (.I0(\num_refresh[3]_i_4_n_0 ),
        .I1(\num_refresh[3]_i_5_n_0 ),
        .I2(\num_refresh[3]_i_6_n_0 ),
        .I3(\complex_wait_cnt_reg[3]_0 ),
        .I4(\num_refresh[3]_i_7_n_0 ),
        .O(\num_refresh[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A8A)) 
    \num_refresh[3]_i_2 
       (.I0(\num_refresh[3]_i_8_n_0 ),
        .I1(wrlvl_done_r1),
        .I2(pi_dqs_found_done_r1_reg_0),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .O(num_refresh0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \num_refresh[3]_i_3 
       (.I0(num_refresh_reg[3]),
        .I1(num_refresh_reg[1]),
        .I2(num_refresh_reg[0]),
        .I3(num_refresh_reg[2]),
        .O(p_0_in__5[3]));
  LUT6 #(
    .INIT(64'h0000000000008401)) 
    \num_refresh[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\num_refresh[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \num_refresh[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r[3]_i_6_n_0 ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\num_refresh[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \num_refresh[3]_i_6 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\wrcal_reads[7]_i_4_n_0 ),
        .O(\num_refresh[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \num_refresh[3]_i_7 
       (.I0(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\num_refresh[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \num_refresh[3]_i_8 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r[5]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\num_refresh[3]_i_8_n_0 ));
  FDRE \num_refresh_reg[0] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[0]),
        .Q(num_refresh_reg[0]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[1] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[1]),
        .Q(num_refresh_reg[1]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[2] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[2]),
        .Q(num_refresh_reg[2]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[3] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[3]),
        .Q(num_refresh_reg[3]),
        .R(\num_refresh[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ocal_act_wait_cnt[0]_i_1 
       (.I0(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ocal_act_wait_cnt[1]_i_1 
       (.I0(ocal_act_wait_cnt_reg[1]),
        .I1(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ocal_act_wait_cnt[2]_i_1 
       (.I0(ocal_act_wait_cnt_reg[2]),
        .I1(ocal_act_wait_cnt_reg[1]),
        .I2(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__8[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \ocal_act_wait_cnt[3]_i_1 
       (.I0(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .I4(\calib_zero_inputs_reg[1] ),
        .O(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ocal_act_wait_cnt[3]_i_2 
       (.I0(ocal_act_wait_cnt_reg[3]),
        .I1(ocal_act_wait_cnt_reg[0]),
        .I2(ocal_act_wait_cnt_reg[1]),
        .I3(ocal_act_wait_cnt_reg[2]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ocal_act_wait_cnt[3]_i_3 
       (.I0(ocal_act_wait_cnt_reg[2]),
        .I1(ocal_act_wait_cnt_reg[1]),
        .I2(ocal_act_wait_cnt_reg[0]),
        .I3(ocal_act_wait_cnt_reg[3]),
        .O(\ocal_act_wait_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ocal_act_wait_cnt[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(init_state_r),
        .O(\ocal_act_wait_cnt[3]_i_4_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[0]),
        .Q(ocal_act_wait_cnt_reg[0]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[1]),
        .Q(ocal_act_wait_cnt_reg[1]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[2]),
        .Q(ocal_act_wait_cnt_reg[2]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[3]),
        .Q(ocal_act_wait_cnt_reg[3]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \oclk_wr_cnt[0]_i_1 
       (.I0(oclk_wr_cnt_reg[0]),
        .O(\oclk_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \oclk_wr_cnt[1]_i_1 
       (.I0(oclk_wr_cnt_reg[0]),
        .I1(oclk_wr_cnt_reg[1]),
        .O(\oclk_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \oclk_wr_cnt[2]_i_1 
       (.I0(oclk_wr_cnt_reg[2]),
        .I1(oclk_wr_cnt_reg[1]),
        .I2(oclk_wr_cnt_reg[0]),
        .O(oclk_wr_cnt0__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \oclk_wr_cnt[3]_i_1 
       (.I0(\oclk_wr_cnt[3]_i_4_n_0 ),
        .I1(oclk_wr_cnt_reg[1]),
        .I2(oclk_wr_cnt_reg[0]),
        .I3(oclk_wr_cnt_reg[3]),
        .I4(oclk_wr_cnt_reg[2]),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \oclk_wr_cnt[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .I3(ddr3_lm_done_r_i_2_n_0),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(new_burst_r),
        .O(\oclk_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \oclk_wr_cnt[3]_i_3 
       (.I0(oclk_wr_cnt_reg[3]),
        .I1(oclk_wr_cnt_reg[2]),
        .I2(oclk_wr_cnt_reg[0]),
        .I3(oclk_wr_cnt_reg[1]),
        .O(oclk_wr_cnt0__0[3]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \oclk_wr_cnt[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\cnt_init_mr_r[0]_i_3_n_0 ),
        .O(\oclk_wr_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \oclk_wr_cnt[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .O(\oclk_wr_cnt[3]_i_5_n_0 ));
  FDRE \oclk_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[0]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg[0]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[1]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg[1]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDSE \oclk_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0__0[2]),
        .Q(oclk_wr_cnt_reg[2]),
        .S(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0__0[3]),
        .Q(oclk_wr_cnt_reg[3]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \odd_cwl.phy_cas_n[1]_i_1 
       (.I0(new_burst_r_i_1_n_0),
        .I1(\odd_cwl.phy_ras_n[1]_i_2_n_0 ),
        .I2(\num_refresh[3]_i_8_n_0 ),
        .O(\odd_cwl.phy_cas_n[1]_i_1_n_0 ));
  FDRE \odd_cwl.phy_cas_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\odd_cwl.phy_cas_n[1]_i_1_n_0 ),
        .Q(phy_cas_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \odd_cwl.phy_ras_n[1]_i_1 
       (.I0(\DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ),
        .I1(\odd_cwl.phy_ras_n[1]_i_2_n_0 ),
        .O(\odd_cwl.phy_ras_n[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEEE)) 
    \odd_cwl.phy_ras_n[1]_i_2 
       (.I0(\DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ),
        .I1(reg_ctrl_cnt_r),
        .I2(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\cnt_init_mr_r[0]_i_2_n_0 ),
        .O(\odd_cwl.phy_ras_n[1]_i_2_n_0 ));
  FDRE \odd_cwl.phy_ras_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\odd_cwl.phy_ras_n[1]_i_1_n_0 ),
        .Q(phy_ras_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \odd_cwl.phy_we_n[1]_i_1 
       (.I0(phy_wrdata_en_r10),
        .I1(\odd_cwl.phy_ras_n[1]_i_2_n_0 ),
        .I2(address_w175_out),
        .O(\odd_cwl.phy_we_n[1]_i_1_n_0 ));
  FDRE \odd_cwl.phy_we_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\odd_cwl.phy_we_n[1]_i_1_n_0 ),
        .Q(phy_we_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(out_fifo_5[22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_16),
        .I3(mem_out_4[3]),
        .I4(out_fifo_17),
        .O(\cmd_pipe_plus.mc_address_reg[25] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(out_fifo_5[22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_16),
        .I3(mem_out_4[2]),
        .I4(out_fifo_17),
        .O(\cmd_pipe_plus.mc_address_reg[25] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(out_fifo_5[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_16),
        .I3(mem_out_4[1]),
        .I4(out_fifo_17),
        .O(\cmd_pipe_plus.mc_address_reg[25] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(out_fifo_5[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_16),
        .I3(mem_out_4[0]),
        .I4(out_fifo_17),
        .O(\cmd_pipe_plus.mc_address_reg[25] [0]));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \one_rank.stg1_wr_done_i_1 
       (.I0(rdlvl_last_byte_done),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(stg1_wr_done),
        .I3(prbs_rdlvl_done_pulse_reg_0),
        .I4(complex_byte_rd_done),
        .I5(ddr2_pre_flag_r),
        .O(\one_rank.stg1_wr_done_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \one_rank.stg1_wr_done_i_2 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(stg1_wr_done));
  FDRE \one_rank.stg1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\one_rank.stg1_wr_done_i_1_n_0 ),
        .Q(\one_rank.stg1_wr_done_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_10
       (.I0(out_fifo[52]),
        .I1(phy_wrdata[60]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[19]),
        .I4(out_fifo_2),
        .O(D3[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_10__0
       (.I0(out_fifo[61]),
        .I1(phy_wrdata[61]),
        .I2(phy_control_i),
        .I3(out_fifo_3[15]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[61] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_11
       (.I0(out_fifo[36]),
        .I1(phy_wrdata[44]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[18]),
        .I4(out_fifo_2),
        .O(D3[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_11__0
       (.I0(out_fifo[45]),
        .I1(phy_wrdata[45]),
        .I2(phy_control_i),
        .I3(out_fifo_3[14]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[61] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_12
       (.I0(out_fifo[20]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[17]),
        .I4(out_fifo_2),
        .O(D3[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_12__0
       (.I0(out_fifo[29]),
        .I1(phy_wrdata[29]),
        .I2(phy_control_i),
        .I3(out_fifo_3[13]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[61] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_13
       (.I0(out_fifo[4]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[16]),
        .I4(out_fifo_2),
        .O(D3[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_13__0
       (.I0(out_fifo[13]),
        .I1(phy_wrdata[13]),
        .I2(phy_control_i),
        .I3(out_fifo_3[12]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[61] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_14
       (.I0(out_fifo[53]),
        .I1(phy_wrdata[61]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[11]),
        .I4(out_fifo_2),
        .O(D4[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_14__0
       (.I0(out_fifo[62]),
        .I1(phy_wrdata[62]),
        .I2(phy_control_i),
        .I3(out_fifo_3[7]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[62] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15
       (.I0(out_fifo[37]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[10]),
        .I4(out_fifo_2),
        .O(D4[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15__0
       (.I0(out_fifo[46]),
        .I1(phy_wrdata[46]),
        .I2(phy_control_i),
        .I3(out_fifo_3[6]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[62] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16
       (.I0(out_fifo[21]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[9]),
        .I4(out_fifo_2),
        .O(D4[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16__0
       (.I0(out_fifo[30]),
        .I1(phy_wrdata[30]),
        .I2(phy_control_i),
        .I3(out_fifo_3[5]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[62] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17
       (.I0(out_fifo[5]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[8]),
        .I4(out_fifo_2),
        .O(D4[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17__0
       (.I0(out_fifo[14]),
        .I1(phy_wrdata[14]),
        .I2(phy_control_i),
        .I3(out_fifo_3[4]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[62] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_18
       (.I0(out_fifo[51]),
        .I1(phy_wrdata[63]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[15]),
        .I4(out_fifo_2),
        .O(D5[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_18__0
       (.I0(out_fifo[60]),
        .I1(phy_wrdata[60]),
        .I2(phy_control_i),
        .I3(out_fifo_3[11]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[60] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_19
       (.I0(out_fifo[35]),
        .I1(phy_wrdata[47]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[14]),
        .I4(out_fifo_2),
        .O(D5[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_19__0
       (.I0(out_fifo[44]),
        .I1(phy_wrdata[44]),
        .I2(phy_control_i),
        .I3(out_fifo_3[10]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[60] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_2
       (.I0(out_fifo[55]),
        .I1(phy_wrdata[63]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[7]),
        .I4(out_fifo_2),
        .O(D0[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_20
       (.I0(out_fifo[19]),
        .I1(phy_wrdata[27]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[13]),
        .I4(out_fifo_2),
        .O(D5[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_20__0
       (.I0(out_fifo[28]),
        .I1(phy_wrdata[28]),
        .I2(phy_control_i),
        .I3(out_fifo_3[9]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[60] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_21
       (.I0(out_fifo[3]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[12]),
        .I4(out_fifo_2),
        .O(D5[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_21__0
       (.I0(out_fifo[12]),
        .I1(phy_wrdata[12]),
        .I2(phy_control_i),
        .I3(out_fifo_3[8]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[60] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_22
       (.I0(out_fifo[48]),
        .I1(phy_wrdata[60]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[31]),
        .I4(out_fifo_2),
        .O(D6[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_22__0
       (.I0(out_fifo[56]),
        .I1(phy_wrdata[60]),
        .I2(phy_control_i),
        .I3(out_fifo_3[27]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[56] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_23
       (.I0(out_fifo[32]),
        .I1(phy_wrdata[44]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[30]),
        .I4(out_fifo_2),
        .O(D6[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_23__0
       (.I0(out_fifo[40]),
        .I1(phy_wrdata[44]),
        .I2(phy_control_i),
        .I3(out_fifo_3[26]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[56] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_24
       (.I0(out_fifo[16]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[29]),
        .I4(out_fifo_2),
        .O(D6[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_24__0
       (.I0(out_fifo[24]),
        .I1(phy_wrdata[28]),
        .I2(phy_control_i),
        .I3(out_fifo_3[25]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[56] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_25
       (.I0(out_fifo[0]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[28]),
        .I4(out_fifo_2),
        .O(D6[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_25__0
       (.I0(out_fifo[8]),
        .I1(phy_wrdata[12]),
        .I2(phy_control_i),
        .I3(out_fifo_3[24]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[56] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_26
       (.I0(out_fifo[50]),
        .I1(phy_wrdata[62]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[23]),
        .I4(out_fifo_2),
        .O(D7[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_26__0
       (.I0(out_fifo[58]),
        .I1(phy_wrdata[62]),
        .I2(phy_control_i),
        .I3(out_fifo_3[19]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[58] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_27
       (.I0(out_fifo[34]),
        .I1(phy_wrdata[46]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[22]),
        .I4(out_fifo_2),
        .O(D7[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_27__0
       (.I0(out_fifo[42]),
        .I1(phy_wrdata[46]),
        .I2(phy_control_i),
        .I3(out_fifo_3[18]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[58] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_28
       (.I0(out_fifo[18]),
        .I1(phy_wrdata[30]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[21]),
        .I4(out_fifo_2),
        .O(D7[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_28__0
       (.I0(out_fifo[26]),
        .I1(phy_wrdata[30]),
        .I2(phy_control_i),
        .I3(out_fifo_3[17]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[58] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_29
       (.I0(out_fifo[2]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[20]),
        .I4(out_fifo_2),
        .O(D7[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_29__0
       (.I0(out_fifo[10]),
        .I1(phy_wrdata[14]),
        .I2(phy_control_i),
        .I3(out_fifo_3[16]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[58] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_3
       (.I0(out_fifo[39]),
        .I1(phy_wrdata[47]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[6]),
        .I4(out_fifo_2),
        .O(D0[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_30
       (.I0(out_fifo[49]),
        .I1(phy_wrdata[61]),
        .I2(phy_control_i),
        .I3(out_fifo_1[27]),
        .I4(out_fifo_2),
        .O(D8[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_30__0
       (.I0(out_fifo[63]),
        .I1(phy_wrdata[63]),
        .I2(phy_control_i),
        .I3(out_fifo_3[23]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[63] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_31
       (.I0(out_fifo[33]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[26]),
        .I4(out_fifo_2),
        .O(D8[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_31__0
       (.I0(out_fifo[47]),
        .I1(phy_wrdata[47]),
        .I2(phy_control_i),
        .I3(out_fifo_3[22]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[63] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_32
       (.I0(out_fifo[17]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[25]),
        .I4(out_fifo_2),
        .O(D8[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_32__0
       (.I0(out_fifo[31]),
        .I1(phy_wrdata[27]),
        .I2(phy_control_i),
        .I3(out_fifo_3[21]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[63] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_33
       (.I0(out_fifo[1]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[24]),
        .I4(out_fifo_2),
        .O(D8[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_33__0
       (.I0(out_fifo[15]),
        .I1(phy_wrdata[45]),
        .I2(phy_control_i),
        .I3(out_fifo_3[20]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[63] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_34__0
       (.I0(out_fifo[57]),
        .I1(phy_wrdata[61]),
        .I2(phy_control_i),
        .I3(out_fifo_3[31]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[57] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_35__0
       (.I0(out_fifo[41]),
        .I1(phy_wrdata[45]),
        .I2(phy_control_i),
        .I3(out_fifo_3[30]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[57] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_36__0
       (.I0(out_fifo[25]),
        .I1(phy_wrdata[29]),
        .I2(phy_control_i),
        .I3(out_fifo_3[29]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[57] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_37__0
       (.I0(out_fifo[9]),
        .I1(phy_wrdata[13]),
        .I2(phy_control_i),
        .I3(out_fifo_3[28]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[57] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_4
       (.I0(out_fifo[23]),
        .I1(phy_wrdata[27]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[5]),
        .I4(out_fifo_2),
        .O(D0[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_5
       (.I0(out_fifo[7]),
        .I1(phy_wrdata[45]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[4]),
        .I4(out_fifo_2),
        .O(D0[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_6
       (.I0(out_fifo[54]),
        .I1(phy_wrdata[62]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[3]),
        .I4(out_fifo_2),
        .O(D2[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_6__0
       (.I0(out_fifo[59]),
        .I1(phy_wrdata[63]),
        .I2(phy_control_i),
        .I3(out_fifo_3[3]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[59] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_7
       (.I0(out_fifo[38]),
        .I1(phy_wrdata[46]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[2]),
        .I4(out_fifo_2),
        .O(D2[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_7__0
       (.I0(out_fifo[43]),
        .I1(phy_wrdata[47]),
        .I2(phy_control_i),
        .I3(out_fifo_3[2]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[59] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_8
       (.I0(out_fifo[22]),
        .I1(phy_wrdata[30]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[1]),
        .I4(out_fifo_2),
        .O(D2[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_8__0
       (.I0(out_fifo[27]),
        .I1(phy_wrdata[27]),
        .I2(phy_control_i),
        .I3(out_fifo_3[1]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[59] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_9
       (.I0(out_fifo[6]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[0]),
        .I4(out_fifo_2),
        .O(D2[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_9__0
       (.I0(out_fifo[11]),
        .I1(phy_wrdata[45]),
        .I2(phy_control_i),
        .I3(out_fifo_3[0]),
        .I4(out_fifo_4),
        .O(\write_buffer.wr_buf_out_data_reg[59] [0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_1
       (.I0(phy_control_i_10),
        .I1(calib_data_offset_0[5]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[8]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_10
       (.I0(mc_cmd[1]),
        .I1(calib_cmd[1]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_11
       (.I0(mc_cmd[0]),
        .I1(calib_cmd[0]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'hE)) 
    phy_control_i_i_1__0
       (.I0(phy_control_i),
        .I1(calib_ctl_wren_reg_0),
        .O(phy_cmd_wr_en));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_2
       (.I0(phy_control_i_9),
        .I1(calib_data_offset_0[4]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    phy_control_i_i_3
       (.I0(phy_control_i_5),
        .I1(phy_control_i_0),
        .I2(calib_data_offset_1[5]),
        .O(\cmd_pipe_plus.mc_data_offset_1_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_3__0
       (.I0(phy_control_i_8),
        .I1(calib_data_offset_0[3]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[6]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    phy_control_i_i_4
       (.I0(phy_control_i_4),
        .I1(phy_control_i_0),
        .I2(calib_data_offset_1[4]),
        .O(\cmd_pipe_plus.mc_data_offset_1_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_4__0
       (.I0(phy_control_i_6[1]),
        .I1(calib_data_offset_0[2]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[5]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    phy_control_i_i_5
       (.I0(phy_control_i_3),
        .I1(phy_control_i_0),
        .I2(calib_data_offset_1[3]),
        .O(\cmd_pipe_plus.mc_data_offset_1_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_5__0
       (.I0(phy_control_i_7),
        .I1(calib_data_offset_0[1]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    phy_control_i_i_6
       (.I0(phy_control_i_1[1]),
        .I1(phy_control_i_0),
        .I2(calib_data_offset_1[2]),
        .O(\cmd_pipe_plus.mc_data_offset_1_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_6__0
       (.I0(phy_control_i_6[0]),
        .I1(calib_data_offset_0[0]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    phy_control_i_i_7
       (.I0(phy_control_i_2),
        .I1(phy_control_i_0),
        .I2(calib_data_offset_1[1]),
        .O(\cmd_pipe_plus.mc_data_offset_1_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    phy_control_i_i_8
       (.I0(phy_control_i_1[0]),
        .I1(phy_control_i_0),
        .I2(calib_data_offset_1[0]),
        .O(\cmd_pipe_plus.mc_data_offset_1_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_9
       (.I0(mc_cas_n),
        .I1(calib_cmd[2]),
        .I2(phy_control_i_0),
        .O(PHYCTLWD[2]));
  FDCE phy_reset_n_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(\init_state_r_reg[6]_0 ),
        .D(cnt_pwron_reset_done_r),
        .Q(phy_reset_n));
  FDRE pi_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r),
        .Q(pi_calib_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_calib_done_r_i_1
       (.I0(pi_calib_rank_done_r),
        .I1(pi_calib_done_r),
        .O(pi_calib_done_r_i_1_n_0));
  FDRE pi_calib_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r_i_1_n_0),
        .Q(pi_calib_done_r),
        .R(\init_state_r_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    pi_calib_rank_done_r_i_1
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .O(init_next_state196_out));
  FDRE pi_calib_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_next_state196_out),
        .Q(pi_calib_rank_done_r),
        .R(prech_req_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \pi_dqs_found_all_bank[1]_i_1 
       (.I0(pi_dqs_found_start_reg_1),
        .I1(\pi_dqs_found_all_bank_reg[1] ),
        .O(pi_dqs_found_start_reg_0));
  FDRE pi_dqs_found_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_0),
        .Q(pi_dqs_found_done_r1),
        .R(\init_state_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h000000AE)) 
    pi_dqs_found_start_i_1
       (.I0(pi_dqs_found_start_reg_1),
        .I1(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I2(pi_dqs_found_done_r1_reg_0),
        .I3(wrlvl_byte_redo),
        .I4(\complex_wait_cnt_reg[3]_0 ),
        .O(pi_dqs_found_start_i_1_n_0));
  FDRE pi_dqs_found_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_start_i_1_n_0),
        .Q(pi_dqs_found_start_reg_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1_reg_0),
        .Q(pi_phase_locked_all_r1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1),
        .Q(pi_phase_locked_all_r2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r2),
        .Q(pi_phase_locked_all_r3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r3),
        .Q(pi_phase_locked_all_r4),
        .R(1'b0));
  FDRE prbs_rdlvl_done_pulse_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prbs_rdlvl_done_pulse0),
        .Q(prbs_rdlvl_done_pulse_reg_0),
        .R(1'b0));
  (* srl_bus_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg " *) 
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 " *) 
  SRL16E \prech_done_dly_r_reg[15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(prech_done_pre),
        .Q(\prech_done_dly_r_reg[15]_srl16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF40000)) 
    \prech_done_dly_r_reg[15]_srl16_i_1 
       (.I0(prech_pending_r_i_2_n_0),
        .I1(cnt_cmd_done_r),
        .I2(prech_pending_r_i_3_n_0),
        .I3(prech_pending_r_i_4_n_0),
        .I4(prech_pending_r),
        .I5(prech_req_posedge_r_reg_0),
        .O(prech_done_pre));
  FDRE prech_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\prech_done_dly_r_reg[15]_srl16_n_0 ),
        .Q(prech_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000B0000)) 
    prech_pending_r_i_1
       (.I0(prech_pending_r_i_2_n_0),
        .I1(cnt_cmd_done_r),
        .I2(prech_pending_r_i_3_n_0),
        .I3(prech_pending_r_i_4_n_0),
        .I4(prech_pending_r),
        .I5(prech_req_posedge_r_reg_0),
        .O(prech_pending_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFE)) 
    prech_pending_r_i_2
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(prech_pending_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAFAAAEFAAAAAAEA)) 
    prech_pending_r_i_3
       (.I0(rdlvl_stg1_start_i_2_n_0),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[5]_i_9_n_0 ),
        .O(prech_pending_r_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    prech_pending_r_i_4
       (.I0(prech_pending_r_i_5_n_0),
        .I1(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .I2(rdlvl_stg1_done_r1_reg_0),
        .I3(complex_oclkdelay_calib_start_r1),
        .I4(\num_refresh[3]_i_7_n_0 ),
        .O(prech_pending_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h4444404044444000)) 
    prech_pending_r_i_5
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(\init_state_r[6]_i_6_n_0 ),
        .I2(cnt_cmd_done_r),
        .I3(rdlvl_stg1_done_r1_reg_0),
        .I4(dqs_found_prech_req),
        .I5(rdlvl_last_byte_done_r),
        .O(prech_pending_r_i_5_n_0));
  FDRE prech_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_pending_r_i_1_n_0),
        .Q(prech_pending_r),
        .R(\init_state_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h54545554)) 
    prech_req_posedge_r_i_1
       (.I0(prech_req_r),
        .I1(rdlvl_prech_req),
        .I2(wrcal_prech_req),
        .I3(dqs_found_prech_req),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_3_n_0 ),
        .O(prech_req_posedge_r0));
  FDRE prech_req_posedge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req_posedge_r0),
        .Q(prech_req_posedge_r_reg_0),
        .R(prech_req_r_reg_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    prech_req_r_i_1
       (.I0(rdlvl_prech_req),
        .I1(wrcal_prech_req),
        .I2(dqs_found_prech_req),
        .I3(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I4(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I5(prech_req_r_i_2_n_0),
        .O(prech_req));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    prech_req_r_i_2
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(prech_req_r_i_2_n_0));
  FDRE prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req),
        .Q(prech_req_r),
        .R(prech_req_r_reg_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    pwron_ce_r_i_1
       (.I0(cnt_pwron_ce_r_reg[9]),
        .I1(cnt_pwron_ce_r_reg[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[6]),
        .I4(cnt_pwron_ce_r_reg[8]),
        .O(pwron_ce_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    pwron_ce_r_i_2
       (.I0(cnt_pwron_ce_r_reg[5]),
        .I1(cnt_pwron_ce_r_reg[3]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .I3(cnt_pwron_ce_r_reg[0]),
        .I4(cnt_pwron_ce_r_reg[2]),
        .I5(cnt_pwron_ce_r_reg[4]),
        .O(pwron_ce_r_i_2_n_0));
  FDRE pwron_ce_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pwron_ce_r_i_1_n_0),
        .Q(pwron_ce_r),
        .R(prech_req_r_reg_0));
  FDRE rdlvl_last_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_last_byte_done),
        .Q(rdlvl_last_byte_done_r),
        .R(1'b0));
  (* srl_bus_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg " *) 
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 " *) 
  SRL16E \rdlvl_start_dly0_r_reg[13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(rdlvl_start_pre),
        .Q(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ));
  FDRE \rdlvl_start_dly0_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ),
        .Q(rdlvl_start_dly0_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    rdlvl_start_pre_i_1
       (.I0(pi_dqs_found_done_r1_reg_0),
        .I1(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r[5]_i_2_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(rdlvl_start_pre),
        .O(rdlvl_start_pre_i_1_n_0));
  FDRE rdlvl_start_pre_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_start_pre_i_1_n_0),
        .Q(rdlvl_start_pre),
        .R(\init_state_r_reg[6]_0 ));
  FDRE rdlvl_stg1_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_done_r1_reg_1),
        .Q(rdlvl_stg1_done_r1_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    rdlvl_stg1_start_i_1
       (.I0(rdlvl_start_dly0_r),
        .I1(rdlvl_stg1_start_i_2_n_0),
        .I2(pi_dqs_found_done_r1_reg_0),
        .I3(rdlvl_stg1_start_reg_0),
        .O(rdlvl_stg1_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    rdlvl_stg1_start_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(rdlvl_stg1_start_i_2_n_0));
  FDRE rdlvl_stg1_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_i_1_n_0),
        .Q(rdlvl_stg1_start_reg_0),
        .R(mpr_rdlvl_start_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    read_calib_i_1
       (.I0(\calib_zero_inputs_reg[1] ),
        .I1(read_calib_i_2_n_0),
        .I2(phy_read_calib),
        .I3(pi_calib_done),
        .O(read_calib_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    read_calib_i_2
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(read_calib_i_3_n_0),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(read_calib_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    read_calib_i_3
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(read_calib_i_3_n_0));
  FDRE read_calib_reg
       (.C(CLK),
        .CE(1'b1),
        .D(read_calib_i_1_n_0),
        .Q(phy_read_calib),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_ctrl_cnt_r[0]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_ctrl_cnt_r[1]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[1]),
        .I1(reg_ctrl_cnt_r_reg[0]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \reg_ctrl_cnt_r[2]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[2]),
        .I1(reg_ctrl_cnt_r_reg[0]),
        .I2(reg_ctrl_cnt_r_reg[1]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reg_ctrl_cnt_r[3]_i_1 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .O(ddr2_pre_flag_r));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \reg_ctrl_cnt_r[3]_i_2 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(reg_ctrl_cnt_r));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_ctrl_cnt_r[3]_i_3 
       (.I0(reg_ctrl_cnt_r_reg[3]),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[0]),
        .I3(reg_ctrl_cnt_r_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_ctrl_cnt_r[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(\reg_ctrl_cnt_r[3]_i_4_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[0] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[0]),
        .Q(reg_ctrl_cnt_r_reg[0]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[1] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[1]),
        .Q(reg_ctrl_cnt_r_reg[1]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[2] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[2]),
        .Q(reg_ctrl_cnt_r_reg[2]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[3] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[3]),
        .Q(reg_ctrl_cnt_r_reg[3]),
        .R(ddr2_pre_flag_r));
  FDRE reset_rd_addr_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr_reg_n_0),
        .Q(reset_rd_addr_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \row_cnt_victim_rotate.complex_row_cnt[0]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I2(\one_rank.stg1_wr_done_reg_0 ),
        .I3(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00606666)) 
    \row_cnt_victim_rotate.complex_row_cnt[1]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000780078787878)) 
    \row_cnt_victim_rotate.complex_row_cnt[2]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_2 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF2F0F2F0F2F0F2F2)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_1 
       (.I0(\one_rank.stg1_wr_done_reg_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I3(reset_rd_addr_r1),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I5(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .O(complex_row_cnt));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010101)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_4 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(wr_victim_inc),
        .I2(reset_rd_addr_r1),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I4(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_5 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I1(wr_victim_inc),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I3(\calib_zero_inputs_reg[1] ),
        .I4(rdlvl_stg1_done_r1_reg_0),
        .I5(rdlvl_stg1_done_r1_reg_1),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_6 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I5(\complex_row_cnt_ocal[3]_i_8_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_8 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022226AAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000262A)) 
    \row_cnt_victim_rotate.complex_row_cnt[6]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I1(complex_row_cnt),
        .I2(complex_sample_cnt_inc_r2),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022226AAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222202)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_3 
       (.I0(\one_rank.stg1_wr_done_reg_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I3(reset_rd_addr_r1),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[0] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[1] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[2] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[3] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[4] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \stg1_wr_rd_cnt[0]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h82AA)) 
    \stg1_wr_rd_cnt[1]_i_1 
       (.I0(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \stg1_wr_rd_cnt[2]_i_1 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A8AAA8AAA800A8)) 
    \stg1_wr_rd_cnt[3]_i_1 
       (.I0(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I4(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\stg1_wr_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    \stg1_wr_rd_cnt[3]_i_2 
       (.I0(complex_row0_rd_done),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_wr_done),
        .I3(complex_row0_wr_done),
        .I4(wr_victim_inc),
        .O(\stg1_wr_rd_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h8288AAAA)) 
    \stg1_wr_rd_cnt[4]_i_1 
       (.I0(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555545)) 
    \stg1_wr_rd_cnt[4]_i_2 
       (.I0(\complex_wait_cnt_reg[3]_0 ),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(\init_state_r[5]_i_9_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\stg1_wr_rd_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \stg1_wr_rd_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r[2]_i_6_n_0 ),
        .I5(rdlvl_last_byte_done),
        .O(\stg1_wr_rd_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEBEEEEAAAAAAAA)) 
    \stg1_wr_rd_cnt[5]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I5(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \stg1_wr_rd_cnt[5]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .O(\stg1_wr_rd_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \stg1_wr_rd_cnt[6]_i_1 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \stg1_wr_rd_cnt[6]_i_2 
       (.I0(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I2(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \stg1_wr_rd_cnt[7]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\stg1_wr_rd_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    \stg1_wr_rd_cnt[8]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I4(new_burst_r),
        .O(\stg1_wr_rd_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hA8AA0200)) 
    \stg1_wr_rd_cnt[8]_i_2 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\stg1_wr_rd_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \stg1_wr_rd_cnt[8]_i_3 
       (.I0(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \stg1_wr_rd_cnt[8]_i_4 
       (.I0(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\stg1_wr_rd_cnt[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \stg1_wr_rd_cnt[8]_i_5 
       (.I0(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(\stg1_wr_rd_cnt[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stg1_wr_rd_cnt[8]_i_6 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\stg1_wr_rd_cnt[8]_i_6_n_0 ));
  FDRE \stg1_wr_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[0]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[1]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[2]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[3]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[4] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[4]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[5] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[5]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[6] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[6]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[7] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[7]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[8] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[8]_i_2_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .R(1'b0));
  FDRE wl_sm_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_2_reg_n_0_[3] ),
        .Q(wl_sm_start),
        .R(\init_state_r_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h00AE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_1 
       (.I0(complex_row0_wr_done),
        .I1(rdlvl_stg1_done_r1_reg_0),
        .I2(\wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ),
        .I3(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_2 
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_3 
       (.I0(\wr_done_victim_rotate.complex_row0_wr_done_i_4_n_0 ),
        .I1(\calib_zero_inputs_reg[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .I4(\complex_row_cnt_ocal[3]_i_5_n_0 ),
        .I5(wr_victim_inc),
        .O(complex_row0_wr_done0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_4 
       (.I0(prbs_rdlvl_done_pulse_reg_0),
        .I1(complex_byte_rd_done),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_4_n_0 ));
  FDRE \wr_done_victim_rotate.complex_row0_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ),
        .Q(complex_row0_wr_done),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_1 
       (.I0(complex_row1_wr_done),
        .I1(complex_row1_wr_done0),
        .I2(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_2 
       (.I0(complex_row0_wr_done),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(wr_victim_inc_i_2_n_0),
        .O(complex_row1_wr_done0));
  FDRE \wr_done_victim_rotate.complex_row1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ),
        .Q(complex_row1_wr_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    wr_en_inferred__0_i_1
       (.I0(wr_en_inferred__0_i_1_0),
        .I1(calib_ctl_wren_reg_0),
        .I2(phy_control_i),
        .O(calib_ctl_wren_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    wr_level_dqs_asrt_i_1
       (.I0(\en_cnt_div2.wrlvl_odt_i_2_n_0 ),
        .I1(wrlvl_active_r1),
        .I2(wr_level_dqs_asrt),
        .I3(\calib_zero_inputs_reg[1] ),
        .O(wr_level_dqs_asrt_i_1_n_0));
  FDRE wr_level_dqs_asrt_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_dqs_asrt_i_1_n_0),
        .Q(wr_level_dqs_asrt),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    wr_lvl_start_i_1
       (.I0(wr_lvl_start_reg_0),
        .I1(dqs_asrt_cnt[0]),
        .I2(dqs_asrt_cnt[1]),
        .I3(wrlvl_active),
        .I4(\calib_zero_inputs_reg[1] ),
        .O(wr_lvl_start_i_1_n_0));
  FDRE wr_lvl_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_lvl_start_i_1_n_0),
        .Q(wr_lvl_start_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \wr_ptr[2]_i_1__5 
       (.I0(calib_ctl_wren_reg_0),
        .I1(phy_control_i),
        .I2(\wr_ptr_timing_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    wr_victim_inc_i_1
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(complex_row0_wr_done),
        .I5(\one_rank.stg1_wr_done_reg_0 ),
        .O(wr_victim_inc0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    wr_victim_inc_i_2
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(wr_victim_inc_i_2_n_0));
  FDRE wr_victim_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_victim_inc0),
        .Q(wr_victim_inc),
        .R(prech_req_r_reg_0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    wrcal_final_chk_i_1
       (.I0(\init_state_r[0]_i_1_n_0 ),
        .I1(\init_state_r[5]_i_1_n_0 ),
        .I2(\init_state_r[4]_i_1_n_0 ),
        .I3(wrcal_final_chk_i_2_n_0),
        .I4(wrcal_final_chk),
        .O(wrcal_final_chk_i_1_n_0));
  LUT6 #(
    .INIT(64'h020EFFFFFFFFFFFF)) 
    wrcal_final_chk_i_10
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r[3]_i_15_n_0 ),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(wrcal_final_chk_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h80)) 
    wrcal_final_chk_i_11
       (.I0(wrlvl_rank_done_r7),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .O(wrcal_final_chk_i_11_n_0));
  LUT6 #(
    .INIT(64'h4000404000000000)) 
    wrcal_final_chk_i_2
       (.I0(\init_state_r[6]_i_1_n_0 ),
        .I1(burst_addr_r_reg_0),
        .I2(\init_state_r[1]_i_1_n_0 ),
        .I3(wrcal_final_chk_i_3_n_0),
        .I4(wrcal_final_chk_i_4_n_0),
        .I5(\init_state_r[3]_i_1_n_0 ),
        .O(wrcal_final_chk_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFF1FFF1FFF1FFFF)) 
    wrcal_final_chk_i_3
       (.I0(wrcal_final_chk_i_5_n_0),
        .I1(\init_state_r[6]_i_3_n_0 ),
        .I2(\init_state_r[2]_i_10_n_0 ),
        .I3(wrcal_final_chk_i_6_n_0),
        .I4(prech_req_r_i_2_n_0),
        .I5(\init_state_r[2]_i_7_n_0 ),
        .O(wrcal_final_chk_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAEFFFAAAAEFAA)) 
    wrcal_final_chk_i_4
       (.I0(\init_state_r[2]_i_6_n_0 ),
        .I1(\init_state_r[2]_i_15_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[2]_i_14_n_0 ),
        .I5(wrcal_final_chk_i_7_n_0),
        .O(wrcal_final_chk_i_4_n_0));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    wrcal_final_chk_i_5
       (.I0(\init_state_r[2]_i_4_n_0 ),
        .I1(wrcal_final_chk_i_8_n_0),
        .I2(reset_rd_addr_r1),
        .I3(ddr3_lm_done_r_i_2_n_0),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(wrcal_final_chk_i_5_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F4FFF4)) 
    wrcal_final_chk_i_6
       (.I0(\init_state_r[2]_i_8_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I2(wrcal_final_chk_i_9_n_0),
        .I3(\init_state_r[2]_i_18_n_0 ),
        .I4(\init_state_r[2]_i_17_n_0 ),
        .I5(\wrcal_reads[7]_i_4_n_0 ),
        .O(wrcal_final_chk_i_6_n_0));
  LUT6 #(
    .INIT(64'h0C007F7FFFFF7F7F)) 
    wrcal_final_chk_i_7
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(prbs_rdlvl_done_pulse0),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(wrcal_final_chk_i_10_n_0),
        .O(wrcal_final_chk_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000DFFFD0FF)) 
    wrcal_final_chk_i_8
       (.I0(pi_calib_done),
        .I1(wrcal_final_chk_i_5_0),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(wrcal_final_chk_i_8_n_0));
  LUT6 #(
    .INIT(64'hAA00ABFFAA00AB00)) 
    wrcal_final_chk_i_9
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(wrcal_final_chk_i_11_n_0),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[2]_i_31_n_0 ),
        .I5(\init_state_r[2]_i_30_n_0 ),
        .O(wrcal_final_chk_i_9_n_0));
  FDRE wrcal_final_chk_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_final_chk_i_1_n_0),
        .Q(wrcal_final_chk),
        .R(mpr_rdlvl_start_reg_1));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    wrcal_rd_wait_i_1
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(wrcal_rd_wait_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(wrcal_rd_wait_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    wrcal_rd_wait_i_2
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .O(wrcal_rd_wait_i_2_n_0));
  FDRE wrcal_rd_wait_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_rd_wait_i_1_n_0),
        .Q(wrcal_rd_wait),
        .R(mpr_rdlvl_start_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_reads[0]_i_1 
       (.I0(wrcal_reads),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \wrcal_reads[1]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFFE1)) 
    \wrcal_reads[2]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \wrcal_reads[3]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \wrcal_reads[4]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[3] ),
        .I1(\wrcal_reads_reg_n_0_[2] ),
        .I2(\wrcal_reads_reg_n_0_[0] ),
        .I3(\wrcal_reads_reg_n_0_[1] ),
        .I4(\wrcal_reads_reg_n_0_[4] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFB0004)) 
    \wrcal_reads[5]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads[5]_i_2_n_0 ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(\wrcal_reads_reg_n_0_[5] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrcal_reads[5]_i_2 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \wrcal_reads[6]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[5] ),
        .I1(\wrcal_reads_reg_n_0_[4] ),
        .I2(\wrcal_reads[7]_i_7_n_0 ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \wrcal_reads[7]_i_1 
       (.I0(\calib_zero_inputs_reg[1] ),
        .I1(\wrcal_reads[7]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(wrcal_reads02_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrcal_reads[7]_i_2 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads[7]_i_5_n_0 ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \wrcal_reads[7]_i_3 
       (.I0(\wrcal_reads[7]_i_7_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[4] ),
        .I2(\wrcal_reads_reg_n_0_[5] ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(\wrcal_reads_reg_n_0_[7] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \wrcal_reads[7]_i_4 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .O(\wrcal_reads[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wrcal_reads[7]_i_5 
       (.I0(\wrcal_reads_reg_n_0_[7] ),
        .I1(\wrcal_reads_reg_n_0_[6] ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[5] ),
        .I4(\wrcal_reads_reg_n_0_[2] ),
        .I5(\wrcal_reads_reg_n_0_[3] ),
        .O(\wrcal_reads[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \wrcal_reads[7]_i_6 
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(\init_state_r[6]_i_6_n_0 ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\wrcal_reads_reg_n_0_[1] ),
        .I4(\wrcal_reads_reg_n_0_[0] ),
        .I5(\wrcal_reads[7]_i_5_n_0 ),
        .O(wrcal_reads));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrcal_reads[7]_i_7 
       (.I0(\wrcal_reads_reg_n_0_[3] ),
        .I1(\wrcal_reads_reg_n_0_[2] ),
        .I2(\wrcal_reads_reg_n_0_[0] ),
        .I3(\wrcal_reads_reg_n_0_[1] ),
        .O(\wrcal_reads[7]_i_7_n_0 ));
  FDRE \wrcal_reads_reg[0] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[0]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[0] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[1] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[1]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[1] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[2] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[2]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[2] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[3] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[3]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[3] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[4] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[4]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[4] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[5] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[5]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[5] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[6] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[6]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[6] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[7] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[7]_i_3_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[7] ),
        .R(wrcal_reads02_out));
  FDRE wrcal_resume_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_resume_w),
        .Q(wrcal_resume_r),
        .R(1'b0));
  FDRE wrcal_sanity_chk_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_final_chk),
        .Q(wrcal_sanity_chk),
        .R(1'b0));
  (* srl_bus_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg " *) 
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 " *) 
  SRL16E \wrcal_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(p_3_out),
        .Q(\wrcal_start_dly_r_reg[4]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h01000400)) 
    \wrcal_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(p_3_out));
  FDRE \wrcal_start_dly_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_start_dly_r_reg[4]_srl5_n_0 ),
        .Q(wrcal_start_dly_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    wrcal_start_i_1
       (.I0(wrcal_start_reg_0),
        .I1(wrcal_start_dly_r),
        .I2(wrlvl_byte_redo),
        .I3(\complex_wait_cnt_reg[3]_0 ),
        .O(wrcal_start_i_1_n_0));
  FDRE wrcal_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_start_i_1_n_0),
        .Q(wrcal_start_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrcal_wr_cnt[0]_i_1 
       (.I0(wrcal_wr_cnt_reg[0]),
        .O(\wrcal_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrcal_wr_cnt[1]_i_1 
       (.I0(wrcal_wr_cnt_reg[0]),
        .I1(wrcal_wr_cnt_reg[1]),
        .O(\wrcal_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \wrcal_wr_cnt[2]_i_1 
       (.I0(wrcal_wr_cnt_reg[2]),
        .I1(wrcal_wr_cnt_reg[1]),
        .I2(wrcal_wr_cnt_reg[0]),
        .O(wrcal_wr_cnt0__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    \wrcal_wr_cnt[3]_i_1 
       (.I0(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I1(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I2(\wrcal_wr_cnt[3]_i_4_n_0 ),
        .I3(wrcal_wr_cnt_reg[3]),
        .I4(wrcal_wr_cnt_reg[2]),
        .I5(\complex_wait_cnt_reg[3]_0 ),
        .O(\wrcal_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \wrcal_wr_cnt[3]_i_2 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[6]_i_6_n_0 ),
        .I5(new_burst_r),
        .O(\wrcal_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hCCC9)) 
    \wrcal_wr_cnt[3]_i_3 
       (.I0(wrcal_wr_cnt_reg[2]),
        .I1(wrcal_wr_cnt_reg[3]),
        .I2(wrcal_wr_cnt_reg[0]),
        .I3(wrcal_wr_cnt_reg[1]),
        .O(wrcal_wr_cnt0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrcal_wr_cnt[3]_i_4 
       (.I0(wrcal_wr_cnt_reg[0]),
        .I1(wrcal_wr_cnt_reg[1]),
        .O(\wrcal_wr_cnt[3]_i_4_n_0 ));
  FDRE \wrcal_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[0]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg[0]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[1]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg[1]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDSE \wrcal_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0__0[2]),
        .Q(wrcal_wr_cnt_reg[2]),
        .S(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0__0[3]),
        .Q(wrcal_wr_cnt_reg[3]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h53F3)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(wrcal_pat_cnt[0]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h02F2)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hCFAA)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[0]),
        .I2(wrcal_pat_cnt[1]),
        .I3(rdlvl_stg1_done_r1_reg_1),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[27]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(wrdata_pat_cnt[0]),
        .O(p_2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .O(p_2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(wrdata_pat_cnt[1]),
        .I3(wrdata_pat_cnt[0]),
        .O(p_2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(wrcal_pat_cnt[1]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[44]_i_1 
       (.I0(rdlvl_stg1_done_r1_reg_1),
        .I1(wrdata_pat_cnt[0]),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[44]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[45]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .O(p_2_out[45]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[46]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(wrdata_pat_cnt[0]),
        .O(p_2_out[46]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[60]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[60]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h3505)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[61]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(rdlvl_stg1_done_r1_reg_1),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[61]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[62]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[62]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h8B03)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2 
       (.I0(wrcal_pat_cnt[1]),
        .I1(rdlvl_stg1_done_r1_reg_1),
        .I2(wrdata_pat_cnt[0]),
        .I3(wrcal_pat_cnt[0]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2_n_0 ));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1_n_0 ),
        .Q(phy_wrdata[12]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[13]),
        .Q(phy_wrdata[13]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ),
        .Q(phy_wrdata[14]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[27] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[27]),
        .Q(phy_wrdata[27]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[28] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[28]),
        .Q(phy_wrdata[28]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[29]),
        .Q(phy_wrdata[29]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[30] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1_n_0 ),
        .Q(phy_wrdata[30]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[44] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[44]),
        .Q(phy_wrdata[44]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[45] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[45]),
        .Q(phy_wrdata[45]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[46] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[46]),
        .Q(phy_wrdata[46]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[47] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(rdlvl_stg1_done_r1_reg_1),
        .Q(phy_wrdata[47]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[60] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[60]),
        .Q(phy_wrdata[60]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[61] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[61]),
        .Q(phy_wrdata[61]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[62] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(p_2_out[62]),
        .Q(phy_wrdata[62]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_2_n_0 ),
        .Q(phy_wrdata[63]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAA8A8)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_1 
       (.I0(new_burst_r),
        .I1(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I2(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I3(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I4(\init_state_r[6]_i_6_n_0 ),
        .I5(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ),
        .O(phy_wrdata_en_r10));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_2 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ));
  FDRE \wrdqen_div2.phy_wrdata_en_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_wrdata_en_r10),
        .Q(phy_wrdata_en_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \wrdqen_div2.wrcal_pat_cnt[0]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \wrdqen_div2.wrcal_pat_cnt[1]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(wrcal_pat_cnt[0]),
        .I2(calib_wrdata_en_i_2_n_0),
        .I3(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \wrdqen_div2.wrdata_pat_cnt[0]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \wrdqen_div2.wrdata_pat_cnt[1]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(calib_wrdata_en_i_2_n_0),
        .I3(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007F7F7F00)) 
    write_calib_i_1
       (.I0(done_dqs_tap_inc),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .I3(wrlvl_active_r1),
        .I4(phy_write_calib),
        .I5(\calib_zero_inputs_reg[1] ),
        .O(write_calib_i_1_n_0));
  FDRE write_calib_reg
       (.C(CLK),
        .CE(1'b1),
        .D(write_calib_i_1_n_0),
        .Q(phy_write_calib),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005540)) 
    wrlvl_active_i_1
       (.I0(done_dqs_tap_inc),
        .I1(wrlvl_odt),
        .I2(\en_cnt_div2.wrlvl_odt_i_2_n_0 ),
        .I3(wrlvl_active),
        .I4(wrlvl_rank_done),
        .I5(\calib_zero_inputs_reg[1] ),
        .O(wrlvl_active_i_1_n_0));
  FDRE wrlvl_active_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_active),
        .Q(wrlvl_active_r1),
        .R(1'b0));
  FDRE wrlvl_active_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_active_i_1_n_0),
        .Q(wrlvl_active),
        .R(1'b0));
  FDRE wrlvl_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_done_r),
        .Q(wrlvl_done_r1),
        .R(1'b0));
  FDRE wrlvl_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_done_r_reg_0),
        .Q(wrlvl_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004454)) 
    wrlvl_final_if_rst_i_1
       (.I0(\complex_wait_cnt_reg[3]_0 ),
        .I1(wrlvl_final_if_rst),
        .I2(wrlvl_done_r),
        .I3(wrlvl_final_if_rst_i_2_n_0),
        .I4(\num_refresh[3]_i_8_n_0 ),
        .I5(wrlvl_final_if_rst_i_3_n_0),
        .O(wrlvl_final_if_rst_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h7)) 
    wrlvl_final_if_rst_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .O(wrlvl_final_if_rst_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    wrlvl_final_if_rst_i_3
       (.I0(\init_state_r[6]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(wrlvl_final_if_rst_i_3_n_0));
  FDRE wrlvl_final_if_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_final_if_rst_i_1_n_0),
        .Q(wrlvl_final_if_rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00005510)) 
    wrlvl_odt_ctl_i_1
       (.I0(\complex_wait_cnt_reg[3]_0 ),
        .I1(wrlvl_rank_done_r1),
        .I2(wrlvl_rank_done),
        .I3(wrlvl_odt_ctl),
        .I4(wrlvl_odt_ctl_i_2_n_0),
        .O(wrlvl_odt_ctl_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    wrlvl_odt_ctl_i_2
       (.I0(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(complex_oclkdelay_calib_start_int_i_2_n_0),
        .I4(wrlvl_odt_ctl_i_3_n_0),
        .I5(init_state_r1[3]),
        .O(wrlvl_odt_ctl_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    wrlvl_odt_ctl_i_3
       (.I0(init_state_r1[6]),
        .I1(init_state_r1[0]),
        .I2(init_state_r1[5]),
        .I3(init_state_r1[4]),
        .I4(init_state_r1[1]),
        .I5(init_state_r1[2]),
        .O(wrlvl_odt_ctl_i_3_n_0));
  FDRE wrlvl_odt_ctl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_odt_ctl_i_1_n_0),
        .Q(wrlvl_odt_ctl),
        .R(1'b0));
  FDRE wrlvl_rank_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_rank_done),
        .Q(wrlvl_rank_done_r1),
        .R(1'b0));
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r6_reg_srl5 " *) 
  SRL16E wrlvl_rank_done_r6_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(wrlvl_rank_done_r1),
        .Q(wrlvl_rank_done_r6_reg_srl5_n_0));
  FDRE wrlvl_rank_done_r7_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_rank_done_r6_reg_srl5_n_0),
        .Q(wrlvl_rank_done_r7),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_rdlvl" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_rdlvl
   (\rd_mux_sel_r_reg[0]_0 ,
    new_cnt_cpt_r_reg_0,
    samp_edge_cnt0_en_r,
    idelay_ce_int,
    idelay_inc_int,
    rdlvl_prech_req,
    pi_fine_dly_dec_done_reg_0,
    rdlvl_pi_stg2_f_en,
    rdlvl_pi_stg2_f_incdec,
    pi_stg2_load_reg_0,
    \cnt_shift_r_reg[0]_0 ,
    pi_cnt_dec_reg_0,
    rdlvl_stg1_done_int_reg_0,
    rdlvl_stg1_rank_done,
    rdlvl_last_byte_done,
    rdlvl_pi_incdec,
    rdlvl_stg1_done_int_reg_1,
    rdlvl_stg1_done_int_reg_2,
    \cal1_cnt_cpt_r_reg[0]_0 ,
    \FSM_onehot_cal1_state_r_reg[13]_0 ,
    rdlvl_stg1_done_int_reg_3,
    \po_stg2_wrcal_cnt_reg[1] ,
    \po_stg2_wrcal_cnt_reg[0] ,
    reset_if_reg,
    p_1_in,
    \pi_stg2_reg_l_reg[5]_0 ,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 ,
    CLK,
    \gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    new_cnt_cpt_r_reg_1,
    mpr_rdlvl_start_r_reg_0,
    rdlvl_stg1_start_r_reg_0,
    dqs_po_dec_done_r1_reg_0,
    \samp_edge_cnt1_r_reg[0]_0 ,
    \cnt_shift_r_reg[0]_1 ,
    found_second_edge_r_reg_0,
    rd_active_r,
    \cnt_shift_r_reg[2]_0 ,
    \idelay_tap_cnt_r_reg[0][1][1]_0 ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ,
    wrcal_final_chk_i_8,
    mpr_dec_cpt_r,
    \idelay_tap_cnt_r_reg[0][0][0]_0 ,
    Q,
    prech_done,
    \pi_counter_read_val_w[0]_2 ,
    \cnt_idel_dec_cpt_r_reg[5]_0 ,
    store_sr_req_r_reg_0,
    \pi_rdval_cnt_reg[3]_0 ,
    \cnt_idel_dec_cpt_r_reg[2]_0 ,
    pi_calib_done,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    reset_if,
    reset_if_reg_0,
    reset_if_r9,
    reset_if_reg_1,
    E,
    \tap_cnt_cpt_r_reg[5]_0 ,
    \wait_cnt_r_reg[0]_0 );
  output \rd_mux_sel_r_reg[0]_0 ;
  output new_cnt_cpt_r_reg_0;
  output samp_edge_cnt0_en_r;
  output idelay_ce_int;
  output idelay_inc_int;
  output rdlvl_prech_req;
  output pi_fine_dly_dec_done_reg_0;
  output rdlvl_pi_stg2_f_en;
  output rdlvl_pi_stg2_f_incdec;
  output pi_stg2_load_reg_0;
  output [0:0]\cnt_shift_r_reg[0]_0 ;
  output pi_cnt_dec_reg_0;
  output rdlvl_stg1_done_int_reg_0;
  output rdlvl_stg1_rank_done;
  output rdlvl_last_byte_done;
  output rdlvl_pi_incdec;
  output rdlvl_stg1_done_int_reg_1;
  output rdlvl_stg1_done_int_reg_2;
  output \cal1_cnt_cpt_r_reg[0]_0 ;
  output [0:0]\FSM_onehot_cal1_state_r_reg[13]_0 ;
  output rdlvl_stg1_done_int_reg_3;
  output \po_stg2_wrcal_cnt_reg[1] ;
  output \po_stg2_wrcal_cnt_reg[0] ;
  output reset_if_reg;
  output p_1_in;
  output [5:0]\pi_stg2_reg_l_reg[5]_0 ;
  input [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 ;
  input CLK;
  input \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input new_cnt_cpt_r_reg_1;
  input mpr_rdlvl_start_r_reg_0;
  input rdlvl_stg1_start_r_reg_0;
  input dqs_po_dec_done_r1_reg_0;
  input \samp_edge_cnt1_r_reg[0]_0 ;
  input \cnt_shift_r_reg[0]_1 ;
  input found_second_edge_r_reg_0;
  input rd_active_r;
  input \cnt_shift_r_reg[2]_0 ;
  input \idelay_tap_cnt_r_reg[0][1][1]_0 ;
  input \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  input \gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ;
  input wrcal_final_chk_i_8;
  input mpr_dec_cpt_r;
  input \idelay_tap_cnt_r_reg[0][0][0]_0 ;
  input [1:0]Q;
  input prech_done;
  input [5:0]\pi_counter_read_val_w[0]_2 ;
  input [0:0]\cnt_idel_dec_cpt_r_reg[5]_0 ;
  input store_sr_req_r_reg_0;
  input \pi_rdval_cnt_reg[3]_0 ;
  input \cnt_idel_dec_cpt_r_reg[2]_0 ;
  input pi_calib_done;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  input reset_if;
  input reset_if_reg_0;
  input reset_if_r9;
  input reset_if_reg_1;
  input [0:0]E;
  input [0:0]\tap_cnt_cpt_r_reg[5]_0 ;
  input [0:0]\wait_cnt_r_reg[0]_0 ;

  wire CLK;
  wire [0:0]E;
  wire \FSM_onehot_cal1_state_r[10]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[11]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[13]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[14]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[1]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[20]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[22]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[29]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[2]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_10_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_11_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_13_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_14_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_5_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_6_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_7_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_9_n_0 ;
  wire \FSM_onehot_cal1_state_r[4]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[7]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[9]_i_1_n_0 ;
  wire [0:0]\FSM_onehot_cal1_state_r_reg[13]_0 ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[12] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[14] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[15] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[16] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[1] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[20] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[22] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[29] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[34] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[3] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[7] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[9] ;
  wire [1:0]Q;
  wire [0:0]cal1_cnt_cpt_r;
  wire \cal1_cnt_cpt_r[0]_i_1_n_0 ;
  wire \cal1_cnt_cpt_r_reg[0]_0 ;
  wire \cal1_cnt_cpt_r_reg_n_0_[0] ;
  wire cal1_dlyce_cpt_r;
  wire cal1_dlyce_cpt_r_reg_n_0;
  wire cal1_dlyinc_cpt_r;
  wire cal1_dlyinc_cpt_r_reg_n_0;
  wire cal1_dq_idel_ce;
  wire cal1_dq_idel_inc;
  wire cal1_prech_req_r;
  wire cal1_prech_req_r__0;
  wire \cal1_state_r1[0]_i_1_n_0 ;
  wire \cal1_state_r1[0]_i_2_n_0 ;
  wire \cal1_state_r1[1]_i_1_n_0 ;
  wire \cal1_state_r1[1]_i_2_n_0 ;
  wire \cal1_state_r1[1]_i_3_n_0 ;
  wire \cal1_state_r1[2]_i_1_n_0 ;
  wire \cal1_state_r1[2]_i_2_n_0 ;
  wire \cal1_state_r1[3]_i_1_n_0 ;
  wire \cal1_state_r1[3]_i_2_n_0 ;
  wire \cal1_state_r1[3]_i_3_n_0 ;
  wire \cal1_state_r1[4]_i_1_n_0 ;
  wire \cal1_state_r1[5]_i_1_n_0 ;
  wire \cal1_state_r1_reg_n_0_[0] ;
  wire \cal1_state_r1_reg_n_0_[1] ;
  wire \cal1_state_r1_reg_n_0_[2] ;
  wire \cal1_state_r1_reg_n_0_[3] ;
  wire \cal1_state_r1_reg_n_0_[4] ;
  wire \cal1_state_r1_reg_n_0_[5] ;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire cal1_wait_cnt_en_r_i_2_n_0;
  wire \cal1_wait_cnt_r[4]_i_1_n_0 ;
  wire [4:0]cal1_wait_cnt_r_reg;
  wire cal1_wait_r;
  wire cal1_wait_r_i_1_n_0;
  wire [5:0]cnt_idel_dec_cpt_r;
  wire [4:0]cnt_idel_dec_cpt_r1;
  wire \cnt_idel_dec_cpt_r[0]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[0]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_14_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_15_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_16_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_12_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_14_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_1_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_2_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_2_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_8_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_8_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_8_n_7 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_2_n_0 ;
  wire [0:0]\cnt_idel_dec_cpt_r_reg[5]_0 ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[0] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[1] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[2] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[3] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[4] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[5] ;
  wire \cnt_shift_r[1]_i_1_n_0 ;
  wire \cnt_shift_r[1]_i_2_n_0 ;
  wire \cnt_shift_r[2]_i_1_n_0 ;
  wire \cnt_shift_r[3]_i_1_n_0 ;
  wire \cnt_shift_r[3]_i_2_n_0 ;
  wire [3:1]cnt_shift_r_reg;
  wire [0:0]\cnt_shift_r_reg[0]_0 ;
  wire \cnt_shift_r_reg[0]_1 ;
  wire \cnt_shift_r_reg[2]_0 ;
  wire detect_edge_done_r;
  wire detect_edge_done_r_i_1_n_0;
  wire detect_edge_done_r_i_2_n_0;
  wire [3:0]done_cnt;
  wire done_cnt1;
  wire \done_cnt[0]_i_1_n_0 ;
  wire \done_cnt[1]_i_1_n_0 ;
  wire \done_cnt[2]_i_1_n_0 ;
  wire \done_cnt[3]_i_1_n_0 ;
  wire dqs_po_dec_done_r1;
  wire dqs_po_dec_done_r1_reg_0;
  wire dqs_po_dec_done_r2;
  wire fine_dly_dec_done_r1;
  wire fine_dly_dec_done_r1_i_1_n_0;
  wire fine_dly_dec_done_r1_i_2_n_0;
  wire fine_dly_dec_done_r2;
  wire \first_edge_taps_r[5]_i_1_n_0 ;
  wire \first_edge_taps_r[5]_i_2_n_0 ;
  wire \first_edge_taps_r[5]_i_3_n_0 ;
  wire \first_edge_taps_r_reg_n_0_[0] ;
  wire \first_edge_taps_r_reg_n_0_[1] ;
  wire \first_edge_taps_r_reg_n_0_[2] ;
  wire \first_edge_taps_r_reg_n_0_[3] ;
  wire \first_edge_taps_r_reg_n_0_[4] ;
  wire \first_edge_taps_r_reg_n_0_[5] ;
  wire found_edge_r_i_1_n_0;
  wire found_edge_r_i_2_n_0;
  wire found_edge_r_reg_n_0;
  wire found_first_edge_r_i_1_n_0;
  wire found_first_edge_r_reg_n_0;
  wire found_second_edge_r_i_1_n_0;
  wire found_second_edge_r_reg_0;
  wire found_second_edge_r_reg_n_0;
  wire found_stable_eye_last_r;
  wire found_stable_eye_last_r_i_1_n_0;
  wire found_stable_eye_r_i_1_n_0;
  wire found_stable_eye_r_i_2_n_0;
  wire found_stable_eye_r_reg_n_0;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_77 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_93 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_85 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_101 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_62 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_30 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_14 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_46 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_78 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_94 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_86 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_102 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_64 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_32 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_16 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_48 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_79 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_95 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_87 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_103 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_66 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_34 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_18 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_50 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_80 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_96 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_88 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_104 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_68 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_36 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_20 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_52 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_81 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_97 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_89 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_105 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_70 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_38 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_22 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_54 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_82 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_98 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_90 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_106 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_72 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_40 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_24 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_56 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_83 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_99 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_91 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_107 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_74 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_42 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_26 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_58 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_84 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_100 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_92 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_108 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_76 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_44 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_28 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_60 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_reg_n_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg_n_0_[7] ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 ;
  wire \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 ;
  wire \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ;
  wire \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 ;
  wire \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ;
  wire \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 ;
  wire \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ;
  wire \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 ;
  wire \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ;
  wire \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 ;
  wire \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ;
  wire \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 ;
  wire \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ;
  wire \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 ;
  wire \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ;
  wire \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ;
  wire idel_adj_inc_i_1_n_0;
  wire idel_adj_inc_reg_n_0;
  wire [4:0]idel_dec_cnt;
  wire \idel_dec_cnt[3]_i_2_n_0 ;
  wire \idel_dec_cnt[4]_i_1_n_0 ;
  wire \idel_dec_cnt[4]_i_3_n_0 ;
  wire \idel_dec_cnt[4]_i_4_n_0 ;
  wire \idel_dec_cnt[4]_i_5_n_0 ;
  wire \idel_dec_cnt[4]_i_6_n_0 ;
  wire \idel_dec_cnt_reg_n_0_[0] ;
  wire \idel_dec_cnt_reg_n_0_[1] ;
  wire \idel_dec_cnt_reg_n_0_[2] ;
  wire \idel_dec_cnt_reg_n_0_[3] ;
  wire \idel_dec_cnt_reg_n_0_[4] ;
  wire idel_mpr_pat_detect_r;
  wire idel_pat0_data_match_r0__0;
  wire idel_pat0_match_fall0_and_r;
  wire [7:0]idel_pat0_match_fall0_r;
  wire idel_pat0_match_fall1_and_r;
  wire [7:0]idel_pat0_match_fall1_r;
  wire idel_pat0_match_rise0_and_r;
  wire [7:0]idel_pat0_match_rise0_r;
  wire idel_pat0_match_rise1_and_r;
  wire [7:0]idel_pat0_match_rise1_r;
  wire idel_pat1_data_match_r0__0;
  wire idel_pat1_match_fall0_and_r;
  wire idel_pat1_match_fall0_r;
  wire idel_pat1_match_fall1_and_r;
  wire idel_pat1_match_fall1_r;
  wire idel_pat1_match_rise0_and_r;
  wire idel_pat1_match_rise0_r;
  wire idel_pat1_match_rise1_and_r;
  wire idel_pat1_match_rise1_r;
  wire idel_pat_detect_valid_r_i_1_n_0;
  wire idel_pat_detect_valid_r_reg_n_0;
  wire idelay_ce_int;
  wire idelay_inc_int;
  wire [4:0]idelay_tap_cnt_r;
  wire \idelay_tap_cnt_r[0][0][4]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][0]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][1]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][2]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][3]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][3]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][1][4]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][1][4]_i_4_n_0 ;
  wire \idelay_tap_cnt_r_reg[0][0][0]_0 ;
  wire \idelay_tap_cnt_r_reg[0][1][1]_0 ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire [4:0]idelay_tap_cnt_slice_r;
  wire idelay_tap_limit_r_i_1_n_0;
  wire idelay_tap_limit_r_i_2_n_0;
  wire idelay_tap_limit_r_reg_n_0;
  wire inhibit_edge_detect_r;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[0] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[1] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[2] ;
  wire mpr_dec_cpt_r;
  wire mpr_dec_cpt_r_i_1_n_0;
  wire mpr_dec_cpt_r_reg_n_0;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r0;
  wire mpr_rd_rise1_prev_r;
  wire mpr_rdlvl_start_r;
  wire mpr_rdlvl_start_r_reg_0;
  wire new_cnt_cpt_r;
  wire new_cnt_cpt_r_i_2_n_0;
  wire new_cnt_cpt_r_reg_0;
  wire new_cnt_cpt_r_reg_1;
  wire p_0_in;
  wire p_0_in100_in;
  wire p_0_in103_in;
  wire p_0_in118_in;
  wire p_0_in125_in;
  wire p_0_in127_in;
  wire p_0_in131_in;
  wire p_0_in135_in;
  wire p_0_in139_in;
  wire p_0_in143_in;
  wire p_0_in147_in;
  wire p_0_in14_in;
  wire p_0_in151_in;
  wire p_0_in155_in;
  wire p_0_in159_in;
  wire p_0_in163_in;
  wire p_0_in167_in;
  wire p_0_in16_in;
  wire p_0_in171_in;
  wire p_0_in175_in;
  wire p_0_in189_in;
  wire p_0_in19_in;
  wire p_0_in22_in;
  wire p_0_in25_in;
  wire p_0_in28_in;
  wire p_0_in31_in;
  wire p_0_in88_in;
  wire p_0_in91_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire [5:2]p_0_in__0;
  wire [4:0]p_0_in__0__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_1_in;
  wire p_1_in126_in;
  wire p_1_in130_in;
  wire p_1_in134_in;
  wire p_1_in138_in;
  wire p_1_in142_in;
  wire p_1_in146_in;
  wire p_1_in150_in;
  wire p_1_in154_in;
  wire p_1_in158_in;
  wire p_1_in15_in;
  wire p_1_in162_in;
  wire p_1_in166_in;
  wire p_1_in170_in;
  wire p_1_in174_in;
  wire p_1_in178_in;
  wire p_1_in17_in;
  wire p_1_in20_in;
  wire p_1_in23_in;
  wire p_1_in26_in;
  wire p_1_in29_in;
  wire p_1_in2_in;
  wire p_1_in32_in;
  wire p_2_in;
  wire p_2_in128_in;
  wire p_2_in132_in;
  wire p_2_in136_in;
  wire p_2_in140_in;
  wire p_2_in144_in;
  wire p_2_in148_in;
  wire p_2_in152_in;
  wire p_2_in156_in;
  wire p_2_in160_in;
  wire p_2_in164_in;
  wire p_2_in168_in;
  wire p_2_in172_in;
  wire p_2_in176_in;
  wire p_3_in129_in;
  wire p_3_in133_in;
  wire p_3_in137_in;
  wire p_3_in141_in;
  wire p_3_in145_in;
  wire p_3_in149_in;
  wire p_3_in153_in;
  wire p_3_in157_in;
  wire p_3_in161_in;
  wire p_3_in165_in;
  wire p_3_in169_in;
  wire p_3_in173_in;
  wire p_3_in177_in;
  wire p_8_in;
  wire pat1_match_rise0_r;
  wire pb_cnt_eye_size_r;
  wire pb_detect_edge;
  wire [7:0]pb_detect_edge_done_r;
  wire [7:0]pb_found_stable_eye_r;
  wire pi_calib_done;
  wire pi_cnt_dec_i_1_n_0;
  wire pi_cnt_dec_i_2_n_0;
  wire pi_cnt_dec_reg_0;
  wire [5:0]\pi_counter_read_val_w[0]_2 ;
  wire pi_en_stg2_f_timing;
  wire pi_en_stg2_f_timing_i_1_n_0;
  wire pi_fine_dly_dec_done_reg_0;
  wire [5:0]pi_rdval_cnt;
  wire \pi_rdval_cnt[0]_i_1_n_0 ;
  wire \pi_rdval_cnt[1]_i_1_n_0 ;
  wire \pi_rdval_cnt[2]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_3_n_0 ;
  wire \pi_rdval_cnt[4]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_2_n_0 ;
  wire \pi_rdval_cnt[5]_i_3_n_0 ;
  wire \pi_rdval_cnt[5]_i_4_n_0 ;
  wire \pi_rdval_cnt[5]_i_5_n_0 ;
  wire \pi_rdval_cnt_reg[3]_0 ;
  wire pi_stg2_f_incdec_timing;
  wire pi_stg2_f_incdec_timing_i_1_n_0;
  wire pi_stg2_load_reg_0;
  wire pi_stg2_load_timing;
  wire pi_stg2_load_timing_i_1_n_0;
  wire [5:0]\pi_stg2_reg_l_reg[5]_0 ;
  wire [5:0]pi_stg2_reg_l_timing;
  wire \pi_stg2_reg_l_timing[0]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[1]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[2]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[3]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[4]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_2_n_0 ;
  wire \po_stg2_wrcal_cnt_reg[0] ;
  wire \po_stg2_wrcal_cnt_reg[1] ;
  wire prech_done;
  wire rd_active_r;
  wire \rd_mux_sel_r_reg[0]_0 ;
  wire rdlvl_dqs_tap_cnt_r;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ;
  wire [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_int_i_1_n_0;
  wire rdlvl_pi_incdec;
  wire rdlvl_pi_incdec_i_1_n_0;
  wire rdlvl_pi_incdec_i_2_n_0;
  wire rdlvl_pi_incdec_i_3_n_0;
  wire rdlvl_pi_incdec_i_4_n_0;
  wire rdlvl_pi_incdec_i_5_n_0;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_rank_done_r;
  wire rdlvl_rank_done_r_i_1_n_0;
  wire rdlvl_stg1_done_int;
  wire rdlvl_stg1_done_int_i_1_n_0;
  wire rdlvl_stg1_done_int_reg_0;
  wire rdlvl_stg1_done_int_reg_1;
  wire rdlvl_stg1_done_int_reg_2;
  wire rdlvl_stg1_done_int_reg_3;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_r_reg_0;
  wire \regl_dqs_cnt[0]_i_1_n_0 ;
  wire \regl_dqs_cnt[1]_i_1_n_0 ;
  wire [1:0]regl_dqs_cnt_r;
  wire \regl_dqs_cnt_reg_n_0_[0] ;
  wire \regl_dqs_cnt_reg_n_0_[1] ;
  wire [1:0]regl_rank_cnt;
  wire \regl_rank_cnt[0]_i_1_n_0 ;
  wire \regl_rank_cnt[1]_i_1_n_0 ;
  wire \regl_rank_cnt[1]_i_2_n_0 ;
  wire reset_if;
  wire reset_if_r9;
  wire reset_if_reg;
  wire reset_if_reg_0;
  wire reset_if_reg_1;
  wire [5:0]right_edge_taps_r;
  wire \right_edge_taps_r[5]_i_1_n_0 ;
  wire \right_edge_taps_r_reg_n_0_[0] ;
  wire \right_edge_taps_r_reg_n_0_[1] ;
  wire \right_edge_taps_r_reg_n_0_[2] ;
  wire \right_edge_taps_r_reg_n_0_[3] ;
  wire \right_edge_taps_r_reg_n_0_[4] ;
  wire \right_edge_taps_r_reg_n_0_[5] ;
  wire \rnk_cnt_r[0]_i_1__0_n_0 ;
  wire \rnk_cnt_r[1]_i_1__0_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire samp_cnt_done_r_i_1_n_0;
  wire samp_cnt_done_r_i_2_n_0;
  wire samp_cnt_done_r_i_3_n_0;
  wire samp_cnt_done_r_i_4_n_0;
  wire samp_cnt_done_r_reg_n_0;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt0_r[0]_i_3_n_0 ;
  wire [11:0]samp_edge_cnt0_r_reg;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_0 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_1 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_2 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_3 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_4 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_5 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_6 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_7 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_7 ;
  wire samp_edge_cnt1_en_r;
  wire samp_edge_cnt1_en_r0;
  wire samp_edge_cnt1_en_r_i_2_n_0;
  wire samp_edge_cnt1_en_r_i_3_n_0;
  wire \samp_edge_cnt1_r[0]_i_2_n_0 ;
  wire [11:0]samp_edge_cnt1_r_reg;
  wire \samp_edge_cnt1_r_reg[0]_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_7 ;
  wire \second_edge_taps_r[1]_i_1_n_0 ;
  wire \second_edge_taps_r[2]_i_1_n_0 ;
  wire \second_edge_taps_r[3]_i_1_n_0 ;
  wire \second_edge_taps_r[4]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_2_n_0 ;
  wire \second_edge_taps_r[5]_i_3_n_0 ;
  wire \second_edge_taps_r_reg_n_0_[0] ;
  wire \second_edge_taps_r_reg_n_0_[1] ;
  wire \second_edge_taps_r_reg_n_0_[2] ;
  wire \second_edge_taps_r_reg_n_0_[3] ;
  wire \second_edge_taps_r_reg_n_0_[4] ;
  wire \second_edge_taps_r_reg_n_0_[5] ;
  wire sr_valid_r1;
  wire sr_valid_r2;
  wire sr_valid_r_i_1_n_0;
  wire sr_valid_r_reg_n_0;
  wire stable_idel_cnt;
  wire stable_idel_cnt0;
  wire store_sr_r0;
  wire store_sr_r_i_1_n_0;
  wire store_sr_r_reg_n_0;
  wire store_sr_req_pulsed_r;
  wire store_sr_req_pulsed_r__0;
  wire store_sr_req_r;
  wire store_sr_req_r_reg_0;
  wire store_sr_req_r_reg_n_0;
  wire tap_cnt_cpt_r;
  wire [0:0]tap_cnt_cpt_r0;
  wire \tap_cnt_cpt_r[1]_i_1_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_4_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_5_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_6_n_0 ;
  wire [0:0]\tap_cnt_cpt_r_reg[5]_0 ;
  wire \tap_cnt_cpt_r_reg_n_0_[0] ;
  wire \tap_cnt_cpt_r_reg_n_0_[1] ;
  wire \tap_cnt_cpt_r_reg_n_0_[2] ;
  wire \tap_cnt_cpt_r_reg_n_0_[3] ;
  wire \tap_cnt_cpt_r_reg_n_0_[4] ;
  wire \tap_cnt_cpt_r_reg_n_0_[5] ;
  wire tap_limit_cpt_r;
  wire tap_limit_cpt_r_i_1_n_0;
  wire tap_limit_cpt_r_i_2_n_0;
  wire wait_cnt_r0;
  wire [3:0]wait_cnt_r0__0;
  wire \wait_cnt_r[1]_i_1__0_n_0 ;
  wire [3:0]wait_cnt_r_reg;
  wire [0:0]\wait_cnt_r_reg[0]_0 ;
  wire wrcal_final_chk_i_8;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[10]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .O(\FSM_onehot_cal1_state_r[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \FSM_onehot_cal1_state_r[11]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(found_edge_r_reg_n_0),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(tap_limit_cpt_r),
        .O(\FSM_onehot_cal1_state_r[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_onehot_cal1_state_r[13]_i_1 
       (.I0(p_1_in2_in),
        .I1(mpr_rdlvl_start_r_reg_0),
        .I2(mpr_rdlvl_start_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(\FSM_onehot_cal1_state_r[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[14]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_cal1_state_r[15]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[15]_i_3_n_0 ),
        .I2(p_12_in),
        .O(\FSM_onehot_cal1_state_r[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_onehot_cal1_state_r[15]_i_2 
       (.I0(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_cal1_state_r[15]_i_3 
       (.I0(\idel_dec_cnt_reg_n_0_[4] ),
        .I1(\idel_dec_cnt_reg_n_0_[2] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[0] ),
        .I4(\idel_dec_cnt_reg_n_0_[3] ),
        .I5(\pi_rdval_cnt[5]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0505050)) 
    \FSM_onehot_cal1_state_r[16]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I4(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ),
        .I5(store_sr_req_r_reg_0),
        .O(\FSM_onehot_cal1_state_r[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    \FSM_onehot_cal1_state_r[16]_i_2 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I3(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ),
        .O(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_onehot_cal1_state_r[16]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_cal1_state_r[1]_i_1 
       (.I0(mpr_dec_cpt_r),
        .I1(p_13_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .O(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_cal1_state_r[20]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(idel_adj_inc_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .O(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1F1F1F1F1F1F1)) 
    \FSM_onehot_cal1_state_r[21]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r[21]_i_3_n_0 ),
        .I3(idel_mpr_pat_detect_r),
        .I4(p_0_in189_in),
        .I5(idel_pat_detect_valid_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_cal1_state_r[21]_i_2 
       (.I0(p_12_in),
        .I1(\FSM_onehot_cal1_state_r[15]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_cal1_state_r[21]_i_3 
       (.I0(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I3(idel_adj_inc_reg_n_0),
        .I4(p_8_in),
        .O(\FSM_onehot_cal1_state_r[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \FSM_onehot_cal1_state_r[22]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .I3(idel_mpr_pat_detect_r),
        .I4(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \FSM_onehot_cal1_state_r[29]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(found_edge_r_reg_n_0),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(tap_limit_cpt_r),
        .O(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040555500400040)) 
    \FSM_onehot_cal1_state_r[2]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .I3(idel_mpr_pat_detect_r),
        .I4(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    \FSM_onehot_cal1_state_r[34]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ),
        .I3(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ),
        .I5(mpr_dec_cpt_r),
        .O(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAA8AAA8A)) 
    \FSM_onehot_cal1_state_r[34]_i_10 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_13_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I2(cal1_wait_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I4(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I5(detect_edge_done_r),
        .O(\FSM_onehot_cal1_state_r[34]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_cal1_state_r[34]_i_11 
       (.I0(prech_done),
        .I1(cal1_prech_req_r),
        .I2(cal1_wait_r),
        .I3(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \FSM_onehot_cal1_state_r[34]_i_13 
       (.I0(detect_edge_done_r),
        .I1(p_12_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .I3(rdlvl_pi_incdec_i_3_n_0),
        .I4(\FSM_onehot_cal1_state_r[34]_i_14_n_0 ),
        .I5(\cal1_state_r1[1]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_cal1_state_r[34]_i_14 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I1(p_14_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[34]_i_2 
       (.I0(p_0_in189_in),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_cal1_state_r[34]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(cal1_dq_idel_inc),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I4(p_0_in118_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_onehot_cal1_state_r[34]_i_4 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_9_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I2(p_14_in),
        .I3(p_0_in189_in),
        .I4(p_13_in),
        .I5(rdlvl_pi_incdec_i_3_n_0),
        .O(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_5 
       (.I0(p_12_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_6 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_10_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I2(p_0_in189_in),
        .I3(p_0_in118_in),
        .I4(cal1_dq_idel_inc),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFF2F2F0F0F0F0)) 
    \FSM_onehot_cal1_state_r[34]_i_7 
       (.I0(mpr_rdlvl_start_r_reg_0),
        .I1(mpr_rdlvl_start_r),
        .I2(\FSM_onehot_cal1_state_r[34]_i_11_n_0 ),
        .I3(rdlvl_stg1_start_r),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[34]_i_9 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[4]_i_1 
       (.I0(mpr_dec_cpt_r_reg_n_0),
        .I1(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \FSM_onehot_cal1_state_r[5]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I1(regl_rank_cnt[0]),
        .I2(regl_rank_cnt[1]),
        .I3(\regl_dqs_cnt_reg_n_0_[1] ),
        .I4(\regl_dqs_cnt_reg_n_0_[0] ),
        .O(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \FSM_onehot_cal1_state_r[5]_i_2 
       (.I0(p_0_in118_in),
        .I1(done_cnt[2]),
        .I2(done_cnt[3]),
        .I3(done_cnt[1]),
        .I4(done_cnt[0]),
        .O(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0E0E0E0E0E0E0)) 
    \FSM_onehot_cal1_state_r[6]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[6]_i_3_n_0 ),
        .I2(p_0_in118_in),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\FSM_onehot_cal1_state_r[6]_i_4_n_0 ),
        .I5(cal1_prech_req_r),
        .O(\FSM_onehot_cal1_state_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_onehot_cal1_state_r[6]_i_2 
       (.I0(done_cnt[0]),
        .I1(done_cnt[1]),
        .I2(done_cnt[3]),
        .I3(done_cnt[2]),
        .O(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_onehot_cal1_state_r[6]_i_3 
       (.I0(\regl_dqs_cnt_reg_n_0_[0] ),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(regl_rank_cnt[1]),
        .I3(regl_rank_cnt[0]),
        .O(\FSM_onehot_cal1_state_r[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_cal1_state_r[6]_i_4 
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\FSM_onehot_cal1_state_r[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_onehot_cal1_state_r[7]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[8]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .O(cal1_cnt_cpt_r));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[9]_i_1 
       (.I0(mpr_rdlvl_start_r),
        .I1(mpr_rdlvl_start_r_reg_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(\FSM_onehot_cal1_state_r[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .Q(p_13_in),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[10] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[10]_i_1_n_0 ),
        .Q(p_0_in189_in),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[11] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[11]_i_1_n_0 ),
        .Q(p_14_in),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[12] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(p_14_in),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[13] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[13]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[14] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[14]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[15] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[15]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[16] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[16]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[20] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[21] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ),
        .Q(store_sr_req_pulsed_r),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[22] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[29] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ),
        .Q(cal1_dq_idel_inc),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[31] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .Q(p_8_in),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[32] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .Q(p_12_in),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[34] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(cal1_dq_idel_inc),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[4] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ),
        .Q(cal1_prech_req_r),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[5] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ),
        .Q(rdlvl_stg1_done_int),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[6] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[6]_i_1_n_0 ),
        .Q(p_0_in118_in),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cal1_state_r_reg[7] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[7]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .S(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[8] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(cal1_cnt_cpt_r),
        .Q(p_1_in2_in),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000100000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEW_DQS_PREWAIT:00000000000000000000000000100000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000001000000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000010000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000001000000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[9] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[9]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT6 #(
    .INIT(64'h15C815C815C855C8)) 
    \cal1_cnt_cpt_r[0]_i_1 
       (.I0(p_0_in118_in),
        .I1(cal1_prech_req_r),
        .I2(prech_done),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[0] ),
        .I5(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\cal1_cnt_cpt_r[0]_i_1_n_0 ));
  FDRE \cal1_cnt_cpt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_cnt_cpt_r[0]_i_1_n_0 ),
        .Q(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    cal1_dlyce_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(tap_limit_cpt_r),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .O(cal1_dlyce_cpt_r));
  FDRE cal1_dlyce_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dlyce_cpt_r),
        .Q(cal1_dlyce_cpt_r_reg_n_0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cal1_dlyinc_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I1(tap_limit_cpt_r),
        .O(cal1_dlyinc_cpt_r));
  FDRE cal1_dlyinc_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dlyinc_cpt_r),
        .Q(cal1_dlyinc_cpt_r_reg_n_0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hE)) 
    cal1_dq_idel_ce_i_1
       (.I0(cal1_dq_idel_inc),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(cal1_dq_idel_ce));
  FDRE cal1_dq_idel_ce_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dq_idel_ce),
        .Q(idelay_ce_int),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE cal1_dq_idel_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dq_idel_inc),
        .Q(idelay_inc_int),
        .R(new_cnt_cpt_r_reg_1));
  FDRE cal1_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_prech_req_r),
        .Q(cal1_prech_req_r__0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[0]_i_1 
       (.I0(\cal1_state_r1[0]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I2(p_14_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ),
        .O(\cal1_state_r1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[0]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(p_0_in189_in),
        .I2(rdlvl_stg1_done_int),
        .I3(p_0_in118_in),
        .I4(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .O(\cal1_state_r1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[1]_i_1 
       (.I0(\cal1_state_r1[1]_i_2_n_0 ),
        .I1(\cal1_state_r1[1]_i_3_n_0 ),
        .I2(cal1_prech_req_r),
        .I3(p_0_in118_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I5(p_8_in),
        .O(\cal1_state_r1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[1]_i_2 
       (.I0(p_13_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\cal1_state_r1[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[1]_i_3 
       (.I0(p_12_in),
        .I1(rdlvl_stg1_done_int),
        .I2(p_0_in189_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\cal1_state_r1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[2]_i_1 
       (.I0(\cal1_state_r1[3]_i_2_n_0 ),
        .I1(\cal1_state_r1[2]_i_2_n_0 ),
        .I2(p_12_in),
        .I3(rdlvl_stg1_done_int),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .O(\cal1_state_r1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[2]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I1(cal1_dq_idel_inc),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .O(\cal1_state_r1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[3]_i_1 
       (.I0(\cal1_state_r1[3]_i_2_n_0 ),
        .I1(\cal1_state_r1[3]_i_3_n_0 ),
        .I2(p_8_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[12] ),
        .I4(store_sr_req_pulsed_r),
        .O(\cal1_state_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cal1_state_r1[3]_i_2 
       (.I0(cal1_prech_req_r),
        .I1(p_0_in189_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .O(\cal1_state_r1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cal1_state_r1[3]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I4(rdlvl_stg1_done_int),
        .I5(p_0_in118_in),
        .O(\cal1_state_r1[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cal1_state_r1[4]_i_1 
       (.I0(p_0_in189_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I4(p_0_in118_in),
        .O(\cal1_state_r1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cal1_state_r1[5]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_14_in),
        .I2(p_13_in),
        .O(\cal1_state_r1[5]_i_1_n_0 ));
  FDRE \cal1_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[0]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[1]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[2]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[3]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[4]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_state_r1[5]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[5] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cal1_wait_cnt_en_r_i_1
       (.I0(p_12_in),
        .I1(p_14_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[14] ),
        .I3(p_13_in),
        .I4(cal1_wait_cnt_en_r_i_2_n_0),
        .O(cal1_wait_cnt_en_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    cal1_wait_cnt_en_r_i_2
       (.I0(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I1(rdlvl_pi_incdec_i_3_n_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .O(cal1_wait_cnt_en_r_i_2_n_0));
  FDRE cal1_wait_cnt_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_wait_cnt_en_r0),
        .Q(cal1_wait_cnt_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cal1_wait_cnt_r[0]_i_1 
       (.I0(cal1_wait_cnt_r_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cal1_wait_cnt_r[1]_i_1 
       (.I0(cal1_wait_cnt_r_reg[0]),
        .I1(cal1_wait_cnt_r_reg[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cal1_wait_cnt_r[2]_i_1 
       (.I0(cal1_wait_cnt_r_reg[2]),
        .I1(cal1_wait_cnt_r_reg[1]),
        .I2(cal1_wait_cnt_r_reg[0]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cal1_wait_cnt_r[3]_i_1 
       (.I0(cal1_wait_cnt_r_reg[3]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .I2(cal1_wait_cnt_r_reg[1]),
        .I3(cal1_wait_cnt_r_reg[2]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h20000000FFFFFFFF)) 
    \cal1_wait_cnt_r[4]_i_1 
       (.I0(cal1_wait_cnt_r_reg[4]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .I2(cal1_wait_cnt_r_reg[3]),
        .I3(cal1_wait_cnt_r_reg[2]),
        .I4(cal1_wait_cnt_r_reg[1]),
        .I5(cal1_wait_cnt_en_r),
        .O(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cal1_wait_cnt_r[4]_i_2 
       (.I0(cal1_wait_cnt_r_reg[4]),
        .I1(cal1_wait_cnt_r_reg[2]),
        .I2(cal1_wait_cnt_r_reg[1]),
        .I3(cal1_wait_cnt_r_reg[0]),
        .I4(cal1_wait_cnt_r_reg[3]),
        .O(p_0_in__0__0[4]));
  FDRE \cal1_wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(cal1_wait_cnt_r_reg[0]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(cal1_wait_cnt_r_reg[1]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(cal1_wait_cnt_r_reg[2]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(cal1_wait_cnt_r_reg[3]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[4]),
        .Q(cal1_wait_cnt_r_reg[4]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    cal1_wait_r_i_1
       (.I0(cal1_wait_cnt_en_r),
        .I1(cal1_wait_cnt_r_reg[4]),
        .I2(cal1_wait_cnt_r_reg[0]),
        .I3(cal1_wait_cnt_r_reg[3]),
        .I4(cal1_wait_cnt_r_reg[2]),
        .I5(cal1_wait_cnt_r_reg[1]),
        .O(cal1_wait_r_i_1_n_0));
  FDRE cal1_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_wait_r_i_1_n_0),
        .Q(cal1_wait_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF7020)) 
    \cnt_idel_dec_cpt_r[0]_i_1 
       (.I0(found_second_edge_r_reg_n_0),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I3(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[0]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \cnt_idel_dec_cpt_r[0]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\right_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \cnt_idel_dec_cpt_r[0]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I1(\pi_counter_read_val_w[0]_2 [0]),
        .I2(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[1]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[1]),
        .I2(cnt_idel_dec_cpt_r1[0]),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[1]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ),
        .O(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0808FF08080808)) 
    \cnt_idel_dec_cpt_r[1]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I1(\pi_counter_read_val_w[0]_2 [1]),
        .I2(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \cnt_idel_dec_cpt_r[1]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\right_edge_taps_r_reg_n_0_[1] ),
        .I2(\right_edge_taps_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[2]),
        .I2(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ),
        .O(cnt_idel_dec_cpt_r[2]));
  LUT6 #(
    .INIT(64'h2B22D4DDD4DD2B22)) 
    \cnt_idel_dec_cpt_r[2]_i_11 
       (.I0(\right_edge_taps_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\right_edge_taps_r_reg_n_0_[1] ),
        .I4(\right_edge_taps_r_reg_n_0_[3] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_13 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_14 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_15 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_16 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_idel_dec_cpt_r[2]_i_3 
       (.I0(cnt_idel_dec_cpt_r1[1]),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .O(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[2]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ),
        .O(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F88888F8)) 
    \cnt_idel_dec_cpt_r[2]_i_5 
       (.I0(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I1(\cnt_idel_dec_cpt_r_reg[2]_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_6 
       (.I0(\second_edge_taps_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_7 
       (.I0(\second_edge_taps_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_8 
       (.I0(\second_edge_taps_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_9 
       (.I0(\second_edge_taps_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[3]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[3]),
        .I2(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ),
        .O(cnt_idel_dec_cpt_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \cnt_idel_dec_cpt_r[3]_i_10 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_14_n_0 ),
        .I1(\right_edge_taps_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_idel_dec_cpt_r[3]_i_11 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_12 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(\first_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_13 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \cnt_idel_dec_cpt_r[3]_i_14 
       (.I0(\right_edge_taps_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\right_edge_taps_r_reg_n_0_[1] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I5(\right_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_idel_dec_cpt_r[3]_i_3 
       (.I0(cnt_idel_dec_cpt_r1[2]),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .I2(cnt_idel_dec_cpt_r1[1]),
        .O(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[3]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[3]_i_8_n_7 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I3(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[3]_i_10_n_0 ),
        .O(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08FFFF0808080808)) 
    \cnt_idel_dec_cpt_r[3]_i_5 
       (.I0(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I1(\pi_counter_read_val_w[0]_2 [3]),
        .I2(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I4(\cnt_idel_dec_cpt_r[3]_i_11_n_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_6 
       (.I0(\second_edge_taps_r_reg_n_0_[5] ),
        .I1(\first_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_7 
       (.I0(\second_edge_taps_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cnt_idel_dec_cpt_r[3]_i_9 
       (.I0(\right_edge_taps_r_reg_n_0_[5] ),
        .I1(\right_edge_taps_r_reg_n_0_[4] ),
        .I2(\right_edge_taps_r_reg_n_0_[1] ),
        .I3(\right_edge_taps_r_reg_n_0_[0] ),
        .I4(\right_edge_taps_r_reg_n_0_[2] ),
        .I5(\right_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    \cnt_idel_dec_cpt_r[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(\cnt_idel_dec_cpt_r_reg[4]_i_2_n_0 ),
        .I2(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ),
        .I3(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I4(\pi_counter_read_val_w[0]_2 [4]),
        .I5(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .O(cnt_idel_dec_cpt_r[4]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \cnt_idel_dec_cpt_r[4]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[4]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[3]_i_8_n_6 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I3(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[4]_i_6_n_0 ),
        .O(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_idel_dec_cpt_r[4]_i_5 
       (.I0(cnt_idel_dec_cpt_r1[4]),
        .I1(cnt_idel_dec_cpt_r1[2]),
        .I2(cnt_idel_dec_cpt_r1[0]),
        .I3(cnt_idel_dec_cpt_r1[1]),
        .I4(cnt_idel_dec_cpt_r1[3]),
        .O(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \cnt_idel_dec_cpt_r[4]_i_6 
       (.I0(\right_edge_taps_r_reg_n_0_[4] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r[3]_i_14_n_0 ),
        .I3(\right_edge_taps_r_reg_n_0_[5] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_idel_dec_cpt_r[5]_i_1 
       (.I0(mpr_dec_cpt_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEAE)) 
    \cnt_idel_dec_cpt_r[5]_i_2 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ),
        .I3(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I4(\pi_counter_read_val_w[0]_2 [5]),
        .I5(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .O(cnt_idel_dec_cpt_r[5]));
  LUT6 #(
    .INIT(64'h8808080808888888)) 
    \cnt_idel_dec_cpt_r[5]_i_3 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I2(found_second_edge_r_reg_n_0),
        .I3(cnt_idel_dec_cpt_r1[4]),
        .I4(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I5(\cnt_idel_dec_cpt_r_reg[3]_i_2_n_1 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \cnt_idel_dec_cpt_r[5]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEBBEEBE)) 
    \cnt_idel_dec_cpt_r[5]_i_5 
       (.I0(found_second_edge_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\right_edge_taps_r_reg_n_0_[5] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I4(\cnt_idel_dec_cpt_r[5]_i_7_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_idel_dec_cpt_r[5]_i_6 
       (.I0(cnt_idel_dec_cpt_r1[3]),
        .I1(cnt_idel_dec_cpt_r1[1]),
        .I2(cnt_idel_dec_cpt_r1[0]),
        .I3(cnt_idel_dec_cpt_r1[2]),
        .O(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \cnt_idel_dec_cpt_r[5]_i_7 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_14_n_0 ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\right_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_7_n_0 ));
  FDRE \cnt_idel_dec_cpt_r_reg[0] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[0]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[1] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[1]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[2] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[2]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\tap_cnt_cpt_r_reg_n_0_[3] ,\tap_cnt_cpt_r_reg_n_0_[2] ,\tap_cnt_cpt_r_reg_n_0_[1] ,\tap_cnt_cpt_r_reg_n_0_[0] }),
        .O({\cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ,\NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[2]_i_13_n_0 ,\cnt_idel_dec_cpt_r[2]_i_14_n_0 ,\cnt_idel_dec_cpt_r[2]_i_15_n_0 ,\cnt_idel_dec_cpt_r[2]_i_16_n_0 }));
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\second_edge_taps_r_reg_n_0_[3] ,\second_edge_taps_r_reg_n_0_[2] ,\second_edge_taps_r_reg_n_0_[1] ,\second_edge_taps_r_reg_n_0_[0] }),
        .O({cnt_idel_dec_cpt_r1[2:0],\NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[2]_i_6_n_0 ,\cnt_idel_dec_cpt_r[2]_i_7_n_0 ,\cnt_idel_dec_cpt_r[2]_i_8_n_0 ,\cnt_idel_dec_cpt_r[2]_i_9_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[3] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[3]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[3]_i_2 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[3]_i_2_CO_UNCONNECTED [3],\cnt_idel_dec_cpt_r_reg[3]_i_2_n_1 ,\NLW_cnt_idel_dec_cpt_r_reg[3]_i_2_CO_UNCONNECTED [1],\cnt_idel_dec_cpt_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\second_edge_taps_r_reg_n_0_[5] ,\second_edge_taps_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[3]_i_2_O_UNCONNECTED [3:2],cnt_idel_dec_cpt_r1[4:3]}),
        .S({1'b0,1'b1,\cnt_idel_dec_cpt_r[3]_i_6_n_0 ,\cnt_idel_dec_cpt_r[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cnt_idel_dec_cpt_r_reg[3]_i_8 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_CO_UNCONNECTED [3:1],\cnt_idel_dec_cpt_r_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tap_cnt_cpt_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[3]_i_8_O_UNCONNECTED [3:2],\cnt_idel_dec_cpt_r_reg[3]_i_8_n_6 ,\cnt_idel_dec_cpt_r_reg[3]_i_8_n_7 }),
        .S({1'b0,1'b0,\cnt_idel_dec_cpt_r[3]_i_12_n_0 ,\cnt_idel_dec_cpt_r[3]_i_13_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[4] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[4]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \cnt_idel_dec_cpt_r_reg[4]_i_2 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ),
        .O(\cnt_idel_dec_cpt_r_reg[4]_i_2_n_0 ),
        .S(found_second_edge_r_reg_n_0));
  FDRE \cnt_idel_dec_cpt_r_reg[5] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[5]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000F000E00000)) 
    \cnt_shift_r[1]_i_1 
       (.I0(cnt_shift_r_reg[3]),
        .I1(cnt_shift_r_reg[2]),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(\cnt_shift_r_reg[2]_0 ),
        .I4(\cnt_shift_r[1]_i_2_n_0 ),
        .I5(cnt_shift_r_reg[1]),
        .O(\cnt_shift_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_shift_r[1]_i_2 
       (.I0(\cnt_shift_r_reg[0]_0 ),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(rd_active_r),
        .O(\cnt_shift_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00007F8000000000)) 
    \cnt_shift_r[2]_i_1 
       (.I0(rd_active_r),
        .I1(\cnt_shift_r_reg[0]_0 ),
        .I2(cnt_shift_r_reg[1]),
        .I3(cnt_shift_r_reg[2]),
        .I4(\cnt_shift_r_reg[2]_0 ),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\cnt_shift_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04444000)) 
    \cnt_shift_r[3]_i_1 
       (.I0(\cnt_shift_r_reg[2]_0 ),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(cnt_shift_r_reg[2]),
        .I3(\cnt_shift_r[3]_i_2_n_0 ),
        .I4(cnt_shift_r_reg[3]),
        .O(\cnt_shift_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_shift_r[3]_i_2 
       (.I0(rd_active_r),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(\cnt_shift_r_reg[0]_0 ),
        .I3(cnt_shift_r_reg[1]),
        .O(\cnt_shift_r[3]_i_2_n_0 ));
  FDRE \cnt_shift_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r_reg[0]_1 ),
        .Q(\cnt_shift_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[1]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[1]),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[2]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[2]),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[3]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \ctl_lane_cnt[2]_i_3 
       (.I0(\cnt_shift_r_reg[2]_0 ),
        .I1(pi_fine_dly_dec_done_reg_0),
        .I2(dqs_po_dec_done_r1_reg_0),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'h00008000)) 
    detect_edge_done_r_i_1
       (.I0(pb_detect_edge_done_r[0]),
        .I1(pb_detect_edge_done_r[1]),
        .I2(pb_detect_edge_done_r[6]),
        .I3(pb_detect_edge_done_r[7]),
        .I4(detect_edge_done_r_i_2_n_0),
        .O(detect_edge_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    detect_edge_done_r_i_2
       (.I0(pb_detect_edge_done_r[3]),
        .I1(pb_detect_edge_done_r[2]),
        .I2(pb_detect_edge_done_r[5]),
        .I3(pb_detect_edge_done_r[4]),
        .O(detect_edge_done_r_i_2_n_0));
  FDRE detect_edge_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_edge_done_r_i_1_n_0),
        .Q(detect_edge_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \done_cnt[0]_i_1 
       (.I0(done_cnt[0]),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[2]),
        .I4(done_cnt1),
        .I5(\cnt_shift_r_reg[2]_0 ),
        .O(\done_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFAAFFAAE)) 
    \done_cnt[1]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[0]),
        .I4(done_cnt[2]),
        .O(\done_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A9A8)) 
    \done_cnt[2]_i_1 
       (.I0(done_cnt[2]),
        .I1(done_cnt[0]),
        .I2(done_cnt[1]),
        .I3(done_cnt[3]),
        .I4(done_cnt1),
        .I5(\cnt_shift_r_reg[2]_0 ),
        .O(\done_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEA)) 
    \done_cnt[3]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[0]),
        .I4(done_cnt[2]),
        .O(\done_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    \done_cnt[3]_i_2 
       (.I0(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ),
        .I1(rdlvl_stg1_done_int),
        .I2(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I3(p_0_in118_in),
        .O(done_cnt1));
  FDRE \done_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[0]_i_1_n_0 ),
        .Q(done_cnt[0]),
        .R(1'b0));
  FDRE \done_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[1]_i_1_n_0 ),
        .Q(done_cnt[1]),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [0]));
  FDRE \done_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[2]_i_1_n_0 ),
        .Q(done_cnt[2]),
        .R(1'b0));
  FDRE \done_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[3]_i_1_n_0 ),
        .Q(done_cnt[3]),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [0]));
  FDRE dqs_po_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1_reg_0),
        .Q(dqs_po_dec_done_r1),
        .R(1'b0));
  FDRE dqs_po_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1),
        .Q(dqs_po_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    fine_dly_dec_done_r1_i_1
       (.I0(pi_cnt_dec_reg_0),
        .I1(fine_dly_dec_done_r1_i_2_n_0),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(fine_dly_dec_done_r1),
        .O(fine_dly_dec_done_r1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    fine_dly_dec_done_r1_i_2
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[1]),
        .I3(pi_rdval_cnt[0]),
        .I4(pi_rdval_cnt[3]),
        .I5(pi_rdval_cnt[2]),
        .O(fine_dly_dec_done_r1_i_2_n_0));
  FDRE fine_dly_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1_i_1_n_0),
        .Q(fine_dly_dec_done_r1),
        .R(new_cnt_cpt_r_reg_1));
  FDRE fine_dly_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1),
        .Q(fine_dly_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BFAA)) 
    \first_edge_taps_r[5]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(found_stable_eye_last_r),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .I4(store_sr_req_pulsed_r),
        .O(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \first_edge_taps_r[5]_i_2 
       (.I0(cal1_prech_req_r),
        .I1(found_stable_eye_last_r),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .O(\first_edge_taps_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \first_edge_taps_r[5]_i_3 
       (.I0(found_edge_r_reg_n_0),
        .I1(store_sr_req_pulsed_r),
        .I2(detect_edge_done_r),
        .I3(tap_limit_cpt_r),
        .O(\first_edge_taps_r[5]_i_3_n_0 ));
  FDRE \first_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\first_edge_taps_r_reg_n_0_[0] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\first_edge_taps_r_reg_n_0_[1] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\first_edge_taps_r_reg_n_0_[2] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\first_edge_taps_r_reg_n_0_[3] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\first_edge_taps_r_reg_n_0_[4] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\first_edge_taps_r_reg_n_0_[5] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    found_edge_r_i_1
       (.I0(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I1(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I2(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I3(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I4(found_edge_r_i_2_n_0),
        .O(found_edge_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    found_edge_r_i_2
       (.I0(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I1(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I2(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .O(found_edge_r_i_2_n_0));
  FDRE found_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_edge_r_i_1_n_0),
        .Q(found_edge_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF555555BA000000)) 
    found_first_edge_r_i_1
       (.I0(cal1_prech_req_r),
        .I1(tap_limit_cpt_r),
        .I2(detect_edge_done_r),
        .I3(store_sr_req_pulsed_r),
        .I4(found_edge_r_reg_n_0),
        .I5(found_first_edge_r_reg_n_0),
        .O(found_first_edge_r_i_1_n_0));
  FDRE found_first_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_first_edge_r_i_1_n_0),
        .Q(found_first_edge_r_reg_n_0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT6 #(
    .INIT(64'hF5551555E0000000)) 
    found_second_edge_r_i_1
       (.I0(cal1_prech_req_r),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .I4(store_sr_req_pulsed_r),
        .I5(found_second_edge_r_reg_n_0),
        .O(found_second_edge_r_i_1_n_0));
  FDRE found_second_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_second_edge_r_i_1_n_0),
        .Q(found_second_edge_r_reg_n_0),
        .R(found_second_edge_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    found_stable_eye_last_r_i_1
       (.I0(found_stable_eye_r_reg_n_0),
        .I1(detect_edge_done_r),
        .I2(found_stable_eye_last_r),
        .O(found_stable_eye_last_r_i_1_n_0));
  FDRE found_stable_eye_last_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_stable_eye_last_r_i_1_n_0),
        .Q(found_stable_eye_last_r),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    found_stable_eye_r_i_1
       (.I0(pb_found_stable_eye_r[2]),
        .I1(pb_found_stable_eye_r[3]),
        .I2(pb_found_stable_eye_r[0]),
        .I3(pb_found_stable_eye_r[1]),
        .I4(found_stable_eye_r_i_2_n_0),
        .O(found_stable_eye_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    found_stable_eye_r_i_2
       (.I0(pb_found_stable_eye_r[5]),
        .I1(pb_found_stable_eye_r[4]),
        .I2(pb_found_stable_eye_r[7]),
        .I3(pb_found_stable_eye_r[6]),
        .O(found_stable_eye_r_i_2_n_0));
  FDRE found_stable_eye_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_stable_eye_r_i_1_n_0),
        .Q(found_stable_eye_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_2 
       (.I0(Q[0]),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I2(rdlvl_stg1_done_int_reg_0),
        .I3(regl_dqs_cnt_r[0]),
        .I4(p_0_in118_in),
        .I5(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .O(\po_stg2_wrcal_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h2F202020)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_3 
       (.I0(Q[1]),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I2(rdlvl_stg1_done_int_reg_0),
        .I3(p_0_in118_in),
        .I4(regl_dqs_cnt_r[1]),
        .O(\po_stg2_wrcal_cnt_reg[1] ));
  FDRE \gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]_0 ),
        .O(rdlvl_stg1_done_int_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r[0][1]_i_1 
       (.I0(store_sr_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .O(store_sr_r0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_77 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_77 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_93 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_93 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_85 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_85 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_101 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_101 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_62 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_62 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_30 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_30 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_46 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_46 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_78 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_78 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_94 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_94 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_86 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_86 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_102 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_102 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_64 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_64 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_32 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_32 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_16 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_16 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_48 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_48 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_79 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_79 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_95 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_95 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_87 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_87 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_103 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_103 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_66 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_66 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_34 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_34 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_18 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_18 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_50 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_50 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_80 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_80 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_96 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_96 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_88 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_88 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_104 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_104 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_68 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_68 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_36 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_36 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_20 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_20 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_52 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_52 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_81 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_81 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_97 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_97 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_89 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_89 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_105 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_105 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_70 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_70 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_38 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_38 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_22 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_22 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_54 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_54 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_82 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_82 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_98 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_98 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_90 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_90 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_106 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_106 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_72 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_72 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_40 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_40 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_24 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_24 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_56 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_56 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_83 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_83 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_99 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_99 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_91 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_91 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_107 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_107 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_74 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_74 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_42 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_42 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_26 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_26 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_58 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_58 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_84 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_84 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_100 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_100 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_92 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_92 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_108 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_108 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_76 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_76 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_44 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_44 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_28 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_28 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_60 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_60 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [0]),
        .O(idel_pat1_match_fall0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_fall0_r),
        .Q(idel_pat0_match_fall0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .O(pat1_match_rise0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_match_rise0_r),
        .Q(idel_pat0_match_rise0_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [0]),
        .O(idel_pat1_match_rise1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_rise1_r),
        .Q(idel_pat0_match_rise1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [0]),
        .O(idel_pat1_match_fall1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_fall1_r),
        .Q(idel_pat0_match_fall1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [1]),
        .O(idel_pat1_match_rise0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_rise0_r),
        .Q(idel_pat0_match_rise0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat0_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat0_data_match_r0__0),
        .Q(\gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 
       (.I0(idel_pat0_match_fall0_r[2]),
        .I1(idel_pat0_match_fall0_r[3]),
        .I2(idel_pat0_match_fall0_r[0]),
        .I3(idel_pat0_match_fall0_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 
       (.I0(idel_pat0_match_fall0_r[5]),
        .I1(idel_pat0_match_fall0_r[4]),
        .I2(idel_pat0_match_fall0_r[7]),
        .I3(idel_pat0_match_fall0_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[2]),
        .I1(idel_pat0_match_fall1_r[3]),
        .I2(idel_pat0_match_fall1_r[0]),
        .I3(idel_pat0_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 
       (.I0(idel_pat0_match_fall1_r[5]),
        .I1(idel_pat0_match_fall1_r[4]),
        .I2(idel_pat0_match_fall1_r[7]),
        .I3(idel_pat0_match_fall1_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 
       (.I0(idel_pat0_match_rise0_r[2]),
        .I1(idel_pat0_match_rise0_r[3]),
        .I2(idel_pat0_match_rise0_r[0]),
        .I3(idel_pat0_match_rise0_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 
       (.I0(idel_pat0_match_rise0_r[5]),
        .I1(idel_pat0_match_rise0_r[4]),
        .I2(idel_pat0_match_rise0_r[7]),
        .I3(idel_pat0_match_rise0_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 
       (.I0(idel_pat0_match_rise1_r[2]),
        .I1(idel_pat0_match_rise1_r[3]),
        .I2(idel_pat0_match_rise1_r[0]),
        .I3(idel_pat0_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[5]),
        .I1(idel_pat0_match_rise1_r[4]),
        .I2(idel_pat0_match_rise1_r[7]),
        .I3(idel_pat0_match_rise1_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_data_match_r0__0),
        .Q(\gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .I2(idel_pat0_match_fall0_r[0]),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .I1(idel_pat0_match_fall0_r[4]),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[2]),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .I3(idel_pat0_match_fall1_r[6]),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .I1(idel_pat0_match_rise0_r[3]),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .I2(idel_pat0_match_rise0_r[7]),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .I3(idel_pat0_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[5]),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise1_and_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \gen_pat_match_div2.idel_pat_data_match_i_1 
       (.I0(\gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ),
        .I2(sr_valid_r2),
        .I3(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .O(\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat_data_match_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ),
        .Q(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(rd_active_r),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [1]),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0 
       (.I0(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_77 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_77 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_93 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_93 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_85 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_85 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_101 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_101 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 
       (.I0(sr_valid_r2),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0 
       (.I0(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_62 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_62 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_61 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_30 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_30 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_29 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_14 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_14 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_13 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_46 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_46 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_45 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in32_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in174_in),
        .I1(p_2_in172_in),
        .I2(p_0_in171_in),
        .I3(p_3_in173_in),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_78 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_78 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ),
        .Q(p_0_in171_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_94 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_94 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ),
        .Q(p_3_in173_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_86 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_86 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ),
        .Q(p_1_in174_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_102 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_102 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ),
        .Q(p_2_in172_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in103_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in178_in),
        .I1(p_0_in175_in),
        .I2(p_2_in176_in),
        .I3(p_3_in177_in),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_64 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_64 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_63 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ),
        .Q(p_0_in175_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_32 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_32 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_31 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ),
        .Q(p_3_in177_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_16 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_16 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_15 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ),
        .Q(p_1_in178_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_48 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_48 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_47 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ),
        .Q(p_2_in176_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in29_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in166_in),
        .I1(p_0_in163_in),
        .I2(p_2_in164_in),
        .I3(p_3_in165_in),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_79 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_79 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ),
        .Q(p_0_in163_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_95 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_95 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ),
        .Q(p_3_in165_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_87 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_87 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ),
        .Q(p_1_in166_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_103 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_103 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ),
        .Q(p_2_in164_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in100_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in170_in),
        .I1(p_2_in168_in),
        .I2(p_3_in169_in),
        .I3(p_0_in167_in),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_66 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_66 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_65 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ),
        .Q(p_0_in167_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_34 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_34 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_33 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ),
        .Q(p_3_in169_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_18 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_18 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_17 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ),
        .Q(p_1_in170_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_50 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_50 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_49 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ),
        .Q(p_2_in168_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in26_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in158_in),
        .I1(p_2_in156_in),
        .I2(p_0_in155_in),
        .I3(p_3_in157_in),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_80 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_80 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ),
        .Q(p_0_in155_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_96 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_96 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ),
        .Q(p_3_in157_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_88 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_88 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ),
        .Q(p_1_in158_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_104 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_104 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ),
        .Q(p_2_in156_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in97_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0 
       (.I0(p_0_in159_in),
        .I1(p_3_in161_in),
        .I2(p_2_in160_in),
        .I3(p_1_in162_in),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_68 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_68 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_67 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ),
        .Q(p_0_in159_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_36 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_36 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_35 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ),
        .Q(p_3_in161_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_20 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_20 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_19 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ),
        .Q(p_1_in162_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_52 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_52 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_51 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ),
        .Q(p_2_in160_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in23_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in150_in),
        .I1(p_3_in149_in),
        .I2(p_0_in147_in),
        .I3(p_2_in148_in),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_81 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_81 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ),
        .Q(p_0_in147_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_97 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_97 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ),
        .Q(p_3_in149_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_89 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_89 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ),
        .Q(p_1_in150_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_105 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_105 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ),
        .Q(p_2_in148_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in94_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in154_in),
        .I1(p_2_in152_in),
        .I2(p_0_in151_in),
        .I3(p_3_in153_in),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_70 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_70 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_69 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ),
        .Q(p_0_in151_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_38 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_38 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_37 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ),
        .Q(p_3_in153_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_22 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_22 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_21 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ),
        .Q(p_1_in154_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_54 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_54 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_53 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ),
        .Q(p_2_in152_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in20_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in142_in),
        .I1(p_2_in140_in),
        .I2(p_0_in139_in),
        .I3(p_3_in141_in),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_82 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_82 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ),
        .Q(p_0_in139_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_98 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_98 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ),
        .Q(p_3_in141_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_90 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_90 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ),
        .Q(p_1_in142_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_106 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_106 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ),
        .Q(p_2_in140_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in91_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0 
       (.I0(p_2_in144_in),
        .I1(p_0_in143_in),
        .I2(p_1_in146_in),
        .I3(p_3_in145_in),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_72 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_72 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_71 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ),
        .Q(p_0_in143_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_40 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_40 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_39 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ),
        .Q(p_3_in145_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_24 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_24 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_23 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ),
        .Q(p_1_in146_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_56 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_56 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_55 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ),
        .Q(p_2_in144_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in17_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in134_in),
        .I1(p_0_in131_in),
        .I2(p_2_in132_in),
        .I3(p_3_in133_in),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_83 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_83 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ),
        .Q(p_0_in131_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_99 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_99 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ),
        .Q(p_3_in133_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_91 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_91 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ),
        .Q(p_1_in134_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_107 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_107 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ),
        .Q(p_2_in132_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in88_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in138_in),
        .I1(p_0_in135_in),
        .I2(p_2_in136_in),
        .I3(p_3_in137_in),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_74 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_74 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_73 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ),
        .Q(p_0_in135_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_42 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_42 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_41 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ),
        .Q(p_3_in137_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_26 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_26 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_25 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ),
        .Q(p_1_in138_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_58 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_58 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_57 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ),
        .Q(p_2_in136_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in15_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in126_in),
        .I1(p_0_in125_in),
        .I2(p_2_in),
        .I3(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg_n_0_[7] ),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_84 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_84 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ),
        .Q(p_0_in125_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_100 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_100 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_92 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_92 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ),
        .Q(p_1_in126_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_108 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_108 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in130_in),
        .I1(p_0_in127_in),
        .I2(p_2_in128_in),
        .I3(p_3_in129_in),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_76 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_76 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_75 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ),
        .Q(p_0_in127_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_44 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_44 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_43 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ),
        .Q(p_3_in129_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_28 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_28 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_27 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ),
        .Q(p_1_in130_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_60 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_60 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_59 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ),
        .Q(p_2_in128_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [1]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [3]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [2]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(pb_cnt_eye_size_r));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [4]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [2]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [1]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I4(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [3]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [4]),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[0]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [0]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[1]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [1]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[2]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [2]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[3]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [3]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[4]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_109 [4]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[0]),
        .O(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[0]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_3 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_edge_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I5(pb_found_stable_eye_r[0]),
        .O(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_stable_eye_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[0]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [1]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [0]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [1]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [3]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [2]),
        .O(p_0_in__2[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in31_in),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [4]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [2]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [1]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(p_0_in31_in),
        .I3(p_1_in32_in),
        .I4(p_0_in103_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [3]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [4]),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[0]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [0]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[1]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [1]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[2]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [2]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[3]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [3]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[4]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_110 [4]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in103_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[1]),
        .O(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[1]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ),
        .I3(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in31_in),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in103_in),
        .I2(p_1_in32_in),
        .I3(p_0_in31_in),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_edge_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ),
        .Q(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in31_in),
        .I5(pb_found_stable_eye_r[1]),
        .O(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_stable_eye_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[1]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[1]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in103_in),
        .I4(p_0_in31_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ),
        .Q(p_0_in31_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [1]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [3]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [2]),
        .O(p_0_in__3[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in28_in),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [4]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [2]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [1]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(p_0_in28_in),
        .I3(p_1_in29_in),
        .I4(p_0_in100_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [3]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [4]),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[0]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [0]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[1]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [1]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[2]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [2]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[3]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [3]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[4]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_111 [4]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in100_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[2]),
        .O(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[2]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ),
        .I3(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in28_in),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in100_in),
        .I2(p_1_in29_in),
        .I3(p_0_in28_in),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_edge_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ),
        .Q(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in28_in),
        .I5(pb_found_stable_eye_r[2]),
        .O(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_stable_eye_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[2]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[2]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in100_in),
        .I4(p_0_in28_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ),
        .Q(p_0_in28_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [1]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [1]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [3]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in25_in),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [4]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [2]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [1]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(p_0_in25_in),
        .I3(p_1_in26_in),
        .I4(p_0_in97_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [3]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [4]),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[0]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [0]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[1]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [1]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[2]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [2]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[3]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [3]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[4]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_112 [4]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in97_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[3]),
        .O(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[3]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ),
        .I3(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in25_in),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in97_in),
        .I2(p_1_in26_in),
        .I3(p_0_in25_in),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_edge_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ),
        .Q(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in25_in),
        .I5(pb_found_stable_eye_r[3]),
        .O(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_stable_eye_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[3]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[3]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in97_in),
        .I4(p_0_in25_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ),
        .Q(p_0_in25_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [1]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [0]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [1]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [3]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [2]),
        .O(p_0_in__5[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in22_in),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [4]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [2]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [1]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [3]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(p_0_in22_in),
        .I3(p_1_in23_in),
        .I4(p_0_in94_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [3]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [4]),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[0]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [0]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [1]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [2]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [3]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_113 [4]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in94_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[4]),
        .O(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[4]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ),
        .I3(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in22_in),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in94_in),
        .I2(p_1_in23_in),
        .I3(p_0_in22_in),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_edge_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ),
        .Q(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in22_in),
        .I5(pb_found_stable_eye_r[4]),
        .O(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_stable_eye_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[4]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[4]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in94_in),
        .I4(p_0_in22_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ),
        .Q(p_0_in22_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [1]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [0]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [1]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [3]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [2]),
        .O(p_0_in__6[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in19_in),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [4]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [2]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [1]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(p_1_in20_in),
        .I3(p_0_in19_in),
        .I4(p_0_in91_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [3]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [4]),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [0]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [1]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [2]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [3]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[4]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_114 [4]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in91_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[5]),
        .O(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[5]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ),
        .I3(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in19_in),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in91_in),
        .I2(p_0_in19_in),
        .I3(p_1_in20_in),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_edge_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ),
        .Q(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in19_in),
        .I5(pb_found_stable_eye_r[5]),
        .O(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_stable_eye_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[5]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[5]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in91_in),
        .I4(p_0_in19_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ),
        .Q(p_0_in19_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [1]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [0]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [1]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [3]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [2]),
        .O(p_0_in__7[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in16_in),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [4]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [2]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [1]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [3]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(p_0_in16_in),
        .I3(p_1_in17_in),
        .I4(p_0_in88_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [3]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [4]),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[0]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [0]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[1]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [1]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[2]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [2]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[3]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [3]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[4]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_115 [4]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in88_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[6]),
        .O(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[6]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ),
        .I3(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in16_in),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in88_in),
        .I2(p_1_in17_in),
        .I3(p_0_in16_in),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_edge_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ),
        .Q(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in16_in),
        .I5(pb_found_stable_eye_r[6]),
        .O(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_stable_eye_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[6]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[6]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in88_in),
        .I4(p_0_in16_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [1]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [0]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [1]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [3]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in14_in),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(store_sr_req_pulsed_r),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [4]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [2]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [1]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [3]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(p_0_in14_in),
        .I3(p_1_in15_in),
        .I4(p_0_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [3]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [4]),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[0]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [0]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[1]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [1]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[2]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [2]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[3]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [3]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[4]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_116 [4]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_0_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[7]),
        .O(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[7]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ),
        .I3(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(p_0_in14_in),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in),
        .I2(p_1_in15_in),
        .I3(p_0_in14_in),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_edge_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ),
        .Q(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in14_in),
        .I5(pb_found_stable_eye_r[7]),
        .O(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_stable_eye_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[7]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[7]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in),
        .I4(p_0_in14_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ),
        .Q(p_0_in14_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF007F7F80000000)) 
    idel_adj_inc_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I2(detect_edge_done_r),
        .I3(cal1_wait_r),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I5(idel_adj_inc_reg_n_0),
        .O(idel_adj_inc_i_1_n_0));
  FDRE idel_adj_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idel_adj_inc_i_1_n_0),
        .Q(idel_adj_inc_reg_n_0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \idel_dec_cnt[0]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I4(\idel_dec_cnt_reg_n_0_[0] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[0]));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \idel_dec_cnt[1]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[1]),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[0] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[1]));
  LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
    \idel_dec_cnt[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[2]),
        .I2(\idel_dec_cnt_reg_n_0_[2] ),
        .I3(\idel_dec_cnt_reg_n_0_[0] ),
        .I4(\idel_dec_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[2]));
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \idel_dec_cnt[3]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[3]),
        .I2(\idel_dec_cnt_reg_n_0_[3] ),
        .I3(\idel_dec_cnt[3]_i_2_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \idel_dec_cnt[3]_i_2 
       (.I0(\idel_dec_cnt_reg_n_0_[0] ),
        .I1(\idel_dec_cnt_reg_n_0_[1] ),
        .I2(\idel_dec_cnt_reg_n_0_[2] ),
        .O(\idel_dec_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    \idel_dec_cnt[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ),
        .I1(\idel_dec_cnt[4]_i_3_n_0 ),
        .I2(\idel_dec_cnt[4]_i_4_n_0 ),
        .I3(idel_mpr_pat_detect_r),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I5(\idel_dec_cnt[4]_i_5_n_0 ),
        .O(\idel_dec_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FF88888)) 
    \idel_dec_cnt[4]_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(idelay_tap_cnt_r[4]),
        .I2(\idel_dec_cnt_reg_n_0_[4] ),
        .I3(\idel_dec_cnt[4]_i_6_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .O(idel_dec_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \idel_dec_cnt[4]_i_3 
       (.I0(detect_edge_done_r),
        .I1(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\idel_dec_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idel_dec_cnt[4]_i_4 
       (.I0(idel_pat_detect_valid_r_reg_n_0),
        .I1(p_0_in189_in),
        .O(\idel_dec_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \idel_dec_cnt[4]_i_5 
       (.I0(\idel_dec_cnt_reg_n_0_[3] ),
        .I1(\idel_dec_cnt_reg_n_0_[0] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[2] ),
        .I4(\idel_dec_cnt_reg_n_0_[4] ),
        .O(\idel_dec_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \idel_dec_cnt[4]_i_6 
       (.I0(\idel_dec_cnt_reg_n_0_[2] ),
        .I1(\idel_dec_cnt_reg_n_0_[1] ),
        .I2(\idel_dec_cnt_reg_n_0_[0] ),
        .I3(\idel_dec_cnt_reg_n_0_[3] ),
        .O(\idel_dec_cnt[4]_i_6_n_0 ));
  FDRE \idel_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[0]),
        .Q(\idel_dec_cnt_reg_n_0_[0] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \idel_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[1]),
        .Q(\idel_dec_cnt_reg_n_0_[1] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \idel_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[2]),
        .Q(\idel_dec_cnt_reg_n_0_[2] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \idel_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[3]),
        .Q(\idel_dec_cnt_reg_n_0_[3] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \idel_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[4]),
        .Q(\idel_dec_cnt_reg_n_0_[4] ),
        .R(new_cnt_cpt_r_reg_1));
  LUT4 #(
    .INIT(16'h8000)) 
    idel_pat0_data_match_r0
       (.I0(idel_pat0_match_fall0_and_r),
        .I1(idel_pat0_match_rise1_and_r),
        .I2(idel_pat0_match_rise0_and_r),
        .I3(idel_pat0_match_fall1_and_r),
        .O(idel_pat0_data_match_r0__0));
  LUT4 #(
    .INIT(16'h8000)) 
    idel_pat1_data_match_r0
       (.I0(idel_pat1_match_fall0_and_r),
        .I1(idel_pat1_match_rise1_and_r),
        .I2(idel_pat1_match_rise0_and_r),
        .I3(idel_pat1_match_fall1_and_r),
        .O(idel_pat1_data_match_r0__0));
  LUT4 #(
    .INIT(16'hCCCE)) 
    idel_pat_detect_valid_r_i_1
       (.I0(idel_pat_detect_valid_r_reg_n_0),
        .I1(p_0_in189_in),
        .I2(cal1_dq_idel_inc),
        .I3(store_sr_req_pulsed_r),
        .O(idel_pat_detect_valid_r_i_1_n_0));
  FDRE idel_pat_detect_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat_detect_valid_r_i_1_n_0),
        .Q(idel_pat_detect_valid_r_reg_n_0),
        .R(new_cnt_cpt_r_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111F111)) 
    \idelay_tap_cnt_r[0][0][4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][0][0]_0 ),
        .I1(Q[0]),
        .I2(\FSM_onehot_cal1_state_r[6]_i_4_n_0 ),
        .I3(idelay_ce_int),
        .I4(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .O(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \idelay_tap_cnt_r[0][1][0]_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .O(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h04404004)) 
    \idelay_tap_cnt_r[0][1][1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_inc_int),
        .O(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0444400044400004)) 
    \idelay_tap_cnt_r[0][1][2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .I1(idelay_ce_int),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h28A0A0A0A0A0A082)) 
    \idelay_tap_cnt_r[0][1][3]_i_1 
       (.I0(\idelay_tap_cnt_r[0][1][3]_i_2_n_0 ),
        .I1(idelay_tap_cnt_slice_r[2]),
        .I2(idelay_tap_cnt_slice_r[3]),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_inc_int),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idelay_tap_cnt_r[0][1][3]_i_2 
       (.I0(idelay_ce_int),
        .I1(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .O(\idelay_tap_cnt_r[0][1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \idelay_tap_cnt_r[0][1][4]_i_2 
       (.I0(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .I1(idelay_ce_int),
        .I2(\idelay_tap_cnt_r[0][1][4]_i_4_n_0 ),
        .O(\idelay_tap_cnt_r[0][1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \idelay_tap_cnt_r[0][1][4]_i_3 
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\cal1_cnt_cpt_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9555555555555556)) 
    \idelay_tap_cnt_r[0][1][4]_i_4 
       (.I0(idelay_tap_cnt_slice_r[4]),
        .I1(idelay_tap_cnt_slice_r[0]),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_tap_cnt_slice_r[3]),
        .I5(idelay_tap_cnt_slice_r[2]),
        .O(\idelay_tap_cnt_r[0][1][4]_i_4_n_0 ));
  FDRE \idelay_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .D(\idelay_tap_cnt_r[0][1][4]_i_2_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][0] 
       (.C(CLK),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][1] 
       (.C(CLK),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][2] 
       (.C(CLK),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][3] 
       (.C(CLK),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][4] 
       (.C(CLK),
        .CE(E),
        .D(\idelay_tap_cnt_r[0][1][4]_i_2_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[0]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(idelay_tap_cnt_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(idelay_tap_cnt_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(idelay_tap_cnt_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[3]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(idelay_tap_cnt_r[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(idelay_tap_cnt_r[4]));
  FDRE \idelay_tap_cnt_slice_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[0]),
        .Q(idelay_tap_cnt_slice_r[0]),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE \idelay_tap_cnt_slice_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[1]),
        .Q(idelay_tap_cnt_slice_r[1]),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE \idelay_tap_cnt_slice_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[2]),
        .Q(idelay_tap_cnt_slice_r[2]),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE \idelay_tap_cnt_slice_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[3]),
        .Q(idelay_tap_cnt_slice_r[3]),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE \idelay_tap_cnt_slice_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[4]),
        .Q(idelay_tap_cnt_slice_r[4]),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    idelay_tap_limit_r_i_1
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(idelay_tap_cnt_r[0]),
        .I2(idelay_tap_cnt_r[3]),
        .I3(idelay_tap_limit_r_i_2_n_0),
        .I4(new_cnt_cpt_r_reg_0),
        .I5(\cnt_shift_r_reg[2]_0 ),
        .O(idelay_tap_limit_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h3FFF5F5F3FFFFFFF)) 
    idelay_tap_limit_r_i_2
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I2(idelay_tap_cnt_r[1]),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I4(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(idelay_tap_limit_r_i_2_n_0));
  FDRE idelay_tap_limit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_limit_r_i_1_n_0),
        .Q(idelay_tap_limit_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h40CC)) 
    \init_state_r[0]_i_32 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(pi_calib_done),
        .I2(rdlvl_last_byte_done),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ),
        .O(rdlvl_stg1_done_int_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \init_state_r[3]_i_18 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ),
        .I2(wrcal_final_chk_i_8),
        .I3(rdlvl_last_byte_done),
        .O(rdlvl_stg1_done_int_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .I2(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ),
        .I3(inhibit_edge_detect_r),
        .I4(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ),
        .I5(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_2 
       (.I0(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I1(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I4(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I5(idel_mpr_pat_detect_r),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_3 
       (.I0(p_0_in189_in),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ));
  FDRE \mpr_2to1.idel_mpr_pat_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ),
        .Q(idel_mpr_pat_detect_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEEEE)) 
    \mpr_2to1.inhibit_edge_detect_r_i_1 
       (.I0(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I1(inhibit_edge_detect_r),
        .I2(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I3(p_0_in189_in),
        .I4(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ),
        .I5(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mpr_2to1.inhibit_edge_detect_r_i_2 
       (.I0(mpr_rd_rise0_prev_r),
        .I1(mpr_rd_rise1_prev_r),
        .I2(mpr_rd_fall0_prev_r),
        .I3(mpr_rd_fall1_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mpr_2to1.inhibit_edge_detect_r_i_3 
       (.I0(mpr_rd_fall0_prev_r),
        .I1(mpr_rd_fall1_prev_r),
        .I2(mpr_rd_rise0_prev_r),
        .I3(mpr_rd_rise1_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \mpr_2to1.inhibit_edge_detect_r_i_4 
       (.I0(idelay_tap_cnt_r[3]),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I4(idelay_tap_cnt_r[1]),
        .I5(idelay_tap_cnt_r[2]),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ));
  FDRE \mpr_2to1.inhibit_edge_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ),
        .Q(inhibit_edge_detect_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \mpr_2to1.stable_idel_cnt[0]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I1(stable_idel_cnt),
        .I2(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \mpr_2to1.stable_idel_cnt[1]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I3(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \mpr_2to1.stable_idel_cnt[2]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I4(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \mpr_2to1.stable_idel_cnt[2]_i_2 
       (.I0(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I4(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I5(\FSM_onehot_cal1_state_r[16]_i_2_n_0 ),
        .O(stable_idel_cnt));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mpr_2to1.stable_idel_cnt[2]_i_3 
       (.I0(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I2(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .O(stable_idel_cnt0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mpr_2to1.stable_idel_cnt[2]_i_4 
       (.I0(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .I1(mpr_rd_fall0_prev_r),
        .I2(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .I3(mpr_rd_rise1_prev_r),
        .I4(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \mpr_2to1.stable_idel_cnt[2]_i_5 
       (.I0(mpr_rd_fall1_prev_r),
        .I1(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .I2(mpr_rd_rise0_prev_r),
        .I3(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ));
  FDRE \mpr_2to1.stable_idel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDC)) 
    mpr_dec_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(mpr_dec_cpt_r),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .O(mpr_dec_cpt_r_i_1_n_0));
  FDRE mpr_dec_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_dec_cpt_r_i_1_n_0),
        .Q(mpr_dec_cpt_r_reg_n_0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE mpr_rd_fall0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_fall1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall1_prev_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    mpr_rd_rise0_prev_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[9] ),
        .I1(p_0_in189_in),
        .I2(idel_pat_detect_valid_r_reg_n_0),
        .O(mpr_rd_rise0_prev_r0));
  FDRE mpr_rd_rise0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise1_prev_r),
        .R(1'b0));
  FDRE mpr_rdlvl_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_rdlvl_start_r_reg_0),
        .Q(mpr_rdlvl_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEEAAAA)) 
    new_cnt_cpt_r_i_1
       (.I0(new_cnt_cpt_r_i_2_n_0),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I2(mpr_rdlvl_start_r),
        .I3(mpr_rdlvl_start_r_reg_0),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(rdlvl_stg1_start_r),
        .O(new_cnt_cpt_r));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hEF000000)) 
    new_cnt_cpt_r_i_2
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(prech_done),
        .I4(cal1_prech_req_r),
        .O(new_cnt_cpt_r_i_2_n_0));
  FDRE new_cnt_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_cnt_cpt_r),
        .Q(new_cnt_cpt_r_reg_0),
        .R(new_cnt_cpt_r_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    pi_cnt_dec_i_1
       (.I0(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I1(wait_cnt_r_reg[0]),
        .I2(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .I3(dqs_po_dec_done_r2),
        .I4(wait_cnt_r_reg[1]),
        .I5(pi_cnt_dec_i_2_n_0),
        .O(pi_cnt_dec_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    pi_cnt_dec_i_2
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[3]),
        .O(pi_cnt_dec_i_2_n_0));
  FDRE pi_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_cnt_dec_i_1_n_0),
        .Q(pi_cnt_dec_reg_0),
        .R(1'b0));
  FDRE pi_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing),
        .Q(rdlvl_pi_stg2_f_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_en_stg2_f_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(pi_cnt_dec_reg_0),
        .O(pi_en_stg2_f_timing_i_1_n_0));
  FDRE pi_en_stg2_f_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing_i_1_n_0),
        .Q(pi_en_stg2_f_timing),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE pi_fine_dly_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r2),
        .Q(pi_fine_dly_dec_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00200020FF2F0020)) 
    \pi_rdval_cnt[0]_i_1 
       (.I0(\pi_counter_read_val_w[0]_2 [0]),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I2(dqs_po_dec_done_r1),
        .I3(dqs_po_dec_done_r2),
        .I4(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I5(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F20202020202F20)) 
    \pi_rdval_cnt[1]_i_1 
       (.I0(\pi_counter_read_val_w[0]_2 [1]),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I2(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(pi_rdval_cnt[0]),
        .I5(pi_rdval_cnt[1]),
        .O(\pi_rdval_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20202F202F202020)) 
    \pi_rdval_cnt[2]_i_1 
       (.I0(\pi_counter_read_val_w[0]_2 [2]),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I2(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(\pi_rdval_cnt[3]_i_3_n_0 ),
        .I5(pi_rdval_cnt[2]),
        .O(\pi_rdval_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B888B88888)) 
    \pi_rdval_cnt[3]_i_1 
       (.I0(\pi_rdval_cnt_reg[3]_0 ),
        .I1(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I2(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I3(pi_rdval_cnt[2]),
        .I4(\pi_rdval_cnt[3]_i_3_n_0 ),
        .I5(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pi_rdval_cnt[3]_i_3 
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20202F2F2F202020)) 
    \pi_rdval_cnt[4]_i_1 
       (.I0(\pi_counter_read_val_w[0]_2 [4]),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I2(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I3(pi_rdval_cnt[5]),
        .I4(\pi_rdval_cnt[5]_i_5_n_0 ),
        .I5(pi_rdval_cnt[4]),
        .O(\pi_rdval_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \pi_rdval_cnt[5]_i_1 
       (.I0(pi_cnt_dec_reg_0),
        .I1(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I2(dqs_po_dec_done_r1),
        .I3(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2020202F202F20)) 
    \pi_rdval_cnt[5]_i_2 
       (.I0(\pi_counter_read_val_w[0]_2 [5]),
        .I1(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I2(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I3(pi_rdval_cnt[5]),
        .I4(pi_rdval_cnt[4]),
        .I5(\pi_rdval_cnt[5]_i_5_n_0 ),
        .O(\pi_rdval_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pi_rdval_cnt[5]_i_3 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[3]),
        .I3(pi_rdval_cnt[2]),
        .I4(pi_rdval_cnt[1]),
        .I5(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pi_rdval_cnt[5]_i_4 
       (.I0(dqs_po_dec_done_r1),
        .I1(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pi_rdval_cnt[5]_i_5 
       (.I0(pi_rdval_cnt[0]),
        .I1(pi_rdval_cnt[1]),
        .I2(pi_rdval_cnt[2]),
        .I3(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[5]_i_5_n_0 ));
  FDRE \pi_rdval_cnt_reg[0] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[0]_i_1_n_0 ),
        .Q(pi_rdval_cnt[0]),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \pi_rdval_cnt_reg[1] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[1]_i_1_n_0 ),
        .Q(pi_rdval_cnt[1]),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \pi_rdval_cnt_reg[2] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[2]_i_1_n_0 ),
        .Q(pi_rdval_cnt[2]),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \pi_rdval_cnt_reg[3] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[3]_i_1_n_0 ),
        .Q(pi_rdval_cnt[3]),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \pi_rdval_cnt_reg[4] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[4]_i_1_n_0 ),
        .Q(pi_rdval_cnt[4]),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \pi_rdval_cnt_reg[5] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[5]_i_2_n_0 ),
        .Q(pi_rdval_cnt[5]),
        .R(new_cnt_cpt_r_reg_1));
  FDRE pi_stg2_f_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing),
        .Q(rdlvl_pi_stg2_f_incdec),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    pi_stg2_f_incdec_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(cal1_dlyinc_cpt_r_reg_n_0),
        .I2(pi_cnt_dec_reg_0),
        .I3(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .O(pi_stg2_f_incdec_timing_i_1_n_0));
  FDRE pi_stg2_f_incdec_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing_i_1_n_0),
        .Q(pi_stg2_f_incdec_timing),
        .R(1'b0));
  FDRE pi_stg2_load_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_load_timing),
        .Q(pi_stg2_load_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h04)) 
    pi_stg2_load_timing_i_1
       (.I0(\regl_dqs_cnt_reg_n_0_[1] ),
        .I1(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I2(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(pi_stg2_load_timing_i_1_n_0));
  FDRE pi_stg2_load_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_load_timing_i_1_n_0),
        .Q(pi_stg2_load_timing),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[0]),
        .Q(\pi_stg2_reg_l_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[1]),
        .Q(\pi_stg2_reg_l_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[2]),
        .Q(\pi_stg2_reg_l_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[3]),
        .Q(\pi_stg2_reg_l_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[4]),
        .Q(\pi_stg2_reg_l_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[5]),
        .Q(\pi_stg2_reg_l_reg[5]_0 [5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[0]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(\pi_stg2_reg_l_timing[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[1]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(\pi_stg2_reg_l_timing[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[2]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(\pi_stg2_reg_l_timing[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[3]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(\pi_stg2_reg_l_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[4]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(\pi_stg2_reg_l_timing[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \pi_stg2_reg_l_timing[5]_i_1 
       (.I0(\regl_rank_cnt[1]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I2(\regl_dqs_cnt_reg_n_0_[1] ),
        .O(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[5]_i_2 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .O(\pi_stg2_reg_l_timing[5]_i_2_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[0]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[0]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[1]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[1]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[2]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[2]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[3]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[3]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[4]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[4]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[5]_i_2_n_0 ),
        .Q(pi_stg2_reg_l_timing[5]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \rd_mux_sel_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rd_mux_sel_r_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rd_mux_sel_r_reg[0]_0 ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 
       (.I0(\cal1_state_r1_reg_n_0_[4] ),
        .I1(\cal1_state_r1_reg_n_0_[5] ),
        .I2(\cal1_state_r1_reg_n_0_[0] ),
        .I3(\cal1_state_r1_reg_n_0_[2] ),
        .I4(\cal1_state_r1_reg_n_0_[1] ),
        .I5(\cal1_state_r1_reg_n_0_[3] ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rd_mux_sel_r_reg[0]_0 ),
        .O(rdlvl_dqs_tap_cnt_r));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][5] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][0] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [0]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][1] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [0]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][2] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [0]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][3] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][4] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][5] 
       (.C(CLK),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF0101FFFE0000)) 
    rdlvl_last_byte_done_int_i_1
       (.I0(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(cal1_prech_req_r),
        .I5(rdlvl_last_byte_done),
        .O(rdlvl_last_byte_done_int_i_1_n_0));
  FDRE rdlvl_last_byte_done_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_last_byte_done_int_i_1_n_0),
        .Q(rdlvl_last_byte_done),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT6 #(
    .INIT(64'hEEEEFFFEEEEE000E)) 
    rdlvl_pi_incdec_i_1
       (.I0(mpr_dec_cpt_r),
        .I1(rdlvl_pi_incdec_i_2_n_0),
        .I2(rdlvl_pi_incdec_i_3_n_0),
        .I3(cal1_wait_r),
        .I4(rdlvl_pi_incdec_i_4_n_0),
        .I5(rdlvl_pi_incdec),
        .O(rdlvl_pi_incdec_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    rdlvl_pi_incdec_i_2
       (.I0(rdlvl_pi_incdec_i_3_n_0),
        .I1(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I2(cal1_wait_r),
        .I3(p_14_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I5(rdlvl_pi_incdec_i_5_n_0),
        .O(rdlvl_pi_incdec_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rdlvl_pi_incdec_i_3
       (.I0(p_8_in),
        .I1(p_1_in2_in),
        .O(rdlvl_pi_incdec_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rdlvl_pi_incdec_i_4
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I1(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I2(p_14_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I5(p_0_in189_in),
        .O(rdlvl_pi_incdec_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    rdlvl_pi_incdec_i_5
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I1(mpr_rdlvl_start_r),
        .I2(mpr_rdlvl_start_r_reg_0),
        .O(rdlvl_pi_incdec_i_5_n_0));
  FDRE rdlvl_pi_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_pi_incdec_i_1_n_0),
        .Q(rdlvl_pi_incdec),
        .R(new_cnt_cpt_r_reg_1));
  FDRE rdlvl_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_prech_req_r__0),
        .Q(rdlvl_prech_req),
        .R(new_cnt_cpt_r_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAFAAAAAAA8)) 
    rdlvl_rank_done_r_i_1
       (.I0(rdlvl_rank_done_r),
        .I1(prech_done),
        .I2(\FSM_onehot_cal1_state_r_reg[13]_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I4(p_0_in118_in),
        .I5(rdlvl_stg1_rank_done),
        .O(rdlvl_rank_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rdlvl_rank_done_r_i_2
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(cal1_prech_req_r),
        .O(rdlvl_rank_done_r));
  FDRE rdlvl_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_rank_done_r_i_1_n_0),
        .Q(rdlvl_stg1_rank_done),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_stg1_done_int_i_1
       (.I0(rdlvl_stg1_done_int),
        .I1(rdlvl_stg1_done_int_reg_0),
        .O(rdlvl_stg1_done_int_i_1_n_0));
  (* syn_maxfan = "30" *) 
  FDRE rdlvl_stg1_done_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_done_int_i_1_n_0),
        .Q(rdlvl_stg1_done_int_reg_0),
        .R(new_cnt_cpt_r_reg_1));
  FDRE rdlvl_stg1_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_r_reg_0),
        .Q(rdlvl_stg1_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000006666666E)) 
    \regl_dqs_cnt[0]_i_1 
       (.I0(\regl_dqs_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I2(regl_rank_cnt[0]),
        .I3(regl_rank_cnt[1]),
        .I4(\regl_dqs_cnt_reg_n_0_[1] ),
        .I5(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(\regl_dqs_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \regl_dqs_cnt[1]_i_1 
       (.I0(\regl_rank_cnt[1]_i_2_n_0 ),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .O(\regl_dqs_cnt[1]_i_1_n_0 ));
  FDRE \regl_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt_reg_n_0_[0] ),
        .Q(regl_dqs_cnt_r[0]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt_reg_n_0_[1] ),
        .Q(regl_dqs_cnt_r[1]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt[0]_i_1_n_0 ),
        .Q(\regl_dqs_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt[1]_i_1_n_0 ),
        .Q(\regl_dqs_cnt_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000009AAA8AAA)) 
    \regl_rank_cnt[0]_i_1 
       (.I0(regl_rank_cnt[0]),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I4(regl_rank_cnt[1]),
        .I5(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(\regl_rank_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \regl_rank_cnt[1]_i_1 
       (.I0(regl_rank_cnt[1]),
        .I1(\regl_dqs_cnt_reg_n_0_[1] ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I4(regl_rank_cnt[0]),
        .I5(\regl_rank_cnt[1]_i_2_n_0 ),
        .O(\regl_rank_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \regl_rank_cnt[1]_i_2 
       (.I0(\cnt_shift_r_reg[2]_0 ),
        .I1(done_cnt[3]),
        .I2(done_cnt[1]),
        .I3(done_cnt[0]),
        .I4(done_cnt[2]),
        .O(\regl_rank_cnt[1]_i_2_n_0 ));
  FDRE \regl_rank_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_rank_cnt[0]_i_1_n_0 ),
        .Q(regl_rank_cnt[0]),
        .R(1'b0));
  FDRE \regl_rank_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_rank_cnt[1]_i_1_n_0 ),
        .Q(regl_rank_cnt[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000AE)) 
    reset_if_i_1
       (.I0(reset_if),
        .I1(rdlvl_stg1_done_int_reg_0),
        .I2(reset_if_reg_0),
        .I3(reset_if_r9),
        .I4(reset_if_reg_1),
        .O(reset_if_reg));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[4]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[4]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \right_edge_taps_r[5]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(found_first_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .O(\right_edge_taps_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[5]_i_2 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(store_sr_req_pulsed_r),
        .O(right_edge_taps_r[5]));
  FDRE \right_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[0]),
        .Q(\right_edge_taps_r_reg_n_0_[0] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \right_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[1]),
        .Q(\right_edge_taps_r_reg_n_0_[1] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \right_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[2]),
        .Q(\right_edge_taps_r_reg_n_0_[2] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \right_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[3]),
        .Q(\right_edge_taps_r_reg_n_0_[3] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \right_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[4]),
        .Q(\right_edge_taps_r_reg_n_0_[4] ),
        .R(new_cnt_cpt_r_reg_1));
  FDRE \right_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[5]),
        .Q(\right_edge_taps_r_reg_n_0_[5] ),
        .R(new_cnt_cpt_r_reg_1));
  LUT6 #(
    .INIT(64'h15C8158855885588)) 
    \rnk_cnt_r[0]_i_1__0 
       (.I0(p_0_in118_in),
        .I1(cal1_prech_req_r),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(prech_done),
        .O(\rnk_cnt_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15DDC80055DD8800)) 
    \rnk_cnt_r[1]_i_1__0 
       (.I0(p_0_in118_in),
        .I1(cal1_prech_req_r),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(prech_done),
        .O(\rnk_cnt_r[1]_i_1__0_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT6 #(
    .INIT(64'h00000000AAAE0000)) 
    samp_cnt_done_r_i_1
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(samp_cnt_done_r_i_2_n_0),
        .I2(samp_cnt_done_r_i_3_n_0),
        .I3(samp_cnt_done_r_i_4_n_0),
        .I4(samp_edge_cnt0_en_r),
        .I5(\idelay_tap_cnt_r_reg[0][1][1]_0 ),
        .O(samp_cnt_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0010)) 
    samp_cnt_done_r_i_2
       (.I0(samp_edge_cnt1_r_reg[11]),
        .I1(samp_edge_cnt1_r_reg[7]),
        .I2(samp_edge_cnt1_r_reg[0]),
        .I3(samp_edge_cnt1_r_reg[6]),
        .O(samp_cnt_done_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    samp_cnt_done_r_i_3
       (.I0(samp_edge_cnt1_r_reg[1]),
        .I1(samp_edge_cnt1_r_reg[10]),
        .I2(samp_edge_cnt1_r_reg[8]),
        .I3(samp_edge_cnt1_r_reg[3]),
        .O(samp_cnt_done_r_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    samp_cnt_done_r_i_4
       (.I0(samp_edge_cnt1_r_reg[4]),
        .I1(samp_edge_cnt1_r_reg[9]),
        .I2(samp_edge_cnt1_r_reg[2]),
        .I3(samp_edge_cnt1_r_reg[5]),
        .O(samp_cnt_done_r_i_4_n_0));
  FDRE samp_cnt_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_cnt_done_r_i_1_n_0),
        .Q(samp_cnt_done_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    samp_edge_cnt0_en_r_i_1
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(pb_detect_edge));
  FDRE samp_edge_cnt0_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pb_detect_edge),
        .Q(samp_edge_cnt0_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt0_r[0]_i_3 
       (.I0(samp_edge_cnt0_r_reg[0]),
        .O(\samp_edge_cnt0_r[0]_i_3_n_0 ));
  FDRE \samp_edge_cnt0_r_reg[0] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_7 ),
        .Q(samp_edge_cnt0_r_reg[0]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\samp_edge_cnt0_r_reg[0]_i_2_n_0 ,\samp_edge_cnt0_r_reg[0]_i_2_n_1 ,\samp_edge_cnt0_r_reg[0]_i_2_n_2 ,\samp_edge_cnt0_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt0_r_reg[0]_i_2_n_4 ,\samp_edge_cnt0_r_reg[0]_i_2_n_5 ,\samp_edge_cnt0_r_reg[0]_i_2_n_6 ,\samp_edge_cnt0_r_reg[0]_i_2_n_7 }),
        .S({samp_edge_cnt0_r_reg[3:1],\samp_edge_cnt0_r[0]_i_3_n_0 }));
  FDRE \samp_edge_cnt0_r_reg[10] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[10]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[11] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[11]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[1] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_6 ),
        .Q(samp_edge_cnt0_r_reg[1]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[2] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_5 ),
        .Q(samp_edge_cnt0_r_reg[2]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[3] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_4 ),
        .Q(samp_edge_cnt0_r_reg[3]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[4] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[4]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[0]_i_2_n_0 ),
        .CO({\samp_edge_cnt0_r_reg[4]_i_1_n_0 ,\samp_edge_cnt0_r_reg[4]_i_1_n_1 ,\samp_edge_cnt0_r_reg[4]_i_1_n_2 ,\samp_edge_cnt0_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[4]_i_1_n_4 ,\samp_edge_cnt0_r_reg[4]_i_1_n_5 ,\samp_edge_cnt0_r_reg[4]_i_1_n_6 ,\samp_edge_cnt0_r_reg[4]_i_1_n_7 }),
        .S(samp_edge_cnt0_r_reg[7:4]));
  FDRE \samp_edge_cnt0_r_reg[5] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[5]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[6] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[6]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[7] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[7]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[8] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[8]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt0_r_reg[8]_i_1_n_1 ,\samp_edge_cnt0_r_reg[8]_i_1_n_2 ,\samp_edge_cnt0_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[8]_i_1_n_4 ,\samp_edge_cnt0_r_reg[8]_i_1_n_5 ,\samp_edge_cnt0_r_reg[8]_i_1_n_6 ,\samp_edge_cnt0_r_reg[8]_i_1_n_7 }),
        .S(samp_edge_cnt0_r_reg[11:8]));
  FDRE \samp_edge_cnt0_r_reg[9] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[9]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    samp_edge_cnt1_en_r_i_1
       (.I0(samp_edge_cnt1_en_r_i_2_n_0),
        .I1(samp_edge_cnt1_en_r_i_3_n_0),
        .I2(samp_edge_cnt0_r_reg[2]),
        .I3(samp_edge_cnt0_r_reg[0]),
        .I4(samp_edge_cnt0_r_reg[5]),
        .O(samp_edge_cnt1_en_r0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    samp_edge_cnt1_en_r_i_2
       (.I0(samp_edge_cnt0_r_reg[10]),
        .I1(samp_edge_cnt0_r_reg[4]),
        .I2(samp_edge_cnt0_r_reg[9]),
        .I3(samp_edge_cnt0_r_reg[7]),
        .I4(samp_edge_cnt0_r_reg[11]),
        .I5(samp_edge_cnt0_r_reg[6]),
        .O(samp_edge_cnt1_en_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    samp_edge_cnt1_en_r_i_3
       (.I0(samp_edge_cnt0_r_reg[8]),
        .I1(samp_edge_cnt0_r_reg[3]),
        .I2(sr_valid_r2),
        .I3(samp_edge_cnt0_r_reg[1]),
        .O(samp_edge_cnt1_en_r_i_3_n_0));
  FDRE samp_edge_cnt1_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_edge_cnt1_en_r0),
        .Q(samp_edge_cnt1_en_r),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt1_r[0]_i_2 
       (.I0(samp_edge_cnt1_r_reg[0]),
        .O(\samp_edge_cnt1_r[0]_i_2_n_0 ));
  FDRE \samp_edge_cnt1_r_reg[0] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[0]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\samp_edge_cnt1_r_reg[0]_i_1_n_0 ,\samp_edge_cnt1_r_reg[0]_i_1_n_1 ,\samp_edge_cnt1_r_reg[0]_i_1_n_2 ,\samp_edge_cnt1_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt1_r_reg[0]_i_1_n_4 ,\samp_edge_cnt1_r_reg[0]_i_1_n_5 ,\samp_edge_cnt1_r_reg[0]_i_1_n_6 ,\samp_edge_cnt1_r_reg[0]_i_1_n_7 }),
        .S({samp_edge_cnt1_r_reg[3:1],\samp_edge_cnt1_r[0]_i_2_n_0 }));
  FDRE \samp_edge_cnt1_r_reg[10] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[10]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[11] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[11]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[1] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[1]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[2] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[2]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[3] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[3]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[4] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[4]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[0]_i_1_n_0 ),
        .CO({\samp_edge_cnt1_r_reg[4]_i_1_n_0 ,\samp_edge_cnt1_r_reg[4]_i_1_n_1 ,\samp_edge_cnt1_r_reg[4]_i_1_n_2 ,\samp_edge_cnt1_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[4]_i_1_n_4 ,\samp_edge_cnt1_r_reg[4]_i_1_n_5 ,\samp_edge_cnt1_r_reg[4]_i_1_n_6 ,\samp_edge_cnt1_r_reg[4]_i_1_n_7 }),
        .S(samp_edge_cnt1_r_reg[7:4]));
  FDRE \samp_edge_cnt1_r_reg[5] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[5]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[6] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[6]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[7] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[7]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[8] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[8]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt1_r_reg[8]_i_1_n_1 ,\samp_edge_cnt1_r_reg[8]_i_1_n_2 ,\samp_edge_cnt1_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[8]_i_1_n_4 ,\samp_edge_cnt1_r_reg[8]_i_1_n_5 ,\samp_edge_cnt1_r_reg[8]_i_1_n_6 ,\samp_edge_cnt1_r_reg[8]_i_1_n_7 }),
        .S(samp_edge_cnt1_r_reg[11:8]));
  FDRE \samp_edge_cnt1_r_reg[9] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[9]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \second_edge_taps_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(tap_cnt_cpt_r0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \second_edge_taps_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(\second_edge_taps_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \second_edge_taps_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\second_edge_taps_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \second_edge_taps_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\second_edge_taps_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \second_edge_taps_r[4]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\second_edge_taps_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \second_edge_taps_r[5]_i_1 
       (.I0(cal1_prech_req_r),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .I4(store_sr_req_pulsed_r),
        .O(\second_edge_taps_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \second_edge_taps_r[5]_i_2 
       (.I0(cal1_prech_req_r),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .O(\second_edge_taps_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \second_edge_taps_r[5]_i_3 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(\second_edge_taps_r[5]_i_3_n_0 ));
  FDRE \second_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(tap_cnt_cpt_r0),
        .Q(\second_edge_taps_r_reg_n_0_[0] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[1]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[1] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[2]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[2] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[3]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[3] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[4]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[4] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[5]_i_3_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[5] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE sr_valid_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r_reg_n_0),
        .Q(sr_valid_r1),
        .R(1'b0));
  FDRE sr_valid_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r1),
        .Q(sr_valid_r2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    sr_valid_r_i_1
       (.I0(cnt_shift_r_reg[1]),
        .I1(cnt_shift_r_reg[3]),
        .I2(cnt_shift_r_reg[2]),
        .I3(\cnt_shift_r[1]_i_2_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(\cnt_shift_r_reg[2]_0 ),
        .O(sr_valid_r_i_1_n_0));
  FDRE sr_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r_i_1_n_0),
        .Q(sr_valid_r_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    store_sr_r_i_1
       (.I0(store_sr_req_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .I2(store_sr_r_reg_n_0),
        .O(store_sr_r_i_1_n_0));
  FDRE store_sr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_r_i_1_n_0),
        .Q(store_sr_r_reg_n_0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  FDRE store_sr_req_pulsed_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_req_pulsed_r),
        .Q(store_sr_req_pulsed_r__0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    store_sr_req_r_i_1
       (.I0(store_sr_req_pulsed_r__0),
        .I1(store_sr_req_pulsed_r),
        .I2(cal1_wait_r),
        .I3(store_sr_req_r_reg_0),
        .O(store_sr_req_r));
  FDRE store_sr_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_req_r),
        .Q(store_sr_req_r_reg_n_0),
        .R(\rdlvl_dqs_tap_cnt_r_reg[0][1][3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tap_cnt_cpt_r[1]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(\tap_cnt_cpt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \tap_cnt_cpt_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \tap_cnt_cpt_r[3]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \tap_cnt_cpt_r[4]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tap_cnt_cpt_r[5]_i_2 
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\tap_cnt_cpt_r[5]_i_4_n_0 ),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(tap_cnt_cpt_r));
  LUT4 #(
    .INIT(16'h1DD1)) 
    \tap_cnt_cpt_r[5]_i_3 
       (.I0(\tap_cnt_cpt_r[5]_i_5_n_0 ),
        .I1(cal1_dlyinc_cpt_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I3(\tap_cnt_cpt_r[5]_i_6_n_0 ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tap_cnt_cpt_r[5]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\tap_cnt_cpt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \tap_cnt_cpt_r[5]_i_5 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\tap_cnt_cpt_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tap_cnt_cpt_r[5]_i_6 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\tap_cnt_cpt_r[5]_i_6_n_0 ));
  FDRE \tap_cnt_cpt_r_reg[0] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(tap_cnt_cpt_r0),
        .Q(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[1] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(\tap_cnt_cpt_r[1]_i_1_n_0 ),
        .Q(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[2] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[2]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[3] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[3]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[4] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[4]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[5] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[5]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000000000000AA80)) 
    tap_limit_cpt_r_i_1
       (.I0(tap_limit_cpt_r_i_2_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\tap_cnt_cpt_r[5]_i_6_n_0 ),
        .I3(tap_limit_cpt_r),
        .I4(\cnt_shift_r_reg[2]_0 ),
        .I5(new_cnt_cpt_r_reg_0),
        .O(tap_limit_cpt_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    tap_limit_cpt_r_i_2
       (.I0(\cal1_state_r1_reg_n_0_[4] ),
        .I1(\cal1_state_r1_reg_n_0_[5] ),
        .I2(\cal1_state_r1_reg_n_0_[0] ),
        .I3(\cal1_state_r1_reg_n_0_[2] ),
        .I4(\cal1_state_r1_reg_n_0_[1] ),
        .I5(\cal1_state_r1_reg_n_0_[3] ),
        .O(tap_limit_cpt_r_i_2_n_0));
  FDRE tap_limit_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tap_limit_cpt_r_i_1_n_0),
        .Q(tap_limit_cpt_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt_r[0]_i_1__0 
       (.I0(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt_r[1]_i_1__0 
       (.I0(wait_cnt_r_reg[1]),
        .I1(wait_cnt_r_reg[0]),
        .O(\wait_cnt_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wait_cnt_r[2]_i_1 
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[0]),
        .I2(wait_cnt_r_reg[1]),
        .O(wait_cnt_r0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \wait_cnt_r[3]_i_2__0 
       (.I0(dqs_po_dec_done_r2),
        .I1(wait_cnt_r_reg[2]),
        .I2(wait_cnt_r_reg[3]),
        .I3(wait_cnt_r_reg[1]),
        .I4(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wait_cnt_r[3]_i_3 
       (.I0(wait_cnt_r_reg[3]),
        .I1(wait_cnt_r_reg[2]),
        .I2(wait_cnt_r_reg[1]),
        .I3(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0[3]));
  FDRE \wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[0]),
        .Q(wait_cnt_r_reg[0]),
        .R(\wait_cnt_r_reg[0]_0 ));
  FDRE \wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[1]_i_1__0_n_0 ),
        .Q(wait_cnt_r_reg[1]),
        .R(\wait_cnt_r_reg[0]_0 ));
  FDRE \wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[2]),
        .Q(wait_cnt_r_reg[2]),
        .R(\wait_cnt_r_reg[0]_0 ));
  FDSE \wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[3]),
        .Q(wait_cnt_r_reg[3]),
        .S(\wait_cnt_r_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_tempmon" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_tempmon
   (pi_f_inc_reg_0,
    pi_f_dec_reg_0,
    delay_done_r4_reg,
    rdlvl_stg1_done_int_reg,
    pi_f_inc_reg_1,
    wrcal_done_reg,
    CLK,
    \one_dec_min_limit_reg[2]_0 ,
    tempmon_sample_en,
    pi_f_inc_reg_2,
    \one_dec_max_limit_reg[11]_0 ,
    \neutral_max_limit_reg[1]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ,
    \calib_sel_reg[1] ,
    calib_complete,
    \gen_byte_sel_div2.calib_in_common_i_2 ,
    \device_temp_101_reg[11]_0 ,
    D,
    \two_dec_min_limit_reg[11]_0 );
  output pi_f_inc_reg_0;
  output pi_f_dec_reg_0;
  output delay_done_r4_reg;
  output rdlvl_stg1_done_int_reg;
  output pi_f_inc_reg_1;
  output wrcal_done_reg;
  input CLK;
  input \one_dec_min_limit_reg[2]_0 ;
  input tempmon_sample_en;
  input pi_f_inc_reg_2;
  input \one_dec_max_limit_reg[11]_0 ;
  input \neutral_max_limit_reg[1]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ;
  input \calib_sel_reg[1] ;
  input calib_complete;
  input \gen_byte_sel_div2.calib_in_common_i_2 ;
  input [0:0]\device_temp_101_reg[11]_0 ;
  input [11:0]D;
  input \two_dec_min_limit_reg[11]_0 ;

  wire CLK;
  wire [11:0]D;
  wire calib_complete;
  wire \calib_sel_reg[1] ;
  wire delay_done_r4_reg;
  wire [11:0]device_temp_101;
  wire [0:0]\device_temp_101_reg[11]_0 ;
  wire [11:0]device_temp_init;
  wire \device_temp_init[11]_i_2_n_0 ;
  wire \device_temp_init[11]_i_3_n_0 ;
  wire [11:0]four_dec_min_limit;
  wire \four_dec_min_limit[11]_i_2_n_0 ;
  wire \four_dec_min_limit[11]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_2_n_0 ;
  wire \four_dec_min_limit[5]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_2_n_0 ;
  wire \four_dec_min_limit[9]_i_3_n_0 ;
  wire \four_dec_min_limit[9]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]four_dec_min_limit_nxt;
  wire \four_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]four_inc_max_limit;
  wire \four_inc_max_limit[11]_i_2_n_0 ;
  wire \four_inc_max_limit[11]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_2_n_0 ;
  wire \four_inc_max_limit[4]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_4_n_0 ;
  wire \four_inc_max_limit[4]_i_5_n_0 ;
  wire \four_inc_max_limit[8]_i_2_n_0 ;
  wire \four_inc_max_limit[8]_i_3_n_0 ;
  wire [11:2]four_inc_max_limit_nxt;
  wire \four_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_3 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ;
  wire \gen_byte_sel_div2.calib_in_common_i_2 ;
  wire [11:1]neutral_max_limit;
  wire \neutral_max_limit[1]_i_1_n_0 ;
  wire \neutral_max_limit[4]_i_2_n_0 ;
  wire \neutral_max_limit[4]_i_3_n_0 ;
  wire \neutral_max_limit[4]_i_4_n_0 ;
  wire \neutral_max_limit[8]_i_2_n_0 ;
  wire \neutral_max_limit[8]_i_3_n_0 ;
  wire [11:2]neutral_max_limit_nxt;
  wire \neutral_max_limit_reg[11]_i_1_n_2 ;
  wire \neutral_max_limit_reg[11]_i_1_n_3 ;
  wire \neutral_max_limit_reg[1]_0 ;
  wire \neutral_max_limit_reg[4]_i_1_n_0 ;
  wire \neutral_max_limit_reg[4]_i_1_n_1 ;
  wire \neutral_max_limit_reg[4]_i_1_n_2 ;
  wire \neutral_max_limit_reg[4]_i_1_n_3 ;
  wire \neutral_max_limit_reg[8]_i_1_n_0 ;
  wire \neutral_max_limit_reg[8]_i_1_n_1 ;
  wire \neutral_max_limit_reg[8]_i_1_n_2 ;
  wire \neutral_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]neutral_min_limit;
  wire \neutral_min_limit[11]_i_2_n_0 ;
  wire \neutral_min_limit[11]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_2_n_0 ;
  wire \neutral_min_limit[5]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_2_n_0 ;
  wire \neutral_min_limit[9]_i_3_n_0 ;
  wire \neutral_min_limit[9]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_5_n_0 ;
  wire [11:2]neutral_min_limit_nxt;
  wire \neutral_min_limit_reg[11]_i_1_n_3 ;
  wire \neutral_min_limit_reg[5]_i_1_n_0 ;
  wire \neutral_min_limit_reg[5]_i_1_n_1 ;
  wire \neutral_min_limit_reg[5]_i_1_n_2 ;
  wire \neutral_min_limit_reg[5]_i_1_n_3 ;
  wire \neutral_min_limit_reg[9]_i_1_n_0 ;
  wire \neutral_min_limit_reg[9]_i_1_n_1 ;
  wire \neutral_min_limit_reg[9]_i_1_n_2 ;
  wire \neutral_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]one_dec_max_limit;
  wire \one_dec_max_limit[1]_i_1_n_0 ;
  wire \one_dec_max_limit[4]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_3_n_0 ;
  wire \one_dec_max_limit[8]_i_4_n_0 ;
  wire [11:2]one_dec_max_limit_nxt;
  wire \one_dec_max_limit_reg[11]_0 ;
  wire \one_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]one_dec_min_limit;
  wire \one_dec_min_limit[11]_i_2_n_0 ;
  wire \one_dec_min_limit[11]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_2_n_0 ;
  wire \one_dec_min_limit[5]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_2_n_0 ;
  wire \one_dec_min_limit[9]_i_3_n_0 ;
  wire \one_dec_min_limit[9]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_dec_min_limit_nxt;
  wire \one_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[2]_0 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]one_inc_max_limit;
  wire \one_inc_max_limit[11]_i_2_n_0 ;
  wire \one_inc_max_limit[11]_i_3_n_0 ;
  wire \one_inc_max_limit[11]_i_4_n_0 ;
  wire \one_inc_max_limit[4]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_3_n_0 ;
  wire [11:2]one_inc_max_limit_nxt;
  wire \one_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]one_inc_min_limit;
  wire \one_inc_min_limit[11]_i_2_n_0 ;
  wire \one_inc_min_limit[11]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_2_n_0 ;
  wire \one_inc_min_limit[5]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_2_n_0 ;
  wire \one_inc_min_limit[9]_i_3_n_0 ;
  wire \one_inc_min_limit[9]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_inc_min_limit_nxt;
  wire \one_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_3 ;
  wire p_0_in;
  wire pi_f_dec_i_2_n_0;
  wire pi_f_dec_nxt;
  wire pi_f_dec_reg_0;
  wire pi_f_inc_i_2_n_0;
  wire pi_f_inc_i_3_n_0;
  wire pi_f_inc_i_4_n_0;
  wire pi_f_inc_i_5_n_0;
  wire pi_f_inc_i_6_n_0;
  wire pi_f_inc_i_7_n_0;
  wire pi_f_inc_nxt;
  wire pi_f_inc_reg_0;
  wire pi_f_inc_reg_1;
  wire pi_f_inc_reg_2;
  wire rdlvl_stg1_done_int_reg;
  wire temp_cmp_four_dec_min_101;
  wire temp_cmp_four_dec_min_102;
  wire temp_cmp_four_dec_min_102_i_10_n_0;
  wire temp_cmp_four_dec_min_102_i_11_n_0;
  wire temp_cmp_four_dec_min_102_i_12_n_0;
  wire temp_cmp_four_dec_min_102_i_13_n_0;
  wire temp_cmp_four_dec_min_102_i_14_n_0;
  wire temp_cmp_four_dec_min_102_i_3_n_0;
  wire temp_cmp_four_dec_min_102_i_4_n_0;
  wire temp_cmp_four_dec_min_102_i_5_n_0;
  wire temp_cmp_four_dec_min_102_i_6_n_0;
  wire temp_cmp_four_dec_min_102_i_7_n_0;
  wire temp_cmp_four_dec_min_102_i_8_n_0;
  wire temp_cmp_four_dec_min_102_i_9_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_four_inc_max_101;
  wire temp_cmp_four_inc_max_102;
  wire temp_cmp_four_inc_max_102_i_10_n_0;
  wire temp_cmp_four_inc_max_102_i_11_n_0;
  wire temp_cmp_four_inc_max_102_i_12_n_0;
  wire temp_cmp_four_inc_max_102_i_13_n_0;
  wire temp_cmp_four_inc_max_102_i_14_n_0;
  wire temp_cmp_four_inc_max_102_i_3_n_0;
  wire temp_cmp_four_inc_max_102_i_4_n_0;
  wire temp_cmp_four_inc_max_102_i_5_n_0;
  wire temp_cmp_four_inc_max_102_i_6_n_0;
  wire temp_cmp_four_inc_max_102_i_7_n_0;
  wire temp_cmp_four_inc_max_102_i_8_n_0;
  wire temp_cmp_four_inc_max_102_i_9_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_max_101;
  wire temp_cmp_neutral_max_102;
  wire temp_cmp_neutral_max_102_i_10_n_0;
  wire temp_cmp_neutral_max_102_i_11_n_0;
  wire temp_cmp_neutral_max_102_i_12_n_0;
  wire temp_cmp_neutral_max_102_i_13_n_0;
  wire temp_cmp_neutral_max_102_i_14_n_0;
  wire temp_cmp_neutral_max_102_i_3_n_0;
  wire temp_cmp_neutral_max_102_i_4_n_0;
  wire temp_cmp_neutral_max_102_i_5_n_0;
  wire temp_cmp_neutral_max_102_i_6_n_0;
  wire temp_cmp_neutral_max_102_i_7_n_0;
  wire temp_cmp_neutral_max_102_i_8_n_0;
  wire temp_cmp_neutral_max_102_i_9_n_0;
  wire temp_cmp_neutral_max_102_reg_i_1_n_3;
  wire temp_cmp_neutral_max_102_reg_i_2_n_0;
  wire temp_cmp_neutral_max_102_reg_i_2_n_1;
  wire temp_cmp_neutral_max_102_reg_i_2_n_2;
  wire temp_cmp_neutral_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_min_101;
  wire temp_cmp_neutral_min_102;
  wire temp_cmp_neutral_min_102_i_10_n_0;
  wire temp_cmp_neutral_min_102_i_11_n_0;
  wire temp_cmp_neutral_min_102_i_12_n_0;
  wire temp_cmp_neutral_min_102_i_13_n_0;
  wire temp_cmp_neutral_min_102_i_14_n_0;
  wire temp_cmp_neutral_min_102_i_3_n_0;
  wire temp_cmp_neutral_min_102_i_4_n_0;
  wire temp_cmp_neutral_min_102_i_5_n_0;
  wire temp_cmp_neutral_min_102_i_6_n_0;
  wire temp_cmp_neutral_min_102_i_7_n_0;
  wire temp_cmp_neutral_min_102_i_8_n_0;
  wire temp_cmp_neutral_min_102_i_9_n_0;
  wire temp_cmp_neutral_min_102_reg_i_1_n_3;
  wire temp_cmp_neutral_min_102_reg_i_2_n_0;
  wire temp_cmp_neutral_min_102_reg_i_2_n_1;
  wire temp_cmp_neutral_min_102_reg_i_2_n_2;
  wire temp_cmp_neutral_min_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_max_101;
  wire temp_cmp_one_dec_max_102;
  wire temp_cmp_one_dec_max_102_i_10_n_0;
  wire temp_cmp_one_dec_max_102_i_11_n_0;
  wire temp_cmp_one_dec_max_102_i_12_n_0;
  wire temp_cmp_one_dec_max_102_i_13_n_0;
  wire temp_cmp_one_dec_max_102_i_14_n_0;
  wire temp_cmp_one_dec_max_102_i_3_n_0;
  wire temp_cmp_one_dec_max_102_i_4_n_0;
  wire temp_cmp_one_dec_max_102_i_5_n_0;
  wire temp_cmp_one_dec_max_102_i_6_n_0;
  wire temp_cmp_one_dec_max_102_i_7_n_0;
  wire temp_cmp_one_dec_max_102_i_8_n_0;
  wire temp_cmp_one_dec_max_102_i_9_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_min_101;
  wire temp_cmp_one_dec_min_102;
  wire temp_cmp_one_dec_min_102_i_10_n_0;
  wire temp_cmp_one_dec_min_102_i_11_n_0;
  wire temp_cmp_one_dec_min_102_i_12_n_0;
  wire temp_cmp_one_dec_min_102_i_13_n_0;
  wire temp_cmp_one_dec_min_102_i_14_n_0;
  wire temp_cmp_one_dec_min_102_i_3_n_0;
  wire temp_cmp_one_dec_min_102_i_4_n_0;
  wire temp_cmp_one_dec_min_102_i_5_n_0;
  wire temp_cmp_one_dec_min_102_i_6_n_0;
  wire temp_cmp_one_dec_min_102_i_7_n_0;
  wire temp_cmp_one_dec_min_102_i_8_n_0;
  wire temp_cmp_one_dec_min_102_i_9_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_max_101;
  wire temp_cmp_one_inc_max_102;
  wire temp_cmp_one_inc_max_102_i_10_n_0;
  wire temp_cmp_one_inc_max_102_i_11_n_0;
  wire temp_cmp_one_inc_max_102_i_12_n_0;
  wire temp_cmp_one_inc_max_102_i_13_n_0;
  wire temp_cmp_one_inc_max_102_i_14_n_0;
  wire temp_cmp_one_inc_max_102_i_3_n_0;
  wire temp_cmp_one_inc_max_102_i_4_n_0;
  wire temp_cmp_one_inc_max_102_i_5_n_0;
  wire temp_cmp_one_inc_max_102_i_6_n_0;
  wire temp_cmp_one_inc_max_102_i_7_n_0;
  wire temp_cmp_one_inc_max_102_i_8_n_0;
  wire temp_cmp_one_inc_max_102_i_9_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_min_101;
  wire temp_cmp_one_inc_min_102;
  wire temp_cmp_one_inc_min_102_i_10_n_0;
  wire temp_cmp_one_inc_min_102_i_11_n_0;
  wire temp_cmp_one_inc_min_102_i_12_n_0;
  wire temp_cmp_one_inc_min_102_i_13_n_0;
  wire temp_cmp_one_inc_min_102_i_14_n_0;
  wire temp_cmp_one_inc_min_102_i_3_n_0;
  wire temp_cmp_one_inc_min_102_i_4_n_0;
  wire temp_cmp_one_inc_min_102_i_5_n_0;
  wire temp_cmp_one_inc_min_102_i_6_n_0;
  wire temp_cmp_one_inc_min_102_i_7_n_0;
  wire temp_cmp_one_inc_min_102_i_8_n_0;
  wire temp_cmp_one_inc_min_102_i_9_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_max_101;
  wire temp_cmp_three_dec_max_102;
  wire temp_cmp_three_dec_max_102_i_10_n_0;
  wire temp_cmp_three_dec_max_102_i_11_n_0;
  wire temp_cmp_three_dec_max_102_i_12_n_0;
  wire temp_cmp_three_dec_max_102_i_13_n_0;
  wire temp_cmp_three_dec_max_102_i_14_n_0;
  wire temp_cmp_three_dec_max_102_i_3_n_0;
  wire temp_cmp_three_dec_max_102_i_4_n_0;
  wire temp_cmp_three_dec_max_102_i_5_n_0;
  wire temp_cmp_three_dec_max_102_i_6_n_0;
  wire temp_cmp_three_dec_max_102_i_7_n_0;
  wire temp_cmp_three_dec_max_102_i_8_n_0;
  wire temp_cmp_three_dec_max_102_i_9_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_min_101;
  wire temp_cmp_three_dec_min_102;
  wire temp_cmp_three_dec_min_102_i_10_n_0;
  wire temp_cmp_three_dec_min_102_i_11_n_0;
  wire temp_cmp_three_dec_min_102_i_12_n_0;
  wire temp_cmp_three_dec_min_102_i_13_n_0;
  wire temp_cmp_three_dec_min_102_i_14_n_0;
  wire temp_cmp_three_dec_min_102_i_3_n_0;
  wire temp_cmp_three_dec_min_102_i_4_n_0;
  wire temp_cmp_three_dec_min_102_i_5_n_0;
  wire temp_cmp_three_dec_min_102_i_6_n_0;
  wire temp_cmp_three_dec_min_102_i_7_n_0;
  wire temp_cmp_three_dec_min_102_i_8_n_0;
  wire temp_cmp_three_dec_min_102_i_9_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_max_101;
  wire temp_cmp_three_inc_max_102;
  wire temp_cmp_three_inc_max_102_i_10_n_0;
  wire temp_cmp_three_inc_max_102_i_11_n_0;
  wire temp_cmp_three_inc_max_102_i_12_n_0;
  wire temp_cmp_three_inc_max_102_i_13_n_0;
  wire temp_cmp_three_inc_max_102_i_14_n_0;
  wire temp_cmp_three_inc_max_102_i_3_n_0;
  wire temp_cmp_three_inc_max_102_i_4_n_0;
  wire temp_cmp_three_inc_max_102_i_5_n_0;
  wire temp_cmp_three_inc_max_102_i_6_n_0;
  wire temp_cmp_three_inc_max_102_i_7_n_0;
  wire temp_cmp_three_inc_max_102_i_8_n_0;
  wire temp_cmp_three_inc_max_102_i_9_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_min_101;
  wire temp_cmp_three_inc_min_102;
  wire temp_cmp_three_inc_min_102_i_10_n_0;
  wire temp_cmp_three_inc_min_102_i_11_n_0;
  wire temp_cmp_three_inc_min_102_i_12_n_0;
  wire temp_cmp_three_inc_min_102_i_13_n_0;
  wire temp_cmp_three_inc_min_102_i_14_n_0;
  wire temp_cmp_three_inc_min_102_i_3_n_0;
  wire temp_cmp_three_inc_min_102_i_4_n_0;
  wire temp_cmp_three_inc_min_102_i_5_n_0;
  wire temp_cmp_three_inc_min_102_i_6_n_0;
  wire temp_cmp_three_inc_min_102_i_7_n_0;
  wire temp_cmp_three_inc_min_102_i_8_n_0;
  wire temp_cmp_three_inc_min_102_i_9_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_max_101;
  wire temp_cmp_two_dec_max_102;
  wire temp_cmp_two_dec_max_102_i_10_n_0;
  wire temp_cmp_two_dec_max_102_i_11_n_0;
  wire temp_cmp_two_dec_max_102_i_12_n_0;
  wire temp_cmp_two_dec_max_102_i_13_n_0;
  wire temp_cmp_two_dec_max_102_i_14_n_0;
  wire temp_cmp_two_dec_max_102_i_3_n_0;
  wire temp_cmp_two_dec_max_102_i_4_n_0;
  wire temp_cmp_two_dec_max_102_i_5_n_0;
  wire temp_cmp_two_dec_max_102_i_6_n_0;
  wire temp_cmp_two_dec_max_102_i_7_n_0;
  wire temp_cmp_two_dec_max_102_i_8_n_0;
  wire temp_cmp_two_dec_max_102_i_9_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_min_101;
  wire temp_cmp_two_dec_min_102;
  wire temp_cmp_two_dec_min_102_i_10_n_0;
  wire temp_cmp_two_dec_min_102_i_11_n_0;
  wire temp_cmp_two_dec_min_102_i_12_n_0;
  wire temp_cmp_two_dec_min_102_i_13_n_0;
  wire temp_cmp_two_dec_min_102_i_14_n_0;
  wire temp_cmp_two_dec_min_102_i_3_n_0;
  wire temp_cmp_two_dec_min_102_i_4_n_0;
  wire temp_cmp_two_dec_min_102_i_5_n_0;
  wire temp_cmp_two_dec_min_102_i_6_n_0;
  wire temp_cmp_two_dec_min_102_i_7_n_0;
  wire temp_cmp_two_dec_min_102_i_8_n_0;
  wire temp_cmp_two_dec_min_102_i_9_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_max_101;
  wire temp_cmp_two_inc_max_102;
  wire temp_cmp_two_inc_max_102_i_10_n_0;
  wire temp_cmp_two_inc_max_102_i_11_n_0;
  wire temp_cmp_two_inc_max_102_i_12_n_0;
  wire temp_cmp_two_inc_max_102_i_13_n_0;
  wire temp_cmp_two_inc_max_102_i_14_n_0;
  wire temp_cmp_two_inc_max_102_i_3_n_0;
  wire temp_cmp_two_inc_max_102_i_4_n_0;
  wire temp_cmp_two_inc_max_102_i_5_n_0;
  wire temp_cmp_two_inc_max_102_i_6_n_0;
  wire temp_cmp_two_inc_max_102_i_7_n_0;
  wire temp_cmp_two_inc_max_102_i_8_n_0;
  wire temp_cmp_two_inc_max_102_i_9_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_min_101;
  wire temp_cmp_two_inc_min_102;
  wire temp_cmp_two_inc_min_102_i_10_n_0;
  wire temp_cmp_two_inc_min_102_i_11_n_0;
  wire temp_cmp_two_inc_min_102_i_12_n_0;
  wire temp_cmp_two_inc_min_102_i_13_n_0;
  wire temp_cmp_two_inc_min_102_i_14_n_0;
  wire temp_cmp_two_inc_min_102_i_3_n_0;
  wire temp_cmp_two_inc_min_102_i_4_n_0;
  wire temp_cmp_two_inc_min_102_i_5_n_0;
  wire temp_cmp_two_inc_min_102_i_6_n_0;
  wire temp_cmp_two_inc_min_102_i_7_n_0;
  wire temp_cmp_two_inc_min_102_i_8_n_0;
  wire temp_cmp_two_inc_min_102_i_9_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_3;
  wire tempmon_init_complete;
  wire tempmon_sample_en;
  wire tempmon_sample_en_101;
  wire tempmon_sample_en_102;
  wire [10:0]tempmon_state;
  wire \tempmon_state[10]_i_10_n_0 ;
  wire \tempmon_state[10]_i_11_n_0 ;
  wire \tempmon_state[10]_i_12_n_0 ;
  wire \tempmon_state[10]_i_13_n_0 ;
  wire \tempmon_state[10]_i_14_n_0 ;
  wire \tempmon_state[10]_i_15_n_0 ;
  wire \tempmon_state[10]_i_1_n_0 ;
  wire \tempmon_state[10]_i_3_n_0 ;
  wire \tempmon_state[10]_i_4_n_0 ;
  wire \tempmon_state[10]_i_5_n_0 ;
  wire \tempmon_state[10]_i_6_n_0 ;
  wire \tempmon_state[10]_i_7_n_0 ;
  wire \tempmon_state[10]_i_8_n_0 ;
  wire \tempmon_state[10]_i_9_n_0 ;
  wire \tempmon_state[6]_i_2_n_0 ;
  wire tempmon_state_init;
  wire [10:0]tempmon_state_nxt;
  wire [11:0]three_dec_max_limit;
  wire \three_dec_max_limit[0]_i_1_n_0 ;
  wire \three_dec_max_limit[10]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_3_n_0 ;
  wire \three_dec_max_limit[1]_i_1_n_0 ;
  wire \three_dec_max_limit[2]_i_1_n_0 ;
  wire \three_dec_max_limit[3]_i_1_n_0 ;
  wire \three_dec_max_limit[4]_i_1_n_0 ;
  wire \three_dec_max_limit[5]_i_1_n_0 ;
  wire \three_dec_max_limit[6]_i_1_n_0 ;
  wire \three_dec_max_limit[7]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_3_n_0 ;
  wire \three_dec_max_limit[8]_i_4_n_0 ;
  wire \three_dec_max_limit[9]_i_1_n_0 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_7 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_7 ;
  wire [11:0]three_dec_min_limit;
  wire \three_dec_min_limit[11]_i_2_n_0 ;
  wire \three_dec_min_limit[11]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_2_n_0 ;
  wire \three_dec_min_limit[5]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_2_n_0 ;
  wire \three_dec_min_limit[9]_i_3_n_0 ;
  wire \three_dec_min_limit[9]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_dec_min_limit_nxt;
  wire \three_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]three_inc_max_limit;
  wire \three_inc_max_limit[11]_i_2_n_0 ;
  wire \three_inc_max_limit[11]_i_3_n_0 ;
  wire \three_inc_max_limit[4]_i_2_n_0 ;
  wire \three_inc_max_limit[4]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_2_n_0 ;
  wire \three_inc_max_limit[8]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_4_n_0 ;
  wire [11:2]three_inc_max_limit_nxt;
  wire \three_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_7 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]three_inc_min_limit;
  wire \three_inc_min_limit[11]_i_2_n_0 ;
  wire \three_inc_min_limit[11]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_2_n_0 ;
  wire \three_inc_min_limit[5]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_2_n_0 ;
  wire \three_inc_min_limit[9]_i_3_n_0 ;
  wire \three_inc_min_limit[9]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_inc_min_limit_nxt;
  wire \three_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_3 ;
  wire [11:0]two_dec_max_limit;
  wire \two_dec_max_limit[0]_i_1_n_0 ;
  wire \two_dec_max_limit[11]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_3_n_0 ;
  wire \two_dec_max_limit[8]_i_2_n_0 ;
  wire [11:1]two_dec_max_limit_nxt;
  wire \two_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]two_dec_min_limit;
  wire \two_dec_min_limit[11]_i_2_n_0 ;
  wire \two_dec_min_limit[11]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_2_n_0 ;
  wire \two_dec_min_limit[5]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_2_n_0 ;
  wire \two_dec_min_limit[9]_i_3_n_0 ;
  wire \two_dec_min_limit[9]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_dec_min_limit_nxt;
  wire \two_dec_min_limit_reg[11]_0 ;
  wire \two_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]two_inc_max_limit;
  wire \two_inc_max_limit[11]_i_2_n_0 ;
  wire \two_inc_max_limit[11]_i_3_n_0 ;
  wire \two_inc_max_limit[11]_i_4_n_0 ;
  wire \two_inc_max_limit[4]_i_2_n_0 ;
  wire \two_inc_max_limit[4]_i_3_n_0 ;
  wire \two_inc_max_limit[4]_i_4_n_0 ;
  wire \two_inc_max_limit[8]_i_2_n_0 ;
  wire [11:2]two_inc_max_limit_nxt;
  wire \two_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]two_inc_min_limit;
  wire \two_inc_min_limit[11]_i_2_n_0 ;
  wire \two_inc_min_limit[11]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_2_n_0 ;
  wire \two_inc_min_limit[5]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_2_n_0 ;
  wire \two_inc_min_limit[9]_i_3_n_0 ;
  wire \two_inc_min_limit[9]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_inc_min_limit_nxt;
  wire \two_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_3 ;
  wire update_temp_101__0;
  wire update_temp_102;
  wire wrcal_done_reg;
  wire [3:1]\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [2:2]\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hABAA)) 
    \calib_sel[3]_i_2 
       (.I0(\calib_sel_reg[1] ),
        .I1(pi_f_inc_reg_0),
        .I2(pi_f_dec_reg_0),
        .I3(calib_complete),
        .O(pi_f_inc_reg_1));
  FDRE \device_temp_101_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(device_temp_101[0]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(device_temp_101[10]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(device_temp_101[11]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(device_temp_101[1]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(device_temp_101[2]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(device_temp_101[3]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(device_temp_101[4]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(device_temp_101[5]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(device_temp_101[6]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(device_temp_101[7]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(device_temp_101[8]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \device_temp_101_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(device_temp_101[9]),
        .R(\device_temp_101_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \device_temp_init[11]_i_1 
       (.I0(tempmon_state[9]),
        .I1(tempmon_state[7]),
        .I2(tempmon_state[8]),
        .I3(\device_temp_init[11]_i_2_n_0 ),
        .I4(\device_temp_init[11]_i_3_n_0 ),
        .O(tempmon_state_init));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \device_temp_init[11]_i_2 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[3]),
        .I3(tempmon_state[10]),
        .O(\device_temp_init[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \device_temp_init[11]_i_3 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[4]),
        .I2(tempmon_state[5]),
        .I3(tempmon_state[6]),
        .O(\device_temp_init[11]_i_3_n_0 ));
  FDRE \device_temp_init_reg[0] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[0]),
        .Q(device_temp_init[0]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[10] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[10]),
        .Q(device_temp_init[10]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[11] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[11]),
        .Q(device_temp_init[11]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[1] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[1]),
        .Q(device_temp_init[1]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[2] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[2]),
        .Q(device_temp_init[2]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[3] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[3]),
        .Q(device_temp_init[3]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[4] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[4]),
        .Q(device_temp_init[4]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[5] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[5]),
        .Q(device_temp_init[5]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[6] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[6]),
        .Q(device_temp_init[6]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[7] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[7]),
        .Q(device_temp_init[7]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[8] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[8]),
        .Q(device_temp_init[8]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \device_temp_init_reg[9] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[9]),
        .Q(device_temp_init[9]),
        .R(\neutral_max_limit_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_2 
       (.I0(three_dec_max_limit[11]),
        .O(\four_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_3 
       (.I0(three_dec_max_limit[10]),
        .O(\four_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_2 
       (.I0(three_dec_max_limit[5]),
        .O(\four_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_3 
       (.I0(three_dec_max_limit[4]),
        .O(\four_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_4 
       (.I0(three_dec_max_limit[3]),
        .O(\four_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_2 
       (.I0(three_dec_max_limit[9]),
        .O(\four_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_3 
       (.I0(three_dec_max_limit[8]),
        .O(\four_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_4 
       (.I0(three_dec_max_limit[7]),
        .O(\four_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_5 
       (.I0(three_dec_max_limit[6]),
        .O(\four_dec_min_limit[9]_i_5_n_0 ));
  FDRE \four_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[0]),
        .Q(four_dec_min_limit[0]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[10]),
        .Q(four_dec_min_limit[10]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[11]),
        .Q(four_dec_min_limit[11]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[11]_i_1 
       (.CI(\four_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\four_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_dec_max_limit[10]}),
        .O({\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],four_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\four_dec_min_limit[11]_i_2_n_0 ,\four_dec_min_limit[11]_i_3_n_0 }));
  FDRE \four_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[1]),
        .Q(four_dec_min_limit[1]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[2]),
        .Q(four_dec_min_limit[2]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[3]),
        .Q(four_dec_min_limit[3]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[4]),
        .Q(four_dec_min_limit[4]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[5]),
        .Q(four_dec_min_limit[5]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\four_dec_min_limit_reg[5]_i_1_n_0 ,\four_dec_min_limit_reg[5]_i_1_n_1 ,\four_dec_min_limit_reg[5]_i_1_n_2 ,\four_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_dec_max_limit[5:3],1'b0}),
        .O(four_dec_min_limit_nxt[5:2]),
        .S({\four_dec_min_limit[5]_i_2_n_0 ,\four_dec_min_limit[5]_i_3_n_0 ,\four_dec_min_limit[5]_i_4_n_0 ,three_dec_max_limit[2]}));
  FDRE \four_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[6]),
        .Q(four_dec_min_limit[6]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[7]),
        .Q(four_dec_min_limit[7]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[8]),
        .Q(four_dec_min_limit[8]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[9]),
        .Q(four_dec_min_limit[9]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[9]_i_1 
       (.CI(\four_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\four_dec_min_limit_reg[9]_i_1_n_0 ,\four_dec_min_limit_reg[9]_i_1_n_1 ,\four_dec_min_limit_reg[9]_i_1_n_2 ,\four_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_dec_max_limit[9:6]),
        .O(four_dec_min_limit_nxt[9:6]),
        .S({\four_dec_min_limit[9]_i_2_n_0 ,\four_dec_min_limit[9]_i_3_n_0 ,\four_dec_min_limit[9]_i_4_n_0 ,\four_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\four_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\four_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\four_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\four_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\four_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\four_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[7]),
        .O(\four_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[5]),
        .O(\four_inc_max_limit[8]_i_3_n_0 ));
  FDRE \four_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[10]),
        .Q(four_inc_max_limit[10]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \four_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[11]),
        .Q(four_inc_max_limit[11]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[11]_i_1 
       (.CI(\four_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\four_inc_max_limit_reg[11]_i_1_n_2 ,\four_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],four_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\four_inc_max_limit[11]_i_2_n_0 ,\four_inc_max_limit[11]_i_3_n_0 ,device_temp_init[9]}));
  FDRE \four_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[2]),
        .Q(four_inc_max_limit[2]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \four_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[3]),
        .Q(four_inc_max_limit[3]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \four_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[4]),
        .Q(four_inc_max_limit[4]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\four_inc_max_limit_reg[4]_i_1_n_0 ,\four_inc_max_limit_reg[4]_i_1_n_1 ,\four_inc_max_limit_reg[4]_i_1_n_2 ,\four_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI(device_temp_init[4:1]),
        .O({four_inc_max_limit_nxt[4:2],two_dec_max_limit_nxt[1]}),
        .S({\four_inc_max_limit[4]_i_2_n_0 ,\four_inc_max_limit[4]_i_3_n_0 ,\four_inc_max_limit[4]_i_4_n_0 ,\four_inc_max_limit[4]_i_5_n_0 }));
  FDRE \four_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[5]),
        .Q(four_inc_max_limit[5]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \four_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[6]),
        .Q(four_inc_max_limit[6]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \four_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[7]),
        .Q(four_inc_max_limit[7]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \four_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[8]),
        .Q(four_inc_max_limit[8]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[8]_i_1 
       (.CI(\four_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\four_inc_max_limit_reg[8]_i_1_n_0 ,\four_inc_max_limit_reg[8]_i_1_n_1 ,\four_inc_max_limit_reg[8]_i_1_n_2 ,\four_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,device_temp_init[5]}),
        .O(four_inc_max_limit_nxt[8:5]),
        .S({device_temp_init[8],\four_inc_max_limit[8]_i_2_n_0 ,device_temp_init[6],\four_inc_max_limit[8]_i_3_n_0 }));
  FDRE \four_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[9]),
        .Q(four_inc_max_limit[9]),
        .R(\device_temp_101_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_2 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .I2(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .I3(pi_f_inc_reg_0),
        .I4(pi_f_dec_reg_0),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ),
        .O(delay_done_r4_reg));
  LUT6 #(
    .INIT(64'h88800000FFFFFFFF)) 
    \gen_byte_sel_div2.calib_in_common_i_4 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ),
        .I2(pi_f_dec_reg_0),
        .I3(pi_f_inc_reg_0),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .I5(\gen_byte_sel_div2.calib_in_common_i_2 ),
        .O(wrcal_done_reg));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \gen_byte_sel_div2.calib_in_common_i_5 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ),
        .I1(pi_f_dec_reg_0),
        .I2(pi_f_inc_reg_0),
        .I3(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .O(rdlvl_stg1_done_int_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \neutral_max_limit[1]_i_1 
       (.I0(device_temp_init[0]),
        .I1(device_temp_init[1]),
        .O(\neutral_max_limit[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\neutral_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_3 
       (.I0(device_temp_init[2]),
        .O(\neutral_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_4 
       (.I0(device_temp_init[1]),
        .O(\neutral_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_2 
       (.I0(device_temp_init[6]),
        .O(\neutral_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_3 
       (.I0(device_temp_init[5]),
        .O(\neutral_max_limit[8]_i_3_n_0 ));
  FDRE \neutral_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[10]),
        .Q(neutral_max_limit[10]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \neutral_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[11]),
        .Q(neutral_max_limit[11]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[11]_i_1 
       (.CI(\neutral_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\neutral_max_limit_reg[11]_i_1_n_2 ,\neutral_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED [3],neutral_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:9]}));
  FDRE \neutral_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\neutral_max_limit[1]_i_1_n_0 ),
        .Q(neutral_max_limit[1]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \neutral_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[2]),
        .Q(neutral_max_limit[2]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \neutral_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[3]),
        .Q(neutral_max_limit[3]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \neutral_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[4]),
        .Q(neutral_max_limit[4]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\neutral_max_limit_reg[4]_i_1_n_0 ,\neutral_max_limit_reg[4]_i_1_n_1 ,\neutral_max_limit_reg[4]_i_1_n_2 ,\neutral_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,device_temp_init[2:1]}),
        .O({neutral_max_limit_nxt[4:2],\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\neutral_max_limit[4]_i_2_n_0 ,device_temp_init[3],\neutral_max_limit[4]_i_3_n_0 ,\neutral_max_limit[4]_i_4_n_0 }));
  FDRE \neutral_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[5]),
        .Q(neutral_max_limit[5]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \neutral_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[6]),
        .Q(neutral_max_limit[6]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \neutral_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[7]),
        .Q(neutral_max_limit[7]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \neutral_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[8]),
        .Q(neutral_max_limit[8]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[8]_i_1 
       (.CI(\neutral_max_limit_reg[4]_i_1_n_0 ),
        .CO({\neutral_max_limit_reg[8]_i_1_n_0 ,\neutral_max_limit_reg[8]_i_1_n_1 ,\neutral_max_limit_reg[8]_i_1_n_2 ,\neutral_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6:5]}),
        .O(neutral_max_limit_nxt[8:5]),
        .S({device_temp_init[8:7],\neutral_max_limit[8]_i_2_n_0 ,\neutral_max_limit[8]_i_3_n_0 }));
  FDRE \neutral_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[9]),
        .Q(neutral_max_limit[9]),
        .R(\neutral_max_limit_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_2 
       (.I0(one_inc_max_limit[11]),
        .O(\neutral_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_3 
       (.I0(one_inc_max_limit[10]),
        .O(\neutral_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_2 
       (.I0(one_inc_max_limit[5]),
        .O(\neutral_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_3 
       (.I0(one_inc_max_limit[4]),
        .O(\neutral_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_4 
       (.I0(one_inc_max_limit[3]),
        .O(\neutral_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_2 
       (.I0(one_inc_max_limit[9]),
        .O(\neutral_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_3 
       (.I0(one_inc_max_limit[8]),
        .O(\neutral_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_4 
       (.I0(one_inc_max_limit[7]),
        .O(\neutral_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_5 
       (.I0(one_inc_max_limit[6]),
        .O(\neutral_min_limit[9]_i_5_n_0 ));
  FDRE \neutral_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[10]),
        .Q(neutral_min_limit[10]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[11]),
        .Q(neutral_min_limit[11]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[11]_i_1 
       (.CI(\neutral_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\neutral_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_inc_max_limit[10]}),
        .O({\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],neutral_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\neutral_min_limit[11]_i_2_n_0 ,\neutral_min_limit[11]_i_3_n_0 }));
  FDRE \neutral_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[2]),
        .Q(neutral_min_limit[2]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[3]),
        .Q(neutral_min_limit[3]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[4]),
        .Q(neutral_min_limit[4]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[5]),
        .Q(neutral_min_limit[5]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\neutral_min_limit_reg[5]_i_1_n_0 ,\neutral_min_limit_reg[5]_i_1_n_1 ,\neutral_min_limit_reg[5]_i_1_n_2 ,\neutral_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_inc_max_limit[5:3],1'b0}),
        .O(neutral_min_limit_nxt[5:2]),
        .S({\neutral_min_limit[5]_i_2_n_0 ,\neutral_min_limit[5]_i_3_n_0 ,\neutral_min_limit[5]_i_4_n_0 ,one_inc_max_limit[2]}));
  FDRE \neutral_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[6]),
        .Q(neutral_min_limit[6]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[7]),
        .Q(neutral_min_limit[7]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[8]),
        .Q(neutral_min_limit[8]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[9]),
        .Q(neutral_min_limit[9]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[9]_i_1 
       (.CI(\neutral_min_limit_reg[5]_i_1_n_0 ),
        .CO({\neutral_min_limit_reg[9]_i_1_n_0 ,\neutral_min_limit_reg[9]_i_1_n_1 ,\neutral_min_limit_reg[9]_i_1_n_2 ,\neutral_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_inc_max_limit[9:6]),
        .O(neutral_min_limit_nxt[9:6]),
        .S({\neutral_min_limit[9]_i_2_n_0 ,\neutral_min_limit[9]_i_3_n_0 ,\neutral_min_limit[9]_i_4_n_0 ,\neutral_min_limit[9]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \one_dec_max_limit[1]_i_1 
       (.I0(device_temp_init[1]),
        .I1(device_temp_init[0]),
        .O(\one_dec_max_limit[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[2]),
        .O(\one_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_dec_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[6]),
        .O(\one_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[5]),
        .O(\one_dec_max_limit[8]_i_4_n_0 ));
  FDRE \one_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[10]),
        .Q(one_dec_max_limit[10]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[11]),
        .Q(one_dec_max_limit[11]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[11]_i_1 
       (.CI(\one_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_dec_max_limit_reg[11]_i_1_n_2 ,\one_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_dec_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:9]}));
  FDRE \one_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\one_dec_max_limit[1]_i_1_n_0 ),
        .Q(one_dec_max_limit[1]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[2]),
        .Q(one_dec_max_limit[2]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[3]),
        .Q(one_dec_max_limit[3]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[4]),
        .Q(one_dec_max_limit[4]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_max_limit_reg[4]_i_1_n_0 ,\one_dec_max_limit_reg[4]_i_1_n_1 ,\one_dec_max_limit_reg[4]_i_1_n_2 ,\one_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,device_temp_init[2],1'b0}),
        .O({one_dec_max_limit_nxt[4:2],\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({device_temp_init[4:3],\one_dec_max_limit[4]_i_2_n_0 ,device_temp_init[1]}));
  FDRE \one_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[5]),
        .Q(one_dec_max_limit[5]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[6]),
        .Q(one_dec_max_limit[6]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[7]),
        .Q(one_dec_max_limit[7]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[8]),
        .Q(one_dec_max_limit[8]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[8]_i_1 
       (.CI(\one_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_dec_max_limit_reg[8]_i_1_n_0 ,\one_dec_max_limit_reg[8]_i_1_n_1 ,\one_dec_max_limit_reg[8]_i_1_n_2 ,\one_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6:5]}),
        .O(one_dec_max_limit_nxt[8:5]),
        .S({\one_dec_max_limit[8]_i_2_n_0 ,device_temp_init[7],\one_dec_max_limit[8]_i_3_n_0 ,\one_dec_max_limit[8]_i_4_n_0 }));
  FDRE \one_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[9]),
        .Q(one_dec_max_limit[9]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_2 
       (.I0(neutral_max_limit[11]),
        .O(\one_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_3 
       (.I0(neutral_max_limit[10]),
        .O(\one_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_2 
       (.I0(neutral_max_limit[5]),
        .O(\one_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_3 
       (.I0(neutral_max_limit[4]),
        .O(\one_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_4 
       (.I0(neutral_max_limit[3]),
        .O(\one_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_2 
       (.I0(neutral_max_limit[9]),
        .O(\one_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_3 
       (.I0(neutral_max_limit[8]),
        .O(\one_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_4 
       (.I0(neutral_max_limit[7]),
        .O(\one_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_5 
       (.I0(neutral_max_limit[6]),
        .O(\one_dec_min_limit[9]_i_5_n_0 ));
  FDRE \one_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[10]),
        .Q(one_dec_min_limit[10]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[11]),
        .Q(one_dec_min_limit[11]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[11]_i_1 
       (.CI(\one_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,neutral_max_limit[10]}),
        .O({\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_dec_min_limit[11]_i_2_n_0 ,\one_dec_min_limit[11]_i_3_n_0 }));
  FDRE \one_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[2]),
        .Q(one_dec_min_limit[2]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[3]),
        .Q(one_dec_min_limit[3]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[4]),
        .Q(one_dec_min_limit[4]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[5]),
        .Q(one_dec_min_limit[5]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_min_limit_reg[5]_i_1_n_0 ,\one_dec_min_limit_reg[5]_i_1_n_1 ,\one_dec_min_limit_reg[5]_i_1_n_2 ,\one_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({neutral_max_limit[5:3],1'b0}),
        .O(one_dec_min_limit_nxt[5:2]),
        .S({\one_dec_min_limit[5]_i_2_n_0 ,\one_dec_min_limit[5]_i_3_n_0 ,\one_dec_min_limit[5]_i_4_n_0 ,neutral_max_limit[2]}));
  FDRE \one_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[6]),
        .Q(one_dec_min_limit[6]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[7]),
        .Q(one_dec_min_limit[7]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[8]),
        .Q(one_dec_min_limit[8]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[9]),
        .Q(one_dec_min_limit[9]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[9]_i_1 
       (.CI(\one_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_dec_min_limit_reg[9]_i_1_n_0 ,\one_dec_min_limit_reg[9]_i_1_n_1 ,\one_dec_min_limit_reg[9]_i_1_n_2 ,\one_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(neutral_max_limit[9:6]),
        .O(one_dec_min_limit_nxt[9:6]),
        .S({\one_dec_min_limit[9]_i_2_n_0 ,\one_dec_min_limit[9]_i_3_n_0 ,\one_dec_min_limit[9]_i_4_n_0 ,\one_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\one_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\one_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\one_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[3]),
        .O(\one_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\one_inc_max_limit[8]_i_3_n_0 ));
  FDRE \one_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[10]),
        .Q(one_inc_max_limit[10]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[11]),
        .Q(one_inc_max_limit[11]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[11]_i_1 
       (.CI(\one_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_inc_max_limit_reg[11]_i_1_n_2 ,\one_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\one_inc_max_limit[11]_i_2_n_0 ,\one_inc_max_limit[11]_i_3_n_0 ,\one_inc_max_limit[11]_i_4_n_0 }));
  FDRE \one_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[2]),
        .Q(one_inc_max_limit[2]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[3]),
        .Q(one_inc_max_limit[3]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[4]),
        .Q(one_inc_max_limit[4]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_max_limit_reg[4]_i_1_n_0 ,\one_inc_max_limit_reg[4]_i_1_n_1 ,\one_inc_max_limit_reg[4]_i_1_n_2 ,\one_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3],1'b0,1'b0}),
        .O({one_inc_max_limit_nxt[4:2],\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({device_temp_init[4],\one_inc_max_limit[4]_i_2_n_0 ,device_temp_init[2:1]}));
  FDRE \one_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[5]),
        .Q(one_inc_max_limit[5]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[6]),
        .Q(one_inc_max_limit[6]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[7]),
        .Q(one_inc_max_limit[7]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[8]),
        .Q(one_inc_max_limit[8]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[8]_i_1 
       (.CI(\one_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_inc_max_limit_reg[8]_i_1_n_0 ,\one_inc_max_limit_reg[8]_i_1_n_1 ,\one_inc_max_limit_reg[8]_i_1_n_2 ,\one_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[8:5]),
        .S({\one_inc_max_limit[8]_i_2_n_0 ,\one_inc_max_limit[8]_i_3_n_0 ,device_temp_init[6:5]}));
  FDRE \one_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[9]),
        .Q(one_inc_max_limit[9]),
        .R(\device_temp_101_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_2 
       (.I0(two_inc_max_limit[11]),
        .O(\one_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_3 
       (.I0(two_inc_max_limit[10]),
        .O(\one_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_2 
       (.I0(two_inc_max_limit[5]),
        .O(\one_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_3 
       (.I0(two_inc_max_limit[4]),
        .O(\one_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_4 
       (.I0(two_inc_max_limit[3]),
        .O(\one_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_2 
       (.I0(two_inc_max_limit[9]),
        .O(\one_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_3 
       (.I0(two_inc_max_limit[8]),
        .O(\one_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_4 
       (.I0(two_inc_max_limit[7]),
        .O(\one_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_5 
       (.I0(two_inc_max_limit[6]),
        .O(\one_inc_min_limit[9]_i_5_n_0 ));
  FDRE \one_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[10]),
        .Q(one_inc_min_limit[10]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[11]),
        .Q(one_inc_min_limit[11]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[11]_i_1 
       (.CI(\one_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_inc_max_limit[10]}),
        .O({\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_inc_min_limit[11]_i_2_n_0 ,\one_inc_min_limit[11]_i_3_n_0 }));
  FDRE \one_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[2]),
        .Q(one_inc_min_limit[2]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[3]),
        .Q(one_inc_min_limit[3]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[4]),
        .Q(one_inc_min_limit[4]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[5]),
        .Q(one_inc_min_limit[5]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_min_limit_reg[5]_i_1_n_0 ,\one_inc_min_limit_reg[5]_i_1_n_1 ,\one_inc_min_limit_reg[5]_i_1_n_2 ,\one_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_inc_max_limit[5:3],1'b0}),
        .O(one_inc_min_limit_nxt[5:2]),
        .S({\one_inc_min_limit[5]_i_2_n_0 ,\one_inc_min_limit[5]_i_3_n_0 ,\one_inc_min_limit[5]_i_4_n_0 ,two_inc_max_limit[2]}));
  FDRE \one_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[6]),
        .Q(one_inc_min_limit[6]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[7]),
        .Q(one_inc_min_limit[7]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[8]),
        .Q(one_inc_min_limit[8]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \one_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[9]),
        .Q(one_inc_min_limit[9]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[9]_i_1 
       (.CI(\one_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_inc_min_limit_reg[9]_i_1_n_0 ,\one_inc_min_limit_reg[9]_i_1_n_1 ,\one_inc_min_limit_reg[9]_i_1_n_2 ,\one_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_inc_max_limit[9:6]),
        .O(one_inc_min_limit_nxt[9:6]),
        .S({\one_inc_min_limit[9]_i_2_n_0 ,\one_inc_min_limit[9]_i_3_n_0 ,\one_inc_min_limit[9]_i_4_n_0 ,\one_inc_min_limit[9]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h8A88)) 
    pi_f_dec_i_1
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(\tempmon_state[10]_i_5_n_0 ),
        .I2(pi_f_dec_i_2_n_0),
        .I3(update_temp_102),
        .O(pi_f_dec_nxt));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    pi_f_dec_i_2
       (.I0(tempmon_state[3]),
        .I1(temp_cmp_three_inc_max_102),
        .I2(temp_cmp_two_inc_max_102),
        .I3(tempmon_state[4]),
        .I4(temp_cmp_one_inc_max_102),
        .I5(tempmon_state[5]),
        .O(pi_f_dec_i_2_n_0));
  FDRE pi_f_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_dec_nxt),
        .Q(pi_f_dec_reg_0),
        .R(\one_dec_min_limit_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFF7555500000000)) 
    pi_f_inc_i_1
       (.I0(pi_f_inc_i_2_n_0),
        .I1(pi_f_inc_i_3_n_0),
        .I2(pi_f_inc_i_4_n_0),
        .I3(pi_f_inc_i_5_n_0),
        .I4(update_temp_102),
        .I5(\tempmon_state[10]_i_6_n_0 ),
        .O(pi_f_inc_nxt));
  LUT6 #(
    .INIT(64'h00FFF7FFF7FFF7FF)) 
    pi_f_inc_i_2
       (.I0(temp_cmp_one_inc_min_102),
        .I1(tempmon_state[5]),
        .I2(temp_cmp_one_inc_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_four_dec_min_102),
        .I5(tempmon_state[10]),
        .O(pi_f_inc_i_2_n_0));
  LUT6 #(
    .INIT(64'hF7000000F777F777)) 
    pi_f_inc_i_3
       (.I0(tempmon_state[8]),
        .I1(temp_cmp_two_dec_min_102),
        .I2(temp_cmp_two_dec_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_one_dec_max_102),
        .I5(pi_f_inc_i_6_n_0),
        .O(pi_f_inc_i_3_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    pi_f_inc_i_4
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(temp_cmp_two_inc_max_102),
        .I4(tempmon_state[4]),
        .I5(temp_cmp_two_inc_min_102),
        .O(pi_f_inc_i_4_n_0));
  LUT6 #(
    .INIT(64'h0808FF88FF08FF88)) 
    pi_f_inc_i_5
       (.I0(tempmon_state[9]),
        .I1(temp_cmp_three_dec_min_102),
        .I2(temp_cmp_three_dec_max_102),
        .I3(pi_f_inc_i_7_n_0),
        .I4(update_temp_102),
        .I5(temp_cmp_neutral_max_102),
        .O(pi_f_inc_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_6
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_min_102),
        .O(pi_f_inc_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_7
       (.I0(tempmon_state[6]),
        .I1(temp_cmp_neutral_min_102),
        .O(pi_f_inc_i_7_n_0));
  FDRE pi_f_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_inc_nxt),
        .Q(pi_f_inc_reg_0),
        .R(pi_f_inc_reg_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_10
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(four_dec_min_limit[1]),
        .O(temp_cmp_four_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_11
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(four_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_12
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(four_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_13
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(four_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_14
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(four_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_3
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(four_dec_min_limit[11]),
        .O(temp_cmp_four_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_4
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(four_dec_min_limit[9]),
        .O(temp_cmp_four_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_5
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(four_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_6
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(four_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_7
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(four_dec_min_limit[7]),
        .O(temp_cmp_four_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_8
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(four_dec_min_limit[5]),
        .O(temp_cmp_four_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_9
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(four_dec_min_limit[3]),
        .O(temp_cmp_four_dec_min_102_i_9_n_0));
  FDRE temp_cmp_four_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_dec_min_101),
        .Q(temp_cmp_four_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_dec_min_102_reg_i_1
       (.CI(temp_cmp_four_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_dec_min_101,temp_cmp_four_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_dec_min_102_i_3_n_0,temp_cmp_four_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_dec_min_102_i_5_n_0,temp_cmp_four_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_dec_min_102_reg_i_2_n_0,temp_cmp_four_dec_min_102_reg_i_2_n_1,temp_cmp_four_dec_min_102_reg_i_2_n_2,temp_cmp_four_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_four_dec_min_102_i_7_n_0,temp_cmp_four_dec_min_102_i_8_n_0,temp_cmp_four_dec_min_102_i_9_n_0,temp_cmp_four_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_dec_min_102_i_11_n_0,temp_cmp_four_dec_min_102_i_12_n_0,temp_cmp_four_dec_min_102_i_13_n_0,temp_cmp_four_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(four_inc_max_limit[7]),
        .O(temp_cmp_four_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(four_inc_max_limit[5]),
        .O(temp_cmp_four_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(four_inc_max_limit[3]),
        .O(temp_cmp_four_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_four_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(four_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(four_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(four_inc_max_limit[11]),
        .O(temp_cmp_four_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(four_inc_max_limit[9]),
        .O(temp_cmp_four_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(four_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(four_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(four_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_inc_max_102_i_9_n_0));
  FDRE temp_cmp_four_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_inc_max_101),
        .Q(temp_cmp_four_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_inc_max_102_reg_i_1
       (.CI(temp_cmp_four_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_inc_max_101,temp_cmp_four_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_inc_max_102_i_3_n_0,temp_cmp_four_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_inc_max_102_i_5_n_0,temp_cmp_four_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_inc_max_102_reg_i_2_n_0,temp_cmp_four_inc_max_102_reg_i_2_n_1,temp_cmp_four_inc_max_102_reg_i_2_n_2,temp_cmp_four_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_four_inc_max_102_i_7_n_0,temp_cmp_four_inc_max_102_i_8_n_0,temp_cmp_four_inc_max_102_i_9_n_0,temp_cmp_four_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_inc_max_102_i_11_n_0,temp_cmp_four_inc_max_102_i_12_n_0,temp_cmp_four_inc_max_102_i_13_n_0,temp_cmp_four_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_max_limit[7]),
        .O(temp_cmp_neutral_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_max_limit[5]),
        .O(temp_cmp_neutral_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_max_limit[3]),
        .O(temp_cmp_neutral_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_neutral_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(neutral_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(neutral_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_max_limit[11]),
        .O(temp_cmp_neutral_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_max_limit[9]),
        .O(temp_cmp_neutral_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(neutral_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(neutral_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(neutral_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_max_102_i_9_n_0));
  FDRE temp_cmp_neutral_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_max_101),
        .Q(temp_cmp_neutral_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_max_102_reg_i_1
       (.CI(temp_cmp_neutral_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_max_101,temp_cmp_neutral_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_max_102_i_3_n_0,temp_cmp_neutral_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_max_102_i_5_n_0,temp_cmp_neutral_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_max_102_reg_i_2_n_0,temp_cmp_neutral_max_102_reg_i_2_n_1,temp_cmp_neutral_max_102_reg_i_2_n_2,temp_cmp_neutral_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_neutral_max_102_i_7_n_0,temp_cmp_neutral_max_102_i_8_n_0,temp_cmp_neutral_max_102_i_9_n_0,temp_cmp_neutral_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_max_102_i_11_n_0,temp_cmp_neutral_max_102_i_12_n_0,temp_cmp_neutral_max_102_i_13_n_0,temp_cmp_neutral_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_neutral_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_11
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(neutral_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_12
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(neutral_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_13
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(neutral_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_3
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_min_limit[11]),
        .O(temp_cmp_neutral_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_4
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_min_limit[9]),
        .O(temp_cmp_neutral_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_5
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(neutral_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_6
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(neutral_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_7
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_min_limit[7]),
        .O(temp_cmp_neutral_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_8
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_min_limit[5]),
        .O(temp_cmp_neutral_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_9
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_min_limit[3]),
        .O(temp_cmp_neutral_min_102_i_9_n_0));
  FDRE temp_cmp_neutral_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_min_101),
        .Q(temp_cmp_neutral_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_min_102_reg_i_1
       (.CI(temp_cmp_neutral_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_min_101,temp_cmp_neutral_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_min_102_i_3_n_0,temp_cmp_neutral_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_min_102_i_5_n_0,temp_cmp_neutral_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_min_102_reg_i_2_n_0,temp_cmp_neutral_min_102_reg_i_2_n_1,temp_cmp_neutral_min_102_reg_i_2_n_2,temp_cmp_neutral_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_neutral_min_102_i_7_n_0,temp_cmp_neutral_min_102_i_8_n_0,temp_cmp_neutral_min_102_i_9_n_0,temp_cmp_neutral_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_min_102_i_11_n_0,temp_cmp_neutral_min_102_i_12_n_0,temp_cmp_neutral_min_102_i_13_n_0,temp_cmp_neutral_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_max_limit[7]),
        .O(temp_cmp_one_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_max_limit[5]),
        .O(temp_cmp_one_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_max_limit[3]),
        .O(temp_cmp_one_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(one_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(one_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_max_limit[11]),
        .O(temp_cmp_one_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_max_limit[9]),
        .O(temp_cmp_one_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(one_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(one_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(one_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_max_102_i_9_n_0));
  FDRE temp_cmp_one_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_max_101),
        .Q(temp_cmp_one_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_max_102_reg_i_1
       (.CI(temp_cmp_one_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_max_101,temp_cmp_one_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_max_102_i_3_n_0,temp_cmp_one_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_max_102_i_5_n_0,temp_cmp_one_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_max_102_reg_i_2_n_0,temp_cmp_one_dec_max_102_reg_i_2_n_1,temp_cmp_one_dec_max_102_reg_i_2_n_2,temp_cmp_one_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_dec_max_102_i_7_n_0,temp_cmp_one_dec_max_102_i_8_n_0,temp_cmp_one_dec_max_102_i_9_n_0,temp_cmp_one_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_max_102_i_11_n_0,temp_cmp_one_dec_max_102_i_12_n_0,temp_cmp_one_dec_max_102_i_13_n_0,temp_cmp_one_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_one_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_11
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_12
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_13
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_3
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_min_limit[11]),
        .O(temp_cmp_one_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_4
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_min_limit[9]),
        .O(temp_cmp_one_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_5
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_6
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_7
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_min_limit[7]),
        .O(temp_cmp_one_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_8
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_min_limit[5]),
        .O(temp_cmp_one_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_9
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_min_limit[3]),
        .O(temp_cmp_one_dec_min_102_i_9_n_0));
  FDRE temp_cmp_one_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_min_101),
        .Q(temp_cmp_one_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_min_102_reg_i_1
       (.CI(temp_cmp_one_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_min_101,temp_cmp_one_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_min_102_i_3_n_0,temp_cmp_one_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_min_102_i_5_n_0,temp_cmp_one_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_min_102_reg_i_2_n_0,temp_cmp_one_dec_min_102_reg_i_2_n_1,temp_cmp_one_dec_min_102_reg_i_2_n_2,temp_cmp_one_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_dec_min_102_i_7_n_0,temp_cmp_one_dec_min_102_i_8_n_0,temp_cmp_one_dec_min_102_i_9_n_0,temp_cmp_one_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_min_102_i_11_n_0,temp_cmp_one_dec_min_102_i_12_n_0,temp_cmp_one_dec_min_102_i_13_n_0,temp_cmp_one_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_max_limit[7]),
        .O(temp_cmp_one_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_max_limit[5]),
        .O(temp_cmp_one_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_max_limit[3]),
        .O(temp_cmp_one_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(one_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(one_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_max_limit[11]),
        .O(temp_cmp_one_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_max_limit[9]),
        .O(temp_cmp_one_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(one_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(one_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(one_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_max_102_i_9_n_0));
  FDRE temp_cmp_one_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_max_101),
        .Q(temp_cmp_one_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_max_102_reg_i_1
       (.CI(temp_cmp_one_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_max_101,temp_cmp_one_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_max_102_i_3_n_0,temp_cmp_one_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_max_102_i_5_n_0,temp_cmp_one_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_max_102_reg_i_2_n_0,temp_cmp_one_inc_max_102_reg_i_2_n_1,temp_cmp_one_inc_max_102_reg_i_2_n_2,temp_cmp_one_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_inc_max_102_i_7_n_0,temp_cmp_one_inc_max_102_i_8_n_0,temp_cmp_one_inc_max_102_i_9_n_0,temp_cmp_one_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_max_102_i_11_n_0,temp_cmp_one_inc_max_102_i_12_n_0,temp_cmp_one_inc_max_102_i_13_n_0,temp_cmp_one_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_one_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_11
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_12
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_13
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_3
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_min_limit[11]),
        .O(temp_cmp_one_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_4
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_min_limit[9]),
        .O(temp_cmp_one_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_5
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_6
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_7
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_min_limit[7]),
        .O(temp_cmp_one_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_8
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_min_limit[5]),
        .O(temp_cmp_one_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_9
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_min_limit[3]),
        .O(temp_cmp_one_inc_min_102_i_9_n_0));
  FDRE temp_cmp_one_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_min_101),
        .Q(temp_cmp_one_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_min_102_reg_i_1
       (.CI(temp_cmp_one_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_min_101,temp_cmp_one_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_min_102_i_3_n_0,temp_cmp_one_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_min_102_i_5_n_0,temp_cmp_one_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_min_102_reg_i_2_n_0,temp_cmp_one_inc_min_102_reg_i_2_n_1,temp_cmp_one_inc_min_102_reg_i_2_n_2,temp_cmp_one_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_inc_min_102_i_7_n_0,temp_cmp_one_inc_min_102_i_8_n_0,temp_cmp_one_inc_min_102_i_9_n_0,temp_cmp_one_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_min_102_i_11_n_0,temp_cmp_one_inc_min_102_i_12_n_0,temp_cmp_one_inc_min_102_i_13_n_0,temp_cmp_one_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(three_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_max_limit[7]),
        .O(temp_cmp_three_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_max_limit[5]),
        .O(temp_cmp_three_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_max_limit[3]),
        .O(temp_cmp_three_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_max_limit[1]),
        .O(temp_cmp_three_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(three_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(three_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_max_limit[11]),
        .O(temp_cmp_three_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_max_limit[9]),
        .O(temp_cmp_three_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(three_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(three_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(three_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_max_102_i_9_n_0));
  FDRE temp_cmp_three_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_max_101),
        .Q(temp_cmp_three_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_max_102_reg_i_1
       (.CI(temp_cmp_three_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_max_101,temp_cmp_three_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_max_102_i_3_n_0,temp_cmp_three_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_max_102_i_5_n_0,temp_cmp_three_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_max_102_reg_i_2_n_0,temp_cmp_three_dec_max_102_reg_i_2_n_1,temp_cmp_three_dec_max_102_reg_i_2_n_2,temp_cmp_three_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_dec_max_102_i_7_n_0,temp_cmp_three_dec_max_102_i_8_n_0,temp_cmp_three_dec_max_102_i_9_n_0,temp_cmp_three_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_max_102_i_11_n_0,temp_cmp_three_dec_max_102_i_12_n_0,temp_cmp_three_dec_max_102_i_13_n_0,temp_cmp_three_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_min_limit[1]),
        .O(temp_cmp_three_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_11
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_12
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_13
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_3
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_min_limit[11]),
        .O(temp_cmp_three_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_4
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_min_limit[9]),
        .O(temp_cmp_three_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_5
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_6
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_7
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_min_limit[7]),
        .O(temp_cmp_three_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_8
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_min_limit[5]),
        .O(temp_cmp_three_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_9
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_min_limit[3]),
        .O(temp_cmp_three_dec_min_102_i_9_n_0));
  FDRE temp_cmp_three_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_min_101),
        .Q(temp_cmp_three_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_min_102_reg_i_1
       (.CI(temp_cmp_three_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_min_101,temp_cmp_three_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_min_102_i_3_n_0,temp_cmp_three_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_min_102_i_5_n_0,temp_cmp_three_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_min_102_reg_i_2_n_0,temp_cmp_three_dec_min_102_reg_i_2_n_1,temp_cmp_three_dec_min_102_reg_i_2_n_2,temp_cmp_three_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_dec_min_102_i_7_n_0,temp_cmp_three_dec_min_102_i_8_n_0,temp_cmp_three_dec_min_102_i_9_n_0,temp_cmp_three_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_min_102_i_11_n_0,temp_cmp_three_dec_min_102_i_12_n_0,temp_cmp_three_dec_min_102_i_13_n_0,temp_cmp_three_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_max_limit[7]),
        .O(temp_cmp_three_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_max_limit[5]),
        .O(temp_cmp_three_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_max_limit[3]),
        .O(temp_cmp_three_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_three_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(three_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(three_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_max_limit[11]),
        .O(temp_cmp_three_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_max_limit[9]),
        .O(temp_cmp_three_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(three_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(three_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(three_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_max_102_i_9_n_0));
  FDRE temp_cmp_three_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_max_101),
        .Q(temp_cmp_three_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_max_102_reg_i_1
       (.CI(temp_cmp_three_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_max_101,temp_cmp_three_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_max_102_i_3_n_0,temp_cmp_three_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_max_102_i_5_n_0,temp_cmp_three_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_max_102_reg_i_2_n_0,temp_cmp_three_inc_max_102_reg_i_2_n_1,temp_cmp_three_inc_max_102_reg_i_2_n_2,temp_cmp_three_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_inc_max_102_i_7_n_0,temp_cmp_three_inc_max_102_i_8_n_0,temp_cmp_three_inc_max_102_i_9_n_0,temp_cmp_three_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_max_102_i_11_n_0,temp_cmp_three_inc_max_102_i_12_n_0,temp_cmp_three_inc_max_102_i_13_n_0,temp_cmp_three_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_three_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_11
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_12
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_13
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_3
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_min_limit[11]),
        .O(temp_cmp_three_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_4
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_min_limit[9]),
        .O(temp_cmp_three_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_5
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_6
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_7
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_min_limit[7]),
        .O(temp_cmp_three_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_8
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_min_limit[5]),
        .O(temp_cmp_three_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_9
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_min_limit[3]),
        .O(temp_cmp_three_inc_min_102_i_9_n_0));
  FDRE temp_cmp_three_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_min_101),
        .Q(temp_cmp_three_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_min_102_reg_i_1
       (.CI(temp_cmp_three_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_min_101,temp_cmp_three_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_min_102_i_3_n_0,temp_cmp_three_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_min_102_i_5_n_0,temp_cmp_three_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_min_102_reg_i_2_n_0,temp_cmp_three_inc_min_102_reg_i_2_n_1,temp_cmp_three_inc_min_102_reg_i_2_n_2,temp_cmp_three_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_inc_min_102_i_7_n_0,temp_cmp_three_inc_min_102_i_8_n_0,temp_cmp_three_inc_min_102_i_9_n_0,temp_cmp_three_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_min_102_i_11_n_0,temp_cmp_three_inc_min_102_i_12_n_0,temp_cmp_three_inc_min_102_i_13_n_0,temp_cmp_three_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_max_limit[7]),
        .O(temp_cmp_two_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_max_limit[5]),
        .O(temp_cmp_two_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_max_limit[3]),
        .O(temp_cmp_two_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_max_limit[1]),
        .O(temp_cmp_two_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(two_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(two_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_max_limit[11]),
        .O(temp_cmp_two_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_max_limit[9]),
        .O(temp_cmp_two_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(two_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(two_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(two_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_max_102_i_9_n_0));
  FDRE temp_cmp_two_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_max_101),
        .Q(temp_cmp_two_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_max_102_reg_i_1
       (.CI(temp_cmp_two_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_max_101,temp_cmp_two_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_max_102_i_3_n_0,temp_cmp_two_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_max_102_i_5_n_0,temp_cmp_two_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_max_102_reg_i_2_n_0,temp_cmp_two_dec_max_102_reg_i_2_n_1,temp_cmp_two_dec_max_102_reg_i_2_n_2,temp_cmp_two_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_dec_max_102_i_7_n_0,temp_cmp_two_dec_max_102_i_8_n_0,temp_cmp_two_dec_max_102_i_9_n_0,temp_cmp_two_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_max_102_i_11_n_0,temp_cmp_two_dec_max_102_i_12_n_0,temp_cmp_two_dec_max_102_i_13_n_0,temp_cmp_two_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_11
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_12
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_13
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_3
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_min_limit[11]),
        .O(temp_cmp_two_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_4
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_min_limit[9]),
        .O(temp_cmp_two_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_5
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_6
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_7
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_min_limit[7]),
        .O(temp_cmp_two_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_8
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_min_limit[5]),
        .O(temp_cmp_two_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_9
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_min_limit[3]),
        .O(temp_cmp_two_dec_min_102_i_9_n_0));
  FDRE temp_cmp_two_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_min_101),
        .Q(temp_cmp_two_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_min_102_reg_i_1
       (.CI(temp_cmp_two_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_min_101,temp_cmp_two_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_min_102_i_3_n_0,temp_cmp_two_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_min_102_i_5_n_0,temp_cmp_two_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_min_102_reg_i_2_n_0,temp_cmp_two_dec_min_102_reg_i_2_n_1,temp_cmp_two_dec_min_102_reg_i_2_n_2,temp_cmp_two_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_dec_min_102_i_7_n_0,temp_cmp_two_dec_min_102_i_8_n_0,temp_cmp_two_dec_min_102_i_9_n_0,temp_cmp_two_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_min_102_i_11_n_0,temp_cmp_two_dec_min_102_i_12_n_0,temp_cmp_two_dec_min_102_i_13_n_0,temp_cmp_two_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_max_limit[7]),
        .O(temp_cmp_two_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_max_limit[5]),
        .O(temp_cmp_two_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_max_limit[3]),
        .O(temp_cmp_two_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_two_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(two_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(two_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_max_limit[11]),
        .O(temp_cmp_two_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_max_limit[9]),
        .O(temp_cmp_two_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(two_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(two_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(two_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_max_102_i_9_n_0));
  FDRE temp_cmp_two_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_max_101),
        .Q(temp_cmp_two_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_max_102_reg_i_1
       (.CI(temp_cmp_two_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_max_101,temp_cmp_two_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_max_102_i_3_n_0,temp_cmp_two_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_max_102_i_5_n_0,temp_cmp_two_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_max_102_reg_i_2_n_0,temp_cmp_two_inc_max_102_reg_i_2_n_1,temp_cmp_two_inc_max_102_reg_i_2_n_2,temp_cmp_two_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_inc_max_102_i_7_n_0,temp_cmp_two_inc_max_102_i_8_n_0,temp_cmp_two_inc_max_102_i_9_n_0,temp_cmp_two_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_max_102_i_11_n_0,temp_cmp_two_inc_max_102_i_12_n_0,temp_cmp_two_inc_max_102_i_13_n_0,temp_cmp_two_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_11
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_12
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_13
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_3
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_min_limit[11]),
        .O(temp_cmp_two_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_4
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_min_limit[9]),
        .O(temp_cmp_two_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_5
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_6
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_7
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_min_limit[7]),
        .O(temp_cmp_two_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_8
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_min_limit[5]),
        .O(temp_cmp_two_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_9
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_min_limit[3]),
        .O(temp_cmp_two_inc_min_102_i_9_n_0));
  FDRE temp_cmp_two_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_min_101),
        .Q(temp_cmp_two_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_min_102_reg_i_1
       (.CI(temp_cmp_two_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_min_101,temp_cmp_two_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_min_102_i_3_n_0,temp_cmp_two_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_min_102_i_5_n_0,temp_cmp_two_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_min_102_reg_i_2_n_0,temp_cmp_two_inc_min_102_reg_i_2_n_1,temp_cmp_two_inc_min_102_reg_i_2_n_2,temp_cmp_two_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_inc_min_102_i_7_n_0,temp_cmp_two_inc_min_102_i_8_n_0,temp_cmp_two_inc_min_102_i_9_n_0,temp_cmp_two_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_min_102_i_11_n_0,temp_cmp_two_inc_min_102_i_12_n_0,temp_cmp_two_inc_min_102_i_13_n_0,temp_cmp_two_inc_min_102_i_14_n_0}));
  FDRE tempmon_init_complete_reg
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(tempmon_state_init),
        .Q(tempmon_init_complete),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE tempmon_sample_en_101_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en),
        .Q(tempmon_sample_en_101),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE tempmon_sample_en_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en_101),
        .Q(tempmon_sample_en_102),
        .R(\one_dec_min_limit_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tempmon_state[0]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC444)) 
    \tempmon_state[10]_i_1 
       (.I0(\tempmon_state[10]_i_3_n_0 ),
        .I1(update_temp_102),
        .I2(temp_cmp_four_dec_min_102),
        .I3(tempmon_state[10]),
        .I4(\tempmon_state[10]_i_4_n_0 ),
        .I5(\tempmon_state[10]_i_5_n_0 ),
        .O(\tempmon_state[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \tempmon_state[10]_i_10 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \tempmon_state[10]_i_11 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \tempmon_state[10]_i_12 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \tempmon_state[10]_i_13 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tempmon_state[10]_i_14 
       (.I0(temp_cmp_two_dec_min_102),
        .I1(tempmon_state[8]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(tempmon_state[3]),
        .O(\tempmon_state[10]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_15 
       (.I0(temp_cmp_two_dec_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[8]),
        .O(\tempmon_state[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tempmon_state[10]_i_2 
       (.I0(update_temp_102),
        .I1(temp_cmp_three_dec_max_102),
        .I2(tempmon_state[9]),
        .I3(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[10]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \tempmon_state[10]_i_3 
       (.I0(pi_f_dec_i_2_n_0),
        .I1(\tempmon_state[10]_i_7_n_0 ),
        .I2(temp_cmp_one_dec_min_102),
        .I3(tempmon_state[7]),
        .I4(temp_cmp_three_dec_min_102),
        .I5(tempmon_state[9]),
        .O(\tempmon_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFEFEFEF)) 
    \tempmon_state[10]_i_4 
       (.I0(\tempmon_state[10]_i_8_n_0 ),
        .I1(tempmon_state[1]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[0]),
        .I4(calib_complete),
        .O(\tempmon_state[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \tempmon_state[10]_i_5 
       (.I0(\tempmon_state[10]_i_9_n_0 ),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[7]),
        .I5(temp_cmp_one_dec_max_102),
        .O(\tempmon_state[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \tempmon_state[10]_i_6 
       (.I0(\tempmon_state[10]_i_10_n_0 ),
        .I1(\tempmon_state[10]_i_11_n_0 ),
        .I2(\tempmon_state[10]_i_12_n_0 ),
        .I3(\tempmon_state[10]_i_13_n_0 ),
        .O(\tempmon_state[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \tempmon_state[10]_i_7 
       (.I0(tempmon_state[4]),
        .I1(temp_cmp_two_inc_min_102),
        .I2(tempmon_state[6]),
        .I3(temp_cmp_neutral_min_102),
        .I4(\tempmon_state[10]_i_14_n_0 ),
        .O(\tempmon_state[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_8 
       (.I0(temp_cmp_one_inc_min_102),
        .I1(tempmon_state[5]),
        .I2(update_temp_102),
        .O(\tempmon_state[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F0F0F8F8F0F0)) 
    \tempmon_state[10]_i_9 
       (.I0(tempmon_state[2]),
        .I1(temp_cmp_four_inc_max_102),
        .I2(\tempmon_state[10]_i_15_n_0 ),
        .I3(tempmon_state[9]),
        .I4(update_temp_102),
        .I5(temp_cmp_three_dec_max_102),
        .O(\tempmon_state[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[1]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[0]),
        .O(tempmon_state_nxt[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    \tempmon_state[2]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[3]),
        .I3(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[2]));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \tempmon_state[3]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[2]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[4]),
        .O(tempmon_state_nxt[3]));
  LUT6 #(
    .INIT(64'h8080F000F080F000)) 
    \tempmon_state[4]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[5]),
        .I4(update_temp_102),
        .I5(temp_cmp_one_inc_max_102),
        .O(tempmon_state_nxt[4]));
  LUT6 #(
    .INIT(64'h8080F000F080F000)) 
    \tempmon_state[5]_i_1 
       (.I0(temp_cmp_two_inc_max_102),
        .I1(tempmon_state[4]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[6]),
        .I4(update_temp_102),
        .I5(temp_cmp_neutral_max_102),
        .O(tempmon_state_nxt[5]));
  LUT6 #(
    .INIT(64'hFFFF0000BFA00000)) 
    \tempmon_state[6]_i_1 
       (.I0(\tempmon_state[6]_i_2_n_0 ),
        .I1(temp_cmp_one_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[7]),
        .I4(\tempmon_state[10]_i_6_n_0 ),
        .I5(tempmon_state[1]),
        .O(tempmon_state_nxt[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[6]_i_2 
       (.I0(temp_cmp_one_inc_max_102),
        .I1(tempmon_state[5]),
        .O(\tempmon_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80AAAAAA80008000)) 
    \tempmon_state[7]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_two_dec_max_102),
        .I5(tempmon_state[8]),
        .O(tempmon_state_nxt[7]));
  LUT6 #(
    .INIT(64'h8080F080F000F000)) 
    \tempmon_state[8]_i_1 
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_max_102),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[9]),
        .I4(temp_cmp_three_dec_max_102),
        .I5(update_temp_102),
        .O(tempmon_state_nxt[8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \tempmon_state[9]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(temp_cmp_two_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[10]),
        .O(tempmon_state_nxt[9]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDSE \tempmon_state_reg[0] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[0]),
        .Q(tempmon_state[0]),
        .S(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[10] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[10]),
        .Q(tempmon_state[10]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[1] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[1]),
        .Q(tempmon_state[1]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[2] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[2]),
        .Q(tempmon_state[2]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[3] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[3]),
        .Q(tempmon_state[3]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[4] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[4]),
        .Q(tempmon_state[4]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[5] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[5]),
        .Q(tempmon_state[5]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[6] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[6]),
        .Q(tempmon_state[6]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[7] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[7]),
        .Q(tempmon_state[7]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[8] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[8]),
        .Q(tempmon_state[8]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[9] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[9]),
        .Q(tempmon_state[9]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \three_dec_max_limit[0]_i_1 
       (.I0(p_0_in),
        .I1(device_temp_init[0]),
        .O(\three_dec_max_limit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[10]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[11]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[9]),
        .O(\three_dec_max_limit[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[1]_i_1 
       (.I0(\three_inc_max_limit_reg[4]_i_1_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[2]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[3]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[4]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[5]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[6]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[7]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[8]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[8]),
        .O(\three_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\three_dec_max_limit[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[9]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[9]_i_1_n_0 ));
  FDRE \three_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[0]_i_1_n_0 ),
        .Q(three_dec_max_limit[0]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[10]_i_1_n_0 ),
        .Q(three_dec_max_limit[10]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[11]_i_1_n_0 ),
        .Q(three_dec_max_limit[11]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  CARRY4 \three_dec_max_limit_reg[11]_i_2 
       (.CI(\three_dec_max_limit_reg[8]_i_2_n_0 ),
        .CO({p_0_in,\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED [2],\three_dec_max_limit_reg[11]_i_2_n_2 ,\three_dec_max_limit_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED [3],\three_dec_max_limit_reg[11]_i_2_n_5 ,\three_dec_max_limit_reg[11]_i_2_n_6 ,\three_dec_max_limit_reg[11]_i_2_n_7 }),
        .S({1'b1,device_temp_init[11:10],\three_dec_max_limit[11]_i_3_n_0 }));
  FDRE \three_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[1]_i_1_n_0 ),
        .Q(three_dec_max_limit[1]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[2]_i_1_n_0 ),
        .Q(three_dec_max_limit[2]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[3]_i_1_n_0 ),
        .Q(three_dec_max_limit[3]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[4]_i_1_n_0 ),
        .Q(three_dec_max_limit[4]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  CARRY4 \three_dec_max_limit_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\three_dec_max_limit_reg[4]_i_2_n_0 ,\three_dec_max_limit_reg[4]_i_2_n_1 ,\three_dec_max_limit_reg[4]_i_2_n_2 ,\three_dec_max_limit_reg[4]_i_2_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\three_dec_max_limit_reg[4]_i_2_n_4 ,\three_dec_max_limit_reg[4]_i_2_n_5 ,\three_dec_max_limit_reg[4]_i_2_n_6 ,\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S(device_temp_init[4:1]));
  FDRE \three_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[5]_i_1_n_0 ),
        .Q(three_dec_max_limit[5]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[6]_i_1_n_0 ),
        .Q(three_dec_max_limit[6]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[7]_i_1_n_0 ),
        .Q(three_dec_max_limit[7]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[8]_i_1_n_0 ),
        .Q(three_dec_max_limit[8]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  CARRY4 \three_dec_max_limit_reg[8]_i_2 
       (.CI(\three_dec_max_limit_reg[4]_i_2_n_0 ),
        .CO({\three_dec_max_limit_reg[8]_i_2_n_0 ,\three_dec_max_limit_reg[8]_i_2_n_1 ,\three_dec_max_limit_reg[8]_i_2_n_2 ,\three_dec_max_limit_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6],1'b0}),
        .O({\three_dec_max_limit_reg[8]_i_2_n_4 ,\three_dec_max_limit_reg[8]_i_2_n_5 ,\three_dec_max_limit_reg[8]_i_2_n_6 ,\three_dec_max_limit_reg[8]_i_2_n_7 }),
        .S({\three_dec_max_limit[8]_i_3_n_0 ,device_temp_init[7],\three_dec_max_limit[8]_i_4_n_0 ,device_temp_init[5]}));
  FDRE \three_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[9]_i_1_n_0 ),
        .Q(three_dec_max_limit[9]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_2 
       (.I0(two_dec_max_limit[11]),
        .O(\three_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_3 
       (.I0(two_dec_max_limit[10]),
        .O(\three_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_2 
       (.I0(two_dec_max_limit[5]),
        .O(\three_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_3 
       (.I0(two_dec_max_limit[4]),
        .O(\three_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_4 
       (.I0(two_dec_max_limit[3]),
        .O(\three_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_2 
       (.I0(two_dec_max_limit[9]),
        .O(\three_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_3 
       (.I0(two_dec_max_limit[8]),
        .O(\three_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_4 
       (.I0(two_dec_max_limit[7]),
        .O(\three_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_5 
       (.I0(two_dec_max_limit[6]),
        .O(\three_dec_min_limit[9]_i_5_n_0 ));
  FDRE \three_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[0]),
        .Q(three_dec_min_limit[0]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[10]),
        .Q(three_dec_min_limit[10]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[11]),
        .Q(three_dec_min_limit[11]),
        .R(pi_f_inc_reg_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[11]_i_1 
       (.CI(\three_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_dec_max_limit[10]}),
        .O({\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_dec_min_limit[11]_i_2_n_0 ,\three_dec_min_limit[11]_i_3_n_0 }));
  FDRE \three_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[1]),
        .Q(three_dec_min_limit[1]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[2]),
        .Q(three_dec_min_limit[2]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[3]),
        .Q(three_dec_min_limit[3]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[4]),
        .Q(three_dec_min_limit[4]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[5]),
        .Q(three_dec_min_limit[5]),
        .R(pi_f_inc_reg_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_dec_min_limit_reg[5]_i_1_n_0 ,\three_dec_min_limit_reg[5]_i_1_n_1 ,\three_dec_min_limit_reg[5]_i_1_n_2 ,\three_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_dec_max_limit[5:3],1'b0}),
        .O(three_dec_min_limit_nxt[5:2]),
        .S({\three_dec_min_limit[5]_i_2_n_0 ,\three_dec_min_limit[5]_i_3_n_0 ,\three_dec_min_limit[5]_i_4_n_0 ,two_dec_max_limit[2]}));
  FDRE \three_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[6]),
        .Q(three_dec_min_limit[6]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[7]),
        .Q(three_dec_min_limit[7]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[8]),
        .Q(three_dec_min_limit[8]),
        .R(pi_f_inc_reg_2));
  FDRE \three_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[9]),
        .Q(three_dec_min_limit[9]),
        .R(pi_f_inc_reg_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[9]_i_1 
       (.CI(\three_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_dec_min_limit_reg[9]_i_1_n_0 ,\three_dec_min_limit_reg[9]_i_1_n_1 ,\three_dec_min_limit_reg[9]_i_1_n_2 ,\three_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_dec_max_limit[9:6]),
        .O(three_dec_min_limit_nxt[9:6]),
        .S({\three_dec_min_limit[9]_i_2_n_0 ,\three_dec_min_limit[9]_i_3_n_0 ,\three_dec_min_limit[9]_i_4_n_0 ,\three_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\three_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\three_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[3]),
        .O(\three_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[2]),
        .O(\three_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\three_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\three_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[5]),
        .O(\three_inc_max_limit[8]_i_4_n_0 ));
  FDRE \three_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[10]),
        .Q(three_inc_max_limit[10]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \three_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[11]),
        .Q(three_inc_max_limit[11]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[11]_i_1 
       (.CI(\three_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\three_inc_max_limit_reg[11]_i_1_n_2 ,\three_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],three_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\three_inc_max_limit[11]_i_2_n_0 ,\three_inc_max_limit[11]_i_3_n_0 ,device_temp_init[9]}));
  FDRE \three_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[2]),
        .Q(three_inc_max_limit[2]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \three_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[3]),
        .Q(three_inc_max_limit[3]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \three_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[4]),
        .Q(three_inc_max_limit[4]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_max_limit_reg[4]_i_1_n_0 ,\three_inc_max_limit_reg[4]_i_1_n_1 ,\three_inc_max_limit_reg[4]_i_1_n_2 ,\three_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3:2],1'b0}),
        .O({three_inc_max_limit_nxt[4:2],\three_inc_max_limit_reg[4]_i_1_n_7 }),
        .S({device_temp_init[4],\three_inc_max_limit[4]_i_2_n_0 ,\three_inc_max_limit[4]_i_3_n_0 ,device_temp_init[1]}));
  FDRE \three_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[5]),
        .Q(three_inc_max_limit[5]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \three_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[6]),
        .Q(three_inc_max_limit[6]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \three_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[7]),
        .Q(three_inc_max_limit[7]),
        .R(\device_temp_101_reg[11]_0 ));
  FDRE \three_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[8]),
        .Q(three_inc_max_limit[8]),
        .R(\device_temp_101_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[8]_i_1 
       (.CI(\three_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\three_inc_max_limit_reg[8]_i_1_n_0 ,\three_inc_max_limit_reg[8]_i_1_n_1 ,\three_inc_max_limit_reg[8]_i_1_n_2 ,\three_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,device_temp_init[5]}),
        .O(three_inc_max_limit_nxt[8:5]),
        .S({\three_inc_max_limit[8]_i_2_n_0 ,\three_inc_max_limit[8]_i_3_n_0 ,device_temp_init[6],\three_inc_max_limit[8]_i_4_n_0 }));
  FDRE \three_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[9]),
        .Q(three_inc_max_limit[9]),
        .R(\device_temp_101_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_2 
       (.I0(four_inc_max_limit[11]),
        .O(\three_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_3 
       (.I0(four_inc_max_limit[10]),
        .O(\three_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_2 
       (.I0(four_inc_max_limit[5]),
        .O(\three_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_3 
       (.I0(four_inc_max_limit[4]),
        .O(\three_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_4 
       (.I0(four_inc_max_limit[3]),
        .O(\three_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_2 
       (.I0(four_inc_max_limit[9]),
        .O(\three_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_3 
       (.I0(four_inc_max_limit[8]),
        .O(\three_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_4 
       (.I0(four_inc_max_limit[7]),
        .O(\three_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_5 
       (.I0(four_inc_max_limit[6]),
        .O(\three_inc_min_limit[9]_i_5_n_0 ));
  FDRE \three_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[10]),
        .Q(three_inc_min_limit[10]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[11]),
        .Q(three_inc_min_limit[11]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[11]_i_1 
       (.CI(\three_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,four_inc_max_limit[10]}),
        .O({\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_inc_min_limit[11]_i_2_n_0 ,\three_inc_min_limit[11]_i_3_n_0 }));
  FDRE \three_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit[1]),
        .Q(three_inc_min_limit[1]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[2]),
        .Q(three_inc_min_limit[2]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[3]),
        .Q(three_inc_min_limit[3]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[4]),
        .Q(three_inc_min_limit[4]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[5]),
        .Q(three_inc_min_limit[5]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_min_limit_reg[5]_i_1_n_0 ,\three_inc_min_limit_reg[5]_i_1_n_1 ,\three_inc_min_limit_reg[5]_i_1_n_2 ,\three_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({four_inc_max_limit[5:3],1'b0}),
        .O(three_inc_min_limit_nxt[5:2]),
        .S({\three_inc_min_limit[5]_i_2_n_0 ,\three_inc_min_limit[5]_i_3_n_0 ,\three_inc_min_limit[5]_i_4_n_0 ,four_inc_max_limit[2]}));
  FDRE \three_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[6]),
        .Q(three_inc_min_limit[6]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[7]),
        .Q(three_inc_min_limit[7]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[8]),
        .Q(three_inc_min_limit[8]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \three_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[9]),
        .Q(three_inc_min_limit[9]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[9]_i_1 
       (.CI(\three_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_inc_min_limit_reg[9]_i_1_n_0 ,\three_inc_min_limit_reg[9]_i_1_n_1 ,\three_inc_min_limit_reg[9]_i_1_n_2 ,\three_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(four_inc_max_limit[9:6]),
        .O(three_inc_min_limit_nxt[9:6]),
        .S({\three_inc_min_limit[9]_i_2_n_0 ,\three_inc_min_limit[9]_i_3_n_0 ,\three_inc_min_limit[9]_i_4_n_0 ,\three_inc_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[0]_i_1 
       (.I0(device_temp_init[0]),
        .O(\two_dec_max_limit[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[9]),
        .O(\two_dec_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[1]),
        .O(\two_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[6]),
        .O(\two_dec_max_limit[8]_i_2_n_0 ));
  FDRE \two_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\two_dec_max_limit[0]_i_1_n_0 ),
        .Q(two_dec_max_limit[0]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[10]),
        .Q(two_dec_max_limit[10]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[11]),
        .Q(two_dec_max_limit[11]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[11]_i_1 
       (.CI(\two_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_dec_max_limit_reg[11]_i_1_n_2 ,\two_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_dec_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:10],\two_dec_max_limit[11]_i_2_n_0 }));
  FDRE \two_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[1]),
        .Q(two_dec_max_limit[1]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[2]),
        .Q(two_dec_max_limit[2]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[3]),
        .Q(two_dec_max_limit[3]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[4]),
        .Q(two_dec_max_limit[4]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_max_limit_reg[4]_i_1_n_0 ,\two_dec_max_limit_reg[4]_i_1_n_1 ,\two_dec_max_limit_reg[4]_i_1_n_2 ,\two_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,1'b0,device_temp_init[1]}),
        .O({two_dec_max_limit_nxt[4:2],\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_dec_max_limit[4]_i_2_n_0 ,device_temp_init[3:2],\two_dec_max_limit[4]_i_3_n_0 }));
  FDRE \two_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[5]),
        .Q(two_dec_max_limit[5]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[6]),
        .Q(two_dec_max_limit[6]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[7]),
        .Q(two_dec_max_limit[7]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  FDRE \two_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[8]),
        .Q(two_dec_max_limit[8]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[8]_i_1 
       (.CI(\two_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_dec_max_limit_reg[8]_i_1_n_0 ,\two_dec_max_limit_reg[8]_i_1_n_1 ,\two_dec_max_limit_reg[8]_i_1_n_2 ,\two_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6],1'b0}),
        .O(two_dec_max_limit_nxt[8:5]),
        .S({device_temp_init[8:7],\two_dec_max_limit[8]_i_2_n_0 ,device_temp_init[5]}));
  FDRE \two_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[9]),
        .Q(two_dec_max_limit[9]),
        .R(\one_dec_min_limit_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_2 
       (.I0(one_dec_max_limit[11]),
        .O(\two_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_3 
       (.I0(one_dec_max_limit[10]),
        .O(\two_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_2 
       (.I0(one_dec_max_limit[5]),
        .O(\two_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_3 
       (.I0(one_dec_max_limit[4]),
        .O(\two_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_4 
       (.I0(one_dec_max_limit[3]),
        .O(\two_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_2 
       (.I0(one_dec_max_limit[9]),
        .O(\two_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_3 
       (.I0(one_dec_max_limit[8]),
        .O(\two_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_4 
       (.I0(one_dec_max_limit[7]),
        .O(\two_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_5 
       (.I0(one_dec_max_limit[6]),
        .O(\two_dec_min_limit[9]_i_5_n_0 ));
  FDRE \two_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[10]),
        .Q(two_dec_min_limit[10]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[11]),
        .Q(two_dec_min_limit[11]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[11]_i_1 
       (.CI(\two_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_dec_max_limit[10]}),
        .O({\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_dec_min_limit[11]_i_2_n_0 ,\two_dec_min_limit[11]_i_3_n_0 }));
  FDRE \two_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[2]),
        .Q(two_dec_min_limit[2]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[3]),
        .Q(two_dec_min_limit[3]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[4]),
        .Q(two_dec_min_limit[4]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[5]),
        .Q(two_dec_min_limit[5]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_min_limit_reg[5]_i_1_n_0 ,\two_dec_min_limit_reg[5]_i_1_n_1 ,\two_dec_min_limit_reg[5]_i_1_n_2 ,\two_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_dec_max_limit[5:3],1'b0}),
        .O(two_dec_min_limit_nxt[5:2]),
        .S({\two_dec_min_limit[5]_i_2_n_0 ,\two_dec_min_limit[5]_i_3_n_0 ,\two_dec_min_limit[5]_i_4_n_0 ,one_dec_max_limit[2]}));
  FDRE \two_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[6]),
        .Q(two_dec_min_limit[6]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[7]),
        .Q(two_dec_min_limit[7]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[8]),
        .Q(two_dec_min_limit[8]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[9]),
        .Q(two_dec_min_limit[9]),
        .R(\two_dec_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[9]_i_1 
       (.CI(\two_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_dec_min_limit_reg[9]_i_1_n_0 ,\two_dec_min_limit_reg[9]_i_1_n_1 ,\two_dec_min_limit_reg[9]_i_1_n_2 ,\two_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_dec_max_limit[9:6]),
        .O(two_dec_min_limit_nxt[9:6]),
        .S({\two_dec_min_limit[9]_i_2_n_0 ,\two_dec_min_limit[9]_i_3_n_0 ,\two_dec_min_limit[9]_i_4_n_0 ,\two_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\two_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\two_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\two_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\two_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[1]),
        .O(\two_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[7]),
        .O(\two_inc_max_limit[8]_i_2_n_0 ));
  FDRE \two_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[10]),
        .Q(two_inc_max_limit[10]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \two_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[11]),
        .Q(two_inc_max_limit[11]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[11]_i_1 
       (.CI(\two_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_inc_max_limit_reg[11]_i_1_n_2 ,\two_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\two_inc_max_limit[11]_i_2_n_0 ,\two_inc_max_limit[11]_i_3_n_0 ,\two_inc_max_limit[11]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[2]),
        .Q(two_inc_max_limit[2]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \two_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[3]),
        .Q(two_inc_max_limit[3]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \two_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[4]),
        .Q(two_inc_max_limit[4]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_max_limit_reg[4]_i_1_n_0 ,\two_inc_max_limit_reg[4]_i_1_n_1 ,\two_inc_max_limit_reg[4]_i_1_n_2 ,\two_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4:3],1'b0,device_temp_init[1]}),
        .O({two_inc_max_limit_nxt[4:2],\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_inc_max_limit[4]_i_2_n_0 ,\two_inc_max_limit[4]_i_3_n_0 ,device_temp_init[2],\two_inc_max_limit[4]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[5]),
        .Q(two_inc_max_limit[5]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \two_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[6]),
        .Q(two_inc_max_limit[6]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \two_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[7]),
        .Q(two_inc_max_limit[7]),
        .R(\neutral_max_limit_reg[1]_0 ));
  FDRE \two_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[8]),
        .Q(two_inc_max_limit[8]),
        .R(\neutral_max_limit_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[8]_i_1 
       (.CI(\two_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_inc_max_limit_reg[8]_i_1_n_0 ,\two_inc_max_limit_reg[8]_i_1_n_1 ,\two_inc_max_limit_reg[8]_i_1_n_2 ,\two_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,1'b0}),
        .O(two_inc_max_limit_nxt[8:5]),
        .S({device_temp_init[8],\two_inc_max_limit[8]_i_2_n_0 ,device_temp_init[6:5]}));
  FDRE \two_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[9]),
        .Q(two_inc_max_limit[9]),
        .R(\neutral_max_limit_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_2 
       (.I0(three_inc_max_limit[11]),
        .O(\two_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_3 
       (.I0(three_inc_max_limit[10]),
        .O(\two_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_2 
       (.I0(three_inc_max_limit[5]),
        .O(\two_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_3 
       (.I0(three_inc_max_limit[4]),
        .O(\two_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_4 
       (.I0(three_inc_max_limit[3]),
        .O(\two_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_2 
       (.I0(three_inc_max_limit[9]),
        .O(\two_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_3 
       (.I0(three_inc_max_limit[8]),
        .O(\two_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_4 
       (.I0(three_inc_max_limit[7]),
        .O(\two_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_5 
       (.I0(three_inc_max_limit[6]),
        .O(\two_inc_min_limit[9]_i_5_n_0 ));
  FDRE \two_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[10]),
        .Q(two_inc_min_limit[10]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[11]),
        .Q(two_inc_min_limit[11]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[11]_i_1 
       (.CI(\two_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_inc_max_limit[10]}),
        .O({\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_inc_min_limit[11]_i_2_n_0 ,\two_inc_min_limit[11]_i_3_n_0 }));
  FDRE \two_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit[1]),
        .Q(two_inc_min_limit[1]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[2]),
        .Q(two_inc_min_limit[2]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[3]),
        .Q(two_inc_min_limit[3]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[4]),
        .Q(two_inc_min_limit[4]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[5]),
        .Q(two_inc_min_limit[5]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_min_limit_reg[5]_i_1_n_0 ,\two_inc_min_limit_reg[5]_i_1_n_1 ,\two_inc_min_limit_reg[5]_i_1_n_2 ,\two_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_inc_max_limit[5:3],1'b0}),
        .O(two_inc_min_limit_nxt[5:2]),
        .S({\two_inc_min_limit[5]_i_2_n_0 ,\two_inc_min_limit[5]_i_3_n_0 ,\two_inc_min_limit[5]_i_4_n_0 ,three_inc_max_limit[2]}));
  FDRE \two_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[6]),
        .Q(two_inc_min_limit[6]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[7]),
        .Q(two_inc_min_limit[7]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[8]),
        .Q(two_inc_min_limit[8]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[9]),
        .Q(two_inc_min_limit[9]),
        .R(\one_dec_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[9]_i_1 
       (.CI(\two_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_inc_min_limit_reg[9]_i_1_n_0 ,\two_inc_min_limit_reg[9]_i_1_n_1 ,\two_inc_min_limit_reg[9]_i_1_n_2 ,\two_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_inc_max_limit[9:6]),
        .O(two_inc_min_limit_nxt[9:6]),
        .S({\two_inc_min_limit[9]_i_2_n_0 ,\two_inc_min_limit[9]_i_3_n_0 ,\two_inc_min_limit[9]_i_4_n_0 ,\two_inc_min_limit[9]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    update_temp_101
       (.I0(tempmon_init_complete),
        .I1(tempmon_sample_en_102),
        .I2(tempmon_sample_en_101),
        .O(update_temp_101__0));
  FDRE update_temp_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(update_temp_101__0),
        .Q(update_temp_102),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_top" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_top
   (\rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock_w,
    out,
    \phaser_in_gen.phaser_in ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    ref_dll_lock_w__0,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[3]_2 ,
    \rd_ptr_reg[0]_3 ,
    \rd_ptr_reg[1]_3 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[3]_3 ,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    po_cnt_dec_reg,
    fine_adjust_reg,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec_reg,
    prbs_rdlvl_done_pulse_reg,
    init_calib_complete,
    init_calib_complete_reg_rep,
    init_calib_complete_reg_rep__6,
    phy_mc_ctl_full,
    init_complete_r1_timing_reg,
    init_calib_complete_reg_rep_0,
    d_in,
    wr_en,
    wr_en_3,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    app_rd_data,
    app_rd_data_valid,
    app_zq_req_0,
    \read_fifo.tail_r_reg[0] ,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3]_2 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    \rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ,
    phy_mc_data_full,
    wr_en_5,
    wr_en_6,
    wr_en_7,
    wr_en_8,
    wr_en_9,
    of_ctl_full_v,
    phy_dout,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    ddr_ck_out,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    pll_locked,
    phy_control_i,
    RST0,
    SR,
    CLKB0,
    CLKB0_10,
    rst_out_reg,
    idle,
    \complex_address_reg[9] ,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][3] ,
    \corse_dec_reg[1][2] ,
    \init_state_r_reg[6] ,
    \samp_edge_cnt1_r_reg[0] ,
    mpr_rdlvl_start_reg,
    \calib_seq_reg[0] ,
    init_complete_r_timing_reg,
    tempmon_sample_en,
    mc_wrdata_en,
    \my_full_reg[3] ,
    \idelay_tap_cnt_r_reg[0][1][4] ,
    complex_row0_rd_done_reg,
    wrcal_done_reg,
    out_fifo,
    \pi_rst_stg1_cal_r_reg[1] ,
    mem_out,
    Q,
    app_zq_req,
    \read_fifo.tail_r_reg[4] ,
    \app_rd_data[49] ,
    \wait_cnt_reg[0] ,
    \cnt_pwron_r_reg[0] ,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \init_state_r1_reg[0] ,
    D,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    mc_cas_n,
    out_fifo_4,
    out_fifo_5,
    mc_cs_n,
    out_fifo_6,
    mc_ras_n,
    out_fifo_7,
    mc_odt,
    mc_cke,
    phy_control_i_0,
    phy_control_i_1,
    phy_control_i_2,
    phy_control_i_3,
    phy_control_i_4,
    mc_cmd,
    phy_control_i_5,
    phy_control_i_6,
    phy_control_i_7,
    phy_control_i_8,
    phy_control_i_9);
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output [0:0]ref_dll_lock_w;
  output [1:0]out;
  output \phaser_in_gen.phaser_in ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output [0:0]ref_dll_lock_w__0;
  output \rd_ptr_reg[0]_2 ;
  output \rd_ptr_reg[1]_2 ;
  output \rd_ptr_reg[2]_2 ;
  output \rd_ptr_reg[3]_2 ;
  output \rd_ptr_reg[0]_3 ;
  output \rd_ptr_reg[1]_3 ;
  output \rd_ptr_reg[2]_3 ;
  output \rd_ptr_reg[3]_3 ;
  output [14:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [1:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output po_cnt_dec_reg;
  output fine_adjust_reg;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec_reg;
  output prbs_rdlvl_done_pulse_reg;
  output init_calib_complete;
  output init_calib_complete_reg_rep;
  output init_calib_complete_reg_rep__6;
  output phy_mc_ctl_full;
  output init_complete_r1_timing_reg;
  output [35:0]init_calib_complete_reg_rep_0;
  output [35:0]d_in;
  output wr_en;
  output wr_en_3;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [63:0]app_rd_data;
  output app_rd_data_valid;
  output app_zq_req_0;
  output \read_fifo.tail_r_reg[0] ;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3]_2 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_3 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output [5:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  output phy_mc_data_full;
  output wr_en_5;
  output wr_en_6;
  output wr_en_7;
  output wr_en_8;
  output wr_en_9;
  output [0:0]of_ctl_full_v;
  output [19:0]phy_dout;
  output [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr3_dq;
  inout [1:0]ddr3_dqs_p;
  inout [1:0]ddr3_dqs_n;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLK;
  input pll_locked;
  input phy_control_i;
  input RST0;
  input [0:0]SR;
  input CLKB0;
  input CLKB0_10;
  input rst_out_reg;
  input idle;
  input [1:0]\complex_address_reg[9] ;
  input [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  input [0:0]\corse_dec_reg[1][2] ;
  input \init_state_r_reg[6] ;
  input \samp_edge_cnt1_r_reg[0] ;
  input mpr_rdlvl_start_reg;
  input \calib_seq_reg[0] ;
  input init_complete_r_timing_reg;
  input tempmon_sample_en;
  input mc_wrdata_en;
  input \my_full_reg[3] ;
  input \idelay_tap_cnt_r_reg[0][1][4] ;
  input complex_row0_rd_done_reg;
  input wrcal_done_reg;
  input [71:0]out_fifo;
  input \pi_rst_stg1_cal_r_reg[1] ;
  input [31:0]mem_out;
  input [0:0]Q;
  input app_zq_req;
  input [0:0]\read_fifo.tail_r_reg[4] ;
  input [31:0]\app_rd_data[49] ;
  input [0:0]\wait_cnt_reg[0] ;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [0:0]\init_state_r1_reg[0] ;
  input [11:0]D;
  input [35:0]out_fifo_0;
  input [35:0]out_fifo_1;
  input [25:0]out_fifo_2;
  input [7:0]out_fifo_3;
  input [1:0]mc_cas_n;
  input [47:0]out_fifo_4;
  input [5:0]out_fifo_5;
  input [0:0]mc_cs_n;
  input [1:0]out_fifo_6;
  input [1:0]mc_ras_n;
  input [35:0]out_fifo_7;
  input [0:0]mc_odt;
  input [0:0]mc_cke;
  input [1:0]phy_control_i_0;
  input phy_control_i_1;
  input phy_control_i_2;
  input phy_control_i_3;
  input phy_control_i_4;
  input [1:0]mc_cmd;
  input [1:0]phy_control_i_5;
  input phy_control_i_6;
  input phy_control_i_7;
  input phy_control_i_8;
  input phy_control_i_9;

  wire CLK;
  wire CLKB0;
  wire CLKB0_10;
  wire [11:0]D;
  wire [0:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [63:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_valid;
  wire app_zq_req;
  wire app_zq_req_0;
  wire calib_cmd_wren;
  wire calib_in_common;
  wire [3:0]calib_sel;
  wire \calib_seq_reg[0] ;
  wire calib_wrdata_en;
  wire ck_addr_cmd_delay_done;
  wire [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire [1:0]\complex_address_reg[9] ;
  wire complex_row0_rd_done_reg;
  wire [0:0]\corse_dec_reg[1][2] ;
  wire [35:0]d_in;
  wire [5:0]data_offset_1;
  wire [14:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [1:0]ddr3_dm;
  wire [15:0]ddr3_dq;
  wire [1:0]ddr3_dqs_n;
  wire [1:0]ddr3_dqs_p;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_dec_cpt_r ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/p_3_in4_in ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire dqs_po_dec_done;
  wire fine_adjust_reg;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_i_1_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_2/wr_en ;
  wire idelay_inc;
  wire \idelay_tap_cnt_r_reg[0][1][4] ;
  wire idle;
  wire init_calib_complete;
  wire init_calib_complete_reg_rep;
  wire [35:0]init_calib_complete_reg_rep_0;
  wire init_calib_complete_reg_rep__6;
  wire init_complete_r1_timing_reg;
  wire init_complete_r_timing_reg;
  wire [0:0]\init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cke;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mpr_rdlvl_start_reg;
  wire [25:10]mux_address;
  wire mux_reset_n;
  wire \my_full_reg[3] ;
  wire new_cnt_cpt_r_reg;
  wire [0:0]of_ctl_full_v;
  wire [1:0]out;
  wire [71:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [35:0]out_fifo_1;
  wire [25:0]out_fifo_2;
  wire [7:0]out_fifo_3;
  wire [47:0]out_fifo_4;
  wire [5:0]out_fifo_5;
  wire [1:0]out_fifo_6;
  wire [35:0]out_fifo_7;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire phy_cmd_wr_en;
  wire phy_control_i;
  wire [1:0]phy_control_i_0;
  wire phy_control_i_1;
  wire phy_control_i_2;
  wire phy_control_i_3;
  wire phy_control_i_4;
  wire [1:0]phy_control_i_5;
  wire phy_control_i_6;
  wire phy_control_i_7;
  wire phy_control_i_8;
  wire phy_control_i_9;
  wire [24:0]phy_ctl_wd;
  wire phy_data_wr_en;
  wire [19:0]phy_dout;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire pi_cnt_dec_reg;
  (* async_reg = "true" *) wire pi_counter_load_en;
  (* async_reg = "true" *) wire [5:0]pi_counter_load_val;
  (* async_reg = "true" *) wire [1:0]pi_dqs_find_rst;
  (* async_reg = "true" *) wire pi_enstg2_f_div2r1;
  (* async_reg = "true" *) wire pi_enstg2_f_div2r2;
  (* async_reg = "true" *) wire pi_enstg2_f_div2r3;
  wire pi_fine_dly_dec_done;
  (* async_reg = "true" *) wire pi_fine_enable;
  (* async_reg = "true" *) wire pi_fine_inc;
  (* async_reg = "true" *) wire [1:0]pi_rst_dqs_find;
  wire \pi_rst_stg1_cal_r_reg[1] ;
  (* async_reg = "true" *) wire pi_stg2_fincdec_div2r1;
  (* async_reg = "true" *) wire pi_stg2_fincdec_div2r2;
  (* async_reg = "true" *) wire pi_stg2_fincdec_div2r3;
  (* async_reg = "true" *) wire pi_stg2_load_div2r1;
  (* async_reg = "true" *) wire pi_stg2_load_div2r2;
  (* async_reg = "true" *) wire pi_stg2_load_div2r3;
  (* async_reg = "true" *) wire [5:0]pi_stg2_reg_l_div2r1;
  (* async_reg = "true" *) wire [5:0]pi_stg2_reg_l_div2r2;
  (* async_reg = "true" *) wire [5:0]pi_stg2_reg_l_div2r3;
  wire pll_locked;
  wire po_cnt_dec_reg;
  wire [0:0]po_stg2_wrcal_cnt;
  wire prbs_rdlvl_done_pulse_reg;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire [5:0]\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[0]_3 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[1]_2 ;
  wire \rd_ptr_reg[1]_3 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire \rd_ptr_reg[3]_2 ;
  wire \rd_ptr_reg[3]_3 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire \read_fifo.tail_r_reg[0] ;
  wire [0:0]\read_fifo.tail_r_reg[4] ;
  wire [0:0]ref_dll_lock_w;
  wire [0:0]ref_dll_lock_w__0;
  wire rst_out_reg;
  (* async_reg = "true" *) wire [1:0]rst_stg1_cal_div2r1;
  (* async_reg = "true" *) wire [1:0]rst_stg1_cal_div2r2;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire u_ddr_calib_top_n_13;
  wire u_ddr_calib_top_n_223;
  wire u_ddr_calib_top_n_225;
  wire u_ddr_calib_top_n_258;
  wire u_ddr_calib_top_n_259;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_28;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_29;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_30;
  wire u_ddr_calib_top_n_32;
  wire u_ddr_calib_top_n_36;
  wire u_ddr_calib_top_n_37;
  wire u_ddr_calib_top_n_38;
  wire u_ddr_calib_top_n_39;
  wire u_ddr_calib_top_n_4;
  wire u_ddr_calib_top_n_40;
  wire u_ddr_calib_top_n_41;
  wire u_ddr_calib_top_n_42;
  wire u_ddr_calib_top_n_43;
  wire u_ddr_calib_top_n_44;
  wire u_ddr_calib_top_n_45;
  wire u_ddr_calib_top_n_46;
  wire u_ddr_calib_top_n_47;
  wire u_ddr_calib_top_n_48;
  wire u_ddr_calib_top_n_49;
  wire u_ddr_calib_top_n_50;
  wire u_ddr_calib_top_n_51;
  wire u_ddr_calib_top_n_52;
  wire u_ddr_calib_top_n_53;
  wire u_ddr_calib_top_n_54;
  wire u_ddr_calib_top_n_55;
  wire u_ddr_calib_top_n_56;
  wire u_ddr_calib_top_n_57;
  wire u_ddr_calib_top_n_58;
  wire u_ddr_calib_top_n_59;
  wire u_ddr_calib_top_n_60;
  wire u_ddr_calib_top_n_61;
  wire u_ddr_calib_top_n_62;
  wire u_ddr_calib_top_n_63;
  wire u_ddr_calib_top_n_64;
  wire u_ddr_calib_top_n_65;
  wire u_ddr_calib_top_n_66;
  wire u_ddr_calib_top_n_67;
  wire u_ddr_calib_top_n_68;
  wire u_ddr_calib_top_n_69;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ;
  wire [4:4]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ;
  wire [4:4]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ;
  wire [75:72]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ;
  wire [5:0]\u_ddr_mc_phy/pi_counter_read_val_w[0]_2 ;
  wire [8:0]\u_ddr_mc_phy/po_counter_read_val_w[0]_1 ;
  wire [8:0]\u_ddr_mc_phy/po_counter_read_val_w[1]_0 ;
  wire u_ddr_mc_phy_wrapper_n_17;
  wire u_ddr_mc_phy_wrapper_n_18;
  wire u_ddr_mc_phy_wrapper_n_249;
  wire u_ddr_mc_phy_wrapper_n_258;
  wire u_ddr_mc_phy_wrapper_n_275;
  wire u_ddr_mc_phy_wrapper_n_68;
  wire u_ddr_mc_phy_wrapper_n_69;
  wire u_ddr_mc_phy_wrapper_n_70;
  wire u_ddr_mc_phy_wrapper_n_71;
  wire u_ddr_mc_phy_wrapper_n_73;
  wire u_ddr_mc_phy_wrapper_n_74;
  wire u_ddr_mc_phy_wrapper_n_75;
  wire u_ddr_mc_phy_wrapper_n_82;
  wire u_ddr_mc_phy_wrapper_n_83;
  wire u_ddr_mc_phy_wrapper_n_84;
  wire [47:47]\u_ddr_phy_init/p_2_out ;
  wire \u_ddr_phy_init/prbs_rdlvl_done_pulse0 ;
  wire \u_ddr_phy_init/rdlvl_stg1_done_r1 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire [0:0]\wait_cnt_reg[0] ;
  wire wr_en;
  wire wr_en_3;
  wire wr_en_5;
  wire wr_en_6;
  wire wr_en_7;
  wire wr_en_8;
  wire wr_en_9;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [3:0]\wr_ptr_reg[3]_2 ;
  wire [3:0]\wr_ptr_reg[3]_3 ;
  wire wrcal_done_reg;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'h8FFFFFFF80FFFFFF)) 
    \gen_byte_sel_div2.calib_in_common_i_1 
       (.I0(u_ddr_calib_top_n_258),
        .I1(ck_addr_cmd_delay_done),
        .I2(u_ddr_calib_top_n_259),
        .I3(pi_fine_dly_dec_done),
        .I4(dqs_po_dec_done),
        .I5(calib_in_common),
        .O(\gen_byte_sel_div2.calib_in_common_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(pi_enstg2_f_div2r1));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(pi_enstg2_f_div2r2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(rst_stg1_cal_div2r1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(rst_stg1_cal_div2r2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(rst_stg1_cal_div2r2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(pi_enstg2_f_div2r3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r3[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(pi_stg2_fincdec_div2r1));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(pi_stg2_reg_l_div2r3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(pi_dqs_find_rst[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(pi_dqs_find_rst[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(pi_stg2_fincdec_div2r2));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(pi_stg2_fincdec_div2r3));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(pi_stg2_load_div2r1));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(pi_stg2_load_div2r2));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(pi_stg2_load_div2r3));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(rst_stg1_cal_div2r1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    pi_fine_enable_inferred_i_1
       (.I0(tempmon_pi_f_en_r),
        .I1(rdlvl_pi_stg2_f_en),
        .O(pi_fine_enable));
  LUT2 #(
    .INIT(4'hE)) 
    pi_fine_inc_inferred_i_1
       (.I0(tempmon_pi_f_inc_r),
        .I1(rdlvl_pi_stg2_f_incdec),
        .O(pi_fine_inc));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prbs_rdlvl_done_pulse_i_1
       (.I0(\u_ddr_phy_init/p_2_out ),
        .I1(\u_ddr_phy_init/rdlvl_stg1_done_r1 ),
        .O(\u_ddr_phy_init/prbs_rdlvl_done_pulse0 ));
  LUT2 #(
    .INIT(4'hE)) 
    tempmon_pi_f_en_r_i_1
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .O(tempmon_sel_pi_incdec));
  DDR3LController_mig_7series_v4_2_ddr_calib_top u_ddr_calib_top
       (.A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .CLK(CLK),
        .COUNTERLOADVAL(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ),
        .D(D),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .E(u_ddr_calib_top_n_223),
        .\FSM_onehot_cal1_state_r_reg[13] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/p_3_in4_in ),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({phy_ctl_wd[24:17],phy_ctl_wd[2:0]}),
        .Q(phy_mc_go),
        .app_rd_data({app_rd_data[15:13],app_rd_data[11:5],app_rd_data[3:0]}),
        .app_zq_req(app_zq_req),
        .app_zq_req_0(app_zq_req_0),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_ctl_wren_reg(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .calib_in_common(calib_in_common),
        .\calib_sel_reg[1]_0 (u_ddr_calib_top_n_43),
        .\calib_sel_reg[1]_1 (u_ddr_calib_top_n_44),
        .\calib_sel_reg[1]_10 (u_ddr_calib_top_n_54),
        .\calib_sel_reg[1]_11 (u_ddr_calib_top_n_55),
        .\calib_sel_reg[1]_12 (u_ddr_calib_top_n_56),
        .\calib_sel_reg[1]_13 (u_ddr_calib_top_n_57),
        .\calib_sel_reg[1]_14 (u_ddr_calib_top_n_58),
        .\calib_sel_reg[1]_15 (u_ddr_calib_top_n_59),
        .\calib_sel_reg[1]_16 (u_ddr_calib_top_n_60),
        .\calib_sel_reg[1]_17 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .\calib_sel_reg[1]_2 (u_ddr_calib_top_n_45),
        .\calib_sel_reg[1]_3 (u_ddr_calib_top_n_46),
        .\calib_sel_reg[1]_4 (u_ddr_calib_top_n_47),
        .\calib_sel_reg[1]_5 (u_ddr_calib_top_n_49),
        .\calib_sel_reg[1]_6 (u_ddr_calib_top_n_50),
        .\calib_sel_reg[1]_7 (u_ddr_calib_top_n_51),
        .\calib_sel_reg[1]_8 (u_ddr_calib_top_n_52),
        .\calib_sel_reg[1]_9 (u_ddr_calib_top_n_53),
        .\calib_sel_reg[3]_0 ({calib_sel[3],calib_sel[1:0]}),
        .\calib_seq_reg[0] (\calib_seq_reg[0] ),
        .calib_wrdata_en(calib_wrdata_en),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .\cmd_pipe_plus.mc_address_reg[17] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .\cmd_pipe_plus.mc_address_reg[18] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .\cmd_pipe_plus.mc_address_reg[19] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .\cmd_pipe_plus.mc_address_reg[20] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .\cmd_pipe_plus.mc_address_reg[20]_0 (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_address_reg[21] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .\cmd_pipe_plus.mc_address_reg[22] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ),
        .\cmd_pipe_plus.mc_address_reg[23] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .\cmd_pipe_plus.mc_address_reg[24] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\cmd_pipe_plus.mc_address_reg[25] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .\cmd_pipe_plus.mc_bank_reg[4] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1 ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1]_1 (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1]_2 (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .\cmd_pipe_plus.mc_cke_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .\cmd_pipe_plus.mc_cke_reg[1]_0 (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cmd_pipe_plus.mc_data_offset_1_reg[5] (data_offset_1),
        .\cmd_pipe_plus.mc_odt_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .\cmd_pipe_plus.mc_ras_n_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .\cnt_idel_dec_cpt_r_reg[2] (u_ddr_mc_phy_wrapper_n_75),
        .\cnt_pwron_r_reg[0] (\cnt_pwron_r_reg[0] ),
        .\cnt_shift_r_reg[0] (\my_full_reg[3] ),
        .\complex_address_reg[9] (\complex_address_reg[9] ),
        .complex_row0_rd_done_reg(complex_row0_rd_done_reg),
        .\corse_dec_reg[1][2] (\corse_dec_reg[1][2] ),
        .d_in(d_in),
        .dqs_found_done_r_reg(u_ddr_calib_top_n_259),
        .dqs_po_dec_done(dqs_po_dec_done),
        .dqs_po_en_stg2_f_reg(u_ddr_calib_top_n_48),
        .fine_adjust_reg(fine_adjust_reg),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (u_ddr_calib_top_n_36),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (u_ddr_calib_top_n_37),
        .\gen_byte_sel_div2.calib_in_common_reg_10 (u_ddr_calib_top_n_64),
        .\gen_byte_sel_div2.calib_in_common_reg_11 (u_ddr_calib_top_n_65),
        .\gen_byte_sel_div2.calib_in_common_reg_12 (u_ddr_calib_top_n_66),
        .\gen_byte_sel_div2.calib_in_common_reg_13 (u_ddr_calib_top_n_67),
        .\gen_byte_sel_div2.calib_in_common_reg_14 (u_ddr_calib_top_n_68),
        .\gen_byte_sel_div2.calib_in_common_reg_15 (u_ddr_calib_top_n_69),
        .\gen_byte_sel_div2.calib_in_common_reg_16 (\gen_byte_sel_div2.calib_in_common_i_1_n_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (u_ddr_calib_top_n_38),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (u_ddr_calib_top_n_39),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (u_ddr_calib_top_n_40),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (u_ddr_calib_top_n_41),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (u_ddr_calib_top_n_42),
        .\gen_byte_sel_div2.calib_in_common_reg_7 (u_ddr_calib_top_n_61),
        .\gen_byte_sel_div2.calib_in_common_reg_8 (u_ddr_calib_top_n_62),
        .\gen_byte_sel_div2.calib_in_common_reg_9 (u_ddr_calib_top_n_63),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] [18]),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 (\app_rd_data[49] [8]),
        .\gen_rd[1].rd_data_rise_wl_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] [28]),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .\idelay_tap_cnt_r_reg[0][1][4] (\idelay_tap_cnt_r_reg[0][1][4] ),
        .ififo_rst_reg(pi_rst_dqs_find[0]),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .in0({u_ddr_mc_phy_wrapper_n_17,u_ddr_mc_phy_wrapper_n_18}),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep_0(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep_1(init_calib_complete_reg_rep_0),
        .init_calib_complete_reg_rep__2_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .init_calib_complete_reg_rep__2_1(u_ddr_calib_top_n_225),
        .init_calib_complete_reg_rep__3_0(u_ddr_calib_top_n_28),
        .init_calib_complete_reg_rep__4_0(u_ddr_calib_top_n_29),
        .init_calib_complete_reg_rep__5_0(u_ddr_calib_top_n_30),
        .init_calib_complete_reg_rep__6_0(init_calib_complete_reg_rep__6),
        .init_complete_r_timing_reg(init_complete_r_timing_reg),
        .\init_state_r1_reg[0] (\init_state_r1_reg[0] ),
        .\init_state_r_reg[6] (\init_state_r_reg[6] ),
        .mc_cas_n(mc_cas_n),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out[12]),
        .mem_out_4(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ),
        .mpr_dec_cpt_r(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_dec_cpt_r ),
        .mpr_rdlvl_start_reg(mpr_rdlvl_start_reg),
        .mux_address({mux_address[25],mux_address[10]}),
        .mux_reset_n(mux_reset_n),
        .my_empty(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .my_empty_3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .out(u_ddr_calib_top_n_13),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(u_ddr_mc_phy_wrapper_n_73),
        .out_fifo_10(out_fifo_6),
        .out_fifo_11(out_fifo_7),
        .out_fifo_12(u_ddr_mc_phy_wrapper_n_71),
        .out_fifo_13(u_ddr_mc_phy_wrapper_n_68),
        .out_fifo_2(out_fifo_1),
        .out_fifo_3(u_ddr_mc_phy_wrapper_n_74),
        .out_fifo_4(out_fifo_2),
        .out_fifo_5(out_fifo_3),
        .out_fifo_6(u_ddr_mc_phy_wrapper_n_69),
        .out_fifo_7(out_fifo_4),
        .out_fifo_8(u_ddr_mc_phy_wrapper_n_70),
        .out_fifo_9(out_fifo_5),
        .\phaser_in_gen.phaser_in (pi_fine_enable),
        .\phaser_in_gen.phaser_in_0 (pi_fine_inc),
        .\phaser_in_gen.phaser_in_1 (pi_counter_load_en),
        .\phaser_in_gen.phaser_in_2 (pi_counter_load_val),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .phy_control_i(phy_control_i_0),
        .phy_control_i_0(phy_control_i_1),
        .phy_control_i_1(phy_control_i_2),
        .phy_control_i_2(phy_control_i_3),
        .phy_control_i_3(phy_control_i_4),
        .phy_control_i_4(phy_control_i_5),
        .phy_control_i_5(phy_control_i_6),
        .phy_control_i_6(phy_control_i_7),
        .phy_control_i_7(phy_control_i_8),
        .phy_control_i_8(phy_control_i_9),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_dout(phy_dout),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .pi_counter_load_en(pi_counter_load_en),
        .pi_counter_load_val(pi_counter_load_val),
        .\pi_counter_read_val_w[0]_2 (\u_ddr_mc_phy/pi_counter_read_val_w[0]_2 ),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_phase_locked_all_r1_reg(u_ddr_mc_phy_wrapper_n_275),
        .\pi_rdval_cnt_reg[3] (u_ddr_mc_phy_wrapper_n_82),
        .pi_rst_dqs_find(pi_rst_dqs_find),
        .\pi_rst_stg1_cal_r_reg[1] (\pi_rst_stg1_cal_r_reg[1] ),
        .\pi_rst_stg1_cal_reg[0] (u_ddr_calib_top_n_258),
        .po_cnt_dec_reg(po_cnt_dec_reg),
        .\po_counter_read_val_w[0]_1 ({\u_ddr_mc_phy/po_counter_read_val_w[0]_1 [8:2],\u_ddr_mc_phy/po_counter_read_val_w[0]_1 [0]}),
        .\po_rdval_cnt_reg[1] (u_ddr_mc_phy_wrapper_n_258),
        .\po_rdval_cnt_reg[8] ({\u_ddr_mc_phy/po_counter_read_val_w[1]_0 [8:2],\u_ddr_mc_phy/po_counter_read_val_w[1]_0 [0]}),
        .\po_stg2_wrcal_cnt_reg[0] (po_stg2_wrcal_cnt),
        .prbs_rdlvl_done_pulse0(\u_ddr_phy_init/prbs_rdlvl_done_pulse0 ),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse_reg),
        .prech_req_r_reg(phy_control_i),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] (\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ),
        .\rd_mux_sel_r_reg[0] (u_ddr_calib_top_n_4),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][3] (\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .rdlvl_pi_stg2_f_en(rdlvl_pi_stg2_f_en),
        .rdlvl_pi_stg2_f_incdec(rdlvl_pi_stg2_f_incdec),
        .rdlvl_stg1_done_int_reg(\u_ddr_phy_init/p_2_out ),
        .rdlvl_stg1_done_r1(\u_ddr_phy_init/rdlvl_stg1_done_r1 ),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .store_sr_req_r_reg(u_ddr_mc_phy_wrapper_n_249),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .tempmon_pi_f_dec(tempmon_pi_f_dec),
        .tempmon_pi_f_en_r(tempmon_pi_f_en_r),
        .tempmon_pi_f_inc(tempmon_pi_f_inc),
        .tempmon_pi_f_inc_r(tempmon_pi_f_inc_r),
        .tempmon_sample_en(tempmon_sample_en),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .\wait_cnt_r_reg[0] (\wait_cnt_r_reg[0] ),
        .\wait_cnt_reg[0] (\wait_cnt_reg[0] ),
        .wr_en_inferred__0_i_1(u_ddr_mc_phy_wrapper_n_84),
        .\wr_ptr_timing_reg[0] (u_ddr_mc_phy_wrapper_n_83),
        .wrcal_done_reg(u_ddr_calib_top_n_32),
        .wrcal_done_reg_0(wrcal_done_reg),
        .wrcal_pat_resume_r_reg(rst_out_reg),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63] (\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1_n_0 ),
        .\write_buffer.wr_buf_out_data_reg[56] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\write_buffer.wr_buf_out_data_reg[57] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .\write_buffer.wr_buf_out_data_reg[58] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\write_buffer.wr_buf_out_data_reg[59] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .\write_buffer.wr_buf_out_data_reg[60] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\write_buffer.wr_buf_out_data_reg[61] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ),
        .\write_buffer.wr_buf_out_data_reg[62] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\write_buffer.wr_buf_out_data_reg[63] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ));
  DDR3LController_mig_7series_v4_2_ddr_mc_phy_wrapper u_ddr_mc_phy_wrapper
       (.A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_10(CLKB0_10),
        .COUNTERLOADVAL(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .E(u_ddr_calib_top_n_223),
        .\FSM_onehot_cal1_state_r_reg[13] (u_ddr_mc_phy_wrapper_n_249),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({phy_ctl_wd[24:17],phy_ctl_wd[2:0]}),
        .Q(Q),
        .RST0(RST0),
        .SR(SR),
        .UNCONN_IN(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] (\app_rd_data[49] ),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rd_data_valid_0(u_ddr_calib_top_n_13),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (u_ddr_calib_top_n_4),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (po_stg2_wrcal_cnt),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 (\u_ddr_phy_wrcal/gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .idle(idle),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .in0({u_ddr_mc_phy_wrapper_n_17,u_ddr_mc_phy_wrapper_n_18}),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[0].iserdes_dq_.idelay_dq.idelaye2 (u_ddr_calib_top_n_47),
        .\input_[2].iserdes_dq_.idelay_dq.idelaye2 (u_ddr_calib_top_n_54),
        .\mcGo_r_reg[15] (phy_mc_go),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_out_0(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ),
        .mem_refclk(mem_refclk),
        .mpr_dec_cpt_r(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_dec_cpt_r ),
        .mux_address({mux_address[25],mux_address[10]}),
        .mux_reset_n(mux_reset_n),
        .\my_empty_reg[0] (u_ddr_mc_phy_wrapper_n_84),
        .\my_empty_reg[1] (u_ddr_mc_phy_wrapper_n_68),
        .\my_empty_reg[1]_0 (u_ddr_mc_phy_wrapper_n_69),
        .\my_empty_reg[1]_1 (u_ddr_mc_phy_wrapper_n_70),
        .\my_empty_reg[1]_2 (u_ddr_mc_phy_wrapper_n_71),
        .\my_empty_reg[1]_3 (u_ddr_mc_phy_wrapper_n_73),
        .\my_empty_reg[1]_4 (u_ddr_mc_phy_wrapper_n_74),
        .\my_empty_reg[4]_rep (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .\my_empty_reg[4]_rep_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .\my_empty_reg[6] (u_ddr_mc_phy_wrapper_n_83),
        .\my_empty_reg[6]_0 (init_calib_complete_reg_rep__6),
        .\my_full_reg[3] (u_ddr_calib_top_n_225),
        .\my_full_reg[3]_0 (\my_full_reg[3] ),
        .of_ctl_full_v(of_ctl_full_v),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .out(out),
        .out_fifo(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .out_fifo_0(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .out_fifo_1(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .out_fifo_10(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1 ),
        .out_fifo_11(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .out_fifo_12(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .out_fifo_13(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .out_fifo_14(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .out_fifo_15(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .out_fifo_16(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .out_fifo_17(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .out_fifo_18(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .out_fifo_19(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ),
        .out_fifo_2(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .out_fifo_20(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .out_fifo_21(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .out_fifo_22(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .out_fifo_23(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .out_fifo_24(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .out_fifo_25(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .out_fifo_26(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .out_fifo_27(u_ddr_calib_top_n_30),
        .out_fifo_28(u_ddr_calib_top_n_29),
        .out_fifo_29(u_ddr_calib_top_n_28),
        .out_fifo_3(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ),
        .out_fifo_4(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .out_fifo_5(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .out_fifo_6(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .out_fifo_7(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .out_fifo_8(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .out_fifo_9(\u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .\phaser_in_gen.phaser_in_1 (u_ddr_mc_phy_wrapper_n_275),
        .\phaser_in_gen.phaser_in_10 (u_ddr_calib_top_n_59),
        .\phaser_in_gen.phaser_in_11 (u_ddr_calib_top_n_57),
        .\phaser_in_gen.phaser_in_12 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .\phaser_in_gen.phaser_in_2 (u_ddr_calib_top_n_53),
        .\phaser_in_gen.phaser_in_3 (u_ddr_calib_top_n_46),
        .\phaser_in_gen.phaser_in_4 (u_ddr_calib_top_n_51),
        .\phaser_in_gen.phaser_in_5 (u_ddr_calib_top_n_52),
        .\phaser_in_gen.phaser_in_6 (u_ddr_calib_top_n_50),
        .\phaser_in_gen.phaser_in_7 (u_ddr_calib_top_n_60),
        .\phaser_in_gen.phaser_in_8 (u_ddr_calib_top_n_44),
        .\phaser_in_gen.phaser_in_9 (u_ddr_calib_top_n_58),
        .phaser_out(u_ddr_calib_top_n_64),
        .phaser_out_0(u_ddr_calib_top_n_61),
        .phaser_out_1(u_ddr_calib_top_n_63),
        .phaser_out_10(u_ddr_calib_top_n_40),
        .phaser_out_11(u_ddr_calib_top_n_45),
        .phaser_out_12(u_ddr_calib_top_n_48),
        .phaser_out_13(u_ddr_calib_top_n_49),
        .phaser_out_14(u_ddr_calib_top_n_43),
        .phaser_out_15(u_ddr_calib_top_n_55),
        .phaser_out_16(u_ddr_calib_top_n_56),
        .phaser_out_17(u_ddr_calib_top_n_37),
        .phaser_out_18(u_ddr_calib_top_n_69),
        .phaser_out_19(u_ddr_calib_top_n_39),
        .phaser_out_2(u_ddr_calib_top_n_62),
        .phaser_out_20(u_ddr_calib_top_n_41),
        .phaser_out_3(u_ddr_calib_top_n_65),
        .phaser_out_4(u_ddr_calib_top_n_68),
        .phaser_out_5(u_ddr_calib_top_n_66),
        .phaser_out_6(u_ddr_calib_top_n_67),
        .phaser_out_7(u_ddr_calib_top_n_36),
        .phaser_out_8(u_ddr_calib_top_n_42),
        .phaser_out_9(u_ddr_calib_top_n_38),
        .phy_cmd_wr_en(phy_cmd_wr_en),
        .phy_control_i(phy_control_i),
        .phy_control_i_0(data_offset_1),
        .phy_data_wr_en(phy_data_wr_en),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .\pi_counter_read_val_reg[2] (u_ddr_mc_phy_wrapper_n_75),
        .\pi_counter_read_val_reg[3] (u_ddr_mc_phy_wrapper_n_82),
        .\pi_counter_read_val_w[0]_2 (\u_ddr_mc_phy/pi_counter_read_val_w[0]_2 ),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[1] (u_ddr_mc_phy_wrapper_n_258),
        .\po_counter_read_val_reg[8] ({\u_ddr_mc_phy/po_counter_read_val_w[1]_0 [8:2],\u_ddr_mc_phy/po_counter_read_val_w[1]_0 [0]}),
        .\po_counter_read_val_reg[8]_0 ({\u_ddr_mc_phy/po_counter_read_val_w[0]_1 [8:2],\u_ddr_mc_phy/po_counter_read_val_w[0]_1 [0]}),
        .\po_rdval_cnt_reg[1] ({calib_sel[3],calib_sel[1:0]}),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[0]_2 (\rd_ptr_reg[0]_2 ),
        .\rd_ptr_reg[0]_3 (\rd_ptr_reg[0]_3 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[1]_2 (\rd_ptr_reg[1]_2 ),
        .\rd_ptr_reg[1]_3 (\rd_ptr_reg[1]_3 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_3 (\rd_ptr_reg[2]_3 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[4] (\read_fifo.tail_r_reg[4] ),
        .ref_dll_lock_w(ref_dll_lock_w),
        .ref_dll_lock_w__0(ref_dll_lock_w__0),
        .rst_out_reg(rst_out_reg),
        .store_sr_req_r_reg(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/p_3_in4_in ),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .wr_en_5(wr_en_5),
        .wr_en_6(wr_en_6),
        .wr_en_7(wr_en_7),
        .wr_en_8(wr_en_8),
        .wr_en_9(wr_en_9),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_reg[3]_2 (\wr_ptr_reg[3]_2 ),
        .\wr_ptr_reg[3]_3 (\wr_ptr_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1 
       (.I0(\u_ddr_phy_init/p_2_out ),
        .I1(u_ddr_calib_top_n_32),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[63]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_wrcal" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_wrcal
   (wrcal_resume_w,
    rd_active_r,
    wrcal_sanity_chk_r_reg_0,
    wrcal_prech_req,
    wrcal_done_reg_0,
    wrcal_sanity_chk_done_reg_0,
    wrlvl_byte_redo,
    early1_data_reg_0,
    phy_if_reset_w,
    rd_active_r_reg_0,
    done_dqs_dec237_out,
    E,
    Q,
    cal1_dq_idel_ce_reg,
    wrcal_sanity_chk_done_reg_1,
    wrcal_done_reg_1,
    wrlvl_byte_redo_reg_0,
    LD0,
    LD0_0,
    CLK,
    phy_rddata_en,
    wrcal_sanity_chk,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ,
    wrcal_pat_resume_r_reg_0,
    wrlvl_byte_done,
    \cnt_shift_r_reg[0] ,
    \cnt_shift_r_reg[0]_0 ,
    \cnt_shift_r_reg[0]_1 ,
    wrlvl_byte_redo_r,
    idelay_ce_int,
    \idelay_tap_cnt_r_reg[0][1][4] ,
    \idelay_tap_cnt_r_reg[0][1][4]_0 ,
    wrlvl_done_r1,
    \init_state_r[3]_i_11 ,
    \init_state_r[1]_i_17 ,
    ddr3_lm_done_r,
    \init_state_r[5]_i_37 ,
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 ,
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 ,
    \input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ,
    idelay_ld_rst,
    wrcal_rd_wait,
    wrcal_done_reg_2,
    \cal2_state_r_reg[0]_0 ,
    cal2_if_reset_reg_0,
    prech_done);
  output wrcal_resume_w;
  output rd_active_r;
  output wrcal_sanity_chk_r_reg_0;
  output wrcal_prech_req;
  output wrcal_done_reg_0;
  output wrcal_sanity_chk_done_reg_0;
  output wrlvl_byte_redo;
  output early1_data_reg_0;
  output phy_if_reset_w;
  output rd_active_r_reg_0;
  output done_dqs_dec237_out;
  output [0:0]E;
  output [1:0]Q;
  output cal1_dq_idel_ce_reg;
  output wrcal_sanity_chk_done_reg_1;
  output wrcal_done_reg_1;
  output wrlvl_byte_redo_reg_0;
  output LD0;
  output LD0_0;
  input CLK;
  input phy_rddata_en;
  input wrcal_sanity_chk;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  input wrcal_pat_resume_r_reg_0;
  input wrlvl_byte_done;
  input [0:0]\cnt_shift_r_reg[0] ;
  input \cnt_shift_r_reg[0]_0 ;
  input \cnt_shift_r_reg[0]_1 ;
  input wrlvl_byte_redo_r;
  input idelay_ce_int;
  input \idelay_tap_cnt_r_reg[0][1][4] ;
  input \idelay_tap_cnt_r_reg[0][1][4]_0 ;
  input wrlvl_done_r1;
  input \init_state_r[3]_i_11 ;
  input \init_state_r[1]_i_17 ;
  input ddr3_lm_done_r;
  input \init_state_r[5]_i_37 ;
  input [0:0]\input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  input \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  input [1:0]\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input idelay_ld_rst;
  input wrcal_rd_wait;
  input wrcal_done_reg_2;
  input \cal2_state_r_reg[0]_0 ;
  input cal2_if_reset_reg_0;
  input prech_done;

  wire CLK;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [1:0]Q;
  wire cal1_dq_idel_ce_reg;
  wire cal2_done_r;
  wire cal2_done_r_i_1_n_0;
  wire cal2_if_reset_i_1_n_0;
  wire cal2_if_reset_i_2_n_0;
  wire cal2_if_reset_i_3_n_0;
  wire cal2_if_reset_i_4_n_0;
  wire cal2_if_reset_i_5_n_0;
  wire cal2_if_reset_reg_0;
  wire cal2_prech_req_r;
  wire cal2_prech_req_r_i_1_n_0;
  wire cal2_prech_req_r_i_2_n_0;
  wire cal2_state_r;
  wire \cal2_state_r[0]_i_1_n_0 ;
  wire \cal2_state_r[0]_i_2_n_0 ;
  wire \cal2_state_r[0]_i_3_n_0 ;
  wire \cal2_state_r[0]_i_4_n_0 ;
  wire \cal2_state_r[0]_i_5_n_0 ;
  wire \cal2_state_r[0]_i_6_n_0 ;
  wire \cal2_state_r[1]_i_1_n_0 ;
  wire \cal2_state_r[1]_i_2_n_0 ;
  wire \cal2_state_r[1]_i_3_n_0 ;
  wire \cal2_state_r[1]_i_4_n_0 ;
  wire \cal2_state_r[1]_i_5_n_0 ;
  wire \cal2_state_r[1]_i_6_n_0 ;
  wire \cal2_state_r[2]_i_1_n_0 ;
  wire \cal2_state_r[2]_i_2_n_0 ;
  wire \cal2_state_r[2]_i_3_n_0 ;
  wire \cal2_state_r[2]_i_4_n_0 ;
  wire \cal2_state_r[3]_i_11_n_0 ;
  wire \cal2_state_r[3]_i_12_n_0 ;
  wire \cal2_state_r[3]_i_2_n_0 ;
  wire \cal2_state_r[3]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_4_n_0 ;
  wire \cal2_state_r[3]_i_5_n_0 ;
  wire \cal2_state_r[3]_i_6_n_0 ;
  wire \cal2_state_r[3]_i_7_n_0 ;
  wire \cal2_state_r[3]_i_8_n_0 ;
  wire \cal2_state_r[3]_i_9_n_0 ;
  wire \cal2_state_r_reg[0]_0 ;
  wire \cal2_state_r_reg_n_0_[0] ;
  wire \cal2_state_r_reg_n_0_[1] ;
  wire \cal2_state_r_reg_n_0_[2] ;
  wire \cal2_state_r_reg_n_0_[3] ;
  wire [0:0]\cnt_shift_r_reg[0] ;
  wire \cnt_shift_r_reg[0]_0 ;
  wire \cnt_shift_r_reg[0]_1 ;
  wire ddr3_lm_done_r;
  wire done_dqs_dec237_out;
  wire early1_data_i_1_n_0;
  wire early1_data_i_2_n_0;
  wire early1_data_match_r0__0;
  wire early1_data_match_r1;
  wire early1_data_reg_0;
  wire early1_detect_i_1_n_0;
  wire early1_detect_i_2_n_0;
  wire early1_detect_i_3_n_0;
  wire early1_detect_reg_n_0;
  wire early1_match_fall0_and_r;
  wire early1_match_fall1_and_r;
  wire early1_match_rise0_and_r;
  wire early1_match_rise1_and_r;
  wire early2_data_match_r0__0;
  wire early2_match_fall0_and_r;
  wire early2_match_fall0_and_r0;
  wire [7:0]early2_match_fall0_r;
  wire early2_match_fall1_and_r;
  wire early2_match_fall1_and_r0;
  wire [7:0]early2_match_fall1_r;
  wire early2_match_rise0_and_r;
  wire early2_match_rise0_and_r0;
  wire [7:0]early2_match_rise0_r;
  wire early2_match_rise1_and_r;
  wire early2_match_rise1_and_r0;
  wire [7:0]early2_match_rise1_r;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire \gen_pat_match_div2.early1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_141 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_125 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_133 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_117 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_142 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_126 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_134 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_118 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_143 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_127 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_135 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_119 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_144 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_128 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_136 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_120 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_145 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_129 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_137 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_121 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_146 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_130 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_138 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_122 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_147 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_131 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_139 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_123 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_148 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_132 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_140 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_124 ;
  wire idelay_ce_int;
  wire idelay_ld;
  wire idelay_ld_done_i_1_n_0;
  wire idelay_ld_done_i_2_n_0;
  wire idelay_ld_done_reg_n_0;
  wire idelay_ld_i_1_n_0;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r_reg[0][1][4] ;
  wire \idelay_tap_cnt_r_reg[0][1][4]_0 ;
  wire \init_state_r[1]_i_17 ;
  wire \init_state_r[3]_i_11 ;
  wire \init_state_r[5]_i_37 ;
  wire [0:0]\input_[0].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[2].iserdes_dq_.idelay_dq.idelaye2 ;
  wire [1:0]\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \not_empty_wait_cnt[4]_i_1_n_0 ;
  wire \not_empty_wait_cnt_reg_n_0_[0] ;
  wire \not_empty_wait_cnt_reg_n_0_[1] ;
  wire \not_empty_wait_cnt_reg_n_0_[2] ;
  wire \not_empty_wait_cnt_reg_n_0_[3] ;
  wire \not_empty_wait_cnt_reg_n_0_[4] ;
  wire [4:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire pat1_data_match_r;
  wire pat1_data_match_r0__0;
  wire pat1_data_match_r1;
  wire pat1_detect_i_1_n_0;
  wire pat1_detect_i_2_n_0;
  wire pat1_detect_i_3_n_0;
  wire pat1_detect_i_4_n_0;
  wire pat1_detect_reg_n_0;
  wire pat1_match_fall0_and_r;
  wire pat1_match_fall1_and_r;
  wire pat1_match_rise0_and_r;
  wire pat1_match_rise1_and_r;
  wire pat2_data_match_r;
  wire pat2_data_match_r0__0;
  wire pat2_match_fall0_and_r;
  wire pat2_match_fall0_and_r0;
  wire pat2_match_fall1_and_r;
  wire pat2_match_fall1_and_r0;
  wire pat2_match_rise0_and_r;
  wire pat2_match_rise0_and_r0;
  wire pat2_match_rise1_and_r;
  wire pat2_match_rise1_and_r0;
  wire pat_data_match_valid_r0;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire prech_done;
  wire rd_active_r;
  wire rd_active_r1;
  wire rd_active_r2;
  wire rd_active_r3;
  wire rd_active_r4;
  wire rd_active_r5;
  wire rd_active_r_reg_0;
  wire \tap_inc_wait_cnt[3]_i_1_n_0 ;
  wire [3:0]tap_inc_wait_cnt_reg;
  wire wrcal_done_i_1_n_0;
  wire wrcal_done_reg_0;
  wire wrcal_done_reg_1;
  wire wrcal_done_reg_2;
  wire [1:1]wrcal_dqs_cnt_r;
  wire \wrcal_dqs_cnt_r[0]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[0]_i_2_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_2_n_0 ;
  wire \wrcal_dqs_cnt_r_reg_n_0_[0] ;
  wire wrcal_pat_resume_r;
  wire wrcal_pat_resume_r2_reg_srl2_n_0;
  wire wrcal_pat_resume_r_i_1_n_0;
  wire wrcal_pat_resume_r_i_2_n_0;
  wire wrcal_pat_resume_r_reg_0;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_resume_w;
  wire wrcal_sanity_chk;
  wire wrcal_sanity_chk_done_i_1_n_0;
  wire wrcal_sanity_chk_done_reg_0;
  wire wrcal_sanity_chk_done_reg_1;
  wire wrcal_sanity_chk_r_reg_0;
  wire wrlvl_byte_done;
  wire wrlvl_byte_done_r;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_i_1_n_0;
  wire wrlvl_byte_redo_i_2_n_0;
  wire wrlvl_byte_redo_i_3_n_0;
  wire wrlvl_byte_redo_r;
  wire wrlvl_byte_redo_reg_0;
  wire wrlvl_done_r1;

  LUT6 #(
    .INIT(64'hFFFFBFFF0000B000)) 
    cal2_done_r_i_1
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(wrcal_sanity_chk),
        .I2(cal2_prech_req_r_i_2_n_0),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(cal2_done_r),
        .O(cal2_done_r_i_1_n_0));
  FDRE cal2_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_done_r_i_1_n_0),
        .Q(cal2_done_r),
        .R(wrcal_pat_resume_r_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAA20)) 
    cal2_if_reset_i_1
       (.I0(cal2_if_reset_i_2_n_0),
        .I1(cal2_if_reset_i_3_n_0),
        .I2(cal2_if_reset_i_4_n_0),
        .I3(\cal2_state_r[3]_i_6_n_0 ),
        .I4(cal2_if_reset_i_5_n_0),
        .I5(phy_if_reset_w),
        .O(cal2_if_reset_i_1_n_0));
  LUT6 #(
    .INIT(64'h0A400A405A400A40)) 
    cal2_if_reset_i_2
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(wrcal_sanity_chk_r_reg_0),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(rd_active_r1),
        .I5(rd_active_r),
        .O(cal2_if_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'hA0A0A020A0AAA02A)) 
    cal2_if_reset_i_3
       (.I0(\cal2_state_r[3]_i_9_n_0 ),
        .I1(wrcal_sanity_chk_r_reg_0),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r[0]_i_6_n_0 ),
        .I5(cal2_if_reset_reg_0),
        .O(cal2_if_reset_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h1)) 
    cal2_if_reset_i_4
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_if_reset_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    cal2_if_reset_i_5
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_if_reset_i_5_n_0));
  FDRE cal2_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_if_reset_i_1_n_0),
        .Q(phy_if_reset_w),
        .R(wrcal_pat_resume_r_reg_0));
  LUT6 #(
    .INIT(64'h0000020002020202)) 
    cal2_prech_req_r_i_1
       (.I0(cal2_prech_req_r_i_2_n_0),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I4(wrcal_dqs_cnt_r),
        .I5(wrcal_sanity_chk_r_reg_0),
        .O(cal2_prech_req_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cal2_prech_req_r_i_2
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .O(cal2_prech_req_r_i_2_n_0));
  FDRE cal2_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r_i_1_n_0),
        .Q(cal2_prech_req_r),
        .R(wrcal_pat_resume_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFFF002F)) 
    \cal2_state_r[0]_i_1 
       (.I0(pat1_data_match_r1),
        .I1(pat2_data_match_r),
        .I2(\cal2_state_r[0]_i_2_n_0 ),
        .I3(\cal2_state_r[0]_i_3_n_0 ),
        .I4(\cal2_state_r[0]_i_4_n_0 ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hAABFAAAA)) 
    \cal2_state_r[0]_i_2 
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(early1_detect_reg_n_0),
        .I2(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I3(early1_data_match_r1),
        .I4(idelay_ld_done_reg_n_0),
        .O(\cal2_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE0FF)) 
    \cal2_state_r[0]_i_3 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat1_data_match_r1),
        .I2(pat2_data_match_r),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[2] ),
        .O(\cal2_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC30CC30CCBB00BB)) 
    \cal2_state_r[0]_i_4 
       (.I0(\cal2_state_r[0]_i_5_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r[0]_i_6_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(tap_inc_wait_cnt_reg[0]),
        .I5(\cal2_state_r_reg_n_0_[1] ),
        .O(\cal2_state_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal2_state_r[0]_i_5 
       (.I0(idelay_ld_done_reg_n_0),
        .I1(wrcal_sanity_chk_r_reg_0),
        .O(\cal2_state_r[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \cal2_state_r[0]_i_6 
       (.I0(prech_done),
        .I1(wrcal_dqs_cnt_r),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\cal2_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00D00000)) 
    \cal2_state_r[1]_i_1 
       (.I0(\cal2_state_r[1]_i_2_n_0 ),
        .I1(\cal2_state_r[1]_i_3_n_0 ),
        .I2(\cal2_state_r[1]_i_4_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I5(\cal2_state_r[1]_i_5_n_0 ),
        .O(\cal2_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \cal2_state_r[1]_i_2 
       (.I0(pat1_detect_reg_n_0),
        .I1(pat1_data_match_r1),
        .I2(pat2_data_match_r),
        .O(\cal2_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0000000000)) 
    \cal2_state_r[1]_i_3 
       (.I0(pat1_data_match_r1),
        .I1(pat2_data_match_r),
        .I2(wrcal_sanity_chk_r_reg_0),
        .I3(early1_data_match_r1),
        .I4(early1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .O(\cal2_state_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cal2_state_r[1]_i_4 
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .O(\cal2_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEAAAAA)) 
    \cal2_state_r[1]_i_5 
       (.I0(\cal2_state_r[1]_i_6_n_0 ),
        .I1(tap_inc_wait_cnt_reg[1]),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(wrcal_sanity_chk_r_reg_0),
        .O(\cal2_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000004000C0C0C0C)) 
    \cal2_state_r[1]_i_6 
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(cal2_prech_req_r_i_2_n_0),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I4(wrcal_dqs_cnt_r),
        .I5(prech_done),
        .O(\cal2_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55044404)) 
    \cal2_state_r[2]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r[2]_i_2_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r[2]_i_3_n_0 ),
        .I5(\cal2_state_r[2]_i_4_n_0 ),
        .O(\cal2_state_r[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \cal2_state_r[2]_i_2 
       (.I0(prech_done),
        .I1(wrcal_dqs_cnt_r),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\cal2_state_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000002A)) 
    \cal2_state_r[2]_i_3 
       (.I0(early1_detect_i_3_n_0),
        .I1(early1_detect_reg_n_0),
        .I2(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I3(early1_data_match_r1),
        .I4(idelay_ld_done_reg_n_0),
        .O(\cal2_state_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0C080008)) 
    \cal2_state_r[2]_i_4 
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(tap_inc_wait_cnt_reg[2]),
        .O(\cal2_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000D)) 
    \cal2_state_r[3]_i_1 
       (.I0(\cal2_state_r[3]_i_3_n_0 ),
        .I1(\cal2_state_r[3]_i_4_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .I4(\cal2_state_r[3]_i_5_n_0 ),
        .I5(\cal2_state_r[3]_i_6_n_0 ),
        .O(cal2_state_r));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cal2_state_r[3]_i_11 
       (.I0(tap_inc_wait_cnt_reg[3]),
        .I1(tap_inc_wait_cnt_reg[2]),
        .I2(tap_inc_wait_cnt_reg[0]),
        .I3(tap_inc_wait_cnt_reg[1]),
        .O(\cal2_state_r[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cal2_state_r[3]_i_12 
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[3]),
        .I2(tap_inc_wait_cnt_reg[1]),
        .I3(tap_inc_wait_cnt_reg[0]),
        .O(\cal2_state_r[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0CAA0CAA00AA0CAA)) 
    \cal2_state_r[3]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r[3]_i_7_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(tap_inc_wait_cnt_reg[3]),
        .O(\cal2_state_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hCCFCDDDD)) 
    \cal2_state_r[3]_i_3 
       (.I0(cal2_if_reset_reg_0),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r[3]_i_8_n_0 ),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDDDD55555555)) 
    \cal2_state_r[3]_i_4 
       (.I0(\cal2_state_r[3]_i_9_n_0 ),
        .I1(prech_done),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I3(wrcal_dqs_cnt_r),
        .I4(wrcal_sanity_chk_r_reg_0),
        .I5(cal2_prech_req_r_i_2_n_0),
        .O(\cal2_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2020240400002404)) 
    \cal2_state_r[3]_i_5 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg[0]_0 ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r[3]_i_11_n_0 ),
        .O(\cal2_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002320000)) 
    \cal2_state_r[3]_i_6 
       (.I0(\cal2_state_r[3]_i_11_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r[3]_i_12_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBFBBBBBFBFB)) 
    \cal2_state_r[3]_i_7 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I2(\cal2_state_r[0]_i_2_n_0 ),
        .I3(pat2_data_match_r),
        .I4(pat1_data_match_r1),
        .I5(pat1_detect_reg_n_0),
        .O(\cal2_state_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \cal2_state_r[3]_i_8 
       (.I0(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I4(\not_empty_wait_cnt_reg_n_0_[3] ),
        .O(\cal2_state_r[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \cal2_state_r[3]_i_9 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(wrlvl_byte_done),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(rd_active_r),
        .I4(rd_active_r1),
        .O(\cal2_state_r[3]_i_9_n_0 ));
  FDRE \cal2_state_r_reg[0] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[0]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[0] ),
        .R(wrcal_pat_resume_r_reg_0));
  FDRE \cal2_state_r_reg[1] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[1]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[1] ),
        .R(wrcal_pat_resume_r_reg_0));
  FDRE \cal2_state_r_reg[2] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[2]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[2] ),
        .R(wrcal_pat_resume_r_reg_0));
  FDRE \cal2_state_r_reg[3] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[3]_i_2_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[3] ),
        .R(wrcal_pat_resume_r_reg_0));
  LUT4 #(
    .INIT(16'hF6FF)) 
    \cnt_shift_r[0]_i_1 
       (.I0(rd_active_r),
        .I1(\cnt_shift_r_reg[0] ),
        .I2(\cnt_shift_r_reg[0]_0 ),
        .I3(\cnt_shift_r_reg[0]_1 ),
        .O(rd_active_r_reg_0));
  LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
    early1_data_i_1
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(early1_data_match_r1),
        .I2(early1_detect_reg_n_0),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I4(early1_data_i_2_n_0),
        .I5(early1_data_reg_0),
        .O(early1_data_i_1_n_0));
  LUT6 #(
    .INIT(64'h0202A20202020202)) 
    early1_data_i_2
       (.I0(early1_detect_i_2_n_0),
        .I1(wrlvl_byte_redo_i_3_n_0),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(wrlvl_byte_done),
        .I4(rd_active_r),
        .I5(rd_active_r1),
        .O(early1_data_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    early1_data_match_r0
       (.I0(early1_match_fall0_and_r),
        .I1(early1_match_fall1_and_r),
        .I2(early1_match_rise1_and_r),
        .I3(early1_match_rise0_and_r),
        .O(early1_data_match_r0__0));
  FDRE early1_data_reg
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_i_1_n_0),
        .Q(early1_data_reg_0),
        .R(wrcal_pat_resume_r_reg_0));
  LUT6 #(
    .INIT(64'h5555FFFF00000080)) 
    early1_detect_i_1
       (.I0(early1_detect_i_2_n_0),
        .I1(early1_detect_i_3_n_0),
        .I2(early1_data_match_r1),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(early1_detect_reg_n_0),
        .O(early1_detect_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h10)) 
    early1_detect_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .O(early1_detect_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h01050000)) 
    early1_detect_i_3
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(pat1_detect_reg_n_0),
        .I2(pat1_data_match_r1),
        .I3(pat2_data_match_r),
        .I4(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(early1_detect_i_3_n_0));
  FDRE early1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(early1_detect_i_1_n_0),
        .Q(early1_detect_reg_n_0),
        .R(wrcal_pat_resume_r_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    early2_data_match_r0
       (.I0(early2_match_rise0_and_r),
        .I1(early2_match_fall0_and_r),
        .I2(early2_match_rise1_and_r),
        .I3(early2_match_fall1_and_r),
        .O(early2_data_match_r0__0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_data_match_r_reg_n_0 ),
        .Q(early1_data_match_r1),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_match_r0__0),
        .Q(\gen_pat_match_div2.early1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_2 
       (.I0(early2_match_fall0_r[6]),
        .I1(early2_match_fall0_r[2]),
        .I2(early2_match_fall0_r[7]),
        .I3(early2_match_fall0_r[3]),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ),
        .Q(early1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[6]),
        .I1(\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ),
        .I2(early2_match_fall1_r[2]),
        .I3(\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ),
        .Q(early1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_2 
       (.I0(early2_match_rise0_r[6]),
        .I1(early2_match_rise0_r[2]),
        .I2(early2_match_rise0_r[7]),
        .I3(early2_match_rise0_r[3]),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ),
        .Q(early1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .I1(early2_match_rise1_r[0]),
        .I2(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .I3(early2_match_rise1_r[4]),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ),
        .Q(early1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_data_match_r0__0),
        .Q(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_1 
       (.I0(early2_match_fall0_r[3]),
        .I1(early2_match_fall0_r[7]),
        .I2(early2_match_fall0_r[2]),
        .I3(early2_match_fall0_r[6]),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(early2_match_fall0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_2 
       (.I0(early2_match_fall0_r[0]),
        .I1(early2_match_fall0_r[4]),
        .I2(early2_match_fall0_r[1]),
        .I3(rd_active_r3),
        .I4(early2_match_fall0_r[5]),
        .O(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall0_and_r0),
        .Q(early2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[6]),
        .I1(rd_active_r3),
        .I2(early2_match_fall1_r[2]),
        .I3(early2_match_fall1_r[7]),
        .I4(early2_match_fall1_r[3]),
        .I5(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ),
        .O(early2_match_fall1_and_r0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_2 
       (.I0(early2_match_fall1_r[1]),
        .I1(early2_match_fall1_r[0]),
        .I2(early2_match_fall1_r[5]),
        .I3(early2_match_fall1_r[4]),
        .O(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall1_and_r0),
        .Q(early2_match_fall1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_1 
       (.I0(early2_match_rise0_r[3]),
        .I1(early2_match_rise0_r[7]),
        .I2(early2_match_rise0_r[2]),
        .I3(early2_match_rise0_r[6]),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(early2_match_rise0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_2 
       (.I0(early2_match_rise0_r[0]),
        .I1(early2_match_rise0_r[4]),
        .I2(early2_match_rise0_r[1]),
        .I3(rd_active_r3),
        .I4(early2_match_rise0_r[5]),
        .O(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise0_and_r0),
        .Q(early2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_1 
       (.I0(early2_match_rise1_r[1]),
        .I1(early2_match_rise1_r[5]),
        .I2(early2_match_rise1_r[4]),
        .I3(early2_match_rise1_r[0]),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(early2_match_rise1_and_r0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_2 
       (.I0(early2_match_rise1_r[3]),
        .I1(early2_match_rise1_r[2]),
        .I2(early2_match_rise1_r[7]),
        .I3(early2_match_rise1_r[6]),
        .O(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise1_and_r0),
        .Q(early2_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_141 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_133 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_141 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ),
        .Q(early2_match_fall0_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_125 ),
        .Q(early2_match_fall1_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_133 ),
        .Q(early2_match_rise0_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_117 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_125 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_117 ),
        .Q(early2_match_rise1_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_142 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_126 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(early2_match_fall1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_134 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_118 ),
        .Q(early2_match_rise1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_142 ),
        .Q(early2_match_fall0_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_126 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_134 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ),
        .Q(early2_match_rise0_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_118 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_143 ),
        .Q(early2_match_fall0_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_127 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ),
        .Q(early2_match_fall1_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_135 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ),
        .Q(early2_match_rise0_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_119 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_143 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_127 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_135 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_119 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(early2_match_rise1_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_128 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_120 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_144 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(early2_match_fall0_r[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_128 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(early2_match_fall1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_136 ),
        .Q(early2_match_rise0_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_120 ),
        .Q(early2_match_rise1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_144 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_136 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_145 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_137 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_145 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ),
        .Q(early2_match_fall0_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_129 ),
        .Q(early2_match_fall1_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_137 ),
        .Q(early2_match_rise0_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_121 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_129 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_121 ),
        .Q(early2_match_rise1_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_146 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_130 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(early2_match_fall1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_138 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_122 ),
        .Q(early2_match_rise1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_146 ),
        .Q(early2_match_fall0_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_130 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_138 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ),
        .Q(early2_match_rise0_r[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_122 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_147 ),
        .Q(early2_match_fall0_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_131 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ),
        .Q(early2_match_fall1_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_139 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ),
        .Q(early2_match_rise0_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_123 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_147 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_131 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_139 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_123 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(early2_match_rise1_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_132 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_124 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_148 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(early2_match_fall0_r[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_132 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(early2_match_fall1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_140 ),
        .Q(early2_match_rise0_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_124 ),
        .Q(early2_match_rise1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_148 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_140 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r),
        .Q(pat1_data_match_r1),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r0__0),
        .Q(pat1_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_1 
       (.I0(early2_match_fall0_r[4]),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .I3(early2_match_fall0_r[7]),
        .I4(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .I1(early2_match_fall0_r[0]),
        .I2(early2_match_fall0_r[3]),
        .I3(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[4]),
        .I1(early2_match_fall1_r[5]),
        .I2(early2_match_fall1_r[0]),
        .I3(early2_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_2 
       (.I0(early2_match_fall1_r[3]),
        .I1(early2_match_fall1_r[7]),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_1 
       (.I0(early2_match_rise0_r[4]),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .I3(early2_match_rise0_r[7]),
        .I4(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .I1(early2_match_rise0_r[0]),
        .I2(early2_match_rise0_r[3]),
        .I3(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .I1(early2_match_rise1_r[5]),
        .I2(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .I3(early2_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_data_match_r0__0),
        .Q(pat2_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(pat2_match_fall0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall0_and_r0),
        .Q(pat2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[3]),
        .I1(early2_match_fall1_r[7]),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(pat2_match_fall1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall1_and_r0),
        .Q(pat2_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(pat2_match_rise0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise0_and_r0),
        .Q(pat2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_rise1_and_r_i_1 
       (.I0(rd_active_r3),
        .I1(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .I2(early2_match_rise1_r[4]),
        .I3(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .I4(early2_match_rise1_r[0]),
        .I5(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .O(pat2_match_rise1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise1_and_r0),
        .Q(pat2_match_rise1_and_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.pat_data_match_valid_r_i_1 
       (.I0(rd_active_r4),
        .I1(rd_active_r5),
        .O(pat_data_match_valid_r0));
  FDRE \gen_pat_match_div2.pat_data_match_valid_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat_data_match_valid_r0),
        .Q(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_141 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_125 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_133 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_117 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_142 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_126 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_134 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_118 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_143 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_127 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_135 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_119 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_144 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_128 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_136 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_120 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_145 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_129 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_137 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_121 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_146 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_130 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_138 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_122 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_147 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_131 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_139 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_123 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_148 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_132 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_140 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_124 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0020)) 
    idelay_ld_done_i_1
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(idelay_ld_done_i_2_n_0),
        .I4(idelay_ld_done_reg_n_0),
        .O(idelay_ld_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEAE)) 
    idelay_ld_done_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(tap_inc_wait_cnt_reg[2]),
        .I3(tap_inc_wait_cnt_reg[3]),
        .I4(tap_inc_wait_cnt_reg[1]),
        .I5(tap_inc_wait_cnt_reg[0]),
        .O(idelay_ld_done_i_2_n_0));
  FDRE idelay_ld_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_done_i_1_n_0),
        .Q(idelay_ld_done_reg_n_0),
        .R(wrcal_pat_resume_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFF0BFF00000800)) 
    idelay_ld_i_1
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I1(\cal2_state_r[2]_i_3_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r[1]_i_4_n_0 ),
        .I4(idelay_ld_done_i_2_n_0),
        .I5(idelay_ld),
        .O(idelay_ld_i_1_n_0));
  FDRE idelay_ld_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_i_1_n_0),
        .Q(idelay_ld),
        .R(wrcal_pat_resume_r_reg_0));
  LUT3 #(
    .INIT(8'hFB)) 
    \idelay_tap_cnt_r[0][0][4]_i_2 
       (.I0(idelay_ce_int),
        .I1(idelay_ld),
        .I2(Q[1]),
        .O(cal1_dq_idel_ce_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF0020FF20)) 
    \idelay_tap_cnt_r[0][1][4]_i_1 
       (.I0(idelay_ld),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(idelay_ce_int),
        .I4(\idelay_tap_cnt_r_reg[0][1][4] ),
        .I5(\idelay_tap_cnt_r_reg[0][1][4]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \init_state_r[1]_i_23 
       (.I0(wrlvl_byte_redo),
        .I1(\init_state_r[5]_i_37 ),
        .I2(wrcal_done_reg_0),
        .O(wrlvl_byte_redo_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_state_r[1]_i_29 
       (.I0(wrcal_done_reg_0),
        .I1(wrlvl_done_r1),
        .I2(\init_state_r[3]_i_11 ),
        .I3(\init_state_r[1]_i_17 ),
        .O(wrcal_done_reg_1));
  LUT6 #(
    .INIT(64'h5555555515555555)) 
    \init_state_r[3]_i_21 
       (.I0(wrcal_sanity_chk_done_reg_0),
        .I1(wrcal_done_reg_0),
        .I2(wrlvl_done_r1),
        .I3(\init_state_r[3]_i_11 ),
        .I4(\init_state_r[1]_i_17 ),
        .I5(ddr3_lm_done_r),
        .O(wrcal_sanity_chk_done_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404050)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .I1(\input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .I2(idelay_ld),
        .I3(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 [0]),
        .I4(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 [1]),
        .I5(idelay_ld_rst),
        .O(LD0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45004400)) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(\input_[0].iserdes_dq_.idelay_dq.idelaye2 ),
        .I1(\input_[2].iserdes_dq_.idelay_dq.idelaye2 ),
        .I2(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 [0]),
        .I3(idelay_ld),
        .I4(\input_[2].iserdes_dq_.idelay_dq.idelaye2_0 [1]),
        .I5(idelay_ld_rst),
        .O(LD0_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \not_empty_wait_cnt[0]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \not_empty_wait_cnt[1]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \not_empty_wait_cnt[2]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \not_empty_wait_cnt[3]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[2] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \not_empty_wait_cnt[4]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(wrcal_rd_wait),
        .I3(wrcal_done_reg_2),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[1] ),
        .O(\not_empty_wait_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \not_empty_wait_cnt[4]_i_2 
       (.I0(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I4(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[4]));
  FDRE \not_empty_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\not_empty_wait_cnt_reg_n_0_[0] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\not_empty_wait_cnt_reg_n_0_[1] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\not_empty_wait_cnt_reg_n_0_[2] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\not_empty_wait_cnt_reg_n_0_[3] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\not_empty_wait_cnt_reg_n_0_[4] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    pat1_data_match_r0
       (.I0(pat1_match_fall1_and_r),
        .I1(pat1_match_fall0_and_r),
        .I2(pat1_match_rise0_and_r),
        .I3(pat1_match_rise1_and_r),
        .O(pat1_data_match_r0__0));
  LUT6 #(
    .INIT(64'h7533773345004400)) 
    pat1_detect_i_1
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(pat1_detect_i_2_n_0),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(pat1_detect_i_3_n_0),
        .I4(pat1_detect_i_4_n_0),
        .I5(pat1_detect_reg_n_0),
        .O(pat1_detect_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    pat1_detect_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .O(pat1_detect_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pat1_detect_i_3
       (.I0(pat1_data_match_r1),
        .I1(pat2_data_match_r),
        .O(pat1_detect_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    pat1_detect_i_4
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .O(pat1_detect_i_4_n_0));
  FDRE pat1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_detect_i_1_n_0),
        .Q(pat1_detect_reg_n_0),
        .R(wrcal_pat_resume_r_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    pat2_data_match_r0
       (.I0(pat2_match_rise1_and_r),
        .I1(pat2_match_fall0_and_r),
        .I2(pat2_match_rise0_and_r),
        .I3(pat2_match_fall1_and_r),
        .O(pat2_data_match_r0__0));
  FDRE \po_stg2_wrcal_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \po_stg2_wrcal_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r),
        .Q(Q[1]),
        .R(1'b0));
  FDRE rd_active_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r),
        .Q(rd_active_r1),
        .R(1'b0));
  FDRE rd_active_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r1),
        .Q(rd_active_r2),
        .R(1'b0));
  FDRE rd_active_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r2),
        .Q(rd_active_r3),
        .R(1'b0));
  FDRE rd_active_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r3),
        .Q(rd_active_r4),
        .R(1'b0));
  FDRE rd_active_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r4),
        .Q(rd_active_r5),
        .R(1'b0));
  FDRE rd_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_rddata_en),
        .Q(rd_active_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tap_inc_wait_cnt[0]_i_1 
       (.I0(tap_inc_wait_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tap_inc_wait_cnt[1]_i_1 
       (.I0(tap_inc_wait_cnt_reg[0]),
        .I1(tap_inc_wait_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tap_inc_wait_cnt[2]_i_1 
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[0]),
        .I2(tap_inc_wait_cnt_reg[1]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \tap_inc_wait_cnt[3]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(wrcal_done_reg_2),
        .O(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tap_inc_wait_cnt[3]_i_2 
       (.I0(tap_inc_wait_cnt_reg[1]),
        .I1(tap_inc_wait_cnt_reg[0]),
        .I2(tap_inc_wait_cnt_reg[2]),
        .I3(tap_inc_wait_cnt_reg[3]),
        .O(p_0_in__0[3]));
  FDRE \tap_inc_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(tap_inc_wait_cnt_reg[0]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(tap_inc_wait_cnt_reg[1]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(tap_inc_wait_cnt_reg[2]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(tap_inc_wait_cnt_reg[3]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wl_tap_count_r[5]_i_3 
       (.I0(wrlvl_byte_redo),
        .I1(wrlvl_byte_redo_r),
        .O(done_dqs_dec237_out));
  LUT5 #(
    .INIT(32'h54005454)) 
    wrcal_done_i_1
       (.I0(wrcal_done_reg_2),
        .I1(cal2_done_r),
        .I2(wrcal_done_reg_0),
        .I3(wrcal_sanity_chk_r_reg_0),
        .I4(wrcal_sanity_chk),
        .O(wrcal_done_i_1_n_0));
  FDRE wrcal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_done_i_1_n_0),
        .Q(wrcal_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFCF00000010)) 
    \wrcal_dqs_cnt_r[0]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\wrcal_dqs_cnt_r[0]_i_2_n_0 ),
        .I5(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\wrcal_dqs_cnt_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC4C4F7C4C7C7F7C7)) 
    \wrcal_dqs_cnt_r[0]_i_2 
       (.I0(wrcal_sanity_chk),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(wrcal_sanity_chk_r_reg_0),
        .I3(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I4(wrcal_dqs_cnt_r),
        .I5(prech_done),
        .O(\wrcal_dqs_cnt_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \wrcal_dqs_cnt_r[1]_i_1 
       (.I0(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\wrcal_dqs_cnt_r[1]_i_2_n_0 ),
        .I3(wrcal_dqs_cnt_r),
        .O(\wrcal_dqs_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wrcal_dqs_cnt_r[1]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\wrcal_dqs_cnt_r[0]_i_2_n_0 ),
        .O(\wrcal_dqs_cnt_r[1]_i_2_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[0]_i_1_n_0 ),
        .Q(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .R(wrcal_pat_resume_r_reg_0));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[1]_i_1_n_0 ),
        .Q(wrcal_dqs_cnt_r),
        .R(wrcal_pat_resume_r_reg_0));
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2 " *) 
  SRL16E wrcal_pat_resume_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(wrcal_pat_resume_r),
        .Q(wrcal_pat_resume_r2_reg_srl2_n_0));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    wrcal_pat_resume_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(idelay_ld_done_reg_n_0),
        .I3(wrcal_pat_resume_r_i_2_n_0),
        .I4(wrcal_pat_resume_r),
        .O(wrcal_pat_resume_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h00C3032000030300)) 
    wrcal_pat_resume_r_i_2
       (.I0(\cal2_state_r[0]_i_5_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r[3]_i_11_n_0 ),
        .O(wrcal_pat_resume_r_i_2_n_0));
  FDRE wrcal_pat_resume_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_pat_resume_r_i_1_n_0),
        .Q(wrcal_pat_resume_r),
        .R(wrcal_pat_resume_r_reg_0));
  FDRE wrcal_pat_resume_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_pat_resume_r2_reg_srl2_n_0),
        .Q(wrcal_resume_w),
        .R(1'b0));
  FDRE wrcal_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r),
        .Q(wrcal_prech_req),
        .R(wrcal_pat_resume_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    wrcal_sanity_chk_done_i_1
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(wrcal_sanity_chk_r_reg_0),
        .I5(wrcal_sanity_chk_done_reg_0),
        .O(wrcal_sanity_chk_done_i_1_n_0));
  FDRE wrcal_sanity_chk_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_sanity_chk_done_i_1_n_0),
        .Q(wrcal_sanity_chk_done_reg_0),
        .R(wrcal_pat_resume_r_reg_0));
  FDRE wrcal_sanity_chk_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_sanity_chk),
        .Q(wrcal_sanity_chk_r_reg_0),
        .R(1'b0));
  FDRE wrlvl_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_done),
        .Q(wrlvl_byte_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
    wrlvl_byte_redo_i_1
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(early1_data_match_r1),
        .I2(early1_detect_reg_n_0),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_n_0 ),
        .I4(wrlvl_byte_redo_i_2_n_0),
        .I5(wrlvl_byte_redo),
        .O(wrlvl_byte_redo_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000888080008)) 
    wrlvl_byte_redo_i_2
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(cal2_if_reset_i_4_n_0),
        .I2(wrlvl_byte_redo_i_3_n_0),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(wrlvl_byte_done),
        .I5(wrlvl_byte_done_r),
        .O(wrlvl_byte_redo_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hE0FFFFFF)) 
    wrlvl_byte_redo_i_3
       (.I0(pat1_detect_reg_n_0),
        .I1(pat1_data_match_r1),
        .I2(pat2_data_match_r),
        .I3(\gen_pat_match_div2.pat_data_match_valid_r_reg_n_0 ),
        .I4(\cal2_state_r[1]_i_3_n_0 ),
        .O(wrlvl_byte_redo_i_3_n_0));
  FDRE wrlvl_byte_redo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_redo_i_1_n_0),
        .Q(wrlvl_byte_redo),
        .R(wrcal_pat_resume_r_reg_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_wrlvl" *) 
module DDR3LController_mig_7series_v4_2_ddr_phy_wrlvl
   (wrlvl_byte_redo_r,
    dqs_po_dec_done_reg_0,
    dqs_po_en_stg2_f,
    po_cnt_dec_reg_0,
    wr_level_done_reg_0,
    wrlvl_rank_done,
    dqs_po_stg2_f_incdec,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \calib_sel_reg[1] ,
    \calib_sel_reg[1]_0 ,
    dqs_po_en_stg2_f_reg_0,
    \calib_sel_reg[1]_1 ,
    \calib_sel_reg[1]_2 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    \gen_byte_sel_div2.calib_in_common_reg_7 ,
    \gen_byte_sel_div2.calib_in_common_reg_8 ,
    done_dqs_tap_inc,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    D,
    cmd_delay_start0,
    wrlvl_byte_done,
    Q,
    CLK,
    wrlvl_byte_redo,
    wr_level_start_r_reg_0,
    dqs_po_en_stg2_f_reg_1,
    \wl_dqs_tap_count_r_reg[0][0][4]_0 ,
    \corse_dec_reg[1][2]_0 ,
    phaser_out,
    \po_rdval_cnt_reg[8]_0 ,
    phaser_out_0,
    po_enstg2_f,
    ck_po_stg2_f_indec,
    phaser_out_1,
    cmd_po_en_stg2_f,
    ck_po_stg2_f_en,
    wl_sm_start,
    \po_rdval_cnt_reg[8]_1 ,
    \po_counter_read_val_w[0]_1 ,
    \po_rdval_cnt_reg[1]_0 ,
    \corse_cnt_reg[0][0]_0 ,
    done_dqs_dec237_out,
    po_cnt_dec_reg_1,
    \wrlvl_redo_corse_inc_reg[0]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ,
    RSTB,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ,
    \calib_sel_reg[1]_3 ,
    calib_sel1__1,
    \calib_sel_reg[1]_4 ,
    \calib_sel_reg[1]_5 ,
    \calib_sel_reg[1]_6 ,
    \calib_sel_reg[1]_7 ,
    \dqs_count_r_reg[0]_rep_0 ,
    app_rd_data,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ,
    my_empty,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ,
    \gen_rd[1].rd_data_rise_wl_r_reg[1]_0 ,
    my_empty_3,
    mem_out,
    \single_rank.done_dqs_dec_reg_0 ,
    \wait_cnt_reg[0]_0 );
  output wrlvl_byte_redo_r;
  output dqs_po_dec_done_reg_0;
  output dqs_po_en_stg2_f;
  output po_cnt_dec_reg_0;
  output wr_level_done_reg_0;
  output wrlvl_rank_done;
  output dqs_po_stg2_f_incdec;
  output \gen_byte_sel_div2.calib_in_common_reg ;
  output \gen_byte_sel_div2.calib_in_common_reg_0 ;
  output \gen_byte_sel_div2.calib_in_common_reg_1 ;
  output \gen_byte_sel_div2.calib_in_common_reg_2 ;
  output \gen_byte_sel_div2.calib_in_common_reg_3 ;
  output \gen_byte_sel_div2.calib_in_common_reg_4 ;
  output \calib_sel_reg[1] ;
  output \calib_sel_reg[1]_0 ;
  output dqs_po_en_stg2_f_reg_0;
  output \calib_sel_reg[1]_1 ;
  output \calib_sel_reg[1]_2 ;
  output \gen_byte_sel_div2.calib_in_common_reg_5 ;
  output \gen_byte_sel_div2.calib_in_common_reg_6 ;
  output \gen_byte_sel_div2.calib_in_common_reg_7 ;
  output \gen_byte_sel_div2.calib_in_common_reg_8 ;
  output done_dqs_tap_inc;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  output [0:0]D;
  output cmd_delay_start0;
  output wrlvl_byte_done;
  input [0:0]Q;
  input CLK;
  input wrlvl_byte_redo;
  input wr_level_start_r_reg_0;
  input [0:0]dqs_po_en_stg2_f_reg_1;
  input [0:0]\wl_dqs_tap_count_r_reg[0][0][4]_0 ;
  input [0:0]\corse_dec_reg[1][2]_0 ;
  input phaser_out;
  input [2:0]\po_rdval_cnt_reg[8]_0 ;
  input [1:0]phaser_out_0;
  input [0:0]po_enstg2_f;
  input ck_po_stg2_f_indec;
  input phaser_out_1;
  input cmd_po_en_stg2_f;
  input ck_po_stg2_f_en;
  input wl_sm_start;
  input [7:0]\po_rdval_cnt_reg[8]_1 ;
  input [7:0]\po_counter_read_val_w[0]_1 ;
  input \po_rdval_cnt_reg[1]_0 ;
  input [1:0]\corse_cnt_reg[0][0]_0 ;
  input done_dqs_dec237_out;
  input po_cnt_dec_reg_1;
  input \wrlvl_redo_corse_inc_reg[0]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ;
  input RSTB;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ;
  input \calib_sel_reg[1]_3 ;
  input calib_sel1__1;
  input \calib_sel_reg[1]_4 ;
  input \calib_sel_reg[1]_5 ;
  input \calib_sel_reg[1]_6 ;
  input \calib_sel_reg[1]_7 ;
  input \dqs_count_r_reg[0]_rep_0 ;
  input [13:0]app_rd_data;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  input [0:0]my_empty;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ;
  input [0:0]\gen_rd[1].rd_data_rise_wl_r_reg[1]_0 ;
  input [0:0]my_empty_3;
  input [0:0]mem_out;
  input \single_rank.done_dqs_dec_reg_0 ;
  input [0:0]\wait_cnt_reg[0]_0 ;

  wire CLK;
  wire [0:0]D;
  wire \FSM_sequential_wl_state_r[0]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_11_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_12_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_13_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_9_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_9_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_11_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_12_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_9_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_9_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_11_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_12_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_13_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_14_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_15_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_16_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_17_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_18_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_19_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_20_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_21_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_22_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_9_n_0 ;
  wire [0:0]Q;
  wire RSTB;
  wire [13:0]app_rd_data;
  wire calib_sel1__1;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire \calib_sel_reg[1]_1 ;
  wire \calib_sel_reg[1]_2 ;
  wire \calib_sel_reg[1]_3 ;
  wire \calib_sel_reg[1]_4 ;
  wire \calib_sel_reg[1]_5 ;
  wire \calib_sel_reg[1]_6 ;
  wire \calib_sel_reg[1]_7 ;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_indec;
  wire cmd_delay_start0;
  wire cmd_po_en_stg2_f;
  wire [2:0]corse_cnt;
  wire \corse_cnt[0][0]_i_1_n_0 ;
  wire \corse_cnt[0][0]_i_3_n_0 ;
  wire \corse_cnt[0][0]_i_5_n_0 ;
  wire \corse_cnt[0][1]_i_1_n_0 ;
  wire \corse_cnt[0][1]_i_3_n_0 ;
  wire \corse_cnt[0][1]_i_4_n_0 ;
  wire \corse_cnt[0][1]_i_5_n_0 ;
  wire \corse_cnt[0][2]_i_1_n_0 ;
  wire \corse_cnt[0][2]_i_3_n_0 ;
  wire \corse_cnt[0][2]_i_4_n_0 ;
  wire \corse_cnt[0][2]_i_5_n_0 ;
  wire \corse_cnt[0][2]_i_6_n_0 ;
  wire \corse_cnt[0][2]_i_7_n_0 ;
  wire \corse_cnt[0][2]_i_8_n_0 ;
  wire \corse_cnt[1][0]_i_1_n_0 ;
  wire \corse_cnt[1][1]_i_1_n_0 ;
  wire \corse_cnt[1][2]_i_1_n_0 ;
  wire \corse_cnt[1][2]_i_2_n_0 ;
  wire \corse_cnt[1][2]_i_3_n_0 ;
  wire [1:0]\corse_cnt_reg[0][0]_0 ;
  wire \corse_cnt_reg_n_0_[0][0] ;
  wire \corse_cnt_reg_n_0_[0][1] ;
  wire \corse_cnt_reg_n_0_[0][2] ;
  wire \corse_cnt_reg_n_0_[1][0] ;
  wire \corse_cnt_reg_n_0_[1][1] ;
  wire \corse_cnt_reg_n_0_[1][2] ;
  wire [2:2]corse_dec;
  wire \corse_dec[0][0]_i_1_n_0 ;
  wire \corse_dec[0][1]_i_1_n_0 ;
  wire \corse_dec[0][2]_i_1_n_0 ;
  wire \corse_dec[0][2]_i_2_n_0 ;
  wire \corse_dec[1][0]_i_1_n_0 ;
  wire \corse_dec[1][1]_i_1_n_0 ;
  wire \corse_dec[1][1]_i_2_n_0 ;
  wire \corse_dec[1][1]_i_3_n_0 ;
  wire \corse_dec[1][2]_i_1_n_0 ;
  wire \corse_dec[1][2]_i_3_n_0 ;
  wire \corse_dec[1][2]_i_4_n_0 ;
  wire [2:0]\corse_dec_reg[0]_8 ;
  wire [0:0]\corse_dec_reg[1][2]_0 ;
  wire [2:0]\corse_dec_reg[1]_7 ;
  wire \corse_inc[0][0]_i_1_n_0 ;
  wire \corse_inc[0][1]_i_1_n_0 ;
  wire \corse_inc[0][2]_i_1_n_0 ;
  wire \corse_inc[0][2]_i_2_n_0 ;
  wire \corse_inc[1][0]_i_1_n_0 ;
  wire \corse_inc[1][0]_i_2_n_0 ;
  wire \corse_inc[1][1]_i_1_n_0 ;
  wire \corse_inc[1][1]_i_2_n_0 ;
  wire \corse_inc[1][2]_i_1_n_0 ;
  wire \corse_inc[1][2]_i_2_n_0 ;
  wire \corse_inc[1][2]_i_3_n_0 ;
  wire \corse_inc[1][2]_i_4_n_0 ;
  wire \corse_inc[1][2]_i_5_n_0 ;
  wire \corse_inc[1][2]_i_6_n_0 ;
  wire \corse_inc_reg_n_0_[0][0] ;
  wire \corse_inc_reg_n_0_[0][1] ;
  wire \corse_inc_reg_n_0_[0][2] ;
  wire \corse_inc_reg_n_0_[1][0] ;
  wire \corse_inc_reg_n_0_[1][1] ;
  wire \corse_inc_reg_n_0_[1][2] ;
  wire done_dqs_dec237_out;
  wire done_dqs_tap_inc;
  wire dq_cnt_inc_i_1_n_0;
  wire dq_cnt_inc_i_2_n_0;
  wire [1:0]dqs_count_r;
  wire \dqs_count_r[0]_i_1_n_0 ;
  wire \dqs_count_r[0]_i_2_n_0 ;
  wire \dqs_count_r[0]_i_3_n_0 ;
  wire \dqs_count_r[0]_i_4_n_0 ;
  wire \dqs_count_r[0]_i_5_n_0 ;
  wire \dqs_count_r[0]_i_6_n_0 ;
  wire \dqs_count_r[0]_i_7_n_0 ;
  wire \dqs_count_r[0]_i_8_n_0 ;
  wire \dqs_count_r[1]_i_1_n_0 ;
  wire \dqs_count_r[1]_i_2_n_0 ;
  wire \dqs_count_r[1]_i_3_n_0 ;
  wire \dqs_count_r[1]_i_4_n_0 ;
  wire \dqs_count_r[1]_i_5_n_0 ;
  wire \dqs_count_r[1]_i_6_n_0 ;
  wire \dqs_count_r[1]_i_7_n_0 ;
  wire \dqs_count_r[1]_i_8_n_0 ;
  wire \dqs_count_r[1]_i_9_n_0 ;
  wire \dqs_count_r_reg[0]_rep_0 ;
  wire \dqs_count_r_reg[0]_rep_n_0 ;
  wire dqs_po_dec_done_reg_0;
  wire dqs_po_en_stg2_f;
  wire dqs_po_en_stg2_f_i_1_n_0;
  wire dqs_po_en_stg2_f_reg_0;
  wire [0:0]dqs_po_en_stg2_f_reg_1;
  wire dqs_po_stg2_f_incdec;
  wire dqs_po_stg2_f_incdec_i_1_n_0;
  wire dqs_po_stg2_f_incdec_i_2_n_0;
  wire dqs_wl_po_stg2_c_incdec_i_1_n_0;
  wire \final_coarse_tap_reg_n_0_[0][0] ;
  wire \final_coarse_tap_reg_n_0_[0][1] ;
  wire \final_coarse_tap_reg_n_0_[0][2] ;
  wire \final_coarse_tap_reg_n_0_[1][0] ;
  wire \final_coarse_tap_reg_n_0_[1][1] ;
  wire \final_coarse_tap_reg_n_0_[1][2] ;
  wire [5:0]fine_dec_cnt;
  wire \fine_dec_cnt[3]_i_2_n_0 ;
  wire \fine_dec_cnt[4]_i_2_n_0 ;
  wire \fine_dec_cnt[5]_i_10_n_0 ;
  wire \fine_dec_cnt[5]_i_1_n_0 ;
  wire \fine_dec_cnt[5]_i_3_n_0 ;
  wire \fine_dec_cnt[5]_i_4_n_0 ;
  wire \fine_dec_cnt[5]_i_5_n_0 ;
  wire \fine_dec_cnt[5]_i_6_n_0 ;
  wire \fine_dec_cnt[5]_i_7_n_0 ;
  wire \fine_dec_cnt[5]_i_8_n_0 ;
  wire \fine_dec_cnt[5]_i_9_n_0 ;
  wire \fine_dec_cnt_reg_n_0_[0] ;
  wire \fine_dec_cnt_reg_n_0_[1] ;
  wire \fine_dec_cnt_reg_n_0_[2] ;
  wire \fine_dec_cnt_reg_n_0_[3] ;
  wire \fine_dec_cnt_reg_n_0_[4] ;
  wire \fine_dec_cnt_reg_n_0_[5] ;
  wire [4:0]fine_inc;
  wire \fine_inc[0][5]_i_1_n_0 ;
  wire \fine_inc[0][5]_i_2_n_0 ;
  wire \fine_inc[0][5]_i_3_n_0 ;
  wire \fine_inc[1][0]_i_1_n_0 ;
  wire \fine_inc[1][0]_i_2_n_0 ;
  wire \fine_inc[1][1]_i_1_n_0 ;
  wire \fine_inc[1][1]_i_2_n_0 ;
  wire \fine_inc[1][2]_i_1_n_0 ;
  wire \fine_inc[1][2]_i_2_n_0 ;
  wire \fine_inc[1][2]_i_3_n_0 ;
  wire \fine_inc[1][3]_i_1_n_0 ;
  wire \fine_inc[1][3]_i_2_n_0 ;
  wire \fine_inc[1][3]_i_3_n_0 ;
  wire \fine_inc[1][3]_i_4_n_0 ;
  wire \fine_inc[1][4]_i_1_n_0 ;
  wire \fine_inc[1][4]_i_2_n_0 ;
  wire \fine_inc[1][4]_i_3_n_0 ;
  wire \fine_inc[1][5]_i_1_n_0 ;
  wire \fine_inc[1][5]_i_2_n_0 ;
  wire \fine_inc[1][5]_i_3_n_0 ;
  wire \fine_inc[1][5]_i_4_n_0 ;
  wire \fine_inc[1][5]_i_5_n_0 ;
  wire \fine_inc[1][5]_i_6_n_0 ;
  wire [5:0]\fine_inc_reg[0]_4 ;
  wire [5:0]\fine_inc_reg[1]_3 ;
  wire flag_ck_negedge09_out;
  wire flag_ck_negedge_i_1_n_0;
  wire flag_ck_negedge_i_2_n_0;
  wire flag_ck_negedge_i_4_n_0;
  wire flag_ck_negedge_i_5_n_0;
  wire flag_ck_negedge_i_6_n_0;
  wire flag_ck_negedge_reg_n_0;
  wire flag_init;
  wire flag_init_i_1_n_0;
  wire flag_init_i_2_n_0;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_7 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_8 ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][0] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][1] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][2] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][3] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][4] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][5] ;
  wire \gen_final_tap[1].final_val_reg_n_0_[1][0] ;
  wire \gen_final_tap[1].final_val_reg_n_0_[1][1] ;
  wire \gen_final_tap[1].final_val_reg_n_0_[1][2] ;
  wire \gen_final_tap[1].final_val_reg_n_0_[1][3] ;
  wire \gen_final_tap[1].final_val_reg_n_0_[1][4] ;
  wire \gen_final_tap[1].final_val_reg_n_0_[1][5] ;
  wire \gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0 ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ;
  wire \gen_rd[1].rd_data_rise_wl_r[1]_i_1_n_0 ;
  wire \gen_rd[1].rd_data_rise_wl_r[1]_i_2_n_0 ;
  wire [0:0]\gen_rd[1].rd_data_rise_wl_r_reg[1]_0 ;
  wire \gen_rd[1].rd_data_rise_wl_r_reg_n_0_[1] ;
  wire \incdec_wait_cnt[3]_i_1_n_0 ;
  wire [3:0]incdec_wait_cnt_reg;
  wire inhibit_edge_detect_r_i_1_n_0;
  wire inhibit_edge_detect_r_i_2_n_0;
  wire inhibit_edge_detect_r_i_3_n_0;
  wire inhibit_edge_detect_r_i_4_n_0;
  wire inhibit_edge_detect_r_i_5_n_0;
  wire inhibit_edge_detect_r_i_6_n_0;
  wire inhibit_edge_detect_r_i_7_n_0;
  wire inhibit_edge_detect_r_i_8_n_0;
  wire inhibit_edge_detect_r_reg_n_0;
  wire [5:0]largest;
  wire [0:0]mem_out;
  wire [0:0]my_empty;
  wire [0:0]my_empty_3;
  wire p_0_in;
  wire p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire [3:0]p_0_in__1;
  wire p_45_out;
  wire phaser_out;
  wire [1:0]phaser_out_0;
  wire phaser_out_1;
  wire phy_ctl_ready_r4_reg_srl4_n_0;
  wire phy_ctl_ready_r5;
  wire phy_ctl_ready_r6_reg_n_0;
  wire po_cnt_dec_i_1_n_0;
  wire po_cnt_dec_i_2_n_0;
  wire po_cnt_dec_reg_0;
  wire po_cnt_dec_reg_1;
  wire [7:0]\po_counter_read_val_w[0]_1 ;
  wire po_dec_done;
  wire po_dec_done_i_1_n_0;
  wire po_dec_done_i_2_n_0;
  wire [0:0]po_enstg2_f;
  wire \po_rdval_cnt[0]_i_1_n_0 ;
  wire \po_rdval_cnt[1]_i_1_n_0 ;
  wire \po_rdval_cnt[2]_i_1_n_0 ;
  wire \po_rdval_cnt[2]_i_2_n_0 ;
  wire \po_rdval_cnt[3]_i_1_n_0 ;
  wire \po_rdval_cnt[3]_i_2_n_0 ;
  wire \po_rdval_cnt[4]_i_1_n_0 ;
  wire \po_rdval_cnt[4]_i_2_n_0 ;
  wire \po_rdval_cnt[5]_i_1_n_0 ;
  wire \po_rdval_cnt[5]_i_2_n_0 ;
  wire \po_rdval_cnt[6]_i_1_n_0 ;
  wire \po_rdval_cnt[6]_i_2_n_0 ;
  wire \po_rdval_cnt[6]_i_3_n_0 ;
  wire \po_rdval_cnt[7]_i_1_n_0 ;
  wire \po_rdval_cnt[7]_i_2_n_0 ;
  wire \po_rdval_cnt[7]_i_3_n_0 ;
  wire \po_rdval_cnt[8]_i_1_n_0 ;
  wire \po_rdval_cnt[8]_i_2_n_0 ;
  wire \po_rdval_cnt[8]_i_3_n_0 ;
  wire \po_rdval_cnt[8]_i_4_n_0 ;
  wire \po_rdval_cnt[8]_i_5_n_0 ;
  wire \po_rdval_cnt[8]_i_6_n_0 ;
  wire \po_rdval_cnt_reg[1]_0 ;
  wire [2:0]\po_rdval_cnt_reg[8]_0 ;
  wire [7:0]\po_rdval_cnt_reg[8]_1 ;
  wire \po_rdval_cnt_reg_n_0_[0] ;
  wire \po_rdval_cnt_reg_n_0_[1] ;
  wire \po_rdval_cnt_reg_n_0_[2] ;
  wire \po_rdval_cnt_reg_n_0_[3] ;
  wire \po_rdval_cnt_reg_n_0_[4] ;
  wire \po_rdval_cnt_reg_n_0_[5] ;
  wire \po_rdval_cnt_reg_n_0_[6] ;
  wire \po_rdval_cnt_reg_n_0_[7] ;
  wire \po_rdval_cnt_reg_n_0_[8] ;
  wire [2:2]po_stg2_cincdec;
  wire rank_cnt_r;
  wire \rank_cnt_r[0]_i_1_n_0 ;
  wire \rank_cnt_r[1]_i_1_n_0 ;
  wire \rank_cnt_r[1]_i_2_n_0 ;
  wire \rank_cnt_r[1]_i_3_n_0 ;
  wire \rank_cnt_r_reg_n_0_[0] ;
  wire \rank_cnt_r_reg_n_0_[1] ;
  wire \rd_data_edge_detect_r[0]_i_1_n_0 ;
  wire \rd_data_edge_detect_r[0]_i_2_n_0 ;
  wire \rd_data_edge_detect_r[1]_i_1_n_0 ;
  wire \rd_data_edge_detect_r[1]_i_2_n_0 ;
  wire \rd_data_edge_detect_r[1]_i_3_n_0 ;
  wire \rd_data_edge_detect_r[1]_i_4_n_0 ;
  wire \rd_data_edge_detect_r[1]_i_5_n_0 ;
  wire \rd_data_edge_detect_r[1]_i_6_n_0 ;
  wire \rd_data_edge_detect_r_reg_n_0_[0] ;
  wire \rd_data_edge_detect_r_reg_n_0_[1] ;
  wire rd_data_previous_r0;
  wire \rd_data_previous_r[0]_i_1_n_0 ;
  wire \rd_data_previous_r[1]_i_1_n_0 ;
  wire \rd_data_previous_r_reg_n_0_[0] ;
  wire \rd_data_previous_r_reg_n_0_[1] ;
  wire \single_rank.done_dqs_dec_i_1_n_0 ;
  wire \single_rank.done_dqs_dec_reg_0 ;
  wire \smallest[0][5]_i_1_n_0 ;
  wire \smallest[1][5]_i_1_n_0 ;
  wire [5:0]\smallest_reg[0]_5 ;
  wire [5:0]\smallest_reg[1]_6 ;
  wire stable_cnt;
  wire stable_cnt0;
  wire \stable_cnt[3]_i_10_n_0 ;
  wire \stable_cnt[3]_i_11_n_0 ;
  wire \stable_cnt[3]_i_4_n_0 ;
  wire \stable_cnt[3]_i_5_n_0 ;
  wire \stable_cnt[3]_i_6_n_0 ;
  wire \stable_cnt[3]_i_7_n_0 ;
  wire \stable_cnt[3]_i_8_n_0 ;
  wire \stable_cnt[3]_i_9_n_0 ;
  wire \stable_cnt_reg_n_0_[0] ;
  wire \stable_cnt_reg_n_0_[1] ;
  wire \stable_cnt_reg_n_0_[2] ;
  wire \stable_cnt_reg_n_0_[3] ;
  wire wait_cnt0;
  wire [3:0]wait_cnt0__0;
  wire \wait_cnt[1]_i_1_n_0 ;
  wire [3:0]wait_cnt_reg;
  wire [0:0]\wait_cnt_reg[0]_0 ;
  wire \wl_corse_cnt[0][0][0]_i_1_n_0 ;
  wire \wl_corse_cnt[0][0][1]_i_1_n_0 ;
  wire \wl_corse_cnt[0][0][2]_i_1_n_0 ;
  wire [2:0]\wl_corse_cnt_reg[0][0]_9 ;
  wire [2:0]\wl_corse_cnt_reg[0][1]_10 ;
  wire \wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ;
  wire \wl_dqs_tap_count_r[0][0][5]_i_2_n_0 ;
  wire \wl_dqs_tap_count_r[0][0][5]_i_3_n_0 ;
  wire \wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ;
  wire [0:0]\wl_dqs_tap_count_r_reg[0][0][4]_0 ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][1][0] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][1][1] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][1][2] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][1][3] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][1][4] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][1][5] ;
  wire wl_edge_detect_valid_r;
  wire wl_edge_detect_valid_r_i_1_n_0;
  wire wl_edge_detect_valid_r_reg_n_0;
  wire wl_sm_start;
  wire \wl_state_r1[0]_i_1_n_0 ;
  wire \wl_state_r1[1]_i_1_n_0 ;
  wire \wl_state_r1[2]_i_1_n_0 ;
  wire \wl_state_r1[3]_i_1_n_0 ;
  wire \wl_state_r1[4]_i_1_n_0 ;
  wire \wl_state_r1_reg_n_0_[0] ;
  wire \wl_state_r1_reg_n_0_[1] ;
  wire \wl_state_r1_reg_n_0_[2] ;
  wire \wl_state_r1_reg_n_0_[3] ;
  wire \wl_state_r1_reg_n_0_[4] ;
  wire [4:0]wl_state_r__0;
  wire [5:0]wl_tap_count_r;
  wire \wl_tap_count_r[0]_i_2_n_0 ;
  wire \wl_tap_count_r[1]_i_2_n_0 ;
  wire \wl_tap_count_r[2]_i_2_n_0 ;
  wire \wl_tap_count_r[3]_i_2_n_0 ;
  wire \wl_tap_count_r[4]_i_2_n_0 ;
  wire \wl_tap_count_r[4]_i_3_n_0 ;
  wire \wl_tap_count_r[5]_i_1_n_0 ;
  wire \wl_tap_count_r[5]_i_4_n_0 ;
  wire \wl_tap_count_r[5]_i_5_n_0 ;
  wire \wl_tap_count_r[5]_i_6_n_0 ;
  wire \wl_tap_count_r_reg_n_0_[0] ;
  wire \wl_tap_count_r_reg_n_0_[1] ;
  wire \wl_tap_count_r_reg_n_0_[2] ;
  wire \wl_tap_count_r_reg_n_0_[3] ;
  wire \wl_tap_count_r_reg_n_0_[4] ;
  wire \wl_tap_count_r_reg_n_0_[5] ;
  wire wr_level_done_i_1_n_0;
  wire wr_level_done_r1;
  wire wr_level_done_r2;
  wire wr_level_done_r3;
  wire wr_level_done_r4;
  wire wr_level_done_r5;
  wire wr_level_done_r_i_1_n_0;
  wire wr_level_done_r_i_2_n_0;
  wire wr_level_done_r_reg_n_0;
  wire wr_level_done_reg_0;
  wire wr_level_start_r;
  wire wr_level_start_r_reg_0;
  wire wrlvl_byte_done;
  wire wrlvl_byte_done_i_1_n_0;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_r;
  wire wrlvl_rank_done;
  wire wrlvl_rank_done_r_i_1_n_0;
  wire wrlvl_rank_done_r_i_2_n_0;
  wire \wrlvl_redo_corse_inc[0]_i_1_n_0 ;
  wire \wrlvl_redo_corse_inc[1]_i_1_n_0 ;
  wire \wrlvl_redo_corse_inc[1]_i_2_n_0 ;
  wire \wrlvl_redo_corse_inc[1]_i_3_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_1_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_2_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_3_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_4_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_5_n_0 ;
  wire \wrlvl_redo_corse_inc_reg[0]_0 ;
  wire \wrlvl_redo_corse_inc_reg_n_0_[0] ;
  wire \wrlvl_redo_corse_inc_reg_n_0_[1] ;
  wire \wrlvl_redo_corse_inc_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'h00000000FFFFEAAA)) 
    \FSM_sequential_wl_state_r[0]_i_1 
       (.I0(\FSM_sequential_wl_state_r[0]_i_2_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(\FSM_sequential_wl_state_r[0]_i_3_n_0 ),
        .I3(\FSM_sequential_wl_state_r[0]_i_4_n_0 ),
        .I4(\FSM_sequential_wl_state_r[0]_i_5_n_0 ),
        .I5(\FSM_sequential_wl_state_r[0]_i_6_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_sequential_wl_state_r[0]_i_10 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[0]),
        .I2(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_wl_state_r[0]_i_11 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00001101)) 
    \FSM_sequential_wl_state_r[0]_i_12 
       (.I0(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .I1(wl_state_r__0[4]),
        .I2(wl_sm_start),
        .I3(wr_level_done_r5),
        .I4(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_wl_state_r[0]_i_13 
       (.I0(\wl_tap_count_r_reg_n_0_[5] ),
        .I1(\wl_tap_count_r_reg_n_0_[4] ),
        .I2(\wl_tap_count_r_reg_n_0_[3] ),
        .O(\FSM_sequential_wl_state_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2002020200020202)) 
    \FSM_sequential_wl_state_r[0]_i_2 
       (.I0(\FSM_sequential_wl_state_r[0]_i_7_n_0 ),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[2]),
        .I5(wr_level_done_r5),
        .O(\FSM_sequential_wl_state_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_wl_state_r[0]_i_3 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_sequential_wl_state_r[0]_i_4 
       (.I0(wl_state_r__0[3]),
        .I1(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .I2(wrlvl_byte_redo),
        .I3(\FSM_sequential_wl_state_r[2]_i_6_n_0 ),
        .I4(\FSM_sequential_wl_state_r[0]_i_8_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000C0C0EFE)) 
    \FSM_sequential_wl_state_r[0]_i_5 
       (.I0(wl_state_r__0[3]),
        .I1(\FSM_sequential_wl_state_r[0]_i_9_n_0 ),
        .I2(\FSM_sequential_wl_state_r[0]_i_10_n_0 ),
        .I3(\FSM_sequential_wl_state_r[0]_i_3_n_0 ),
        .I4(wl_state_r__0[0]),
        .I5(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000140000000400)) 
    \FSM_sequential_wl_state_r[0]_i_6 
       (.I0(\fine_inc[1][5]_i_5_n_0 ),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[3]),
        .I3(\fine_inc[1][5]_i_4_n_0 ),
        .I4(\FSM_sequential_wl_state_r[0]_i_11_n_0 ),
        .I5(\FSM_sequential_wl_state_r[0]_i_12_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \FSM_sequential_wl_state_r[0]_i_7 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[0]),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I4(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I5(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF44FFFF000F0000)) 
    \FSM_sequential_wl_state_r[0]_i_8 
       (.I0(\FSM_sequential_wl_state_r[3]_i_7_n_0 ),
        .I1(\FSM_sequential_wl_state_r[0]_i_13_n_0 ),
        .I2(\FSM_sequential_wl_state_r[4]_i_18_n_0 ),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[3]),
        .I5(wl_state_r__0[0]),
        .O(\FSM_sequential_wl_state_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAC0CCFFFF)) 
    \FSM_sequential_wl_state_r[0]_i_9 
       (.I0(\fine_dec_cnt[5]_i_5_n_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I2(\FSM_sequential_wl_state_r[2]_i_6_n_0 ),
        .I3(wrlvl_byte_redo),
        .I4(wl_state_r__0[4]),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF05C5)) 
    \FSM_sequential_wl_state_r[1]_i_1 
       (.I0(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r[1]_i_3_n_0 ),
        .I5(\FSM_sequential_wl_state_r[1]_i_4_n_0 ),
        .O(\FSM_sequential_wl_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_wl_state_r[1]_i_10 
       (.I0(wrlvl_byte_redo),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .O(\FSM_sequential_wl_state_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0202020222A2A2A2)) 
    \FSM_sequential_wl_state_r[1]_i_2 
       (.I0(\FSM_sequential_wl_state_r[1]_i_5_n_0 ),
        .I1(\corse_dec[1][1]_i_3_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wrlvl_byte_redo),
        .I4(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .I5(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0AC00000F0)) 
    \FSM_sequential_wl_state_r[1]_i_3 
       (.I0(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[4]),
        .O(\FSM_sequential_wl_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAE0000000000)) 
    \FSM_sequential_wl_state_r[1]_i_4 
       (.I0(\FSM_sequential_wl_state_r[1]_i_6_n_0 ),
        .I1(\FSM_sequential_wl_state_r[1]_i_7_n_0 ),
        .I2(\fine_inc[1][5]_i_5_n_0 ),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r[3]_i_8_n_0 ),
        .I5(\FSM_sequential_wl_state_r[1]_i_8_n_0 ),
        .O(\FSM_sequential_wl_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8FFFFFFF8FF)) 
    \FSM_sequential_wl_state_r[1]_i_5 
       (.I0(\fine_inc[1][5]_i_5_n_0 ),
        .I1(\FSM_sequential_wl_state_r[0]_i_12_n_0 ),
        .I2(\FSM_sequential_wl_state_r[1]_i_9_n_0 ),
        .I3(\FSM_sequential_wl_state_r[1]_i_10_n_0 ),
        .I4(wl_state_r__0[4]),
        .I5(\FSM_sequential_wl_state_r[4]_i_18_n_0 ),
        .O(\FSM_sequential_wl_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5700FF000000FF00)) 
    \FSM_sequential_wl_state_r[1]_i_6 
       (.I0(wl_edge_detect_valid_r_reg_n_0),
        .I1(\fine_dec_cnt[5]_i_10_n_0 ),
        .I2(\fine_dec_cnt[5]_i_9_n_0 ),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[4]),
        .O(\FSM_sequential_wl_state_r[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_wl_state_r[1]_i_7 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_wl_state_r[1]_i_8 
       (.I0(wl_state_r__0[0]),
        .I1(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_wl_state_r[1]_i_9 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF0AFFFFFF0EFF0E)) 
    \FSM_sequential_wl_state_r[2]_i_1 
       (.I0(\FSM_sequential_wl_state_r[2]_i_2_n_0 ),
        .I1(wl_state_r__0[0]),
        .I2(\FSM_sequential_wl_state_r[2]_i_3_n_0 ),
        .I3(\FSM_sequential_wl_state_r[2]_i_4_n_0 ),
        .I4(\FSM_sequential_wl_state_r[2]_i_5_n_0 ),
        .I5(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF02FF02FF0F000F)) 
    \FSM_sequential_wl_state_r[2]_i_10 
       (.I0(\FSM_sequential_wl_state_r[3]_i_6_n_0 ),
        .I1(\FSM_sequential_wl_state_r[3]_i_7_n_0 ),
        .I2(\FSM_sequential_wl_state_r[2]_i_12_n_0 ),
        .I3(wl_state_r__0[2]),
        .I4(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .I5(wl_state_r__0[4]),
        .O(\FSM_sequential_wl_state_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_wl_state_r[2]_i_11 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_wl_state_r[2]_i_12 
       (.I0(wl_state_r__0[3]),
        .I1(p_0_in),
        .O(\FSM_sequential_wl_state_r[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_sequential_wl_state_r[2]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[4]),
        .I2(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I3(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000DF00FF00FF)) 
    \FSM_sequential_wl_state_r[2]_i_3 
       (.I0(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I1(\FSM_sequential_wl_state_r[2]_i_6_n_0 ),
        .I2(wrlvl_byte_redo),
        .I3(\FSM_sequential_wl_state_r[4]_i_15_n_0 ),
        .I4(wl_state_r__0[3]),
        .I5(wl_state_r__0[4]),
        .O(\FSM_sequential_wl_state_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_wl_state_r[2]_i_4 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555000015111511)) 
    \FSM_sequential_wl_state_r[2]_i_5 
       (.I0(\FSM_sequential_wl_state_r[2]_i_7_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(\FSM_sequential_wl_state_r[2]_i_8_n_0 ),
        .I3(\FSM_sequential_wl_state_r[2]_i_9_n_0 ),
        .I4(\FSM_sequential_wl_state_r[2]_i_10_n_0 ),
        .I5(wl_state_r__0[0]),
        .O(\FSM_sequential_wl_state_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000017771777FFFF)) 
    \FSM_sequential_wl_state_r[2]_i_6 
       (.I0(\wl_corse_cnt[0][0][1]_i_1_n_0 ),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I2(\wl_corse_cnt[0][0][0]_i_1_n_0 ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I4(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .I5(\wl_corse_cnt[0][0][2]_i_1_n_0 ),
        .O(\FSM_sequential_wl_state_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h004F000000000000)) 
    \FSM_sequential_wl_state_r[2]_i_7 
       (.I0(\FSM_sequential_wl_state_r[2]_i_6_n_0 ),
        .I1(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[0]),
        .I4(wl_state_r__0[4]),
        .I5(\rank_cnt_r[1]_i_2_n_0 ),
        .O(\FSM_sequential_wl_state_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFF700F700)) 
    \FSM_sequential_wl_state_r[2]_i_8 
       (.I0(wr_level_start_r),
        .I1(wl_sm_start),
        .I2(wr_level_done_r_reg_n_0),
        .I3(wl_state_r__0[2]),
        .I4(\FSM_sequential_wl_state_r[4]_i_18_n_0 ),
        .I5(wl_state_r__0[4]),
        .O(\FSM_sequential_wl_state_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \FSM_sequential_wl_state_r[2]_i_9 
       (.I0(wrlvl_byte_redo),
        .I1(wr_level_done_r5),
        .I2(wl_sm_start),
        .I3(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .I4(\wrlvl_redo_corse_inc[2]_i_5_n_0 ),
        .I5(\FSM_sequential_wl_state_r[2]_i_11_n_0 ),
        .O(\FSM_sequential_wl_state_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF04)) 
    \FSM_sequential_wl_state_r[3]_i_1 
       (.I0(\FSM_sequential_wl_state_r[3]_i_2_n_0 ),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[2]),
        .I3(\FSM_sequential_wl_state_r[3]_i_3_n_0 ),
        .I4(\FSM_sequential_wl_state_r[3]_i_4_n_0 ),
        .I5(\FSM_sequential_wl_state_r[3]_i_5_n_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFACFF0CFFACFF0)) 
    \FSM_sequential_wl_state_r[3]_i_2 
       (.I0(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I1(\FSM_sequential_wl_state_r[3]_i_6_n_0 ),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[3]),
        .I5(\FSM_sequential_wl_state_r[3]_i_7_n_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003700)) 
    \FSM_sequential_wl_state_r[3]_i_3 
       (.I0(\FSM_sequential_wl_state_r[3]_i_8_n_0 ),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[1]),
        .I3(\wl_tap_count_r[5]_i_4_n_0 ),
        .I4(wl_state_r__0[2]),
        .I5(\FSM_sequential_wl_state_r[3]_i_9_n_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC07000C0C0700CC0)) 
    \FSM_sequential_wl_state_r[3]_i_4 
       (.I0(\FSM_sequential_wl_state_r[4]_i_10_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[0]),
        .I4(wl_state_r__0[3]),
        .I5(p_0_in),
        .O(\FSM_sequential_wl_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCC8CCC8C44440000)) 
    \FSM_sequential_wl_state_r[3]_i_5 
       (.I0(wl_state_r__0[2]),
        .I1(\corse_dec[1][1]_i_3_n_0 ),
        .I2(wrlvl_byte_redo),
        .I3(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .I4(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I5(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_wl_state_r[3]_i_6 
       (.I0(\fine_dec_cnt[5]_i_10_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(\wl_tap_count_r_reg_n_0_[5] ),
        .I3(\wl_tap_count_r_reg_n_0_[4] ),
        .I4(\wl_tap_count_r_reg_n_0_[3] ),
        .O(\FSM_sequential_wl_state_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \FSM_sequential_wl_state_r[3]_i_7 
       (.I0(\rd_data_edge_detect_r_reg_n_0_[0] ),
        .I1(dqs_count_r[0]),
        .I2(\rd_data_edge_detect_r_reg_n_0_[1] ),
        .I3(wl_edge_detect_valid_r_reg_n_0),
        .O(\FSM_sequential_wl_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1D00000000000000)) 
    \FSM_sequential_wl_state_r[3]_i_8 
       (.I0(\rd_data_previous_r_reg_n_0_[0] ),
        .I1(dqs_count_r[0]),
        .I2(\rd_data_previous_r_reg_n_0_[1] ),
        .I3(\stable_cnt_reg_n_0_[1] ),
        .I4(\stable_cnt_reg_n_0_[3] ),
        .I5(\stable_cnt_reg_n_0_[2] ),
        .O(\FSM_sequential_wl_state_r[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \FSM_sequential_wl_state_r[3]_i_9 
       (.I0(wr_level_done_r5),
        .I1(wl_sm_start),
        .I2(wl_state_r__0[1]),
        .I3(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF4F4)) 
    \FSM_sequential_wl_state_r[4]_i_1 
       (.I0(\FSM_sequential_wl_state_r[4]_i_3_n_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_4_n_0 ),
        .I2(\FSM_sequential_wl_state_r[4]_i_5_n_0 ),
        .I3(\FSM_sequential_wl_state_r[4]_i_6_n_0 ),
        .I4(wl_state_r__0[4]),
        .I5(\FSM_sequential_wl_state_r[4]_i_7_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_wl_state_r[4]_i_10 
       (.I0(wr_level_start_r),
        .I1(wl_sm_start),
        .I2(wr_level_done_r_reg_n_0),
        .O(\FSM_sequential_wl_state_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0008000800088088)) 
    \FSM_sequential_wl_state_r[4]_i_11 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[1]),
        .I3(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I4(\FSM_sequential_wl_state_r[4]_i_18_n_0 ),
        .I5(wl_state_r__0[0]),
        .O(\FSM_sequential_wl_state_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \FSM_sequential_wl_state_r[4]_i_12 
       (.I0(\corse_inc_reg_n_0_[1][1] ),
        .I1(\corse_inc_reg_n_0_[0][1] ),
        .I2(\corse_inc[1][0]_i_2_n_0 ),
        .I3(\corse_inc_reg_n_0_[0][2] ),
        .I4(\dqs_count_r_reg[0]_rep_n_0 ),
        .I5(\corse_inc_reg_n_0_[1][2] ),
        .O(\FSM_sequential_wl_state_r[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \FSM_sequential_wl_state_r[4]_i_13 
       (.I0(\FSM_sequential_wl_state_r[4]_i_19_n_0 ),
        .I1(wrlvl_byte_redo_r),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[0]),
        .I4(\FSM_sequential_wl_state_r[4]_i_20_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_wl_state_r[4]_i_14 
       (.I0(incdec_wait_cnt_reg[0]),
        .I1(incdec_wait_cnt_reg[1]),
        .I2(incdec_wait_cnt_reg[3]),
        .I3(incdec_wait_cnt_reg[2]),
        .O(\FSM_sequential_wl_state_r[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h7477CCCC)) 
    \FSM_sequential_wl_state_r[4]_i_15 
       (.I0(wr_level_done_r5),
        .I1(wl_state_r__0[2]),
        .I2(\FSM_sequential_wl_state_r[4]_i_21_n_0 ),
        .I3(inhibit_edge_detect_r_i_7_n_0),
        .I4(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEEBAEEBAEEBAEEAA)) 
    \FSM_sequential_wl_state_r[4]_i_16 
       (.I0(\FSM_sequential_wl_state_r[4]_i_22_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[4]),
        .I4(p_0_in),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_wl_state_r[4]_i_17 
       (.I0(\fine_dec_cnt_reg_n_0_[5] ),
        .I1(\fine_dec_cnt_reg_n_0_[3] ),
        .I2(\fine_dec_cnt_reg_n_0_[1] ),
        .I3(\fine_dec_cnt_reg_n_0_[0] ),
        .I4(\fine_dec_cnt_reg_n_0_[2] ),
        .I5(\fine_dec_cnt_reg_n_0_[4] ),
        .O(\FSM_sequential_wl_state_r[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \FSM_sequential_wl_state_r[4]_i_18 
       (.I0(\corse_dec_reg[1]_7 [2]),
        .I1(\corse_dec_reg[0]_8 [2]),
        .I2(\corse_dec[1][2]_i_4_n_0 ),
        .I3(\corse_dec_reg[0]_8 [0]),
        .I4(dqs_count_r[0]),
        .I5(\corse_dec_reg[1]_7 [0]),
        .O(\FSM_sequential_wl_state_r[4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h08000888)) 
    \FSM_sequential_wl_state_r[4]_i_19 
       (.I0(\wrlvl_redo_corse_inc[1]_i_3_n_0 ),
        .I1(\wrlvl_redo_corse_inc_reg[0]_0 ),
        .I2(\final_coarse_tap_reg_n_0_[1][2] ),
        .I3(\corse_cnt_reg[0][0]_0 [0]),
        .I4(\final_coarse_tap_reg_n_0_[0][2] ),
        .O(\FSM_sequential_wl_state_r[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF444F4F4)) 
    \FSM_sequential_wl_state_r[4]_i_2 
       (.I0(\FSM_sequential_wl_state_r[4]_i_8_n_0 ),
        .I1(wl_state_r__0[0]),
        .I2(\FSM_sequential_wl_state_r[4]_i_9_n_0 ),
        .I3(\FSM_sequential_wl_state_r[4]_i_10_n_0 ),
        .I4(wl_state_r__0[3]),
        .I5(\FSM_sequential_wl_state_r[4]_i_11_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h7E7EFF7F)) 
    \FSM_sequential_wl_state_r[4]_i_20 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[1]),
        .I3(\FSM_sequential_wl_state_r[4]_i_10_n_0 ),
        .I4(wl_state_r__0[0]),
        .O(\FSM_sequential_wl_state_r[4]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_wl_state_r[4]_i_21 
       (.I0(\stable_cnt_reg_n_0_[2] ),
        .I1(\stable_cnt_reg_n_0_[3] ),
        .I2(\stable_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_wl_state_r[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \FSM_sequential_wl_state_r[4]_i_22 
       (.I0(\rd_data_edge_detect_r_reg_n_0_[0] ),
        .I1(dqs_count_r[0]),
        .I2(\rd_data_edge_detect_r_reg_n_0_[1] ),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[4]),
        .I5(wl_edge_detect_valid_r_reg_n_0),
        .O(\FSM_sequential_wl_state_r[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000FF00F100FF0)) 
    \FSM_sequential_wl_state_r[4]_i_3 
       (.I0(wr_level_done_r5),
        .I1(wrlvl_byte_redo),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[1]),
        .I5(wl_sm_start),
        .O(\FSM_sequential_wl_state_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80808000)) 
    \FSM_sequential_wl_state_r[4]_i_4 
       (.I0(wr_level_done_r5),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[1]),
        .I3(\fine_inc[1][5]_i_5_n_0 ),
        .I4(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .I5(\FSM_sequential_wl_state_r[4]_i_13_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0FE00000000)) 
    \FSM_sequential_wl_state_r[4]_i_5 
       (.I0(wrlvl_byte_redo),
        .I1(wl_sm_start),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00708A8A7575)) 
    \FSM_sequential_wl_state_r[4]_i_6 
       (.I0(wl_state_r__0[0]),
        .I1(\FSM_sequential_wl_state_r[4]_i_14_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_sm_start),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0450000004550005)) 
    \FSM_sequential_wl_state_r[4]_i_7 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(wl_sm_start),
        .I5(\FSM_sequential_wl_state_r[4]_i_14_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3032333233323332)) 
    \FSM_sequential_wl_state_r[4]_i_8 
       (.I0(\FSM_sequential_wl_state_r[4]_i_15_n_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_16_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_wl_state_r[4]_i_9 
       (.I0(wl_state_r__0[0]),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDRE \FSM_sequential_wl_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[0]_i_1_n_0 ),
        .Q(wl_state_r__0[0]),
        .R(\corse_dec_reg[1][2]_0 ));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDSE \FSM_sequential_wl_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[1]_i_1_n_0 ),
        .Q(wl_state_r__0[1]),
        .S(\corse_dec_reg[1][2]_0 ));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDSE \FSM_sequential_wl_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[2]_i_1_n_0 ),
        .Q(wl_state_r__0[2]),
        .S(\corse_dec_reg[1][2]_0 ));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDSE \FSM_sequential_wl_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[3]_i_1_n_0 ),
        .Q(wl_state_r__0[3]),
        .S(\corse_dec_reg[1][2]_0 ));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDRE \FSM_sequential_wl_state_r_reg[4] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[4]_i_2_n_0 ),
        .Q(wl_state_r__0[4]),
        .R(\corse_dec_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \calib_sel[1]_i_1 
       (.I0(\calib_sel_reg[1]_3 ),
        .I1(cmd_delay_start0),
        .I2(calib_sel1__1),
        .I3(\calib_sel_reg[1]_4 ),
        .I4(\calib_sel_reg[1]_5 ),
        .I5(\calib_sel_reg[1]_6 ),
        .O(D));
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_cnt[0][0]_i_1 
       (.I0(corse_cnt[0]),
        .I1(\corse_cnt[0][2]_i_3_n_0 ),
        .I2(\corse_cnt_reg_n_0_[0][0] ),
        .O(\corse_cnt[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \corse_cnt[0][0]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(\corse_cnt[0][0]_i_3_n_0 ),
        .I2(p_0_in),
        .I3(\wl_corse_cnt[0][0][0]_i_1_n_0 ),
        .I4(wl_edge_detect_valid_r),
        .I5(\corse_cnt[0][0]_i_5_n_0 ),
        .O(corse_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \corse_cnt[0][0]_i_3 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[4]),
        .O(\corse_cnt[0][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \corse_cnt[0][0]_i_4 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .O(wl_edge_detect_valid_r));
  LUT6 #(
    .INIT(64'hFFFF2277303FFFFF)) 
    \corse_cnt[0][0]_i_5 
       (.I0(\corse_cnt_reg[0][0]_0 [0]),
        .I1(\final_coarse_tap_reg_n_0_[1][0] ),
        .I2(dqs_count_r[0]),
        .I3(\final_coarse_tap_reg_n_0_[0][0] ),
        .I4(wl_state_r__0[4]),
        .I5(wl_state_r__0[2]),
        .O(\corse_cnt[0][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_cnt[0][1]_i_1 
       (.I0(corse_cnt[1]),
        .I1(\corse_cnt[0][2]_i_3_n_0 ),
        .I2(\corse_cnt_reg_n_0_[0][1] ),
        .O(\corse_cnt[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888A888A88888)) 
    \corse_cnt[0][1]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(\corse_cnt[0][1]_i_3_n_0 ),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(\wl_corse_cnt[0][0][1]_i_1_n_0 ),
        .I5(\wl_corse_cnt[0][0][0]_i_1_n_0 ),
        .O(corse_cnt[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44044000)) 
    \corse_cnt[0][1]_i_3 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[4]),
        .I2(dqs_count_r[0]),
        .I3(\final_coarse_tap_reg_n_0_[1][1] ),
        .I4(\final_coarse_tap_reg_n_0_[0][1] ),
        .I5(\corse_cnt[0][1]_i_4_n_0 ),
        .O(\corse_cnt[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \corse_cnt[0][1]_i_4 
       (.I0(\corse_cnt[0][0]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(\final_coarse_tap_reg_n_0_[1][1] ),
        .I3(\corse_cnt_reg[0][0]_0 [0]),
        .I4(\final_coarse_tap_reg_n_0_[0][1] ),
        .I5(\corse_cnt[0][1]_i_5_n_0 ),
        .O(\corse_cnt[0][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \corse_cnt[0][1]_i_5 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[4]),
        .O(\corse_cnt[0][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_cnt[0][2]_i_1 
       (.I0(corse_cnt[2]),
        .I1(\corse_cnt[0][2]_i_3_n_0 ),
        .I2(\corse_cnt_reg_n_0_[0][2] ),
        .O(\corse_cnt[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00080800AAAAAAAA)) 
    \corse_cnt[0][2]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[2]),
        .I3(\corse_cnt[0][2]_i_4_n_0 ),
        .I4(\wl_corse_cnt[0][0][2]_i_1_n_0 ),
        .I5(\corse_cnt[0][2]_i_5_n_0 ),
        .O(corse_cnt[2]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \corse_cnt[0][2]_i_3 
       (.I0(\corse_cnt[0][2]_i_6_n_0 ),
        .I1(\corse_cnt_reg[0][0]_0 [0]),
        .I2(\corse_cnt_reg[0][0]_0 [1]),
        .I3(done_dqs_dec237_out),
        .I4(\FSM_sequential_wl_state_r[4]_i_9_n_0 ),
        .I5(\wl_tap_count_r[5]_i_4_n_0 ),
        .O(\corse_cnt[0][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \corse_cnt[0][2]_i_4 
       (.I0(\corse_cnt_reg_n_0_[0][1] ),
        .I1(\corse_cnt_reg_n_0_[1][1] ),
        .I2(\corse_cnt_reg_n_0_[0][0] ),
        .I3(\dqs_count_r_reg[0]_rep_n_0 ),
        .I4(\corse_cnt_reg_n_0_[1][0] ),
        .O(\corse_cnt[0][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF47FF)) 
    \corse_cnt[0][2]_i_5 
       (.I0(\final_coarse_tap_reg_n_0_[1][2] ),
        .I1(\corse_cnt_reg[0][0]_0 [0]),
        .I2(\final_coarse_tap_reg_n_0_[0][2] ),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[4]),
        .I5(\corse_cnt[0][2]_i_7_n_0 ),
        .O(\corse_cnt[0][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A028A02020202)) 
    \corse_cnt[0][2]_i_6 
       (.I0(\corse_cnt[0][2]_i_8_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(p_0_in),
        .I3(wr_level_done_r5),
        .I4(wrlvl_byte_redo),
        .I5(\fine_inc[0][5]_i_3_n_0 ),
        .O(\corse_cnt[0][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8888888F888)) 
    \corse_cnt[0][2]_i_7 
       (.I0(\corse_cnt[0][0]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(inhibit_edge_detect_r_i_2_n_0),
        .I3(\final_coarse_tap_reg_n_0_[0][2] ),
        .I4(dqs_count_r[0]),
        .I5(\final_coarse_tap_reg_n_0_[1][2] ),
        .O(\corse_cnt[0][2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \corse_cnt[0][2]_i_8 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .O(\corse_cnt[0][2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_cnt[1][0]_i_1 
       (.I0(corse_cnt[0]),
        .I1(\corse_cnt[1][2]_i_2_n_0 ),
        .I2(\corse_cnt_reg_n_0_[1][0] ),
        .O(\corse_cnt[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_cnt[1][1]_i_1 
       (.I0(corse_cnt[1]),
        .I1(\corse_cnt[1][2]_i_2_n_0 ),
        .I2(\corse_cnt_reg_n_0_[1][1] ),
        .O(\corse_cnt[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_cnt[1][2]_i_1 
       (.I0(corse_cnt[2]),
        .I1(\corse_cnt[1][2]_i_2_n_0 ),
        .I2(\corse_cnt_reg_n_0_[1][2] ),
        .O(\corse_cnt[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \corse_cnt[1][2]_i_2 
       (.I0(\corse_cnt[1][2]_i_3_n_0 ),
        .I1(\corse_cnt_reg[0][0]_0 [0]),
        .I2(\corse_cnt_reg[0][0]_0 [1]),
        .I3(done_dqs_dec237_out),
        .I4(\FSM_sequential_wl_state_r[4]_i_9_n_0 ),
        .I5(\wl_tap_count_r[5]_i_4_n_0 ),
        .O(\corse_cnt[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A028A02020202)) 
    \corse_cnt[1][2]_i_3 
       (.I0(\corse_cnt[0][2]_i_8_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(p_0_in),
        .I3(wr_level_done_r5),
        .I4(wrlvl_byte_redo),
        .I5(\fine_inc[1][5]_i_4_n_0 ),
        .O(\corse_cnt[1][2]_i_3_n_0 ));
  FDRE \corse_cnt_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[0][0]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[0][0] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_cnt_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[0][1]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[0][1] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_cnt_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[0][2]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[0][2] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_cnt_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[1][0]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[1][0] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_cnt_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[1][1]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[1][1] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_cnt_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[1][2]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[1][2] ),
        .R(dqs_po_en_stg2_f_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \corse_dec[0][0]_i_1 
       (.I0(\corse_dec[1][1]_i_2_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(\corse_dec[0][2]_i_2_n_0 ),
        .I4(\corse_dec_reg[0]_8 [0]),
        .O(\corse_dec[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6500FFFF6A000000)) 
    \corse_dec[0][1]_i_1 
       (.I0(\corse_dec[1][1]_i_2_n_0 ),
        .I1(\corse_dec_reg[1]_7 [1]),
        .I2(dqs_count_r[0]),
        .I3(\corse_dec[1][1]_i_3_n_0 ),
        .I4(\corse_dec[0][2]_i_2_n_0 ),
        .I5(\corse_dec_reg[0]_8 [1]),
        .O(\corse_dec[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_dec[0][2]_i_1 
       (.I0(corse_dec),
        .I1(\corse_dec[0][2]_i_2_n_0 ),
        .I2(\corse_dec_reg[0]_8 [2]),
        .O(\corse_dec[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \corse_dec[0][2]_i_2 
       (.I0(\fine_inc[0][5]_i_3_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[0]),
        .O(\corse_dec[0][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \corse_dec[1][0]_i_1 
       (.I0(\corse_dec[1][1]_i_2_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(\corse_dec[1][2]_i_3_n_0 ),
        .I4(\corse_dec_reg[1]_7 [0]),
        .O(\corse_dec[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5600FFFF9A000000)) 
    \corse_dec[1][1]_i_1 
       (.I0(\corse_dec[1][1]_i_2_n_0 ),
        .I1(dqs_count_r[0]),
        .I2(\corse_dec_reg[0]_8 [1]),
        .I3(\corse_dec[1][1]_i_3_n_0 ),
        .I4(\corse_dec[1][2]_i_3_n_0 ),
        .I5(\corse_dec_reg[1]_7 [1]),
        .O(\corse_dec[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000FCFAFA00FC)) 
    \corse_dec[1][1]_i_2 
       (.I0(\corse_dec_reg[1]_7 [2]),
        .I1(\corse_dec_reg[0]_8 [2]),
        .I2(\corse_dec[1][2]_i_4_n_0 ),
        .I3(\corse_dec_reg[0]_8 [0]),
        .I4(dqs_count_r[0]),
        .I5(\corse_dec_reg[1]_7 [0]),
        .O(\corse_dec[1][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \corse_dec[1][1]_i_3 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[3]),
        .O(\corse_dec[1][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_dec[1][2]_i_1 
       (.I0(corse_dec),
        .I1(\corse_dec[1][2]_i_3_n_0 ),
        .I2(\corse_dec_reg[1]_7 [2]),
        .O(\corse_dec[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \corse_dec[1][2]_i_2 
       (.I0(\corse_dec[1][1]_i_2_n_0 ),
        .I1(\corse_dec[1][2]_i_4_n_0 ),
        .I2(\corse_dec[1][1]_i_3_n_0 ),
        .I3(\corse_dec_reg[1]_7 [2]),
        .I4(dqs_count_r[0]),
        .I5(\corse_dec_reg[0]_8 [2]),
        .O(corse_dec));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \corse_dec[1][2]_i_3 
       (.I0(\fine_inc[1][5]_i_4_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[0]),
        .O(\corse_dec[1][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_dec[1][2]_i_4 
       (.I0(\corse_dec_reg[1]_7 [1]),
        .I1(dqs_count_r[0]),
        .I2(\corse_dec_reg[0]_8 [1]),
        .O(\corse_dec[1][2]_i_4_n_0 ));
  FDRE \corse_dec_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_dec[0][0]_i_1_n_0 ),
        .Q(\corse_dec_reg[0]_8 [0]),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_dec_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_dec[0][1]_i_1_n_0 ),
        .Q(\corse_dec_reg[0]_8 [1]),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_dec_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_dec[0][2]_i_1_n_0 ),
        .Q(\corse_dec_reg[0]_8 [2]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \corse_dec_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_dec[1][0]_i_1_n_0 ),
        .Q(\corse_dec_reg[1]_7 [0]),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_dec_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_dec[1][1]_i_1_n_0 ),
        .Q(\corse_dec_reg[1]_7 [1]),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_dec_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_dec[1][2]_i_1_n_0 ),
        .Q(\corse_dec_reg[1]_7 [2]),
        .R(\corse_dec_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'h880FFFFF880F0000)) 
    \corse_inc[0][0]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\final_coarse_tap_reg_n_0_[0][0] ),
        .I2(\corse_inc[1][0]_i_2_n_0 ),
        .I3(wl_state_r__0[2]),
        .I4(\corse_inc[0][2]_i_2_n_0 ),
        .I5(\corse_inc_reg_n_0_[0][0] ),
        .O(\corse_inc[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \corse_inc[0][1]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(\final_coarse_tap_reg_n_0_[0][1] ),
        .I3(\corse_inc[1][1]_i_2_n_0 ),
        .I4(\corse_inc[0][2]_i_2_n_0 ),
        .I5(\corse_inc_reg_n_0_[0][1] ),
        .O(\corse_inc[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \corse_inc[0][2]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(\final_coarse_tap_reg_n_0_[0][2] ),
        .I3(\corse_inc[1][2]_i_2_n_0 ),
        .I4(\corse_inc[0][2]_i_2_n_0 ),
        .I5(\corse_inc_reg_n_0_[0][2] ),
        .O(\corse_inc[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808AA0808080808)) 
    \corse_inc[0][2]_i_2 
       (.I0(\corse_inc[1][2]_i_5_n_0 ),
        .I1(\fine_inc[0][5]_i_3_n_0 ),
        .I2(\corse_inc[1][2]_i_6_n_0 ),
        .I3(wr_level_done_r4),
        .I4(wr_level_done_r5),
        .I5(wl_state_r__0[2]),
        .O(\corse_inc[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC505FFFFC5050000)) 
    \corse_inc[1][0]_i_1 
       (.I0(\corse_inc[1][0]_i_2_n_0 ),
        .I1(\wl_tap_count_r[5]_i_4_n_0 ),
        .I2(wl_state_r__0[2]),
        .I3(\final_coarse_tap_reg_n_0_[1][0] ),
        .I4(\corse_inc[1][2]_i_3_n_0 ),
        .I5(\corse_inc_reg_n_0_[1][0] ),
        .O(\corse_inc[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \corse_inc[1][0]_i_2 
       (.I0(\corse_inc_reg_n_0_[1][0] ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\corse_inc_reg_n_0_[0][0] ),
        .O(\corse_inc[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \corse_inc[1][1]_i_1 
       (.I0(\corse_inc[1][1]_i_2_n_0 ),
        .I1(\wl_tap_count_r[5]_i_4_n_0 ),
        .I2(wl_state_r__0[2]),
        .I3(\final_coarse_tap_reg_n_0_[1][1] ),
        .I4(\corse_inc[1][2]_i_3_n_0 ),
        .I5(\corse_inc_reg_n_0_[1][1] ),
        .O(\corse_inc[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4540151040451015)) 
    \corse_inc[1][1]_i_2 
       (.I0(wl_state_r__0[2]),
        .I1(\corse_inc_reg_n_0_[1][1] ),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(\corse_inc_reg_n_0_[0][1] ),
        .I4(\corse_inc_reg_n_0_[1][0] ),
        .I5(\corse_inc_reg_n_0_[0][0] ),
        .O(\corse_inc[1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \corse_inc[1][2]_i_1 
       (.I0(\corse_inc[1][2]_i_2_n_0 ),
        .I1(\wl_tap_count_r[5]_i_4_n_0 ),
        .I2(wl_state_r__0[2]),
        .I3(\final_coarse_tap_reg_n_0_[1][2] ),
        .I4(\corse_inc[1][2]_i_3_n_0 ),
        .I5(\corse_inc_reg_n_0_[1][2] ),
        .O(\corse_inc[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \corse_inc[1][2]_i_2 
       (.I0(wl_state_r__0[2]),
        .I1(\corse_inc_reg_n_0_[1][2] ),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(\corse_inc_reg_n_0_[0][2] ),
        .I4(\corse_inc[1][2]_i_4_n_0 ),
        .O(\corse_inc[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808AA0808080808)) 
    \corse_inc[1][2]_i_3 
       (.I0(\corse_inc[1][2]_i_5_n_0 ),
        .I1(\fine_inc[1][5]_i_4_n_0 ),
        .I2(\corse_inc[1][2]_i_6_n_0 ),
        .I3(wr_level_done_r4),
        .I4(wr_level_done_r5),
        .I5(wl_state_r__0[2]),
        .O(\corse_inc[1][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \corse_inc[1][2]_i_4 
       (.I0(\corse_inc_reg_n_0_[0][0] ),
        .I1(\corse_inc_reg_n_0_[1][0] ),
        .I2(\corse_inc_reg_n_0_[0][1] ),
        .I3(\dqs_count_r_reg[0]_rep_n_0 ),
        .I4(\corse_inc_reg_n_0_[1][1] ),
        .O(\corse_inc[1][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \corse_inc[1][2]_i_5 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[3]),
        .O(\corse_inc[1][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \corse_inc[1][2]_i_6 
       (.I0(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wr_level_done_r5),
        .I3(wrlvl_byte_redo),
        .O(\corse_inc[1][2]_i_6_n_0 ));
  FDRE \corse_inc_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[0][0]_i_1_n_0 ),
        .Q(\corse_inc_reg_n_0_[0][0] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_inc_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[0][1]_i_1_n_0 ),
        .Q(\corse_inc_reg_n_0_[0][1] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_inc_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[0][2]_i_1_n_0 ),
        .Q(\corse_inc_reg_n_0_[0][2] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_inc_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[1][0]_i_1_n_0 ),
        .Q(\corse_inc_reg_n_0_[1][0] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_inc_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[1][1]_i_1_n_0 ),
        .Q(\corse_inc_reg_n_0_[1][1] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \corse_inc_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[1][2]_i_1_n_0 ),
        .Q(\corse_inc_reg_n_0_[1][2] ),
        .R(dqs_po_en_stg2_f_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \ctl_lane_cnt[1]_i_2 
       (.I0(dqs_po_dec_done_reg_0),
        .I1(\calib_sel_reg[1]_7 ),
        .O(cmd_delay_start0));
  LUT6 #(
    .INIT(64'h0455FFFF04550000)) 
    dq_cnt_inc_i_1
       (.I0(\fine_inc[1][5]_i_4_n_0 ),
        .I1(\corse_dec[1][1]_i_3_n_0 ),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[2]),
        .I4(dq_cnt_inc_i_2_n_0),
        .I5(p_0_in),
        .O(dq_cnt_inc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00010200)) 
    dq_cnt_inc_i_2
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[1]),
        .O(dq_cnt_inc_i_2_n_0));
  FDSE dq_cnt_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dq_cnt_inc_i_1_n_0),
        .Q(p_0_in),
        .S(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFFFFFE00000)) 
    \dqs_count_r[0]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(\dqs_count_r[0]_i_2_n_0 ),
        .I2(\dqs_count_r[0]_i_3_n_0 ),
        .I3(\dqs_count_r[0]_i_4_n_0 ),
        .I4(\dqs_count_r[1]_i_4_n_0 ),
        .I5(\dqs_count_r_reg[0]_rep_n_0 ),
        .O(\dqs_count_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FFFF08000800)) 
    \dqs_count_r[0]_i_2 
       (.I0(\corse_cnt_reg[0][0]_0 [0]),
        .I1(wrlvl_byte_redo),
        .I2(wrlvl_byte_redo_r),
        .I3(\FSM_sequential_wl_state_r[4]_i_9_n_0 ),
        .I4(\dqs_count_r[0]_i_5_n_0 ),
        .I5(dqs_count_r[0]),
        .O(\dqs_count_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10011101)) 
    \dqs_count_r[0]_i_3 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .I2(\fine_inc[1][5]_i_5_n_0 ),
        .I3(dqs_count_r[0]),
        .I4(dqs_count_r[1]),
        .I5(\dqs_count_r[0]_i_6_n_0 ),
        .O(\dqs_count_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDD11DD55D311DF55)) 
    \dqs_count_r[0]_i_4 
       (.I0(\dqs_count_r[0]_i_7_n_0 ),
        .I1(dqs_count_r[0]),
        .I2(\dqs_count_r[1]_i_8_n_0 ),
        .I3(\dqs_count_r[0]_i_8_n_0 ),
        .I4(dqs_count_r[1]),
        .I5(\fine_inc[1][5]_i_5_n_0 ),
        .O(\dqs_count_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55575557FF575557)) 
    \dqs_count_r[0]_i_5 
       (.I0(\rank_cnt_r[1]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[2]),
        .I4(wr_level_done_r4),
        .I5(wr_level_done_r5),
        .O(\dqs_count_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h40044404FFFFFFFF)) 
    \dqs_count_r[0]_i_6 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .I2(wrlvl_byte_redo),
        .I3(dqs_count_r[0]),
        .I4(dqs_count_r[1]),
        .I5(wl_state_r__0[4]),
        .O(\dqs_count_r[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \dqs_count_r[0]_i_7 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[2]),
        .O(\dqs_count_r[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dqs_count_r[0]_i_8 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[0]),
        .O(\dqs_count_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    \dqs_count_r[1]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(dqs_count_r[1]),
        .I2(\dqs_count_r[1]_i_2_n_0 ),
        .I3(\dqs_count_r[1]_i_3_n_0 ),
        .I4(\dqs_count_r[1]_i_4_n_0 ),
        .I5(dqs_count_r[1]),
        .O(\dqs_count_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF0FEFEF)) 
    \dqs_count_r[1]_i_2 
       (.I0(\dqs_count_r[1]_i_5_n_0 ),
        .I1(\fine_inc_reg[1]_3 [5]),
        .I2(dqs_count_r[0]),
        .I3(wrlvl_byte_redo),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[3]),
        .O(\dqs_count_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5545)) 
    \dqs_count_r[1]_i_3 
       (.I0(\dqs_count_r[1]_i_6_n_0 ),
        .I1(\dqs_count_r[1]_i_7_n_0 ),
        .I2(wl_state_r__0[3]),
        .I3(\dqs_count_r[1]_i_8_n_0 ),
        .I4(\dqs_count_r[1]_i_9_n_0 ),
        .O(\dqs_count_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h0822180A)) 
    \dqs_count_r[1]_i_4 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[0]),
        .O(\dqs_count_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \dqs_count_r[1]_i_5 
       (.I0(\fine_inc_reg[1]_3 [3]),
        .I1(\fine_inc_reg[0]_4 [3]),
        .I2(\fine_inc[1][3]_i_3_n_0 ),
        .I3(\fine_inc_reg[0]_4 [4]),
        .I4(\dqs_count_r_reg[0]_rep_n_0 ),
        .I5(\fine_inc_reg[1]_3 [4]),
        .O(\dqs_count_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFFFFF4F)) 
    \dqs_count_r[1]_i_6 
       (.I0(wl_state_r__0[3]),
        .I1(dqs_count_r[0]),
        .I2(dqs_count_r[1]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[0]),
        .O(\dqs_count_r[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \dqs_count_r[1]_i_7 
       (.I0(\dqs_count_r[1]_i_5_n_0 ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\fine_inc_reg[1]_3 [5]),
        .O(\dqs_count_r[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dqs_count_r[1]_i_8 
       (.I0(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .I1(wrlvl_byte_redo),
        .I2(wr_level_done_r5),
        .O(\dqs_count_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F88AF00)) 
    \dqs_count_r[1]_i_9 
       (.I0(\FSM_sequential_wl_state_r[4]_i_9_n_0 ),
        .I1(\corse_cnt_reg[0][0]_0 [1]),
        .I2(\dqs_count_r[0]_i_5_n_0 ),
        .I3(dqs_count_r[1]),
        .I4(done_dqs_dec237_out),
        .I5(wl_state_r__0[4]),
        .O(\dqs_count_r[1]_i_9_n_0 ));
  (* MAX_FANOUT = "50" *) 
  (* ORIG_CELL_NAME = "dqs_count_r_reg[0]" *) 
  FDRE \dqs_count_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_count_r[0]_i_1_n_0 ),
        .Q(dqs_count_r[0]),
        .R(\corse_dec_reg[1][2]_0 ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* MAX_FANOUT = "50" *) 
  (* ORIG_CELL_NAME = "dqs_count_r_reg[0]" *) 
  FDRE \dqs_count_r_reg[0]_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_count_r[0]_i_1_n_0 ),
        .Q(\dqs_count_r_reg[0]_rep_n_0 ),
        .R(\dqs_count_r_reg[0]_rep_0 ));
  (* MAX_FANOUT = "50" *) 
  FDRE \dqs_count_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_count_r[1]_i_1_n_0 ),
        .Q(dqs_count_r[1]),
        .R(\corse_dec_reg[1][2]_0 ));
  (* syn_maxfan = "2" *) 
  FDRE dqs_po_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done),
        .Q(dqs_po_dec_done_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABAEAAAAABAAAAAB)) 
    dqs_po_en_stg2_f_i_1
       (.I0(po_cnt_dec_reg_0),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[3]),
        .I5(wl_state_r__0[0]),
        .O(dqs_po_en_stg2_f_i_1_n_0));
  FDRE dqs_po_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_en_stg2_f_i_1_n_0),
        .Q(dqs_po_en_stg2_f),
        .R(dqs_po_en_stg2_f_reg_1));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    dqs_po_stg2_f_incdec_i_1
       (.I0(dqs_po_stg2_f_incdec_i_2_n_0),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[3]),
        .I5(po_cnt_dec_reg_1),
        .O(dqs_po_stg2_f_incdec_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFE)) 
    dqs_po_stg2_f_incdec_i_2
       (.I0(wl_state_r__0[0]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[4]),
        .I5(po_cnt_dec_reg_0),
        .O(dqs_po_stg2_f_incdec_i_2_n_0));
  FDRE dqs_po_stg2_f_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_stg2_f_incdec_i_1_n_0),
        .Q(dqs_po_stg2_f_incdec),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    dqs_wl_po_stg2_c_incdec_i_1
       (.I0(wl_state_r__0[0]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[1]),
        .O(dqs_wl_po_stg2_c_incdec_i_1_n_0));
  FDRE dqs_wl_po_stg2_c_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_wl_po_stg2_c_incdec_i_1_n_0),
        .Q(po_stg2_cincdec),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \final_coarse_tap_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][0]_9 [0]),
        .Q(\final_coarse_tap_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \final_coarse_tap_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][0]_9 [1]),
        .Q(\final_coarse_tap_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \final_coarse_tap_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][0]_9 [2]),
        .Q(\final_coarse_tap_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \final_coarse_tap_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][1]_10 [0]),
        .Q(\final_coarse_tap_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \final_coarse_tap_reg[1][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][1]_10 [1]),
        .Q(\final_coarse_tap_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \final_coarse_tap_reg[1][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][1]_10 [2]),
        .Q(\final_coarse_tap_reg_n_0_[1][2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCCC55C5)) 
    \fine_dec_cnt[0]_i_1 
       (.I0(\fine_dec_cnt_reg_n_0_[0] ),
        .I1(\wl_tap_count_r_reg_n_0_[0] ),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[2]),
        .O(fine_dec_cnt[0]));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \fine_dec_cnt[1]_i_1 
       (.I0(\wl_tap_count_r_reg_n_0_[1] ),
        .I1(\fine_dec_cnt[5]_i_7_n_0 ),
        .I2(\fine_dec_cnt_reg_n_0_[0] ),
        .I3(\fine_dec_cnt_reg_n_0_[1] ),
        .I4(wl_state_r__0[2]),
        .O(fine_dec_cnt[1]));
  LUT6 #(
    .INIT(64'h00000000A9A9FF00)) 
    \fine_dec_cnt[2]_i_1 
       (.I0(\fine_dec_cnt_reg_n_0_[2] ),
        .I1(\fine_dec_cnt_reg_n_0_[0] ),
        .I2(\fine_dec_cnt_reg_n_0_[1] ),
        .I3(\wl_tap_count_r_reg_n_0_[2] ),
        .I4(\fine_dec_cnt[5]_i_7_n_0 ),
        .I5(wl_state_r__0[2]),
        .O(fine_dec_cnt[2]));
  LUT5 #(
    .INIT(32'h000099F0)) 
    \fine_dec_cnt[3]_i_1 
       (.I0(\fine_dec_cnt_reg_n_0_[3] ),
        .I1(\fine_dec_cnt[3]_i_2_n_0 ),
        .I2(\wl_tap_count_r_reg_n_0_[3] ),
        .I3(\fine_dec_cnt[5]_i_7_n_0 ),
        .I4(wl_state_r__0[2]),
        .O(fine_dec_cnt[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \fine_dec_cnt[3]_i_2 
       (.I0(\fine_dec_cnt_reg_n_0_[2] ),
        .I1(\fine_dec_cnt_reg_n_0_[0] ),
        .I2(\fine_dec_cnt_reg_n_0_[1] ),
        .O(\fine_dec_cnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000099F0)) 
    \fine_dec_cnt[4]_i_1 
       (.I0(\fine_dec_cnt[4]_i_2_n_0 ),
        .I1(\fine_dec_cnt_reg_n_0_[4] ),
        .I2(\wl_tap_count_r_reg_n_0_[4] ),
        .I3(\fine_dec_cnt[5]_i_7_n_0 ),
        .I4(wl_state_r__0[2]),
        .O(fine_dec_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fine_dec_cnt[4]_i_2 
       (.I0(\fine_dec_cnt_reg_n_0_[3] ),
        .I1(\fine_dec_cnt_reg_n_0_[1] ),
        .I2(\fine_dec_cnt_reg_n_0_[0] ),
        .I3(\fine_dec_cnt_reg_n_0_[2] ),
        .O(\fine_dec_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAAAAAAAAA)) 
    \fine_dec_cnt[5]_i_1 
       (.I0(\fine_dec_cnt[5]_i_3_n_0 ),
        .I1(\fine_dec_cnt[5]_i_4_n_0 ),
        .I2(\fine_dec_cnt[5]_i_5_n_0 ),
        .I3(wl_sm_start),
        .I4(wl_state_r__0[4]),
        .I5(\fine_dec_cnt[5]_i_6_n_0 ),
        .O(\fine_dec_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h47CF77FFFFFFFFFF)) 
    \fine_dec_cnt[5]_i_10 
       (.I0(\corse_cnt_reg_n_0_[1][0] ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\corse_cnt_reg_n_0_[0][0] ),
        .I3(\corse_cnt_reg_n_0_[1][1] ),
        .I4(\corse_cnt_reg_n_0_[0][1] ),
        .I5(\wl_corse_cnt[0][0][2]_i_1_n_0 ),
        .O(\fine_dec_cnt[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \fine_dec_cnt[5]_i_2 
       (.I0(\wl_tap_count_r_reg_n_0_[5] ),
        .I1(\fine_dec_cnt[5]_i_7_n_0 ),
        .I2(\fine_dec_cnt[5]_i_8_n_0 ),
        .I3(\fine_dec_cnt_reg_n_0_[5] ),
        .I4(wl_state_r__0[2]),
        .O(fine_dec_cnt[5]));
  LUT6 #(
    .INIT(64'h000000002000200F)) 
    \fine_dec_cnt[5]_i_3 
       (.I0(wrlvl_byte_redo),
        .I1(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I5(\dqs_count_r[0]_i_7_n_0 ),
        .O(\fine_dec_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fine_dec_cnt[5]_i_4 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[0]),
        .O(\fine_dec_cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \fine_dec_cnt[5]_i_5 
       (.I0(\rd_data_previous_r_reg_n_0_[0] ),
        .I1(dqs_count_r[0]),
        .I2(\rd_data_previous_r_reg_n_0_[1] ),
        .I3(\stable_cnt_reg_n_0_[1] ),
        .I4(\stable_cnt_reg_n_0_[3] ),
        .I5(\stable_cnt_reg_n_0_[2] ),
        .O(\fine_dec_cnt[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0077C07700770077)) 
    \fine_dec_cnt[5]_i_6 
       (.I0(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I1(wl_state_r__0[4]),
        .I2(wl_edge_detect_valid_r_reg_n_0),
        .I3(wl_state_r__0[1]),
        .I4(\fine_dec_cnt[5]_i_9_n_0 ),
        .I5(\fine_dec_cnt[5]_i_10_n_0 ),
        .O(\fine_dec_cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \fine_dec_cnt[5]_i_7 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[3]),
        .O(\fine_dec_cnt[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fine_dec_cnt[5]_i_8 
       (.I0(\fine_dec_cnt_reg_n_0_[4] ),
        .I1(\fine_dec_cnt_reg_n_0_[2] ),
        .I2(\fine_dec_cnt_reg_n_0_[0] ),
        .I3(\fine_dec_cnt_reg_n_0_[1] ),
        .I4(\fine_dec_cnt_reg_n_0_[3] ),
        .O(\fine_dec_cnt[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFFFFFFFFFFFFF)) 
    \fine_dec_cnt[5]_i_9 
       (.I0(\rd_data_edge_detect_r_reg_n_0_[0] ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\rd_data_edge_detect_r_reg_n_0_[1] ),
        .I3(\wl_tap_count_r_reg_n_0_[3] ),
        .I4(\wl_tap_count_r_reg_n_0_[4] ),
        .I5(\wl_tap_count_r_reg_n_0_[5] ),
        .O(\fine_dec_cnt[5]_i_9_n_0 ));
  FDRE \fine_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\fine_dec_cnt[5]_i_1_n_0 ),
        .D(fine_dec_cnt[0]),
        .Q(\fine_dec_cnt_reg_n_0_[0] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \fine_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\fine_dec_cnt[5]_i_1_n_0 ),
        .D(fine_dec_cnt[1]),
        .Q(\fine_dec_cnt_reg_n_0_[1] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \fine_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\fine_dec_cnt[5]_i_1_n_0 ),
        .D(fine_dec_cnt[2]),
        .Q(\fine_dec_cnt_reg_n_0_[2] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \fine_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\fine_dec_cnt[5]_i_1_n_0 ),
        .D(fine_dec_cnt[3]),
        .Q(\fine_dec_cnt_reg_n_0_[3] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \fine_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\fine_dec_cnt[5]_i_1_n_0 ),
        .D(fine_dec_cnt[4]),
        .Q(\fine_dec_cnt_reg_n_0_[4] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \fine_dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\fine_dec_cnt[5]_i_1_n_0 ),
        .D(fine_dec_cnt[5]),
        .Q(\fine_dec_cnt_reg_n_0_[5] ),
        .R(dqs_po_en_stg2_f_reg_1));
  LUT6 #(
    .INIT(64'h888AAA8A00022202)) 
    \fine_inc[0][0]_i_1 
       (.I0(\fine_inc[1][0]_i_2_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(\fine_inc_reg[0]_4 [0]),
        .I3(\dqs_count_r_reg[0]_rep_n_0 ),
        .I4(\fine_inc_reg[1]_3 [0]),
        .I5(\gen_final_tap[0].final_val_reg_n_0_[0][0] ),
        .O(fine_inc[0]));
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[0][1]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][1]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[0].final_val_reg_n_0_[0][1] ),
        .O(fine_inc[1]));
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[0][2]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][2]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[0].final_val_reg_n_0_[0][2] ),
        .O(fine_inc[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[0][3]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][3]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[0].final_val_reg_n_0_[0][3] ),
        .O(fine_inc[3]));
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[0][4]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][4]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[0].final_val_reg_n_0_[0][4] ),
        .O(fine_inc[4]));
  LUT6 #(
    .INIT(64'h0080AA0000800000)) 
    \fine_inc[0][5]_i_1 
       (.I0(\fine_inc[1][5]_i_3_n_0 ),
        .I1(\fine_inc[0][5]_i_3_n_0 ),
        .I2(\fine_inc[1][5]_i_5_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(wr_level_done_r5),
        .I5(wr_level_done_r4),
        .O(\fine_inc[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \fine_inc[0][5]_i_2 
       (.I0(\fine_inc[1][5]_i_6_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(\gen_final_tap[0].final_val_reg_n_0_[0][5] ),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[0]),
        .O(\fine_inc[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fine_inc[0][5]_i_3 
       (.I0(dqs_count_r[1]),
        .I1(dqs_count_r[0]),
        .O(\fine_inc[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888AAA8A00022202)) 
    \fine_inc[1][0]_i_1 
       (.I0(\fine_inc[1][0]_i_2_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(\fine_inc_reg[0]_4 [0]),
        .I3(\dqs_count_r_reg[0]_rep_n_0 ),
        .I4(\fine_inc_reg[1]_3 [0]),
        .I5(\gen_final_tap[1].final_val_reg_n_0_[1][0] ),
        .O(\fine_inc[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fine_inc[1][0]_i_2 
       (.I0(wl_state_r__0[0]),
        .I1(wl_state_r__0[4]),
        .O(\fine_inc[1][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[1][1]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][1]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[1].final_val_reg_n_0_[1][1] ),
        .O(\fine_inc[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4540151040451015)) 
    \fine_inc[1][1]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(\fine_inc_reg[1]_3 [1]),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(\fine_inc_reg[0]_4 [1]),
        .I4(\fine_inc_reg[1]_3 [0]),
        .I5(\fine_inc_reg[0]_4 [0]),
        .O(\fine_inc[1][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[1][2]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][2]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[1].final_val_reg_n_0_[1][2] ),
        .O(\fine_inc[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \fine_inc[1][2]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(\fine_inc_reg[1]_3 [2]),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(\fine_inc_reg[0]_4 [2]),
        .I4(\fine_inc[1][2]_i_3_n_0 ),
        .O(\fine_inc[1][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \fine_inc[1][2]_i_3 
       (.I0(\fine_inc_reg[0]_4 [0]),
        .I1(\fine_inc_reg[1]_3 [0]),
        .I2(\fine_inc_reg[0]_4 [1]),
        .I3(\dqs_count_r_reg[0]_rep_n_0 ),
        .I4(\fine_inc_reg[1]_3 [1]),
        .O(\fine_inc[1][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[1][3]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][3]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[1].final_val_reg_n_0_[1][3] ),
        .O(\fine_inc[1][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \fine_inc[1][3]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(\fine_inc_reg[1]_3 [3]),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(\fine_inc_reg[0]_4 [3]),
        .I4(\fine_inc[1][3]_i_3_n_0 ),
        .O(\fine_inc[1][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \fine_inc[1][3]_i_3 
       (.I0(\fine_inc_reg[1]_3 [1]),
        .I1(\fine_inc_reg[0]_4 [1]),
        .I2(\fine_inc[1][3]_i_4_n_0 ),
        .I3(\fine_inc_reg[0]_4 [2]),
        .I4(\dqs_count_r_reg[0]_rep_n_0 ),
        .I5(\fine_inc_reg[1]_3 [2]),
        .O(\fine_inc[1][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fine_inc[1][3]_i_4 
       (.I0(\fine_inc_reg[1]_3 [0]),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\fine_inc_reg[0]_4 [0]),
        .O(\fine_inc[1][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h44404040)) 
    \fine_inc[1][4]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[0]),
        .I2(\fine_inc[1][4]_i_2_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[1].final_val_reg_n_0_[1][4] ),
        .O(\fine_inc[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \fine_inc[1][4]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(\fine_inc_reg[1]_3 [4]),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(\fine_inc_reg[0]_4 [4]),
        .I4(\fine_inc[1][4]_i_3_n_0 ),
        .O(\fine_inc[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \fine_inc[1][4]_i_3 
       (.I0(\fine_inc_reg[1]_3 [2]),
        .I1(\fine_inc_reg[0]_4 [2]),
        .I2(\fine_inc[1][2]_i_3_n_0 ),
        .I3(\fine_inc_reg[0]_4 [3]),
        .I4(\dqs_count_r_reg[0]_rep_n_0 ),
        .I5(\fine_inc_reg[1]_3 [3]),
        .O(\fine_inc[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080AA0000800000)) 
    \fine_inc[1][5]_i_1 
       (.I0(\fine_inc[1][5]_i_3_n_0 ),
        .I1(\fine_inc[1][5]_i_4_n_0 ),
        .I2(\fine_inc[1][5]_i_5_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(wr_level_done_r5),
        .I5(wr_level_done_r4),
        .O(\fine_inc[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \fine_inc[1][5]_i_2 
       (.I0(\fine_inc[1][5]_i_6_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(\gen_final_tap[1].final_val_reg_n_0_[1][5] ),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[0]),
        .O(\fine_inc[1][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \fine_inc[1][5]_i_3 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[3]),
        .O(\fine_inc[1][5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fine_inc[1][5]_i_4 
       (.I0(dqs_count_r[0]),
        .I1(dqs_count_r[1]),
        .O(\fine_inc[1][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \fine_inc[1][5]_i_5 
       (.I0(\dqs_count_r[1]_i_5_n_0 ),
        .I1(\fine_inc_reg[0]_4 [5]),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(\fine_inc_reg[1]_3 [5]),
        .O(\fine_inc[1][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hB847)) 
    \fine_inc[1][5]_i_6 
       (.I0(\fine_inc_reg[1]_3 [5]),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\fine_inc_reg[0]_4 [5]),
        .I3(\dqs_count_r[1]_i_5_n_0 ),
        .O(\fine_inc[1][5]_i_6_n_0 ));
  FDRE \fine_inc_reg[0][0] 
       (.C(CLK),
        .CE(\fine_inc[0][5]_i_1_n_0 ),
        .D(fine_inc[0]),
        .Q(\fine_inc_reg[0]_4 [0]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[0][1] 
       (.C(CLK),
        .CE(\fine_inc[0][5]_i_1_n_0 ),
        .D(fine_inc[1]),
        .Q(\fine_inc_reg[0]_4 [1]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[0][2] 
       (.C(CLK),
        .CE(\fine_inc[0][5]_i_1_n_0 ),
        .D(fine_inc[2]),
        .Q(\fine_inc_reg[0]_4 [2]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[0][3] 
       (.C(CLK),
        .CE(\fine_inc[0][5]_i_1_n_0 ),
        .D(fine_inc[3]),
        .Q(\fine_inc_reg[0]_4 [3]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[0][4] 
       (.C(CLK),
        .CE(\fine_inc[0][5]_i_1_n_0 ),
        .D(fine_inc[4]),
        .Q(\fine_inc_reg[0]_4 [4]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[0][5] 
       (.C(CLK),
        .CE(\fine_inc[0][5]_i_1_n_0 ),
        .D(\fine_inc[0][5]_i_2_n_0 ),
        .Q(\fine_inc_reg[0]_4 [5]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[1][0] 
       (.C(CLK),
        .CE(\fine_inc[1][5]_i_1_n_0 ),
        .D(\fine_inc[1][0]_i_1_n_0 ),
        .Q(\fine_inc_reg[1]_3 [0]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[1][1] 
       (.C(CLK),
        .CE(\fine_inc[1][5]_i_1_n_0 ),
        .D(\fine_inc[1][1]_i_1_n_0 ),
        .Q(\fine_inc_reg[1]_3 [1]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[1][2] 
       (.C(CLK),
        .CE(\fine_inc[1][5]_i_1_n_0 ),
        .D(\fine_inc[1][2]_i_1_n_0 ),
        .Q(\fine_inc_reg[1]_3 [2]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[1][3] 
       (.C(CLK),
        .CE(\fine_inc[1][5]_i_1_n_0 ),
        .D(\fine_inc[1][3]_i_1_n_0 ),
        .Q(\fine_inc_reg[1]_3 [3]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[1][4] 
       (.C(CLK),
        .CE(\fine_inc[1][5]_i_1_n_0 ),
        .D(\fine_inc[1][4]_i_1_n_0 ),
        .Q(\fine_inc_reg[1]_3 [4]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \fine_inc_reg[1][5] 
       (.C(CLK),
        .CE(\fine_inc[1][5]_i_1_n_0 ),
        .D(\fine_inc[1][5]_i_2_n_0 ),
        .Q(\fine_inc_reg[1]_3 [5]),
        .R(\corse_dec_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    flag_ck_negedge_i_1
       (.I0(\stable_cnt[3]_i_4_n_0 ),
        .I1(flag_ck_negedge_i_2_n_0),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[0]),
        .I4(wl_state_r__0[3]),
        .I5(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .O(flag_ck_negedge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hAAAABBFB)) 
    flag_ck_negedge_i_2
       (.I0(wr_level_done_r_reg_n_0),
        .I1(flag_ck_negedge_reg_n_0),
        .I2(\FSM_sequential_wl_state_r[3]_i_8_n_0 ),
        .I3(\stable_cnt_reg_n_0_[0] ),
        .I4(flag_ck_negedge09_out),
        .O(flag_ck_negedge_i_2_n_0));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    flag_ck_negedge_i_3
       (.I0(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[0]),
        .I4(flag_ck_negedge_i_4_n_0),
        .I5(inhibit_edge_detect_r_i_7_n_0),
        .O(flag_ck_negedge09_out));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_ck_negedge_i_4
       (.I0(flag_ck_negedge_i_5_n_0),
        .I1(\stable_cnt_reg_n_0_[0] ),
        .I2(\stable_cnt_reg_n_0_[1] ),
        .I3(\stable_cnt_reg_n_0_[2] ),
        .I4(\stable_cnt_reg_n_0_[3] ),
        .I5(flag_ck_negedge_i_6_n_0),
        .O(flag_ck_negedge_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFE)) 
    flag_ck_negedge_i_5
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[1]),
        .O(flag_ck_negedge_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    flag_ck_negedge_i_6
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[4]),
        .O(flag_ck_negedge_i_6_n_0));
  FDRE flag_ck_negedge_reg
       (.C(CLK),
        .CE(1'b1),
        .D(flag_ck_negedge_i_1_n_0),
        .Q(flag_ck_negedge_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    flag_init_i_1
       (.I0(flag_init),
        .I1(\wl_state_r1_reg_n_0_[0] ),
        .I2(\wl_state_r1_reg_n_0_[3] ),
        .I3(\wl_state_r1_reg_n_0_[2] ),
        .I4(\wl_state_r1_reg_n_0_[4] ),
        .I5(flag_init_i_2_n_0),
        .O(flag_init_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    flag_init_i_2
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[0]),
        .O(flag_init_i_2_n_0));
  FDSE flag_init_reg
       (.C(CLK),
        .CE(1'b1),
        .D(flag_init_i_1_n_0),
        .Q(flag_init),
        .S(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .I2(\dqs_count_r_reg[0]_rep_n_0 ),
        .I3(wr_level_done_reg_0),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_1 ),
        .I5(RSTB),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .I1(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .I2(dqs_count_r[1]),
        .I3(wr_level_done_reg_0),
        .I4(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_2 ),
        .I5(RSTB),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_final_tap[0].final_val[0][5]_i_1 
       (.I0(wr_level_done_r2),
        .I1(wr_level_done_r3),
        .O(p_45_out));
  FDRE \gen_final_tap[0].final_val_reg[0][0] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[0]_5 [0]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][0] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[0].final_val_reg[0][1] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[0]_5 [1]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][1] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[0].final_val_reg[0][2] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[0]_5 [2]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][2] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[0].final_val_reg[0][3] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[0]_5 [3]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][3] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[0].final_val_reg[0][4] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[0]_5 [4]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][4] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[0].final_val_reg[0][5] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[0]_5 [5]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][5] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[1].final_val_reg[1][0] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[1]_6 [0]),
        .Q(\gen_final_tap[1].final_val_reg_n_0_[1][0] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[1].final_val_reg[1][1] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[1]_6 [1]),
        .Q(\gen_final_tap[1].final_val_reg_n_0_[1][1] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[1].final_val_reg[1][2] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[1]_6 [2]),
        .Q(\gen_final_tap[1].final_val_reg_n_0_[1][2] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[1].final_val_reg[1][3] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[1]_6 [3]),
        .Q(\gen_final_tap[1].final_val_reg_n_0_[1][3] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[1].final_val_reg[1][4] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[1]_6 [4]),
        .Q(\gen_final_tap[1].final_val_reg_n_0_[1][4] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \gen_final_tap[1].final_val_reg[1][5] 
       (.C(CLK),
        .CE(p_45_out),
        .D(\smallest_reg[1]_6 [5]),
        .Q(\gen_final_tap[1].final_val_reg_n_0_[1][5] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rd[0].rd_data_rise_wl_r[0]_i_1 
       (.I0(app_rd_data[2]),
        .I1(app_rd_data[3]),
        .I2(app_rd_data[0]),
        .I3(app_rd_data[1]),
        .I4(\gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0 ),
        .O(p_0_in__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \gen_rd[0].rd_data_rise_wl_r[0]_i_2 
       (.I0(app_rd_data[4]),
        .I1(\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ),
        .I2(my_empty),
        .I3(\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ),
        .I4(app_rd_data[6]),
        .I5(app_rd_data[5]),
        .O(\gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0 ));
  FDRE \gen_rd[0].rd_data_rise_wl_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rd[1].rd_data_rise_wl_r[1]_i_1 
       (.I0(app_rd_data[9]),
        .I1(app_rd_data[10]),
        .I2(app_rd_data[7]),
        .I3(app_rd_data[8]),
        .I4(\gen_rd[1].rd_data_rise_wl_r[1]_i_2_n_0 ),
        .O(\gen_rd[1].rd_data_rise_wl_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \gen_rd[1].rd_data_rise_wl_r[1]_i_2 
       (.I0(app_rd_data[11]),
        .I1(\gen_rd[1].rd_data_rise_wl_r_reg[1]_0 ),
        .I2(my_empty_3),
        .I3(mem_out),
        .I4(app_rd_data[13]),
        .I5(app_rd_data[12]),
        .O(\gen_rd[1].rd_data_rise_wl_r[1]_i_2_n_0 ));
  FDRE \gen_rd[1].rd_data_rise_wl_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_rd[1].rd_data_rise_wl_r[1]_i_1_n_0 ),
        .Q(\gen_rd[1].rd_data_rise_wl_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \incdec_wait_cnt[0]_i_1 
       (.I0(incdec_wait_cnt_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \incdec_wait_cnt[1]_i_1 
       (.I0(incdec_wait_cnt_reg[1]),
        .I1(incdec_wait_cnt_reg[0]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \incdec_wait_cnt[2]_i_1 
       (.I0(incdec_wait_cnt_reg[2]),
        .I1(incdec_wait_cnt_reg[0]),
        .I2(incdec_wait_cnt_reg[1]),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFEFFEF)) 
    \incdec_wait_cnt[3]_i_1 
       (.I0(po_cnt_dec_reg_1),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[4]),
        .I5(wl_state_r__0[1]),
        .O(\incdec_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \incdec_wait_cnt[3]_i_2 
       (.I0(incdec_wait_cnt_reg[3]),
        .I1(incdec_wait_cnt_reg[1]),
        .I2(incdec_wait_cnt_reg[0]),
        .I3(incdec_wait_cnt_reg[2]),
        .O(p_0_in__0__0[3]));
  FDRE \incdec_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(incdec_wait_cnt_reg[0]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  FDRE \incdec_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(incdec_wait_cnt_reg[1]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  FDRE \incdec_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(incdec_wait_cnt_reg[2]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  FDRE \incdec_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(incdec_wait_cnt_reg[3]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0DFF0D0D0D00)) 
    inhibit_edge_detect_r_i_1
       (.I0(inhibit_edge_detect_r_i_2_n_0),
        .I1(inhibit_edge_detect_r_i_3_n_0),
        .I2(inhibit_edge_detect_r_i_4_n_0),
        .I3(inhibit_edge_detect_r_i_5_n_0),
        .I4(inhibit_edge_detect_r_i_6_n_0),
        .I5(inhibit_edge_detect_r_reg_n_0),
        .O(inhibit_edge_detect_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    inhibit_edge_detect_r_i_2
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[2]),
        .O(inhibit_edge_detect_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h7)) 
    inhibit_edge_detect_r_i_3
       (.I0(wl_state_r__0[3]),
        .I1(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .O(inhibit_edge_detect_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h0000001D)) 
    inhibit_edge_detect_r_i_4
       (.I0(inhibit_edge_detect_r_i_7_n_0),
        .I1(wl_state_r__0[1]),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[2]),
        .O(inhibit_edge_detect_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000003830)) 
    inhibit_edge_detect_r_i_5
       (.I0(\FSM_sequential_wl_state_r[3]_i_8_n_0 ),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[4]),
        .I3(wl_sm_start),
        .I4(inhibit_edge_detect_r_i_8_n_0),
        .I5(wl_state_r__0[2]),
        .O(inhibit_edge_detect_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h0101000020FF0000)) 
    inhibit_edge_detect_r_i_6
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[2]),
        .I3(\FSM_sequential_wl_state_r[0]_i_7_n_0 ),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[4]),
        .O(inhibit_edge_detect_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    inhibit_edge_detect_r_i_7
       (.I0(\rd_data_previous_r_reg_n_0_[1] ),
        .I1(dqs_count_r[0]),
        .I2(\rd_data_previous_r_reg_n_0_[0] ),
        .O(inhibit_edge_detect_r_i_7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    inhibit_edge_detect_r_i_8
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[3]),
        .O(inhibit_edge_detect_r_i_8_n_0));
  FDSE inhibit_edge_detect_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(inhibit_edge_detect_r_i_1_n_0),
        .Q(inhibit_edge_detect_r_reg_n_0),
        .S(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    phaser_out_i_1
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [1]),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(po_stg2_cincdec),
        .I4(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_1__0
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [1]),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(po_stg2_cincdec),
        .I4(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h0000CC08)) 
    phaser_out_i_1__1
       (.I0(\po_rdval_cnt_reg[8]_0 [1]),
        .I1(po_stg2_cincdec),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(phaser_out),
        .I4(phaser_out_0[0]),
        .O(\calib_sel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    phaser_out_i_1__2
       (.I0(\po_rdval_cnt_reg[8]_0 [1]),
        .I1(\po_rdval_cnt_reg[8]_0 [0]),
        .I2(po_stg2_cincdec),
        .I3(phaser_out),
        .I4(phaser_out_0[0]),
        .O(\calib_sel_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    phaser_out_i_1__3
       (.I0(phaser_out),
        .I1(po_stg2_cincdec),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(\po_rdval_cnt_reg[8]_0 [1]),
        .I4(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_1__4
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [0]),
        .I2(po_stg2_cincdec),
        .I3(\po_rdval_cnt_reg[8]_0 [1]),
        .I4(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_6 ));
  LUT6 #(
    .INIT(64'h00000000FFFCAAA8)) 
    phaser_out_i_2__0
       (.I0(phaser_out_1),
        .I1(dqs_po_en_stg2_f),
        .I2(cmd_po_en_stg2_f),
        .I3(ck_po_stg2_f_en),
        .I4(phaser_out),
        .I5(phaser_out_0[0]),
        .O(dqs_po_en_stg2_f_reg_0));
  LUT5 #(
    .INIT(32'h0000CC08)) 
    phaser_out_i_2__1
       (.I0(\po_rdval_cnt_reg[8]_0 [1]),
        .I1(po_enstg2_f),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(phaser_out),
        .I4(phaser_out_0[0]),
        .O(\calib_sel_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    phaser_out_i_3
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [1]),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(po_enstg2_f),
        .I4(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_3__0
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [1]),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(po_enstg2_f),
        .I4(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_2 ));
  LUT6 #(
    .INIT(64'h00000000FFF01110)) 
    phaser_out_i_3__1
       (.I0(\po_rdval_cnt_reg[8]_0 [1]),
        .I1(\po_rdval_cnt_reg[8]_0 [0]),
        .I2(dqs_po_stg2_f_incdec),
        .I3(ck_po_stg2_f_indec),
        .I4(phaser_out),
        .I5(phaser_out_0[0]),
        .O(\calib_sel_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_3__4
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [0]),
        .I2(po_enstg2_f),
        .I3(\po_rdval_cnt_reg[8]_0 [1]),
        .I4(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_7 ));
  LUT6 #(
    .INIT(64'h0000000040404000)) 
    phaser_out_i_4
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [1]),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(dqs_po_stg2_f_incdec),
        .I4(ck_po_stg2_f_indec),
        .I5(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_3 ));
  LUT6 #(
    .INIT(64'h0000000010101000)) 
    phaser_out_i_4__0
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [1]),
        .I2(\po_rdval_cnt_reg[8]_0 [0]),
        .I3(dqs_po_stg2_f_incdec),
        .I4(ck_po_stg2_f_indec),
        .I5(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_4 ));
  LUT6 #(
    .INIT(64'h0000000011100000)) 
    phaser_out_i_4__2
       (.I0(phaser_out),
        .I1(\po_rdval_cnt_reg[8]_0 [0]),
        .I2(dqs_po_stg2_f_incdec),
        .I3(ck_po_stg2_f_indec),
        .I4(\po_rdval_cnt_reg[8]_0 [1]),
        .I5(phaser_out_0[1]),
        .O(\gen_byte_sel_div2.calib_in_common_reg_8 ));
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r4_reg_srl4 " *) 
  SRL16E phy_ctl_ready_r4_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q),
        .Q(phy_ctl_ready_r4_reg_srl4_n_0));
  FDRE phy_ctl_ready_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_ready_r4_reg_srl4_n_0),
        .Q(phy_ctl_ready_r5),
        .R(1'b0));
  FDRE phy_ctl_ready_r6_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_ready_r5),
        .Q(phy_ctl_ready_r6_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    po_cnt_dec_i_1
       (.I0(wait_cnt_reg[0]),
        .I1(po_cnt_dec_reg_1),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(wait_cnt_reg[1]),
        .I4(po_cnt_dec_i_2_n_0),
        .I5(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(po_cnt_dec_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    po_cnt_dec_i_2
       (.I0(wait_cnt_reg[2]),
        .I1(wait_cnt_reg[3]),
        .O(po_cnt_dec_i_2_n_0));
  FDRE po_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_cnt_dec_i_1_n_0),
        .Q(po_cnt_dec_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005404)) 
    po_dec_done_i_1
       (.I0(\po_rdval_cnt_reg_n_0_[1] ),
        .I1(phy_ctl_ready_r6_reg_n_0),
        .I2(\po_rdval_cnt_reg_n_0_[0] ),
        .I3(po_cnt_dec_reg_0),
        .I4(po_dec_done_i_2_n_0),
        .I5(po_dec_done),
        .O(po_dec_done_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    po_dec_done_i_2
       (.I0(\po_rdval_cnt_reg_n_0_[5] ),
        .I1(\po_rdval_cnt_reg_n_0_[8] ),
        .I2(\po_rdval_cnt_reg_n_0_[6] ),
        .I3(\po_rdval_cnt[8]_i_5_n_0 ),
        .O(po_dec_done_i_2_n_0));
  FDRE po_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_i_1_n_0),
        .Q(po_dec_done),
        .R(dqs_po_en_stg2_f_reg_1));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \po_rdval_cnt[0]_i_1 
       (.I0(\po_rdval_cnt_reg[8]_1 [0]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [0]),
        .I3(\po_rdval_cnt[7]_i_2_n_0 ),
        .I4(\po_rdval_cnt_reg_n_0_[0] ),
        .I5(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(\po_rdval_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FB0808080808FB)) 
    \po_rdval_cnt[1]_i_1 
       (.I0(\po_rdval_cnt_reg[1]_0 ),
        .I1(phy_ctl_ready_r5),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(\po_rdval_cnt[8]_i_3_n_0 ),
        .I4(\po_rdval_cnt_reg_n_0_[0] ),
        .I5(\po_rdval_cnt_reg_n_0_[1] ),
        .O(\po_rdval_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \po_rdval_cnt[2]_i_1 
       (.I0(\po_rdval_cnt_reg[8]_1 [1]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [1]),
        .I3(phy_ctl_ready_r5),
        .I4(phy_ctl_ready_r6_reg_n_0),
        .I5(\po_rdval_cnt[2]_i_2_n_0 ),
        .O(\po_rdval_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \po_rdval_cnt[2]_i_2 
       (.I0(\po_rdval_cnt_reg_n_0_[1] ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_rdval_cnt_reg_n_0_[2] ),
        .I3(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(\po_rdval_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \po_rdval_cnt[3]_i_1 
       (.I0(\po_rdval_cnt_reg[8]_1 [2]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [2]),
        .I3(phy_ctl_ready_r5),
        .I4(phy_ctl_ready_r6_reg_n_0),
        .I5(\po_rdval_cnt[3]_i_2_n_0 ),
        .O(\po_rdval_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \po_rdval_cnt[3]_i_2 
       (.I0(\po_rdval_cnt_reg_n_0_[2] ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_rdval_cnt_reg_n_0_[1] ),
        .I3(\po_rdval_cnt_reg_n_0_[3] ),
        .I4(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(\po_rdval_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \po_rdval_cnt[4]_i_1 
       (.I0(\po_rdval_cnt_reg[8]_1 [3]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [3]),
        .I3(phy_ctl_ready_r5),
        .I4(phy_ctl_ready_r6_reg_n_0),
        .I5(\po_rdval_cnt[4]_i_2_n_0 ),
        .O(\po_rdval_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \po_rdval_cnt[4]_i_2 
       (.I0(\po_rdval_cnt[8]_i_3_n_0 ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_rdval_cnt_reg_n_0_[1] ),
        .I3(\po_rdval_cnt_reg_n_0_[2] ),
        .I4(\po_rdval_cnt_reg_n_0_[3] ),
        .I5(\po_rdval_cnt_reg_n_0_[4] ),
        .O(\po_rdval_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \po_rdval_cnt[5]_i_1 
       (.I0(\po_rdval_cnt_reg[8]_1 [4]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [4]),
        .I3(\po_rdval_cnt[7]_i_2_n_0 ),
        .I4(\po_rdval_cnt_reg_n_0_[5] ),
        .I5(\po_rdval_cnt[5]_i_2_n_0 ),
        .O(\po_rdval_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \po_rdval_cnt[5]_i_2 
       (.I0(\po_rdval_cnt[8]_i_3_n_0 ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_rdval_cnt_reg_n_0_[1] ),
        .I3(\po_rdval_cnt_reg_n_0_[2] ),
        .I4(\po_rdval_cnt_reg_n_0_[3] ),
        .I5(\po_rdval_cnt_reg_n_0_[4] ),
        .O(\po_rdval_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \po_rdval_cnt[6]_i_1 
       (.I0(\po_rdval_cnt_reg[8]_1 [5]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [5]),
        .I3(\po_rdval_cnt[7]_i_2_n_0 ),
        .I4(\po_rdval_cnt[8]_i_3_n_0 ),
        .I5(\po_rdval_cnt[6]_i_2_n_0 ),
        .O(\po_rdval_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \po_rdval_cnt[6]_i_2 
       (.I0(\po_rdval_cnt_reg_n_0_[6] ),
        .I1(\po_rdval_cnt_reg_n_0_[4] ),
        .I2(\po_rdval_cnt_reg_n_0_[3] ),
        .I3(\po_rdval_cnt_reg_n_0_[2] ),
        .I4(\po_rdval_cnt[6]_i_3_n_0 ),
        .I5(\po_rdval_cnt_reg_n_0_[5] ),
        .O(\po_rdval_cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \po_rdval_cnt[6]_i_3 
       (.I0(\po_rdval_cnt_reg_n_0_[1] ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .O(\po_rdval_cnt[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \po_rdval_cnt[7]_i_1 
       (.I0(\po_rdval_cnt_reg[8]_1 [6]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [6]),
        .I3(\po_rdval_cnt[7]_i_2_n_0 ),
        .I4(\po_rdval_cnt_reg_n_0_[7] ),
        .I5(\po_rdval_cnt[7]_i_3_n_0 ),
        .O(\po_rdval_cnt[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_rdval_cnt[7]_i_2 
       (.I0(phy_ctl_ready_r5),
        .I1(phy_ctl_ready_r6_reg_n_0),
        .O(\po_rdval_cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \po_rdval_cnt[7]_i_3 
       (.I0(\po_rdval_cnt[8]_i_6_n_0 ),
        .I1(\po_rdval_cnt[8]_i_3_n_0 ),
        .I2(\po_rdval_cnt_reg_n_0_[6] ),
        .O(\po_rdval_cnt[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \po_rdval_cnt[8]_i_1 
       (.I0(\po_rdval_cnt[8]_i_3_n_0 ),
        .I1(phy_ctl_ready_r5),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(po_cnt_dec_reg_0),
        .O(\po_rdval_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \po_rdval_cnt[8]_i_2 
       (.I0(\po_rdval_cnt_reg[8]_1 [7]),
        .I1(\po_rdval_cnt_reg[8]_0 [2]),
        .I2(\po_counter_read_val_w[0]_1 [7]),
        .I3(phy_ctl_ready_r5),
        .I4(phy_ctl_ready_r6_reg_n_0),
        .I5(\po_rdval_cnt[8]_i_4_n_0 ),
        .O(\po_rdval_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \po_rdval_cnt[8]_i_3 
       (.I0(\po_rdval_cnt_reg_n_0_[0] ),
        .I1(\po_rdval_cnt_reg_n_0_[1] ),
        .I2(\po_rdval_cnt[8]_i_5_n_0 ),
        .I3(\po_rdval_cnt_reg_n_0_[6] ),
        .I4(\po_rdval_cnt_reg_n_0_[8] ),
        .I5(\po_rdval_cnt_reg_n_0_[5] ),
        .O(\po_rdval_cnt[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \po_rdval_cnt[8]_i_4 
       (.I0(\po_rdval_cnt_reg_n_0_[8] ),
        .I1(\po_rdval_cnt_reg_n_0_[7] ),
        .I2(\po_rdval_cnt[8]_i_6_n_0 ),
        .I3(\po_rdval_cnt[8]_i_3_n_0 ),
        .I4(\po_rdval_cnt_reg_n_0_[6] ),
        .O(\po_rdval_cnt[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \po_rdval_cnt[8]_i_5 
       (.I0(\po_rdval_cnt_reg_n_0_[7] ),
        .I1(\po_rdval_cnt_reg_n_0_[3] ),
        .I2(\po_rdval_cnt_reg_n_0_[2] ),
        .I3(\po_rdval_cnt_reg_n_0_[4] ),
        .O(\po_rdval_cnt[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \po_rdval_cnt[8]_i_6 
       (.I0(\po_rdval_cnt_reg_n_0_[5] ),
        .I1(\po_rdval_cnt_reg_n_0_[0] ),
        .I2(\po_rdval_cnt_reg_n_0_[1] ),
        .I3(\po_rdval_cnt_reg_n_0_[2] ),
        .I4(\po_rdval_cnt_reg_n_0_[3] ),
        .I5(\po_rdval_cnt_reg_n_0_[4] ),
        .O(\po_rdval_cnt[8]_i_6_n_0 ));
  FDRE \po_rdval_cnt_reg[0] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[0]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[0] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[1] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[1]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[1] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[2] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[2]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[2] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[3] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[3]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[3] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[4] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[4]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[4] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[5] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[5]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[5] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[6] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[6]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[6] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[7] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[7]_i_1_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[7] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \po_rdval_cnt_reg[8] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[8]_i_2_n_0 ),
        .Q(\po_rdval_cnt_reg_n_0_[8] ),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFFF00002000)) 
    \rank_cnt_r[0]_i_1 
       (.I0(\rank_cnt_r_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(\rank_cnt_r[1]_i_2_n_0 ),
        .I3(\rank_cnt_r[1]_i_3_n_0 ),
        .I4(wl_state_r__0[4]),
        .I5(\rank_cnt_r_reg_n_0_[0] ),
        .O(\rank_cnt_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00002000)) 
    \rank_cnt_r[1]_i_1 
       (.I0(\rank_cnt_r_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(\rank_cnt_r[1]_i_2_n_0 ),
        .I3(\rank_cnt_r[1]_i_3_n_0 ),
        .I4(wl_state_r__0[4]),
        .I5(\rank_cnt_r_reg_n_0_[1] ),
        .O(\rank_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rank_cnt_r[1]_i_2 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .O(\rank_cnt_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rank_cnt_r[1]_i_3 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[0]),
        .O(\rank_cnt_r[1]_i_3_n_0 ));
  FDRE \rank_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_cnt_r[0]_i_1_n_0 ),
        .Q(\rank_cnt_r_reg_n_0_[0] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \rank_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_cnt_r[1]_i_1_n_0 ),
        .Q(\rank_cnt_r_reg_n_0_[1] ),
        .R(\corse_dec_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rd_data_edge_detect_r[0]_i_1 
       (.I0(\rd_data_edge_detect_r[0]_i_2_n_0 ),
        .I1(inhibit_edge_detect_r_reg_n_0),
        .I2(po_cnt_dec_reg_1),
        .I3(flag_ck_negedge_reg_n_0),
        .I4(flag_init),
        .I5(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .O(\rd_data_edge_detect_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00202000002020)) 
    \rd_data_edge_detect_r[0]_i_2 
       (.I0(\rd_data_edge_detect_r[1]_i_4_n_0 ),
        .I1(\rd_data_previous_r_reg_n_0_[0] ),
        .I2(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .I3(\rd_data_edge_detect_r[1]_i_5_n_0 ),
        .I4(\rd_data_edge_detect_r[1]_i_6_n_0 ),
        .I5(\rd_data_edge_detect_r_reg_n_0_[0] ),
        .O(\rd_data_edge_detect_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rd_data_edge_detect_r[1]_i_1 
       (.I0(\rd_data_edge_detect_r[1]_i_2_n_0 ),
        .I1(inhibit_edge_detect_r_reg_n_0),
        .I2(po_cnt_dec_reg_1),
        .I3(flag_ck_negedge_reg_n_0),
        .I4(flag_init),
        .I5(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .O(\rd_data_edge_detect_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00202000002020)) 
    \rd_data_edge_detect_r[1]_i_2 
       (.I0(\rd_data_edge_detect_r[1]_i_4_n_0 ),
        .I1(\rd_data_previous_r_reg_n_0_[1] ),
        .I2(\gen_rd[1].rd_data_rise_wl_r_reg_n_0_[1] ),
        .I3(\rd_data_edge_detect_r[1]_i_5_n_0 ),
        .I4(\rd_data_edge_detect_r[1]_i_6_n_0 ),
        .I5(\rd_data_edge_detect_r_reg_n_0_[1] ),
        .O(\rd_data_edge_detect_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rd_data_edge_detect_r[1]_i_3 
       (.I0(\wl_tap_count_r_reg_n_0_[0] ),
        .I1(\wl_tap_count_r_reg_n_0_[1] ),
        .I2(\wl_tap_count_r_reg_n_0_[2] ),
        .I3(\wl_tap_count_r_reg_n_0_[3] ),
        .I4(\wl_tap_count_r_reg_n_0_[4] ),
        .I5(\wl_tap_count_r_reg_n_0_[5] ),
        .O(\rd_data_edge_detect_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D1D1D1D1D1D1D)) 
    \rd_data_edge_detect_r[1]_i_4 
       (.I0(\rd_data_previous_r_reg_n_0_[0] ),
        .I1(dqs_count_r[0]),
        .I2(\rd_data_previous_r_reg_n_0_[1] ),
        .I3(\stable_cnt_reg_n_0_[1] ),
        .I4(\stable_cnt_reg_n_0_[3] ),
        .I5(\stable_cnt_reg_n_0_[2] ),
        .O(\rd_data_edge_detect_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFDFDE2EE)) 
    \rd_data_edge_detect_r[1]_i_5 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[0]),
        .I4(wl_state_r__0[3]),
        .O(\rd_data_edge_detect_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_edge_detect_r[1]_i_6 
       (.I0(\rd_data_edge_detect_r_reg_n_0_[1] ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\rd_data_edge_detect_r_reg_n_0_[0] ),
        .O(\rd_data_edge_detect_r[1]_i_6_n_0 ));
  FDRE \rd_data_edge_detect_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_edge_detect_r[0]_i_1_n_0 ),
        .Q(\rd_data_edge_detect_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rd_data_edge_detect_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_edge_detect_r[1]_i_1_n_0 ),
        .Q(\rd_data_edge_detect_r_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_previous_r[0]_i_1 
       (.I0(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .I1(rd_data_previous_r0),
        .I2(\rd_data_previous_r_reg_n_0_[0] ),
        .O(\rd_data_previous_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rd_data_previous_r[1]_i_1 
       (.I0(\gen_rd[1].rd_data_rise_wl_r_reg_n_0_[1] ),
        .I1(rd_data_previous_r0),
        .I2(\rd_data_previous_r_reg_n_0_[1] ),
        .O(\rd_data_previous_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAFBBAAFB)) 
    \rd_data_previous_r[1]_i_2 
       (.I0(\stable_cnt[3]_i_6_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[0]),
        .I5(wl_state_r__0[3]),
        .O(rd_data_previous_r0));
  FDRE \rd_data_previous_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_previous_r[0]_i_1_n_0 ),
        .Q(\rd_data_previous_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rd_data_previous_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_previous_r[1]_i_1_n_0 ),
        .Q(\rd_data_previous_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000BA)) 
    \single_rank.done_dqs_dec_i_1 
       (.I0(done_dqs_tap_inc),
        .I1(wr_level_done_r4),
        .I2(wr_level_done_r3),
        .I3(done_dqs_dec237_out),
        .I4(\single_rank.done_dqs_dec_reg_0 ),
        .O(\single_rank.done_dqs_dec_i_1_n_0 ));
  FDRE \single_rank.done_dqs_dec_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\single_rank.done_dqs_dec_i_1_n_0 ),
        .Q(done_dqs_tap_inc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \smallest[0][5]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[3]),
        .I4(dqs_count_r[0]),
        .I5(dqs_count_r[1]),
        .O(\smallest[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \smallest[1][5]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[3]),
        .I4(dqs_count_r[1]),
        .I5(dqs_count_r[0]),
        .O(\smallest[1][5]_i_1_n_0 ));
  FDRE \smallest_reg[0][0] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(largest[0]),
        .Q(\smallest_reg[0]_5 [0]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[0][1] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(largest[1]),
        .Q(\smallest_reg[0]_5 [1]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[0][2] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(largest[2]),
        .Q(\smallest_reg[0]_5 [2]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[0][3] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(largest[3]),
        .Q(\smallest_reg[0]_5 [3]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[0][4] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(largest[4]),
        .Q(\smallest_reg[0]_5 [4]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[0][5] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(largest[5]),
        .Q(\smallest_reg[0]_5 [5]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[1][0] 
       (.C(CLK),
        .CE(\smallest[1][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][1][0] ),
        .Q(\smallest_reg[1]_6 [0]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[1][1] 
       (.C(CLK),
        .CE(\smallest[1][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][1][1] ),
        .Q(\smallest_reg[1]_6 [1]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[1][2] 
       (.C(CLK),
        .CE(\smallest[1][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][1][2] ),
        .Q(\smallest_reg[1]_6 [2]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[1][3] 
       (.C(CLK),
        .CE(\smallest[1][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][1][3] ),
        .Q(\smallest_reg[1]_6 [3]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[1][4] 
       (.C(CLK),
        .CE(\smallest[1][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][1][4] ),
        .Q(\smallest_reg[1]_6 [4]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \smallest_reg[1][5] 
       (.C(CLK),
        .CE(\smallest[1][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][1][5] ),
        .Q(\smallest_reg[1]_6 [5]),
        .R(\corse_dec_reg[1][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \stable_cnt[0]_i_1 
       (.I0(\stable_cnt_reg_n_0_[0] ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \stable_cnt[1]_i_1 
       (.I0(\stable_cnt_reg_n_0_[1] ),
        .I1(\stable_cnt_reg_n_0_[0] ),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \stable_cnt[2]_i_1 
       (.I0(\stable_cnt_reg_n_0_[2] ),
        .I1(\stable_cnt_reg_n_0_[0] ),
        .I2(\stable_cnt_reg_n_0_[1] ),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
    \stable_cnt[3]_i_1 
       (.I0(\stable_cnt[3]_i_4_n_0 ),
        .I1(\stable_cnt[3]_i_5_n_0 ),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[0]),
        .I5(wl_state_r__0[1]),
        .O(stable_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \stable_cnt[3]_i_10 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[2]),
        .O(\stable_cnt[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \stable_cnt[3]_i_11 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[0]),
        .O(\stable_cnt[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \stable_cnt[3]_i_2 
       (.I0(\stable_cnt[3]_i_6_n_0 ),
        .I1(\stable_cnt_reg_n_0_[1] ),
        .I2(\stable_cnt_reg_n_0_[3] ),
        .I3(\stable_cnt_reg_n_0_[2] ),
        .I4(\rd_data_edge_detect_r[1]_i_3_n_0 ),
        .O(stable_cnt));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \stable_cnt[3]_i_3 
       (.I0(\stable_cnt_reg_n_0_[3] ),
        .I1(\stable_cnt_reg_n_0_[1] ),
        .I2(\stable_cnt_reg_n_0_[0] ),
        .I3(\stable_cnt_reg_n_0_[2] ),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'h00000777)) 
    \stable_cnt[3]_i_4 
       (.I0(\stable_cnt[3]_i_7_n_0 ),
        .I1(\wl_state_r1_reg_n_0_[0] ),
        .I2(\stable_cnt[3]_i_8_n_0 ),
        .I3(wl_state_r__0[4]),
        .I4(po_cnt_dec_reg_1),
        .O(\stable_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \stable_cnt[3]_i_5 
       (.I0(\rd_data_previous_r_reg_n_0_[0] ),
        .I1(\rd_data_previous_r_reg_n_0_[1] ),
        .I2(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .I3(dqs_count_r[0]),
        .I4(\gen_rd[1].rd_data_rise_wl_r_reg_n_0_[1] ),
        .O(\stable_cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    \stable_cnt[3]_i_6 
       (.I0(\stable_cnt[3]_i_9_n_0 ),
        .I1(\fine_dec_cnt[5]_i_4_n_0 ),
        .I2(\stable_cnt[3]_i_10_n_0 ),
        .I3(\wl_state_r1_reg_n_0_[0] ),
        .I4(\stable_cnt[3]_i_11_n_0 ),
        .I5(\stable_cnt[3]_i_7_n_0 ),
        .O(\stable_cnt[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \stable_cnt[3]_i_7 
       (.I0(\wl_state_r1_reg_n_0_[1] ),
        .I1(\wl_state_r1_reg_n_0_[3] ),
        .I2(\wl_state_r1_reg_n_0_[2] ),
        .I3(\wl_state_r1_reg_n_0_[4] ),
        .O(\stable_cnt[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \stable_cnt[3]_i_8 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[1]),
        .O(\stable_cnt[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \stable_cnt[3]_i_9 
       (.I0(wl_state_r__0[1]),
        .I1(wl_edge_detect_valid_r_reg_n_0),
        .I2(wl_state_r__0[4]),
        .O(\stable_cnt[3]_i_9_n_0 ));
  FDRE \stable_cnt_reg[0] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in__1[0]),
        .Q(\stable_cnt_reg_n_0_[0] ),
        .R(stable_cnt0));
  FDRE \stable_cnt_reg[1] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in__1[1]),
        .Q(\stable_cnt_reg_n_0_[1] ),
        .R(stable_cnt0));
  FDRE \stable_cnt_reg[2] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in__1[2]),
        .Q(\stable_cnt_reg_n_0_[2] ),
        .R(stable_cnt0));
  FDRE \stable_cnt_reg[3] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in__1[3]),
        .Q(\stable_cnt_reg_n_0_[3] ),
        .R(stable_cnt0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1 
       (.I0(wait_cnt_reg[0]),
        .O(wait_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt[1]_i_1 
       (.I0(wait_cnt_reg[1]),
        .I1(wait_cnt_reg[0]),
        .O(\wait_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wait_cnt[2]_i_1 
       (.I0(wait_cnt_reg[2]),
        .I1(wait_cnt_reg[0]),
        .I2(wait_cnt_reg[1]),
        .O(wait_cnt0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \wait_cnt[3]_i_2 
       (.I0(phy_ctl_ready_r6_reg_n_0),
        .I1(wait_cnt_reg[2]),
        .I2(wait_cnt_reg[3]),
        .I3(wait_cnt_reg[1]),
        .I4(wait_cnt_reg[0]),
        .O(wait_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wait_cnt[3]_i_3 
       (.I0(wait_cnt_reg[3]),
        .I1(wait_cnt_reg[2]),
        .I2(wait_cnt_reg[1]),
        .I3(wait_cnt_reg[0]),
        .O(wait_cnt0__0[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(wait_cnt0__0[0]),
        .Q(wait_cnt_reg[0]),
        .R(\wait_cnt_reg[0]_0 ));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(\wait_cnt[1]_i_1_n_0 ),
        .Q(wait_cnt_reg[1]),
        .R(\wait_cnt_reg[0]_0 ));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(wait_cnt0__0[2]),
        .Q(wait_cnt_reg[2]),
        .R(\wait_cnt_reg[0]_0 ));
  FDSE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(wait_cnt0__0[3]),
        .Q(wait_cnt_reg[3]),
        .S(\wait_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_corse_cnt[0][0][0]_i_1 
       (.I0(\corse_cnt_reg_n_0_[1][0] ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\corse_cnt_reg_n_0_[0][0] ),
        .O(\wl_corse_cnt[0][0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_corse_cnt[0][0][1]_i_1 
       (.I0(\corse_cnt_reg_n_0_[1][1] ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\corse_cnt_reg_n_0_[0][1] ),
        .O(\wl_corse_cnt[0][0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wl_corse_cnt[0][0][2]_i_1 
       (.I0(\corse_cnt_reg_n_0_[1][2] ),
        .I1(\dqs_count_r_reg[0]_rep_n_0 ),
        .I2(\corse_cnt_reg_n_0_[0][2] ),
        .O(\wl_corse_cnt[0][0][2]_i_1_n_0 ));
  FDRE \wl_corse_cnt_reg[0][0][0] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_corse_cnt[0][0][0]_i_1_n_0 ),
        .Q(\wl_corse_cnt_reg[0][0]_9 [0]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_corse_cnt_reg[0][0][1] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_corse_cnt[0][0][1]_i_1_n_0 ),
        .Q(\wl_corse_cnt_reg[0][0]_9 [1]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_corse_cnt_reg[0][0][2] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_corse_cnt[0][0][2]_i_1_n_0 ),
        .Q(\wl_corse_cnt_reg[0][0]_9 [2]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_corse_cnt_reg[0][1][0] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_corse_cnt[0][0][0]_i_1_n_0 ),
        .Q(\wl_corse_cnt_reg[0][1]_10 [0]),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wl_corse_cnt_reg[0][1][1] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_corse_cnt[0][0][1]_i_1_n_0 ),
        .Q(\wl_corse_cnt_reg[0][1]_10 [1]),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wl_corse_cnt_reg[0][1][2] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_corse_cnt[0][0][2]_i_1_n_0 ),
        .Q(\wl_corse_cnt_reg[0][1]_10 [2]),
        .R(dqs_po_en_stg2_f_reg_1));
  LUT3 #(
    .INIT(8'h02)) 
    \wl_dqs_tap_count_r[0][0][5]_i_1 
       (.I0(\wl_dqs_tap_count_r[0][0][5]_i_2_n_0 ),
        .I1(dqs_count_r[0]),
        .I2(dqs_count_r[1]),
        .O(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800080028)) 
    \wl_dqs_tap_count_r[0][0][5]_i_2 
       (.I0(\wl_dqs_tap_count_r[0][0][5]_i_3_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[0]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[4]),
        .O(\wl_dqs_tap_count_r[0][0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wl_dqs_tap_count_r[0][0][5]_i_3 
       (.I0(\rank_cnt_r_reg_n_0_[1] ),
        .I1(\rank_cnt_r_reg_n_0_[0] ),
        .O(\wl_dqs_tap_count_r[0][0][5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wl_dqs_tap_count_r[0][1][5]_i_1 
       (.I0(\wl_dqs_tap_count_r[0][0][5]_i_2_n_0 ),
        .I1(dqs_count_r[1]),
        .I2(dqs_count_r[0]),
        .O(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[0] ),
        .Q(largest[0]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[1] ),
        .Q(largest[1]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[2] ),
        .Q(largest[2]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[3] ),
        .Q(largest[3]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[4] ),
        .Q(largest[4]),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][0][5] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][0][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[5] ),
        .Q(largest[5]),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][1][0] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[0] ),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][1][0] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][1][1] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[1] ),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][1][1] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][1][2] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[2] ),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][1][2] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][1][3] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[3] ),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][1][3] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][1][4] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[4] ),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][1][4] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][1][5] 
       (.C(CLK),
        .CE(\wl_dqs_tap_count_r[0][1][5]_i_1_n_0 ),
        .D(\wl_tap_count_r_reg_n_0_[5] ),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][1][5] ),
        .R(\corse_dec_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hFF00E700EE80FE00)) 
    wl_edge_detect_valid_r_i_1
       (.I0(wl_state_r__0[0]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(wl_edge_detect_valid_r_reg_n_0),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[2]),
        .O(wl_edge_detect_valid_r_i_1_n_0));
  FDRE wl_edge_detect_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wl_edge_detect_valid_r_i_1_n_0),
        .Q(wl_edge_detect_valid_r_reg_n_0),
        .R(dqs_po_en_stg2_f_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hF05A55B6)) 
    \wl_state_r1[0]_i_1 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[0]),
        .O(\wl_state_r1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h50557F55)) 
    \wl_state_r1[1]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[0]),
        .I4(wl_state_r__0[3]),
        .O(\wl_state_r1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h676C4403)) 
    \wl_state_r1[2]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[4]),
        .O(\wl_state_r1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hE91103B1)) 
    \wl_state_r1[3]_i_1 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[0]),
        .O(\wl_state_r1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hBD80E89E)) 
    \wl_state_r1[4]_i_1 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[3]),
        .O(\wl_state_r1[4]_i_1_n_0 ));
  FDRE \wl_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_state_r1[0]_i_1_n_0 ),
        .Q(\wl_state_r1_reg_n_0_[0] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wl_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_state_r1[1]_i_1_n_0 ),
        .Q(\wl_state_r1_reg_n_0_[1] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wl_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_state_r1[2]_i_1_n_0 ),
        .Q(\wl_state_r1_reg_n_0_[2] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wl_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_state_r1[3]_i_1_n_0 ),
        .Q(\wl_state_r1_reg_n_0_[3] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wl_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_state_r1[4]_i_1_n_0 ),
        .Q(\wl_state_r1_reg_n_0_[4] ),
        .R(dqs_po_en_stg2_f_reg_1));
  LUT6 #(
    .INIT(64'h88888888888A8A8A)) 
    \wl_tap_count_r[0]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\wl_tap_count_r[0]_i_2_n_0 ),
        .I2(\wl_tap_count_r_reg_n_0_[0] ),
        .I3(wl_state_r__0[0]),
        .I4(wr_level_done_r5),
        .I5(wl_state_r__0[1]),
        .O(wl_tap_count_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h8C80)) 
    \wl_tap_count_r[0]_i_2 
       (.I0(\smallest_reg[1]_6 [0]),
        .I1(wl_state_r__0[1]),
        .I2(\corse_cnt_reg[0][0]_0 [0]),
        .I3(\smallest_reg[0]_5 [0]),
        .O(\wl_tap_count_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA88A8888888A888)) 
    \wl_tap_count_r[1]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\wl_tap_count_r[1]_i_2_n_0 ),
        .I2(\smallest_reg[0]_5 [1]),
        .I3(wl_state_r__0[1]),
        .I4(\corse_cnt_reg[0][0]_0 [0]),
        .I5(\smallest_reg[1]_6 [1]),
        .O(wl_tap_count_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000666)) 
    \wl_tap_count_r[1]_i_2 
       (.I0(\wl_tap_count_r_reg_n_0_[0] ),
        .I1(\wl_tap_count_r_reg_n_0_[1] ),
        .I2(wl_state_r__0[0]),
        .I3(wr_level_done_r5),
        .I4(wl_state_r__0[1]),
        .O(\wl_tap_count_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80A08000AAAAAAAA)) 
    \wl_tap_count_r[2]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\smallest_reg[1]_6 [2]),
        .I2(wl_state_r__0[1]),
        .I3(\corse_cnt_reg[0][0]_0 [0]),
        .I4(\smallest_reg[0]_5 [2]),
        .I5(\wl_tap_count_r[2]_i_2_n_0 ),
        .O(wl_tap_count_r[2]));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8FFFFFF)) 
    \wl_tap_count_r[2]_i_2 
       (.I0(wl_state_r__0[0]),
        .I1(wr_level_done_r5),
        .I2(wl_state_r__0[1]),
        .I3(\wl_tap_count_r_reg_n_0_[1] ),
        .I4(\wl_tap_count_r_reg_n_0_[0] ),
        .I5(\wl_tap_count_r_reg_n_0_[2] ),
        .O(\wl_tap_count_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80A08000AAAAAAAA)) 
    \wl_tap_count_r[3]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\smallest_reg[1]_6 [3]),
        .I2(wl_state_r__0[1]),
        .I3(\corse_cnt_reg[0][0]_0 [0]),
        .I4(\smallest_reg[0]_5 [3]),
        .I5(\wl_tap_count_r[3]_i_2_n_0 ),
        .O(wl_tap_count_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFF807F)) 
    \wl_tap_count_r[3]_i_2 
       (.I0(\wl_tap_count_r_reg_n_0_[2] ),
        .I1(\wl_tap_count_r_reg_n_0_[1] ),
        .I2(\wl_tap_count_r_reg_n_0_[0] ),
        .I3(\wl_tap_count_r_reg_n_0_[3] ),
        .I4(\wl_tap_count_r[4]_i_3_n_0 ),
        .O(\wl_tap_count_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80A08000AAAAAAAA)) 
    \wl_tap_count_r[4]_i_1 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\smallest_reg[1]_6 [4]),
        .I2(wl_state_r__0[1]),
        .I3(\corse_cnt_reg[0][0]_0 [0]),
        .I4(\smallest_reg[0]_5 [4]),
        .I5(\wl_tap_count_r[4]_i_2_n_0 ),
        .O(wl_tap_count_r[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80007FFF)) 
    \wl_tap_count_r[4]_i_2 
       (.I0(\wl_tap_count_r_reg_n_0_[3] ),
        .I1(\wl_tap_count_r_reg_n_0_[0] ),
        .I2(\wl_tap_count_r_reg_n_0_[1] ),
        .I3(\wl_tap_count_r_reg_n_0_[2] ),
        .I4(\wl_tap_count_r_reg_n_0_[4] ),
        .I5(\wl_tap_count_r[4]_i_3_n_0 ),
        .O(\wl_tap_count_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \wl_tap_count_r[4]_i_3 
       (.I0(wl_state_r__0[1]),
        .I1(wr_level_done_r5),
        .I2(wl_state_r__0[0]),
        .O(\wl_tap_count_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002F0C00000000C3)) 
    \wl_tap_count_r[5]_i_1 
       (.I0(done_dqs_dec237_out),
        .I1(wl_state_r__0[0]),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[3]),
        .O(\wl_tap_count_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA88A8888888A888)) 
    \wl_tap_count_r[5]_i_2 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\wl_tap_count_r[5]_i_5_n_0 ),
        .I2(\smallest_reg[0]_5 [5]),
        .I3(wl_state_r__0[1]),
        .I4(\corse_cnt_reg[0][0]_0 [0]),
        .I5(\smallest_reg[1]_6 [5]),
        .O(wl_tap_count_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wl_tap_count_r[5]_i_4 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[4]),
        .O(\wl_tap_count_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000787878)) 
    \wl_tap_count_r[5]_i_5 
       (.I0(\wl_tap_count_r[5]_i_6_n_0 ),
        .I1(\wl_tap_count_r_reg_n_0_[4] ),
        .I2(\wl_tap_count_r_reg_n_0_[5] ),
        .I3(wl_state_r__0[0]),
        .I4(wr_level_done_r5),
        .I5(wl_state_r__0[1]),
        .O(\wl_tap_count_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wl_tap_count_r[5]_i_6 
       (.I0(\wl_tap_count_r_reg_n_0_[2] ),
        .I1(\wl_tap_count_r_reg_n_0_[1] ),
        .I2(\wl_tap_count_r_reg_n_0_[0] ),
        .I3(\wl_tap_count_r_reg_n_0_[3] ),
        .O(\wl_tap_count_r[5]_i_6_n_0 ));
  FDRE \wl_tap_count_r_reg[0] 
       (.C(CLK),
        .CE(\wl_tap_count_r[5]_i_1_n_0 ),
        .D(wl_tap_count_r[0]),
        .Q(\wl_tap_count_r_reg_n_0_[0] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_tap_count_r_reg[1] 
       (.C(CLK),
        .CE(\wl_tap_count_r[5]_i_1_n_0 ),
        .D(wl_tap_count_r[1]),
        .Q(\wl_tap_count_r_reg_n_0_[1] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_tap_count_r_reg[2] 
       (.C(CLK),
        .CE(\wl_tap_count_r[5]_i_1_n_0 ),
        .D(wl_tap_count_r[2]),
        .Q(\wl_tap_count_r_reg_n_0_[2] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_tap_count_r_reg[3] 
       (.C(CLK),
        .CE(\wl_tap_count_r[5]_i_1_n_0 ),
        .D(wl_tap_count_r[3]),
        .Q(\wl_tap_count_r_reg_n_0_[3] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_tap_count_r_reg[4] 
       (.C(CLK),
        .CE(\wl_tap_count_r[5]_i_1_n_0 ),
        .D(wl_tap_count_r[4]),
        .Q(\wl_tap_count_r_reg_n_0_[4] ),
        .R(\corse_dec_reg[1][2]_0 ));
  FDRE \wl_tap_count_r_reg[5] 
       (.C(CLK),
        .CE(\wl_tap_count_r[5]_i_1_n_0 ),
        .D(wl_tap_count_r[5]),
        .Q(\wl_tap_count_r_reg_n_0_[5] ),
        .R(\corse_dec_reg[1][2]_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    wr_level_done_i_1
       (.I0(done_dqs_tap_inc),
        .I1(wrlvl_byte_redo_r),
        .I2(wrlvl_byte_redo),
        .O(wr_level_done_i_1_n_0));
  FDRE wr_level_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r_reg_n_0),
        .Q(wr_level_done_r1),
        .R(1'b0));
  FDRE wr_level_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r1),
        .Q(wr_level_done_r2),
        .R(1'b0));
  FDRE wr_level_done_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r2),
        .Q(wr_level_done_r3),
        .R(1'b0));
  FDRE wr_level_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r3),
        .Q(wr_level_done_r4),
        .R(1'b0));
  FDRE wr_level_done_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r4),
        .Q(wr_level_done_r5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    wr_level_done_r_i_1
       (.I0(\rank_cnt_r_reg_n_0_[0] ),
        .I1(\rank_cnt_r_reg_n_0_[1] ),
        .I2(wl_state_r__0[2]),
        .I3(wr_level_done_r_i_2_n_0),
        .I4(wr_level_done_r_reg_n_0),
        .O(wr_level_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h4000402000000020)) 
    wr_level_done_r_i_2
       (.I0(wl_state_r__0[0]),
        .I1(wl_state_r__0[2]),
        .I2(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I3(wl_state_r__0[3]),
        .I4(p_0_in),
        .I5(done_dqs_dec237_out),
        .O(wr_level_done_r_i_2_n_0));
  FDRE wr_level_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r_i_1_n_0),
        .Q(wr_level_done_r_reg_n_0),
        .R(\corse_dec_reg[1][2]_0 ));
  (* syn_maxfan = "2" *) 
  FDRE wr_level_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_i_1_n_0),
        .Q(wr_level_done_reg_0),
        .R(1'b0));
  FDRE wr_level_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_start_r_reg_0),
        .Q(wr_level_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BAAA00AA)) 
    wrlvl_byte_done_i_1
       (.I0(wrlvl_byte_done),
        .I1(wr_level_done_r4),
        .I2(wr_level_done_r3),
        .I3(wrlvl_byte_redo),
        .I4(wrlvl_byte_redo_r),
        .I5(po_cnt_dec_reg_1),
        .O(wrlvl_byte_done_i_1_n_0));
  FDRE wrlvl_byte_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_done_i_1_n_0),
        .Q(wrlvl_byte_done),
        .R(1'b0));
  FDRE wrlvl_byte_redo_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_redo),
        .Q(wrlvl_byte_redo_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0055BFDF00550000)) 
    wrlvl_rank_done_r_i_1
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[3]),
        .I2(wrlvl_rank_done_r_i_2_n_0),
        .I3(wl_state_r__0[2]),
        .I4(rank_cnt_r),
        .I5(wrlvl_rank_done),
        .O(wrlvl_rank_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    wrlvl_rank_done_r_i_2
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[0]),
        .O(wrlvl_rank_done_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    wrlvl_rank_done_r_i_3
       (.I0(p_0_in),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[0]),
        .I5(wl_state_r__0[4]),
        .O(rank_cnt_r));
  FDRE wrlvl_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_rank_done_r_i_1_n_0),
        .Q(wrlvl_rank_done),
        .R(\wl_dqs_tap_count_r_reg[0][0][4]_0 ));
  LUT6 #(
    .INIT(64'h0044FFFF04440000)) 
    \wrlvl_redo_corse_inc[0]_i_1 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[2]),
        .I3(\wrlvl_redo_corse_inc[1]_i_2_n_0 ),
        .I4(\wrlvl_redo_corse_inc[2]_i_3_n_0 ),
        .I5(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .O(\wrlvl_redo_corse_inc[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8880FFFF88080000)) 
    \wrlvl_redo_corse_inc[1]_i_1 
       (.I0(\wrlvl_redo_corse_inc[1]_i_2_n_0 ),
        .I1(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I3(wl_state_r__0[2]),
        .I4(\wrlvl_redo_corse_inc[2]_i_3_n_0 ),
        .I5(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .O(\wrlvl_redo_corse_inc[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD5DFFFFFFFFFFFF)) 
    \wrlvl_redo_corse_inc[1]_i_2 
       (.I0(wl_state_r__0[2]),
        .I1(\final_coarse_tap_reg_n_0_[0][2] ),
        .I2(\corse_cnt_reg[0][0]_0 [0]),
        .I3(\final_coarse_tap_reg_n_0_[1][2] ),
        .I4(\wrlvl_redo_corse_inc_reg[0]_0 ),
        .I5(\wrlvl_redo_corse_inc[1]_i_3_n_0 ),
        .O(\wrlvl_redo_corse_inc[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \wrlvl_redo_corse_inc[1]_i_3 
       (.I0(\final_coarse_tap_reg_n_0_[0][1] ),
        .I1(\final_coarse_tap_reg_n_0_[1][1] ),
        .I2(\final_coarse_tap_reg_n_0_[0][0] ),
        .I3(\corse_cnt_reg[0][0]_0 [0]),
        .I4(\final_coarse_tap_reg_n_0_[1][0] ),
        .O(\wrlvl_redo_corse_inc[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFFAA020000)) 
    \wrlvl_redo_corse_inc[2]_i_1 
       (.I0(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I3(wl_state_r__0[2]),
        .I4(\wrlvl_redo_corse_inc[2]_i_3_n_0 ),
        .I5(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .O(\wrlvl_redo_corse_inc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wrlvl_redo_corse_inc[2]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[4]),
        .O(\wrlvl_redo_corse_inc[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888008000800080)) 
    \wrlvl_redo_corse_inc[2]_i_3 
       (.I0(wl_state_r__0[1]),
        .I1(\wl_tap_count_r[5]_i_4_n_0 ),
        .I2(\wrlvl_redo_corse_inc[2]_i_4_n_0 ),
        .I3(\wrlvl_redo_corse_inc[1]_i_2_n_0 ),
        .I4(\FSM_sequential_wl_state_r[1]_i_8_n_0 ),
        .I5(\wrlvl_redo_corse_inc[2]_i_5_n_0 ),
        .O(\wrlvl_redo_corse_inc[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrlvl_redo_corse_inc[2]_i_4 
       (.I0(wrlvl_byte_redo_r),
        .I1(wrlvl_byte_redo),
        .I2(wl_state_r__0[0]),
        .O(\wrlvl_redo_corse_inc[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \wrlvl_redo_corse_inc[2]_i_5 
       (.I0(wrlvl_byte_redo),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .O(\wrlvl_redo_corse_inc[2]_i_5_n_0 ));
  FDRE \wrlvl_redo_corse_inc_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrlvl_redo_corse_inc[0]_i_1_n_0 ),
        .Q(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wrlvl_redo_corse_inc_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrlvl_redo_corse_inc[1]_i_1_n_0 ),
        .Q(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .R(dqs_po_en_stg2_f_reg_1));
  FDRE \wrlvl_redo_corse_inc_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrlvl_redo_corse_inc[2]_i_1_n_0 ),
        .Q(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .R(dqs_po_en_stg2_f_reg_1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_infrastructure" *) 
module DDR3LController_mig_7series_v4_2_infrastructure
   (\gen_mmcm.mmcm_i_0 ,
    CLK,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    RST0,
    rstdiv0_sync_r1_reg_rep_0,
    rstdiv0_sync_r1_reg_rep__0_0,
    rstdiv0_sync_r1_reg_rep__1_0,
    SR,
    rstdiv0_sync_r1_reg_rep__3_0,
    rstdiv0_sync_r1_reg_rep__4_0,
    rstdiv0_sync_r1_reg_rep__5_0,
    rstdiv0_sync_r1_reg_rep__7_0,
    rstdiv0_sync_r1_reg_rep__9_0,
    rstdiv0_sync_r1_reg_rep__10_0,
    rstdiv0_sync_r1_reg_rep__11_0,
    SS,
    rstdiv0_sync_r1_reg_rep__13_0,
    rstdiv0_sync_r1_reg_rep__14_0,
    rstdiv0_sync_r1_reg_rep__15_0,
    rstdiv0_sync_r1_reg_rep__16_0,
    rstdiv0_sync_r1_reg_rep__17_0,
    rstdiv0_sync_r1_reg_rep__18_0,
    rstdiv0_sync_r1_reg_rep__19_0,
    rstdiv0_sync_r1_reg_rep__20_0,
    rstdiv0_sync_r1_reg_rep__21_0,
    rstdiv0_sync_r1_reg_rep__22_0,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    pll_locked,
    po_cnt_dec_reg,
    fine_adjust_reg,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r_reg,
    pi_cnt_dec_reg,
    prbs_rdlvl_done_pulse_reg,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    bm_end_r1_reg_2,
    bm_end_r1_reg_3,
    bm_end_r1_reg_4,
    bm_end_r1_reg_5,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    mmcm_clk,
    AS,
    rst_tmp,
    insert_maint_r,
    po_cnt_dec,
    \pi_rst_stg1_cal_r_reg[1] ,
    \tap_cnt_cpt_r_reg[5] ,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    prbs_rdlvl_done_pulse,
    bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    bm_end_r1_3,
    bm_end_r1_4,
    bm_end_r1_5);
  output \gen_mmcm.mmcm_i_0 ;
  output CLK;
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output RST0;
  output rstdiv0_sync_r1_reg_rep_0;
  output rstdiv0_sync_r1_reg_rep__0_0;
  output rstdiv0_sync_r1_reg_rep__1_0;
  output [0:0]SR;
  output rstdiv0_sync_r1_reg_rep__3_0;
  output rstdiv0_sync_r1_reg_rep__4_0;
  output [1:0]rstdiv0_sync_r1_reg_rep__5_0;
  output [1:0]rstdiv0_sync_r1_reg_rep__7_0;
  output rstdiv0_sync_r1_reg_rep__9_0;
  output rstdiv0_sync_r1_reg_rep__10_0;
  output [0:0]rstdiv0_sync_r1_reg_rep__11_0;
  output [0:0]SS;
  output [0:0]rstdiv0_sync_r1_reg_rep__13_0;
  output rstdiv0_sync_r1_reg_rep__14_0;
  output rstdiv0_sync_r1_reg_rep__15_0;
  output rstdiv0_sync_r1_reg_rep__16_0;
  output rstdiv0_sync_r1_reg_rep__17_0;
  output rstdiv0_sync_r1_reg_rep__18_0;
  output rstdiv0_sync_r1_reg_rep__19_0;
  output rstdiv0_sync_r1_reg_rep__20_0;
  output rstdiv0_sync_r1_reg_rep__21_0;
  output rstdiv0_sync_r1_reg_rep__22_0;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output pll_locked;
  output [0:0]po_cnt_dec_reg;
  output fine_adjust_reg;
  output [0:0]new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r_reg;
  output [0:0]pi_cnt_dec_reg;
  output prbs_rdlvl_done_pulse_reg;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output bm_end_r1_reg_2;
  output bm_end_r1_reg_3;
  output bm_end_r1_reg_4;
  output bm_end_r1_reg_5;
  output \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  input mmcm_clk;
  input [0:0]AS;
  input rst_tmp;
  input insert_maint_r;
  input po_cnt_dec;
  input \pi_rst_stg1_cal_r_reg[1] ;
  input \tap_cnt_cpt_r_reg[5] ;
  input samp_edge_cnt0_en_r;
  input pi_cnt_dec;
  input prbs_rdlvl_done_pulse;
  input bm_end_r1;
  input bm_end_r1_0;
  input bm_end_r1_1;
  input bm_end_r1_2;
  input bm_end_r1_3;
  input bm_end_r1_4;
  input bm_end_r1_5;

  wire [0:0]AS;
  wire CLK;
  wire RST0;
  wire RST0_0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire bm_end_r1_3;
  wire bm_end_r1_4;
  wire bm_end_r1_5;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire bm_end_r1_reg_2;
  wire bm_end_r1_reg_3;
  wire bm_end_r1_reg_4;
  wire bm_end_r1_reg_5;
  wire clk_div2_bufg_in;
  wire clk_pll_i;
  wire fine_adjust_reg;
  wire freq_refclk;
  wire \gen_mmcm.mmcm_i_0 ;
  wire \gen_mmcm.mmcm_i_n_17 ;
  wire \gen_mmcm.u_bufg_clk_div2_n_0 ;
  wire \gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire insert_maint_r;
  wire mem_refclk;
  wire mmcm_clk;
  wire mmcm_ps_clk_bufg_in;
  wire [0:0]new_cnt_cpt_r_reg;
  wire pi_cnt_dec;
  wire [0:0]pi_cnt_dec_reg;
  wire \pi_rst_stg1_cal_r_reg[1] ;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire po_cnt_dec;
  wire [0:0]po_cnt_dec_reg;
  wire prbs_rdlvl_done_pulse;
  wire prbs_rdlvl_done_pulse_reg;
  wire [11:0]rst_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rst_sync_r1;
  wire rst_tmp;
  wire [11:0]rstdiv0_sync_r;
  wire rstdiv0_sync_r1_reg_rep_0;
  wire rstdiv0_sync_r1_reg_rep__0_0;
  wire rstdiv0_sync_r1_reg_rep__0_n_0;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__10_n_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__11_n_0;
  wire rstdiv0_sync_r1_reg_rep__12_n_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__13_0;
  wire rstdiv0_sync_r1_reg_rep__13_n_0;
  wire rstdiv0_sync_r1_reg_rep__14_0;
  wire rstdiv0_sync_r1_reg_rep__14_n_0;
  wire rstdiv0_sync_r1_reg_rep__15_0;
  wire rstdiv0_sync_r1_reg_rep__15_n_0;
  wire rstdiv0_sync_r1_reg_rep__16_0;
  wire rstdiv0_sync_r1_reg_rep__16_n_0;
  wire rstdiv0_sync_r1_reg_rep__17_0;
  wire rstdiv0_sync_r1_reg_rep__17_n_0;
  wire rstdiv0_sync_r1_reg_rep__18_0;
  wire rstdiv0_sync_r1_reg_rep__18_n_0;
  wire rstdiv0_sync_r1_reg_rep__19_0;
  wire rstdiv0_sync_r1_reg_rep__19_n_0;
  wire rstdiv0_sync_r1_reg_rep__1_0;
  wire rstdiv0_sync_r1_reg_rep__1_n_0;
  wire rstdiv0_sync_r1_reg_rep__20_0;
  wire rstdiv0_sync_r1_reg_rep__20_n_0;
  wire rstdiv0_sync_r1_reg_rep__21_0;
  wire rstdiv0_sync_r1_reg_rep__21_n_0;
  wire rstdiv0_sync_r1_reg_rep__22_0;
  wire rstdiv0_sync_r1_reg_rep__22_n_0;
  wire rstdiv0_sync_r1_reg_rep__2_n_0;
  wire rstdiv0_sync_r1_reg_rep__3_0;
  wire rstdiv0_sync_r1_reg_rep__3_n_0;
  wire rstdiv0_sync_r1_reg_rep__4_0;
  wire rstdiv0_sync_r1_reg_rep__4_n_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__5_0;
  wire rstdiv0_sync_r1_reg_rep__5_n_0;
  wire rstdiv0_sync_r1_reg_rep__6_n_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__7_0;
  wire rstdiv0_sync_r1_reg_rep__7_n_0;
  wire rstdiv0_sync_r1_reg_rep__8_n_0;
  wire rstdiv0_sync_r1_reg_rep__9_0;
  wire rstdiv0_sync_r1_reg_rep__9_n_0;
  wire rstdiv0_sync_r1_reg_rep_n_0;
  wire [11:0]rstdiv2_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rstdiv2_sync_r1;
  wire samp_edge_cnt0_en_r;
  wire samp_edge_cnt0_en_r_reg;
  wire sync_pulse;
  wire \tap_cnt_cpt_r_reg[5] ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    act_wait_r_lcl_i_2
       (.I0(rstdiv0_sync_r1_reg_rep__21_0),
        .I1(bm_end_r1),
        .O(bm_end_r1_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    act_wait_r_lcl_i_2__4
       (.I0(rstdiv0_sync_r1_reg_rep__19_0),
        .I1(bm_end_r1_3),
        .O(bm_end_r1_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    complex_row0_rd_done_i_2
       (.I0(rstdiv0_sync_r1_reg_rep__15_0),
        .I1(prbs_rdlvl_done_pulse),
        .O(prbs_rdlvl_done_pulse_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(6.248000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("TRUE"),
    .CLKOUT1_DIVIDE(2),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    \gen_mmcm.mmcm_i 
       (.CLKFBIN(CLK),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(mmcm_ps_clk_bufg_in),
        .CLKOUT0B(\NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(clk_div2_bufg_in),
        .CLKOUT1B(\NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(\NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ),
        .CLKOUT2B(\NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(\NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ),
        .CLKOUT3B(\NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(\NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ),
        .CLKOUT6(\NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(\gen_mmcm.mmcm_i_0 ),
        .PSCLK(CLK),
        .PSDONE(\gen_mmcm.mmcm_i_n_17 ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST0_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_mmcm.mmcm_i_i_1 
       (.I0(pll_locked_i),
        .O(RST0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_mmcm.u_bufg_clk_div2 
       (.I(clk_div2_bufg_in),
        .O(\gen_mmcm.u_bufg_clk_div2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_mmcm.u_bufg_mmcm_ps_clk 
       (.I(mmcm_ps_clk_bufg_in),
        .O(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    phaser_ref_i_i_1
       (.I0(\gen_mmcm.mmcm_i_0 ),
        .I1(pll_locked_i),
        .O(RST0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    phy_control_i_i_2__0
       (.I0(pll_locked_i),
        .I1(\gen_mmcm.mmcm_i_0 ),
        .O(pll_locked));
  LUT2 #(
    .INIT(4'h1)) 
    \pi_rst_stg1_cal_r[1]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__16_0),
        .I1(\pi_rst_stg1_cal_r_reg[1] ),
        .O(fine_adjust_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(8),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(6.248000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(64),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(8),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(mmcm_clk),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(NLW_plle2_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(AS));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ras_timer_r[2]_i_5__2 
       (.I0(rstdiv0_sync_r1_reg_rep__20_0),
        .I1(bm_end_r1_1),
        .O(bm_end_r1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ras_timer_r[2]_i_5__3 
       (.I0(rstdiv0_sync_r1_reg_rep__19_0),
        .I1(bm_end_r1_2),
        .O(bm_end_r1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ras_timer_r[2]_i_6__1 
       (.I0(rstdiv0_sync_r1_reg_rep__20_0),
        .I1(bm_end_r1_0),
        .O(bm_end_r1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ras_timer_r[2]_i_7__4 
       (.I0(rstdiv0_sync_r1_reg_rep__18_0),
        .I1(bm_end_r1_5),
        .O(bm_end_r1_reg_5));
  LUT2 #(
    .INIT(4'h1)) 
    \ras_timer_r[2]_i_8__4 
       (.I0(rstdiv0_sync_r1_reg_rep__19_0),
        .I1(bm_end_r1_4),
        .O(bm_end_r1_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_3 
       (.I0(rstdiv0_sync_r1_reg_rep__18_0),
        .I1(insert_maint_r),
        .O(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(insert_maint_r),
        .O(\generate_maint_cmds.insert_maint_r_lcl_reg ));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rst_sync_r1_reg
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rst_sync_r1));
  FDPE \rst_sync_r_reg[0] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rst_sync_r[0]));
  FDPE \rst_sync_r_reg[10] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[10]));
  FDPE \rst_sync_r_reg[11] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[11]));
  FDPE \rst_sync_r_reg[1] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[1]));
  FDPE \rst_sync_r_reg[2] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[2]));
  FDPE \rst_sync_r_reg[3] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[3]));
  FDPE \rst_sync_r_reg[4] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[4]));
  FDPE \rst_sync_r_reg[5] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[5]));
  FDPE \rst_sync_r_reg[6] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[6]));
  FDPE \rst_sync_r_reg[7] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[7]));
  FDPE \rst_sync_r_reg[8] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[8]));
  FDPE \rst_sync_r_reg[9] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[9]));
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst
       (.I0(rstdiv0_sync_r1_reg_rep_n_0),
        .O(rstdiv0_sync_r1_reg_rep_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep
       (.I0(rstdiv0_sync_r1_reg_rep__0_n_0),
        .O(rstdiv0_sync_r1_reg_rep__0_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__0
       (.I0(rstdiv0_sync_r1_reg_rep__1_n_0),
        .O(rstdiv0_sync_r1_reg_rep__1_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__1
       (.I0(rstdiv0_sync_r1_reg_rep__2_n_0),
        .O(SR));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__10
       (.I0(rstdiv0_sync_r1_reg_rep__11_n_0),
        .O(rstdiv0_sync_r1_reg_rep__11_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__11
       (.I0(rstdiv0_sync_r1_reg_rep__12_n_0),
        .O(SS));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__12
       (.I0(rstdiv0_sync_r1_reg_rep__13_n_0),
        .O(rstdiv0_sync_r1_reg_rep__13_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__13
       (.I0(rstdiv0_sync_r1_reg_rep__14_n_0),
        .O(rstdiv0_sync_r1_reg_rep__14_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__14
       (.I0(rstdiv0_sync_r1_reg_rep__15_n_0),
        .O(rstdiv0_sync_r1_reg_rep__15_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__15
       (.I0(rstdiv0_sync_r1_reg_rep__16_n_0),
        .O(rstdiv0_sync_r1_reg_rep__16_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__16
       (.I0(rstdiv0_sync_r1_reg_rep__17_n_0),
        .O(rstdiv0_sync_r1_reg_rep__17_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__17
       (.I0(rstdiv0_sync_r1_reg_rep__18_n_0),
        .O(rstdiv0_sync_r1_reg_rep__18_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__18
       (.I0(rstdiv0_sync_r1_reg_rep__19_n_0),
        .O(rstdiv0_sync_r1_reg_rep__19_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__19
       (.I0(rstdiv0_sync_r1_reg_rep__20_n_0),
        .O(rstdiv0_sync_r1_reg_rep__20_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__2
       (.I0(rstdiv0_sync_r1_reg_rep__3_n_0),
        .O(rstdiv0_sync_r1_reg_rep__3_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__20
       (.I0(rstdiv0_sync_r1_reg_rep__21_n_0),
        .O(rstdiv0_sync_r1_reg_rep__21_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__21
       (.I0(rstdiv0_sync_r1_reg_rep__22_n_0),
        .O(rstdiv0_sync_r1_reg_rep__22_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__3
       (.I0(rstdiv0_sync_r1_reg_rep__4_n_0),
        .O(rstdiv0_sync_r1_reg_rep__4_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__4
       (.I0(rstdiv0_sync_r1_reg_rep__5_n_0),
        .O(rstdiv0_sync_r1_reg_rep__5_0[1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__5
       (.I0(rstdiv0_sync_r1_reg_rep__6_n_0),
        .O(rstdiv0_sync_r1_reg_rep__5_0[0]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__6
       (.I0(rstdiv0_sync_r1_reg_rep__7_n_0),
        .O(rstdiv0_sync_r1_reg_rep__7_0[1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__7
       (.I0(rstdiv0_sync_r1_reg_rep__8_n_0),
        .O(rstdiv0_sync_r1_reg_rep__7_0[0]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__8
       (.I0(rstdiv0_sync_r1_reg_rep__9_n_0),
        .O(rstdiv0_sync_r1_reg_rep__9_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    rstdiv0_sync_r1_inst_rep__9
       (.I0(rstdiv0_sync_r1_reg_rep__10_n_0),
        .O(rstdiv0_sync_r1_reg_rep__10_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__0_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__1_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__10
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__10_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__11
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__11_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__12
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__12_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__13
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__13_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__14
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__14_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__15
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__15_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__16
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__16_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__17
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__17_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__18
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__18_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__19
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__19_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__2_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__20
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__20_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__21
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__21_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__22
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__22_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__3_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__4_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__5_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__6
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__6_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__7
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__7_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__8
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__8_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__9
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__9_n_0));
  FDPE \rstdiv0_sync_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[0]));
  FDPE \rstdiv0_sync_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[10]));
  FDPE \rstdiv0_sync_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[11]));
  FDPE \rstdiv0_sync_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[1]));
  FDPE \rstdiv0_sync_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[2]));
  FDPE \rstdiv0_sync_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[3]));
  FDPE \rstdiv0_sync_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[4]));
  FDPE \rstdiv0_sync_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[5]));
  FDPE \rstdiv0_sync_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[6]));
  FDPE \rstdiv0_sync_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[7]));
  FDPE \rstdiv0_sync_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[8]));
  FDPE \rstdiv0_sync_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[9]));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rstdiv2_sync_r1_reg
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r1));
  FDPE \rstdiv2_sync_r_reg[0] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[0]));
  FDPE \rstdiv2_sync_r_reg[10] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[10]));
  FDPE \rstdiv2_sync_r_reg[11] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[11]));
  FDPE \rstdiv2_sync_r_reg[1] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[1]));
  FDPE \rstdiv2_sync_r_reg[2] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[2]));
  FDPE \rstdiv2_sync_r_reg[3] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[3]));
  FDPE \rstdiv2_sync_r_reg[4] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[4]));
  FDPE \rstdiv2_sync_r_reg[5] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[5]));
  FDPE \rstdiv2_sync_r_reg[6] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[6]));
  FDPE \rstdiv2_sync_r_reg[7] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[7]));
  FDPE \rstdiv2_sync_r_reg[8] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[8]));
  FDPE \rstdiv2_sync_r_reg[9] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \samp_edge_cnt0_r[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__15_0),
        .I1(samp_edge_cnt0_en_r),
        .O(samp_edge_cnt0_en_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tap_cnt_cpt_r[5]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__16_0),
        .I1(\tap_cnt_cpt_r_reg[5] ),
        .O(new_cnt_cpt_r_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__16_0),
        .I1(po_cnt_dec),
        .O(po_cnt_dec_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt_r[3]_i_1__0 
       (.I0(rstdiv0_sync_r1_reg_rep__15_0),
        .I1(pi_cnt_dec),
        .O(pi_cnt_dec_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_iodelay_ctrl" *) 
module DDR3LController_mig_7series_v4_2_iodelay_ctrl
   (rst_tmp,
    clk_ref,
    AS,
    \rstdiv2_sync_r_reg[11] ,
    ref_dll_lock_w,
    ref_dll_lock_w__0,
    clk_ref_i,
    sys_rst);
  output rst_tmp;
  output [0:0]clk_ref;
  output [0:0]AS;
  input \rstdiv2_sync_r_reg[11] ;
  input [0:0]ref_dll_lock_w;
  input [0:0]ref_dll_lock_w__0;
  input clk_ref_i;
  input sys_rst;

  wire [0:0]AS;
  wire [0:0]clk_ref;
  wire clk_ref_i;
  wire clk_ref_ibufg;
  wire [0:0]iodelay_ctrl_rdy;
  wire [14:1]p_0_in;
  wire [0:0]ref_dll_lock_w;
  wire [0:0]ref_dll_lock_w__0;
  wire [0:0]rst_ref;
  wire rst_tmp;
  wire \rstdiv2_sync_r_reg[11] ;
  (* RTL_KEEP = "true" *) wire sys_rst_i;

  assign sys_rst_i = sys_rst;
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \clk_ref_200.u_bufg_clk_ref 
       (.I(clk_ref_ibufg),
        .O(clk_ref));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_ref_sync_r[0][14]_i_1 
       (.I0(sys_rst_i),
        .O(AS));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][0] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(p_0_in[1]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][10] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[10]),
        .PRE(AS),
        .Q(p_0_in[11]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][11] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[11]),
        .PRE(AS),
        .Q(p_0_in[12]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][12] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[12]),
        .PRE(AS),
        .Q(p_0_in[13]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][13] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[13]),
        .PRE(AS),
        .Q(p_0_in[14]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][14] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[14]),
        .PRE(AS),
        .Q(rst_ref));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][1] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[1]),
        .PRE(AS),
        .Q(p_0_in[2]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][2] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[2]),
        .PRE(AS),
        .Q(p_0_in[3]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][3] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[3]),
        .PRE(AS),
        .Q(p_0_in[4]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][4] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[4]),
        .PRE(AS),
        .Q(p_0_in[5]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][5] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[5]),
        .PRE(AS),
        .Q(p_0_in[6]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][6] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[6]),
        .PRE(AS),
        .Q(p_0_in[7]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][7] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[7]),
        .PRE(AS),
        .Q(p_0_in[8]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][8] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[8]),
        .PRE(AS),
        .Q(p_0_in[9]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][9] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(p_0_in[9]),
        .PRE(AS),
        .Q(p_0_in[10]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rstdiv2_sync_r[11]_i_1 
       (.I0(\rstdiv2_sync_r_reg[11] ),
        .I1(iodelay_ctrl_rdy),
        .I2(sys_rst_i),
        .I3(ref_dll_lock_w),
        .I4(ref_dll_lock_w__0),
        .O(rst_tmp));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \se_clk_ref.u_ibufg_clk_ref 
       (.I(clk_ref_i),
        .O(clk_ref_ibufg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "DDR3LCONTROLLER_IODELAY_MIG0" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    u_idelayctrl_200
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(clk_ref),
        .RST(rst_ref));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_mc" *) 
module DDR3LController_mig_7series_v4_2_mc
   (mc_cmd,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    app_zq_ack,
    ADDRA,
    idle,
    tempmon_sample_en,
    mc_ras_n,
    mc_cas_n,
    mc_cs_n,
    mc_odt,
    mc_cke,
    mc_wrdata_en,
    app_sr_active,
    bm_end_r1,
    bm_end_r1_reg,
    bm_end_r1_1,
    bm_end_r1_2,
    bm_end_r1_3,
    bm_end_r1_4,
    bm_end_r1_5,
    periodic_rd_ack_r_lcl_reg,
    accept_ns,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    periodic_rd_cntr_r_reg,
    \app_cmd_r2_reg[1] ,
    E,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    phy_dout,
    \cmd_pipe_plus.mc_we_n_reg[1]_0 ,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    \pointer_ram.pointer_we ,
    \cmd_pipe_plus.wr_data_en_reg_0 ,
    \app_cmd_r2_reg[0] ,
    \read_fifo.tail_r_reg[0] ,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    \cmd_pipe_plus.mc_bank_reg[5]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[2]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[5]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[4]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[3]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[1]_0 ,
    \cmd_pipe_plus.mc_data_offset_1_reg[2]_0 ,
    \cmd_pipe_plus.mc_data_offset_1_reg[5]_0 ,
    \cmd_pipe_plus.mc_data_offset_1_reg[4]_0 ,
    \cmd_pipe_plus.mc_data_offset_1_reg[3]_0 ,
    \cmd_pipe_plus.mc_data_offset_1_reg[1]_0 ,
    req_bank_r,
    CLK,
    \maintenance_request.maint_zq_r_lcl_reg ,
    SR,
    rb_hit_busy_r_reg,
    SS,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    was_wr0,
    phy_mc_ctl_full,
    of_ctl_full_v,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    wait_for_maint_r_lcl_reg,
    app_cmd_r2,
    was_priority_reg,
    Q,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ,
    app_en_r2,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl0,
    rb_hit_busy_r_reg_6,
    \grant_r_reg[0] ,
    act_wait_r_lcl_reg,
    \maint_controller.maint_hit_busies_r_reg[4] ,
    \maintenance_request.maint_sre_r_lcl_reg ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    \inhbt_act_faw.faw_cnt_r_reg[1] ,
    calib_rddata_offset,
    calib_rddata_offset_1,
    act_wait_r_lcl_reg_0,
    row,
    phy_mc_data_full,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    act_wait_r_lcl_reg_1,
    ras_timer_zero_r_reg_2,
    ras_timer_zero_r_reg_3,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    \pointer_ram.rams[1].RAM32M0 ,
    app_ref_req,
    \zq_cntrl.zq_request_logic.zq_request_r_reg ,
    app_sr_req,
    app_zq_req,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    \read_fifo.tail_r_reg[0]_0 ,
    \read_fifo.tail_r_reg[4] ,
    \req_data_buf_addr_r_reg[3] ,
    bank,
    \req_col_r_reg[9] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] );
  output [1:0]mc_cmd;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output app_zq_ack;
  output [4:0]ADDRA;
  output idle;
  output tempmon_sample_en;
  output [1:0]mc_ras_n;
  output [1:0]mc_cas_n;
  output [0:0]mc_cs_n;
  output [0:0]mc_odt;
  output [0:0]mc_cke;
  output mc_wrdata_en;
  output app_sr_active;
  output bm_end_r1;
  output bm_end_r1_reg;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output bm_end_r1_3;
  output bm_end_r1_4;
  output bm_end_r1_5;
  output periodic_rd_ack_r_lcl_reg;
  output accept_ns;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output periodic_rd_cntr_r_reg;
  output \app_cmd_r2_reg[1] ;
  output [0:0]E;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output [3:0]phy_dout;
  output [1:0]\cmd_pipe_plus.mc_we_n_reg[1]_0 ;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output \pointer_ram.pointer_we ;
  output [0:0]\cmd_pipe_plus.wr_data_en_reg_0 ;
  output \app_cmd_r2_reg[0] ;
  output [0:0]\read_fifo.tail_r_reg[0] ;
  output [1:0]\read_fifo.fifo_out_data_r_reg[6] ;
  output [25:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  output [5:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  output [1:0]\cmd_pipe_plus.mc_data_offset_reg[2]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[4]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[3]_0 ;
  output \cmd_pipe_plus.mc_data_offset_reg[1]_0 ;
  output [1:0]\cmd_pipe_plus.mc_data_offset_1_reg[2]_0 ;
  output \cmd_pipe_plus.mc_data_offset_1_reg[5]_0 ;
  output \cmd_pipe_plus.mc_data_offset_1_reg[4]_0 ;
  output \cmd_pipe_plus.mc_data_offset_1_reg[3]_0 ;
  output \cmd_pipe_plus.mc_data_offset_1_reg[1]_0 ;
  output [23:0]req_bank_r;
  input CLK;
  input \maintenance_request.maint_zq_r_lcl_reg ;
  input [0:0]SR;
  input rb_hit_busy_r_reg;
  input [0:0]SS;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input rb_hit_busy_r_reg_4;
  input rb_hit_busy_r_reg_5;
  input was_wr0;
  input phy_mc_ctl_full;
  input [0:0]of_ctl_full_v;
  input \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  input wait_for_maint_r_lcl_reg;
  input [1:0]app_cmd_r2;
  input was_priority_reg;
  input [1:0]Q;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  input app_en_r2;
  input rd_wr_r_lcl_reg;
  input req_wr_r_lcl0;
  input rb_hit_busy_r_reg_6;
  input \grant_r_reg[0] ;
  input act_wait_r_lcl_reg;
  input \maint_controller.maint_hit_busies_r_reg[4] ;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  input \inhbt_act_faw.faw_cnt_r_reg[1] ;
  input [5:0]calib_rddata_offset;
  input [5:0]calib_rddata_offset_1;
  input act_wait_r_lcl_reg_0;
  input [14:0]row;
  input phy_mc_data_full;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input act_wait_r_lcl_reg_1;
  input ras_timer_zero_r_reg_2;
  input ras_timer_zero_r_reg_3;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input [0:0]\pointer_ram.rams[1].RAM32M0 ;
  input app_ref_req;
  input \zq_cntrl.zq_request_logic.zq_request_r_reg ;
  input app_sr_req;
  input app_zq_req;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input \read_fifo.tail_r_reg[0]_0 ;
  input \read_fifo.tail_r_reg[4] ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;

  wire [4:0]ADDRA;
  wire CLK;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire [1:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0] ;
  wire \app_cmd_r2_reg[1] ;
  wire app_en_r2;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire \arb_mux0/arb_select0/cke_r ;
  wire [3:0]\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r ;
  wire [5:1]\arb_mux0/arb_select0/mc_data_offset1 ;
  wire [5:1]\arb_mux0/arb_select0/mc_data_offset_11 ;
  wire [2:0]bank;
  wire \bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0 ;
  wire \bank_cntrl[1].bank0/bank_queue0/clear_req__0 ;
  wire \bank_cntrl[1].bank0/bank_queue0/head_ns1__8 ;
  wire \bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r ;
  wire \bank_cntrl[1].bank0/pass_open_bank_r ;
  wire \bank_cntrl[1].bank0/q_has_rd_ns1 ;
  wire \bank_cntrl[1].bank0/wait_for_maint_r ;
  wire \bank_cntrl[6].bank0/bank_queue0/pre_bm_end_r ;
  wire \bank_cntrl[6].bank0/pass_open_bank_r ;
  wire \bank_cntrl[7].bank0/bank_queue0/pre_bm_end_r ;
  wire \bank_cntrl[7].bank0/pass_open_bank_r ;
  wire [8:5]\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ;
  wire bank_mach0_n_101;
  wire bank_mach0_n_102;
  wire bank_mach0_n_105;
  wire bank_mach0_n_107;
  wire bank_mach0_n_109;
  wire bank_mach0_n_28;
  wire bank_mach0_n_32;
  wire bank_mach0_n_37;
  wire bank_mach0_n_44;
  wire bank_mach0_n_71;
  wire bank_mach0_n_73;
  wire bank_mach0_n_74;
  wire bank_mach0_n_75;
  wire bank_mach0_n_80;
  wire bank_mach0_n_81;
  wire bank_mach0_n_89;
  wire bank_mach0_n_91;
  wire bank_mach0_n_94;
  wire bank_mach0_n_98;
  wire bank_mach0_n_99;
  wire [6:1]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire bm_end_r1_3;
  wire bm_end_r1_4;
  wire bm_end_r1_5;
  wire bm_end_r1_reg;
  wire [5:0]calib_rddata_offset;
  wire [5:0]calib_rddata_offset_1;
  wire [25:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_1_reg[1]_0 ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_1_reg[2]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_1_reg[3]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_1_reg[4]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_1_reg[5]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[1]_0 ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[1]_0 ;
  wire [0:0]\cmd_pipe_plus.wr_data_en_reg_0 ;
  wire [3:0]col_data_buf_addr;
  wire col_periodic_rd;
  wire col_rd_wr;
  wire \compute_tail.tail_r_lcl_i_3_n_0 ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire \grant_r[1]_i_9_n_0 ;
  wire \grant_r[3]_i_4_n_0 ;
  wire \grant_r[5]_i_9_n_0 ;
  wire \grant_r[7]_i_11_n_0 ;
  wire \grant_r_reg[0] ;
  wire head_r_lcl_i_3_n_0;
  wire head_r_lcl_i_4_n_0;
  wire idle;
  wire [2:1]idle_cnt_0;
  wire [7:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire \inhbt_act_faw.faw_cnt_r_reg[1] ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire insert_maint_r1;
  wire \maint_controller.maint_hit_busies_r[7]_i_2_n_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[4] ;
  wire [2:1]maint_hit;
  wire maint_idle;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg ;
  wire [25:0]mc_address_ns;
  wire [5:0]mc_bank_ns;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cke;
  wire [1:1]mc_cke_ns;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_cs_n_ns;
  wire [2:0]mc_data_offset_1_ns;
  wire [2:0]mc_data_offset_ns;
  wire [0:0]mc_odt;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n;
  wire [0:0]mc_ras_n_ns;
  wire mc_read_idle_ns;
  wire mc_ref_zq_wip_ns;
  wire [1:0]mc_we_n_ns;
  wire mc_wrdata_en;
  wire mc_wrdata_en_ns;
  wire [0:0]of_ctl_full_v;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire [2:2]order_cnt_0;
  wire \order_q_r[2]_i_2_n_0 ;
  wire pass_open_bank_r_lcl_i_2__0_n_0;
  wire pass_open_bank_r_lcl_i_2_n_0;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire [3:0]phy_dout;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire \pointer_ram.pointer_we ;
  wire [0:0]\pointer_ram.rams[1].RAM32M0 ;
  wire \q_entry_r[0]_i_3_n_0 ;
  wire \q_entry_r[1]_i_4_n_0 ;
  wire \q_entry_r[2]_i_11__0_n_0 ;
  wire \q_entry_r[2]_i_11_n_0 ;
  wire \rank_cntrl[0].rank_cntrl0/act_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/inhbt_act_faw.act_delayed ;
  wire \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ;
  wire [0:0]\rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ;
  wire \rank_cntrl[0].rank_cntrl0/wtr_timer.write_this_rank ;
  wire rank_mach0_n_13;
  wire rank_mach0_n_15;
  wire rank_mach0_n_16;
  wire rank_mach0_n_17;
  wire rank_mach0_n_18;
  wire rank_mach0_n_19;
  wire rank_mach0_n_20;
  wire rank_mach0_n_23;
  wire rank_mach0_n_25;
  wire rank_mach0_n_30;
  wire rank_mach0_n_31;
  wire rank_mach0_n_32;
  wire rank_mach0_n_33;
  wire rank_mach0_n_34;
  wire rank_mach0_n_35;
  wire rank_mach0_n_36;
  wire rank_mach0_n_37;
  wire rank_mach0_n_38;
  wire rank_mach0_n_39;
  wire rank_mach0_n_40;
  wire rank_mach0_n_41;
  wire rank_mach0_n_42;
  wire rank_mach0_n_43;
  wire rank_mach0_n_44;
  wire rank_mach0_n_45;
  wire rank_mach0_n_46;
  wire rank_mach0_n_47;
  wire rank_mach0_n_48;
  wire rank_mach0_n_49;
  wire rank_mach0_n_50;
  wire rank_mach0_n_51;
  wire \ras_timer_r[2]_i_7_n_0 ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire [2:1]rb_hit_busy_cnt_0;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire [7:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [6:6]\read_fifo.fifo_in_data ;
  wire [1:0]\read_fifo.fifo_out_data_r_reg[6] ;
  wire [0:0]\read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire \read_fifo.tail_r_reg[4] ;
  wire [23:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire req_wr_r_lcl0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  wire rnk_config_0;
  wire rnk_config_kill_rts_col;
  wire rnk_config_valid_r;
  wire [14:0]row;
  wire [3:0]row_cmd_wr;
  wire \rtw_timer.rtw_cnt_ns1 ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire [7:1]sending_col;
  wire [3:0]sending_row;
  wire sent_col;
  wire tempmon_sample_en;
  wire wait_for_maint_r_lcl_i_2_n_0;
  wire wait_for_maint_r_lcl_reg;
  wire was_priority_reg;
  wire was_wr0;
  wire wr_data_en;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;
  wire \zq_cntrl.zq_request_logic.zq_request_r_reg ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7 ;
  wire [3:3]\NLW_zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_CO_UNCONNECTED ;

  DDR3LController_mig_7series_v4_2_bank_mach bank_mach0
       (.CLK(CLK),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r ),
        .DIA(col_periodic_rd),
        .DIC(\read_fifo.fifo_in_data ),
        .Q({sending_col[7:6],sending_col[2:1]}),
        .SR(SR),
        .SS(SS),
        .accept_internal_r_reg(\grant_r_reg[0] ),
        .accept_ns(accept_ns),
        .accept_r_reg(bank_mach0_n_37),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .act_wait_r_lcl_reg({row_cmd_wr[3],row_cmd_wr[0]}),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_2(act_wait_r_lcl_reg_1),
        .app_cmd_r2(app_cmd_r2[0]),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .app_en_r2(app_en_r2),
        .auto_pre_r_lcl_reg(mc_address_ns),
        .bank(bank),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_1(bm_end_r1_1),
        .bm_end_r1_2(bm_end_r1_2),
        .bm_end_r1_3(bm_end_r1_3),
        .bm_end_r1_4(bm_end_r1_4),
        .bm_end_r1_5(bm_end_r1_5),
        .bm_end_r1_reg(bm_end_r1_reg),
        .calib_rddata_offset(calib_rddata_offset),
        .calib_rddata_offset_1(calib_rddata_offset_1),
        .cke_r(\arb_mux0/arb_select0/cke_r ),
        .clear_req__0(\bank_cntrl[1].bank0/bank_queue0/clear_req__0 ),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_rd_wr_r_reg (bank_mach0_n_94),
        .col_rd_wr(col_rd_wr),
        .col_wait_r_reg(\maintenance_request.maint_zq_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg (\compute_tail.tail_r_lcl_i_3_n_0 ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .\grant_r[0]_i_2 (rank_mach0_n_17),
        .\grant_r[1]_i_4 (\grant_r[1]_i_9_n_0 ),
        .\grant_r[4]_i_7 (rank_mach0_n_50),
        .\grant_r[7]_i_4__0 (rank_mach0_n_13),
        .\grant_r_reg[0] (bank_mach0_n_81),
        .\grant_r_reg[1] (\grant_r[5]_i_9_n_0 ),
        .\grant_r_reg[3] ({sending_row[3],sending_row[0]}),
        .\grant_r_reg[3]_0 (\grant_r[3]_i_4_n_0 ),
        .\grant_r_reg[4] (bank_mach0_n_101),
        .\grant_r_reg[7] (\grant_r[7]_i_11_n_0 ),
        .granted_col_r_reg(bank_mach0_n_80),
        .granted_col_r_reg_0({mc_data_offset_1_ns[2],mc_data_offset_1_ns[0]}),
        .granted_col_r_reg_1({mc_data_offset_ns[2],mc_data_offset_ns[0]}),
        .granted_col_r_reg_2(bank_mach0_n_91),
        .head_ns1__8(\bank_cntrl[1].bank0/bank_queue0/head_ns1__8 ),
        .head_r_lcl_reg(head_r_lcl_i_3_n_0),
        .head_r_lcl_reg_0(head_r_lcl_i_4_n_0),
        .idle_cnt_0(idle_cnt_0),
        .idle_r_lcl_reg({idle_r[7],idle_r[5:4],idle_r[1:0]}),
        .idle_r_lcl_reg_0(E),
        .idle_r_lcl_reg_1(bank_mach0_n_71),
        .idle_r_lcl_reg_2(idle_r_lcl_reg),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_7(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_8(idle_r_lcl_reg_5),
        .\inhbt_act_faw.SRLC32E0 (bank_mach0_n_107),
        .\inhbt_act_faw.act_delayed (\rank_cntrl[0].rank_cntrl0/inhbt_act_faw.act_delayed ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .insert_maint_r1(insert_maint_r1),
        .\last_master_r_reg[7] (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maint_controller.maint_hit_busies_r_reg[0] (\maint_controller.maint_hit_busies_r[7]_i_2_n_0 ),
        .\maint_controller.maint_hit_busies_r_reg[4] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .maint_hit(maint_hit),
        .maint_idle(maint_idle),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cke_ns(mc_cke_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .of_ctl_full_v(of_ctl_full_v),
        .offset_ns0(offset_ns0),
        .offset_r(offset_r),
        .\order_q_r_reg[2] (\order_q_r[2]_i_2_n_0 ),
        .ordered_r_lcl_reg(bank_mach0_n_89),
        .ordered_r_lcl_reg_0(order_cnt_0),
        .pass_open_bank_r(\bank_cntrl[6].bank0/pass_open_bank_r ),
        .pass_open_bank_r_0(\bank_cntrl[7].bank0/pass_open_bank_r ),
        .pass_open_bank_r_2(\bank_cntrl[1].bank0/pass_open_bank_r ),
        .pass_open_bank_r_lcl_reg(rank_mach0_n_25),
        .pass_open_bank_r_lcl_reg_0(pass_open_bank_r_lcl_i_2_n_0),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .\periodic_rd_generation.read_this_rank (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (bank_mach0_n_105),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_r(\bank_cntrl[6].bank0/bank_queue0/pre_bm_end_r ),
        .pre_bm_end_r_1(\bank_cntrl[7].bank0/bank_queue0/pre_bm_end_r ),
        .pre_bm_end_r_3(\bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r ),
        .pre_bm_end_r_reg({bm_end[6],bm_end[1]}),
        .pre_bm_end_r_reg_0(bank_mach0_n_73),
        .pre_bm_end_r_reg_1(bank_mach0_n_74),
        .pre_bm_end_r_reg_2(bank_mach0_n_75),
        .\q_entry_r_reg[0] (\q_entry_r[0]_i_3_n_0 ),
        .\q_entry_r_reg[1] (\q_entry_r[1]_i_4_n_0 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r[2]_i_11__0_n_0 ),
        .\q_entry_r_reg[2] (\q_entry_r[2]_i_11_n_0 ),
        .q_has_rd_ns1(\bank_cntrl[1].bank0/q_has_rd_ns1 ),
        .q_has_rd_r_reg(rank_mach0_n_15),
        .q_has_rd_r_reg_0(rank_mach0_n_16),
        .q_has_rd_r_reg_1(rank_mach0_n_18),
        .q_has_rd_r_reg_2(rank_mach0_n_19),
        .q_has_rd_r_reg_3(pass_open_bank_r_lcl_i_2__0_n_0),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ({\arb_mux0/arb_select0/mc_data_offset1 [5:3],\arb_mux0/arb_select0/mc_data_offset1 [1]}),
        .\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ({\arb_mux0/arb_select0/mc_data_offset_11 [5:3],\arb_mux0/arb_select0/mc_data_offset_11 [1]}),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(\ras_timer_r[2]_i_7_n_0 ),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_3(ras_timer_zero_r_reg_2),
        .ras_timer_zero_r_reg_4(ras_timer_zero_r_reg_3),
        .rb_hit_busy_cnt_0(rb_hit_busy_cnt_0),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_6),
        .rd_wr_r_lcl_reg({rd_wr_r[7:5],rd_wr_r[2:0]}),
        .rd_wr_r_lcl_reg_0(mc_we_n_ns),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[2] (mc_bank_ns),
        .\req_cmd_r_reg[0] (Q[0]),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r_lcl_reg(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl0_4(\bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0 ),
        .req_wr_r_lcl_reg(bank_mach0_n_28),
        .req_wr_r_lcl_reg_0(bank_mach0_n_32),
        .req_wr_r_lcl_reg_1(bank_mach0_n_44),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] (rank_mach0_n_23),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (rank_mach0_n_20),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] (bank_mach0_n_98),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (bank_mach0_n_99),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ({\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [8],\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [5]}),
        .rnk_config_0(rnk_config_0),
        .rnk_config_kill_rts_col(rnk_config_kill_rts_col),
        .rnk_config_valid_r(rnk_config_valid_r),
        .row(row),
        .\rtp_timer_r_reg[0] (\inhbt_act_faw.faw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_ns1 (\rtw_timer.rtw_cnt_ns1 ),
        .\rtw_timer.rtw_cnt_r (\rtw_timer.rtw_cnt_r ),
        .\rtw_timer.rtw_cnt_r_reg[0] (\rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ),
        .\rtw_timer.rtw_cnt_r_reg[2] (bank_mach0_n_102),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (rank_mach0_n_51),
        .sent_col(sent_col),
        .wait_for_maint_r(\bank_cntrl[1].bank0/wait_for_maint_r ),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_i_2_n_0),
        .was_priority_reg(was_priority_reg),
        .was_wr0(was_wr0),
        .\wr_this_rank_r_reg[0] (bank_mach0_n_109),
        .\wtr_timer.write_this_rank (\rank_cntrl[0].rank_cntrl0/wtr_timer.write_this_rank ),
        .\wtr_timer.wtr_cnt_r_reg[2] (\wtr_timer.wtr_cnt_r_reg[2] ));
  FDRE \cmd_pipe_plus.mc_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[0]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [10]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[11]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [11]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[12]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [12]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[13]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [13]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[14]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [14]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[15]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [15]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[16]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [16]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[17]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [17]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[18]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [18]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[19]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [19]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[1]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[20]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [20]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[21]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [21]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[22]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [22]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[23]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [23]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[24]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [24]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[25]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [25]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[2]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [6]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [7]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [8]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25]_0 [9]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[0]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[1]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[2]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[3]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[4]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[5]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[0]),
        .Q(mc_cas_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[1]),
        .Q(mc_cas_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cke_ns),
        .Q(mc_cke),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(sent_col),
        .Q(mc_cmd[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_91),
        .Q(mc_cmd[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cs_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cs_n_ns),
        .Q(mc_cs_n),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_data_offset_1_ns[0]),
        .Q(\cmd_pipe_plus.mc_data_offset_1_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset_11 [1]),
        .Q(\cmd_pipe_plus.mc_data_offset_1_reg[1]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_data_offset_1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_data_offset_1_ns[2]),
        .Q(\cmd_pipe_plus.mc_data_offset_1_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset_11 [3]),
        .Q(\cmd_pipe_plus.mc_data_offset_1_reg[3]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_data_offset_1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset_11 [4]),
        .Q(\cmd_pipe_plus.mc_data_offset_1_reg[4]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_data_offset_1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset_11 [5]),
        .Q(\cmd_pipe_plus.mc_data_offset_1_reg[5]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_data_offset_ns[0]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset1 [1]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[1]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_data_offset_ns[2]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset1 [3]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[3]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset1 [4]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[4]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/mc_data_offset1 [5]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5]_0 ),
        .R(bank_mach0_n_80));
  FDRE \cmd_pipe_plus.mc_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_odt_ns),
        .Q(mc_odt),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ras_n_ns),
        .Q(mc_ras_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_81),
        .Q(mc_ras_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_we_n_ns[0]),
        .Q(\cmd_pipe_plus.mc_we_n_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_we_n_ns[1]),
        .Q(\cmd_pipe_plus.mc_we_n_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_wrdata_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_wrdata_en_ns),
        .Q(mc_wrdata_en),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [0]),
        .Q(ADDRA[1]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [1]),
        .Q(ADDRA[2]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [2]),
        .Q(ADDRA[3]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/col_mux.col_data_buf_addr_r [3]),
        .Q(ADDRA[4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_en_ns),
        .Q(wr_data_en),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_offset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(ADDRA[0]),
        .R(1'b0));
  DDR3LController_mig_7series_v4_2_col_mach col_mach0
       (.CLK(CLK),
        .DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(\read_fifo.fifo_in_data ),
        .Q(\read_fifo.tail_r_reg[0] ),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr(col_rd_wr),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .mc_cmd(mc_cmd[0]),
        .mc_read_idle_ns(mc_read_idle_ns),
        .mc_read_idle_r_reg(\grant_r_reg[0] ),
        .mc_ref_zq_wip_ns(mc_ref_zq_wip_ns),
        .mc_wrdata_en_ns(mc_wrdata_en_ns),
        .offset_ns0(offset_ns0),
        .offset_r(offset_r),
        .\read_fifo.fifo_out_data_r_reg[6]_0 (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.head_r_reg[1]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .\read_fifo.head_r_reg[4]_0 (\inhbt_act_faw.faw_cnt_r_reg[1] ),
        .\read_fifo.tail_r_reg[0]_0 (\read_fifo.tail_r_reg[0]_0 ),
        .\read_fifo.tail_r_reg[1]_0 (\wtr_timer.wtr_cnt_r_reg[2] ),
        .\read_fifo.tail_r_reg[4]_0 (\read_fifo.tail_r_reg[4] ),
        .sent_col(sent_col),
        .wr_data_en_ns(wr_data_en_ns),
        .wr_data_offset_ns(wr_data_offset_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    \compute_tail.tail_r_lcl_i_3 
       (.I0(bm_end[6]),
        .I1(\bank_cntrl[7].bank0/pass_open_bank_r ),
        .I2(sending_col[7]),
        .I3(rd_wr_r[7]),
        .I4(bank_mach0_n_32),
        .I5(\bank_cntrl[7].bank0/bank_queue0/pre_bm_end_r ),
        .O(\compute_tail.tail_r_lcl_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \grant_r[1]_i_9 
       (.I0(sending_row[0]),
        .I1(row_cmd_wr[0]),
        .I2(sending_row[3]),
        .I3(row_cmd_wr[3]),
        .O(\grant_r[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \grant_r[3]_i_4 
       (.I0(rnk_config_valid_r),
        .I1(rnk_config_0),
        .I2(rnk_config_kill_rts_col),
        .O(\grant_r[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h0B)) 
    \grant_r[5]_i_9 
       (.I0(rnk_config_0),
        .I1(rnk_config_valid_r),
        .I2(rnk_config_kill_rts_col),
        .O(\grant_r[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \grant_r[7]_i_11 
       (.I0(rnk_config_kill_rts_col),
        .I1(rnk_config_0),
        .I2(rnk_config_valid_r),
        .O(\grant_r[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    head_r_lcl_i_3
       (.I0(rb_hit_busy_cnt_0[2]),
        .I1(rb_hit_busy_cnt_0[1]),
        .O(head_r_lcl_i_3_n_0));
  LUT5 #(
    .INIT(32'h007FFF80)) 
    head_r_lcl_i_4
       (.I0(was_priority_reg),
        .I1(app_en_r2),
        .I2(bank_mach0_n_37),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(bank_mach0_n_71),
        .O(head_r_lcl_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \maint_controller.maint_hit_busies_r[7]_i_2 
       (.I0(maint_rank_r),
        .I1(maint_sre_r),
        .I2(maint_zq_r),
        .O(\maint_controller.maint_hit_busies_r[7]_i_2_n_0 ));
  FDRE mc_read_idle_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_read_idle_ns),
        .Q(idle),
        .R(1'b0));
  FDRE mc_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ref_zq_wip_ns),
        .Q(tempmon_sample_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_42_47_i_2__2
       (.I0(mc_cs_n),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(phy_dout[0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_48_53_i_1__0
       (.I0(mc_cas_n[0]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(phy_dout[1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_60_65_i_1__3
       (.I0(\cmd_pipe_plus.mc_we_n_reg[1]_0 [0]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(phy_dout[2]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_72_77_i_1__1
       (.I0(mc_ras_n[0]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(phy_dout[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \order_q_r[2]_i_2 
       (.I0(order_cnt_0),
        .I1(bank_mach0_n_89),
        .O(\order_q_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_2
       (.I0(wait_for_maint_r_lcl_reg),
        .I1(\bank_cntrl[6].bank0/pass_open_bank_r ),
        .I2(sending_col[6]),
        .I3(rd_wr_r[6]),
        .I4(bank_mach0_n_28),
        .I5(\bank_cntrl[6].bank0/bank_queue0/pre_bm_end_r ),
        .O(pass_open_bank_r_lcl_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    pass_open_bank_r_lcl_i_2__0
       (.I0(wait_for_maint_r_lcl_reg),
        .I1(\bank_cntrl[7].bank0/pass_open_bank_r ),
        .I2(sending_col[7]),
        .I3(rd_wr_r[7]),
        .I4(bank_mach0_n_32),
        .I5(\bank_cntrl[7].bank0/bank_queue0/pre_bm_end_r ),
        .O(pass_open_bank_r_lcl_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0888)) 
    pass_open_bank_r_lcl_i_4
       (.I0(\bank_cntrl[1].bank0/pass_open_bank_r ),
        .I1(sending_col[1]),
        .I2(rd_wr_r[1]),
        .I3(bank_mach0_n_44),
        .I4(\bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r ),
        .I5(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .O(\bank_cntrl[1].bank0/bank_queue0/clear_req__0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \pointer_ram.rams[0].RAM32M0_i_1 
       (.I0(ADDRA[0]),
        .I1(wr_data_en),
        .I2(\pointer_ram.rams[1].RAM32M0 ),
        .O(\pointer_ram.pointer_we ));
  LUT3 #(
    .INIT(8'h69)) 
    \q_entry_r[0]_i_3 
       (.I0(bank_mach0_n_71),
        .I1(bm_end[1]),
        .I2(\bank_cntrl[1].bank0/bank_queue0/head_ns1__8 ),
        .O(\q_entry_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q_entry_r[1]_i_4 
       (.I0(idle_cnt_0[1]),
        .I1(\bank_cntrl[1].bank0/bank_queue0/head_ns1__8 ),
        .I2(bm_end[1]),
        .O(\q_entry_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT4 #(
    .INIT(16'hAA59)) 
    \q_entry_r[2]_i_11 
       (.I0(idle_cnt_0[2]),
        .I1(bm_end[1]),
        .I2(\bank_cntrl[1].bank0/bank_queue0/head_ns1__8 ),
        .I3(idle_cnt_0[1]),
        .O(\q_entry_r[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \q_entry_r[2]_i_11__0 
       (.I0(bank_mach0_n_73),
        .I1(bank_mach0_n_74),
        .I2(bank_mach0_n_75),
        .O(\q_entry_r[2]_i_11__0_n_0 ));
  DDR3LController_mig_7series_v4_2_rank_mach rank_mach0
       (.CLK(CLK),
        .D(\rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7 }),
        .S({rank_mach0_n_30,rank_mach0_n_31,rank_mach0_n_32,rank_mach0_n_33}),
        .SR(SR),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .cke_r(\arb_mux0/arb_select0/cke_r ),
        .col_rd_wr(col_rd_wr),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .idle_r_lcl_reg(rank_mach0_n_15),
        .idle_r_lcl_reg_0(rank_mach0_n_18),
        .\inhbt_act_faw.act_delayed (\rank_cntrl[0].rank_cntrl0/inhbt_act_faw.act_delayed ),
        .\inhbt_act_faw.faw_cnt_r_reg[1] (bank_mach0_n_107),
        .\inhbt_act_faw.faw_cnt_r_reg[1]_0 (\inhbt_act_faw.faw_cnt_r_reg[1] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .insert_maint_r1(insert_maint_r1),
        .maint_hit(maint_hit[1]),
        .maint_idle(maint_idle),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .\maintenance_request.maint_sre_r_lcl_reg (rank_mach0_n_16),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (rank_mach0_n_19),
        .\maintenance_request.maint_sre_r_lcl_reg_1 ({\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [8],\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [5]}),
        .\maintenance_request.maint_sre_r_lcl_reg_2 (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_srx_r_lcl_reg (rank_mach0_n_20),
        .\maintenance_request.maint_zq_r_lcl_reg (rank_mach0_n_23),
        .\maintenance_request.maint_zq_r_lcl_reg_0 (\maintenance_request.maint_zq_r_lcl_reg ),
        .mc_cke_ns(mc_cke_ns),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 (bank_mach0_n_105),
        .\periodic_rd_generation.read_this_rank (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_read_request.periodic_rd_r_lcl_reg (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg_0 (periodic_rd_ack_r_lcl_reg),
        .q_has_rd_ns1(\bank_cntrl[1].bank0/q_has_rd_ns1 ),
        .q_has_rd_r_reg({idle_r[7],idle_r[5:4],idle_r[1:0]}),
        .rd_wr_r_lcl_reg(rank_mach0_n_13),
        .rd_wr_r_lcl_reg_0(rank_mach0_n_17),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 (bank_mach0_n_98),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 (bank_mach0_n_99),
        .\rnk_config_strobe_r[0]_i_10 ({rd_wr_r[5],rd_wr_r[0]}),
        .\rnk_config_strobe_r[0]_i_8 (bank_mach0_n_101),
        .\rtw_timer.rtw_cnt_ns1 (\rtw_timer.rtw_cnt_ns1 ),
        .\rtw_timer.rtw_cnt_r (\rtw_timer.rtw_cnt_r ),
        .\rtw_timer.rtw_cnt_r_reg[1] (rank_mach0_n_50),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (bank_mach0_n_94),
        .\rtw_timer.rtw_cnt_r_reg[2] (rank_mach0_n_51),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (bank_mach0_n_102),
        .wait_for_maint_r(\bank_cntrl[1].bank0/wait_for_maint_r ),
        .wait_for_maint_r_lcl_reg(rank_mach0_n_25),
        .\wtr_timer.write_this_rank (\rank_cntrl[0].rank_cntrl0/wtr_timer.write_this_rank ),
        .\wtr_timer.wtr_cnt_r_reg[2] (bank_mach0_n_109),
        .\wtr_timer.wtr_cnt_r_reg[2]_0 (\wtr_timer.wtr_cnt_r_reg[2] ),
        .\zq_cntrl.zq_request_logic.zq_request_r_reg (\zq_cntrl.zq_request_logic.zq_request_r_reg ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11] ({rank_mach0_n_38,rank_mach0_n_39,rank_mach0_n_40,rank_mach0_n_41}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7 }),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15] ({rank_mach0_n_42,rank_mach0_n_43,rank_mach0_n_44,rank_mach0_n_45}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7 }),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19] ({rank_mach0_n_46,rank_mach0_n_47,rank_mach0_n_48,rank_mach0_n_49}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7 }),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7] ({rank_mach0_n_34,rank_mach0_n_35,rank_mach0_n_36,rank_mach0_n_37}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7 }));
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[2]_i_7 
       (.I0(sending_col[2]),
        .I1(rd_wr_r[2]),
        .O(\ras_timer_r[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_indx.rd_data_upd_indx_r_i_1 
       (.I0(wr_data_en),
        .I1(ADDRA[0]),
        .O(\cmd_pipe_plus.wr_data_en_reg_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    req_wr_r_lcl_i_1
       (.I0(\app_cmd_r2_reg[1] ),
        .I1(rd_wr_r_lcl_reg),
        .O(\bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0 ));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    req_wr_r_lcl_i_2
       (.I0(app_cmd_r2[1]),
        .I1(was_priority_reg),
        .I2(Q[1]),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(periodic_rd_cntr_r_reg),
        .I5(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .O(\app_cmd_r2_reg[1] ));
  LUT4 #(
    .INIT(16'hAAFB)) 
    wait_for_maint_r_lcl_i_2
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .I1(maint_req_r),
        .I2(periodic_rd_cntr_r_reg),
        .I3(maint_wip_r),
        .O(wait_for_maint_r_lcl_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    wait_for_maint_r_lcl_i_3
       (.I0(maint_zq_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .O(maint_hit[2]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7 }),
        .S({rank_mach0_n_30,rank_mach0_n_31,rank_mach0_n_32,rank_mach0_n_33}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0 ),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7 }),
        .S({rank_mach0_n_42,rank_mach0_n_43,rank_mach0_n_44,rank_mach0_n_45}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0 ),
        .CO({\NLW_zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_CO_UNCONNECTED [3],\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7 }),
        .S({rank_mach0_n_46,rank_mach0_n_47,rank_mach0_n_48,rank_mach0_n_49}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0 ),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7 }),
        .S({rank_mach0_n_34,rank_mach0_n_35,rank_mach0_n_36,rank_mach0_n_37}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0 ),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7 }),
        .S({rank_mach0_n_38,rank_mach0_n_39,rank_mach0_n_40,rank_mach0_n_41}));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_mem_intfc" *) 
module DDR3LController_mig_7series_v4_2_mem_intfc
   (periodic_rd_r,
    app_ref_ack,
    app_zq_ack,
    ADDRA,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock_w,
    out,
    \phaser_in_gen.phaser_in ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    ref_dll_lock_w__0,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[3]_2 ,
    \rd_ptr_reg[0]_3 ,
    \rd_ptr_reg[1]_3 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[3]_3 ,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    app_sr_active,
    po_cnt_dec_reg,
    fine_adjust_reg,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec_reg,
    prbs_rdlvl_done_pulse_reg,
    init_calib_complete,
    idle_r_lcl_reg,
    bm_end_r1,
    bm_end_r1_reg,
    bm_end_r1_1,
    bm_end_r1_2,
    bm_end_r1_3,
    bm_end_r1_4,
    bm_end_r1_5,
    periodic_rd_ack_r,
    accept_ns,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    periodic_rd_cntr_r,
    \app_cmd_r2_reg[1] ,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    phy_dout,
    init_calib_complete_reg_rep,
    d_in,
    wr_en,
    wr_en_3,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    app_rd_data,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    idle_r_lcl_reg_5,
    idle_r_lcl_reg_6,
    \pointer_ram.pointer_we ,
    \cmd_pipe_plus.wr_data_en_reg ,
    \app_cmd_r2_reg[0] ,
    app_rd_data_end,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3]_2 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    req_bank_r,
    app_rd_data_valid,
    wr_en_5,
    wr_en_6,
    wr_en_7,
    wr_en_8,
    wr_en_9,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    ddr_ck_out,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    CLK,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked,
    \maintenance_request.maint_zq_r_lcl_reg ,
    RST0,
    SR,
    CLKB0,
    CLKB0_10,
    rst_out_reg,
    \complex_address_reg[9] ,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][3] ,
    \corse_dec_reg[1][2] ,
    \init_state_r_reg[6] ,
    \samp_edge_cnt1_r_reg[0] ,
    mpr_rdlvl_start_reg,
    \calib_seq_reg[0] ,
    init_complete_r_timing_reg,
    rb_hit_busy_r_reg,
    SS,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    was_wr0,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    wait_for_maint_r_lcl_reg,
    app_cmd_r2,
    was_priority_reg,
    Q,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ,
    app_en_r2,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl0,
    rb_hit_busy_r_reg_6,
    act_wait_r_lcl_reg,
    \maint_controller.maint_hit_busies_r_reg[4] ,
    \maintenance_request.maint_sre_r_lcl_reg ,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    \idelay_tap_cnt_r_reg[0][1][4] ,
    complex_row0_rd_done_reg,
    \inhbt_act_faw.faw_cnt_r_reg[1] ,
    out_fifo,
    \pi_rst_stg1_cal_r_reg[1] ,
    mem_out,
    act_wait_r_lcl_reg_0,
    row,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    act_wait_r_lcl_reg_1,
    ras_timer_zero_r_reg_2,
    ras_timer_zero_r_reg_3,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    E,
    \app_rd_data[49] ,
    \wait_cnt_reg[0] ,
    \cnt_pwron_r_reg[0] ,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \init_state_r1_reg[0] ,
    D,
    \req_data_buf_addr_r_reg[3] ,
    bank,
    \req_col_r_reg[9] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    app_ref_req,
    app_sr_req,
    app_zq_req,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    out_fifo_4);
  output periodic_rd_r;
  output app_ref_ack;
  output app_zq_ack;
  output [4:0]ADDRA;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output [0:0]ref_dll_lock_w;
  output [1:0]out;
  output \phaser_in_gen.phaser_in ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output [0:0]ref_dll_lock_w__0;
  output \rd_ptr_reg[0]_2 ;
  output \rd_ptr_reg[1]_2 ;
  output \rd_ptr_reg[2]_2 ;
  output \rd_ptr_reg[3]_2 ;
  output \rd_ptr_reg[0]_3 ;
  output \rd_ptr_reg[1]_3 ;
  output \rd_ptr_reg[2]_3 ;
  output \rd_ptr_reg[3]_3 ;
  output [14:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [1:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output app_sr_active;
  output po_cnt_dec_reg;
  output fine_adjust_reg;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec_reg;
  output prbs_rdlvl_done_pulse_reg;
  output init_calib_complete;
  output [0:0]idle_r_lcl_reg;
  output bm_end_r1;
  output bm_end_r1_reg;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output bm_end_r1_3;
  output bm_end_r1_4;
  output bm_end_r1_5;
  output periodic_rd_ack_r;
  output accept_ns;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output periodic_rd_cntr_r;
  output \app_cmd_r2_reg[1] ;
  output idle_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output [23:0]phy_dout;
  output [35:0]init_calib_complete_reg_rep;
  output [35:0]d_in;
  output wr_en;
  output wr_en_3;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [63:0]app_rd_data;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output idle_r_lcl_reg_5;
  output idle_r_lcl_reg_6;
  output \pointer_ram.pointer_we ;
  output [0:0]\cmd_pipe_plus.wr_data_en_reg ;
  output \app_cmd_r2_reg[0] ;
  output app_rd_data_end;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3]_2 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_3 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output [23:0]req_bank_r;
  output app_rd_data_valid;
  output wr_en_5;
  output wr_en_6;
  output wr_en_7;
  output wr_en_8;
  output wr_en_9;
  output [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr3_dq;
  inout [1:0]ddr3_dqs_p;
  inout [1:0]ddr3_dqs_n;
  input CLK;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input pll_locked;
  input \maintenance_request.maint_zq_r_lcl_reg ;
  input RST0;
  input [0:0]SR;
  input CLKB0;
  input CLKB0_10;
  input rst_out_reg;
  input [1:0]\complex_address_reg[9] ;
  input [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  input [0:0]\corse_dec_reg[1][2] ;
  input \init_state_r_reg[6] ;
  input \samp_edge_cnt1_r_reg[0] ;
  input mpr_rdlvl_start_reg;
  input \calib_seq_reg[0] ;
  input init_complete_r_timing_reg;
  input rb_hit_busy_r_reg;
  input [0:0]SS;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input rb_hit_busy_r_reg_4;
  input rb_hit_busy_r_reg_5;
  input was_wr0;
  input \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  input wait_for_maint_r_lcl_reg;
  input [1:0]app_cmd_r2;
  input was_priority_reg;
  input [1:0]Q;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  input app_en_r2;
  input rd_wr_r_lcl_reg;
  input req_wr_r_lcl0;
  input rb_hit_busy_r_reg_6;
  input act_wait_r_lcl_reg;
  input \maint_controller.maint_hit_busies_r_reg[4] ;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input \idelay_tap_cnt_r_reg[0][1][4] ;
  input complex_row0_rd_done_reg;
  input \inhbt_act_faw.faw_cnt_r_reg[1] ;
  input [71:0]out_fifo;
  input \pi_rst_stg1_cal_r_reg[1] ;
  input [31:0]mem_out;
  input act_wait_r_lcl_reg_0;
  input [14:0]row;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input act_wait_r_lcl_reg_1;
  input ras_timer_zero_r_reg_2;
  input ras_timer_zero_r_reg_3;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input [0:0]E;
  input [31:0]\app_rd_data[49] ;
  input [0:0]\wait_cnt_reg[0] ;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [0:0]\init_state_r1_reg[0] ;
  input [11:0]D;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input app_ref_req;
  input app_sr_req;
  input app_zq_req;
  input [35:0]out_fifo_0;
  input [35:0]out_fifo_1;
  input [7:0]out_fifo_2;
  input [47:0]out_fifo_3;
  input [35:0]out_fifo_4;

  wire [4:0]ADDRA;
  wire CLK;
  wire CLKB0;
  wire CLKB0_10;
  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire [1:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0] ;
  wire \app_cmd_r2_reg[1] ;
  wire app_en_r2;
  wire [63:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire [2:0]bank;
  wire bm_end_r1;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire bm_end_r1_3;
  wire bm_end_r1_4;
  wire bm_end_r1_5;
  wire bm_end_r1_reg;
  wire \calib_seq_reg[0] ;
  wire [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [0:0]\cmd_pipe_plus.wr_data_en_reg ;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire \col_mach0/p_0_in ;
  wire [0:0]\col_mach0/read_fifo.tail_r_reg ;
  wire [1:0]\complex_address_reg[9] ;
  wire complex_row0_rd_done_reg;
  wire [0:0]\corse_dec_reg[1][2] ;
  wire [35:0]d_in;
  wire [14:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [1:0]ddr3_dm;
  wire [15:0]ddr3_dq;
  wire [1:0]ddr3_dqs_n;
  wire [1:0]ddr3_dqs_p;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire ddr_phy_top0_n_271;
  wire ddr_phy_top0_n_272;
  wire ddr_phy_top0_n_363;
  wire ddr_phy_top0_n_364;
  wire ddr_phy_top0_n_365;
  wire ddr_phy_top0_n_366;
  wire ddr_phy_top0_n_367;
  wire ddr_phy_top0_n_368;
  wire ddr_phy_top0_n_369;
  wire ddr_phy_top0_n_370;
  wire ddr_phy_top0_n_371;
  wire ddr_phy_top0_n_372;
  wire ddr_phy_top0_n_373;
  wire ddr_phy_top0_n_374;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire ddr_phy_top0_n_62;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire ddr_phy_top0_n_63;
  wire ddr_phy_top0_n_65;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire fine_adjust_reg;
  wire freq_refclk;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire \idelay_tap_cnt_r_reg[0][1][4] ;
  wire idle;
  wire [0:0]idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire \inhbt_act_faw.faw_cnt_r_reg[1] ;
  wire init_calib_complete;
  wire [35:0]init_calib_complete_reg_rep;
  wire init_complete_r_timing_reg;
  wire [0:0]\init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire \maint_controller.maint_hit_busies_r_reg[4] ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg ;
  wire mc0_n_85;
  wire mc0_n_86;
  wire mc0_n_87;
  wire mc0_n_88;
  wire mc0_n_89;
  wire mc0_n_90;
  wire mc0_n_91;
  wire mc0_n_92;
  wire mc0_n_93;
  wire mc0_n_94;
  wire mc0_n_95;
  wire mc0_n_96;
  wire [25:0]mc_address;
  wire [5:0]mc_bank;
  wire [1:0]mc_cas_n;
  wire [1:1]mc_cke;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mpr_rdlvl_start_reg;
  wire new_cnt_cpt_r_reg;
  wire [1:0]out;
  wire [71:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [35:0]out_fifo_1;
  wire [7:0]out_fifo_2;
  wire [47:0]out_fifo_3;
  wire [35:0]out_fifo_4;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire [23:0]phy_dout;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pi_cnt_dec_reg;
  wire \pi_rst_stg1_cal_r_reg[1] ;
  wire pll_locked;
  wire po_cnt_dec_reg;
  wire \pointer_ram.pointer_we ;
  wire prbs_rdlvl_done_pulse_reg;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[0]_3 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[1]_2 ;
  wire \rd_ptr_reg[1]_3 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire \rd_ptr_reg[3]_2 ;
  wire \rd_ptr_reg[3]_3 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire rd_wr_r_lcl_reg;
  wire [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  wire [0:0]ref_dll_lock_w;
  wire [0:0]ref_dll_lock_w__0;
  wire [23:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire req_wr_r_lcl0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  wire [14:0]row;
  wire rst_out_reg;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire tempmon_sample_en;
  wire [1:1]\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/of_ctl_full_v ;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire [0:0]\wait_cnt_reg[0] ;
  wire wait_for_maint_r_lcl_reg;
  wire was_priority_reg;
  wire was_wr0;
  wire wr_en;
  wire wr_en_3;
  wire wr_en_5;
  wire wr_en_6;
  wire wr_en_7;
  wire wr_en_8;
  wire wr_en_9;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [3:0]\wr_ptr_reg[3]_2 ;
  wire [3:0]\wr_ptr_reg[3]_3 ;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;

  DDR3LController_mig_7series_v4_2_ddr_phy_top ddr_phy_top0
       (.CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_10(CLKB0_10),
        .D(D),
        .Q(\col_mach0/p_0_in ),
        .RST0(RST0),
        .SR(SR),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] (\app_rd_data[49] ),
        .app_rd_data_valid(app_rd_data_valid),
        .app_zq_req(app_zq_req),
        .app_zq_req_0(ddr_phy_top0_n_271),
        .\calib_seq_reg[0] (\calib_seq_reg[0] ),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_cke_reg[1] (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cnt_pwron_r_reg[0] (\cnt_pwron_r_reg[0] ),
        .\complex_address_reg[9] (\complex_address_reg[9] ),
        .complex_row0_rd_done_reg(complex_row0_rd_done_reg),
        .\corse_dec_reg[1][2] (\corse_dec_reg[1][2] ),
        .d_in(d_in),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .fine_adjust_reg(fine_adjust_reg),
        .freq_refclk(freq_refclk),
        .\idelay_tap_cnt_r_reg[0][1][4] (\idelay_tap_cnt_r_reg[0][1][4] ),
        .idle(idle),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep(ddr_phy_top0_n_62),
        .init_calib_complete_reg_rep_0(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep__6(ddr_phy_top0_n_63),
        .init_complete_r1_timing_reg(ddr_phy_top0_n_65),
        .init_complete_r_timing_reg(init_complete_r_timing_reg),
        .\init_state_r1_reg[0] (\init_state_r1_reg[0] ),
        .\init_state_r_reg[6] (\init_state_r_reg[6] ),
        .mc_cas_n(mc_cas_n),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mpr_rdlvl_start_reg(mpr_rdlvl_start_reg),
        .\my_full_reg[3] (\wtr_timer.wtr_cnt_r_reg[2] ),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .of_ctl_full_v(\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/of_ctl_full_v ),
        .out(out),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .out_fifo_2(mc_address),
        .out_fifo_3(out_fifo_2),
        .out_fifo_4(out_fifo_3),
        .out_fifo_5(mc_bank),
        .out_fifo_6(mc_we_n),
        .out_fifo_7(out_fifo_4),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .phy_control_i(\maintenance_request.maint_zq_r_lcl_reg ),
        .phy_control_i_0({mc0_n_91,mc0_n_92}),
        .phy_control_i_1(mc0_n_96),
        .phy_control_i_2(mc0_n_95),
        .phy_control_i_3(mc0_n_94),
        .phy_control_i_4(mc0_n_93),
        .phy_control_i_5({mc0_n_85,mc0_n_86}),
        .phy_control_i_6(mc0_n_90),
        .phy_control_i_7(mc0_n_89),
        .phy_control_i_8(mc0_n_88),
        .phy_control_i_9(mc0_n_87),
        .phy_dout({phy_dout[23],phy_dout[21:19],phy_dout[17:13],phy_dout[11],phy_dout[9:0]}),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .\pi_rst_stg1_cal_r_reg[1] (\pi_rst_stg1_cal_r_reg[1] ),
        .pll_locked(pll_locked),
        .po_cnt_dec_reg(po_cnt_dec_reg),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse_reg),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ({ddr_phy_top0_n_363,ddr_phy_top0_n_364,ddr_phy_top0_n_365,ddr_phy_top0_n_366,ddr_phy_top0_n_367,ddr_phy_top0_n_368}),
        .\rank_final_loop[0].bank_final_loop[1].final_data_offset_mc_reg[0][11] ({ddr_phy_top0_n_369,ddr_phy_top0_n_370,ddr_phy_top0_n_371,ddr_phy_top0_n_372,ddr_phy_top0_n_373,ddr_phy_top0_n_374}),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[0]_2 (\rd_ptr_reg[0]_2 ),
        .\rd_ptr_reg[0]_3 (\rd_ptr_reg[0]_3 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[1]_2 (\rd_ptr_reg[1]_2 ),
        .\rd_ptr_reg[1]_3 (\rd_ptr_reg[1]_3 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_3 (\rd_ptr_reg[2]_3 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][3] (\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .\read_fifo.tail_r_reg[0] (ddr_phy_top0_n_272),
        .\read_fifo.tail_r_reg[4] (\col_mach0/read_fifo.tail_r_reg ),
        .ref_dll_lock_w(ref_dll_lock_w),
        .ref_dll_lock_w__0(ref_dll_lock_w__0),
        .rst_out_reg(rst_out_reg),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .tempmon_sample_en(tempmon_sample_en),
        .\wait_cnt_r_reg[0] (\wait_cnt_r_reg[0] ),
        .\wait_cnt_reg[0] (\wait_cnt_reg[0] ),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .wr_en_5(wr_en_5),
        .wr_en_6(wr_en_6),
        .wr_en_7(wr_en_7),
        .wr_en_8(wr_en_8),
        .wr_en_9(wr_en_9),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_reg[3]_2 (\wr_ptr_reg[3]_2 ),
        .\wr_ptr_reg[3]_3 (\wr_ptr_reg[3]_3 ),
        .wrcal_done_reg(\inhbt_act_faw.faw_cnt_r_reg[1] ));
  DDR3LController_mig_7series_v4_2_mc mc0
       (.ADDRA(ADDRA),
        .CLK(CLK),
        .E(idle_r_lcl_reg),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .app_cmd_r2(app_cmd_r2),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_en_r2(app_en_r2),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .bank(bank),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_1(bm_end_r1_1),
        .bm_end_r1_2(bm_end_r1_2),
        .bm_end_r1_3(bm_end_r1_3),
        .bm_end_r1_4(bm_end_r1_4),
        .bm_end_r1_5(bm_end_r1_5),
        .bm_end_r1_reg(bm_end_r1_reg),
        .calib_rddata_offset({ddr_phy_top0_n_363,ddr_phy_top0_n_364,ddr_phy_top0_n_365,ddr_phy_top0_n_366,ddr_phy_top0_n_367,ddr_phy_top0_n_368}),
        .calib_rddata_offset_1({ddr_phy_top0_n_369,ddr_phy_top0_n_370,ddr_phy_top0_n_371,ddr_phy_top0_n_372,ddr_phy_top0_n_373,ddr_phy_top0_n_374}),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (mc_address),
        .\cmd_pipe_plus.mc_bank_reg[5]_0 (mc_bank),
        .\cmd_pipe_plus.mc_data_offset_1_reg[1]_0 (mc0_n_96),
        .\cmd_pipe_plus.mc_data_offset_1_reg[2]_0 ({mc0_n_91,mc0_n_92}),
        .\cmd_pipe_plus.mc_data_offset_1_reg[3]_0 (mc0_n_95),
        .\cmd_pipe_plus.mc_data_offset_1_reg[4]_0 (mc0_n_94),
        .\cmd_pipe_plus.mc_data_offset_1_reg[5]_0 (mc0_n_93),
        .\cmd_pipe_plus.mc_data_offset_reg[1]_0 (mc0_n_90),
        .\cmd_pipe_plus.mc_data_offset_reg[2]_0 ({mc0_n_85,mc0_n_86}),
        .\cmd_pipe_plus.mc_data_offset_reg[3]_0 (mc0_n_89),
        .\cmd_pipe_plus.mc_data_offset_reg[4]_0 (mc0_n_88),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_0 (mc0_n_87),
        .\cmd_pipe_plus.mc_we_n_reg[1]_0 (mc_we_n),
        .\cmd_pipe_plus.wr_data_en_reg_0 (\cmd_pipe_plus.wr_data_en_reg ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .\grant_r_reg[0] (ddr_phy_top0_n_63),
        .idle(idle),
        .idle_r_lcl_reg(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_0(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_4),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_5),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_6),
        .\inhbt_act_faw.faw_cnt_r_reg[1] (\inhbt_act_faw.faw_cnt_r_reg[1] ),
        .\maint_controller.maint_hit_busies_r_reg[4] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_zq_r_lcl_reg (\maintenance_request.maint_zq_r_lcl_reg ),
        .mc_cas_n(mc_cas_n),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .of_ctl_full_v(\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/of_ctl_full_v ),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (ddr_phy_top0_n_62),
        .\periodic_read_request.periodic_rd_r_lcl_reg (periodic_rd_r),
        .phy_dout({phy_dout[22],phy_dout[18],phy_dout[12],phy_dout[10]}),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .\pointer_ram.pointer_we (\pointer_ram.pointer_we ),
        .\pointer_ram.rams[1].RAM32M0 (E),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .ras_timer_zero_r_reg_3(ras_timer_zero_r_reg_3),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_6),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .\read_fifo.fifo_out_data_r_reg[6] ({app_rd_data_end,\col_mach0/p_0_in }),
        .\read_fifo.tail_r_reg[0] (\col_mach0/read_fifo.tail_r_reg ),
        .\read_fifo.tail_r_reg[0]_0 (ddr_phy_top0_n_65),
        .\read_fifo.tail_r_reg[4] (ddr_phy_top0_n_272),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (\req_data_buf_addr_r_reg[3] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .row(row),
        .tempmon_sample_en(tempmon_sample_en),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .was_priority_reg(was_priority_reg),
        .was_wr0(was_wr0),
        .\wtr_timer.wtr_cnt_r_reg[2] (\wtr_timer.wtr_cnt_r_reg[2] ),
        .\zq_cntrl.zq_request_logic.zq_request_r_reg (ddr_phy_top0_n_271));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_memc_ui_top_std" *) 
module DDR3LController_mig_7series_v4_2_memc_ui_top_std
   (app_ref_ack,
    app_zq_ack,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock_w,
    out,
    \phaser_in_gen.phaser_in ,
    \rd_ptr_timing_reg[1] ,
    \phaser_in_gen.phaser_in_0 ,
    ref_dll_lock_w__0,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[3]_2 ,
    \rd_ptr_reg[0]_3 ,
    \rd_ptr_reg[1]_3 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[3]_3 ,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    app_sr_active,
    E,
    app_wdf_rdy,
    po_cnt_dec,
    fine_adjust_reg,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    prbs_rdlvl_done_pulse,
    init_calib_complete,
    bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    bm_end_r1_3,
    bm_end_r1_4,
    bm_end_r1_5,
    insert_maint_r,
    phy_dout,
    init_calib_complete_reg_rep,
    d_in,
    wr_en,
    wr_en_3,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ,
    app_rd_data,
    app_rd_data_end,
    Q,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[3]_1 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[3]_2 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    app_rd_data_valid,
    wr_en_5,
    wr_en_6,
    wr_en_7,
    wr_en_8,
    wr_en_9,
    \cmd_pipe_plus.mc_cke_reg[1] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    ddr_ck_out,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    CLK,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked,
    \maintenance_request.maint_zq_r_lcl_reg ,
    RST0,
    SR,
    CLKB0,
    CLKB0_10,
    rst_out_reg,
    reset_reg_0,
    \complex_address_reg[9] ,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][3] ,
    \corse_dec_reg[1][2] ,
    \init_state_r_reg[6] ,
    \samp_edge_cnt1_r_reg[0] ,
    mpr_rdlvl_start_reg,
    \calib_seq_reg[0] ,
    init_complete_r_timing_reg,
    SS,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    wait_for_maint_r_lcl_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ,
    \maint_controller.maint_hit_busies_r_reg[4] ,
    \maintenance_request.maint_sre_r_lcl_reg ,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    \idelay_tap_cnt_r_reg[0][1][4] ,
    complex_row0_rd_done_reg,
    \inhbt_act_faw.faw_cnt_r_reg[1] ,
    \pi_rst_stg1_cal_r_reg[1] ,
    mem_out,
    act_wait_r_lcl_reg,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r_reg_2,
    ras_timer_zero_r_reg_3,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    app_addr,
    app_cmd,
    app_wdf_data,
    app_wdf_mask,
    \app_rd_data[49] ,
    \wait_cnt_reg[0] ,
    \cnt_pwron_r_reg[0] ,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \init_state_r1_reg[0] ,
    D,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    app_ref_req,
    app_sr_req,
    app_zq_req,
    out_fifo,
    out_fifo_0,
    app_en,
    app_wdf_wren,
    app_wdf_end,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3);
  output app_ref_ack;
  output app_zq_ack;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output [0:0]ref_dll_lock_w;
  output [1:0]out;
  output \phaser_in_gen.phaser_in ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \phaser_in_gen.phaser_in_0 ;
  output [0:0]ref_dll_lock_w__0;
  output \rd_ptr_reg[0]_2 ;
  output \rd_ptr_reg[1]_2 ;
  output \rd_ptr_reg[2]_2 ;
  output \rd_ptr_reg[3]_2 ;
  output \rd_ptr_reg[0]_3 ;
  output \rd_ptr_reg[1]_3 ;
  output \rd_ptr_reg[2]_3 ;
  output \rd_ptr_reg[3]_3 ;
  output [14:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [1:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output app_sr_active;
  output [0:0]E;
  output app_wdf_rdy;
  output po_cnt_dec;
  output fine_adjust_reg;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec;
  output prbs_rdlvl_done_pulse;
  output init_calib_complete;
  output bm_end_r1;
  output bm_end_r1_0;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output bm_end_r1_3;
  output bm_end_r1_4;
  output bm_end_r1_5;
  output insert_maint_r;
  output [23:0]phy_dout;
  output [35:0]init_calib_complete_reg_rep;
  output [35:0]d_in;
  output wr_en;
  output wr_en_3;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  output [63:0]app_rd_data;
  output app_rd_data_end;
  output [3:0]Q;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output \wr_ptr_reg[0] ;
  output \wr_ptr_reg[1] ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output \wr_ptr_reg[0]_0 ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_reg[3]_2 ;
  output [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  output app_rd_data_valid;
  output wr_en_5;
  output wr_en_6;
  output wr_en_7;
  output wr_en_8;
  output wr_en_9;
  output [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  output [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr3_dq;
  inout [1:0]ddr3_dqs_p;
  inout [1:0]ddr3_dqs_n;
  input CLK;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input pll_locked;
  input \maintenance_request.maint_zq_r_lcl_reg ;
  input RST0;
  input [0:0]SR;
  input CLKB0;
  input CLKB0_10;
  input rst_out_reg;
  input reset_reg_0;
  input [1:0]\complex_address_reg[9] ;
  input [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  input [0:0]\corse_dec_reg[1][2] ;
  input \init_state_r_reg[6] ;
  input \samp_edge_cnt1_r_reg[0] ;
  input mpr_rdlvl_start_reg;
  input \calib_seq_reg[0] ;
  input init_complete_r_timing_reg;
  input [0:0]SS;
  input \generate_maint_cmds.insert_maint_r_lcl_reg ;
  input wait_for_maint_r_lcl_reg;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  input \maint_controller.maint_hit_busies_r_reg[4] ;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input \idelay_tap_cnt_r_reg[0][1][4] ;
  input complex_row0_rd_done_reg;
  input \inhbt_act_faw.faw_cnt_r_reg[1] ;
  input \pi_rst_stg1_cal_r_reg[1] ;
  input [31:0]mem_out;
  input act_wait_r_lcl_reg;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input act_wait_r_lcl_reg_0;
  input ras_timer_zero_r_reg_2;
  input ras_timer_zero_r_reg_3;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input [27:0]app_addr;
  input [1:0]app_cmd;
  input [63:0]app_wdf_data;
  input [7:0]app_wdf_mask;
  input [31:0]\app_rd_data[49] ;
  input [0:0]\wait_cnt_reg[0] ;
  input [0:0]\cnt_pwron_r_reg[0] ;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [0:0]\init_state_r1_reg[0] ;
  input [11:0]D;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input app_ref_req;
  input app_sr_req;
  input app_zq_req;
  input [35:0]out_fifo;
  input [35:0]out_fifo_0;
  input app_en;
  input app_wdf_wren;
  input app_wdf_end;
  input [7:0]out_fifo_1;
  input [47:0]out_fifo_2;
  input [35:0]out_fifo_3;

  wire CLK;
  wire CLKB0;
  wire CLKB0_10;
  wire [11:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire [27:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [63:0]app_rd_data;
  wire [31:0]\app_rd_data[49] ;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [2:0]bank;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire bm_end_r1_3;
  wire bm_end_r1_4;
  wire bm_end_r1_5;
  wire \calib_seq_reg[0] ;
  wire [2:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [14:0]\cmd_pipe_plus.mc_cke_reg[1] ;
  wire [0:0]\cnt_pwron_r_reg[0] ;
  wire [9:0]col;
  wire [1:0]\complex_address_reg[9] ;
  wire complex_row0_rd_done_reg;
  wire [0:0]\corse_dec_reg[1][2] ;
  wire [35:0]d_in;
  wire [3:0]data_buf_addr;
  wire [14:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [1:0]ddr3_dm;
  wire [15:0]ddr3_dq;
  wire [1:0]ddr3_dqs_n;
  wire [1:0]ddr3_dqs_p;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire [65:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ;
  wire fine_adjust_reg;
  wire freq_refclk;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \idelay_tap_cnt_r_reg[0][1][4] ;
  wire \inhbt_act_faw.faw_cnt_r_reg[1] ;
  wire init_calib_complete;
  wire [35:0]init_calib_complete_reg_rep;
  wire init_complete_r_timing_reg;
  wire [0:0]\init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire insert_maint_r;
  wire \maint_controller.maint_hit_busies_r_reg[4] ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg ;
  wire \mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl0 ;
  wire \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ;
  wire \mc0/bank_mach0/bank_common0/was_wr0 ;
  wire [1:1]\mc0/bank_mach0/idle_ns ;
  wire [23:0]\mc0/bank_mach0/req_bank_r ;
  wire \mc0/periodic_rd_ack_r ;
  wire \mc0/periodic_rd_r ;
  wire mem_intfc0_n_315;
  wire mem_intfc0_n_316;
  wire mem_intfc0_n_317;
  wire mem_intfc0_n_318;
  wire mem_intfc0_n_321;
  wire mem_intfc0_n_83;
  wire mem_intfc0_n_84;
  wire mem_intfc0_n_85;
  wire mem_intfc0_n_86;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mpr_rdlvl_start_reg;
  wire new_cnt_cpt_r_reg;
  wire [1:0]out;
  wire [35:0]out_fifo;
  wire [35:0]out_fifo_0;
  wire [7:0]out_fifo_1;
  wire [47:0]out_fifo_2;
  wire [35:0]out_fifo_3;
  wire \phaser_in_gen.phaser_in ;
  wire \phaser_in_gen.phaser_in_0 ;
  wire [23:0]phy_dout;
  wire pi_cnt_dec;
  wire \pi_rst_stg1_cal_r_reg[1] ;
  wire pll_locked;
  wire po_cnt_dec;
  wire prbs_rdlvl_done_pulse;
  wire ram_init_done_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[0]_3 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[1]_2 ;
  wire \rd_ptr_reg[1]_3 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire \rd_ptr_reg[3]_2 ;
  wire \rd_ptr_reg[3]_3 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire [1:0]\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  wire [0:0]ref_dll_lock_w;
  wire [0:0]ref_dll_lock_w__0;
  wire reset_reg_0;
  wire reset_reg_n_0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  wire [14:0]row;
  wire rst_out_reg;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire u_ui_top_n_10;
  wire u_ui_top_n_14;
  wire u_ui_top_n_15;
  wire u_ui_top_n_16;
  wire u_ui_top_n_17;
  wire u_ui_top_n_18;
  wire u_ui_top_n_19;
  wire u_ui_top_n_4;
  wire u_ui_top_n_5;
  wire [1:0]\ui_cmd0/app_cmd_r1 ;
  wire [1:0]\ui_cmd0/app_cmd_r2 ;
  wire \ui_cmd0/app_en_r2 ;
  wire \ui_wr_data0/new_rd_data ;
  wire \ui_wr_data0/pointer_ram.pointer_we ;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire [0:0]\wait_cnt_reg[0] ;
  wire wait_for_maint_r_lcl_reg;
  wire [63:0]wr_data;
  wire [3:0]wr_data_addr;
  wire [7:0]wr_data_mask;
  wire wr_data_offset;
  wire wr_en;
  wire wr_en_3;
  wire wr_en_5;
  wire wr_en_6;
  wire wr_en_7;
  wire wr_en_8;
  wire wr_en_9;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [3:0]\wr_ptr_reg[3]_2 ;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;

  DDR3LController_mig_7series_v4_2_mem_intfc mem_intfc0
       (.ADDRA({wr_data_addr,wr_data_offset}),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .CLKB0_10(CLKB0_10),
        .D(D),
        .E(ram_init_done_r),
        .Q(\ui_cmd0/app_cmd_r1 ),
        .RST0(RST0),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .act_wait_r_lcl_reg(reset_reg_0),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_0),
        .app_cmd_r2(\ui_cmd0/app_cmd_r2 ),
        .\app_cmd_r2_reg[0] (mem_intfc0_n_321),
        .\app_cmd_r2_reg[1] (mem_intfc0_n_83),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_rd_data(app_rd_data),
        .\app_rd_data[49] (\app_rd_data[49] ),
        .app_rd_data_end(app_rd_data_end),
        .app_rd_data_valid(app_rd_data_valid),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .bank(bank),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_1(bm_end_r1_1),
        .bm_end_r1_2(bm_end_r1_2),
        .bm_end_r1_3(bm_end_r1_3),
        .bm_end_r1_4(bm_end_r1_4),
        .bm_end_r1_5(bm_end_r1_5),
        .bm_end_r1_reg(bm_end_r1_0),
        .\calib_seq_reg[0] (\calib_seq_reg[0] ),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_cke_reg[1] (\cmd_pipe_plus.mc_cke_reg[1] ),
        .\cmd_pipe_plus.wr_data_en_reg (\ui_wr_data0/new_rd_data ),
        .\cnt_pwron_r_reg[0] (\cnt_pwron_r_reg[0] ),
        .\complex_address_reg[9] (\complex_address_reg[9] ),
        .complex_row0_rd_done_reg(complex_row0_rd_done_reg),
        .\corse_dec_reg[1][2] (\corse_dec_reg[1][2] ),
        .d_in(d_in),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] ),
        .fine_adjust_reg(fine_adjust_reg),
        .freq_refclk(freq_refclk),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (insert_maint_r),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\idelay_tap_cnt_r_reg[0][1][4] (\idelay_tap_cnt_r_reg[0][1][4] ),
        .idle_r_lcl_reg(\mc0/bank_mach0/idle_ns ),
        .idle_r_lcl_reg_0(mem_intfc0_n_84),
        .idle_r_lcl_reg_1(mem_intfc0_n_85),
        .idle_r_lcl_reg_2(mem_intfc0_n_86),
        .idle_r_lcl_reg_3(mem_intfc0_n_315),
        .idle_r_lcl_reg_4(mem_intfc0_n_316),
        .idle_r_lcl_reg_5(mem_intfc0_n_317),
        .idle_r_lcl_reg_6(mem_intfc0_n_318),
        .\inhbt_act_faw.faw_cnt_r_reg[1] (\inhbt_act_faw.faw_cnt_r_reg[1] ),
        .init_calib_complete(init_calib_complete),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .init_complete_r_timing_reg(init_complete_r_timing_reg),
        .\init_state_r1_reg[0] (\init_state_r1_reg[0] ),
        .\init_state_r_reg[6] (\init_state_r_reg[6] ),
        .\maint_controller.maint_hit_busies_r_reg[4] (\maint_controller.maint_hit_busies_r_reg[4] ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_zq_r_lcl_reg (\maintenance_request.maint_zq_r_lcl_reg ),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mpr_rdlvl_start_reg(mpr_rdlvl_start_reg),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .out(out),
        .out_fifo({wr_data_mask,wr_data}),
        .out_fifo_0(out_fifo),
        .out_fifo_1(out_fifo_0),
        .out_fifo_2(out_fifo_1),
        .out_fifo_3(out_fifo_2),
        .out_fifo_4(out_fifo_3),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .\phaser_in_gen.phaser_in (\phaser_in_gen.phaser_in ),
        .\phaser_in_gen.phaser_in_0 (\phaser_in_gen.phaser_in_0 ),
        .phy_dout(phy_dout),
        .pi_cnt_dec_reg(pi_cnt_dec),
        .\pi_rst_stg1_cal_r_reg[1] (\pi_rst_stg1_cal_r_reg[1] ),
        .pll_locked(pll_locked),
        .po_cnt_dec_reg(po_cnt_dec),
        .\pointer_ram.pointer_we (\ui_wr_data0/pointer_ram.pointer_we ),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .ras_timer_zero_r_reg_3(ras_timer_zero_r_reg_3),
        .rb_hit_busy_r_reg(u_ui_top_n_10),
        .rb_hit_busy_r_reg_0(u_ui_top_n_14),
        .rb_hit_busy_r_reg_1(u_ui_top_n_15),
        .rb_hit_busy_r_reg_2(u_ui_top_n_16),
        .rb_hit_busy_r_reg_3(u_ui_top_n_17),
        .rb_hit_busy_r_reg_4(u_ui_top_n_18),
        .rb_hit_busy_r_reg_5(u_ui_top_n_19),
        .rb_hit_busy_r_reg_6(u_ui_top_n_4),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[0]_2 (\rd_ptr_reg[0]_2 ),
        .\rd_ptr_reg[0]_3 (\rd_ptr_reg[0]_3 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[1]_2 (\rd_ptr_reg[1]_2 ),
        .\rd_ptr_reg[1]_3 (\rd_ptr_reg[1]_3 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_3 (\rd_ptr_reg[2]_3 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .rd_wr_r_lcl_reg(u_ui_top_n_5),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][3] (\rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .ref_dll_lock_w(ref_dll_lock_w),
        .ref_dll_lock_w__0(ref_dll_lock_w__0),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_col_r_reg[9] (col),
        .\req_data_buf_addr_r_reg[3] (data_buf_addr),
        .req_wr_r_lcl0(\mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .row(row),
        .rst_out_reg(rst_out_reg),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .\wait_cnt_r_reg[0] (\wait_cnt_r_reg[0] ),
        .\wait_cnt_reg[0] (\wait_cnt_reg[0] ),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .was_priority_reg(E),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .wr_en_5(wr_en_5),
        .wr_en_6(wr_en_6),
        .wr_en_7(wr_en_7),
        .wr_en_8(wr_en_8),
        .wr_en_9(wr_en_9),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[3] (Q),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_2 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_reg[3]_3 (\wr_ptr_reg[3]_2 ),
        .\wtr_timer.wtr_cnt_r_reg[2] (\wtr_timer.wtr_cnt_r_reg[2] ));
  (* syn_maxfan = "10" *) 
  FDRE reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reset_reg_0),
        .Q(reset_reg_n_0),
        .R(1'b0));
  DDR3LController_mig_7series_v4_2_ui_top u_ui_top
       (.ADDRA({wr_data_addr,wr_data_offset}),
        .CLK(CLK),
        .E(\ui_wr_data0/new_rd_data ),
        .Q(\ui_cmd0/app_cmd_r1 ),
        .accept_ns(accept_ns),
        .app_addr(app_addr),
        .\app_addr_r1_reg[9] (col),
        .\app_addr_r2_reg[25] (u_ui_top_n_4),
        .app_cmd(app_cmd),
        .app_cmd_r2(\ui_cmd0/app_cmd_r2 ),
        .\app_cmd_r2_reg[0] (u_ui_top_n_5),
        .app_en(app_en),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_rdy_r_reg(E),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .bank(bank),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .\pointer_ram.pointer_we (\ui_wr_data0/pointer_ram.pointer_we ),
        .\pointer_ram.rams[1].RAM32M0 (data_buf_addr),
        .rb_hit_busy_r_reg(\mc0/bank_mach0/idle_ns ),
        .rb_hit_busy_r_reg_0(mem_intfc0_n_315),
        .rb_hit_busy_r_reg_1(mem_intfc0_n_84),
        .rb_hit_busy_r_reg_2(mem_intfc0_n_316),
        .rb_hit_busy_r_reg_3(mem_intfc0_n_85),
        .rb_hit_busy_r_reg_4(mem_intfc0_n_317),
        .rb_hit_busy_r_reg_5(mem_intfc0_n_318),
        .rb_hit_busy_r_reg_6(mem_intfc0_n_86),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_inv (ram_init_done_r),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_bank_r_lcl_reg[1] (u_ui_top_n_10),
        .\req_bank_r_lcl_reg[1]_0 (u_ui_top_n_16),
        .\req_bank_r_lcl_reg[1]_1 (u_ui_top_n_17),
        .\req_bank_r_lcl_reg[2] (u_ui_top_n_14),
        .\req_bank_r_lcl_reg[2]_0 (u_ui_top_n_15),
        .\req_bank_r_lcl_reg[2]_1 (u_ui_top_n_18),
        .\req_bank_r_lcl_reg[2]_2 (u_ui_top_n_19),
        .req_wr_r_lcl0(\mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl0 ),
        .req_wr_r_lcl_reg(mem_intfc0_n_83),
        .req_wr_r_lcl_reg_0(mem_intfc0_n_321),
        .row(row),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .\wr_req_counter.wr_req_cnt_r_reg[0] (reset_reg_n_0),
        .\write_buffer.wr_buf_out_data_reg[71] ({wr_data_mask,wr_data}));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_cntrl" *) 
module DDR3LController_mig_7series_v4_2_rank_cntrl
   (\inhbt_act_faw.act_delayed ,
    \periodic_rd_generation.read_this_rank_r1 ,
    \periodic_rd_generation.periodic_rd_request_r ,
    inhbt_act_faw_r,
    \periodic_rd_generation.periodic_rd_cntr1_r ,
    \refresh_generation.refresh_bank_r ,
    rd_wr_r_lcl_reg,
    inhbt_rd,
    rd_wr_r_lcl_reg_0,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    Q,
    app_ref_ns,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    \rtw_timer.rtw_cnt_r_reg[2]_1 ,
    \rtw_timer.rtw_cnt_ns1 ,
    inhbt_wr,
    act_this_rank,
    CLK,
    \periodic_rd_generation.read_this_rank ,
    SR,
    \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ,
    \refresh_generation.refresh_bank_r_reg[0]_0 ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ,
    maint_prescaler_tick_r,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ,
    \inhbt_act_faw.faw_cnt_r_reg[1]_0 ,
    \inhbt_act_faw.faw_cnt_r_reg[1]_1 ,
    \rnk_config_strobe_r[0]_i_10 ,
    \rtw_timer.rtw_cnt_r_reg[1]_1 ,
    clear_periodic_rd_request,
    app_ref_r_reg,
    \wtr_timer.wtr_cnt_r_reg[0]_0 ,
    app_ref_r,
    app_ref_req,
    \wtr_timer.write_this_rank ,
    \wtr_timer.wtr_cnt_r_reg[2]_0 ,
    \wtr_timer.wtr_cnt_r_reg[2]_1 ,
    col_rd_wr,
    \rnk_config_strobe_r[0]_i_8 ,
    D,
    \rtw_timer.rtw_cnt_r_reg[2]_2 ,
    \rtw_timer.rtw_cnt_r_reg[2]_3 );
  output \inhbt_act_faw.act_delayed ;
  output \periodic_rd_generation.read_this_rank_r1 ;
  output \periodic_rd_generation.periodic_rd_request_r ;
  output inhbt_act_faw_r;
  output \periodic_rd_generation.periodic_rd_cntr1_r ;
  output \refresh_generation.refresh_bank_r ;
  output rd_wr_r_lcl_reg;
  output inhbt_rd;
  output rd_wr_r_lcl_reg_0;
  output \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  output [1:0]Q;
  output app_ref_ns;
  output \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  output \rtw_timer.rtw_cnt_r_reg[2]_1 ;
  output \rtw_timer.rtw_cnt_ns1 ;
  output inhbt_wr;
  input act_this_rank;
  input CLK;
  input \periodic_rd_generation.read_this_rank ;
  input [0:0]SR;
  input \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ;
  input \refresh_generation.refresh_bank_r_reg[0]_0 ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  input maint_prescaler_tick_r;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ;
  input \inhbt_act_faw.faw_cnt_r_reg[1]_0 ;
  input \inhbt_act_faw.faw_cnt_r_reg[1]_1 ;
  input [1:0]\rnk_config_strobe_r[0]_i_10 ;
  input \rtw_timer.rtw_cnt_r_reg[1]_1 ;
  input clear_periodic_rd_request;
  input app_ref_r_reg;
  input \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  input app_ref_r;
  input app_ref_req;
  input \wtr_timer.write_this_rank ;
  input \wtr_timer.wtr_cnt_r_reg[2]_0 ;
  input \wtr_timer.wtr_cnt_r_reg[2]_1 ;
  input col_rd_wr;
  input \rnk_config_strobe_r[0]_i_8 ;
  input [0:0]D;
  input \rtw_timer.rtw_cnt_r_reg[2]_2 ;
  input \rtw_timer.rtw_cnt_r_reg[2]_3 ;

  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire act_this_rank;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_r_reg;
  wire app_ref_req;
  wire clear_periodic_rd_request;
  wire col_rd_wr;
  wire \inhbt_act_faw.act_delayed ;
  wire [2:0]\inhbt_act_faw.faw_cnt_ns ;
  wire [2:0]\inhbt_act_faw.faw_cnt_r ;
  wire \inhbt_act_faw.faw_cnt_r[2]_i_2_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r_reg[1]_0 ;
  wire \inhbt_act_faw.faw_cnt_r_reg[1]_1 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire maint_prescaler_tick_r;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ;
  wire \periodic_rd_generation.periodic_rd_request_ns ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_rd_generation.periodic_rd_request_r_i_3_n_0 ;
  wire [2:0]\periodic_rd_generation.periodic_rd_timer_r ;
  wire \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire \refresh_generation.refresh_bank_r ;
  wire \refresh_generation.refresh_bank_r_reg[0]_0 ;
  wire [1:0]\rnk_config_strobe_r[0]_i_10 ;
  wire \rnk_config_strobe_r[0]_i_8 ;
  wire [1:1]\rtw_timer.rtw_cnt_ns ;
  wire \rtw_timer.rtw_cnt_ns1 ;
  wire \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[1]_1 ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_1 ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_2 ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_3 ;
  wire \wtr_timer.write_this_rank ;
  wire [2:0]\wtr_timer.wtr_cnt_ns ;
  wire [2:0]\wtr_timer.wtr_cnt_r ;
  wire \wtr_timer.wtr_cnt_r_reg[0]_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[2]_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[2]_1 ;
  wire \NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF040)) 
    app_ref_r_i_1
       (.I0(\refresh_generation.refresh_bank_r ),
        .I1(app_ref_r),
        .I2(app_ref_r_reg),
        .I3(app_ref_req),
        .O(app_ref_ns));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \grant_r[4]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .O(\rtw_timer.rtw_cnt_r_reg[1]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl " *) 
  (* srl_name = "\u_DDR3LController_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \inhbt_act_faw.SRLC32E0 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(CLK),
        .D(act_this_rank),
        .Q(\inhbt_act_faw.act_delayed ),
        .Q31(\NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'h06)) 
    \inhbt_act_faw.faw_cnt_r[0]_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r[2]_i_2_n_0 ),
        .I1(\inhbt_act_faw.faw_cnt_r [0]),
        .I2(\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .O(\inhbt_act_faw.faw_cnt_ns [0]));
  LUT5 #(
    .INIT(32'h00007887)) 
    \inhbt_act_faw.faw_cnt_r[1]_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r [0]),
        .I1(\inhbt_act_faw.faw_cnt_r[2]_i_2_n_0 ),
        .I2(\inhbt_act_faw.faw_cnt_r [1]),
        .I3(\inhbt_act_faw.faw_cnt_r_reg[1]_0 ),
        .I4(\inhbt_act_faw.faw_cnt_r_reg[1]_1 ),
        .O(\inhbt_act_faw.faw_cnt_ns [1]));
  LUT6 #(
    .INIT(64'h000000007FF88007)) 
    \inhbt_act_faw.faw_cnt_r[2]_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r [0]),
        .I1(\inhbt_act_faw.faw_cnt_r[2]_i_2_n_0 ),
        .I2(\inhbt_act_faw.faw_cnt_r_reg[1]_0 ),
        .I3(\inhbt_act_faw.faw_cnt_r [1]),
        .I4(\inhbt_act_faw.faw_cnt_r [2]),
        .I5(\inhbt_act_faw.faw_cnt_r_reg[1]_1 ),
        .O(\inhbt_act_faw.faw_cnt_ns [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \inhbt_act_faw.faw_cnt_r[2]_i_2 
       (.I0(\inhbt_act_faw.act_delayed ),
        .I1(act_this_rank),
        .O(\inhbt_act_faw.faw_cnt_r[2]_i_2_n_0 ));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_ns [0]),
        .Q(\inhbt_act_faw.faw_cnt_r [0]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_ns [1]),
        .Q(\inhbt_act_faw.faw_cnt_r [1]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_ns [2]),
        .Q(\inhbt_act_faw.faw_cnt_r [2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000404000040)) 
    \inhbt_act_faw.inhbt_act_faw_r_i_1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .I1(\inhbt_act_faw.faw_cnt_r [2]),
        .I2(\inhbt_act_faw.faw_cnt_r [1]),
        .I3(\inhbt_act_faw.faw_cnt_r[2]_i_2_n_0 ),
        .I4(\inhbt_act_faw.faw_cnt_r [0]),
        .I5(\inhbt_act_faw.faw_cnt_r_reg[1]_0 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ));
  FDRE \inhbt_act_faw.inhbt_act_faw_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ),
        .Q(inhbt_act_faw_r),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_cntr1_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ),
        .Q(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .R(SR));
  LUT6 #(
    .INIT(64'h070007000700FFFF)) 
    \periodic_rd_generation.periodic_rd_request_r_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .I1(clear_periodic_rd_request),
        .I2(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .I3(\periodic_rd_generation.periodic_rd_request_r_i_3_n_0 ),
        .I4(app_ref_r_reg),
        .I5(\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .O(\periodic_rd_generation.periodic_rd_request_ns ));
  LUT6 #(
    .INIT(64'h00000000FFFF0008)) 
    \periodic_rd_generation.periodic_rd_request_r_i_3 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I1(maint_prescaler_tick_r),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I4(\periodic_rd_generation.periodic_rd_request_r ),
        .I5(\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_3_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_request_ns ),
        .Q(\periodic_rd_generation.periodic_rd_request_r ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7D7D7DDD)) 
    \periodic_rd_generation.periodic_rd_timer_r[0]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I2(maint_prescaler_tick_r),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .O(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A8A2000)) 
    \periodic_rd_generation.periodic_rd_timer_r[1]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I2(maint_prescaler_tick_r),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .O(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF55DFD5)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I2(maint_prescaler_tick_r),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .O(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.read_this_rank_r ),
        .Q(\periodic_rd_generation.read_this_rank_r1 ),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.read_this_rank ),
        .Q(\periodic_rd_generation.read_this_rank_r ),
        .R(1'b0));
  FDRE \refresh_generation.refresh_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\refresh_generation.refresh_bank_r_reg[0]_0 ),
        .Q(\refresh_generation.refresh_bank_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54545554)) 
    \rnk_config_strobe_r[0]_i_16 
       (.I0(\inhbt_act_faw.faw_cnt_r_reg[1]_1 ),
        .I1(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I2(Q[1]),
        .I3(col_rd_wr),
        .I4(\rnk_config_strobe_r[0]_i_8 ),
        .O(inhbt_wr));
  LUT4 #(
    .INIT(16'hBBBA)) 
    \rnk_config_strobe_r[0]_i_17 
       (.I0(\wtr_timer.wtr_cnt_r_reg[2]_0 ),
        .I1(\inhbt_act_faw.faw_cnt_r_reg[1]_1 ),
        .I2(\wtr_timer.wtr_cnt_r [2]),
        .I3(\wtr_timer.wtr_cnt_r [1]),
        .O(inhbt_rd));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rnk_config_strobe_r[0]_i_20 
       (.I0(inhbt_rd),
        .I1(\rnk_config_strobe_r[0]_i_10 [0]),
        .O(rd_wr_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rnk_config_strobe_r[0]_i_24 
       (.I0(inhbt_rd),
        .I1(\rnk_config_strobe_r[0]_i_10 [1]),
        .O(rd_wr_r_lcl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rtw_timer.rtw_cnt_r[0]_i_2 
       (.I0(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\rtw_timer.rtw_cnt_ns1 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT4 #(
    .INIT(16'hC200)) 
    \rtw_timer.rtw_cnt_r[1]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rtw_timer.rtw_cnt_r_reg[1]_1 ),
        .O(\rtw_timer.rtw_cnt_ns ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rtw_timer.rtw_cnt_r[2]_i_2 
       (.I0(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\rtw_timer.rtw_cnt_r_reg[2]_1 ));
  FDRE \rtw_timer.rtw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_ns ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_r_reg[2]_3 ),
        .Q(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .R(\rtw_timer.rtw_cnt_r_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \wtr_timer.wtr_cnt_r[0]_i_1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[0]_0 ),
        .I1(\wtr_timer.wtr_cnt_r [0]),
        .I2(\wtr_timer.wtr_cnt_r [2]),
        .I3(\wtr_timer.wtr_cnt_r [1]),
        .I4(\wtr_timer.write_this_rank ),
        .O(\wtr_timer.wtr_cnt_ns [0]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT5 #(
    .INIT(32'hBBAAAABA)) 
    \wtr_timer.wtr_cnt_r[1]_i_1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[2]_0 ),
        .I1(\wtr_timer.wtr_cnt_r_reg[2]_1 ),
        .I2(\wtr_timer.wtr_cnt_r [2]),
        .I3(\wtr_timer.wtr_cnt_r [0]),
        .I4(\wtr_timer.wtr_cnt_r [1]),
        .O(\wtr_timer.wtr_cnt_ns [1]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT5 #(
    .INIT(32'hAAAAEEEA)) 
    \wtr_timer.wtr_cnt_r[2]_i_1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[2]_0 ),
        .I1(\wtr_timer.wtr_cnt_r [2]),
        .I2(\wtr_timer.wtr_cnt_r [0]),
        .I3(\wtr_timer.wtr_cnt_r [1]),
        .I4(\wtr_timer.wtr_cnt_r_reg[2]_1 ),
        .O(\wtr_timer.wtr_cnt_ns [2]));
  FDRE \wtr_timer.wtr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_ns [0]),
        .Q(\wtr_timer.wtr_cnt_r [0]),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_ns [1]),
        .Q(\wtr_timer.wtr_cnt_r [1]),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_ns [2]),
        .Q(\wtr_timer.wtr_cnt_r [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_common" *) 
module DDR3LController_mig_7series_v4_2_rank_common
   (maint_prescaler_tick_r,
    \maintenance_request.maint_srx_r_lcl_reg_0 ,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    \maintenance_request.maint_req_r_lcl_reg_0 ,
    \periodic_read_request.periodic_rd_r_lcl_reg_0 ,
    app_ref_r,
    app_ref_ack,
    app_zq_ack,
    \maintenance_request.maint_zq_r_lcl_reg_0 ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    app_sr_active,
    maint_ref_zq_wip,
    periodic_rd_ack_r_lcl_reg,
    idle_r_lcl_reg,
    \maintenance_request.maint_sre_r_lcl_reg_1 ,
    idle_r_lcl_reg_0,
    \maintenance_request.maint_sre_r_lcl_reg_2 ,
    \maintenance_request.maint_srx_r_lcl_reg_1 ,
    \maintenance_request.maint_sre_r_lcl_reg_3 ,
    \maintenance_request.maint_zq_r_lcl_reg_1 ,
    q_has_rd_ns1,
    wait_for_maint_r_lcl_reg,
    maint_hit,
    \refresh_generation.refresh_bank_r_reg[0] ,
    S,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ,
    clear_periodic_rd_request,
    mc_cke_ns,
    CLK,
    app_ref_ns,
    \maintenance_request.maint_zq_r_lcl_reg_2 ,
    SR,
    O,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 ,
    \periodic_rd_generation.periodic_rd_request_r ,
    \grant_r_reg[0] ,
    insert_maint_r1,
    \refresh_generation.refresh_bank_r ,
    maint_wip_r,
    \periodic_read_request.periodic_rd_r_lcl_reg_1 ,
    \periodic_rd_generation.periodic_rd_cntr1_r ,
    \maintenance_request.maint_sre_r_lcl_reg_4 ,
    q_has_rd_r_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ,
    wait_for_maint_r,
    maint_idle,
    app_ref_req,
    \zq_cntrl.zq_request_logic.zq_request_r_reg_0 ,
    app_sr_req,
    app_zq_req,
    cke_r);
  output maint_prescaler_tick_r;
  output \maintenance_request.maint_srx_r_lcl_reg_0 ;
  output \maintenance_request.maint_sre_r_lcl_reg_0 ;
  output \maintenance_request.maint_req_r_lcl_reg_0 ;
  output \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  output app_ref_r;
  output app_ref_ack;
  output app_zq_ack;
  output \maintenance_request.maint_zq_r_lcl_reg_0 ;
  output \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  output app_sr_active;
  output maint_ref_zq_wip;
  output periodic_rd_ack_r_lcl_reg;
  output idle_r_lcl_reg;
  output \maintenance_request.maint_sre_r_lcl_reg_1 ;
  output idle_r_lcl_reg_0;
  output \maintenance_request.maint_sre_r_lcl_reg_2 ;
  output \maintenance_request.maint_srx_r_lcl_reg_1 ;
  output [1:0]\maintenance_request.maint_sre_r_lcl_reg_3 ;
  output \maintenance_request.maint_zq_r_lcl_reg_1 ;
  output q_has_rd_ns1;
  output wait_for_maint_r_lcl_reg;
  output [0:0]maint_hit;
  output \refresh_generation.refresh_bank_r_reg[0] ;
  output [3:0]S;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  output clear_periodic_rd_request;
  output [0:0]mc_cke_ns;
  input CLK;
  input app_ref_ns;
  input \maintenance_request.maint_zq_r_lcl_reg_2 ;
  input [0:0]SR;
  input [3:0]O;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 ;
  input \periodic_rd_generation.periodic_rd_request_r ;
  input \grant_r_reg[0] ;
  input insert_maint_r1;
  input \refresh_generation.refresh_bank_r ;
  input maint_wip_r;
  input \periodic_read_request.periodic_rd_r_lcl_reg_1 ;
  input \periodic_rd_generation.periodic_rd_cntr1_r ;
  input \maintenance_request.maint_sre_r_lcl_reg_4 ;
  input [4:0]q_has_rd_r_reg;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  input wait_for_maint_r;
  input maint_idle;
  input app_ref_req;
  input \zq_cntrl.zq_request_logic.zq_request_r_reg_0 ;
  input app_sr_req;
  input app_zq_req;
  input cke_r;

  wire CLK;
  wire [3:0]O;
  wire [3:0]S;
  wire [0:0]SR;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_active_r_i_1_n_0;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ack_ns;
  wire app_zq_ns;
  wire app_zq_r;
  wire app_zq_req;
  wire cke_r;
  wire clear_periodic_rd_request;
  wire \grant_r_reg[0] ;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire insert_maint_r1;
  wire [0:0]maint_hit;
  wire maint_idle;
  wire [5:0]\maint_prescaler.maint_prescaler_r0 ;
  wire \maint_prescaler.maint_prescaler_r0_0 ;
  wire [5:0]\maint_prescaler.maint_prescaler_r_reg ;
  wire \maint_prescaler.maint_prescaler_tick_ns ;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_i_1_n_0;
  wire maint_wip_r;
  wire \maintenance_request.maint_arb0_n_0 ;
  wire \maintenance_request.maint_arb0_n_3 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_req_r_lcl_reg_0 ;
  wire \maintenance_request.maint_sre_ns ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_1 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_2 ;
  wire [1:0]\maintenance_request.maint_sre_r_lcl_reg_3 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_4 ;
  wire \maintenance_request.maint_srx_ns ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire \maintenance_request.maint_srx_r_lcl_reg_1 ;
  wire \maintenance_request.maint_zq_r_lcl_reg_0 ;
  wire \maintenance_request.maint_zq_r_lcl_reg_1 ;
  wire \maintenance_request.maint_zq_r_lcl_reg_2 ;
  wire \maintenance_request.new_maint_rank_r ;
  wire \maintenance_request.upd_last_master_ns ;
  wire \maintenance_request.upd_last_master_r ;
  wire [0:0]mc_cke_ns;
  wire p_10_in;
  wire periodic_rd_ack_r_lcl_reg;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_read_request.periodic_rd_grant_r ;
  wire \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_ns ;
  wire \periodic_read_request.periodic_rd_r_cnt ;
  wire \periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_1 ;
  wire \periodic_read_request.upd_last_master_ns ;
  wire \periodic_read_request.upd_last_master_r ;
  wire q_has_rd_ns1;
  wire [4:0]q_has_rd_r_reg;
  wire [2:2]\rank_cntrl[0].rank_cntrl0/p_0_in ;
  wire \refresh_generation.refresh_bank_r ;
  wire \refresh_generation.refresh_bank_r[0]_i_3_n_0 ;
  wire \refresh_generation.refresh_bank_r_reg[0] ;
  wire [5:0]\refresh_timer.refresh_timer_r0 ;
  wire \refresh_timer.refresh_timer_r0_1 ;
  wire \refresh_timer.refresh_timer_r[5]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_4_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_5_n_0 ;
  wire [5:0]\refresh_timer.refresh_timer_r_reg ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire sel;
  wire [1:0]\sr_cntrl.ckesr_timer.ckesr_timer_r ;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ;
  wire \sr_cntrl.sre_request_logic.sre_request_ns ;
  wire \sr_cntrl.sre_request_logic.sre_request_r ;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_reg;
  wire \zq_cntrl.zq_request_logic.zq_request_ns ;
  wire \zq_cntrl.zq_request_logic.zq_request_r ;
  wire \zq_cntrl.zq_request_logic.zq_request_r_reg_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0 ;
  wire [19:0]\zq_cntrl.zq_timer.zq_timer_r_reg ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    app_ref_ack_r_i_1
       (.I0(app_ref_r),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(\grant_r_reg[0] ),
        .O(app_ref_ack_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ack_ns),
        .Q(app_ref_ack),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ns),
        .Q(app_ref_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    app_sr_active_r_i_1
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I2(insert_maint_r1),
        .I3(app_sr_active),
        .O(app_sr_active_r_i_1_n_0));
  FDRE app_sr_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_sr_active_r_i_1_n_0),
        .Q(app_sr_active),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    app_zq_ack_r_i_1
       (.I0(app_zq_r),
        .I1(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I2(\grant_r_reg[0] ),
        .O(app_zq_ack_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_zq_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_ack_ns),
        .Q(app_zq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    app_zq_r_i_1
       (.I0(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I1(app_zq_r),
        .I2(\grant_r_reg[0] ),
        .I3(app_zq_req),
        .O(app_zq_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_zq_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_ns),
        .Q(app_zq_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'h0CEC)) 
    cke_r_i_1
       (.I0(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I1(cke_r),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(mc_cke_ns));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \maint_controller.maint_hit_busies_r[5]_i_2 
       (.I0(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_zq_r_lcl_reg_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \maint_prescaler.maint_prescaler_r[0]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [0]),
        .O(\maint_prescaler.maint_prescaler_r0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \maint_prescaler.maint_prescaler_r[1]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [0]),
        .O(\maint_prescaler.maint_prescaler_r0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \maint_prescaler.maint_prescaler_r[2]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [1]),
        .O(\maint_prescaler.maint_prescaler_r0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \maint_prescaler.maint_prescaler_r[3]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [2]),
        .O(\maint_prescaler.maint_prescaler_r0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \maint_prescaler.maint_prescaler_r[4]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [3]),
        .O(\maint_prescaler.maint_prescaler_r0 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    \maint_prescaler.maint_prescaler_r[5]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_tick_ns ),
        .I1(\grant_r_reg[0] ),
        .O(\maint_prescaler.maint_prescaler_r0_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \maint_prescaler.maint_prescaler_r[5]_i_2 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I5(\maint_prescaler.maint_prescaler_r_reg [5]),
        .O(sel));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \maint_prescaler.maint_prescaler_r[5]_i_3 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I5(\maint_prescaler.maint_prescaler_r_reg [5]),
        .O(\maint_prescaler.maint_prescaler_r0 [5]));
  FDRE \maint_prescaler.maint_prescaler_r_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [0]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [0]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [1]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [1]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [2]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [2]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [3]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [3]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[4] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [4]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [4]),
        .R(\maint_prescaler.maint_prescaler_r0_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[5] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [5]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [5]),
        .S(\maint_prescaler.maint_prescaler_r0_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \maint_prescaler.maint_prescaler_tick_r_lcl_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [5]),
        .I5(\maint_prescaler.maint_prescaler_r_reg [4]),
        .O(\maint_prescaler.maint_prescaler_tick_ns ));
  FDRE \maint_prescaler.maint_prescaler_tick_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_prescaler.maint_prescaler_tick_ns ),
        .Q(maint_prescaler_tick_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFA200A200A200)) 
    maint_ref_zq_wip_r_i_1
       (.I0(insert_maint_r1),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I3(\grant_r_reg[0] ),
        .I4(maint_wip_r),
        .I5(maint_ref_zq_wip),
        .O(maint_ref_zq_wip_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    maint_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(maint_ref_zq_wip_r_i_1_n_0),
        .Q(maint_ref_zq_wip),
        .R(SR));
  DDR3LController_mig_7series_v4_2_round_robin_arb \maintenance_request.maint_arb0 
       (.CLK(CLK),
        .app_sr_req(app_sr_req),
        .\grant_r_reg[0]_0 (\grant_r_reg[0] ),
        .\grant_r_reg[1]_0 (\maintenance_request.maint_arb0_n_3 ),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_arb0_n_0 ),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .\maintenance_request.maint_sre_ns (\maintenance_request.maint_sre_ns ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg_4 ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\maintenance_request.maint_srx_ns (\maintenance_request.maint_srx_ns ),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .\maintenance_request.maint_zq_r_lcl_reg (\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .\maintenance_request.new_maint_rank_r (\maintenance_request.new_maint_rank_r ),
        .\maintenance_request.upd_last_master_r (\maintenance_request.upd_last_master_r ),
        .p_10_in(p_10_in),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\sr_cntrl.ckesr_timer.ckesr_timer_r (\sr_cntrl.ckesr_timer.ckesr_timer_r ),
        .\sr_cntrl.sre_request_logic.sre_request_r (\sr_cntrl.sre_request_logic.sre_request_r ),
        .\zq_cntrl.zq_request_logic.zq_request_r (\zq_cntrl.zq_request_logic.zq_request_r ));
  LUT2 #(
    .INIT(4'h2)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_2 
       (.I0(\maintenance_request.upd_last_master_r ),
        .I1(\maintenance_request.new_maint_rank_r ),
        .O(p_10_in));
  FDRE \maintenance_request.maint_rank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_0 ),
        .Q(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .R(1'b0));
  FDRE \maintenance_request.maint_req_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.new_maint_rank_r ),
        .Q(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .R(1'b0));
  FDRE \maintenance_request.maint_sre_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_sre_ns ),
        .Q(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .R(1'b0));
  FDRE \maintenance_request.maint_srx_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_srx_ns ),
        .Q(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .R(1'b0));
  FDRE \maintenance_request.maint_zq_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_3 ),
        .Q(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .R(\maintenance_request.maint_zq_r_lcl_reg_2 ));
  FDRE \maintenance_request.new_maint_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.upd_last_master_r ),
        .Q(\maintenance_request.new_maint_rank_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0F0D0000)) 
    \maintenance_request.upd_last_master_r_i_1 
       (.I0(\refresh_generation.refresh_bank_r ),
        .I1(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I2(maint_wip_r),
        .I3(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I4(\grant_r_reg[0] ),
        .O(\maintenance_request.upd_last_master_ns ));
  FDRE \maintenance_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.upd_last_master_ns ),
        .Q(\maintenance_request.upd_last_master_r ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    pass_open_bank_r_lcl_i_2__0__0
       (.I0(wait_for_maint_r),
        .I1(maint_idle),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(wait_for_maint_r_lcl_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_rd_generation.periodic_rd_cntr1_r_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .I1(\periodic_read_request.periodic_rd_grant_r ),
        .I2(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .O(periodic_rd_ack_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \periodic_rd_generation.periodic_rd_request_r_i_2 
       (.I0(\periodic_read_request.periodic_rd_grant_r ),
        .I1(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .O(clear_periodic_rd_request));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \periodic_read_request.periodic_rd_grant_r[0]_i_1 
       (.I0(\periodic_read_request.upd_last_master_r ),
        .I1(\periodic_rd_generation.periodic_rd_request_r ),
        .I2(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I3(\grant_r_reg[0] ),
        .I4(\periodic_read_request.periodic_rd_grant_r ),
        .O(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ),
        .Q(\periodic_read_request.periodic_rd_grant_r ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_read_request.periodic_rd_r_cnt_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .I1(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I2(\periodic_read_request.periodic_rd_r_cnt ),
        .O(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_r_cnt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ),
        .Q(\periodic_read_request.periodic_rd_r_cnt ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF007000)) 
    \periodic_read_request.periodic_rd_r_lcl_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_cnt ),
        .I1(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .I2(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I3(\grant_r_reg[0] ),
        .I4(\periodic_read_request.upd_last_master_r ),
        .O(\periodic_read_request.periodic_rd_ns ));
  FDRE \periodic_read_request.periodic_rd_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_ns ),
        .Q(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \periodic_read_request.upd_last_master_r_i_1 
       (.I0(\periodic_read_request.upd_last_master_r ),
        .I1(\periodic_rd_generation.periodic_rd_request_r ),
        .I2(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I3(\grant_r_reg[0] ),
        .O(\periodic_read_request.upd_last_master_ns ));
  FDRE \periodic_read_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.upd_last_master_ns ),
        .Q(\periodic_read_request.upd_last_master_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44404444)) 
    q_has_rd_r_i_2
       (.I0(q_has_rd_r_reg[0]),
        .I1(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(idle_r_lcl_reg));
  LUT5 #(
    .INIT(32'h22202222)) 
    q_has_rd_r_i_2__0
       (.I0(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .I1(q_has_rd_r_reg[1]),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(q_has_rd_ns1));
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    q_has_rd_r_i_2__3
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(q_has_rd_r_reg[2]),
        .I4(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_1 ));
  LUT5 #(
    .INIT(32'h44404444)) 
    q_has_rd_r_i_2__4
       (.I0(q_has_rd_r_reg[3]),
        .I1(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(idle_r_lcl_reg_0));
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    q_has_rd_r_i_2__6
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(q_has_rd_r_reg[4]),
        .I4(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT4 #(
    .INIT(16'h8600)) 
    \refresh_generation.refresh_bank_r[0]_i_1 
       (.I0(\refresh_generation.refresh_bank_r ),
        .I1(\rank_cntrl[0].rank_cntrl0/p_0_in ),
        .I2(\refresh_generation.refresh_bank_r[0]_i_3_n_0 ),
        .I3(\grant_r_reg[0] ),
        .O(\refresh_generation.refresh_bank_r_reg[0] ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \refresh_generation.refresh_bank_r[0]_i_2 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(insert_maint_r1),
        .O(\rank_cntrl[0].rank_cntrl0/p_0_in ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \refresh_generation.refresh_bank_r[0]_i_3 
       (.I0(app_ref_req),
        .I1(\refresh_timer.refresh_timer_r_reg [2]),
        .I2(\refresh_timer.refresh_timer_r_reg [1]),
        .I3(\refresh_timer.refresh_timer_r_reg [0]),
        .I4(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .O(\refresh_generation.refresh_bank_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refresh_timer.refresh_timer_r[0]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [0]),
        .O(\refresh_timer.refresh_timer_r0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \refresh_timer.refresh_timer_r[1]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [1]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .O(\refresh_timer.refresh_timer_r0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \refresh_timer.refresh_timer_r[2]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [2]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .I2(\refresh_timer.refresh_timer_r_reg [1]),
        .O(\refresh_timer.refresh_timer_r0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \refresh_timer.refresh_timer_r[3]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [3]),
        .I1(\refresh_timer.refresh_timer_r_reg [1]),
        .I2(\refresh_timer.refresh_timer_r_reg [0]),
        .I3(\refresh_timer.refresh_timer_r_reg [2]),
        .O(\refresh_timer.refresh_timer_r0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[4]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [4]),
        .I1(\refresh_timer.refresh_timer_r_reg [2]),
        .I2(\refresh_timer.refresh_timer_r_reg [0]),
        .I3(\refresh_timer.refresh_timer_r_reg [1]),
        .I4(\refresh_timer.refresh_timer_r_reg [3]),
        .O(\refresh_timer.refresh_timer_r0 [4]));
  LUT5 #(
    .INIT(32'h1000FFFF)) 
    \refresh_timer.refresh_timer_r[5]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [2]),
        .I1(\refresh_timer.refresh_timer_r_reg [1]),
        .I2(\refresh_timer.refresh_timer_r_reg [0]),
        .I3(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I4(\grant_r_reg[0] ),
        .O(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \refresh_timer.refresh_timer_r[5]_i_2 
       (.I0(\refresh_timer.refresh_timer_r_reg [5]),
        .I1(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ),
        .I2(maint_prescaler_tick_r),
        .O(\refresh_timer.refresh_timer_r0_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[5]_i_3 
       (.I0(\refresh_timer.refresh_timer_r_reg [5]),
        .I1(\refresh_timer.refresh_timer_r_reg [3]),
        .I2(\refresh_timer.refresh_timer_r_reg [1]),
        .I3(\refresh_timer.refresh_timer_r_reg [0]),
        .I4(\refresh_timer.refresh_timer_r_reg [2]),
        .I5(\refresh_timer.refresh_timer_r_reg [4]),
        .O(\refresh_timer.refresh_timer_r0 [5]));
  LUT4 #(
    .INIT(16'h0004)) 
    \refresh_timer.refresh_timer_r[5]_i_4 
       (.I0(\refresh_timer.refresh_timer_r_reg [5]),
        .I1(maint_prescaler_tick_r),
        .I2(\refresh_timer.refresh_timer_r_reg [4]),
        .I3(\refresh_timer.refresh_timer_r_reg [3]),
        .O(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \refresh_timer.refresh_timer_r[5]_i_5 
       (.I0(\refresh_timer.refresh_timer_r_reg [3]),
        .I1(\refresh_timer.refresh_timer_r_reg [1]),
        .I2(\refresh_timer.refresh_timer_r_reg [0]),
        .I3(\refresh_timer.refresh_timer_r_reg [2]),
        .I4(\refresh_timer.refresh_timer_r_reg [4]),
        .O(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[0] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [0]),
        .Q(\refresh_timer.refresh_timer_r_reg [0]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[1] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [1]),
        .Q(\refresh_timer.refresh_timer_r_reg [1]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[2] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [2]),
        .Q(\refresh_timer.refresh_timer_r_reg [2]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[3] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [3]),
        .Q(\refresh_timer.refresh_timer_r_reg [3]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[4] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [4]),
        .Q(\refresh_timer.refresh_timer_r_reg [4]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[5] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_1 ),
        .D(\refresh_timer.refresh_timer_r0 [5]),
        .Q(\refresh_timer.refresh_timer_r_reg [5]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2 
       (.I0(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .I3(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_srx_r_lcl_reg_1 ));
  LUT6 #(
    .INIT(64'h00000000FF03AAAA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ),
        .I1(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_3 [0]));
  LUT6 #(
    .INIT(64'h0003005500000055)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .I5(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ),
        .Q(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ),
        .Q(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000FFF0088)) 
    \sr_cntrl.sre_request_logic.sre_request_r_i_1 
       (.I0(\grant_r_reg[0] ),
        .I1(app_sr_req),
        .I2(insert_maint_r1),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I5(\maintenance_request.maint_sre_r_lcl_reg_4 ),
        .O(\sr_cntrl.sre_request_logic.sre_request_ns ));
  FDRE \sr_cntrl.sre_request_logic.sre_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.sre_request_logic.sre_request_ns ),
        .Q(\sr_cntrl.sre_request_logic.sre_request_r ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    wait_for_maint_r_lcl_i_2__6
       (.I0(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(maint_hit));
  LUT6 #(
    .INIT(64'h00000000EFFFEEEE)) 
    \zq_cntrl.zq_request_logic.zq_request_r_i_1 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r0 ),
        .I1(\zq_cntrl.zq_request_logic.zq_request_r_reg_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(insert_maint_r1),
        .I4(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I5(\maintenance_request.maint_sre_r_lcl_reg_4 ),
        .O(\zq_cntrl.zq_request_logic.zq_request_ns ));
  FDRE \zq_cntrl.zq_request_logic.zq_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\zq_cntrl.zq_request_logic.zq_request_ns ),
        .Q(\zq_cntrl.zq_request_logic.zq_request_r ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_1 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ),
        .I1(\zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0 ),
        .I2(\grant_r_reg[0] ),
        .O(\zq_cntrl.zq_timer.zq_timer_r0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_10 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0 ),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [5]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [4]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [7]),
        .I4(\zq_cntrl.zq_timer.zq_timer_r_reg [6]),
        .I5(\zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0 ),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_11 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [9]),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [8]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [11]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [10]),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_12 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [13]),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [12]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [15]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [14]),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [3]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [2]),
        .I4(maint_prescaler_tick_r),
        .I5(\zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0 ),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [18]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [19]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [16]),
        .I4(\zq_cntrl.zq_timer.zq_timer_r_reg [17]),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [2]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [3]),
        .I4(maint_prescaler_tick_r),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_6 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [3]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_7 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_8 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_9 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [15]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [14]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [13]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [12]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [19]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [18]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [17]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [16]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [7]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [6]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [5]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [4]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [11]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [10]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [9]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [8]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [0]));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[0] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[10] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [10]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[11] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [11]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[12] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [12]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[13] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [13]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[14] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [14]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[15] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [15]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[16] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [16]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[17] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [17]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[18] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [18]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[19] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [19]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[1] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[2] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [2]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[3] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [3]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[4] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [4]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[5] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [5]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[6] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [6]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[7] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [7]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[8] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [8]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[9] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [9]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_mach" *) 
module DDR3LController_mig_7series_v4_2_rank_mach
   (\inhbt_act_faw.act_delayed ,
    \periodic_rd_generation.read_this_rank_r1 ,
    inhbt_act_faw_r,
    maint_srx_r,
    maint_sre_r,
    maint_req_r,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    app_zq_ack,
    maint_zq_r,
    maint_rank_r,
    app_sr_active,
    maint_ref_zq_wip,
    rd_wr_r_lcl_reg,
    inhbt_rd,
    idle_r_lcl_reg,
    \maintenance_request.maint_sre_r_lcl_reg ,
    rd_wr_r_lcl_reg_0,
    idle_r_lcl_reg_0,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    \maintenance_request.maint_srx_r_lcl_reg ,
    \maintenance_request.maint_sre_r_lcl_reg_1 ,
    \maintenance_request.maint_zq_r_lcl_reg ,
    q_has_rd_ns1,
    wait_for_maint_r_lcl_reg,
    maint_hit,
    \rtw_timer.rtw_cnt_r ,
    S,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7] ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11] ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15] ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    \rtw_timer.rtw_cnt_ns1 ,
    inhbt_wr,
    mc_cke_ns,
    act_this_rank,
    CLK,
    \periodic_rd_generation.read_this_rank ,
    \maintenance_request.maint_zq_r_lcl_reg_0 ,
    SR,
    O,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ,
    \grant_r_reg[0] ,
    insert_maint_r1,
    maint_wip_r,
    \periodic_read_request.periodic_rd_r_lcl_reg_0 ,
    \maintenance_request.maint_sre_r_lcl_reg_2 ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ,
    \inhbt_act_faw.faw_cnt_r_reg[1] ,
    \inhbt_act_faw.faw_cnt_r_reg[1]_0 ,
    \rnk_config_strobe_r[0]_i_10 ,
    q_has_rd_r_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ,
    wait_for_maint_r,
    maint_idle,
    D,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    app_ref_req,
    \zq_cntrl.zq_request_logic.zq_request_r_reg ,
    app_sr_req,
    app_zq_req,
    \wtr_timer.write_this_rank ,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    \wtr_timer.wtr_cnt_r_reg[2]_0 ,
    col_rd_wr,
    \rnk_config_strobe_r[0]_i_8 ,
    cke_r,
    \rtw_timer.rtw_cnt_r_reg[2]_0 );
  output \inhbt_act_faw.act_delayed ;
  output \periodic_rd_generation.read_this_rank_r1 ;
  output inhbt_act_faw_r;
  output maint_srx_r;
  output maint_sre_r;
  output maint_req_r;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output app_zq_ack;
  output maint_zq_r;
  output maint_rank_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output rd_wr_r_lcl_reg;
  output inhbt_rd;
  output idle_r_lcl_reg;
  output \maintenance_request.maint_sre_r_lcl_reg ;
  output rd_wr_r_lcl_reg_0;
  output idle_r_lcl_reg_0;
  output \maintenance_request.maint_sre_r_lcl_reg_0 ;
  output \maintenance_request.maint_srx_r_lcl_reg ;
  output [1:0]\maintenance_request.maint_sre_r_lcl_reg_1 ;
  output \maintenance_request.maint_zq_r_lcl_reg ;
  output q_has_rd_ns1;
  output wait_for_maint_r_lcl_reg;
  output [0:0]maint_hit;
  output [2:0]\rtw_timer.rtw_cnt_r ;
  output [3:0]S;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7] ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11] ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15] ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19] ;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output \rtw_timer.rtw_cnt_ns1 ;
  output inhbt_wr;
  output [0:0]mc_cke_ns;
  input act_this_rank;
  input CLK;
  input \periodic_rd_generation.read_this_rank ;
  input \maintenance_request.maint_zq_r_lcl_reg_0 ;
  input [0:0]SR;
  input [3:0]O;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  input \grant_r_reg[0] ;
  input insert_maint_r1;
  input maint_wip_r;
  input \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  input \maintenance_request.maint_sre_r_lcl_reg_2 ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  input \inhbt_act_faw.faw_cnt_r_reg[1] ;
  input \inhbt_act_faw.faw_cnt_r_reg[1]_0 ;
  input [1:0]\rnk_config_strobe_r[0]_i_10 ;
  input [4:0]q_has_rd_r_reg;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  input wait_for_maint_r;
  input maint_idle;
  input [0:0]D;
  input \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input app_ref_req;
  input \zq_cntrl.zq_request_logic.zq_request_r_reg ;
  input app_sr_req;
  input app_zq_req;
  input \wtr_timer.write_this_rank ;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input \wtr_timer.wtr_cnt_r_reg[2]_0 ;
  input col_rd_wr;
  input \rnk_config_strobe_r[0]_i_8 ;
  input cke_r;
  input \rtw_timer.rtw_cnt_r_reg[2]_0 ;

  wire CLK;
  wire [0:0]D;
  wire [3:0]O;
  wire [3:0]S;
  wire [0:0]SR;
  wire act_this_rank;
  wire app_ref_ack;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire cke_r;
  wire clear_periodic_rd_request;
  wire col_rd_wr;
  wire \grant_r_reg[0] ;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire \inhbt_act_faw.act_delayed ;
  wire \inhbt_act_faw.faw_cnt_r_reg[1] ;
  wire \inhbt_act_faw.faw_cnt_r_reg[1]_0 ;
  wire inhbt_act_faw_r;
  wire inhbt_rd;
  wire inhbt_wr;
  wire insert_maint_r1;
  wire [0:0]maint_hit;
  wire maint_idle;
  wire maint_prescaler_tick_r;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire [1:0]\maintenance_request.maint_sre_r_lcl_reg_1 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_2 ;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg_0 ;
  wire [0:0]mc_cke_ns;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  wire q_has_rd_ns1;
  wire [4:0]q_has_rd_r_reg;
  wire rank_common0_n_12;
  wire rank_common0_n_24;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire \refresh_generation.refresh_bank_r ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire [1:0]\rnk_config_strobe_r[0]_i_10 ;
  wire \rnk_config_strobe_r[0]_i_8 ;
  wire \rtw_timer.rtw_cnt_ns1 ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_reg;
  wire \wtr_timer.write_this_rank ;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;
  wire \wtr_timer.wtr_cnt_r_reg[2]_0 ;
  wire \zq_cntrl.zq_request_logic.zq_request_r_reg ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;

  DDR3LController_mig_7series_v4_2_rank_cntrl \rank_cntrl[0].rank_cntrl0 
       (.CLK(CLK),
        .D(D),
        .Q(\rtw_timer.rtw_cnt_r [1:0]),
        .SR(SR),
        .act_this_rank(act_this_rank),
        .app_ref_ns(app_ref_ns),
        .app_ref_r(app_ref_r),
        .app_ref_r_reg(\grant_r_reg[0] ),
        .app_ref_req(app_ref_req),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .col_rd_wr(col_rd_wr),
        .\inhbt_act_faw.act_delayed (\inhbt_act_faw.act_delayed ),
        .\inhbt_act_faw.faw_cnt_r_reg[1]_0 (\inhbt_act_faw.faw_cnt_r_reg[1] ),
        .\inhbt_act_faw.faw_cnt_r_reg[1]_1 (\inhbt_act_faw.faw_cnt_r_reg[1]_0 ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_rd(inhbt_rd),
        .inhbt_wr(inhbt_wr),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .\periodic_rd_generation.periodic_rd_cntr1_r (\periodic_rd_generation.periodic_rd_cntr1_r ),
        .\periodic_rd_generation.periodic_rd_cntr1_r_reg_0 (rank_common0_n_12),
        .\periodic_rd_generation.periodic_rd_request_r (\periodic_rd_generation.periodic_rd_request_r ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 (\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\refresh_generation.refresh_bank_r_reg[0]_0 (rank_common0_n_24),
        .\rnk_config_strobe_r[0]_i_10 (\rnk_config_strobe_r[0]_i_10 ),
        .\rnk_config_strobe_r[0]_i_8 (\rnk_config_strobe_r[0]_i_8 ),
        .\rtw_timer.rtw_cnt_ns1 (\rtw_timer.rtw_cnt_ns1 ),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[1]_1 (\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\rtw_timer.rtw_cnt_r [2]),
        .\rtw_timer.rtw_cnt_r_reg[2]_1 (\rtw_timer.rtw_cnt_r_reg[2] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_2 (\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .\rtw_timer.rtw_cnt_r_reg[2]_3 (\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .\wtr_timer.write_this_rank (\wtr_timer.write_this_rank ),
        .\wtr_timer.wtr_cnt_r_reg[0]_0 (\maintenance_request.maint_sre_r_lcl_reg_2 ),
        .\wtr_timer.wtr_cnt_r_reg[2]_0 (\wtr_timer.wtr_cnt_r_reg[2] ),
        .\wtr_timer.wtr_cnt_r_reg[2]_1 (\wtr_timer.wtr_cnt_r_reg[2]_0 ));
  DDR3LController_mig_7series_v4_2_rank_common rank_common0
       (.CLK(CLK),
        .O(O),
        .S(S),
        .SR(SR),
        .app_ref_ack(app_ref_ack),
        .app_ref_ns(app_ref_ns),
        .app_ref_r(app_ref_r),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .cke_r(cke_r),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .idle_r_lcl_reg(idle_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg_0),
        .insert_maint_r1(insert_maint_r1),
        .maint_hit(maint_hit),
        .maint_idle(maint_idle),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_wip_r(maint_wip_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (maint_rank_r),
        .\maintenance_request.maint_req_r_lcl_reg_0 (maint_req_r),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (maint_sre_r),
        .\maintenance_request.maint_sre_r_lcl_reg_1 (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_2 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\maintenance_request.maint_sre_r_lcl_reg_3 (\maintenance_request.maint_sre_r_lcl_reg_1 ),
        .\maintenance_request.maint_sre_r_lcl_reg_4 (\maintenance_request.maint_sre_r_lcl_reg_2 ),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (maint_srx_r),
        .\maintenance_request.maint_srx_r_lcl_reg_1 (\maintenance_request.maint_srx_r_lcl_reg ),
        .\maintenance_request.maint_zq_r_lcl_reg_0 (maint_zq_r),
        .\maintenance_request.maint_zq_r_lcl_reg_1 (\maintenance_request.maint_zq_r_lcl_reg ),
        .\maintenance_request.maint_zq_r_lcl_reg_2 (\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .mc_cke_ns(mc_cke_ns),
        .periodic_rd_ack_r_lcl_reg(rank_common0_n_12),
        .\periodic_rd_generation.periodic_rd_cntr1_r (\periodic_rd_generation.periodic_rd_cntr1_r ),
        .\periodic_rd_generation.periodic_rd_request_r (\periodic_rd_generation.periodic_rd_request_r ),
        .\periodic_read_request.periodic_rd_r_lcl_reg_0 (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg_1 (\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .q_has_rd_ns1(q_has_rd_ns1),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\refresh_generation.refresh_bank_r_reg[0] (rank_common0_n_24),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .\zq_cntrl.zq_request_logic.zq_request_r_reg_0 (\zq_cntrl.zq_request_logic.zq_request_r_reg ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[11] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[15] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[19] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[7] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module DDR3LController_mig_7series_v4_2_round_robin_arb
   (\maintenance_request.maint_rank_r_lcl_reg[0] ,
    \maintenance_request.maint_srx_ns ,
    \maintenance_request.maint_sre_ns ,
    \grant_r_reg[1]_0 ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    \maintenance_request.maint_sre_r_lcl_reg ,
    p_10_in,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    \maintenance_request.new_maint_rank_r ,
    \maintenance_request.upd_last_master_r ,
    \sr_cntrl.ckesr_timer.ckesr_timer_r ,
    app_sr_req,
    \maintenance_request.maint_zq_r_lcl_reg ,
    \zq_cntrl.zq_request_logic.zq_request_r ,
    \sr_cntrl.sre_request_logic.sre_request_r ,
    \refresh_generation.refresh_bank_r ,
    \grant_r_reg[0]_0 ,
    \maintenance_request.maint_srx_r_lcl_reg ,
    CLK);
  output \maintenance_request.maint_rank_r_lcl_reg[0] ;
  output \maintenance_request.maint_srx_ns ;
  output \maintenance_request.maint_sre_ns ;
  output \grant_r_reg[1]_0 ;
  input \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input p_10_in;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input \maintenance_request.new_maint_rank_r ;
  input \maintenance_request.upd_last_master_r ;
  input [1:0]\sr_cntrl.ckesr_timer.ckesr_timer_r ;
  input app_sr_req;
  input \maintenance_request.maint_zq_r_lcl_reg ;
  input \zq_cntrl.zq_request_logic.zq_request_r ;
  input \sr_cntrl.sre_request_logic.sre_request_r ;
  input \refresh_generation.refresh_bank_r ;
  input \grant_r_reg[0]_0 ;
  input \maintenance_request.maint_srx_r_lcl_reg ;
  input CLK;

  wire CLK;
  wire app_sr_req;
  wire \grant_r[0]_i_1__2_n_0 ;
  wire \grant_r[1]_i_1__2_n_0 ;
  wire \grant_r[2]_i_1__2_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1]_0 ;
  wire [2:0]last_master_r;
  wire \last_master_r[0]_i_1__2_n_0 ;
  wire \last_master_r[1]_i_1__2_n_0 ;
  wire \last_master_r[2]_i_1__2_n_0 ;
  wire [2:0]\maintenance_request.maint_grant_r ;
  wire \maintenance_request.maint_rank_r_lcl[0]_i_3_n_0 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_sre_ns ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.maint_srx_ns ;
  wire \maintenance_request.maint_srx_r_lcl_i_2_n_0 ;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg ;
  wire \maintenance_request.new_maint_rank_r ;
  wire \maintenance_request.upd_last_master_r ;
  wire p_10_in;
  wire \refresh_generation.refresh_bank_r ;
  wire [1:0]\sr_cntrl.ckesr_timer.ckesr_timer_r ;
  wire \sr_cntrl.sre_request_logic.sre_request_r ;
  wire \zq_cntrl.zq_request_logic.zq_request_r ;

  LUT6 #(
    .INIT(64'h00130000001F0000)) 
    \grant_r[0]_i_1__2 
       (.I0(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I1(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I2(\last_master_r[0]_i_1__2_n_0 ),
        .I3(\refresh_generation.refresh_bank_r ),
        .I4(\grant_r_reg[0]_0 ),
        .I5(\last_master_r[1]_i_1__2_n_0 ),
        .O(\grant_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h50000000F3000000)) 
    \grant_r[1]_i_1__2 
       (.I0(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I1(\last_master_r[2]_i_1__2_n_0 ),
        .I2(\refresh_generation.refresh_bank_r ),
        .I3(\grant_r_reg[0]_0 ),
        .I4(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I5(\last_master_r[1]_i_1__2_n_0 ),
        .O(\grant_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h10001000F0005000)) 
    \grant_r[2]_i_1__2 
       (.I0(\last_master_r[2]_i_1__2_n_0 ),
        .I1(\last_master_r[0]_i_1__2_n_0 ),
        .I2(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I3(\grant_r_reg[0]_0 ),
        .I4(\refresh_generation.refresh_bank_r ),
        .I5(\zq_cntrl.zq_request_logic.zq_request_r ),
        .O(\grant_r[2]_i_1__2_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__2_n_0 ),
        .Q(\maintenance_request.maint_grant_r [0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__2_n_0 ),
        .Q(\maintenance_request.maint_grant_r [1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__2_n_0 ),
        .Q(\maintenance_request.maint_grant_r [2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \last_master_r[0]_i_1__2 
       (.I0(\maintenance_request.maint_grant_r [0]),
        .I1(\maintenance_request.upd_last_master_r ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(last_master_r[0]),
        .I4(\maintenance_request.maint_sre_r_lcl_reg ),
        .O(\last_master_r[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \last_master_r[1]_i_1__2 
       (.I0(\maintenance_request.maint_grant_r [1]),
        .I1(\maintenance_request.upd_last_master_r ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(last_master_r[1]),
        .I4(\maintenance_request.maint_sre_r_lcl_reg ),
        .O(\last_master_r[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hEEFCEEEE)) 
    \last_master_r[2]_i_1__2 
       (.I0(last_master_r[2]),
        .I1(\maintenance_request.maint_sre_r_lcl_reg ),
        .I2(\maintenance_request.maint_grant_r [2]),
        .I3(\maintenance_request.new_maint_rank_r ),
        .I4(\maintenance_request.upd_last_master_r ),
        .O(\last_master_r[2]_i_1__2_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__2_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__2_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__2_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000222)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_1 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg ),
        .I2(\maintenance_request.maint_grant_r [2]),
        .I3(p_10_in),
        .I4(\maintenance_request.maint_srx_ns ),
        .I5(\maintenance_request.maint_rank_r_lcl[0]_i_3_n_0 ),
        .O(\maintenance_request.maint_rank_r_lcl_reg[0] ));
  LUT6 #(
    .INIT(64'hFCFCFFFCFCFCAAFC)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_3 
       (.I0(\maintenance_request.maint_grant_r [1]),
        .I1(\maintenance_request.maint_zq_r_lcl_reg ),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(\maintenance_request.upd_last_master_r ),
        .I4(\maintenance_request.new_maint_rank_r ),
        .I5(\maintenance_request.maint_grant_r [0]),
        .O(\maintenance_request.maint_rank_r_lcl[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h03000A0A03000300)) 
    \maintenance_request.maint_sre_r_lcl_i_1 
       (.I0(\maintenance_request.maint_grant_r [2]),
        .I1(\maintenance_request.maint_srx_ns ),
        .I2(\maintenance_request.maint_sre_r_lcl_reg ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.new_maint_rank_r ),
        .I5(\maintenance_request.upd_last_master_r ),
        .O(\maintenance_request.maint_sre_ns ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \maintenance_request.maint_srx_r_lcl_i_1 
       (.I0(\maintenance_request.maint_srx_r_lcl_i_2_n_0 ),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I2(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I3(\maintenance_request.maint_sre_r_lcl_reg ),
        .I4(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I5(app_sr_req),
        .O(\maintenance_request.maint_srx_ns ));
  LUT6 #(
    .INIT(64'h0000000000FB0000)) 
    \maintenance_request.maint_srx_r_lcl_i_2 
       (.I0(\maintenance_request.maint_grant_r [2]),
        .I1(\maintenance_request.upd_last_master_r ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_srx_r_lcl_reg ),
        .I5(\maintenance_request.maint_sre_r_lcl_reg ),
        .O(\maintenance_request.maint_srx_r_lcl_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \maintenance_request.maint_zq_r_lcl_i_1 
       (.I0(\maintenance_request.maint_grant_r [1]),
        .I1(\maintenance_request.upd_last_master_r ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\maintenance_request.maint_zq_r_lcl_reg ),
        .O(\grant_r_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module DDR3LController_mig_7series_v4_2_round_robin_arb__parameterized1
   (Q,
    granted_col_r_reg,
    \col_mux.col_rd_wr_r_reg ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[1]_0 ,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    granted_col_r_reg_2,
    \grant_r_reg[0]_1 ,
    \rtw_timer.rtw_cnt_r_reg[0] ,
    \col_mux.col_rd_wr_r_reg_0 ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[4]_0 ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[7]_0 ,
    granted_col_r_reg_3,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    \grant_r_reg[4]_1 ,
    \rtw_timer.rtw_cnt_r_reg[2] ,
    DIC,
    offset_ns0,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    \wr_this_rank_r_reg[0] ,
    \wtr_timer.write_this_rank ,
    rnk_config_valid_r_lcl_reg,
    rnk_config_strobe_ns,
    \genblk3[3].rnk_config_strobe_r_reg[3] ,
    \order_q_r_reg[0] ,
    \genblk3[3].rnk_config_strobe_r_reg[3]_0 ,
    granted_col_ns,
    \genblk3[3].rnk_config_strobe_r_reg[3]_1 ,
    \req_bank_r_lcl_reg[2] ,
    auto_pre_r_lcl_reg,
    DIA,
    col_data_buf_addr,
    rd_wr_r_lcl_reg,
    granted_col_r_reg_4,
    col_size,
    \cmd_pipe_plus.mc_data_offset_1_reg[0] ,
    \col_mux.col_rd_wr_r_reg_1 ,
    O,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    calib_rddata_offset,
    calib_rddata_offset_1,
    ofs_rdy_r,
    \rtw_timer.rtw_cnt_r ,
    \grant_r[7]_i_6__0 ,
    \col_mux.col_rd_wr_r_reg_2 ,
    inhbt_rd,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    rd_wr_r,
    ofs_rdy_r_7,
    ofs_rdy_r_9,
    \col_mux.col_rd_wr_r_reg_3 ,
    \col_mux.col_rd_wr_r_reg_4 ,
    ofs_rdy_r_11,
    \col_mux.col_rd_wr_r_reg_5 ,
    ofs_rdy_r_12,
    \rtw_timer.rtw_cnt_ns1 ,
    \col_mux.col_size_r_reg ,
    col_rd_wr_r,
    \grant_r[4]_i_7_0 ,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    offset_r,
    \col_mux.col_size_r ,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    \wtr_timer.wtr_cnt_r_reg[2] ,
    wr_this_rank_r,
    rnk_config_valid_r,
    rnk_config_valid_r_lcl_reg_0,
    rnk_config_valid_r_lcl_reg_1,
    rnk_config_valid_r_lcl_reg_2,
    \rnk_config_strobe_r_reg[0] ,
    \rnk_config_strobe_r_reg[0]_0 ,
    \rnk_config_strobe_r_reg[0]_1 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[3]_2 ,
    rts_col,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[6]_1 ,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[6]_3 ,
    \grant_r_reg[6]_4 ,
    \grant_r_reg[6]_5 ,
    \grant_r[0]_i_2_0 ,
    \grant_r[0]_i_2_1 ,
    \grant_r[0]_i_2_2 ,
    \grant_r[7]_i_4__0 ,
    \grant_r[5]_i_4__0 ,
    \grant_r[5]_i_4__0_0 ,
    \grant_r[5]_i_4__0_1 ,
    \grant_r[5]_i_2_0 ,
    \grant_r[5]_i_2_1 ,
    \grant_r_reg[7]_1 ,
    override_demand_r,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[4]_2 ,
    \grant_r_reg[4]_3 ,
    ofs_rdy_r_13,
    p_15_in,
    granted_col_r_reg_5,
    \grant_r[4]_i_5_0 ,
    \grant_r[7]_i_4__0_0 ,
    \grant_r[7]_i_4__0_1 ,
    \grant_r[7]_i_4__0_2 ,
    \genblk3[3].rnk_config_strobe_r_reg ,
    \genblk3[4].rnk_config_strobe_r_reg ,
    \genblk3[2].rnk_config_strobe_r_reg ,
    \genblk3[5].rnk_config_strobe_r_reg ,
    \genblk3[1].rnk_config_strobe_r_reg ,
    req_bank_r,
    col_addr,
    req_periodic_rd_r,
    \col_mux.col_periodic_rd_r ,
    req_data_buf_addr_r,
    D,
    \last_master_r_reg[7]_0 ,
    CLK);
  output [7:0]Q;
  output granted_col_r_reg;
  output \col_mux.col_rd_wr_r_reg ;
  output \grant_r_reg[0]_0 ;
  output \grant_r_reg[1]_0 ;
  output [1:0]granted_col_r_reg_0;
  output [1:0]granted_col_r_reg_1;
  output granted_col_r_reg_2;
  output \grant_r_reg[0]_1 ;
  output \rtw_timer.rtw_cnt_r_reg[0] ;
  output \col_mux.col_rd_wr_r_reg_0 ;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[4]_0 ;
  output \grant_r_reg[5]_0 ;
  output \grant_r_reg[6]_0 ;
  output \grant_r_reg[7]_0 ;
  output granted_col_r_reg_3;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output \grant_r_reg[4]_1 ;
  output \rtw_timer.rtw_cnt_r_reg[2] ;
  output [0:0]DIC;
  output offset_ns0;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output \wr_this_rank_r_reg[0] ;
  output \wtr_timer.write_this_rank ;
  output rnk_config_valid_r_lcl_reg;
  output rnk_config_strobe_ns;
  output \genblk3[3].rnk_config_strobe_r_reg[3] ;
  output \order_q_r_reg[0] ;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  output granted_col_ns;
  output \genblk3[3].rnk_config_strobe_r_reg[3]_1 ;
  output [2:0]\req_bank_r_lcl_reg[2] ;
  output [10:0]auto_pre_r_lcl_reg;
  output [0:0]DIA;
  output [3:0]col_data_buf_addr;
  output [0:0]rd_wr_r_lcl_reg;
  output granted_col_r_reg_4;
  output col_size;
  input \cmd_pipe_plus.mc_data_offset_1_reg[0] ;
  input \col_mux.col_rd_wr_r_reg_1 ;
  input [0:0]O;
  input [0:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  input [0:0]calib_rddata_offset;
  input [0:0]calib_rddata_offset_1;
  input ofs_rdy_r;
  input [2:0]\rtw_timer.rtw_cnt_r ;
  input \grant_r[7]_i_6__0 ;
  input \col_mux.col_rd_wr_r_reg_2 ;
  input inhbt_rd;
  input \cmd_pipe_plus.mc_we_n_reg[1] ;
  input [1:0]rd_wr_r;
  input ofs_rdy_r_7;
  input ofs_rdy_r_9;
  input \col_mux.col_rd_wr_r_reg_3 ;
  input \col_mux.col_rd_wr_r_reg_4 ;
  input ofs_rdy_r_11;
  input \col_mux.col_rd_wr_r_reg_5 ;
  input ofs_rdy_r_12;
  input \rtw_timer.rtw_cnt_ns1 ;
  input \col_mux.col_size_r_reg ;
  input col_rd_wr_r;
  input \grant_r[4]_i_7_0 ;
  input \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  input [0:0]offset_r;
  input \col_mux.col_size_r ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [7:0]rd_this_rank_r;
  input \wtr_timer.wtr_cnt_r_reg[2] ;
  input [7:0]wr_this_rank_r;
  input rnk_config_valid_r;
  input rnk_config_valid_r_lcl_reg_0;
  input rnk_config_valid_r_lcl_reg_1;
  input rnk_config_valid_r_lcl_reg_2;
  input \rnk_config_strobe_r_reg[0] ;
  input \rnk_config_strobe_r_reg[0]_0 ;
  input \rnk_config_strobe_r_reg[0]_1 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[3]_2 ;
  input [0:0]rts_col;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[6]_1 ;
  input \grant_r_reg[6]_2 ;
  input \grant_r_reg[6]_3 ;
  input \grant_r_reg[6]_4 ;
  input \grant_r_reg[6]_5 ;
  input \grant_r[0]_i_2_0 ;
  input \grant_r[0]_i_2_1 ;
  input \grant_r[0]_i_2_2 ;
  input \grant_r[7]_i_4__0 ;
  input \grant_r[5]_i_4__0 ;
  input \grant_r[5]_i_4__0_0 ;
  input \grant_r[5]_i_4__0_1 ;
  input \grant_r[5]_i_2_0 ;
  input \grant_r[5]_i_2_1 ;
  input \grant_r_reg[7]_1 ;
  input override_demand_r;
  input \grant_r_reg[7]_2 ;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[4]_2 ;
  input \grant_r_reg[4]_3 ;
  input ofs_rdy_r_13;
  input p_15_in;
  input granted_col_r_reg_5;
  input \grant_r[4]_i_5_0 ;
  input \grant_r[7]_i_4__0_0 ;
  input \grant_r[7]_i_4__0_1 ;
  input \grant_r[7]_i_4__0_2 ;
  input \genblk3[3].rnk_config_strobe_r_reg ;
  input \genblk3[4].rnk_config_strobe_r_reg ;
  input \genblk3[2].rnk_config_strobe_r_reg ;
  input \genblk3[5].rnk_config_strobe_r_reg ;
  input \genblk3[1].rnk_config_strobe_r_reg ;
  input [23:0]req_bank_r;
  input [87:0]col_addr;
  input [7:0]req_periodic_rd_r;
  input \col_mux.col_periodic_rd_r ;
  input [31:0]req_data_buf_addr_r;
  input [3:0]D;
  input \last_master_r_reg[7]_0 ;
  input CLK;

  wire CLK;
  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]DIC;
  wire [0:0]O;
  wire [7:0]Q;
  wire [10:0]auto_pre_r_lcl_reg;
  wire \bank_cntrl[1].bank0/bank_state0/allow_rw__0 ;
  wire [0:0]calib_rddata_offset;
  wire [0:0]calib_rddata_offset_1;
  wire \cmd_pipe_plus.mc_address[15]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_5_n_0 ;
  wire \cmd_pipe_plus.mc_bank[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[3]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[3]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_data_offset_1_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [87:0]col_addr;
  wire [3:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_periodic_rd_r_i_2_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_3_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_4_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_5_n_0 ;
  wire \col_mux.col_periodic_rd_r_i_6_n_0 ;
  wire \col_mux.col_rd_wr_r_i_2_n_0 ;
  wire \col_mux.col_rd_wr_r_i_3_n_0 ;
  wire \col_mux.col_rd_wr_r_i_4_n_0 ;
  wire \col_mux.col_rd_wr_r_i_5_n_0 ;
  wire \col_mux.col_rd_wr_r_i_6_n_0 ;
  wire \col_mux.col_rd_wr_r_i_7_n_0 ;
  wire \col_mux.col_rd_wr_r_reg ;
  wire \col_mux.col_rd_wr_r_reg_0 ;
  wire \col_mux.col_rd_wr_r_reg_1 ;
  wire \col_mux.col_rd_wr_r_reg_2 ;
  wire \col_mux.col_rd_wr_r_reg_3 ;
  wire \col_mux.col_rd_wr_r_reg_4 ;
  wire \col_mux.col_rd_wr_r_reg_5 ;
  wire \col_mux.col_size_r ;
  wire \col_mux.col_size_r_reg ;
  wire col_rd_wr_r;
  wire col_size;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3] ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_0 ;
  wire \genblk3[3].rnk_config_strobe_r_reg[3]_1 ;
  wire \genblk3[4].rnk_config_strobe_r_reg ;
  wire \genblk3[5].rnk_config_strobe_r_reg ;
  wire \grant_r[0]_i_1__0_n_0 ;
  wire \grant_r[0]_i_2_0 ;
  wire \grant_r[0]_i_2_1 ;
  wire \grant_r[0]_i_2_2 ;
  wire \grant_r[0]_i_2_n_0 ;
  wire \grant_r[0]_i_3_n_0 ;
  wire \grant_r[1]_i_1__0_n_0 ;
  wire \grant_r[1]_i_2_n_0 ;
  wire \grant_r[1]_i_3_n_0 ;
  wire \grant_r[1]_i_4__0_n_0 ;
  wire \grant_r[2]_i_1__0_n_0 ;
  wire \grant_r[2]_i_2__0_n_0 ;
  wire \grant_r[2]_i_3__1_n_0 ;
  wire \grant_r[2]_i_5__0_n_0 ;
  wire \grant_r[3]_i_1__0_n_0 ;
  wire \grant_r[3]_i_2__0_n_0 ;
  wire \grant_r[3]_i_3__1_n_0 ;
  wire \grant_r[3]_i_4__0__0_n_0 ;
  wire \grant_r[4]_i_10_n_0 ;
  wire \grant_r[4]_i_1__0_n_0 ;
  wire \grant_r[4]_i_2__0_n_0 ;
  wire \grant_r[4]_i_3__1_n_0 ;
  wire \grant_r[4]_i_4_n_0 ;
  wire \grant_r[4]_i_5_0 ;
  wire \grant_r[4]_i_5_n_0 ;
  wire \grant_r[4]_i_7_0 ;
  wire \grant_r[4]_i_9_n_0 ;
  wire \grant_r[5]_i_1__0_n_0 ;
  wire \grant_r[5]_i_2_0 ;
  wire \grant_r[5]_i_2_1 ;
  wire \grant_r[5]_i_2_n_0 ;
  wire \grant_r[5]_i_3__0_n_0 ;
  wire \grant_r[5]_i_4__0 ;
  wire \grant_r[5]_i_4__0_0 ;
  wire \grant_r[5]_i_4__0_1 ;
  wire \grant_r[5]_i_5__0_n_0 ;
  wire \grant_r[5]_i_6_n_0 ;
  wire \grant_r[5]_i_7_n_0 ;
  wire \grant_r[5]_i_9__0__0_n_0 ;
  wire \grant_r[6]_i_10__0_n_0 ;
  wire \grant_r[6]_i_12__1_n_0 ;
  wire \grant_r[6]_i_1__0_n_0 ;
  wire \grant_r[6]_i_2__0_n_0 ;
  wire \grant_r[6]_i_3_n_0 ;
  wire \grant_r[6]_i_5_n_0 ;
  wire \grant_r[6]_i_6_n_0 ;
  wire \grant_r[6]_i_7__0_n_0 ;
  wire \grant_r[6]_i_8__0_n_0 ;
  wire \grant_r[7]_i_12__1_n_0 ;
  wire \grant_r[7]_i_13_n_0 ;
  wire \grant_r[7]_i_14__0_n_0 ;
  wire \grant_r[7]_i_15__0_n_0 ;
  wire \grant_r[7]_i_16__0_n_0 ;
  wire \grant_r[7]_i_17_n_0 ;
  wire \grant_r[7]_i_1__0_n_0 ;
  wire \grant_r[7]_i_2__0_n_0 ;
  wire \grant_r[7]_i_3__1_n_0 ;
  wire \grant_r[7]_i_4__0 ;
  wire \grant_r[7]_i_4__0_0 ;
  wire \grant_r[7]_i_4__0_1 ;
  wire \grant_r[7]_i_4__0_2 ;
  wire \grant_r[7]_i_5__0_n_0 ;
  wire \grant_r[7]_i_6__0 ;
  wire \grant_r[7]_i_7_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[4]_2 ;
  wire \grant_r_reg[4]_3 ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[6]_3 ;
  wire \grant_r_reg[6]_4 ;
  wire \grant_r_reg[6]_5 ;
  wire \grant_r_reg[7]_0 ;
  wire \grant_r_reg[7]_1 ;
  wire \grant_r_reg[7]_2 ;
  wire granted_col_ns;
  wire granted_col_r_i_3_n_0;
  wire granted_col_r_reg;
  wire [1:0]granted_col_r_reg_0;
  wire [1:0]granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire inhbt_rd;
  wire \last_master_r_reg[7]_0 ;
  wire \last_master_r_reg_n_0_[0] ;
  wire \last_master_r_reg_n_0_[1] ;
  wire \last_master_r_reg_n_0_[2] ;
  wire \last_master_r_reg_n_0_[3] ;
  wire \last_master_r_reg_n_0_[4] ;
  wire \last_master_r_reg_n_0_[5] ;
  wire \last_master_r_reg_n_0_[6] ;
  wire \last_master_r_reg_n_0_[7] ;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r_11;
  wire ofs_rdy_r_12;
  wire ofs_rdy_r_13;
  wire ofs_rdy_r_7;
  wire ofs_rdy_r_9;
  wire \order_q_r_reg[0] ;
  wire override_demand_r;
  wire p_12_in;
  wire p_12_in101_in;
  wire p_12_in23_in;
  wire p_12_in36_in;
  wire p_12_in49_in;
  wire p_12_in62_in;
  wire p_12_in75_in;
  wire p_12_in88_in;
  wire p_15_in;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire \periodic_rd_generation.read_this_rank_r_i_2_n_0 ;
  wire \periodic_rd_generation.read_this_rank_r_i_3_n_0 ;
  wire \periodic_rd_generation.read_this_rank_r_i_4_n_0 ;
  wire [2:2]\rank_mach0/rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ;
  wire [7:0]rd_this_rank_r;
  wire [1:0]rd_wr_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_15_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_16_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_17_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_18_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_24_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_25_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_26_n_0 ;
  wire [23:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [31:0]req_data_buf_addr_r;
  wire [7:0]req_periodic_rd_r;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r[0]_i_10_n_0 ;
  wire \rnk_config_strobe_r[0]_i_21_n_0 ;
  wire \rnk_config_strobe_r[0]_i_25_n_0 ;
  wire \rnk_config_strobe_r[0]_i_26_n_0 ;
  wire \rnk_config_strobe_r[0]_i_28_n_0 ;
  wire \rnk_config_strobe_r[0]_i_4_n_0 ;
  wire \rnk_config_strobe_r[0]_i_5_n_0 ;
  wire \rnk_config_strobe_r_reg[0] ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire \rnk_config_strobe_r_reg[0]_1 ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire [0:0]rts_col;
  wire \rtw_timer.rtw_cnt_ns1 ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire \rtw_timer.rtw_cnt_r[0]_i_3_n_0 ;
  wire \rtw_timer.rtw_cnt_r[0]_i_4_n_0 ;
  wire \rtw_timer.rtw_cnt_r[0]_i_6_n_0 ;
  wire \rtw_timer.rtw_cnt_r[0]_i_7_n_0 ;
  wire \rtw_timer.rtw_cnt_r[2]_i_3_n_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire \rtw_timer.rtw_cnt_r_reg[2] ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [7:0]wr_this_rank_r;
  wire \wr_this_rank_r_reg[0] ;
  wire \wtr_timer.write_this_rank ;
  wire \wtr_timer.wtr_cnt_r[2]_i_3_n_0 ;
  wire \wtr_timer.wtr_cnt_r[2]_i_4_n_0 ;
  wire \wtr_timer.wtr_cnt_r[2]_i_5_n_0 ;
  wire \wtr_timer.wtr_cnt_r[2]_i_6_n_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[2] ;

  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[15]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[15]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[15]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[0]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[15]_i_2 
       (.I0(col_addr[33]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[55]),
        .I4(col_addr[44]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[15]_i_3 
       (.I0(col_addr[0]),
        .I1(Q[0]),
        .I2(col_addr[11]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[22]),
        .O(\cmd_pipe_plus.mc_address[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[15]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[66]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[77]),
        .O(\cmd_pipe_plus.mc_address[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[16]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[16]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[16]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[1]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[16]_i_2 
       (.I0(col_addr[34]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[56]),
        .I4(col_addr[45]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[16]_i_3 
       (.I0(col_addr[1]),
        .I1(Q[0]),
        .I2(col_addr[12]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[23]),
        .O(\cmd_pipe_plus.mc_address[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[16]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[67]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[78]),
        .O(\cmd_pipe_plus.mc_address[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \cmd_pipe_plus.mc_address[17]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[17]_i_3_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[17]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[2]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[17]_i_2 
       (.I0(col_addr[35]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[57]),
        .I4(col_addr[46]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[17]_i_3 
       (.I0(Q[6]),
        .I1(col_addr[68]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[79]),
        .O(\cmd_pipe_plus.mc_address[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[17]_i_4 
       (.I0(col_addr[2]),
        .I1(Q[0]),
        .I2(col_addr[13]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[24]),
        .O(\cmd_pipe_plus.mc_address[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[18]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[18]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[18]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[3]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[18]_i_2 
       (.I0(col_addr[36]),
        .I1(Q[3]),
        .I2(col_addr[47]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[58]),
        .O(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[18]_i_3 
       (.I0(col_addr[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[25]),
        .I4(col_addr[14]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[18]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[69]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[80]),
        .O(\cmd_pipe_plus.mc_address[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[19]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[19]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[19]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[4]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[19]_i_2 
       (.I0(col_addr[37]),
        .I1(Q[3]),
        .I2(col_addr[48]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[59]),
        .O(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[19]_i_3 
       (.I0(col_addr[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[26]),
        .I4(col_addr[15]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[19]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[70]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[81]),
        .O(\cmd_pipe_plus.mc_address[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[20]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[20]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[20]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[5]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[20]_i_2 
       (.I0(col_addr[38]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[60]),
        .I4(col_addr[49]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[20]_i_3 
       (.I0(col_addr[5]),
        .I1(Q[0]),
        .I2(col_addr[16]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[27]),
        .O(\cmd_pipe_plus.mc_address[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[20]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[71]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[82]),
        .O(\cmd_pipe_plus.mc_address[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \cmd_pipe_plus.mc_address[21]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[21]_i_3_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[21]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[6]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[21]_i_2 
       (.I0(col_addr[39]),
        .I1(Q[3]),
        .I2(col_addr[50]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[61]),
        .O(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[21]_i_3 
       (.I0(Q[6]),
        .I1(col_addr[72]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[83]),
        .O(\cmd_pipe_plus.mc_address[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[21]_i_4 
       (.I0(col_addr[6]),
        .I1(Q[0]),
        .I2(col_addr[17]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[28]),
        .O(\cmd_pipe_plus.mc_address[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[22]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[22]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[22]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[7]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[22]_i_2 
       (.I0(col_addr[40]),
        .I1(Q[3]),
        .I2(col_addr[51]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[62]),
        .O(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[22]_i_3 
       (.I0(col_addr[7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[29]),
        .I4(col_addr[18]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[22]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[73]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[84]),
        .O(\cmd_pipe_plus.mc_address[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[23]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[23]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[23]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[8]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[23]_i_2 
       (.I0(col_addr[41]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[63]),
        .I4(col_addr[52]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[23]_i_3 
       (.I0(col_addr[8]),
        .I1(Q[0]),
        .I2(col_addr[19]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[30]),
        .O(\cmd_pipe_plus.mc_address[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[23]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[74]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[85]),
        .O(\cmd_pipe_plus.mc_address[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_address[24]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[24]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[24]_i_4_n_0 ),
        .O(auto_pre_r_lcl_reg[9]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[24]_i_2 
       (.I0(col_addr[42]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(col_addr[64]),
        .I4(col_addr[53]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[24]_i_3 
       (.I0(col_addr[9]),
        .I1(Q[0]),
        .I2(col_addr[20]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(col_addr[31]),
        .O(\cmd_pipe_plus.mc_address[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[24]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[75]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[86]),
        .O(\cmd_pipe_plus.mc_address[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \cmd_pipe_plus.mc_address[25]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[25]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[25]_i_5_n_0 ),
        .O(auto_pre_r_lcl_reg[10]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[25]_i_2 
       (.I0(col_addr[43]),
        .I1(Q[3]),
        .I2(col_addr[54]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(col_addr[65]),
        .O(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \cmd_pipe_plus.mc_address[25]_i_3 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_address[25]_i_4 
       (.I0(Q[6]),
        .I1(col_addr[76]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(col_addr[87]),
        .O(\cmd_pipe_plus.mc_address[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[25]_i_5 
       (.I0(col_addr[10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(col_addr[32]),
        .I4(col_addr[21]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_address[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_bank[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[3]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[3]_i_4_n_0 ),
        .O(\req_bank_r_lcl_reg[2] [0]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[3]_i_2 
       (.I0(req_bank_r[9]),
        .I1(Q[3]),
        .I2(req_bank_r[12]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(req_bank_r[15]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[3]_i_3 
       (.I0(req_bank_r[0]),
        .I1(Q[0]),
        .I2(req_bank_r[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[6]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_bank[3]_i_4 
       (.I0(Q[6]),
        .I1(req_bank_r[18]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(req_bank_r[21]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_bank[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[4]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[4]_i_4_n_0 ),
        .O(\req_bank_r_lcl_reg[2] [1]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[4]_i_2 
       (.I0(req_bank_r[10]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(req_bank_r[16]),
        .I4(req_bank_r[13]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[4]_i_3 
       (.I0(req_bank_r[1]),
        .I1(Q[0]),
        .I2(req_bank_r[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[7]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_bank[4]_i_4 
       (.I0(Q[6]),
        .I1(req_bank_r[19]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(req_bank_r[22]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \cmd_pipe_plus.mc_bank[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[5]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[5]_i_4_n_0 ),
        .O(\req_bank_r_lcl_reg[2] [2]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[5]_i_2 
       (.I0(req_bank_r[11]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(req_bank_r[17]),
        .I4(req_bank_r[14]),
        .I5(Q[4]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[5]_i_3 
       (.I0(req_bank_r[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(req_bank_r[8]),
        .I4(req_bank_r[5]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F0F8F)) 
    \cmd_pipe_plus.mc_bank[5]_i_4 
       (.I0(Q[6]),
        .I1(req_bank_r[20]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[7]),
        .I4(req_bank_r[23]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmd_pipe_plus.mc_cmd[1]_i_1 
       (.I0(\col_mux.col_rd_wr_r_reg ),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .O(granted_col_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cmd_pipe_plus.mc_data_offset[0]_i_1 
       (.I0(\col_mux.col_rd_wr_r_reg ),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(calib_rddata_offset),
        .O(granted_col_r_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \cmd_pipe_plus.mc_data_offset[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I1(\col_mux.col_rd_wr_r_reg ),
        .I2(\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .O(granted_col_r_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cmd_pipe_plus.mc_data_offset[5]_i_1 
       (.I0(\col_mux.col_rd_wr_r_reg ),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .O(granted_col_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cmd_pipe_plus.mc_data_offset_1[0]_i_1 
       (.I0(\col_mux.col_rd_wr_r_reg ),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(calib_rddata_offset_1),
        .O(granted_col_r_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \cmd_pipe_plus.mc_data_offset_1[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I1(\col_mux.col_rd_wr_r_reg ),
        .I2(O),
        .O(granted_col_r_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .O(\grant_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFB080)) 
    \cmd_pipe_plus.mc_we_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I1(Q[2]),
        .I2(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I3(\col_mux.col_rd_wr_r_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \cmd_pipe_plus.mc_we_n[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\col_mux.col_periodic_rd_r_i_4_n_0 ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA300FFFF)) 
    \cmd_pipe_plus.mc_we_n[1]_i_3 
       (.I0(\col_mux.col_rd_wr_r_reg_3 ),
        .I1(\col_mux.col_rd_wr_r_i_7_n_0 ),
        .I2(Q[5]),
        .I3(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I5(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \cmd_pipe_plus.mc_we_n[1]_i_4 
       (.I0(Q[6]),
        .I1(\col_mux.col_rd_wr_r_reg_4 ),
        .I2(\col_mux.col_rd_wr_r_reg_5 ),
        .I3(Q[7]),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCCECFCE)) 
    \col_mux.col_periodic_rd_r_i_1 
       (.I0(\col_mux.col_periodic_rd_r_i_2_n_0 ),
        .I1(\col_mux.col_periodic_rd_r_i_3_n_0 ),
        .I2(\col_mux.col_periodic_rd_r_i_4_n_0 ),
        .I3(\col_mux.col_periodic_rd_r_i_5_n_0 ),
        .I4(\col_mux.col_periodic_rd_r_i_6_n_0 ),
        .O(DIA));
  LUT6 #(
    .INIT(64'hCCCCAAF0CCCCAA00)) 
    \col_mux.col_periodic_rd_r_i_2 
       (.I0(req_periodic_rd_r[3]),
        .I1(req_periodic_rd_r[4]),
        .I2(req_periodic_rd_r[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\col_mux.col_periodic_rd_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2F3C0C0C0)) 
    \col_mux.col_periodic_rd_r_i_3 
       (.I0(req_periodic_rd_r[6]),
        .I1(Q[7]),
        .I2(req_periodic_rd_r[7]),
        .I3(req_periodic_rd_r[5]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\col_mux.col_periodic_rd_r_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \col_mux.col_periodic_rd_r_i_4 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\col_mux.col_periodic_rd_r_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \col_mux.col_periodic_rd_r_i_5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\col_mux.col_periodic_rd_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h13131013DFDFDCDF)) 
    \col_mux.col_periodic_rd_r_i_6 
       (.I0(req_periodic_rd_r[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\col_mux.col_periodic_rd_r ),
        .I4(\col_mux.col_size_r_reg ),
        .I5(req_periodic_rd_r[1]),
        .O(\col_mux.col_periodic_rd_r_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFAFAFAFA)) 
    \col_mux.col_rd_wr_r_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(\col_mux.col_rd_wr_r_i_3_n_0 ),
        .I2(\col_mux.col_rd_wr_r_i_4_n_0 ),
        .I3(col_rd_wr_r),
        .I4(\col_mux.col_rd_wr_r_i_5_n_0 ),
        .I5(\col_mux.col_rd_wr_r_i_6_n_0 ),
        .O(\col_mux.col_rd_wr_r_reg ));
  LUT6 #(
    .INIT(64'hAAAACCCCAAAAF000)) 
    \col_mux.col_rd_wr_r_i_2 
       (.I0(\col_mux.col_rd_wr_r_reg_5 ),
        .I1(\col_mux.col_rd_wr_r_reg_4 ),
        .I2(Q[5]),
        .I3(\col_mux.col_rd_wr_r_reg_3 ),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\col_mux.col_rd_wr_r_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hACA0)) 
    \col_mux.col_rd_wr_r_i_3 
       (.I0(\col_mux.col_rd_wr_r_reg_1 ),
        .I1(\col_mux.col_rd_wr_r_reg_2 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\col_mux.col_rd_wr_r_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0303030303030B00)) 
    \col_mux.col_rd_wr_r_i_4 
       (.I0(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I1(\col_mux.col_rd_wr_r_i_7_n_0 ),
        .I2(\col_mux.col_periodic_rd_r_i_4_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\col_mux.col_rd_wr_r_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \col_mux.col_rd_wr_r_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\col_mux.col_rd_wr_r_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \col_mux.col_rd_wr_r_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\col_mux.col_rd_wr_r_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    \col_mux.col_rd_wr_r_i_7 
       (.I0(rd_wr_r[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(rd_wr_r[0]),
        .O(\col_mux.col_rd_wr_r_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    \col_mux.col_size_r_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\col_mux.col_size_r_reg ),
        .I4(\col_mux.col_size_r ),
        .O(col_size));
  LUT6 #(
    .INIT(64'h5555555100000000)) 
    \data_valid_2_1.offset_r[0]_i_1 
       (.I0(\col_mux.col_size_r_reg ),
        .I1(\col_mux.col_rd_wr_r_i_6_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\col_mux.col_size_r ),
        .I5(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .O(offset_ns0));
  LUT6 #(
    .INIT(64'h0000000001550000)) 
    \grant_r[0]_i_1__0 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[4]_i_2__0_n_0 ),
        .I2(rnk_config_valid_r_lcl_reg_0),
        .I3(\grant_r[4]_i_3__1_n_0 ),
        .I4(\grant_r[4]_i_4_n_0 ),
        .I5(\grant_r[0]_i_2_n_0 ),
        .O(\grant_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBABBBBB)) 
    \grant_r[0]_i_2 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I1(\grant_r[0]_i_3_n_0 ),
        .I2(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I3(\order_q_r_reg[0] ),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I5(\grant_r_reg[3]_1 ),
        .O(\grant_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051505155)) 
    \grant_r[0]_i_3 
       (.I0(p_12_in62_in),
        .I1(Q[3]),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I4(\last_master_r_reg_n_0_[3] ),
        .I5(\grant_r[4]_i_3__1_n_0 ),
        .O(\grant_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000111)) 
    \grant_r[1]_i_1__0 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[5]_i_3__0_n_0 ),
        .I2(p_12_in49_in),
        .I3(\grant_r_reg[1]_1 ),
        .I4(\grant_r[1]_i_2_n_0 ),
        .I5(\grant_r[1]_i_3_n_0 ),
        .O(\grant_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDFDDDFDDDFD)) 
    \grant_r[1]_i_2 
       (.I0(rts_col),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I2(\grant_r[6]_i_12__1_n_0 ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(p_12_in),
        .I5(\grant_r_reg[3]_1 ),
        .O(\grant_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF0000DFFFDFFF)) 
    \grant_r[1]_i_3 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I1(\grant_r_reg[3]_1 ),
        .I2(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(\grant_r[1]_i_4__0_n_0 ),
        .I5(\grant_r[5]_i_7_n_0 ),
        .O(\grant_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FA00CF00CA)) 
    \grant_r[1]_i_4__0 
       (.I0(\last_master_r_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[1] ),
        .I5(Q[1]),
        .O(\grant_r[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    \grant_r[2]_i_1__0 
       (.I0(\grant_r[6]_i_2__0_n_0 ),
        .I1(\grant_r[6]_i_3_n_0 ),
        .I2(\grant_r[2]_i_2__0_n_0 ),
        .I3(\grant_r[6]_i_5_n_0 ),
        .I4(\rnk_config_strobe_r[0]_i_4_n_0 ),
        .I5(\grant_r[2]_i_3__1_n_0 ),
        .O(\grant_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \grant_r[2]_i_2__0 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I1(\grant_r_reg[2]_0 ),
        .I2(\grant_r_reg[2]_1 ),
        .I3(Q[2]),
        .I4(\grant_r[2]_i_5__0_n_0 ),
        .I5(\grant_r_reg[2]_2 ),
        .O(\grant_r[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \grant_r[2]_i_3__1 
       (.I0(Q[2]),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[2] ),
        .I4(\grant_r[3]_i_4__0__0_n_0 ),
        .O(\grant_r[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \grant_r[2]_i_5__0 
       (.I0(inhbt_rd),
        .I1(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I2(\rtw_timer.rtw_cnt_r_reg[0] ),
        .I3(\col_mux.col_rd_wr_r_reg_0 ),
        .I4(\rtw_timer.rtw_cnt_r [1]),
        .I5(\rank_mach0/rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ),
        .O(\grant_r[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0005050500040004)) 
    \grant_r[3]_i_1__0 
       (.I0(\grant_r[7]_i_2__0_n_0 ),
        .I1(\grant_r[7]_i_3__1_n_0 ),
        .I2(\grant_r[3]_i_2__0_n_0 ),
        .I3(\grant_r[3]_i_3__1_n_0 ),
        .I4(\grant_r_reg[3]_1 ),
        .I5(\grant_r_reg[3]_2 ),
        .O(\grant_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \grant_r[3]_i_2__0 
       (.I0(\grant_r_reg[6]_4 ),
        .I1(\grant_r_reg[6]_5 ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I3(\grant_r[2]_i_2__0_n_0 ),
        .I4(\grant_r[4]_i_3__1_n_0 ),
        .I5(\grant_r[4]_i_2__0_n_0 ),
        .O(\grant_r[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'hFFFF0B08)) 
    \grant_r[3]_i_3__1 
       (.I0(Q[6]),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[6] ),
        .I4(\grant_r[3]_i_4__0__0_n_0 ),
        .O(\grant_r[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAFAEAA)) 
    \grant_r[3]_i_4__0__0 
       (.I0(p_12_in101_in),
        .I1(Q[3]),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I4(\last_master_r_reg_n_0_[3] ),
        .I5(p_12_in88_in),
        .O(\grant_r[3]_i_4__0__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \grant_r[4]_i_10 
       (.I0(\grant_r_reg[4]_2 ),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(\bank_cntrl[1].bank0/bank_state0/allow_rw__0 ),
        .I3(Q[1]),
        .I4(\grant_r[4]_i_5_0 ),
        .I5(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .O(\grant_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5510)) 
    \grant_r[4]_i_11 
       (.I0(\grant_r_reg[4]_1 ),
        .I1(\rtw_timer.rtw_cnt_r[2]_i_3_n_0 ),
        .I2(col_rd_wr_r),
        .I3(\rtw_timer.rtw_cnt_r[0]_i_3_n_0 ),
        .I4(\grant_r[4]_i_7_0 ),
        .I5(\col_mux.col_size_r_reg ),
        .O(\rank_mach0/rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ));
  LUT6 #(
    .INIT(64'h0000000001550000)) 
    \grant_r[4]_i_1__0 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[4]_i_2__0_n_0 ),
        .I2(rnk_config_valid_r_lcl_reg_0),
        .I3(\grant_r[4]_i_3__1_n_0 ),
        .I4(\grant_r[4]_i_4_n_0 ),
        .I5(\grant_r[4]_i_5_n_0 ),
        .O(\grant_r[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \grant_r[4]_i_2__0 
       (.I0(p_12_in36_in),
        .I1(\grant_r_reg[4]_2 ),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(\bank_cntrl[1].bank0/bank_state0/allow_rw__0 ),
        .I4(\grant_r_reg[4]_3 ),
        .I5(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .O(\grant_r[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FCFF0000FCAA)) 
    \grant_r[4]_i_3__1 
       (.I0(\last_master_r_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(\last_master_r_reg_n_0_[0] ),
        .O(\grant_r[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00880FFF)) 
    \grant_r[4]_i_4 
       (.I0(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I2(p_12_in),
        .I3(\grant_r_reg[3]_1 ),
        .I4(p_12_in88_in),
        .O(\grant_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDDDDD)) 
    \grant_r[4]_i_5 
       (.I0(\order_q_r_reg[0] ),
        .I1(\grant_r[4]_i_9_n_0 ),
        .I2(\grant_r[4]_i_10_n_0 ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(\grant_r[7]_i_12__1_n_0 ),
        .I5(\grant_r[2]_i_2__0_n_0 ),
        .O(\grant_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444474747)) 
    \grant_r[4]_i_7 
       (.I0(inhbt_rd),
        .I1(\col_mux.col_rd_wr_r_reg_1 ),
        .I2(\rank_mach0/rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ),
        .I3(\rtw_timer.rtw_cnt_r [1]),
        .I4(\col_mux.col_rd_wr_r_reg_0 ),
        .I5(\rtw_timer.rtw_cnt_r_reg[0] ),
        .O(\bank_cntrl[1].bank0/bank_state0/allow_rw__0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFFEEFEEEEE)) 
    \grant_r[4]_i_9 
       (.I0(p_12_in88_in),
        .I1(\grant_r[6]_i_12__1_n_0 ),
        .I2(Q[5]),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I5(\last_master_r_reg_n_0_[5] ),
        .O(\grant_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000111)) 
    \grant_r[5]_i_1__0 
       (.I0(\grant_r[5]_i_2_n_0 ),
        .I1(\grant_r[5]_i_3__0_n_0 ),
        .I2(p_12_in49_in),
        .I3(\grant_r_reg[1]_1 ),
        .I4(\grant_r[5]_i_5__0_n_0 ),
        .I5(\grant_r[5]_i_6_n_0 ),
        .O(\grant_r[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF4FF4444)) 
    \grant_r[5]_i_2 
       (.I0(\grant_r[7]_i_12__1_n_0 ),
        .I1(p_12_in62_in),
        .I2(\grant_r_reg[3]_1 ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I4(p_12_in101_in),
        .O(\grant_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \grant_r[5]_i_3__0 
       (.I0(\grant_r[5]_i_7_n_0 ),
        .I1(\order_q_r_reg[0] ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(p_12_in101_in),
        .O(\grant_r[5]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \grant_r[5]_i_5__0 
       (.I0(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I1(\grant_r[6]_i_12__1_n_0 ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(p_12_in),
        .I4(\grant_r_reg[3]_1 ),
        .O(\grant_r[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA2AAA2A)) 
    \grant_r[5]_i_6 
       (.I0(\grant_r[5]_i_9__0__0_n_0 ),
        .I1(\grant_r[2]_i_2__0_n_0 ),
        .I2(\grant_r[7]_i_12__1_n_0 ),
        .I3(\order_q_r_reg[0] ),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I5(rts_col),
        .O(\grant_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0300FFFF0355)) 
    \grant_r[5]_i_7 
       (.I0(\last_master_r_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(\last_master_r_reg_n_0_[2] ),
        .O(\grant_r[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0B08)) 
    \grant_r[5]_i_9__0__0 
       (.I0(Q[0]),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[0] ),
        .I4(\grant_r[6]_i_12__1_n_0 ),
        .I5(p_12_in101_in),
        .O(\grant_r[5]_i_9__0__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \grant_r[6]_i_10__0 
       (.I0(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I1(ofs_rdy_r_11),
        .I2(Q[6]),
        .O(\grant_r[6]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFAAFC)) 
    \grant_r[6]_i_12__1 
       (.I0(Q[6]),
        .I1(\last_master_r_reg_n_0_[6] ),
        .I2(\last_master_r_reg_n_0_[7] ),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(Q[7]),
        .O(\grant_r[6]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000400000004)) 
    \grant_r[6]_i_1__0 
       (.I0(\grant_r[6]_i_2__0_n_0 ),
        .I1(\grant_r[6]_i_3_n_0 ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I3(\grant_r[6]_i_5_n_0 ),
        .I4(\grant_r[6]_i_6_n_0 ),
        .I5(\grant_r[6]_i_7__0_n_0 ),
        .O(\grant_r[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD0F0)) 
    \grant_r[6]_i_2__0 
       (.I0(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I1(\order_q_r_reg[0] ),
        .I2(p_12_in62_in),
        .I3(\grant_r[7]_i_12__1_n_0 ),
        .I4(\grant_r[4]_i_2__0_n_0 ),
        .O(\grant_r[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0CDD)) 
    \grant_r[6]_i_3 
       (.I0(p_12_in88_in),
        .I1(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I2(\order_q_r_reg[0] ),
        .I3(p_12_in75_in),
        .O(\grant_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \grant_r[6]_i_4__0 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I1(\grant_r_reg[6]_1 ),
        .I2(\grant_r[6]_i_8__0_n_0 ),
        .I3(\grant_r_reg[6]_2 ),
        .I4(\grant_r[6]_i_10__0_n_0 ),
        .I5(\grant_r_reg[6]_3 ),
        .O(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h80AAAAAA80AA80AA)) 
    \grant_r[6]_i_5 
       (.I0(\grant_r[6]_i_12__1_n_0 ),
        .I1(p_12_in),
        .I2(\grant_r_reg[3]_1 ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I5(rts_col),
        .O(\grant_r[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDFDFFFFFFFF)) 
    \grant_r[6]_i_6 
       (.I0(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I1(\order_q_r_reg[0] ),
        .I2(\grant_r_reg[6]_4 ),
        .I3(\grant_r_reg[6]_5 ),
        .I4(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I5(\grant_r[2]_i_2__0_n_0 ),
        .O(\grant_r[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[6]_i_7__0 
       (.I0(\grant_r[4]_i_3__1_n_0 ),
        .I1(\grant_r[6]_i_12__1_n_0 ),
        .O(\grant_r[6]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h000000FD)) 
    \grant_r[6]_i_8__0 
       (.I0(\grant_r[7]_i_14__0_n_0 ),
        .I1(\rtw_timer.rtw_cnt_r [1]),
        .I2(\rtw_timer.rtw_cnt_r [2]),
        .I3(\grant_r[7]_i_6__0 ),
        .I4(\col_mux.col_rd_wr_r_reg_4 ),
        .O(\grant_r[6]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \grant_r[7]_i_10__0 
       (.I0(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I1(ofs_rdy_r_12),
        .I2(Q[7]),
        .O(granted_col_r_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \grant_r[7]_i_12__1 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I1(\grant_r[5]_i_2_0 ),
        .I2(\grant_r[5]_i_2_1 ),
        .I3(Q[3]),
        .I4(\grant_r[7]_i_15__0_n_0 ),
        .I5(\grant_r_reg[6]_4 ),
        .O(\grant_r[7]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000010D)) 
    \grant_r[7]_i_13 
       (.I0(\last_master_r_reg_n_0_[7] ),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(Q[7]),
        .I4(\grant_r[4]_i_3__1_n_0 ),
        .I5(p_12_in62_in),
        .O(\grant_r[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFAAEFEF)) 
    \grant_r[7]_i_14__0 
       (.I0(\grant_r_reg[4]_1 ),
        .I1(\rtw_timer.rtw_cnt_r[2]_i_3_n_0 ),
        .I2(col_rd_wr_r),
        .I3(\grant_r[7]_i_16__0_n_0 ),
        .I4(\rtw_timer.rtw_cnt_r[0]_i_6_n_0 ),
        .I5(\grant_r[7]_i_17_n_0 ),
        .O(\grant_r[7]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \grant_r[7]_i_15__0 
       (.I0(inhbt_rd),
        .I1(rd_wr_r[0]),
        .I2(\rtw_timer.rtw_cnt_r_reg[0] ),
        .I3(\col_mux.col_rd_wr_r_reg_0 ),
        .I4(\rtw_timer.rtw_cnt_r [1]),
        .I5(\rank_mach0/rank_cntrl[0].rank_cntrl0/rtw_timer.rtw_cnt_ns ),
        .O(\grant_r[7]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    \grant_r[7]_i_16__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\grant_r[7]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAEEAAAAAAAAAA)) 
    \grant_r[7]_i_17 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(\col_mux.col_rd_wr_r_reg_1 ),
        .I2(\col_mux.col_rd_wr_r_reg_2 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\col_mux.col_rd_wr_r_i_6_n_0 ),
        .O(\grant_r[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000540000)) 
    \grant_r[7]_i_1__0 
       (.I0(\grant_r[7]_i_2__0_n_0 ),
        .I1(\grant_r[7]_i_3__1_n_0 ),
        .I2(\grant_r_reg[3]_2 ),
        .I3(\grant_r[7]_i_5__0_n_0 ),
        .I4(\grant_r_reg[3]_1 ),
        .I5(\grant_r[7]_i_7_n_0 ),
        .O(\grant_r[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF555FFFFF454F4F4)) 
    \grant_r[7]_i_2__0 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I1(p_12_in101_in),
        .I2(p_12_in75_in),
        .I3(\order_q_r_reg[0] ),
        .I4(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I5(p_12_in88_in),
        .O(\grant_r[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h1013)) 
    \grant_r[7]_i_3__1 
       (.I0(Q[7]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(\last_master_r_reg_n_0_[7] ),
        .O(\grant_r[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEEEA)) 
    \grant_r[7]_i_5__0 
       (.I0(\grant_r[4]_i_2__0_n_0 ),
        .I1(\grant_r[4]_i_3__1_n_0 ),
        .I2(\grant_r_reg[7]_1 ),
        .I3(override_demand_r),
        .I4(\grant_r_reg[7]_2 ),
        .I5(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .O(\grant_r[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \grant_r[7]_i_7 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I1(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I2(\order_q_r_reg[0] ),
        .I3(\grant_r[7]_i_12__1_n_0 ),
        .I4(\grant_r[7]_i_13_n_0 ),
        .O(\grant_r[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000000FD)) 
    \grant_r[7]_i_8 
       (.I0(\grant_r[7]_i_14__0_n_0 ),
        .I1(\rtw_timer.rtw_cnt_r [1]),
        .I2(\rtw_timer.rtw_cnt_r [2]),
        .I3(\grant_r[7]_i_6__0 ),
        .I4(\col_mux.col_rd_wr_r_reg_5 ),
        .O(\rtw_timer.rtw_cnt_r_reg[1] ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \grant_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \grant_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \grant_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \grant_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    granted_col_r_i_1
       (.I0(rnk_config_valid_r_lcl_reg_0),
        .I1(\rnk_config_strobe_r[0]_i_5_n_0 ),
        .I2(rnk_config_valid_r_lcl_reg_1),
        .I3(granted_col_r_i_3_n_0),
        .O(granted_col_ns));
  LUT6 #(
    .INIT(64'h5555555555557555)) 
    granted_col_r_i_3
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I2(ofs_rdy_r_13),
        .I3(p_15_in),
        .I4(Q[1]),
        .I5(granted_col_r_reg_5),
        .O(granted_col_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[0]_i_1__1 
       (.I0(\last_master_r_reg_n_0_[0] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[0]),
        .O(p_12_in36_in));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \last_master_r[1]_i_1__1 
       (.I0(Q[1]),
        .I1(\last_master_r_reg_n_0_[1] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .O(p_12_in49_in));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[2]_i_1__1 
       (.I0(\last_master_r_reg_n_0_[2] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[2]),
        .O(p_12_in62_in));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \last_master_r[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(\last_master_r_reg_n_0_[3] ),
        .O(p_12_in75_in));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \last_master_r[4]_i_1__1 
       (.I0(Q[4]),
        .I1(\last_master_r_reg_n_0_[4] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .O(p_12_in88_in));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \last_master_r[5]_i_1__1 
       (.I0(Q[5]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(\last_master_r_reg_n_0_[5] ),
        .O(p_12_in101_in));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[6]_i_1__1 
       (.I0(\last_master_r_reg_n_0_[6] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I3(Q[6]),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'hFEF2)) 
    \last_master_r[7]_i_1__1 
       (.I0(\last_master_r_reg_n_0_[7] ),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(Q[7]),
        .O(p_12_in23_in));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in36_in),
        .Q(\last_master_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in49_in),
        .Q(\last_master_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in62_in),
        .Q(\last_master_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in75_in),
        .Q(\last_master_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_master_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in88_in),
        .Q(\last_master_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_master_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in101_in),
        .Q(\last_master_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \last_master_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in),
        .Q(\last_master_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_master_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in23_in),
        .Q(\last_master_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mc_aux_out_r[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I1(\col_mux.col_rd_wr_r_reg ),
        .O(granted_col_r_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    override_demand_r_i_1
       (.I0(\genblk3[3].rnk_config_strobe_r_reg ),
        .I1(\genblk3[4].rnk_config_strobe_r_reg ),
        .I2(\genblk3[2].rnk_config_strobe_r_reg ),
        .I3(\rnk_config_strobe_r_reg[0]_1 ),
        .I4(\genblk3[5].rnk_config_strobe_r_reg ),
        .I5(\genblk3[1].rnk_config_strobe_r_reg ),
        .O(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_2 
       (.I0(\periodic_rd_generation.read_this_rank ),
        .I1(\periodic_rd_generation.read_this_rank_r1 ),
        .O(\periodic_rd_generation.read_this_rank_r1_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \periodic_rd_generation.read_this_rank_r_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I1(rd_this_rank_r[0]),
        .I2(Q[0]),
        .I3(rd_this_rank_r[7]),
        .I4(Q[7]),
        .I5(\periodic_rd_generation.read_this_rank_r_i_3_n_0 ),
        .O(\periodic_rd_generation.read_this_rank ));
  LUT4 #(
    .INIT(16'hF888)) 
    \periodic_rd_generation.read_this_rank_r_i_2 
       (.I0(rd_this_rank_r[6]),
        .I1(Q[6]),
        .I2(rd_this_rank_r[5]),
        .I3(Q[5]),
        .O(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \periodic_rd_generation.read_this_rank_r_i_3 
       (.I0(Q[3]),
        .I1(rd_this_rank_r[3]),
        .I2(Q[4]),
        .I3(rd_this_rank_r[4]),
        .I4(\periodic_rd_generation.read_this_rank_r_i_4_n_0 ),
        .O(\periodic_rd_generation.read_this_rank_r_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \periodic_rd_generation.read_this_rank_r_i_4 
       (.I0(rd_this_rank_r[2]),
        .I1(Q[2]),
        .I2(rd_this_rank_r[1]),
        .I3(Q[1]),
        .O(\periodic_rd_generation.read_this_rank_r_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[2]_i_6__2 
       (.I0(Q[3]),
        .I1(rd_wr_r[0]),
        .O(\grant_r_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[2]_i_6__3 
       (.I0(Q[4]),
        .I1(rd_wr_r[1]),
        .O(\grant_r_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[2]_i_7__5 
       (.I0(Q[1]),
        .I1(\col_mux.col_rd_wr_r_reg_1 ),
        .O(\grant_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[2]_i_8__5 
       (.I0(Q[7]),
        .I1(\col_mux.col_rd_wr_r_reg_5 ),
        .O(\grant_r_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[2]_i_9__2 
       (.I0(Q[6]),
        .I1(\col_mux.col_rd_wr_r_reg_4 ),
        .O(\grant_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_1 
       (.I0(req_data_buf_addr_r[31]),
        .I1(Q[7]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ),
        .I3(req_data_buf_addr_r[23]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ),
        .O(col_data_buf_addr[3]));
  LUT4 #(
    .INIT(16'hF444)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_10 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ),
        .I1(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .I2(req_data_buf_addr_r[27]),
        .I3(Q[6]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_11 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA00A2A2AA008080)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_12 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ),
        .I1(Q[0]),
        .I2(req_data_buf_addr_r[3]),
        .I3(req_data_buf_addr_r[7]),
        .I4(Q[1]),
        .I5(D[3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_13 
       (.I0(req_data_buf_addr_r[26]),
        .I1(Q[6]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_24_n_0 ),
        .I3(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A008AAA800080)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_14 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ),
        .I1(req_data_buf_addr_r[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(req_data_buf_addr_r[6]),
        .I5(D[2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_15 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_25_n_0 ),
        .I1(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .I2(req_data_buf_addr_r[25]),
        .I3(Q[6]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAA00A8A8AA000808)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_16 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ),
        .I1(D[1]),
        .I2(Q[0]),
        .I3(req_data_buf_addr_r[5]),
        .I4(Q[1]),
        .I5(req_data_buf_addr_r[1]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_17 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_26_n_0 ),
        .I1(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ),
        .I2(req_data_buf_addr_r[24]),
        .I3(Q[6]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAA00A2A2AA008080)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_18 
       (.I0(\read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ),
        .I1(Q[0]),
        .I2(req_data_buf_addr_r[0]),
        .I3(req_data_buf_addr_r[4]),
        .I4(Q[1]),
        .I5(D[0]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_2 
       (.I0(req_data_buf_addr_r[30]),
        .I1(Q[7]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ),
        .I3(req_data_buf_addr_r[22]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ),
        .O(col_data_buf_addr[2]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_21 
       (.I0(req_data_buf_addr_r[11]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(req_data_buf_addr_r[19]),
        .I4(req_data_buf_addr_r[15]),
        .I5(Q[3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_22 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_23 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCAAF0CCCCAA00)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_24 
       (.I0(req_data_buf_addr_r[14]),
        .I1(req_data_buf_addr_r[18]),
        .I2(req_data_buf_addr_r[10]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_25 
       (.I0(req_data_buf_addr_r[9]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(req_data_buf_addr_r[17]),
        .I4(req_data_buf_addr_r[13]),
        .I5(Q[3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_26 
       (.I0(req_data_buf_addr_r[8]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(req_data_buf_addr_r[16]),
        .I4(req_data_buf_addr_r[12]),
        .I5(Q[3]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_3 
       (.I0(req_data_buf_addr_r[29]),
        .I1(Q[7]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_15_n_0 ),
        .I3(req_data_buf_addr_r[21]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_16_n_0 ),
        .O(col_data_buf_addr[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_4 
       (.I0(req_data_buf_addr_r[28]),
        .I1(Q[7]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_17_n_0 ),
        .I3(req_data_buf_addr_r[20]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .I5(\read_fifo.fifo_ram[0].RAM32M0_i_18_n_0 ),
        .O(col_data_buf_addr[0]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAAAA)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_1 
       (.I0(offset_r),
        .I1(\col_mux.col_size_r ),
        .I2(\col_mux.col_size_r_reg ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\col_mux.col_rd_wr_r_i_6_n_0 ),
        .O(DIC));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \rnk_config_strobe_r[0]_i_1 
       (.I0(\rnk_config_strobe_r_reg[0] ),
        .I1(\rnk_config_strobe_r_reg[0]_0 ),
        .I2(\rnk_config_strobe_r_reg[0]_1 ),
        .I3(\rnk_config_strobe_r[0]_i_4_n_0 ),
        .I4(\rnk_config_strobe_r[0]_i_5_n_0 ),
        .I5(rnk_config_valid_r_lcl_reg_0),
        .O(rnk_config_strobe_ns));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \rnk_config_strobe_r[0]_i_10 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I1(\grant_r[0]_i_2_0 ),
        .I2(\grant_r[0]_i_2_1 ),
        .I3(\grant_r[0]_i_2_2 ),
        .I4(\rnk_config_strobe_r[0]_i_25_n_0 ),
        .I5(\grant_r[7]_i_4__0 ),
        .O(\rnk_config_strobe_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \rnk_config_strobe_r[0]_i_11 
       (.I0(\grant_r[5]_i_4__0 ),
        .I1(\rnk_config_strobe_r[0]_i_26_n_0 ),
        .I2(\grant_r[5]_i_4__0_0 ),
        .I3(\rnk_config_strobe_r[0]_i_28_n_0 ),
        .I4(\grant_r[5]_i_4__0_1 ),
        .I5(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .O(\order_q_r_reg[0] ));
  LUT5 #(
    .INIT(32'h000000FD)) 
    \rnk_config_strobe_r[0]_i_21 
       (.I0(\grant_r[7]_i_14__0_n_0 ),
        .I1(\rtw_timer.rtw_cnt_r [1]),
        .I2(\rtw_timer.rtw_cnt_r [2]),
        .I3(\grant_r[7]_i_6__0 ),
        .I4(\col_mux.col_rd_wr_r_reg_2 ),
        .O(\rnk_config_strobe_r[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h000000FD)) 
    \rnk_config_strobe_r[0]_i_25 
       (.I0(\grant_r[7]_i_14__0_n_0 ),
        .I1(\rtw_timer.rtw_cnt_r [1]),
        .I2(\rtw_timer.rtw_cnt_r [2]),
        .I3(\grant_r[7]_i_6__0 ),
        .I4(\col_mux.col_rd_wr_r_reg_3 ),
        .O(\rnk_config_strobe_r[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000000FD)) 
    \rnk_config_strobe_r[0]_i_26 
       (.I0(\grant_r[7]_i_14__0_n_0 ),
        .I1(\rtw_timer.rtw_cnt_r [1]),
        .I2(\rtw_timer.rtw_cnt_r [2]),
        .I3(\grant_r[7]_i_6__0 ),
        .I4(rd_wr_r[1]),
        .O(\rnk_config_strobe_r[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \rnk_config_strobe_r[0]_i_28 
       (.I0(ofs_rdy_r_7),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(Q[4]),
        .O(\rnk_config_strobe_r[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rnk_config_strobe_r[0]_i_31 
       (.I0(Q[0]),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(ofs_rdy_r),
        .O(\grant_r_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rnk_config_strobe_r[0]_i_32 
       (.I0(Q[5]),
        .I1(\cmd_pipe_plus.mc_data_offset_1_reg[0] ),
        .I2(ofs_rdy_r_9),
        .O(\grant_r_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFFF2FFF)) 
    \rnk_config_strobe_r[0]_i_4 
       (.I0(rts_col),
        .I1(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I2(\genblk3[3].rnk_config_strobe_r_reg[3] ),
        .I3(\genblk3[3].rnk_config_strobe_r_reg[3]_0 ),
        .I4(\grant_r_reg[3]_1 ),
        .O(\rnk_config_strobe_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rnk_config_strobe_r[0]_i_5 
       (.I0(\rnk_config_strobe_r[0]_i_10_n_0 ),
        .I1(\order_q_r_reg[0] ),
        .O(\rnk_config_strobe_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \rnk_config_strobe_r[0]_i_9 
       (.I0(\genblk3[3].rnk_config_strobe_r_reg[3]_1 ),
        .I1(\grant_r[7]_i_4__0_0 ),
        .I2(\grant_r[7]_i_4__0_1 ),
        .I3(\grant_r[7]_i_4__0_2 ),
        .I4(\rnk_config_strobe_r[0]_i_21_n_0 ),
        .I5(\grant_r[7]_i_4__0 ),
        .O(\genblk3[3].rnk_config_strobe_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    rnk_config_valid_r_lcl_i_1
       (.I0(rnk_config_valid_r),
        .I1(rnk_config_valid_r_lcl_reg_0),
        .I2(\rnk_config_strobe_r[0]_i_5_n_0 ),
        .I3(rnk_config_valid_r_lcl_reg_1),
        .I4(granted_col_r_i_3_n_0),
        .I5(rnk_config_valid_r_lcl_reg_2),
        .O(rnk_config_valid_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000066660600)) 
    \rtw_timer.rtw_cnt_r[0]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r [0]),
        .I1(\rtw_timer.rtw_cnt_ns1 ),
        .I2(\rtw_timer.rtw_cnt_r[0]_i_3_n_0 ),
        .I3(\rtw_timer.rtw_cnt_r[0]_i_4_n_0 ),
        .I4(\grant_r_reg[4]_1 ),
        .I5(\col_mux.col_size_r_reg ),
        .O(\rtw_timer.rtw_cnt_r_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF3202)) 
    \rtw_timer.rtw_cnt_r[0]_i_3 
       (.I0(\rtw_timer.rtw_cnt_r[0]_i_6_n_0 ),
        .I1(\col_mux.col_periodic_rd_r_i_4_n_0 ),
        .I2(\col_mux.col_periodic_rd_r_i_5_n_0 ),
        .I3(\col_mux.col_rd_wr_r_i_3_n_0 ),
        .I4(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .O(\rtw_timer.rtw_cnt_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \rtw_timer.rtw_cnt_r[0]_i_4 
       (.I0(\col_mux.col_rd_wr_r_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(col_rd_wr_r),
        .O(\rtw_timer.rtw_cnt_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rtw_timer.rtw_cnt_r[0]_i_5 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\rtw_timer.rtw_cnt_r[0]_i_7_n_0 ),
        .O(\grant_r_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hCCCCAAF0CCCCAA00)) 
    \rtw_timer.rtw_cnt_r[0]_i_6 
       (.I0(rd_wr_r[0]),
        .I1(rd_wr_r[1]),
        .I2(\cmd_pipe_plus.mc_we_n_reg[1] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\rtw_timer.rtw_cnt_r[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rtw_timer.rtw_cnt_r[0]_i_7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\rtw_timer.rtw_cnt_r[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF51)) 
    \rtw_timer.rtw_cnt_r[1]_i_2 
       (.I0(\rtw_timer.rtw_cnt_r[0]_i_3_n_0 ),
        .I1(col_rd_wr_r),
        .I2(\rtw_timer.rtw_cnt_r[2]_i_3_n_0 ),
        .I3(\grant_r_reg[4]_1 ),
        .I4(\col_mux.col_size_r_reg ),
        .O(\col_mux.col_rd_wr_r_reg_0 ));
  LUT6 #(
    .INIT(64'h99999999F9F9FFF9)) 
    \rtw_timer.rtw_cnt_r[2]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r [2]),
        .I1(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I2(\rtw_timer.rtw_cnt_r[0]_i_3_n_0 ),
        .I3(col_rd_wr_r),
        .I4(\rtw_timer.rtw_cnt_r[2]_i_3_n_0 ),
        .I5(\grant_r_reg[4]_1 ),
        .O(\rtw_timer.rtw_cnt_r_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \rtw_timer.rtw_cnt_r[2]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\col_mux.col_periodic_rd_r_i_5_n_0 ),
        .O(\rtw_timer.rtw_cnt_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wtr_timer.wtr_cnt_r[0]_i_2 
       (.I0(\wtr_timer.wtr_cnt_r[2]_i_6_n_0 ),
        .I1(\wtr_timer.wtr_cnt_r[2]_i_5_n_0 ),
        .I2(\wtr_timer.wtr_cnt_r[2]_i_4_n_0 ),
        .I3(\wtr_timer.wtr_cnt_r[2]_i_3_n_0 ),
        .O(\wtr_timer.write_this_rank ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \wtr_timer.wtr_cnt_r[2]_i_2 
       (.I0(\wtr_timer.wtr_cnt_r[2]_i_3_n_0 ),
        .I1(\wtr_timer.wtr_cnt_r[2]_i_4_n_0 ),
        .I2(\wtr_timer.wtr_cnt_r[2]_i_5_n_0 ),
        .I3(\wtr_timer.wtr_cnt_r[2]_i_6_n_0 ),
        .I4(\wtr_timer.wtr_cnt_r_reg[2] ),
        .O(\wr_this_rank_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[2]_i_3 
       (.I0(wr_this_rank_r[4]),
        .I1(Q[4]),
        .I2(wr_this_rank_r[3]),
        .I3(Q[3]),
        .O(\wtr_timer.wtr_cnt_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[2]_i_4 
       (.I0(wr_this_rank_r[2]),
        .I1(Q[2]),
        .I2(wr_this_rank_r[1]),
        .I3(Q[1]),
        .O(\wtr_timer.wtr_cnt_r[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[2]_i_5 
       (.I0(wr_this_rank_r[0]),
        .I1(Q[0]),
        .I2(wr_this_rank_r[7]),
        .I3(Q[7]),
        .O(\wtr_timer.wtr_cnt_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[2]_i_6 
       (.I0(wr_this_rank_r[6]),
        .I1(Q[6]),
        .I2(wr_this_rank_r[5]),
        .I3(Q[5]),
        .O(\wtr_timer.wtr_cnt_r[2]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module DDR3LController_mig_7series_v4_2_round_robin_arb__parameterized1_7
   (rnk_config_valid_r_lcl_reg,
    rnk_config_0,
    ofs_rdy_r_reg,
    ofs_rdy_r_reg_0,
    rd_wr_r_lcl_reg,
    \grant_r_reg[3]_0 ,
    \last_master_r_reg[0]_0 ,
    rtc,
    \grant_r_reg[4]_0 ,
    rnk_config_valid_r,
    demand_priority_r,
    \grant_r[6]_i_2_0 ,
    \grant_r[6]_i_2_1 ,
    \grant_r[6]_i_2_2 ,
    ofs_rdy_r_3,
    \rnk_config_strobe_r[0]_i_12 ,
    ofs_rdy_r_6,
    inhbt_rd,
    rd_wr_r,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[6]_0 ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[4]_1 ,
    \grant_r_reg[3]_1 ,
    rnk_config_r,
    \last_master_r_reg[7]_0 ,
    CLK);
  output rnk_config_valid_r_lcl_reg;
  output rnk_config_0;
  output ofs_rdy_r_reg;
  output ofs_rdy_r_reg_0;
  output rd_wr_r_lcl_reg;
  input \grant_r_reg[3]_0 ;
  input \last_master_r_reg[0]_0 ;
  input [7:0]rtc;
  input \grant_r_reg[4]_0 ;
  input rnk_config_valid_r;
  input demand_priority_r;
  input \grant_r[6]_i_2_0 ;
  input \grant_r[6]_i_2_1 ;
  input \grant_r[6]_i_2_2 ;
  input ofs_rdy_r_3;
  input \rnk_config_strobe_r[0]_i_12 ;
  input ofs_rdy_r_6;
  input inhbt_rd;
  input [0:0]rd_wr_r;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[6]_0 ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[4]_1 ;
  input \grant_r_reg[3]_1 ;
  input rnk_config_r;
  input \last_master_r_reg[7]_0 ;
  input CLK;

  wire CLK;
  wire demand_priority_r;
  wire [7:0]grant_config_r;
  wire \grant_r[0]_i_1_n_0 ;
  wire \grant_r[0]_i_2__0_n_0 ;
  wire \grant_r[1]_i_1_n_0 ;
  wire \grant_r[1]_i_2__1_n_0 ;
  wire \grant_r[2]_i_1_n_0 ;
  wire \grant_r[2]_i_5__1_n_0 ;
  wire \grant_r[2]_i_7__0_n_0 ;
  wire \grant_r[3]_i_1_n_0 ;
  wire \grant_r[3]_i_2_n_0 ;
  wire \grant_r[4]_i_1_n_0 ;
  wire \grant_r[4]_i_2_n_0 ;
  wire \grant_r[4]_i_3_n_0 ;
  wire \grant_r[4]_i_4__0_n_0 ;
  wire \grant_r[4]_i_6_n_0 ;
  wire \grant_r[5]_i_11__0_n_0 ;
  wire \grant_r[5]_i_13__0_n_0 ;
  wire \grant_r[5]_i_1_n_0 ;
  wire \grant_r[5]_i_2__0_n_0 ;
  wire \grant_r[5]_i_3_n_0 ;
  wire \grant_r[5]_i_4_n_0 ;
  wire \grant_r[5]_i_6__1_n_0 ;
  wire \grant_r[5]_i_7__0_n_0 ;
  wire \grant_r[6]_i_10__1_n_0 ;
  wire \grant_r[6]_i_1_n_0 ;
  wire \grant_r[6]_i_2_0 ;
  wire \grant_r[6]_i_2_1 ;
  wire \grant_r[6]_i_2_2 ;
  wire \grant_r[6]_i_2_n_0 ;
  wire \grant_r[6]_i_3__0_n_0 ;
  wire \grant_r[6]_i_5__0_n_0 ;
  wire \grant_r[6]_i_8__1_n_0 ;
  wire \grant_r[6]_i_9__1_n_0 ;
  wire \grant_r[7]_i_13__0_n_0 ;
  wire \grant_r[7]_i_1_n_0 ;
  wire \grant_r[7]_i_2_n_0 ;
  wire \grant_r[7]_i_3__0_n_0 ;
  wire \grant_r[7]_i_4_n_0 ;
  wire \grant_r[7]_i_5_n_0 ;
  wire \grant_r[7]_i_7__0_n_0 ;
  wire \grant_r[7]_i_9__1_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[6]_0 ;
  wire inhbt_rd;
  wire \last_master_r_reg[0]_0 ;
  wire \last_master_r_reg[7]_0 ;
  wire \last_master_r_reg_n_0_[0] ;
  wire \last_master_r_reg_n_0_[1] ;
  wire \last_master_r_reg_n_0_[2] ;
  wire \last_master_r_reg_n_0_[3] ;
  wire \last_master_r_reg_n_0_[4] ;
  wire \last_master_r_reg_n_0_[5] ;
  wire \last_master_r_reg_n_0_[6] ;
  wire \last_master_r_reg_n_0_[7] ;
  wire ofs_rdy_r_3;
  wire ofs_rdy_r_6;
  wire ofs_rdy_r_reg;
  wire ofs_rdy_r_reg_0;
  wire p_12_in;
  wire p_12_in101_in;
  wire p_12_in23_in;
  wire p_12_in36_in;
  wire p_12_in49_in;
  wire p_12_in62_in;
  wire p_12_in75_in;
  wire p_12_in88_in;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rnk_config_0;
  wire rnk_config_r;
  wire \rnk_config_r[0]_i_2_n_0 ;
  wire \rnk_config_r[0]_i_3_n_0 ;
  wire \rnk_config_strobe_r[0]_i_12 ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg;
  wire [7:0]rtc;

  LUT6 #(
    .INIT(64'h1000101000000000)) 
    \grant_r[0]_i_1 
       (.I0(\grant_r[4]_i_2_n_0 ),
        .I1(\grant_r[4]_i_3_n_0 ),
        .I2(\grant_r[4]_i_4__0_n_0 ),
        .I3(\grant_r[0]_i_2__0_n_0 ),
        .I4(\grant_r_reg[0]_0 ),
        .I5(rtc[0]),
        .O(\grant_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222020022220222)) 
    \grant_r[0]_i_2__0 
       (.I0(\grant_r[7]_i_9__1_n_0 ),
        .I1(p_12_in62_in),
        .I2(grant_config_r[3]),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(\last_master_r_reg_n_0_[3] ),
        .O(\grant_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    \grant_r[1]_i_1 
       (.I0(\grant_r[5]_i_2__0_n_0 ),
        .I1(\grant_r[5]_i_3_n_0 ),
        .I2(\grant_r[5]_i_4_n_0 ),
        .I3(rtc[0]),
        .I4(\grant_r[5]_i_6__1_n_0 ),
        .I5(\grant_r[1]_i_2__1_n_0 ),
        .O(\grant_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFD00FFFFFFFF)) 
    \grant_r[1]_i_2__1 
       (.I0(\grant_r[7]_i_3__0_n_0 ),
        .I1(p_12_in49_in),
        .I2(p_12_in62_in),
        .I3(rtc[0]),
        .I4(\grant_r_reg[4]_0 ),
        .I5(rtc[1]),
        .O(\grant_r[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h2020202000002000)) 
    \grant_r[2]_i_1 
       (.I0(\grant_r[6]_i_2_n_0 ),
        .I1(\grant_r[6]_i_3__0_n_0 ),
        .I2(rtc[2]),
        .I3(\grant_r_reg[2]_0 ),
        .I4(\grant_r_reg[2]_1 ),
        .I5(\grant_r[2]_i_5__1_n_0 ),
        .O(\grant_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \grant_r[2]_i_4 
       (.I0(ofs_rdy_r_3),
        .I1(rnk_config_valid_r_lcl_reg),
        .I2(\rnk_config_strobe_r[0]_i_12 ),
        .O(ofs_rdy_r_reg));
  LUT6 #(
    .INIT(64'h0000000055105515)) 
    \grant_r[2]_i_5__1 
       (.I0(p_12_in62_in),
        .I1(grant_config_r[3]),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg_n_0_[3] ),
        .I5(\grant_r[2]_i_7__0_n_0 ),
        .O(\grant_r[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FCFF0000FCAA)) 
    \grant_r[2]_i_7__0 
       (.I0(\last_master_r_reg_n_0_[5] ),
        .I1(grant_config_r[5]),
        .I2(grant_config_r[4]),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(\last_master_r_reg_n_0_[4] ),
        .O(\grant_r[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000540000)) 
    \grant_r[3]_i_1 
       (.I0(\grant_r[7]_i_2_n_0 ),
        .I1(\grant_r[7]_i_3__0_n_0 ),
        .I2(\grant_r[7]_i_4_n_0 ),
        .I3(\grant_r[3]_i_2_n_0 ),
        .I4(rtc[3]),
        .I5(\grant_r[7]_i_7__0_n_0 ),
        .O(\grant_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \grant_r[3]_i_2 
       (.I0(rtc[2]),
        .I1(\grant_r_reg[2]_1 ),
        .I2(rtc[7]),
        .I3(p_12_in),
        .I4(p_12_in101_in),
        .I5(\grant_r[7]_i_3__0_n_0 ),
        .O(\grant_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \grant_r[4]_i_1 
       (.I0(\grant_r[4]_i_2_n_0 ),
        .I1(\grant_r[4]_i_3_n_0 ),
        .I2(\grant_r[4]_i_4__0_n_0 ),
        .I3(rtc[4]),
        .I4(\grant_r[4]_i_6_n_0 ),
        .I5(\grant_r_reg[4]_1 ),
        .O(\grant_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \grant_r[4]_i_2 
       (.I0(\grant_r[6]_i_10__1_n_0 ),
        .I1(\last_master_r_reg_n_0_[4] ),
        .I2(\grant_r_reg[3]_0 ),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(grant_config_r[4]),
        .I5(\grant_r_reg[4]_0 ),
        .O(\grant_r[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \grant_r[4]_i_3 
       (.I0(\grant_r_reg[2]_0 ),
        .I1(p_12_in101_in),
        .I2(rtc[3]),
        .I3(p_12_in62_in),
        .O(\grant_r[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    \grant_r[4]_i_4__0 
       (.I0(rtc[3]),
        .I1(rtc[2]),
        .I2(\grant_r[7]_i_9__1_n_0 ),
        .I3(\grant_r[7]_i_13__0_n_0 ),
        .O(\grant_r[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAFAEAAAE)) 
    \grant_r[4]_i_6 
       (.I0(\grant_r[6]_i_8__1_n_0 ),
        .I1(\last_master_r_reg_n_0_[4] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(grant_config_r[4]),
        .I5(p_12_in101_in),
        .O(\grant_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    \grant_r[5]_i_1 
       (.I0(\grant_r[5]_i_2__0_n_0 ),
        .I1(\grant_r[5]_i_3_n_0 ),
        .I2(\grant_r[5]_i_4_n_0 ),
        .I3(rtc[0]),
        .I4(\grant_r[5]_i_6__1_n_0 ),
        .I5(\grant_r[5]_i_7__0_n_0 ),
        .O(\grant_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000CEDF)) 
    \grant_r[5]_i_11__0 
       (.I0(\last_master_r_reg[0]_0 ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(grant_config_r[0]),
        .I3(\last_master_r_reg_n_0_[0] ),
        .I4(\grant_r[5]_i_13__0_n_0 ),
        .I5(p_12_in23_in),
        .O(\grant_r[5]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0A0C0F0C0A)) 
    \grant_r[5]_i_13__0 
       (.I0(\last_master_r_reg_n_0_[6] ),
        .I1(grant_config_r[6]),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(\last_master_r_reg_n_0_[5] ),
        .I5(grant_config_r[5]),
        .O(\grant_r[5]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFCAAA0)) 
    \grant_r[5]_i_2__0 
       (.I0(p_12_in62_in),
        .I1(rtc[2]),
        .I2(rtc[4]),
        .I3(rtc[3]),
        .I4(p_12_in49_in),
        .O(\grant_r[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00005410)) 
    \grant_r[5]_i_3 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(\last_master_r_reg_n_0_[5] ),
        .I3(grant_config_r[5]),
        .I4(\grant_r_reg[2]_0 ),
        .O(\grant_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF008A0080)) 
    \grant_r[5]_i_4 
       (.I0(rtc[4]),
        .I1(grant_config_r[3]),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(\grant_r_reg[3]_0 ),
        .I4(\last_master_r_reg_n_0_[3] ),
        .I5(\grant_r[6]_i_10__1_n_0 ),
        .O(\grant_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEFFEEEEFEEE)) 
    \grant_r[5]_i_6__1 
       (.I0(p_12_in23_in),
        .I1(p_12_in101_in),
        .I2(grant_config_r[6]),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(\last_master_r_reg_n_0_[6] ),
        .O(\grant_r[5]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    \grant_r[5]_i_7__0 
       (.I0(\grant_r[5]_i_11__0_n_0 ),
        .I1(rtc[1]),
        .I2(rtc[3]),
        .I3(rtc[4]),
        .I4(rtc[2]),
        .I5(rtc[5]),
        .O(\grant_r[5]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000202020)) 
    \grant_r[6]_i_1 
       (.I0(\grant_r[6]_i_2_n_0 ),
        .I1(\grant_r[6]_i_3__0_n_0 ),
        .I2(rtc[6]),
        .I3(\grant_r[6]_i_5__0_n_0 ),
        .I4(\grant_r_reg[6]_0 ),
        .I5(rtc[5]),
        .O(\grant_r[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h32020000)) 
    \grant_r[6]_i_10__1 
       (.I0(\last_master_r_reg_n_0_[6] ),
        .I1(\grant_r_reg[3]_0 ),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(grant_config_r[6]),
        .I4(rtc[7]),
        .O(\grant_r[6]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[6]_i_13__1 
       (.I0(rnk_config_valid_r),
        .I1(rnk_config_0),
        .O(rnk_config_valid_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000000007707)) 
    \grant_r[6]_i_2 
       (.I0(\grant_r[6]_i_8__1_n_0 ),
        .I1(\grant_r_reg[2]_1 ),
        .I2(rtc[5]),
        .I3(\grant_r[7]_i_3__0_n_0 ),
        .I4(\grant_r[6]_i_9__1_n_0 ),
        .I5(\grant_r[6]_i_10__1_n_0 ),
        .O(\grant_r[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \grant_r[6]_i_3__0 
       (.I0(\grant_r[7]_i_13__0_n_0 ),
        .I1(rtc[5]),
        .I2(rtc[4]),
        .I3(rtc[3]),
        .I4(p_12_in62_in),
        .O(\grant_r[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0B08FFFFFFFF)) 
    \grant_r[6]_i_5__0 
       (.I0(grant_config_r[6]),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[6] ),
        .I4(p_12_in23_in),
        .I5(\grant_r[7]_i_9__1_n_0 ),
        .O(\grant_r[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFAFFCCFFFA)) 
    \grant_r[6]_i_8__1 
       (.I0(\last_master_r_reg_n_0_[7] ),
        .I1(grant_config_r[7]),
        .I2(\last_master_r_reg_n_0_[6] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg[0]_0 ),
        .I5(grant_config_r[6]),
        .O(\grant_r[6]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \grant_r[6]_i_9__1 
       (.I0(demand_priority_r),
        .I1(\grant_r[6]_i_2_0 ),
        .I2(p_12_in75_in),
        .I3(\grant_r[6]_i_2_1 ),
        .I4(rnk_config_valid_r_lcl_reg),
        .I5(\grant_r[6]_i_2_2 ),
        .O(\grant_r[6]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000540000)) 
    \grant_r[7]_i_1 
       (.I0(\grant_r[7]_i_2_n_0 ),
        .I1(\grant_r[7]_i_3__0_n_0 ),
        .I2(\grant_r[7]_i_4_n_0 ),
        .I3(\grant_r[7]_i_5_n_0 ),
        .I4(rtc[7]),
        .I5(\grant_r[7]_i_7__0_n_0 ),
        .O(\grant_r[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h31200000)) 
    \grant_r[7]_i_13__0 
       (.I0(\last_master_r_reg[0]_0 ),
        .I1(\grant_r_reg[3]_0 ),
        .I2(grant_config_r[0]),
        .I3(\last_master_r_reg_n_0_[0] ),
        .I4(rtc[1]),
        .O(\grant_r[7]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \grant_r[7]_i_2 
       (.I0(rtc[6]),
        .I1(p_12_in101_in),
        .I2(rtc[2]),
        .I3(\grant_r_reg[2]_1 ),
        .I4(p_12_in23_in),
        .O(\grant_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF03FF55FF03)) 
    \grant_r[7]_i_3__0 
       (.I0(grant_config_r[4]),
        .I1(\last_master_r_reg_n_0_[4] ),
        .I2(\last_master_r_reg_n_0_[3] ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(\last_master_r_reg[0]_0 ),
        .I5(grant_config_r[3]),
        .O(\grant_r[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555151155551555)) 
    \grant_r[7]_i_4 
       (.I0(\grant_r_reg[3]_1 ),
        .I1(rtc[4]),
        .I2(grant_config_r[3]),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(\grant_r_reg[3]_0 ),
        .I5(\last_master_r_reg_n_0_[3] ),
        .O(\grant_r[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \grant_r[7]_i_5 
       (.I0(rtc[3]),
        .I1(rtc[4]),
        .I2(\grant_r_reg[3]_1 ),
        .I3(p_12_in23_in),
        .I4(p_12_in62_in),
        .I5(\grant_r[7]_i_9__1_n_0 ),
        .O(\grant_r[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \grant_r[7]_i_7__0 
       (.I0(\grant_r[7]_i_13__0_n_0 ),
        .I1(\grant_r[7]_i_9__1_n_0 ),
        .I2(rtc[2]),
        .O(\grant_r[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF50FF03FF53)) 
    \grant_r[7]_i_9__1 
       (.I0(grant_config_r[1]),
        .I1(\last_master_r_reg_n_0_[1] ),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(\last_master_r_reg[7]_0 ),
        .I4(grant_config_r[0]),
        .I5(\last_master_r_reg_n_0_[0] ),
        .O(\grant_r[7]_i_9__1_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1_n_0 ),
        .Q(grant_config_r[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1_n_0 ),
        .Q(grant_config_r[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1_n_0 ),
        .Q(grant_config_r[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1_n_0 ),
        .Q(grant_config_r[3]),
        .R(1'b0));
  FDRE \grant_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[4]_i_1_n_0 ),
        .Q(grant_config_r[4]),
        .R(1'b0));
  FDRE \grant_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[5]_i_1_n_0 ),
        .Q(grant_config_r[5]),
        .R(1'b0));
  FDRE \grant_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[6]_i_1_n_0 ),
        .Q(grant_config_r[6]),
        .R(1'b0));
  FDRE \grant_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[7]_i_1_n_0 ),
        .Q(grant_config_r[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0C0A)) 
    \last_master_r[0]_i_1 
       (.I0(\last_master_r_reg_n_0_[0] ),
        .I1(grant_config_r[0]),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg[0]_0 ),
        .O(p_12_in36_in));
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[1]_i_1 
       (.I0(\last_master_r_reg_n_0_[1] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(grant_config_r[1]),
        .O(p_12_in49_in));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[2]_i_1 
       (.I0(\last_master_r_reg_n_0_[2] ),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(grant_config_r[2]),
        .O(p_12_in62_in));
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[3]_i_1 
       (.I0(grant_config_r[3]),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[3] ),
        .O(p_12_in75_in));
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[4]_i_1 
       (.I0(grant_config_r[4]),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[4] ),
        .O(p_12_in88_in));
  LUT4 #(
    .INIT(16'h00AC)) 
    \last_master_r[5]_i_1 
       (.I0(grant_config_r[5]),
        .I1(\last_master_r_reg_n_0_[5] ),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(\last_master_r_reg[7]_0 ),
        .O(p_12_in101_in));
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[6]_i_1 
       (.I0(grant_config_r[6]),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[6] ),
        .O(p_12_in));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \last_master_r[7]_i_1 
       (.I0(grant_config_r[7]),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(\last_master_r_reg_n_0_[7] ),
        .O(p_12_in23_in));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in36_in),
        .Q(\last_master_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in49_in),
        .Q(\last_master_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in62_in),
        .Q(\last_master_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in75_in),
        .Q(\last_master_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_master_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in88_in),
        .Q(\last_master_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_master_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in101_in),
        .Q(\last_master_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \last_master_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in),
        .Q(\last_master_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_master_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in23_in),
        .Q(\last_master_r_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \rnk_config_r[0]_i_1 
       (.I0(rnk_config_r),
        .I1(grant_config_r[6]),
        .I2(grant_config_r[5]),
        .I3(grant_config_r[0]),
        .I4(\rnk_config_r[0]_i_2_n_0 ),
        .I5(\rnk_config_r[0]_i_3_n_0 ),
        .O(rnk_config_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rnk_config_r[0]_i_2 
       (.I0(grant_config_r[1]),
        .I1(grant_config_r[4]),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(grant_config_r[3]),
        .I4(grant_config_r[2]),
        .I5(grant_config_r[7]),
        .O(\rnk_config_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rnk_config_r[0]_i_3 
       (.I0(\last_master_r_reg[0]_0 ),
        .I1(\last_master_r_reg[7]_0 ),
        .O(\rnk_config_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \rnk_config_strobe_r[0]_i_27 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(inhbt_rd),
        .I2(rd_wr_r),
        .O(rd_wr_r_lcl_reg));
  LUT3 #(
    .INIT(8'hF7)) 
    \rnk_config_strobe_r[0]_i_30 
       (.I0(ofs_rdy_r_6),
        .I1(rnk_config_valid_r_lcl_reg),
        .I2(\rnk_config_strobe_r[0]_i_12 ),
        .O(ofs_rdy_r_reg_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module DDR3LController_mig_7series_v4_2_round_robin_arb__parameterized1_8
   (Q,
    \grant_r_reg[1]_0 ,
    \inhbt_act_faw.inhbt_act_faw_r_reg ,
    demand_act_priority_r_reg,
    act_wait_r_lcl_reg,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[3]_0 ,
    act_wait_r_lcl_reg_0,
    act_wait_r_lcl_reg_1,
    \grant_r_reg[4]_0 ,
    act_wait_r_lcl_reg_2,
    demand_act_priority_r_reg_0,
    \grant_r_reg[6]_0 ,
    act_wait_r_lcl_reg_3,
    \grant_r_reg[7]_0 ,
    act_wait_r_lcl_reg_4,
    \inhbt_act_faw.SRLC32E0 ,
    act_this_rank,
    \grant_r_reg[7]_1 ,
    \grant_r_reg[7]_2 ,
    \grant_r_reg[7]_3 ,
    mc_cas_n_ns,
    mc_ras_n_ns,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \last_master_r_reg[0]_0 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[4]_1 ,
    \grant_r_reg[3]_2 ,
    \grant_r_reg[5]_0 ,
    \grant_r_reg[6]_1 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[1]_2 ,
    \grant_r[5]_i_4__1 ,
    \grant_r[7]_i_12 ,
    \grant_r[7]_i_12_0 ,
    \grant_r[5]_i_4__1_0 ,
    \grant_r[5]_i_4__1_1 ,
    \grant_r[6]_i_8 ,
    inhbt_act_faw_r,
    \grant_r[5]_i_8_0 ,
    row_cmd_wr,
    demand_act_priority_r,
    \grant_r[5]_i_11_0 ,
    \grant_r[7]_i_11__0_0 ,
    \grant_r[5]_i_4__1_2 ,
    demand_act_priority_r_0,
    \grant_r[7]_i_11__0_1 ,
    \grant_r[6]_i_7_0 ,
    demand_act_priority_r_1,
    \cmd_pipe_plus.mc_we_n_reg[0]_0 ,
    \grant_r[3]_i_2__1 ,
    demand_act_priority_r_2,
    granted_row_r_i_7_0,
    demand_act_priority_r_4,
    demand_act_priority_r_5,
    \grant_r[3]_i_5 ,
    \grant_r[5]_i_6__0 ,
    \grant_r[5]_i_10__0_0 ,
    \grant_r[7]_i_6__1 ,
    \grant_r[5]_i_6__0_0 ,
    demand_act_priority_r_8,
    demand_act_priority_r_10,
    \inhbt_act_faw.act_delayed ,
    act_this_rank_r,
    \cmd_pipe_plus.mc_address_reg[14] ,
    \cmd_pipe_plus.mc_address_reg[10] ,
    \cmd_pipe_plus.mc_address_reg[14]_0 ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[7]_4 ,
    \grant_r_reg[6]_2 ,
    \grant_r_reg[7]_5 ,
    rts_row0,
    \grant_r_reg[1]_3 ,
    \cmd_pipe_plus.mc_address[14]_i_2_0 ,
    \cmd_pipe_plus.mc_address[14]_i_2_1 ,
    \cmd_pipe_plus.mc_address[14]_i_2_2 ,
    \cmd_pipe_plus.mc_address[14]_i_2_3 ,
    \cmd_pipe_plus.mc_address[10]_i_2_0 ,
    \cmd_pipe_plus.mc_cs_n_reg[0] ,
    req_bank_r,
    maint_zq_r,
    maint_srx_r,
    maint_rank_r,
    row_addr,
    \last_master_r_reg[7]_0 ,
    CLK);
  output [7:0]Q;
  output \grant_r_reg[1]_0 ;
  output \inhbt_act_faw.inhbt_act_faw_r_reg ;
  output demand_act_priority_r_reg;
  output act_wait_r_lcl_reg;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[3]_0 ;
  output act_wait_r_lcl_reg_0;
  output act_wait_r_lcl_reg_1;
  output \grant_r_reg[4]_0 ;
  output act_wait_r_lcl_reg_2;
  output demand_act_priority_r_reg_0;
  output \grant_r_reg[6]_0 ;
  output act_wait_r_lcl_reg_3;
  output \grant_r_reg[7]_0 ;
  output act_wait_r_lcl_reg_4;
  output \inhbt_act_faw.SRLC32E0 ;
  output act_this_rank;
  output [14:0]\grant_r_reg[7]_1 ;
  output [0:0]\grant_r_reg[7]_2 ;
  output [2:0]\grant_r_reg[7]_3 ;
  output [0:0]mc_cas_n_ns;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  input \cmd_pipe_plus.mc_we_n_reg[0] ;
  input \last_master_r_reg[0]_0 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[4]_1 ;
  input \grant_r_reg[3]_2 ;
  input \grant_r_reg[5]_0 ;
  input \grant_r_reg[6]_1 ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[1]_2 ;
  input \grant_r[5]_i_4__1 ;
  input \grant_r[7]_i_12 ;
  input \grant_r[7]_i_12_0 ;
  input \grant_r[5]_i_4__1_0 ;
  input \grant_r[5]_i_4__1_1 ;
  input \grant_r[6]_i_8 ;
  input inhbt_act_faw_r;
  input \grant_r[5]_i_8_0 ;
  input [5:0]row_cmd_wr;
  input demand_act_priority_r;
  input \grant_r[5]_i_11_0 ;
  input \grant_r[7]_i_11__0_0 ;
  input \grant_r[5]_i_4__1_2 ;
  input demand_act_priority_r_0;
  input \grant_r[7]_i_11__0_1 ;
  input \grant_r[6]_i_7_0 ;
  input demand_act_priority_r_1;
  input \cmd_pipe_plus.mc_we_n_reg[0]_0 ;
  input \grant_r[3]_i_2__1 ;
  input demand_act_priority_r_2;
  input granted_row_r_i_7_0;
  input demand_act_priority_r_4;
  input demand_act_priority_r_5;
  input \grant_r[3]_i_5 ;
  input \grant_r[5]_i_6__0 ;
  input \grant_r[5]_i_10__0_0 ;
  input \grant_r[7]_i_6__1 ;
  input \grant_r[5]_i_6__0_0 ;
  input demand_act_priority_r_8;
  input demand_act_priority_r_10;
  input \inhbt_act_faw.act_delayed ;
  input [7:0]act_this_rank_r;
  input [14:0]\cmd_pipe_plus.mc_address_reg[14] ;
  input \cmd_pipe_plus.mc_address_reg[10] ;
  input [14:0]\cmd_pipe_plus.mc_address_reg[14]_0 ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[7]_4 ;
  input \grant_r_reg[6]_2 ;
  input \grant_r_reg[7]_5 ;
  input rts_row0;
  input \grant_r_reg[1]_3 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_0 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_1 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_2 ;
  input [14:0]\cmd_pipe_plus.mc_address[14]_i_2_3 ;
  input \cmd_pipe_plus.mc_address[10]_i_2_0 ;
  input \cmd_pipe_plus.mc_cs_n_reg[0] ;
  input [23:0]req_bank_r;
  input maint_zq_r;
  input maint_srx_r;
  input maint_rank_r;
  input [27:0]row_addr;
  input \last_master_r_reg[7]_0 ;
  input CLK;

  wire CLK;
  wire [7:0]Q;
  wire act_this_rank;
  wire [7:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire act_wait_r_lcl_reg_2;
  wire act_wait_r_lcl_reg_3;
  wire act_wait_r_lcl_reg_4;
  wire \bank_cntrl[1].bank0/bank_state0/act_demanded ;
  wire \cmd_pipe_plus.mc_address[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[0]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[0]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_2_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_5_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_6_n_0 ;
  wire \cmd_pipe_plus.mc_address[11]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[11]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[11]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[12]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[12]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[12]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[13]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[13]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[13]_i_4_n_0 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_0 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_1 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_2 ;
  wire [14:0]\cmd_pipe_plus.mc_address[14]_i_2_3 ;
  wire \cmd_pipe_plus.mc_address[14]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[1]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[2]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[2]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[2]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_address_reg[10] ;
  wire [14:0]\cmd_pipe_plus.mc_address_reg[14] ;
  wire [14:0]\cmd_pipe_plus.mc_address_reg[14]_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_cs_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_cs_n_reg[0] ;
  wire \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_5_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_7_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[0]_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_0;
  wire demand_act_priority_r_1;
  wire demand_act_priority_r_10;
  wire demand_act_priority_r_2;
  wire demand_act_priority_r_4;
  wire demand_act_priority_r_5;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire \grant_r[0]_i_1__1_n_0 ;
  wire \grant_r[0]_i_2__1_n_0 ;
  wire \grant_r[1]_i_1__1_n_0 ;
  wire \grant_r[1]_i_2__0_n_0 ;
  wire \grant_r[1]_i_8_n_0 ;
  wire \grant_r[2]_i_1__1_n_0 ;
  wire \grant_r[2]_i_2__1_n_0 ;
  wire \grant_r[2]_i_3__0_n_0 ;
  wire \grant_r[2]_i_7_n_0 ;
  wire \grant_r[3]_i_1__1_n_0 ;
  wire \grant_r[3]_i_2__1 ;
  wire \grant_r[3]_i_3__0_n_0 ;
  wire \grant_r[3]_i_5 ;
  wire \grant_r[3]_i_6_n_0 ;
  wire \grant_r[4]_i_1__1_n_0 ;
  wire \grant_r[4]_i_2__1_n_0 ;
  wire \grant_r[4]_i_4__1_n_0 ;
  wire \grant_r[5]_i_10__0_0 ;
  wire \grant_r[5]_i_11_0 ;
  wire \grant_r[5]_i_12_n_0 ;
  wire \grant_r[5]_i_14_n_0 ;
  wire \grant_r[5]_i_15_n_0 ;
  wire \grant_r[5]_i_17_n_0 ;
  wire \grant_r[5]_i_1__1_n_0 ;
  wire \grant_r[5]_i_2__1_n_0 ;
  wire \grant_r[5]_i_3__1_n_0 ;
  wire \grant_r[5]_i_4__1 ;
  wire \grant_r[5]_i_4__1_0 ;
  wire \grant_r[5]_i_4__1_1 ;
  wire \grant_r[5]_i_4__1_2 ;
  wire \grant_r[5]_i_5__1_n_0 ;
  wire \grant_r[5]_i_6__0 ;
  wire \grant_r[5]_i_6__0_0 ;
  wire \grant_r[5]_i_7__1_n_0 ;
  wire \grant_r[5]_i_8_0 ;
  wire \grant_r[6]_i_10_n_0 ;
  wire \grant_r[6]_i_1__1_n_0 ;
  wire \grant_r[6]_i_2__1_n_0 ;
  wire \grant_r[6]_i_4__1_n_0 ;
  wire \grant_r[6]_i_5__1_n_0 ;
  wire \grant_r[6]_i_6__1_n_0 ;
  wire \grant_r[6]_i_7_0 ;
  wire \grant_r[6]_i_8 ;
  wire \grant_r[6]_i_9__0_n_0 ;
  wire \grant_r[7]_i_10__1_n_0 ;
  wire \grant_r[7]_i_11__0_0 ;
  wire \grant_r[7]_i_11__0_1 ;
  wire \grant_r[7]_i_12 ;
  wire \grant_r[7]_i_12_0 ;
  wire \grant_r[7]_i_13__1_n_0 ;
  wire \grant_r[7]_i_14_n_0 ;
  wire \grant_r[7]_i_1__1_n_0 ;
  wire \grant_r[7]_i_2__1_n_0 ;
  wire \grant_r[7]_i_3_n_0 ;
  wire \grant_r[7]_i_4__1_n_0 ;
  wire \grant_r[7]_i_5__1_n_0 ;
  wire \grant_r[7]_i_6__1 ;
  wire \grant_r[7]_i_7__1_n_0 ;
  wire \grant_r[7]_i_8__1_n_0 ;
  wire \grant_r[7]_i_9__0_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[4]_0 ;
  wire \grant_r_reg[4]_1 ;
  wire \grant_r_reg[5]_0 ;
  wire \grant_r_reg[6]_0 ;
  wire \grant_r_reg[6]_1 ;
  wire \grant_r_reg[6]_2 ;
  wire \grant_r_reg[7]_0 ;
  wire [14:0]\grant_r_reg[7]_1 ;
  wire [0:0]\grant_r_reg[7]_2 ;
  wire [2:0]\grant_r_reg[7]_3 ;
  wire \grant_r_reg[7]_4 ;
  wire \grant_r_reg[7]_5 ;
  wire granted_row_r_i_7_0;
  wire granted_row_r_i_9_n_0;
  wire \inhbt_act_faw.SRLC32E0 ;
  wire \inhbt_act_faw.SRLC32E0_i_2_n_0 ;
  wire \inhbt_act_faw.SRLC32E0_i_3_n_0 ;
  wire \inhbt_act_faw.SRLC32E0_i_4_n_0 ;
  wire \inhbt_act_faw.act_delayed ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg ;
  wire inhbt_act_faw_r;
  wire [7:0]last_master_r;
  wire \last_master_r_reg[0]_0 ;
  wire \last_master_r_reg[7]_0 ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire p_12_in;
  wire p_12_in101_in;
  wire p_12_in23_in;
  wire p_12_in36_in;
  wire p_12_in49_in;
  wire p_12_in62_in;
  wire p_12_in75_in;
  wire p_12_in88_in;
  wire [23:0]req_bank_r;
  wire [27:0]row_addr;
  wire [5:0]row_cmd_wr;
  wire rts_row0;

  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[0]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [0]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[0]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [0]),
        .I3(\cmd_pipe_plus.mc_address[0]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[0]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \cmd_pipe_plus.mc_address[0]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [0]),
        .I2(Q[6]),
        .I3(row_addr[14]),
        .I4(row_addr[0]),
        .I5(Q[5]),
        .O(\cmd_pipe_plus.mc_address[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[0]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [0]),
        .I4(\cmd_pipe_plus.mc_address[14]_i_2_1 [0]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \cmd_pipe_plus.mc_address[10]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I2(Q[7]),
        .I3(row_cmd_wr[5]),
        .I4(\cmd_pipe_plus.mc_address_reg[14] [10]),
        .I5(\cmd_pipe_plus.mc_address_reg[10] ),
        .O(\grant_r_reg[7]_1 [10]));
  LUT6 #(
    .INIT(64'h0D0D0D0D000D0D0D)) 
    \cmd_pipe_plus.mc_address[10]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[10]_i_4_n_0 ),
        .I2(\cmd_pipe_plus.mc_address[10]_i_5_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n_reg[0]_0 ),
        .I4(\cmd_pipe_plus.mc_address_reg[14]_0 [10]),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .O(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \cmd_pipe_plus.mc_address[10]_i_3 
       (.I0(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[7]),
        .O(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \cmd_pipe_plus.mc_address[10]_i_4 
       (.I0(row_cmd_wr[0]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_0 [10]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\cmd_pipe_plus.mc_address[10]_i_6_n_0 ),
        .O(\cmd_pipe_plus.mc_address[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \cmd_pipe_plus.mc_address[10]_i_5 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_3 [10]),
        .I4(row_cmd_wr[2]),
        .I5(\cmd_pipe_plus.mc_address[10]_i_2_0 ),
        .O(\cmd_pipe_plus.mc_address[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00000080808080)) 
    \cmd_pipe_plus.mc_address[10]_i_6 
       (.I0(Q[2]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_1 [10]),
        .I2(row_cmd_wr[1]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [10]),
        .I4(\grant_r[5]_i_8_0 ),
        .I5(Q[3]),
        .O(\cmd_pipe_plus.mc_address[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[11]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[11]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [11]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [11]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[11]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [11]),
        .I3(\cmd_pipe_plus.mc_address[11]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[11]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[11]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [11]),
        .I2(row_addr[10]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[24]),
        .O(\cmd_pipe_plus.mc_address[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[11]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [11]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [11]),
        .I4(\cmd_pipe_plus.mc_address[14]_i_2_1 [11]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[12]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[12]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [12]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [12]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[12]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [12]),
        .I3(\cmd_pipe_plus.mc_address[12]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[12]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \cmd_pipe_plus.mc_address[12]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [12]),
        .I2(Q[6]),
        .I3(row_addr[25]),
        .I4(row_addr[11]),
        .I5(Q[5]),
        .O(\cmd_pipe_plus.mc_address[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[12]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [12]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [12]),
        .I4(\cmd_pipe_plus.mc_address[14]_i_2_1 [12]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[13]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [13]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [13]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[13]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [13]),
        .I3(\cmd_pipe_plus.mc_address[13]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[13]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[13]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [13]),
        .I2(row_addr[12]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[26]),
        .O(\cmd_pipe_plus.mc_address[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[13]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [13]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [13]),
        .I4(\cmd_pipe_plus.mc_address[14]_i_2_1 [13]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[14]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [14]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [14]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[14]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [14]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[14]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[14]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [14]),
        .I2(row_addr[13]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[27]),
        .O(\cmd_pipe_plus.mc_address[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[14]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [14]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [14]),
        .I4(\cmd_pipe_plus.mc_address[14]_i_2_1 [14]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[1]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [1]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[1]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [1]),
        .I3(\cmd_pipe_plus.mc_address[1]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[1]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[1]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [1]),
        .I2(row_addr[1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[15]),
        .O(\cmd_pipe_plus.mc_address[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[1]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [1]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[14]_i_2_1 [1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[14]_i_2_2 [1]),
        .O(\cmd_pipe_plus.mc_address[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[2]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [2]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[2]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[2]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[2]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[14]_0 [2]),
        .O(\cmd_pipe_plus.mc_address[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[2]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [2]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[14]_i_2_1 [2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[14]_i_2_2 [2]),
        .O(\cmd_pipe_plus.mc_address[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[2]_i_4 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [2]),
        .I2(row_addr[2]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[16]),
        .O(\cmd_pipe_plus.mc_address[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [3]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[3]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_address[3]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[3]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[14]_0 [3]),
        .O(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[3]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [3]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[14]_i_2_1 [3]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[14]_i_2_2 [3]),
        .O(\cmd_pipe_plus.mc_address[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \cmd_pipe_plus.mc_address[3]_i_4 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [3]),
        .I2(Q[6]),
        .I3(row_addr[17]),
        .I4(row_addr[3]),
        .I5(Q[5]),
        .O(\cmd_pipe_plus.mc_address[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [4]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[4]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [4]),
        .I3(\cmd_pipe_plus.mc_address[4]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[4]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[4]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [4]),
        .I2(row_addr[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[18]),
        .O(\cmd_pipe_plus.mc_address[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[4]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [4]),
        .I4(\cmd_pipe_plus.mc_address[14]_i_2_1 [4]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [5]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[5]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [5]),
        .I3(\cmd_pipe_plus.mc_address[5]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[5]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[5]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [5]),
        .I2(row_addr[5]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[19]),
        .O(\cmd_pipe_plus.mc_address[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[5]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [5]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[14]_i_2_1 [5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[14]_i_2_2 [5]),
        .O(\cmd_pipe_plus.mc_address[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[6]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [6]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[6]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [6]),
        .I3(\cmd_pipe_plus.mc_address[6]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[6]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[6]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [6]),
        .I2(row_addr[6]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[20]),
        .O(\cmd_pipe_plus.mc_address[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[6]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [6]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[14]_i_2_1 [6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[14]_i_2_2 [6]),
        .O(\cmd_pipe_plus.mc_address[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[7]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [7]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[7]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [7]),
        .I3(\cmd_pipe_plus.mc_address[7]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[7]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[7]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [7]),
        .I2(row_addr[7]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[21]),
        .O(\cmd_pipe_plus.mc_address[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[7]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [7]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[14]_i_2_1 [7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[14]_i_2_2 [7]),
        .O(\cmd_pipe_plus.mc_address[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[8]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [8]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [8]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[8]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [8]),
        .I3(\cmd_pipe_plus.mc_address[8]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[8]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \cmd_pipe_plus.mc_address[8]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [8]),
        .I2(Q[6]),
        .I3(row_addr[22]),
        .I4(row_addr[8]),
        .I5(Q[5]),
        .O(\cmd_pipe_plus.mc_address[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_address[8]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [8]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_2 [8]),
        .I4(\cmd_pipe_plus.mc_address[14]_i_2_1 [8]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_address[9]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\cmd_pipe_plus.mc_address_reg[14] [9]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_1 [9]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_address[9]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(\cmd_pipe_plus.mc_address_reg[14]_0 [9]),
        .I3(\cmd_pipe_plus.mc_address[9]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[9]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[9]_i_3 
       (.I0(Q[4]),
        .I1(\cmd_pipe_plus.mc_address[14]_i_2_3 [9]),
        .I2(row_addr[9]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(row_addr[23]),
        .O(\cmd_pipe_plus.mc_address[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[9]_i_4 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_0 [9]),
        .I1(Q[1]),
        .I2(\cmd_pipe_plus.mc_address[14]_i_2_1 [9]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address[14]_i_2_2 [9]),
        .O(\cmd_pipe_plus.mc_address[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_bank[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(req_bank_r[21]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_3 [0]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_bank[0]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(req_bank_r[0]),
        .I3(\cmd_pipe_plus.mc_bank[0]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[0]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[0]_i_3 
       (.I0(Q[4]),
        .I1(req_bank_r[12]),
        .I2(req_bank_r[15]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(req_bank_r[18]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[0]_i_4 
       (.I0(req_bank_r[3]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(req_bank_r[9]),
        .I4(req_bank_r[6]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_bank[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(req_bank_r[22]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_3 [1]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_bank[1]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I2(req_bank_r[1]),
        .I3(\cmd_pipe_plus.mc_bank[1]_i_3_n_0 ),
        .I4(\cmd_pipe_plus.mc_bank[1]_i_4_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .O(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \cmd_pipe_plus.mc_bank[1]_i_3 
       (.I0(Q[4]),
        .I1(req_bank_r[13]),
        .I2(Q[6]),
        .I3(req_bank_r[19]),
        .I4(req_bank_r[16]),
        .I5(Q[5]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_bank[1]_i_4 
       (.I0(req_bank_r[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(req_bank_r[10]),
        .I4(req_bank_r[7]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_bank[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(req_bank_r[23]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_3 [2]));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_bank[2]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_bank[2]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[2]_i_4_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I5(req_bank_r[2]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[2]_i_3 
       (.I0(req_bank_r[5]),
        .I1(Q[1]),
        .I2(req_bank_r[8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[11]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \cmd_pipe_plus.mc_bank[2]_i_4 
       (.I0(Q[4]),
        .I1(req_bank_r[14]),
        .I2(Q[6]),
        .I3(req_bank_r[20]),
        .I4(req_bank_r[17]),
        .I5(Q[5]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \cmd_pipe_plus.mc_cas_n[0]_i_1 
       (.I0(Q[7]),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .I3(Q[0]),
        .O(mc_cas_n_ns));
  LUT6 #(
    .INIT(64'h005500550055FC55)) 
    \cmd_pipe_plus.mc_cas_n[0]_i_2 
       (.I0(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I1(maint_srx_r),
        .I2(maint_zq_r),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\last_master_r_reg[0]_0 ),
        .I5(Q[0]),
        .O(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C555500005555)) 
    \cmd_pipe_plus.mc_cs_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I1(maint_rank_r),
        .I2(Q[0]),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I5(\cmd_pipe_plus.mc_cs_n[0]_i_2_n_0 ),
        .O(mc_cs_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmd_pipe_plus.mc_cs_n[0]_i_2 
       (.I0(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ),
        .I1(Q[7]),
        .O(\cmd_pipe_plus.mc_cs_n[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A800)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I1(maint_zq_r),
        .I2(maint_srx_r),
        .I3(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ),
        .I4(Q[7]),
        .I5(\cmd_pipe_plus.mc_address_reg[10] ),
        .O(mc_ras_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_2 
       (.I0(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(Q[0]),
        .O(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_3 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFF)) 
    \cmd_pipe_plus.mc_we_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(row_cmd_wr[5]),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .O(\grant_r_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \cmd_pipe_plus.mc_we_n[0]_i_2 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .I1(\cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ),
        .I3(\cmd_pipe_plus.mc_we_n[0]_i_5_n_0 ),
        .I4(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n_reg[0]_0 ),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    \cmd_pipe_plus.mc_we_n[0]_i_3 
       (.I0(row_cmd_wr[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\grant_r[5]_i_8_0 ),
        .I4(row_cmd_wr[1]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \cmd_pipe_plus.mc_we_n[0]_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \cmd_pipe_plus.mc_we_n[0]_i_5 
       (.I0(maint_zq_r),
        .I1(Q[0]),
        .I2(\last_master_r_reg[0]_0 ),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[0]_i_7_n_0 ),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cmd_pipe_plus.mc_we_n[0]_i_6 
       (.I0(Q[0]),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \cmd_pipe_plus.mc_we_n[0]_i_7 
       (.I0(Q[4]),
        .I1(row_cmd_wr[2]),
        .I2(Q[6]),
        .I3(row_cmd_wr[4]),
        .I4(row_cmd_wr[3]),
        .I5(Q[5]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000101010)) 
    \grant_r[0]_i_1__1 
       (.I0(\grant_r[7]_i_5__1_n_0 ),
        .I1(\grant_r[5]_i_2__1_n_0 ),
        .I2(\grant_r[4]_i_2__1_n_0 ),
        .I3(\grant_r_reg[0]_0 ),
        .I4(p_12_in88_in),
        .I5(\grant_r[0]_i_2__1_n_0 ),
        .O(\grant_r[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FDFDFDF0F)) 
    \grant_r[0]_i_2__1 
       (.I0(\grant_r_reg[4]_1 ),
        .I1(\grant_r_reg[5]_0 ),
        .I2(\grant_r_reg[1]_1 ),
        .I3(p_12_in75_in),
        .I4(\grant_r[7]_i_13__1_n_0 ),
        .I5(\grant_r_reg[1]_2 ),
        .O(\grant_r[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0111000000000000)) 
    \grant_r[1]_i_1__1 
       (.I0(\grant_r[5]_i_2__1_n_0 ),
        .I1(\grant_r[5]_i_3__1_n_0 ),
        .I2(\grant_r_reg[1]_1 ),
        .I3(\grant_r[5]_i_5__1_n_0 ),
        .I4(\grant_r[1]_i_2__0_n_0 ),
        .I5(\grant_r_reg[1]_0 ),
        .O(\grant_r[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h04040404040404FF)) 
    \grant_r[1]_i_2__0 
       (.I0(\grant_r[7]_i_8__1_n_0 ),
        .I1(\grant_r[2]_i_2__1_n_0 ),
        .I2(p_12_in49_in),
        .I3(\grant_r_reg[5]_0 ),
        .I4(\grant_r_reg[1]_2 ),
        .I5(\grant_r_reg[1]_1 ),
        .O(\grant_r[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004404)) 
    \grant_r[1]_i_3__0 
       (.I0(Q[1]),
        .I1(rts_row0),
        .I2(\bank_cntrl[1].bank0/bank_state0/act_demanded ),
        .I3(demand_act_priority_r_5),
        .I4(\grant_r_reg[1]_3 ),
        .O(\grant_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \grant_r[1]_i_5 
       (.I0(\grant_r[1]_i_8_n_0 ),
        .I1(\grant_r[7]_i_11__0_0 ),
        .I2(granted_row_r_i_7_0),
        .I3(\grant_r[7]_i_6__1 ),
        .I4(\grant_r[6]_i_7_0 ),
        .I5(\grant_r[7]_i_11__0_1 ),
        .O(\bank_cntrl[1].bank0/bank_state0/act_demanded ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \grant_r[1]_i_8 
       (.I0(Q[3]),
        .I1(demand_act_priority_r_4),
        .I2(Q[4]),
        .I3(demand_act_priority_r_1),
        .O(\grant_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    \grant_r[2]_i_1__1 
       (.I0(\grant_r[2]_i_2__1_n_0 ),
        .I1(\grant_r[2]_i_3__0_n_0 ),
        .I2(\grant_r_reg[2]_2 ),
        .I3(\grant_r[6]_i_2__1_n_0 ),
        .I4(\grant_r_reg[2]_1 ),
        .I5(\grant_r[6]_i_6__1_n_0 ),
        .O(\grant_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'hCDFD)) 
    \grant_r[2]_i_2__1 
       (.I0(last_master_r[2]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(Q[2]),
        .O(\grant_r[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'hFFFF0E02)) 
    \grant_r[2]_i_3__0 
       (.I0(last_master_r[5]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(Q[5]),
        .I4(\grant_r[7]_i_8__1_n_0 ),
        .O(\grant_r[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[2]_i_5 
       (.I0(\grant_r[2]_i_7_n_0 ),
        .I1(\grant_r[5]_i_4__1_2 ),
        .I2(\grant_r[7]_i_11__0_1 ),
        .I3(\grant_r[3]_i_2__1 ),
        .I4(Q[2]),
        .I5(demand_act_priority_r_2),
        .O(\grant_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    \grant_r[2]_i_7 
       (.I0(demand_act_priority_r_0),
        .I1(Q[7]),
        .I2(demand_act_priority_r),
        .I3(Q[0]),
        .I4(\grant_r[6]_i_7_0 ),
        .I5(\grant_r[5]_i_11_0 ),
        .O(\grant_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \grant_r[2]_i_9 
       (.I0(\grant_r[7]_i_12_0 ),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\grant_r[6]_i_8 ),
        .I4(row_cmd_wr[4]),
        .I5(Q[6]),
        .O(act_wait_r_lcl_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \grant_r[3]_i_10 
       (.I0(row_cmd_wr[4]),
        .I1(Q[6]),
        .I2(\grant_r[6]_i_8 ),
        .I3(\grant_r[3]_i_5 ),
        .I4(row_cmd_wr[5]),
        .I5(Q[7]),
        .O(act_wait_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \grant_r[3]_i_1__1 
       (.I0(\grant_r[7]_i_2__1_n_0 ),
        .I1(\grant_r[7]_i_3_n_0 ),
        .I2(\grant_r[7]_i_4__1_n_0 ),
        .I3(\grant_r[7]_i_5__1_n_0 ),
        .I4(\grant_r_reg[3]_1 ),
        .I5(\grant_r[3]_i_3__0_n_0 ),
        .O(\grant_r[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    \grant_r[3]_i_3__0 
       (.I0(\grant_r[2]_i_3__0_n_0 ),
        .I1(p_12_in),
        .I2(\grant_r_reg[7]_5 ),
        .I3(\grant_r_reg[3]_2 ),
        .I4(\grant_r_reg[2]_1 ),
        .O(\grant_r[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[3]_i_4__0 
       (.I0(\grant_r[3]_i_6_n_0 ),
        .I1(\grant_r[3]_i_2__1 ),
        .I2(granted_row_r_i_7_0),
        .I3(\grant_r[6]_i_7_0 ),
        .I4(Q[3]),
        .I5(demand_act_priority_r_4),
        .O(\grant_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    \grant_r[3]_i_6 
       (.I0(demand_act_priority_r),
        .I1(Q[0]),
        .I2(demand_act_priority_r_5),
        .I3(Q[1]),
        .I4(\grant_r[7]_i_11__0_1 ),
        .I5(\grant_r[7]_i_11__0_0 ),
        .O(\grant_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000101010)) 
    \grant_r[4]_i_1__1 
       (.I0(\grant_r[7]_i_5__1_n_0 ),
        .I1(\grant_r[5]_i_2__1_n_0 ),
        .I2(\grant_r[4]_i_2__1_n_0 ),
        .I3(\grant_r_reg[0]_0 ),
        .I4(p_12_in88_in),
        .I5(\grant_r[4]_i_4__1_n_0 ),
        .O(\grant_r[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000CDFDFFFFFFFF)) 
    \grant_r[4]_i_2__1 
       (.I0(last_master_r[2]),
        .I1(\grant_r_reg[7]_4 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(Q[2]),
        .I4(\grant_r[6]_i_5__1_n_0 ),
        .I5(\grant_r_reg[3]_1 ),
        .O(\grant_r[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFF0F0)) 
    \grant_r[4]_i_4__1 
       (.I0(\grant_r_reg[2]_1 ),
        .I1(\grant_r_reg[3]_1 ),
        .I2(\grant_r_reg[4]_1 ),
        .I3(\grant_r_reg[3]_2 ),
        .I4(p_12_in88_in),
        .I5(\grant_r[5]_i_5__1_n_0 ),
        .O(\grant_r[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \grant_r[5]_i_10__0 
       (.I0(\grant_r[5]_i_15_n_0 ),
        .I1(\grant_r[5]_i_4__1_0 ),
        .I2(\grant_r[5]_i_6__0 ),
        .I3(\grant_r[3]_i_5 ),
        .I4(\grant_r[6]_i_8 ),
        .I5(\grant_r[5]_i_6__0_0 ),
        .O(act_wait_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \grant_r[5]_i_11 
       (.I0(demand_act_priority_r_8),
        .I1(\grant_r[5]_i_17_n_0 ),
        .I2(\grant_r[7]_i_11__0_1 ),
        .I3(granted_row_r_i_7_0),
        .I4(\grant_r[7]_i_6__1 ),
        .I5(Q[5]),
        .O(demand_act_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h0000011101110111)) 
    \grant_r[5]_i_12 
       (.I0(\grant_r[6]_i_8 ),
        .I1(inhbt_act_faw_r),
        .I2(\grant_r[5]_i_8_0 ),
        .I3(Q[3]),
        .I4(row_cmd_wr[1]),
        .I5(Q[2]),
        .O(\grant_r[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \grant_r[5]_i_14 
       (.I0(demand_act_priority_r_0),
        .I1(Q[7]),
        .I2(\grant_r[7]_i_11__0_1 ),
        .I3(\grant_r[6]_i_7_0 ),
        .I4(demand_act_priority_r_1),
        .I5(Q[4]),
        .O(\grant_r[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \grant_r[5]_i_15 
       (.I0(row_cmd_wr[4]),
        .I1(Q[6]),
        .I2(inhbt_act_faw_r),
        .I3(\grant_r[5]_i_10__0_0 ),
        .I4(row_cmd_wr[5]),
        .I5(Q[7]),
        .O(\grant_r[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B0BB)) 
    \grant_r[5]_i_17 
       (.I0(Q[3]),
        .I1(demand_act_priority_r_4),
        .I2(Q[4]),
        .I3(demand_act_priority_r_1),
        .I4(\grant_r[7]_i_11__0_0 ),
        .I5(\grant_r[5]_i_11_0 ),
        .O(\grant_r[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001110000)) 
    \grant_r[5]_i_1__1 
       (.I0(\grant_r[5]_i_2__1_n_0 ),
        .I1(\grant_r[5]_i_3__1_n_0 ),
        .I2(\grant_r_reg[1]_1 ),
        .I3(\grant_r[5]_i_5__1_n_0 ),
        .I4(\grant_r_reg[5]_0 ),
        .I5(\grant_r[5]_i_7__1_n_0 ),
        .O(\grant_r[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAEEAAEAAAAA)) 
    \grant_r[5]_i_2__1 
       (.I0(\grant_r[6]_i_9__0_n_0 ),
        .I1(\grant_r_reg[1]_2 ),
        .I2(Q[5]),
        .I3(\grant_r_reg[7]_4 ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I5(last_master_r[5]),
        .O(\grant_r[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FBBB)) 
    \grant_r[5]_i_3__1 
       (.I0(\grant_r_reg[3]_1 ),
        .I1(\grant_r_reg[4]_1 ),
        .I2(\grant_r_reg[2]_1 ),
        .I3(p_12_in49_in),
        .I4(\grant_r[2]_i_2__1_n_0 ),
        .I5(\grant_r[7]_i_9__0_n_0 ),
        .O(\grant_r[5]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0E02)) 
    \grant_r[5]_i_5__1 
       (.I0(last_master_r[5]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(Q[5]),
        .I4(\grant_r[6]_i_4__1_n_0 ),
        .O(\grant_r[5]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0BBB0)) 
    \grant_r[5]_i_7__1 
       (.I0(\grant_r_reg[3]_1 ),
        .I1(\grant_r_reg[4]_1 ),
        .I2(\grant_r[5]_i_5__1_n_0 ),
        .I3(p_12_in36_in),
        .I4(\grant_r_reg[1]_0 ),
        .I5(\grant_r_reg[2]_1 ),
        .O(\grant_r[5]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \grant_r[5]_i_8 
       (.I0(\grant_r[5]_i_12_n_0 ),
        .I1(\grant_r[5]_i_4__1 ),
        .I2(\grant_r[7]_i_12 ),
        .I3(\grant_r[7]_i_12_0 ),
        .I4(\grant_r[5]_i_4__1_0 ),
        .I5(\grant_r[5]_i_4__1_1 ),
        .O(\inhbt_act_faw.inhbt_act_faw_r_reg ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \grant_r[5]_i_9__0 
       (.I0(demand_act_priority_r),
        .I1(\grant_r[5]_i_14_n_0 ),
        .I2(\grant_r[5]_i_11_0 ),
        .I3(\grant_r[7]_i_11__0_0 ),
        .I4(\grant_r[5]_i_4__1_2 ),
        .I5(Q[0]),
        .O(demand_act_priority_r_reg));
  LUT6 #(
    .INIT(64'h000000000000B0BB)) 
    \grant_r[6]_i_10 
       (.I0(Q[3]),
        .I1(demand_act_priority_r_4),
        .I2(Q[4]),
        .I3(demand_act_priority_r_1),
        .I4(\grant_r[5]_i_11_0 ),
        .I5(\grant_r[6]_i_7_0 ),
        .O(\grant_r[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \grant_r[6]_i_14__0 
       (.I0(\grant_r[6]_i_8 ),
        .I1(row_cmd_wr[2]),
        .I2(Q[4]),
        .I3(\grant_r[7]_i_12_0 ),
        .I4(row_cmd_wr[1]),
        .I5(Q[2]),
        .O(act_wait_r_lcl_reg_3));
  LUT6 #(
    .INIT(64'h0000000000044444)) 
    \grant_r[6]_i_1__1 
       (.I0(\grant_r[6]_i_2__1_n_0 ),
        .I1(\grant_r_reg[6]_1 ),
        .I2(\grant_r[6]_i_4__1_n_0 ),
        .I3(\grant_r[6]_i_5__1_n_0 ),
        .I4(\grant_r_reg[6]_2 ),
        .I5(\grant_r[6]_i_6__1_n_0 ),
        .O(\grant_r[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0FFFB)) 
    \grant_r[6]_i_2__1 
       (.I0(\grant_r_reg[3]_1 ),
        .I1(\grant_r_reg[4]_1 ),
        .I2(\grant_r[7]_i_10__1_n_0 ),
        .I3(\grant_r_reg[5]_0 ),
        .I4(\grant_r[2]_i_2__1_n_0 ),
        .O(\grant_r[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFFFFFFFCAA)) 
    \grant_r[6]_i_4__1 
       (.I0(last_master_r[7]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(last_master_r[6]),
        .O(\grant_r[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFA0000CCFA)) 
    \grant_r[6]_i_5__1 
       (.I0(last_master_r[1]),
        .I1(Q[1]),
        .I2(last_master_r[0]),
        .I3(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I4(\last_master_r_reg[0]_0 ),
        .I5(Q[0]),
        .O(\grant_r[6]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \grant_r[6]_i_6__1 
       (.I0(\grant_r_reg[5]_0 ),
        .I1(\grant_r[7]_i_9__0_n_0 ),
        .I2(\grant_r[7]_i_8__1_n_0 ),
        .I3(\grant_r[6]_i_4__1_n_0 ),
        .I4(\grant_r_reg[3]_2 ),
        .I5(\grant_r[6]_i_9__0_n_0 ),
        .O(\grant_r[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[6]_i_7 
       (.I0(\grant_r[6]_i_10_n_0 ),
        .I1(granted_row_r_i_7_0),
        .I2(\grant_r[7]_i_11__0_0 ),
        .I3(\grant_r[7]_i_6__1 ),
        .I4(Q[6]),
        .I5(demand_act_priority_r_10),
        .O(\grant_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0B080000)) 
    \grant_r[6]_i_9__0 
       (.I0(Q[6]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\grant_r_reg[7]_4 ),
        .I3(last_master_r[6]),
        .I4(\grant_r_reg[7]_5 ),
        .O(\grant_r[6]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0E020000)) 
    \grant_r[7]_i_10__1 
       (.I0(last_master_r[0]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\grant_r_reg[7]_4 ),
        .I3(Q[0]),
        .I4(\grant_r_reg[1]_0 ),
        .O(\grant_r[7]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    \grant_r[7]_i_11__0 
       (.I0(\grant_r[7]_i_14_n_0 ),
        .I1(\grant_r[7]_i_6__1 ),
        .I2(\grant_r[5]_i_4__1_2 ),
        .I3(\grant_r[5]_i_11_0 ),
        .I4(Q[7]),
        .I5(demand_act_priority_r_0),
        .O(\grant_r_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAAEFAAEA)) 
    \grant_r[7]_i_13__1 
       (.I0(\grant_r[6]_i_5__1_n_0 ),
        .I1(Q[2]),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(\last_master_r_reg[0]_0 ),
        .I4(last_master_r[2]),
        .O(\grant_r[7]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    \grant_r[7]_i_14 
       (.I0(demand_act_priority_r_1),
        .I1(Q[4]),
        .I2(demand_act_priority_r_8),
        .I3(Q[5]),
        .I4(\grant_r[7]_i_11__0_0 ),
        .I5(\grant_r[7]_i_11__0_1 ),
        .O(\grant_r[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \grant_r[7]_i_19 
       (.I0(row_cmd_wr[1]),
        .I1(Q[2]),
        .I2(\grant_r[7]_i_12_0 ),
        .I3(\grant_r[7]_i_12 ),
        .I4(\grant_r[5]_i_8_0 ),
        .I5(Q[3]),
        .O(act_wait_r_lcl_reg_4));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \grant_r[7]_i_1__1 
       (.I0(\grant_r[7]_i_2__1_n_0 ),
        .I1(\grant_r[7]_i_3_n_0 ),
        .I2(\grant_r[7]_i_4__1_n_0 ),
        .I3(\grant_r[7]_i_5__1_n_0 ),
        .I4(\grant_r_reg[7]_5 ),
        .I5(\grant_r[7]_i_7__1_n_0 ),
        .O(\grant_r[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEF20000FEF2FEF2)) 
    \grant_r[7]_i_2__1 
       (.I0(last_master_r[7]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\grant_r_reg[7]_4 ),
        .I3(Q[7]),
        .I4(\grant_r_reg[2]_1 ),
        .I5(\grant_r_reg[3]_2 ),
        .O(\grant_r[7]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \grant_r[7]_i_3 
       (.I0(\grant_r[7]_i_8__1_n_0 ),
        .I1(\grant_r[7]_i_9__0_n_0 ),
        .I2(\grant_r_reg[5]_0 ),
        .O(\grant_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7757775577577777)) 
    \grant_r[7]_i_4__1 
       (.I0(\grant_r_reg[6]_1 ),
        .I1(\grant_r[7]_i_8__1_n_0 ),
        .I2(Q[5]),
        .I3(\grant_r_reg[7]_4 ),
        .I4(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I5(last_master_r[5]),
        .O(\grant_r[7]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \grant_r[7]_i_5__1 
       (.I0(\grant_r[7]_i_10__1_n_0 ),
        .I1(\grant_r_reg[2]_1 ),
        .I2(\grant_r[6]_i_5__1_n_0 ),
        .O(\grant_r[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFF0BBB0)) 
    \grant_r[7]_i_7__1 
       (.I0(\grant_r_reg[3]_1 ),
        .I1(\grant_r_reg[4]_1 ),
        .I2(\grant_r[7]_i_13__1_n_0 ),
        .I3(p_12_in23_in),
        .I4(\grant_r_reg[6]_1 ),
        .I5(\grant_r_reg[5]_0 ),
        .O(\grant_r[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFC0000AAFC)) 
    \grant_r[7]_i_8__1 
       (.I0(Q[4]),
        .I1(last_master_r[4]),
        .I2(last_master_r[3]),
        .I3(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I4(\last_master_r_reg[7]_0 ),
        .I5(Q[3]),
        .O(\grant_r[7]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000E02)) 
    \grant_r[7]_i_9__0 
       (.I0(last_master_r[3]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\grant_r_reg[7]_4 ),
        .I3(Q[3]),
        .I4(\grant_r_reg[4]_1 ),
        .O(\grant_r[7]_i_9__0_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \grant_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \grant_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \grant_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \grant_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    granted_row_r_i_11
       (.I0(row_cmd_wr[5]),
        .I1(Q[7]),
        .I2(row_cmd_wr[1]),
        .I3(Q[2]),
        .I4(\grant_r[5]_i_6__0 ),
        .I5(\grant_r[5]_i_10__0_0 ),
        .O(act_wait_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFFD)) 
    granted_row_r_i_7
       (.I0(granted_row_r_i_9_n_0),
        .I1(\grant_r[6]_i_7_0 ),
        .I2(\grant_r[7]_i_6__1 ),
        .I3(\grant_r[7]_i_11__0_1 ),
        .I4(Q[4]),
        .I5(demand_act_priority_r_1),
        .O(\grant_r_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    granted_row_r_i_9
       (.I0(demand_act_priority_r_5),
        .I1(Q[1]),
        .I2(\grant_r[7]_i_11__0_0 ),
        .I3(granted_row_r_i_7_0),
        .I4(demand_act_priority_r_4),
        .I5(Q[3]),
        .O(granted_row_r_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \inhbt_act_faw.SRLC32E0_i_1 
       (.I0(\inhbt_act_faw.SRLC32E0_i_2_n_0 ),
        .I1(act_this_rank_r[0]),
        .I2(Q[0]),
        .I3(act_this_rank_r[7]),
        .I4(Q[7]),
        .I5(\inhbt_act_faw.SRLC32E0_i_3_n_0 ),
        .O(act_this_rank));
  LUT4 #(
    .INIT(16'hF888)) 
    \inhbt_act_faw.SRLC32E0_i_2 
       (.I0(act_this_rank_r[6]),
        .I1(Q[6]),
        .I2(act_this_rank_r[5]),
        .I3(Q[5]),
        .O(\inhbt_act_faw.SRLC32E0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \inhbt_act_faw.SRLC32E0_i_3 
       (.I0(Q[3]),
        .I1(act_this_rank_r[3]),
        .I2(Q[4]),
        .I3(act_this_rank_r[4]),
        .I4(\inhbt_act_faw.SRLC32E0_i_4_n_0 ),
        .O(\inhbt_act_faw.SRLC32E0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \inhbt_act_faw.SRLC32E0_i_4 
       (.I0(act_this_rank_r[2]),
        .I1(Q[2]),
        .I2(act_this_rank_r[1]),
        .I3(Q[1]),
        .O(\inhbt_act_faw.SRLC32E0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \inhbt_act_faw.faw_cnt_r[2]_i_3 
       (.I0(act_this_rank),
        .I1(\inhbt_act_faw.act_delayed ),
        .O(\inhbt_act_faw.SRLC32E0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \last_master_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\last_master_r_reg[0]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(last_master_r[0]),
        .O(p_12_in36_in));
  LUT4 #(
    .INIT(16'h2320)) 
    \last_master_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(last_master_r[1]),
        .O(p_12_in49_in));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \last_master_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I2(\last_master_r_reg[7]_0 ),
        .I3(last_master_r[2]),
        .O(p_12_in62_in));
  LUT4 #(
    .INIT(16'h2320)) 
    \last_master_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(last_master_r[3]),
        .O(p_12_in75_in));
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[4]_i_1__0 
       (.I0(last_master_r[4]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(Q[4]),
        .O(p_12_in88_in));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \last_master_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(last_master_r[5]),
        .O(p_12_in101_in));
  LUT4 #(
    .INIT(16'h3202)) 
    \last_master_r[6]_i_1__0 
       (.I0(last_master_r[6]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(Q[6]),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'hEFEC)) 
    \last_master_r[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\last_master_r_reg[7]_0 ),
        .I2(\cmd_pipe_plus.mc_we_n_reg[0] ),
        .I3(last_master_r[7]),
        .O(p_12_in23_in));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in36_in),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in49_in),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in62_in),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in75_in),
        .Q(last_master_r[3]),
        .R(1'b0));
  FDRE \last_master_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in88_in),
        .Q(last_master_r[4]),
        .R(1'b0));
  FDRE \last_master_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in101_in),
        .Q(last_master_r[5]),
        .R(1'b0));
  FDRE \last_master_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in),
        .Q(last_master_r[6]),
        .R(1'b0));
  FDRE \last_master_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_in23_in),
        .Q(last_master_r[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_tempmon" *) 
module DDR3LController_mig_7series_v4_2_tempmon
   (out,
    D,
    clk_ref,
    \xadc_supplied_temperature.rst_r1_reg_0 ,
    \device_temp_sync_r5_reg[11]_0 );
  output [11:0]out;
  output [11:0]D;
  input [0:0]clk_ref;
  input \xadc_supplied_temperature.rst_r1_reg_0 ;
  input \device_temp_sync_r5_reg[11]_0 ;

  wire [11:0]D;
  wire \FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ;
  wire \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ;
  wire \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ;
  wire [0:0]clk_ref;
  wire \device_temp_101[11]_i_2_n_0 ;
  wire \device_temp_101[11]_i_4_n_0 ;
  wire \device_temp_101[11]_i_5_n_0 ;
  wire [11:0]device_temp_lcl;
  (* async_reg = "true" *) wire [11:0]device_temp_r;
  wire \device_temp_r[11]_i_1_n_0 ;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r1;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r2;
  (* async_reg = "true" *) (* syn_srlstyle = "registers" *) wire [11:0]device_temp_sync_r3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r4;
  wire device_temp_sync_r4_neq_r3;
  wire device_temp_sync_r4_neq_r3_i_2_n_0;
  wire device_temp_sync_r4_neq_r3_i_3_n_0;
  wire device_temp_sync_r4_neq_r3_i_4_n_0;
  wire device_temp_sync_r4_neq_r3_i_5_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_1;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_2;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r5;
  wire \device_temp_sync_r5_reg[11]_0 ;
  wire [11:0]p_0_in;
  wire [10:0]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire sync_cntr0__4;
  wire \sync_cntr[2]_i_1_n_0 ;
  wire \sync_cntr[3]_i_2_n_0 ;
  wire [3:0]sync_cntr_reg;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ;
  (* async_reg = "true" *) wire \xadc_supplied_temperature.rst_r1 ;
  wire \xadc_supplied_temperature.rst_r1_reg_0 ;
  (* async_reg = "true" *) wire \xadc_supplied_temperature.rst_r2 ;
  wire \xadc_supplied_temperature.sample_en ;
  wire \xadc_supplied_temperature.sample_en_i_1_n_0 ;
  wire \xadc_supplied_temperature.sample_en_i_2_n_0 ;
  wire \xadc_supplied_temperature.sample_timer0__20 ;
  wire \xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ;
  wire \xadc_supplied_temperature.sample_timer_clr ;
  wire \xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ;
  wire \xadc_supplied_temperature.sample_timer_en ;
  wire \xadc_supplied_temperature.sample_timer_en_i_1_n_0 ;
  wire [10:0]\xadc_supplied_temperature.sample_timer_reg ;
  wire \xadc_supplied_temperature.temperature ;
  wire \xadc_supplied_temperature.xadc_den ;
  wire [15:0]\xadc_supplied_temperature.xadc_do ;
  wire \xadc_supplied_temperature.xadc_drdy ;
  wire \xadc_supplied_temperature.xadc_drdy_r ;
  wire [3:0]NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED;
  wire \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ;
  wire [7:0]\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED ;

  assign out[11:0] = device_temp_r;
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1 
       (.I0(\xadc_supplied_temperature.temperature ),
        .I1(\xadc_supplied_temperature.sample_timer_clr ),
        .I2(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .I3(\xadc_supplied_temperature.sample_en ),
        .I4(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .I5(\xadc_supplied_temperature.xadc_drdy_r ),
        .O(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0] 
       (.C(clk_ref),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\xadc_supplied_temperature.temperature ),
        .Q(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .S(\xadc_supplied_temperature.rst_r2 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1] 
       (.C(clk_ref),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .Q(\xadc_supplied_temperature.temperature ),
        .R(\xadc_supplied_temperature.rst_r2 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2] 
       (.C(clk_ref),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\xadc_supplied_temperature.sample_timer_clr ),
        .Q(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .R(\xadc_supplied_temperature.rst_r2 ));
  (* FSM_ENCODED_STATES = "INIT_IDLE:0001,REQUEST_READ_TEMP:1000,WAIT_FOR_READ:0100,READ:0010," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3] 
       (.C(clk_ref),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .Q(\xadc_supplied_temperature.sample_timer_clr ),
        .R(\xadc_supplied_temperature.rst_r2 ));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[0]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    \device_temp_101[10]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[11]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA88888)) 
    \device_temp_101[11]_i_2 
       (.I0(device_temp_r[11]),
        .I1(device_temp_r[9]),
        .I2(device_temp_r[6]),
        .I3(\device_temp_101[11]_i_4_n_0 ),
        .I4(device_temp_r[7]),
        .I5(device_temp_r[8]),
        .O(\device_temp_101[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \device_temp_101[11]_i_3 
       (.I0(device_temp_r[8]),
        .I1(device_temp_r[10]),
        .I2(device_temp_r[9]),
        .I3(\device_temp_101[11]_i_5_n_0 ),
        .I4(device_temp_r[11]),
        .O(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA88888)) 
    \device_temp_101[11]_i_4 
       (.I0(device_temp_r[5]),
        .I1(device_temp_r[4]),
        .I2(device_temp_r[1]),
        .I3(device_temp_r[0]),
        .I4(device_temp_r[2]),
        .I5(device_temp_r[3]),
        .O(\device_temp_101[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00155555FFFFFFFF)) 
    \device_temp_101[11]_i_5 
       (.I0(device_temp_r[6]),
        .I1(device_temp_r[2]),
        .I2(device_temp_r[3]),
        .I3(device_temp_r[4]),
        .I4(device_temp_r[5]),
        .I5(device_temp_r[7]),
        .O(\device_temp_101[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[1]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[2]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \device_temp_101[3]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[4]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[5]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[6]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[7]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[8]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[9]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    \device_temp_r[11]_i_1 
       (.I0(sync_cntr_reg[1]),
        .I1(sync_cntr_reg[0]),
        .I2(sync_cntr_reg[3]),
        .I3(sync_cntr_reg[2]),
        .O(\device_temp_r[11]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[0]),
        .Q(device_temp_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[10]),
        .Q(device_temp_r[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[11]),
        .Q(device_temp_r[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[1]),
        .Q(device_temp_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[2]),
        .Q(device_temp_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[3]),
        .Q(device_temp_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[4]),
        .Q(device_temp_r[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[5]),
        .Q(device_temp_r[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[6]),
        .Q(device_temp_r[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[7]),
        .Q(device_temp_r[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[8]),
        .Q(device_temp_r[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[9]),
        .Q(device_temp_r[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[0]),
        .Q(device_temp_sync_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[10]),
        .Q(device_temp_sync_r1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[11]),
        .Q(device_temp_sync_r1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[1]),
        .Q(device_temp_sync_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[2]),
        .Q(device_temp_sync_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[3]),
        .Q(device_temp_sync_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[4]),
        .Q(device_temp_sync_r1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[5]),
        .Q(device_temp_sync_r1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[6]),
        .Q(device_temp_sync_r1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[7]),
        .Q(device_temp_sync_r1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[8]),
        .Q(device_temp_sync_r1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_lcl[9]),
        .Q(device_temp_sync_r1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[0]),
        .Q(device_temp_sync_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[10]),
        .Q(device_temp_sync_r2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[11]),
        .Q(device_temp_sync_r2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[1]),
        .Q(device_temp_sync_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[2]),
        .Q(device_temp_sync_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[3]),
        .Q(device_temp_sync_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[4]),
        .Q(device_temp_sync_r2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[5]),
        .Q(device_temp_sync_r2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[6]),
        .Q(device_temp_sync_r2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[7]),
        .Q(device_temp_sync_r2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[8]),
        .Q(device_temp_sync_r2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r1[9]),
        .Q(device_temp_sync_r2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[0]),
        .Q(device_temp_sync_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[10]),
        .Q(device_temp_sync_r3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[11]),
        .Q(device_temp_sync_r3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[1]),
        .Q(device_temp_sync_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[2]),
        .Q(device_temp_sync_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[3]),
        .Q(device_temp_sync_r3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[4]),
        .Q(device_temp_sync_r3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[5]),
        .Q(device_temp_sync_r3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[6]),
        .Q(device_temp_sync_r3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[7]),
        .Q(device_temp_sync_r3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[8]),
        .Q(device_temp_sync_r3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r2[9]),
        .Q(device_temp_sync_r3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_2
       (.I0(device_temp_sync_r4[9]),
        .I1(device_temp_sync_r3[9]),
        .I2(device_temp_sync_r3[11]),
        .I3(device_temp_sync_r4[11]),
        .I4(device_temp_sync_r3[10]),
        .I5(device_temp_sync_r4[10]),
        .O(device_temp_sync_r4_neq_r3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_3
       (.I0(device_temp_sync_r4[6]),
        .I1(device_temp_sync_r3[6]),
        .I2(device_temp_sync_r3[8]),
        .I3(device_temp_sync_r4[8]),
        .I4(device_temp_sync_r3[7]),
        .I5(device_temp_sync_r4[7]),
        .O(device_temp_sync_r4_neq_r3_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_4
       (.I0(device_temp_sync_r4[3]),
        .I1(device_temp_sync_r3[3]),
        .I2(device_temp_sync_r3[5]),
        .I3(device_temp_sync_r4[5]),
        .I4(device_temp_sync_r3[4]),
        .I5(device_temp_sync_r4[4]),
        .O(device_temp_sync_r4_neq_r3_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_5
       (.I0(device_temp_sync_r4[0]),
        .I1(device_temp_sync_r3[0]),
        .I2(device_temp_sync_r3[2]),
        .I3(device_temp_sync_r4[2]),
        .I4(device_temp_sync_r3[1]),
        .I5(device_temp_sync_r4[1]),
        .O(device_temp_sync_r4_neq_r3_i_5_n_0));
  FDRE device_temp_sync_r4_neq_r3_reg
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4_neq_r3_reg_i_1_n_0),
        .Q(device_temp_sync_r4_neq_r3),
        .R(1'b0));
  CARRY4 device_temp_sync_r4_neq_r3_reg_i_1
       (.CI(1'b0),
        .CO({device_temp_sync_r4_neq_r3_reg_i_1_n_0,device_temp_sync_r4_neq_r3_reg_i_1_n_1,device_temp_sync_r4_neq_r3_reg_i_1_n_2,device_temp_sync_r4_neq_r3_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED[3:0]),
        .S({device_temp_sync_r4_neq_r3_i_2_n_0,device_temp_sync_r4_neq_r3_i_3_n_0,device_temp_sync_r4_neq_r3_i_4_n_0,device_temp_sync_r4_neq_r3_i_5_n_0}));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[0]),
        .Q(device_temp_sync_r4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[10]),
        .Q(device_temp_sync_r4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[11]),
        .Q(device_temp_sync_r4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[1]),
        .Q(device_temp_sync_r4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[2]),
        .Q(device_temp_sync_r4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[3]),
        .Q(device_temp_sync_r4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[4]),
        .Q(device_temp_sync_r4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[5]),
        .Q(device_temp_sync_r4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[6]),
        .Q(device_temp_sync_r4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[7]),
        .Q(device_temp_sync_r4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[8]),
        .Q(device_temp_sync_r4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r3[9]),
        .Q(device_temp_sync_r4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[0]),
        .Q(device_temp_sync_r5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[10] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[10]),
        .Q(device_temp_sync_r5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[11] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[11]),
        .Q(device_temp_sync_r5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[1]),
        .Q(device_temp_sync_r5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[2]),
        .Q(device_temp_sync_r5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[3]),
        .Q(device_temp_sync_r5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[4] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[4]),
        .Q(device_temp_sync_r5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[5] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[5]),
        .Q(device_temp_sync_r5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[6] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[6]),
        .Q(device_temp_sync_r5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[7] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[7]),
        .Q(device_temp_sync_r5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[8] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[8]),
        .Q(device_temp_sync_r5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[9] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(1'b1),
        .D(device_temp_sync_r4[9]),
        .Q(device_temp_sync_r5[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_cntr[0]_i_1 
       (.I0(sync_cntr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_cntr[1]_i_1 
       (.I0(sync_cntr_reg[0]),
        .I1(sync_cntr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_cntr[2]_i_1 
       (.I0(sync_cntr_reg[1]),
        .I1(sync_cntr_reg[0]),
        .I2(sync_cntr_reg[2]),
        .O(\sync_cntr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_cntr[3]_i_1 
       (.I0(\xadc_supplied_temperature.rst_r1_reg_0 ),
        .I1(device_temp_sync_r4_neq_r3),
        .O(sync_cntr0__4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sync_cntr[3]_i_2 
       (.I0(sync_cntr_reg[2]),
        .I1(sync_cntr_reg[3]),
        .I2(sync_cntr_reg[0]),
        .I3(sync_cntr_reg[1]),
        .O(\sync_cntr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_cntr[3]_i_3 
       (.I0(sync_cntr_reg[0]),
        .I1(sync_cntr_reg[1]),
        .I2(sync_cntr_reg[2]),
        .I3(sync_cntr_reg[3]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[0] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sync_cntr_reg[0]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[1] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sync_cntr_reg[1]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[2] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(\sync_cntr[2]_i_1_n_0 ),
        .Q(sync_cntr_reg[2]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[3] 
       (.C(\device_temp_sync_r5_reg[11]_0 ),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sync_cntr_reg[3]),
        .R(sync_cntr0__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  XADC #(
    .INIT_40(16'h1000),
    .INIT_41(16'h2FFF),
    .INIT_42(16'h0800),
    .INIT_43(16'h0000),
    .INIT_44(16'h0000),
    .INIT_45(16'h0000),
    .INIT_46(16'h0000),
    .INIT_47(16'h0000),
    .INIT_48(16'h0101),
    .INIT_49(16'h0000),
    .INIT_4A(16'h0100),
    .INIT_4B(16'h0000),
    .INIT_4C(16'h0000),
    .INIT_4D(16'h0000),
    .INIT_4E(16'h0000),
    .INIT_4F(16'h0000),
    .INIT_50(16'hB5ED),
    .INIT_51(16'h57E4),
    .INIT_52(16'hA147),
    .INIT_53(16'hCA33),
    .INIT_54(16'hA93A),
    .INIT_55(16'h52C6),
    .INIT_56(16'h9555),
    .INIT_57(16'hAE4E),
    .INIT_58(16'h5999),
    .INIT_59(16'h0000),
    .INIT_5A(16'h0000),
    .INIT_5B(16'h0000),
    .INIT_5C(16'h5111),
    .INIT_5D(16'h0000),
    .INIT_5E(16'h0000),
    .INIT_5F(16'h0000),
    .IS_CONVSTCLK_INVERTED(1'b0),
    .IS_DCLK_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SIM_MONITOR_FILE("design.txt")) 
    \xadc_supplied_temperature.XADC_inst 
       (.ALM(\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED [7:0]),
        .BUSY(\NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ),
        .CHANNEL(\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED [4:0]),
        .CONVST(1'b0),
        .CONVSTCLK(1'b0),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(clk_ref),
        .DEN(\xadc_supplied_temperature.xadc_den ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\xadc_supplied_temperature.xadc_do ),
        .DRDY(\xadc_supplied_temperature.xadc_drdy ),
        .DWE(1'b0),
        .EOC(\NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ),
        .EOS(\NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ),
        .JTAGBUSY(\NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ),
        .JTAGLOCKED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ),
        .JTAGMODIFIED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ),
        .MUXADDR(\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED [4:0]),
        .OT(\NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ),
        .RESET(1'b0),
        .VAUXN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VAUXP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VN(1'b0),
        .VP(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \xadc_supplied_temperature.rst_r1_reg 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.rst_r1_reg_0 ),
        .Q(\xadc_supplied_temperature.rst_r1 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \xadc_supplied_temperature.rst_r2_reg 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.rst_r1 ),
        .Q(\xadc_supplied_temperature.rst_r2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xadc_supplied_temperature.sample_en_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [10]),
        .I1(\xadc_supplied_temperature.sample_en_i_2_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [8]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [9]),
        .O(\xadc_supplied_temperature.sample_en_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \xadc_supplied_temperature.sample_en_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [5]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [4]),
        .O(\xadc_supplied_temperature.sample_en_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_en_reg 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_en_i_1_n_0 ),
        .Q(\xadc_supplied_temperature.sample_en ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xadc_supplied_temperature.sample_timer[0]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \xadc_supplied_temperature.sample_timer[10]_i_1 
       (.I0(\xadc_supplied_temperature.rst_r2 ),
        .I1(\xadc_supplied_temperature.xadc_den ),
        .O(\xadc_supplied_temperature.sample_timer0__20 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xadc_supplied_temperature.sample_timer[10]_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [8]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I2(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I3(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [9]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [10]),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xadc_supplied_temperature.sample_timer[10]_i_3 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [5]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [4]),
        .O(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xadc_supplied_temperature.sample_timer[1]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xadc_supplied_temperature.sample_timer[2]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xadc_supplied_temperature.sample_timer[3]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xadc_supplied_temperature.sample_timer[4]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xadc_supplied_temperature.sample_timer[5]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [3]),
        .I1(\xadc_supplied_temperature.sample_timer_reg [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [2]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [4]),
        .I5(\xadc_supplied_temperature.sample_timer_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xadc_supplied_temperature.sample_timer[6]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I1(\xadc_supplied_temperature.sample_timer_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xadc_supplied_temperature.sample_timer[7]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I1(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I2(\xadc_supplied_temperature.sample_timer_reg [7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xadc_supplied_temperature.sample_timer[8]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I1(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xadc_supplied_temperature.sample_timer[9]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg [7]),
        .I1(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg [6]),
        .I3(\xadc_supplied_temperature.sample_timer_reg [8]),
        .I4(\xadc_supplied_temperature.sample_timer_reg [9]),
        .O(p_0_in__0[9]));
  LUT4 #(
    .INIT(16'h000E)) 
    \xadc_supplied_temperature.sample_timer_clr_i_1 
       (.I0(\xadc_supplied_temperature.xadc_den ),
        .I1(\xadc_supplied_temperature.sample_timer_clr ),
        .I2(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .I3(\xadc_supplied_temperature.rst_r2 ),
        .O(\xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_clr_reg 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ),
        .Q(\xadc_supplied_temperature.xadc_den ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000FE)) 
    \xadc_supplied_temperature.sample_timer_en_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_en ),
        .I1(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .I2(\xadc_supplied_temperature.temperature ),
        .I3(\xadc_supplied_temperature.sample_timer_clr ),
        .I4(\xadc_supplied_temperature.rst_r2 ),
        .O(\xadc_supplied_temperature.sample_timer_en_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_en_reg 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_timer_en_i_1_n_0 ),
        .Q(\xadc_supplied_temperature.sample_timer_en ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[0] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[0]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [0]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[10] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[10]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [10]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[1] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[1]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [1]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[2] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[2]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [2]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[3] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[3]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [3]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[4] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[4]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [4]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[5] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[5]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [5]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[6] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[6]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [6]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[7] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[7]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [7]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[8] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[8]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [8]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[9] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.sample_timer_en ),
        .D(p_0_in__0[9]),
        .Q(\xadc_supplied_temperature.sample_timer_reg [9]),
        .R(\xadc_supplied_temperature.sample_timer0__20 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[0] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[0]),
        .Q(device_temp_lcl[0]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[10] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[10]),
        .Q(device_temp_lcl[10]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[11] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[11]),
        .Q(device_temp_lcl[11]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[1] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[1]),
        .Q(device_temp_lcl[1]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[2] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[2]),
        .Q(device_temp_lcl[2]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[3] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[3]),
        .Q(device_temp_lcl[3]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[4] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[4]),
        .Q(device_temp_lcl[4]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[5] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[5]),
        .Q(device_temp_lcl[5]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[6] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[6]),
        .Q(device_temp_lcl[6]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[7] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[7]),
        .Q(device_temp_lcl[7]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[8] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[8]),
        .Q(device_temp_lcl[8]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[9] 
       (.C(clk_ref),
        .CE(\xadc_supplied_temperature.temperature ),
        .D(p_0_in[9]),
        .Q(device_temp_lcl[9]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[10] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [10]),
        .Q(p_0_in[6]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[11] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [11]),
        .Q(p_0_in[7]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[12] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [12]),
        .Q(p_0_in[8]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[13] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [13]),
        .Q(p_0_in[9]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[14] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [14]),
        .Q(p_0_in[10]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[15] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [15]),
        .Q(p_0_in[11]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[4] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [4]),
        .Q(p_0_in[0]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[5] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [5]),
        .Q(p_0_in[1]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[6] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [6]),
        .Q(p_0_in[2]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[7] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [7]),
        .Q(p_0_in[3]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[8] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [8]),
        .Q(p_0_in[4]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[9] 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_do [9]),
        .Q(p_0_in[5]),
        .R(\xadc_supplied_temperature.rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_drdy_r_reg 
       (.C(clk_ref),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.xadc_drdy ),
        .Q(\xadc_supplied_temperature.xadc_drdy_r ),
        .R(\xadc_supplied_temperature.rst_r2 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_cmd" *) 
module DDR3LController_mig_7series_v4_2_ui_cmd
   (E,
    app_en_r2_reg_0,
    \app_addr_r2_reg[25]_0 ,
    \app_cmd_r2_reg[0]_0 ,
    \app_cmd_r2_reg[0]_1 ,
    Q,
    \req_bank_r_lcl_reg[1] ,
    \app_addr_r1_reg[27]_0 ,
    \req_bank_r_lcl_reg[2] ,
    \app_addr_r1_reg[26]_0 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_bank_r_lcl_reg[1]_0 ,
    bank,
    \req_bank_r_lcl_reg[1]_1 ,
    \req_bank_r_lcl_reg[2]_1 ,
    \req_bank_r_lcl_reg[2]_2 ,
    was_wr0,
    \pointer_ram.rams[1].RAM32M0 ,
    \app_cmd_r2_reg[1]_0 ,
    use_addr,
    app_en_r2_reg_1,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0] ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[1] ,
    \wr_req_counter.wr_req_cnt_r_reg[0] ,
    \read_data_indx.rd_data_upd_indx_r_reg ,
    wr_accepted,
    row,
    \app_addr_r1_reg[9]_0 ,
    req_wr_r_lcl0,
    app_rdy_ns,
    CLK,
    req_bank_r,
    rb_hit_busy_r_reg,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    rb_hit_busy_r_reg_6,
    app_en,
    \app_addr_r1_reg[0]_0 ,
    wr_data_buf_addr,
    \strict_mode.rd_data_buf_addr_r_lcl ,
    \wr_req_counter.wr_req_cnt_r ,
    p_0_in,
    req_wr_r_lcl_reg,
    req_wr_r_lcl_reg_0,
    app_addr,
    app_cmd);
  output [0:0]E;
  output app_en_r2_reg_0;
  output \app_addr_r2_reg[25]_0 ;
  output \app_cmd_r2_reg[0]_0 ;
  output \app_cmd_r2_reg[0]_1 ;
  output [1:0]Q;
  output \req_bank_r_lcl_reg[1] ;
  output \app_addr_r1_reg[27]_0 ;
  output \req_bank_r_lcl_reg[2] ;
  output \app_addr_r1_reg[26]_0 ;
  output \req_bank_r_lcl_reg[2]_0 ;
  output \req_bank_r_lcl_reg[1]_0 ;
  output [0:0]bank;
  output \req_bank_r_lcl_reg[1]_1 ;
  output \req_bank_r_lcl_reg[2]_1 ;
  output \req_bank_r_lcl_reg[2]_2 ;
  output was_wr0;
  output [3:0]\pointer_ram.rams[1].RAM32M0 ;
  output \app_cmd_r2_reg[1]_0 ;
  output use_addr;
  output app_en_r2_reg_1;
  output \strict_mode.rd_data_buf_addr_r_lcl_reg[0] ;
  output \strict_mode.rd_data_buf_addr_r_lcl_reg[1] ;
  output \wr_req_counter.wr_req_cnt_r_reg[0] ;
  output \read_data_indx.rd_data_upd_indx_r_reg ;
  output wr_accepted;
  output [14:0]row;
  output [9:0]\app_addr_r1_reg[9]_0 ;
  output req_wr_r_lcl0;
  input app_rdy_ns;
  input CLK;
  input [23:0]req_bank_r;
  input [0:0]rb_hit_busy_r_reg;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input rb_hit_busy_r_reg_4;
  input rb_hit_busy_r_reg_5;
  input rb_hit_busy_r_reg_6;
  input app_en;
  input \app_addr_r1_reg[0]_0 ;
  input [3:0]wr_data_buf_addr;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  input [0:0]\wr_req_counter.wr_req_cnt_r ;
  input [0:0]p_0_in;
  input req_wr_r_lcl_reg;
  input req_wr_r_lcl_reg_0;
  input [27:0]app_addr;
  input [1:0]app_cmd;

  wire CLK;
  wire [0:0]E;
  wire [1:0]Q;
  wire [27:0]app_addr;
  wire app_addr_r10;
  wire \app_addr_r1_reg[0]_0 ;
  wire \app_addr_r1_reg[26]_0 ;
  wire \app_addr_r1_reg[27]_0 ;
  wire [9:0]\app_addr_r1_reg[9]_0 ;
  wire \app_addr_r1_reg_n_0_[0] ;
  wire \app_addr_r1_reg_n_0_[10] ;
  wire \app_addr_r1_reg_n_0_[11] ;
  wire \app_addr_r1_reg_n_0_[12] ;
  wire \app_addr_r1_reg_n_0_[13] ;
  wire \app_addr_r1_reg_n_0_[14] ;
  wire \app_addr_r1_reg_n_0_[15] ;
  wire \app_addr_r1_reg_n_0_[16] ;
  wire \app_addr_r1_reg_n_0_[17] ;
  wire \app_addr_r1_reg_n_0_[18] ;
  wire \app_addr_r1_reg_n_0_[19] ;
  wire \app_addr_r1_reg_n_0_[1] ;
  wire \app_addr_r1_reg_n_0_[20] ;
  wire \app_addr_r1_reg_n_0_[21] ;
  wire \app_addr_r1_reg_n_0_[22] ;
  wire \app_addr_r1_reg_n_0_[23] ;
  wire \app_addr_r1_reg_n_0_[24] ;
  wire \app_addr_r1_reg_n_0_[2] ;
  wire \app_addr_r1_reg_n_0_[3] ;
  wire \app_addr_r1_reg_n_0_[4] ;
  wire \app_addr_r1_reg_n_0_[5] ;
  wire \app_addr_r1_reg_n_0_[6] ;
  wire \app_addr_r1_reg_n_0_[7] ;
  wire \app_addr_r1_reg_n_0_[8] ;
  wire \app_addr_r1_reg_n_0_[9] ;
  wire \app_addr_r2_reg[25]_0 ;
  wire \app_addr_r2_reg_n_0_[0] ;
  wire \app_addr_r2_reg_n_0_[10] ;
  wire \app_addr_r2_reg_n_0_[11] ;
  wire \app_addr_r2_reg_n_0_[12] ;
  wire \app_addr_r2_reg_n_0_[13] ;
  wire \app_addr_r2_reg_n_0_[14] ;
  wire \app_addr_r2_reg_n_0_[15] ;
  wire \app_addr_r2_reg_n_0_[16] ;
  wire \app_addr_r2_reg_n_0_[17] ;
  wire \app_addr_r2_reg_n_0_[18] ;
  wire \app_addr_r2_reg_n_0_[19] ;
  wire \app_addr_r2_reg_n_0_[1] ;
  wire \app_addr_r2_reg_n_0_[20] ;
  wire \app_addr_r2_reg_n_0_[21] ;
  wire \app_addr_r2_reg_n_0_[22] ;
  wire \app_addr_r2_reg_n_0_[23] ;
  wire \app_addr_r2_reg_n_0_[24] ;
  wire \app_addr_r2_reg_n_0_[2] ;
  wire \app_addr_r2_reg_n_0_[3] ;
  wire \app_addr_r2_reg_n_0_[4] ;
  wire \app_addr_r2_reg_n_0_[5] ;
  wire \app_addr_r2_reg_n_0_[6] ;
  wire \app_addr_r2_reg_n_0_[7] ;
  wire \app_addr_r2_reg_n_0_[8] ;
  wire \app_addr_r2_reg_n_0_[9] ;
  wire [1:0]app_cmd;
  wire \app_cmd_r2_reg[0]_0 ;
  wire \app_cmd_r2_reg[0]_1 ;
  wire \app_cmd_r2_reg[1]_0 ;
  wire app_en;
  wire app_en_ns1;
  wire app_en_ns2;
  wire app_en_r1;
  wire app_en_r2_reg_0;
  wire app_en_r2_reg_1;
  wire app_rdy_ns;
  wire [0:0]bank;
  wire [0:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire [2:0]p_1_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire [3:0]\pointer_ram.rams[1].RAM32M0 ;
  wire rb_hit_busy_r_i_2__0_n_0;
  wire rb_hit_busy_r_i_2__1_n_0;
  wire rb_hit_busy_r_i_2__2_n_0;
  wire rb_hit_busy_r_i_2__3_n_0;
  wire rb_hit_busy_r_i_2__4_n_0;
  wire rb_hit_busy_r_i_2__5_n_0;
  wire rb_hit_busy_r_i_2__6_n_0;
  wire rb_hit_busy_r_i_2_n_0;
  wire [0:0]rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire \read_data_indx.rd_data_upd_indx_r_reg ;
  wire [23:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[1]_0 ;
  wire \req_bank_r_lcl_reg[1]_1 ;
  wire \req_bank_r_lcl_reg[2] ;
  wire \req_bank_r_lcl_reg[2]_0 ;
  wire \req_bank_r_lcl_reg[2]_1 ;
  wire \req_bank_r_lcl_reg[2]_2 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire [14:0]row;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[0] ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[1] ;
  wire use_addr;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [0:0]\wr_req_counter.wr_req_cnt_r ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0] ;
  wire write__0;

  LUT2 #(
    .INIT(4'h8)) 
    \app_addr_r1[27]_i_1 
       (.I0(E),
        .I1(app_en),
        .O(app_addr_r10));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[0] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[0]),
        .Q(\app_addr_r1_reg_n_0_[0] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[10] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[10]),
        .Q(\app_addr_r1_reg_n_0_[10] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[11] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[11]),
        .Q(\app_addr_r1_reg_n_0_[11] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[12] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[12]),
        .Q(\app_addr_r1_reg_n_0_[12] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[13] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[13]),
        .Q(\app_addr_r1_reg_n_0_[13] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[14] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[14]),
        .Q(\app_addr_r1_reg_n_0_[14] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[15] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[15]),
        .Q(\app_addr_r1_reg_n_0_[15] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[16] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[16]),
        .Q(\app_addr_r1_reg_n_0_[16] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[17] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[17]),
        .Q(\app_addr_r1_reg_n_0_[17] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[18] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[18]),
        .Q(\app_addr_r1_reg_n_0_[18] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[19] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[19]),
        .Q(\app_addr_r1_reg_n_0_[19] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[1] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[1]),
        .Q(\app_addr_r1_reg_n_0_[1] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[20] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[20]),
        .Q(\app_addr_r1_reg_n_0_[20] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[21] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[21]),
        .Q(\app_addr_r1_reg_n_0_[21] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[22] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[22]),
        .Q(\app_addr_r1_reg_n_0_[22] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[23] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[23]),
        .Q(\app_addr_r1_reg_n_0_[23] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[24] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[24]),
        .Q(\app_addr_r1_reg_n_0_[24] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[25] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[25]),
        .Q(p_1_in[0]),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[26] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[26]),
        .Q(p_1_in[1]),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[27] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[27]),
        .Q(p_1_in[2]),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[2] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[2]),
        .Q(\app_addr_r1_reg_n_0_[2] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[3] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[3]),
        .Q(\app_addr_r1_reg_n_0_[3] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[4] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[4]),
        .Q(\app_addr_r1_reg_n_0_[4] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[5] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[5]),
        .Q(\app_addr_r1_reg_n_0_[5] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[6] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[6]),
        .Q(\app_addr_r1_reg_n_0_[6] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[7] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[7]),
        .Q(\app_addr_r1_reg_n_0_[7] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[8] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[8]),
        .Q(\app_addr_r1_reg_n_0_[8] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[9] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[9]),
        .Q(\app_addr_r1_reg_n_0_[9] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[0] ),
        .Q(\app_addr_r2_reg_n_0_[0] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[10] ),
        .Q(\app_addr_r2_reg_n_0_[10] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[11] ),
        .Q(\app_addr_r2_reg_n_0_[11] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[12] ),
        .Q(\app_addr_r2_reg_n_0_[12] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[13] ),
        .Q(\app_addr_r2_reg_n_0_[13] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[14] ),
        .Q(\app_addr_r2_reg_n_0_[14] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[15] ),
        .Q(\app_addr_r2_reg_n_0_[15] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[16] ),
        .Q(\app_addr_r2_reg_n_0_[16] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[17] ),
        .Q(\app_addr_r2_reg_n_0_[17] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[18] ),
        .Q(\app_addr_r2_reg_n_0_[18] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[19] ),
        .Q(\app_addr_r2_reg_n_0_[19] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[1] ),
        .Q(\app_addr_r2_reg_n_0_[1] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[20] ),
        .Q(\app_addr_r2_reg_n_0_[20] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[21] ),
        .Q(\app_addr_r2_reg_n_0_[21] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[22] ),
        .Q(\app_addr_r2_reg_n_0_[22] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[23] ),
        .Q(\app_addr_r2_reg_n_0_[23] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[24] ),
        .Q(\app_addr_r2_reg_n_0_[24] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[0]),
        .Q(p_0_in_0[0]),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[1]),
        .Q(p_0_in_0[1]),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[2]),
        .Q(p_0_in_0[2]),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[2] ),
        .Q(\app_addr_r2_reg_n_0_[2] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[3] ),
        .Q(\app_addr_r2_reg_n_0_[3] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[4] ),
        .Q(\app_addr_r2_reg_n_0_[4] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[5] ),
        .Q(\app_addr_r2_reg_n_0_[5] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[6] ),
        .Q(\app_addr_r2_reg_n_0_[6] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[7] ),
        .Q(\app_addr_r2_reg_n_0_[7] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[8] ),
        .Q(\app_addr_r2_reg_n_0_[8] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[9] ),
        .Q(\app_addr_r2_reg_n_0_[9] ),
        .R(\app_addr_r1_reg[0]_0 ));
  FDRE \app_cmd_r1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \app_cmd_r1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \app_cmd_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(Q[0]),
        .Q(\app_cmd_r2_reg[0]_1 ),
        .R(1'b0));
  FDRE \app_cmd_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(Q[1]),
        .Q(\app_cmd_r2_reg[1]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    app_en_r1_i_1
       (.I0(app_en),
        .I1(\app_addr_r1_reg[0]_0 ),
        .I2(app_en_r1),
        .I3(E),
        .O(app_en_ns1));
  FDRE app_en_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_en_ns1),
        .Q(app_en_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    app_en_r2_i_1
       (.I0(app_en_r1),
        .I1(\app_addr_r1_reg[0]_0 ),
        .I2(app_en_r2_reg_0),
        .I3(E),
        .O(app_en_ns2));
  FDRE app_en_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_en_ns2),
        .Q(app_en_r2_reg_0),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE #(
    .INIT(1'b0)) 
    app_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_rdy_ns),
        .Q(E),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1 
       (.I0(E),
        .I1(app_en_r2_reg_0),
        .I2(\app_cmd_r2_reg[0]_1 ),
        .I3(\app_cmd_r2_reg[1]_0 ),
        .O(wr_accepted));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    rb_hit_busy_r_i_1
       (.I0(rb_hit_busy_r_reg_0),
        .I1(req_bank_r[1]),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(rb_hit_busy_r_i_2_n_0),
        .O(\req_bank_r_lcl_reg[1] ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__0
       (.I0(rb_hit_busy_r_reg_1),
        .I1(rb_hit_busy_r_i_2__1_n_0),
        .I2(req_bank_r[8]),
        .I3(p_0_in_0[2]),
        .I4(E),
        .I5(p_1_in[2]),
        .O(\req_bank_r_lcl_reg[2] ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__1
       (.I0(rb_hit_busy_r_reg_2),
        .I1(rb_hit_busy_r_i_2__2_n_0),
        .I2(req_bank_r[11]),
        .I3(p_0_in_0[2]),
        .I4(E),
        .I5(p_1_in[2]),
        .O(\req_bank_r_lcl_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    rb_hit_busy_r_i_1__2
       (.I0(rb_hit_busy_r_reg_3),
        .I1(req_bank_r[13]),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(rb_hit_busy_r_i_2__3_n_0),
        .O(\req_bank_r_lcl_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000088822282)) 
    rb_hit_busy_r_i_1__3
       (.I0(rb_hit_busy_r_reg_4),
        .I1(req_bank_r[16]),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(rb_hit_busy_r_i_2__4_n_0),
        .O(\req_bank_r_lcl_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__4
       (.I0(rb_hit_busy_r_reg_5),
        .I1(rb_hit_busy_r_i_2__5_n_0),
        .I2(req_bank_r[20]),
        .I3(p_0_in_0[2]),
        .I4(E),
        .I5(p_1_in[2]),
        .O(\req_bank_r_lcl_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__5
       (.I0(rb_hit_busy_r_reg_6),
        .I1(rb_hit_busy_r_i_2__6_n_0),
        .I2(req_bank_r[23]),
        .I3(p_0_in_0[2]),
        .I4(E),
        .I5(p_1_in[2]),
        .O(\req_bank_r_lcl_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h00000000A80802A2)) 
    rb_hit_busy_r_i_1__6
       (.I0(rb_hit_busy_r_i_2__0_n_0),
        .I1(p_0_in_0[0]),
        .I2(E),
        .I3(p_1_in[0]),
        .I4(req_bank_r[3]),
        .I5(rb_hit_busy_r_reg),
        .O(\app_addr_r2_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[0]),
        .I4(\app_addr_r1_reg[27]_0 ),
        .I5(req_bank_r[2]),
        .O(rb_hit_busy_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    rb_hit_busy_r_i_2__0
       (.I0(req_bank_r[4]),
        .I1(p_1_in[1]),
        .I2(E),
        .I3(p_0_in_0[1]),
        .I4(req_bank_r[5]),
        .I5(\app_addr_r1_reg[27]_0 ),
        .O(rb_hit_busy_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__1
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[6]),
        .I4(\app_addr_r1_reg[26]_0 ),
        .I5(req_bank_r[7]),
        .O(rb_hit_busy_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__2
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[9]),
        .I4(\app_addr_r1_reg[26]_0 ),
        .I5(req_bank_r[10]),
        .O(rb_hit_busy_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__3
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[14]),
        .I4(bank),
        .I5(req_bank_r[12]),
        .O(rb_hit_busy_r_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__4
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[15]),
        .I4(\app_addr_r1_reg[27]_0 ),
        .I5(req_bank_r[17]),
        .O(rb_hit_busy_r_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__5
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[18]),
        .I4(\app_addr_r1_reg[26]_0 ),
        .I5(req_bank_r[19]),
        .O(rb_hit_busy_r_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__6
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[21]),
        .I4(\app_addr_r1_reg[26]_0 ),
        .I5(req_bank_r[22]),
        .O(rb_hit_busy_r_i_2__6_n_0));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2E2E2E2)) 
    rd_wr_r_lcl_i_2__0
       (.I0(\app_cmd_r2_reg[0]_1 ),
        .I1(E),
        .I2(Q[0]),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\app_cmd_r2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .O(bank));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in_0[1]),
        .O(\app_addr_r1_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .O(\app_addr_r1_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[0]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[0] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[0] ),
        .O(\app_addr_r1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[1]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[1] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[1] ),
        .O(\app_addr_r1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[2]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[2] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[2] ),
        .O(\app_addr_r1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[3] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[3] ),
        .O(\app_addr_r1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[4] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[4] ),
        .O(\app_addr_r1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[5] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[5] ),
        .O(\app_addr_r1_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[6] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[6] ),
        .O(\app_addr_r1_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[7] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[7] ),
        .O(\app_addr_r1_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[8] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[8] ),
        .O(\app_addr_r1_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[9] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[9] ),
        .O(\app_addr_r1_reg[9]_0 [9]));
  LUT6 #(
    .INIT(64'h82B282BE828E8282)) 
    \req_data_buf_addr_r[0]_i_1 
       (.I0(wr_data_buf_addr[0]),
        .I1(\app_cmd_r2_reg[0]_1 ),
        .I2(\app_cmd_r2_reg[1]_0 ),
        .I3(\app_addr_r1_reg[0]_0 ),
        .I4(use_addr),
        .I5(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .O(\pointer_ram.rams[1].RAM32M0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \req_data_buf_addr_r[0]_i_2 
       (.I0(app_en_r2_reg_0),
        .I1(E),
        .O(use_addr));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT5 #(
    .INIT(32'h82BE8282)) 
    \req_data_buf_addr_r[1]_i_1 
       (.I0(wr_data_buf_addr[1]),
        .I1(\app_cmd_r2_reg[0]_1 ),
        .I2(\app_cmd_r2_reg[1]_0 ),
        .I3(\app_addr_r1_reg[0]_0 ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[0] ),
        .O(\pointer_ram.rams[1].RAM32M0 [1]));
  LUT6 #(
    .INIT(64'h828282BE82BE8282)) 
    \req_data_buf_addr_r[2]_i_1 
       (.I0(wr_data_buf_addr[2]),
        .I1(\app_cmd_r2_reg[0]_1 ),
        .I2(\app_cmd_r2_reg[1]_0 ),
        .I3(\app_addr_r1_reg[0]_0 ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .I5(\strict_mode.rd_data_buf_addr_r_lcl_reg[1] ),
        .O(\pointer_ram.rams[1].RAM32M0 [2]));
  LUT6 #(
    .INIT(64'h888B8B8B8B888888)) 
    \req_data_buf_addr_r[3]_i_1 
       (.I0(wr_data_buf_addr[3]),
        .I1(write__0),
        .I2(\app_addr_r1_reg[0]_0 ),
        .I3(\strict_mode.rd_data_buf_addr_r_lcl_reg[1] ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .I5(\strict_mode.rd_data_buf_addr_r_lcl [3]),
        .O(\pointer_ram.rams[1].RAM32M0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \req_data_buf_addr_r[3]_i_2 
       (.I0(\app_cmd_r2_reg[1]_0 ),
        .I1(\app_cmd_r2_reg[0]_1 ),
        .O(write__0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \req_data_buf_addr_r[3]_i_3 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl [1]),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .I2(\app_cmd_r2_reg[1]_0 ),
        .I3(\app_cmd_r2_reg[0]_1 ),
        .I4(E),
        .I5(app_en_r2_reg_0),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[0]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[10] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[10] ),
        .O(row[0]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[10]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[20] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[20] ),
        .O(row[10]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[11]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[21] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[21] ),
        .O(row[11]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[12]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .O(row[12]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[13]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[23] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[23] ),
        .O(row[13]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[14]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[24] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[24] ),
        .O(row[14]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[1]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[11] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[11] ),
        .O(row[1]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[2]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[12] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[12] ),
        .O(row[2]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[13] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[13] ),
        .O(row[3]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[14] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[14] ),
        .O(row[4]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[15] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[15] ),
        .O(row[5]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[16] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[16] ),
        .O(row[6]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[17] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[17] ),
        .O(row[7]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[18] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[18] ),
        .O(row[8]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[19] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[19] ),
        .O(row[9]));
  LUT2 #(
    .INIT(4'hB)) 
    req_wr_r_lcl_i_1
       (.I0(req_wr_r_lcl_reg),
        .I1(req_wr_r_lcl_reg_0),
        .O(req_wr_r_lcl0));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \strict_mode.rd_data_buf_addr_r_lcl[0]_i_1 
       (.I0(app_en_r2_reg_0),
        .I1(E),
        .I2(\app_cmd_r2_reg[0]_1 ),
        .I3(\app_cmd_r2_reg[1]_0 ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .O(app_en_r2_reg_1));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \strict_mode.rd_data_buf_addr_r_lcl[1]_i_1 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .I1(\app_cmd_r2_reg[1]_0 ),
        .I2(\app_cmd_r2_reg[0]_1 ),
        .I3(E),
        .I4(app_en_r2_reg_0),
        .I5(\strict_mode.rd_data_buf_addr_r_lcl [1]),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[0] ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    was_wr_i_1
       (.I0(\app_cmd_r2_reg[0]_1 ),
        .I1(E),
        .I2(Q[0]),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_r),
        .O(was_wr0));
  LUT6 #(
    .INIT(64'h955555956AAAAA6A)) 
    \wr_req_counter.wr_req_cnt_r[0]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r ),
        .I1(E),
        .I2(app_en_r2_reg_0),
        .I3(\app_cmd_r2_reg[0]_1 ),
        .I4(\app_cmd_r2_reg[1]_0 ),
        .I5(p_0_in),
        .O(\wr_req_counter.wr_req_cnt_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT5 #(
    .INIT(32'h69AAAAAA)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_3 
       (.I0(p_0_in),
        .I1(\app_cmd_r2_reg[1]_0 ),
        .I2(\app_cmd_r2_reg[0]_1 ),
        .I3(app_en_r2_reg_0),
        .I4(E),
        .O(\read_data_indx.rd_data_upd_indx_r_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_rd_data" *) 
module DDR3LController_mig_7series_v4_2_ui_rd_data
   (\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ,
    \strict_mode.rd_data_buf_addr_r_lcl ,
    ADDRD,
    \pointer_ram.pointer_wr_data ,
    CLK,
    use_addr,
    app_cmd_r2,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ,
    Q,
    ADDRA,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_1 );
  output \rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ;
  output [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  output [3:0]ADDRD;
  output [3:0]\pointer_ram.pointer_wr_data ;
  input CLK;
  input use_addr;
  input [1:0]app_cmd_r2;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;
  input [3:0]Q;
  input [3:0]ADDRA;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [3:0]ADDRD;
  wire CLK;
  wire [3:0]Q;
  wire [1:0]app_cmd_r2;
  wire [4:0]p_0_in__2;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire [3:0]ram_init_addr;
  wire \rd_buf_indx.ram_init_done_ns ;
  wire \rd_buf_indx.ram_init_done_r_lcl_inv_i_2_n_0 ;
  wire \rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ;
  wire [4:4]\rd_buf_indx.rd_buf_indx_r_reg ;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  wire \strict_mode.rd_data_buf_addr_r_lcl[2]_i_1_n_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[0]_1 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ;
  wire use_addr;

  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_2 
       (.I0(ADDRA[1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[1]),
        .O(\pointer_ram.pointer_wr_data [1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_3 
       (.I0(ADDRA[0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[0]),
        .O(\pointer_ram.pointer_wr_data [0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_4 
       (.I0(Q[3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[3]),
        .O(ADDRD[3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_5 
       (.I0(Q[2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[2]),
        .O(ADDRD[2]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_6 
       (.I0(Q[1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[1]),
        .O(ADDRD[1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[0].RAM32M0_i_7 
       (.I0(Q[0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[0]),
        .O(ADDRD[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[1].RAM32M0_i_1 
       (.I0(ADDRA[3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[3]),
        .O(\pointer_ram.pointer_wr_data [3]));
  LUT3 #(
    .INIT(8'hE2)) 
    \pointer_ram.rams[1].RAM32M0_i_2 
       (.I0(ADDRA[2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .I2(ram_init_addr[2]),
        .O(\pointer_ram.pointer_wr_data [2]));
  LUT4 #(
    .INIT(16'hFBF0)) 
    \rd_buf_indx.ram_init_done_r_lcl_inv_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_inv_i_2_n_0 ),
        .I1(\rd_buf_indx.rd_buf_indx_r_reg ),
        .I2(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ),
        .I3(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .O(\rd_buf_indx.ram_init_done_ns ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_buf_indx.ram_init_done_r_lcl_inv_i_2 
       (.I0(ram_init_addr[2]),
        .I1(ram_init_addr[1]),
        .I2(ram_init_addr[0]),
        .I3(ram_init_addr[3]),
        .O(\rd_buf_indx.ram_init_done_r_lcl_inv_i_2_n_0 ));
  (* inverted = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rd_buf_indx.ram_init_done_r_lcl_reg_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.ram_init_done_ns ),
        .Q(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_buf_indx.rd_buf_indx_r[0]_i_1 
       (.I0(ram_init_addr[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_buf_indx.rd_buf_indx_r[1]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_buf_indx.rd_buf_indx_r[2]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .I2(ram_init_addr[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_buf_indx.rd_buf_indx_r[3]_i_1 
       (.I0(ram_init_addr[2]),
        .I1(ram_init_addr[1]),
        .I2(ram_init_addr[0]),
        .I3(ram_init_addr[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_buf_indx.rd_buf_indx_r[4]_i_1 
       (.I0(ram_init_addr[3]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[2]),
        .I4(\rd_buf_indx.rd_buf_indx_r_reg ),
        .O(p_0_in__2[4]));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[0] 
       (.C(CLK),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[0]),
        .Q(ram_init_addr[0]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[1] 
       (.C(CLK),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[1]),
        .Q(ram_init_addr[1]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[2] 
       (.C(CLK),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[2]),
        .Q(ram_init_addr[2]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[3] 
       (.C(CLK),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[3]),
        .Q(ram_init_addr[3]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[4] 
       (.C(CLK),
        .CE(\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 ),
        .D(p_0_in__2[4]),
        .Q(\rd_buf_indx.rd_buf_indx_r_reg ),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \strict_mode.rd_data_buf_addr_r_lcl[2]_i_1 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .I1(use_addr),
        .I2(app_cmd_r2[0]),
        .I3(app_cmd_r2[1]),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .I5(\strict_mode.rd_data_buf_addr_r_lcl [1]),
        .O(\strict_mode.rd_data_buf_addr_r_lcl[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .I2(\strict_mode.rd_data_buf_addr_r_lcl [3]),
        .O(\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_1 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [0]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [1]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl[2]_i_1_n_0 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [2]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1_n_0 ),
        .Q(\strict_mode.rd_data_buf_addr_r_lcl [3]),
        .R(\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_top" *) 
module DDR3LController_mig_7series_v4_2_ui_top
   (app_rdy_r_reg,
    app_en_r2,
    \rd_buf_indx.ram_init_done_r_lcl_reg_inv ,
    app_wdf_rdy,
    \app_addr_r2_reg[25] ,
    \app_cmd_r2_reg[0] ,
    app_cmd_r2,
    Q,
    \req_bank_r_lcl_reg[1] ,
    bank,
    \req_bank_r_lcl_reg[2] ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_bank_r_lcl_reg[1]_0 ,
    \req_bank_r_lcl_reg[1]_1 ,
    \req_bank_r_lcl_reg[2]_1 ,
    \req_bank_r_lcl_reg[2]_2 ,
    was_wr0,
    \pointer_ram.rams[1].RAM32M0 ,
    row,
    \app_addr_r1_reg[9] ,
    req_wr_r_lcl0,
    \write_buffer.wr_buf_out_data_reg[71] ,
    CLK,
    \pointer_ram.pointer_we ,
    ADDRA,
    E,
    req_bank_r,
    rb_hit_busy_r_reg,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    rb_hit_busy_r_reg_4,
    rb_hit_busy_r_reg_5,
    rb_hit_busy_r_reg_6,
    accept_ns,
    app_en,
    \wr_req_counter.wr_req_cnt_r_reg[0] ,
    app_wdf_wren,
    app_wdf_end,
    app_wdf_mask,
    app_wdf_data,
    req_wr_r_lcl_reg,
    req_wr_r_lcl_reg_0,
    app_addr,
    app_cmd);
  output app_rdy_r_reg;
  output app_en_r2;
  output [0:0]\rd_buf_indx.ram_init_done_r_lcl_reg_inv ;
  output app_wdf_rdy;
  output \app_addr_r2_reg[25] ;
  output \app_cmd_r2_reg[0] ;
  output [1:0]app_cmd_r2;
  output [1:0]Q;
  output \req_bank_r_lcl_reg[1] ;
  output [2:0]bank;
  output \req_bank_r_lcl_reg[2] ;
  output \req_bank_r_lcl_reg[2]_0 ;
  output \req_bank_r_lcl_reg[1]_0 ;
  output \req_bank_r_lcl_reg[1]_1 ;
  output \req_bank_r_lcl_reg[2]_1 ;
  output \req_bank_r_lcl_reg[2]_2 ;
  output was_wr0;
  output [3:0]\pointer_ram.rams[1].RAM32M0 ;
  output [14:0]row;
  output [9:0]\app_addr_r1_reg[9] ;
  output req_wr_r_lcl0;
  output [71:0]\write_buffer.wr_buf_out_data_reg[71] ;
  input CLK;
  input \pointer_ram.pointer_we ;
  input [4:0]ADDRA;
  input [0:0]E;
  input [23:0]req_bank_r;
  input [0:0]rb_hit_busy_r_reg;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input rb_hit_busy_r_reg_4;
  input rb_hit_busy_r_reg_5;
  input rb_hit_busy_r_reg_6;
  input accept_ns;
  input app_en;
  input \wr_req_counter.wr_req_cnt_r_reg[0] ;
  input app_wdf_wren;
  input app_wdf_end;
  input [7:0]app_wdf_mask;
  input [63:0]app_wdf_data;
  input req_wr_r_lcl_reg;
  input req_wr_r_lcl_reg_0;
  input [27:0]app_addr;
  input [1:0]app_cmd;

  wire [4:0]ADDRA;
  wire CLK;
  wire [0:0]E;
  wire [1:0]Q;
  wire accept_ns;
  wire [27:0]app_addr;
  wire [9:0]\app_addr_r1_reg[9] ;
  wire \app_addr_r2_reg[25] ;
  wire [1:0]app_cmd;
  wire [1:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0] ;
  wire app_en;
  wire app_en_r2;
  wire app_rdy_ns;
  wire app_rdy_r_reg;
  wire [63:0]app_wdf_data;
  wire app_wdf_end;
  wire [7:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire [2:0]bank;
  wire [0:0]p_0_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire \pointer_ram.pointer_we ;
  wire [3:0]\pointer_ram.pointer_wr_addr ;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire [3:0]\pointer_ram.rams[1].RAM32M0 ;
  wire [0:0]rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rb_hit_busy_r_reg_4;
  wire rb_hit_busy_r_reg_5;
  wire rb_hit_busy_r_reg_6;
  wire [0:0]\rd_buf_indx.ram_init_done_r_lcl_reg_inv ;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg ;
  wire [23:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire \req_bank_r_lcl_reg[1]_0 ;
  wire \req_bank_r_lcl_reg[1]_1 ;
  wire \req_bank_r_lcl_reg[2] ;
  wire \req_bank_r_lcl_reg[2]_0 ;
  wire \req_bank_r_lcl_reg[2]_1 ;
  wire \req_bank_r_lcl_reg[2]_2 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire [14:0]row;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl ;
  wire ui_cmd0_n_24;
  wire ui_cmd0_n_25;
  wire ui_cmd0_n_26;
  wire ui_cmd0_n_27;
  wire ui_cmd0_n_28;
  wire use_addr;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [0:0]\wr_req_counter.wr_req_cnt_r ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0] ;
  wire [71:0]\write_buffer.wr_buf_out_data_reg[71] ;

  DDR3LController_mig_7series_v4_2_ui_cmd ui_cmd0
       (.CLK(CLK),
        .E(app_rdy_r_reg),
        .Q(Q),
        .app_addr(app_addr),
        .\app_addr_r1_reg[0]_0 (\wr_req_counter.wr_req_cnt_r_reg[0] ),
        .\app_addr_r1_reg[26]_0 (bank[1]),
        .\app_addr_r1_reg[27]_0 (bank[2]),
        .\app_addr_r1_reg[9]_0 (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[25]_0 (\app_addr_r2_reg[25] ),
        .app_cmd(app_cmd),
        .\app_cmd_r2_reg[0]_0 (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[0]_1 (app_cmd_r2[0]),
        .\app_cmd_r2_reg[1]_0 (app_cmd_r2[1]),
        .app_en(app_en),
        .app_en_r2_reg_0(app_en_r2),
        .app_en_r2_reg_1(ui_cmd0_n_24),
        .app_rdy_ns(app_rdy_ns),
        .bank(bank[0]),
        .p_0_in(p_0_in),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_r(periodic_rd_r),
        .\pointer_ram.rams[1].RAM32M0 (\pointer_ram.rams[1].RAM32M0 ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_3),
        .rb_hit_busy_r_reg_4(rb_hit_busy_r_reg_4),
        .rb_hit_busy_r_reg_5(rb_hit_busy_r_reg_5),
        .rb_hit_busy_r_reg_6(rb_hit_busy_r_reg_6),
        .\read_data_indx.rd_data_upd_indx_r_reg (ui_cmd0_n_28),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[1] ),
        .\req_bank_r_lcl_reg[1]_0 (\req_bank_r_lcl_reg[1]_0 ),
        .\req_bank_r_lcl_reg[1]_1 (\req_bank_r_lcl_reg[1]_1 ),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2]_0 ),
        .\req_bank_r_lcl_reg[2]_1 (\req_bank_r_lcl_reg[2]_1 ),
        .\req_bank_r_lcl_reg[2]_2 (\req_bank_r_lcl_reg[2]_2 ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg_0),
        .row(row),
        .\strict_mode.rd_data_buf_addr_r_lcl (\strict_mode.rd_data_buf_addr_r_lcl ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[0] (ui_cmd0_n_25),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[1] (ui_cmd0_n_26),
        .use_addr(use_addr),
        .was_wr0(was_wr0),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .\wr_req_counter.wr_req_cnt_r (\wr_req_counter.wr_req_cnt_r ),
        .\wr_req_counter.wr_req_cnt_r_reg[0] (ui_cmd0_n_27));
  DDR3LController_mig_7series_v4_2_ui_rd_data ui_rd_data0
       (.ADDRA(ADDRA[4:1]),
        .ADDRD(\pointer_ram.pointer_wr_addr ),
        .CLK(CLK),
        .Q(\read_data_indx.rd_data_indx_r_reg ),
        .app_cmd_r2(app_cmd_r2),
        .\pointer_ram.pointer_wr_data (\pointer_ram.pointer_wr_data ),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_inv_0 (\rd_buf_indx.ram_init_done_r_lcl_reg_inv ),
        .\strict_mode.rd_data_buf_addr_r_lcl (\strict_mode.rd_data_buf_addr_r_lcl ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_0 (\wr_req_counter.wr_req_cnt_r_reg[0] ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[0]_1 (ui_cmd0_n_24),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 (ui_cmd0_n_25),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 (ui_cmd0_n_26),
        .use_addr(use_addr));
  DDR3LController_mig_7series_v4_2_ui_wr_data ui_wr_data0
       (.ADDRA(ADDRA),
        .ADDRD(\pointer_ram.pointer_wr_addr ),
        .CLK(CLK),
        .E(E),
        .Q(\read_data_indx.rd_data_indx_r_reg ),
        .accept_ns(accept_ns),
        .app_rdy_ns(app_rdy_ns),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_rdy_r_copy3_reg_0(\rd_buf_indx.ram_init_done_r_lcl_reg_inv ),
        .app_wdf_wren(app_wdf_wren),
        .p_0_in(p_0_in),
        .\pointer_ram.pointer_we (\pointer_ram.pointer_we ),
        .\pointer_ram.pointer_wr_data (\pointer_ram.pointer_wr_data ),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .\wr_req_counter.wr_req_cnt_r_reg[0]_0 (\wr_req_counter.wr_req_cnt_r ),
        .\wr_req_counter.wr_req_cnt_r_reg[0]_1 (ui_cmd0_n_27),
        .\wr_req_counter.wr_req_cnt_r_reg[0]_2 (\wr_req_counter.wr_req_cnt_r_reg[0] ),
        .\wr_req_counter.wr_req_cnt_r_reg[4]_0 (ui_cmd0_n_28),
        .\write_buffer.wr_buf_out_data_reg[71]_0 (\write_buffer.wr_buf_out_data_reg[71] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_wr_data" *) 
module DDR3LController_mig_7series_v4_2_ui_wr_data
   (wr_data_buf_addr,
    p_0_in,
    app_wdf_rdy,
    app_rdy_ns,
    \wr_req_counter.wr_req_cnt_r_reg[0]_0 ,
    Q,
    \write_buffer.wr_buf_out_data_reg[71]_0 ,
    CLK,
    \pointer_ram.pointer_we ,
    \pointer_ram.pointer_wr_data ,
    ADDRD,
    ADDRA,
    E,
    \wr_req_counter.wr_req_cnt_r_reg[0]_1 ,
    accept_ns,
    wr_accepted,
    \wr_req_counter.wr_req_cnt_r_reg[4]_0 ,
    \wr_req_counter.wr_req_cnt_r_reg[0]_2 ,
    app_wdf_wren,
    app_wdf_end,
    app_wdf_rdy_r_copy3_reg_0,
    app_wdf_mask,
    app_wdf_data);
  output [3:0]wr_data_buf_addr;
  output [0:0]p_0_in;
  output app_wdf_rdy;
  output app_rdy_ns;
  output [0:0]\wr_req_counter.wr_req_cnt_r_reg[0]_0 ;
  output [3:0]Q;
  output [71:0]\write_buffer.wr_buf_out_data_reg[71]_0 ;
  input CLK;
  input \pointer_ram.pointer_we ;
  input [3:0]\pointer_ram.pointer_wr_data ;
  input [3:0]ADDRD;
  input [4:0]ADDRA;
  input [0:0]E;
  input \wr_req_counter.wr_req_cnt_r_reg[0]_1 ;
  input accept_ns;
  input wr_accepted;
  input \wr_req_counter.wr_req_cnt_r_reg[4]_0 ;
  input \wr_req_counter.wr_req_cnt_r_reg[0]_2 ;
  input app_wdf_wren;
  input app_wdf_end;
  input [0:0]app_wdf_rdy_r_copy3_reg_0;
  input [7:0]app_wdf_mask;
  input [63:0]app_wdf_data;

  wire [4:0]ADDRA;
  wire [3:0]ADDRD;
  wire CLK;
  wire [0:0]E;
  wire [3:0]Q;
  wire accept_ns;
  wire app_rdy_ns;
  wire app_rdy_r_i_2_n_0;
  wire [63:0]app_wdf_data;
  wire [63:0]app_wdf_data_r1;
  wire app_wdf_end;
  wire app_wdf_end_ns1;
  wire app_wdf_end_r1;
  wire [7:0]app_wdf_mask;
  wire [7:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_wdf_rdy_r_copy1;
  wire app_wdf_rdy_r_copy2;
  wire app_wdf_rdy_r_copy3;
  wire [0:0]app_wdf_rdy_r_copy3_reg_0;
  wire app_wdf_wren;
  wire app_wdf_wren_ns1;
  wire app_wdf_wren_r1;
  wire [3:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg ;
  wire \occupied_counter.occ_cnt[15]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt_reg_n_0_[0] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[10] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[11] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[12] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[13] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[15] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[1] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[2] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[3] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[4] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[5] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[6] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[7] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[8] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[9] ;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire [1:1]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [3:0]p_0_in__1;
  wire [15:0]p_1_in;
  wire p_4_in;
  wire \pointer_ram.pointer_we ;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire [4:1]wb_wr_data_addr_w;
  wire wdf_rdy_ns;
  wire wr_accepted;
  wire [71:0]wr_buf_out_data_w;
  wire [3:0]wr_data_buf_addr;
  wire [3:0]wr_data_pntr;
  wire [4:1]\wr_req_counter.wr_req_cnt_r ;
  wire \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_2_n_0 ;
  wire [0:0]\wr_req_counter.wr_req_cnt_r_reg[0]_0 ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0]_1 ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0]_2 ;
  wire \wr_req_counter.wr_req_cnt_r_reg[4]_0 ;
  wire [71:0]\write_buffer.wr_buf_in_data ;
  wire [71:0]\write_buffer.wr_buf_out_data_reg[71]_0 ;
  wire \write_data_control.wb_wr_data_addr0_ns ;
  wire \write_data_control.wb_wr_data_addr0_r ;
  wire [4:1]\write_data_control.wb_wr_data_addr_r ;
  wire \write_data_control.wr_data_addr_le ;
  wire \write_data_control.wr_data_indx_r[3]_i_3_n_0 ;
  wire [3:0]\write_data_control.wr_data_indx_r_reg ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    app_rdy_r_i_1
       (.I0(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_1 ),
        .I2(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .I3(app_rdy_r_i_2_n_0),
        .I4(accept_ns),
        .I5(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ),
        .O(app_rdy_ns));
  LUT6 #(
    .INIT(64'hEAAAAAAEBFFFFFFB)) 
    app_rdy_r_i_2
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[4]_0 ),
        .I2(\wr_req_counter.wr_req_cnt_r [3]),
        .I3(\wr_req_counter.wr_req_cnt_r[4]_i_2_n_0 ),
        .I4(\wr_req_counter.wr_req_cnt_r [2]),
        .I5(\wr_req_counter.wr_req_cnt_r [4]),
        .O(app_rdy_r_i_2_n_0));
  FDRE \app_wdf_data_r1_reg[0] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[0]),
        .Q(app_wdf_data_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[10] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[10]),
        .Q(app_wdf_data_r1[10]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[11] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[11]),
        .Q(app_wdf_data_r1[11]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[12] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[12]),
        .Q(app_wdf_data_r1[12]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[13] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[13]),
        .Q(app_wdf_data_r1[13]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[14] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[14]),
        .Q(app_wdf_data_r1[14]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[15] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[15]),
        .Q(app_wdf_data_r1[15]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[16] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[16]),
        .Q(app_wdf_data_r1[16]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[17] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[17]),
        .Q(app_wdf_data_r1[17]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[18] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[18]),
        .Q(app_wdf_data_r1[18]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[19] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[19]),
        .Q(app_wdf_data_r1[19]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[1] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[1]),
        .Q(app_wdf_data_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[20] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[20]),
        .Q(app_wdf_data_r1[20]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[21] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[21]),
        .Q(app_wdf_data_r1[21]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[22] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[22]),
        .Q(app_wdf_data_r1[22]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[23] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[23]),
        .Q(app_wdf_data_r1[23]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[24] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[24]),
        .Q(app_wdf_data_r1[24]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[25] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[25]),
        .Q(app_wdf_data_r1[25]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[26] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[26]),
        .Q(app_wdf_data_r1[26]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[27] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[27]),
        .Q(app_wdf_data_r1[27]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[28] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[28]),
        .Q(app_wdf_data_r1[28]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[29] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[29]),
        .Q(app_wdf_data_r1[29]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[2] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[2]),
        .Q(app_wdf_data_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[30] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[30]),
        .Q(app_wdf_data_r1[30]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[31] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[31]),
        .Q(app_wdf_data_r1[31]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[32] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[32]),
        .Q(app_wdf_data_r1[32]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[33] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[33]),
        .Q(app_wdf_data_r1[33]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[34] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[34]),
        .Q(app_wdf_data_r1[34]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[35] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[35]),
        .Q(app_wdf_data_r1[35]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[36] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[36]),
        .Q(app_wdf_data_r1[36]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[37] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[37]),
        .Q(app_wdf_data_r1[37]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[38] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[38]),
        .Q(app_wdf_data_r1[38]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[39] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[39]),
        .Q(app_wdf_data_r1[39]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[3] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[3]),
        .Q(app_wdf_data_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[40] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[40]),
        .Q(app_wdf_data_r1[40]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[41] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[41]),
        .Q(app_wdf_data_r1[41]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[42] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[42]),
        .Q(app_wdf_data_r1[42]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[43] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[43]),
        .Q(app_wdf_data_r1[43]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[44] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[44]),
        .Q(app_wdf_data_r1[44]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[45] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[45]),
        .Q(app_wdf_data_r1[45]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[46] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[46]),
        .Q(app_wdf_data_r1[46]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[47] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[47]),
        .Q(app_wdf_data_r1[47]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[48] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[48]),
        .Q(app_wdf_data_r1[48]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[49] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[49]),
        .Q(app_wdf_data_r1[49]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[4] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[4]),
        .Q(app_wdf_data_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[50] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[50]),
        .Q(app_wdf_data_r1[50]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[51] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[51]),
        .Q(app_wdf_data_r1[51]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[52] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[52]),
        .Q(app_wdf_data_r1[52]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[53] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[53]),
        .Q(app_wdf_data_r1[53]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[54] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[54]),
        .Q(app_wdf_data_r1[54]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[55] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[55]),
        .Q(app_wdf_data_r1[55]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[56] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[56]),
        .Q(app_wdf_data_r1[56]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[57] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[57]),
        .Q(app_wdf_data_r1[57]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[58] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[58]),
        .Q(app_wdf_data_r1[58]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[59] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[59]),
        .Q(app_wdf_data_r1[59]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[5] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[5]),
        .Q(app_wdf_data_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[60] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[60]),
        .Q(app_wdf_data_r1[60]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[61] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[61]),
        .Q(app_wdf_data_r1[61]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[62] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[62]),
        .Q(app_wdf_data_r1[62]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[63] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[63]),
        .Q(app_wdf_data_r1[63]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[6] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[6]),
        .Q(app_wdf_data_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[7] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[7]),
        .Q(app_wdf_data_r1[7]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[8] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[8]),
        .Q(app_wdf_data_r1[8]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[9] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[9]),
        .Q(app_wdf_data_r1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2230)) 
    app_wdf_end_r1_i_1
       (.I0(app_wdf_end),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy2),
        .O(app_wdf_end_ns1));
  FDRE app_wdf_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_wdf_end_ns1),
        .Q(app_wdf_end_r1),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[0] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[0]),
        .Q(app_wdf_mask_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[1] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[1]),
        .Q(app_wdf_mask_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[2] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[2]),
        .Q(app_wdf_mask_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[3] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[3]),
        .Q(app_wdf_mask_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[4] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[4]),
        .Q(app_wdf_mask_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[5] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[5]),
        .Q(app_wdf_mask_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[6] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[6]),
        .Q(app_wdf_mask_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[7] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[7]),
        .Q(app_wdf_mask_r1[7]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy1),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy2),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy3),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2230)) 
    app_wdf_wren_r1_i_1
       (.I0(app_wdf_wren),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .I2(app_wdf_wren_r1),
        .I3(app_wdf_rdy_r_copy2),
        .O(app_wdf_wren_ns1));
  FDRE app_wdf_wren_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_wdf_wren_ns1),
        .Q(app_wdf_wren_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg [3]),
        .O(p_0_in__0[3]));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[0]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[1]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[2]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[3]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [3]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0500050105010501)) 
    \occupied_counter.app_wdf_rdy_r_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .I1(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .I2(app_wdf_rdy_r_copy3_reg_0),
        .I3(p_0_in),
        .I4(p_4_in),
        .I5(p_0_in__0_0),
        .O(wdf_rdy_ns));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \occupied_counter.app_wdf_rdy_r_i_2 
       (.I0(app_wdf_wren_r1),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .O(p_0_in__0_0));
  (* equivalent_register_removal = "no" *) 
  FDRE \occupied_counter.app_wdf_rdy_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \occupied_counter.occ_cnt[0]_i_1 
       (.I0(app_wdf_rdy_r_copy1),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_wren_r1),
        .I3(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[10]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[11]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[12]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[13]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(p_4_in),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[14]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \occupied_counter.occ_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_wren_r1),
        .O(\occupied_counter.occ_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \occupied_counter.occ_cnt[15]_i_2 
       (.I0(app_wdf_rdy_r_copy1),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_wren_r1),
        .I3(p_4_in),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[1]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[2]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[3]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[4]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[5]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[6]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[7]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[8]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[9]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .O(p_1_in[9]));
  FDRE \occupied_counter.occ_cnt_reg[0] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[10] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[11] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[12] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[13] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[14] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(p_4_in),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[15] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[1] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[2] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[3] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[4] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[5] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[6] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[7] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[8] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \occupied_counter.occ_cnt_reg[9] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[0].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(\pointer_ram.pointer_wr_data [1:0]),
        .DIC(\pointer_ram.pointer_wr_data [1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[1:0]),
        .DOC(wr_data_pntr[1:0]),
        .DOD(\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\pointer_ram.pointer_we ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[1].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(\pointer_ram.pointer_wr_data [3:2]),
        .DIC(\pointer_ram.pointer_wr_data [3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[3:2]),
        .DOC(wr_data_pntr[3:2]),
        .DOD(\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\pointer_ram.pointer_we ));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_data_indx.rd_data_indx_r[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_data_indx.rd_data_indx_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_data_indx.rd_data_indx_r[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_data_indx.rd_data_indx_r[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_in__1[3]));
  FDRE \read_data_indx.rd_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \read_data_indx.rd_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \read_data_indx.rd_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \read_data_indx.rd_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \read_data_indx.rd_data_upd_indx_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \wr_req_counter.wr_req_cnt_r[1]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .I1(p_0_in),
        .I2(wr_accepted),
        .I3(\wr_req_counter.wr_req_cnt_r [1]),
        .O(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \wr_req_counter.wr_req_cnt_r[2]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [1]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .I2(p_0_in),
        .I3(wr_accepted),
        .I4(\wr_req_counter.wr_req_cnt_r [2]),
        .O(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFEFF00800100)) 
    \wr_req_counter.wr_req_cnt_r[3]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [1]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .I2(\wr_req_counter.wr_req_cnt_r [2]),
        .I3(p_0_in),
        .I4(wr_accepted),
        .I5(\wr_req_counter.wr_req_cnt_r [3]),
        .O(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AA9AAAA)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [4]),
        .I1(\wr_req_counter.wr_req_cnt_r [2]),
        .I2(\wr_req_counter.wr_req_cnt_r[4]_i_2_n_0 ),
        .I3(\wr_req_counter.wr_req_cnt_r [3]),
        .I4(\wr_req_counter.wr_req_cnt_r_reg[4]_0 ),
        .I5(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD554)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_2 
       (.I0(\wr_req_counter.wr_req_cnt_r [2]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .I2(\wr_req_counter.wr_req_cnt_r [1]),
        .I3(wr_accepted),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_2_n_0 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r_reg[0]_1 ),
        .Q(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [1]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [2]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [3]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[0]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [0]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[10]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [10]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[11]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [11]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[12]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [12]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[13]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [13]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[14]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [14]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[15]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [15]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[16]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [16]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[17]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [17]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[18]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [18]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[19]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [19]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[1]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [1]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[20]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [20]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[21]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [21]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[22]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [22]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[23]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [23]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[24]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [24]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[25]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [25]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[26]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [26]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[27]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [27]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[28]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [28]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[29]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [29]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[2]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [2]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[30]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [30]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[31]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [31]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[32]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [32]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[33]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [33]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[34]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [34]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[35]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [35]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[36]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [36]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[37]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [37]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[38]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [38]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[39]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [39]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[3]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [3]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[40]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [40]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[41]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [41]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[42]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [42]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[43]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [43]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[44]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [44]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[45]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [45]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[46]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [46]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[47]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [47]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[48]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [48]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[49]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [49]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[4]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[50]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [50]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[51]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [51]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[52]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [52]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[53]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [53]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[54]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [54]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[55]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [55]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[56]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [56]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[57]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [57]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[58]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [58]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[59]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [59]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[5]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [5]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[60]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [60]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[61]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [61]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[62]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [62]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[63]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [63]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[64]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [64]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[65]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [65]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[66]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [66]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[67]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [67]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[68]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [68]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[69]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [69]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[6]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [6]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[70]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [70]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[71]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [71]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[7]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [7]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[8]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [8]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[9]),
        .Q(\write_buffer.wr_buf_out_data_reg[71]_0 [9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [5:4]),
        .DIB(\write_buffer.wr_buf_in_data [3:2]),
        .DIC(\write_buffer.wr_buf_in_data [1:0]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[5:4]),
        .DOB(wr_buf_out_data_w[3:2]),
        .DOC(wr_buf_out_data_w[1:0]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_1 
       (.I0(app_wdf_data[5]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[5]),
        .O(\write_buffer.wr_buf_in_data [5]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_10 
       (.I0(wr_data_pntr[0]),
        .I1(\write_data_control.wb_wr_data_addr_r [1]),
        .I2(\write_data_control.wr_data_addr_le ),
        .I3(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .O(wb_wr_data_addr_w[1]));
  LUT5 #(
    .INIT(32'h02020F00)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_11 
       (.I0(app_wdf_rdy_r_copy3),
        .I1(app_wdf_end_r1),
        .I2(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .I3(\write_data_control.wb_wr_data_addr0_r ),
        .I4(app_wdf_wren_r1),
        .O(\write_data_control.wb_wr_data_addr0_ns ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_2 
       (.I0(app_wdf_data[4]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[4]),
        .O(\write_buffer.wr_buf_in_data [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_3 
       (.I0(app_wdf_data[3]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[3]),
        .O(\write_buffer.wr_buf_in_data [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_4 
       (.I0(app_wdf_data[2]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[2]),
        .O(\write_buffer.wr_buf_in_data [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_5 
       (.I0(app_wdf_data[1]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[1]),
        .O(\write_buffer.wr_buf_in_data [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_6 
       (.I0(app_wdf_data[0]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[0]),
        .O(\write_buffer.wr_buf_in_data [0]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_7 
       (.I0(wr_data_pntr[3]),
        .I1(\write_data_control.wb_wr_data_addr_r [4]),
        .I2(\write_data_control.wr_data_addr_le ),
        .I3(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .O(wb_wr_data_addr_w[4]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_8 
       (.I0(wr_data_pntr[2]),
        .I1(\write_data_control.wb_wr_data_addr_r [3]),
        .I2(\write_data_control.wr_data_addr_le ),
        .I3(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .O(wb_wr_data_addr_w[3]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_9 
       (.I0(wr_data_pntr[1]),
        .I1(\write_data_control.wb_wr_data_addr_r [2]),
        .I2(\write_data_control.wr_data_addr_le ),
        .I3(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .O(wb_wr_data_addr_w[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [65:64]),
        .DIB(\write_buffer.wr_buf_in_data [63:62]),
        .DIC(\write_buffer.wr_buf_in_data [61:60]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[65:64]),
        .DOB(wr_buf_out_data_w[63:62]),
        .DOC(wr_buf_out_data_w[61:60]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_1 
       (.I0(app_wdf_mask[1]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[1]),
        .O(\write_buffer.wr_buf_in_data [65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_2 
       (.I0(app_wdf_mask[0]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[0]),
        .O(\write_buffer.wr_buf_in_data [64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_3 
       (.I0(app_wdf_data[63]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[63]),
        .O(\write_buffer.wr_buf_in_data [63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_4 
       (.I0(app_wdf_data[62]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[62]),
        .O(\write_buffer.wr_buf_in_data [62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_5 
       (.I0(app_wdf_data[61]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[61]),
        .O(\write_buffer.wr_buf_in_data [61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_6 
       (.I0(app_wdf_data[60]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[60]),
        .O(\write_buffer.wr_buf_in_data [60]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [71:70]),
        .DIB(\write_buffer.wr_buf_in_data [69:68]),
        .DIC(\write_buffer.wr_buf_in_data [67:66]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[71:70]),
        .DOB(wr_buf_out_data_w[69:68]),
        .DOC(wr_buf_out_data_w[67:66]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_1 
       (.I0(app_wdf_mask[7]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[7]),
        .O(\write_buffer.wr_buf_in_data [71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_2 
       (.I0(app_wdf_mask[6]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[6]),
        .O(\write_buffer.wr_buf_in_data [70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_3 
       (.I0(app_wdf_mask[5]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[5]),
        .O(\write_buffer.wr_buf_in_data [69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_4 
       (.I0(app_wdf_mask[4]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[4]),
        .O(\write_buffer.wr_buf_in_data [68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_5 
       (.I0(app_wdf_mask[3]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[3]),
        .O(\write_buffer.wr_buf_in_data [67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_6 
       (.I0(app_wdf_mask[2]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[2]),
        .O(\write_buffer.wr_buf_in_data [66]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [11:10]),
        .DIB(\write_buffer.wr_buf_in_data [9:8]),
        .DIC(\write_buffer.wr_buf_in_data [7:6]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[11:10]),
        .DOB(wr_buf_out_data_w[9:8]),
        .DOC(wr_buf_out_data_w[7:6]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_1 
       (.I0(app_wdf_data[11]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[11]),
        .O(\write_buffer.wr_buf_in_data [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_2 
       (.I0(app_wdf_data[10]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[10]),
        .O(\write_buffer.wr_buf_in_data [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_3 
       (.I0(app_wdf_data[9]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[9]),
        .O(\write_buffer.wr_buf_in_data [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_4 
       (.I0(app_wdf_data[8]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[8]),
        .O(\write_buffer.wr_buf_in_data [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_5 
       (.I0(app_wdf_data[7]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[7]),
        .O(\write_buffer.wr_buf_in_data [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_6 
       (.I0(app_wdf_data[6]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[6]),
        .O(\write_buffer.wr_buf_in_data [6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [17:16]),
        .DIB(\write_buffer.wr_buf_in_data [15:14]),
        .DIC(\write_buffer.wr_buf_in_data [13:12]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[17:16]),
        .DOB(wr_buf_out_data_w[15:14]),
        .DOC(wr_buf_out_data_w[13:12]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_1 
       (.I0(app_wdf_data[17]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[17]),
        .O(\write_buffer.wr_buf_in_data [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_2 
       (.I0(app_wdf_data[16]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[16]),
        .O(\write_buffer.wr_buf_in_data [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_3 
       (.I0(app_wdf_data[15]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[15]),
        .O(\write_buffer.wr_buf_in_data [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_4 
       (.I0(app_wdf_data[14]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[14]),
        .O(\write_buffer.wr_buf_in_data [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_5 
       (.I0(app_wdf_data[13]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[13]),
        .O(\write_buffer.wr_buf_in_data [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_6 
       (.I0(app_wdf_data[12]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[12]),
        .O(\write_buffer.wr_buf_in_data [12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [23:22]),
        .DIB(\write_buffer.wr_buf_in_data [21:20]),
        .DIC(\write_buffer.wr_buf_in_data [19:18]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[23:22]),
        .DOB(wr_buf_out_data_w[21:20]),
        .DOC(wr_buf_out_data_w[19:18]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_1 
       (.I0(app_wdf_data[23]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[23]),
        .O(\write_buffer.wr_buf_in_data [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_2 
       (.I0(app_wdf_data[22]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[22]),
        .O(\write_buffer.wr_buf_in_data [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_3 
       (.I0(app_wdf_data[21]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[21]),
        .O(\write_buffer.wr_buf_in_data [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_4 
       (.I0(app_wdf_data[20]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[20]),
        .O(\write_buffer.wr_buf_in_data [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_5 
       (.I0(app_wdf_data[19]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[19]),
        .O(\write_buffer.wr_buf_in_data [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_6 
       (.I0(app_wdf_data[18]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[18]),
        .O(\write_buffer.wr_buf_in_data [18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [29:28]),
        .DIB(\write_buffer.wr_buf_in_data [27:26]),
        .DIC(\write_buffer.wr_buf_in_data [25:24]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[29:28]),
        .DOB(wr_buf_out_data_w[27:26]),
        .DOC(wr_buf_out_data_w[25:24]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_1 
       (.I0(app_wdf_data[29]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[29]),
        .O(\write_buffer.wr_buf_in_data [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_2 
       (.I0(app_wdf_data[28]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[28]),
        .O(\write_buffer.wr_buf_in_data [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_3 
       (.I0(app_wdf_data[27]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[27]),
        .O(\write_buffer.wr_buf_in_data [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_4 
       (.I0(app_wdf_data[26]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[26]),
        .O(\write_buffer.wr_buf_in_data [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_5 
       (.I0(app_wdf_data[25]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[25]),
        .O(\write_buffer.wr_buf_in_data [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_6 
       (.I0(app_wdf_data[24]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[24]),
        .O(\write_buffer.wr_buf_in_data [24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [35:34]),
        .DIB(\write_buffer.wr_buf_in_data [33:32]),
        .DIC(\write_buffer.wr_buf_in_data [31:30]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[35:34]),
        .DOB(wr_buf_out_data_w[33:32]),
        .DOC(wr_buf_out_data_w[31:30]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_1 
       (.I0(app_wdf_data[35]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[35]),
        .O(\write_buffer.wr_buf_in_data [35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_2 
       (.I0(app_wdf_data[34]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[34]),
        .O(\write_buffer.wr_buf_in_data [34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_3 
       (.I0(app_wdf_data[33]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[33]),
        .O(\write_buffer.wr_buf_in_data [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_4 
       (.I0(app_wdf_data[32]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[32]),
        .O(\write_buffer.wr_buf_in_data [32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_5 
       (.I0(app_wdf_data[31]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[31]),
        .O(\write_buffer.wr_buf_in_data [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_6 
       (.I0(app_wdf_data[30]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[30]),
        .O(\write_buffer.wr_buf_in_data [30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [41:40]),
        .DIB(\write_buffer.wr_buf_in_data [39:38]),
        .DIC(\write_buffer.wr_buf_in_data [37:36]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[41:40]),
        .DOB(wr_buf_out_data_w[39:38]),
        .DOC(wr_buf_out_data_w[37:36]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_1 
       (.I0(app_wdf_data[41]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[41]),
        .O(\write_buffer.wr_buf_in_data [41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_2 
       (.I0(app_wdf_data[40]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[40]),
        .O(\write_buffer.wr_buf_in_data [40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_3 
       (.I0(app_wdf_data[39]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[39]),
        .O(\write_buffer.wr_buf_in_data [39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_4 
       (.I0(app_wdf_data[38]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[38]),
        .O(\write_buffer.wr_buf_in_data [38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_5 
       (.I0(app_wdf_data[37]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[37]),
        .O(\write_buffer.wr_buf_in_data [37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_6 
       (.I0(app_wdf_data[36]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[36]),
        .O(\write_buffer.wr_buf_in_data [36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [47:46]),
        .DIB(\write_buffer.wr_buf_in_data [45:44]),
        .DIC(\write_buffer.wr_buf_in_data [43:42]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[47:46]),
        .DOB(wr_buf_out_data_w[45:44]),
        .DOC(wr_buf_out_data_w[43:42]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_1 
       (.I0(app_wdf_data[47]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[47]),
        .O(\write_buffer.wr_buf_in_data [47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_2 
       (.I0(app_wdf_data[46]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[46]),
        .O(\write_buffer.wr_buf_in_data [46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_3 
       (.I0(app_wdf_data[45]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[45]),
        .O(\write_buffer.wr_buf_in_data [45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_4 
       (.I0(app_wdf_data[44]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[44]),
        .O(\write_buffer.wr_buf_in_data [44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_5 
       (.I0(app_wdf_data[43]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[43]),
        .O(\write_buffer.wr_buf_in_data [43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_6 
       (.I0(app_wdf_data[42]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[42]),
        .O(\write_buffer.wr_buf_in_data [42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [53:52]),
        .DIB(\write_buffer.wr_buf_in_data [51:50]),
        .DIC(\write_buffer.wr_buf_in_data [49:48]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[53:52]),
        .DOB(wr_buf_out_data_w[51:50]),
        .DOC(wr_buf_out_data_w[49:48]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_1 
       (.I0(app_wdf_data[53]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[53]),
        .O(\write_buffer.wr_buf_in_data [53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_2 
       (.I0(app_wdf_data[52]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[52]),
        .O(\write_buffer.wr_buf_in_data [52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_3 
       (.I0(app_wdf_data[51]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[51]),
        .O(\write_buffer.wr_buf_in_data [51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_4 
       (.I0(app_wdf_data[50]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[50]),
        .O(\write_buffer.wr_buf_in_data [50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_5 
       (.I0(app_wdf_data[49]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[49]),
        .O(\write_buffer.wr_buf_in_data [49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_6 
       (.I0(app_wdf_data[48]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[48]),
        .O(\write_buffer.wr_buf_in_data [48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [59:58]),
        .DIB(\write_buffer.wr_buf_in_data [57:56]),
        .DIC(\write_buffer.wr_buf_in_data [55:54]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[59:58]),
        .DOB(wr_buf_out_data_w[57:56]),
        .DOC(wr_buf_out_data_w[55:54]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_1 
       (.I0(app_wdf_data[59]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[59]),
        .O(\write_buffer.wr_buf_in_data [59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_2 
       (.I0(app_wdf_data[58]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[58]),
        .O(\write_buffer.wr_buf_in_data [58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_3 
       (.I0(app_wdf_data[57]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[57]),
        .O(\write_buffer.wr_buf_in_data [57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_4 
       (.I0(app_wdf_data[56]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[56]),
        .O(\write_buffer.wr_buf_in_data [56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_5 
       (.I0(app_wdf_data[55]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[55]),
        .O(\write_buffer.wr_buf_in_data [55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_6 
       (.I0(app_wdf_data[54]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[54]),
        .O(\write_buffer.wr_buf_in_data [54]));
  FDRE \write_data_control.wb_wr_data_addr0_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\write_data_control.wb_wr_data_addr0_ns ),
        .Q(\write_data_control.wb_wr_data_addr0_r ),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[1]),
        .Q(\write_data_control.wb_wr_data_addr_r [1]),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[2]),
        .Q(\write_data_control.wb_wr_data_addr_r [2]),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[3]),
        .Q(\write_data_control.wb_wr_data_addr_r [3]),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[4]),
        .Q(\write_data_control.wb_wr_data_addr_r [4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \write_data_control.wr_data_indx_r[0]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .O(p_0_in__0__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_data_control.wr_data_indx_r[1]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .I1(\write_data_control.wr_data_indx_r_reg [1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_data_control.wr_data_indx_r[2]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .I1(\write_data_control.wr_data_indx_r_reg [1]),
        .I2(\write_data_control.wr_data_indx_r_reg [2]),
        .O(p_0_in__0__0[2]));
  LUT6 #(
    .INIT(64'h1100FFFF01000100)) 
    \write_data_control.wr_data_indx_r[3]_i_1 
       (.I0(\write_data_control.wr_data_indx_r[3]_i_3_n_0 ),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ),
        .I2(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .I3(p_0_in__0_0),
        .I4(app_wdf_rdy_r_copy1),
        .I5(p_0_in),
        .O(\write_data_control.wr_data_addr_le ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_data_control.wr_data_indx_r[3]_i_2 
       (.I0(\write_data_control.wr_data_indx_r_reg [2]),
        .I1(\write_data_control.wr_data_indx_r_reg [1]),
        .I2(\write_data_control.wr_data_indx_r_reg [0]),
        .I3(\write_data_control.wr_data_indx_r_reg [3]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \write_data_control.wr_data_indx_r[3]_i_3 
       (.I0(app_wdf_wren_r1),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(p_4_in),
        .I4(p_0_in),
        .I5(app_wdf_rdy_r_copy3_reg_0),
        .O(\write_data_control.wr_data_indx_r[3]_i_3_n_0 ));
  FDSE \write_data_control.wr_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[0]),
        .Q(\write_data_control.wr_data_indx_r_reg [0]),
        .S(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \write_data_control.wr_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[1]),
        .Q(\write_data_control.wr_data_indx_r_reg [1]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \write_data_control.wr_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[2]),
        .Q(\write_data_control.wr_data_indx_r_reg [2]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
  FDRE \write_data_control.wr_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[3]),
        .Q(\write_data_control.wr_data_indx_r_reg [3]),
        .R(\wr_req_counter.wr_req_cnt_r_reg[0]_2 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
