Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 18 14:10:58 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.356        0.000                      0                  901        0.034        0.000                      0                  901        2.000        0.000                       0                   517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
USER_SMA_CLOCK_P            {0.000 2.500}        5.000           200.000         
  divider_even_inst/clk_x1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_SMA_CLOCK_P                  0.574        0.000                      0                  703        0.162        0.000                      0                  703        2.000        0.000                       0                   422  
  divider_even_inst/clk_x1       44.249        0.000                      0                  159        0.167        0.000                      0                  159       24.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
divider_even_inst/clk_x1  USER_SMA_CLOCK_P                0.356        0.000                      0                    4        0.317        0.000                      0                    4  
USER_SMA_CLOCK_P          divider_even_inst/clk_x1        2.889        0.000                      0                   39        0.034        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.840ns (20.046%)  route 3.350ns (79.954%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.562     4.357    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X6Y134         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_fdre_C_Q)         0.398     4.755 f  control_inst/debounce_module[5].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          1.288     6.043    control_inst/debounce_module[2].debounce_inst/b_falling_delay_value_reg[0][4]
    SLICE_X7Y127         LUT6 (Prop_lut6_I2_O)        0.232     6.275 r  control_inst/debounce_module[2].debounce_inst/b_falling_delay_value[3]_i_4/O
                         net (fo=2, routed)           0.563     6.838    control_inst/debounce_module[3].debounce_inst/LED_OUTPUT_reg[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.105     6.943 r  control_inst/debounce_module[3].debounce_inst/LED_OUTPUT[3]_i_3/O
                         net (fo=1, routed)           0.865     7.808    control_inst/debounce_module[3].debounce_inst/LED_OUTPUT[3]_i_3_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.105     7.913 r  control_inst/debounce_module[3].debounce_inst/LED_OUTPUT[3]_i_1/O
                         net (fo=4, routed)           0.634     8.547    control_inst/debounce_module[3].debounce_inst_n_5
    SLICE_X4Y127         FDRE                                         r  control_inst/LED_OUTPUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X4Y127         FDRE                                         r  control_inst/LED_OUTPUT_reg[0]/C
                         clock pessimism              0.219     9.325    
                         clock uncertainty           -0.035     9.290    
    SLICE_X4Y127         FDRE (Setup_fdre_C_CE)      -0.168     9.122    control_inst/LED_OUTPUT_reg[0]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.840ns (20.046%)  route 3.350ns (79.954%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.562     4.357    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X6Y134         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_fdre_C_Q)         0.398     4.755 f  control_inst/debounce_module[5].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          1.288     6.043    control_inst/debounce_module[2].debounce_inst/b_falling_delay_value_reg[0][4]
    SLICE_X7Y127         LUT6 (Prop_lut6_I2_O)        0.232     6.275 r  control_inst/debounce_module[2].debounce_inst/b_falling_delay_value[3]_i_4/O
                         net (fo=2, routed)           0.563     6.838    control_inst/debounce_module[3].debounce_inst/LED_OUTPUT_reg[0]
    SLICE_X8Y127         LUT6 (Prop_lut6_I5_O)        0.105     6.943 r  control_inst/debounce_module[3].debounce_inst/LED_OUTPUT[3]_i_3/O
                         net (fo=1, routed)           0.865     7.808    control_inst/debounce_module[3].debounce_inst/LED_OUTPUT[3]_i_3_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.105     7.913 r  control_inst/debounce_module[3].debounce_inst/LED_OUTPUT[3]_i_1/O
                         net (fo=4, routed)           0.634     8.547    control_inst/debounce_module[3].debounce_inst_n_5
    SLICE_X4Y127         FDRE                                         r  control_inst/LED_OUTPUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X4Y127         FDRE                                         r  control_inst/LED_OUTPUT_reg[3]/C
                         clock pessimism              0.219     9.325    
                         clock uncertainty           -0.035     9.290    
    SLICE_X4Y127         FDRE (Setup_fdre_C_CE)      -0.168     9.122    control_inst/LED_OUTPUT_reg[3]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.121ns (26.234%)  route 3.152ns (73.766%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.550     8.562    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X6Y127         FDRE                                         r  control_inst/show_flag_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y127         FDRE                                         r  control_inst/show_flag_reg[7]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y127         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[7]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.121ns (26.870%)  route 3.051ns (73.130%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.448     8.461    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[2]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y128         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[2]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.121ns (26.870%)  route 3.051ns (73.130%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.448     8.461    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[3]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y128         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[3]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.121ns (26.870%)  route 3.051ns (73.130%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.448     8.461    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[5]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y128         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[5]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.121ns (26.870%)  route 3.051ns (73.130%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.448     8.461    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y128         FDRE                                         r  control_inst/show_flag_reg[6]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y128         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.121ns (27.821%)  route 2.908ns (72.179%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.306     8.318    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X7Y128         FDRE                                         r  control_inst/show_flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X7Y128         FDRE                                         r  control_inst/show_flag_reg[0]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.121ns (27.821%)  route 2.908ns (72.179%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.306     8.318    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X7Y128         FDRE                                         r  control_inst/show_flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X7Y128         FDRE                                         r  control_inst/show_flag_reg[1]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[1]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.121ns (27.821%)  route 2.908ns (72.179%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.494     4.289    control_inst/debounce_module[0].debounce_inst/clk_x10_i_BUFG
    SLICE_X14Y132        FDRE                                         r  control_inst/debounce_module[0].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.398     4.687 f  control_inst/debounce_module[0].debounce_inst/key_sec_reg/Q
                         net (fo=17, routed)          1.157     5.844    control_inst/debounce_module[0].debounce_inst/sel0[0]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.246     6.090 f  control_inst/debounce_module[0].debounce_inst/counter[29]_i_4/O
                         net (fo=10, routed)          0.530     6.619    control_inst/debounce_module[2].debounce_inst/show_flag_reg[0]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.267     6.886 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.540     7.426    control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     7.531 f  control_inst/debounce_module[2].debounce_inst/show_flag[8]_i_2/O
                         net (fo=1, routed)           0.376     7.908    control_inst/debounce_module[6].debounce_inst/show_flag_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.105     8.013 r  control_inst/debounce_module[6].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.306     8.318    control_inst/debounce_module[6].debounce_inst_n_1
    SLICE_X7Y128         FDRE                                         r  control_inst/show_flag_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X7Y128         FDRE                                         r  control_inst/show_flag_reg[4]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[4]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eq_delay_inst/eq_delay[2].counter_reg_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.566%)  route 0.081ns (30.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.645     1.744    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X0Y126         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.885 r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/Q
                         net (fo=6, routed)           0.081     1.966    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg_n_0_[2][2]
    SLICE_X1Y126         LUT6 (Prop_lut6_I4_O)        0.045     2.011 r  eq_delay_inst/eq_delay[2].counter_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.011    eq_delay_inst/eq_delay[2].counter_reg[2][2]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  eq_delay_inst/eq_delay[2].counter_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.916     2.112    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X1Y126         FDRE                                         r  eq_delay_inst/eq_delay[2].counter_reg_reg[2][2]/C
                         clock pessimism             -0.356     1.757    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.092     1.849    eq_delay_inst/eq_delay[2].counter_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.432%)  route 0.086ns (31.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.644     1.743    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X0Y125         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.884 r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][1]/Q
                         net (fo=6, routed)           0.086     1.970    edge_det_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2][1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I1_O)        0.045     2.015 r  edge_det_inst/FSM_onehot_eq_delay[2].state_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.000     2.015    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]_2[1]
    SLICE_X1Y125         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.915     2.111    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X1Y125         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/C
                         clock pessimism             -0.356     1.756    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092     1.848    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[0].data_sync_reg7/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[0].data_sync_reg8/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.645     1.744    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.885 r  init_delay_inst_eq/delay_circuit[0].data_sync_reg7/Q
                         net (fo=2, routed)           0.129     2.014    init_delay_inst_eq/data_sync7_0
    SLICE_X0Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.916     2.112    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/C
                         clock pessimism             -0.369     1.744    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.075     1.819    init_delay_inst_eq/delay_circuit[0].data_sync_reg8
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[2].data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[2].data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.644     1.743    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X0Y124         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.884 r  init_delay_inst_ref/delay_circuit[2].data_sync_reg3/Q
                         net (fo=2, routed)           0.129     2.013    init_delay_inst_ref/data_sync3_2
    SLICE_X0Y124         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.915     2.111    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X0Y124         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg4/C
                         clock pessimism             -0.369     1.743    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.075     1.818    init_delay_inst_ref/delay_circuit[2].data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 edge_det_inst/edge_det[2].data_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.190ns (59.494%)  route 0.129ns (40.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.644     1.743    edge_det_inst/clk_x10_i_BUFG
    SLICE_X1Y125         FDRE                                         r  edge_det_inst/edge_det[2].data_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.884 f  edge_det_inst/edge_det[2].data_r2_reg[2]/Q
                         net (fo=11, routed)          0.129     2.013    edge_det_inst/p_5_in
    SLICE_X0Y125         LUT5 (Prop_lut5_I1_O)        0.049     2.062 r  edge_det_inst/FSM_onehot_eq_delay[2].state_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.000     2.062    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]_2[2]
    SLICE_X0Y125         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.915     2.111    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X0Y125         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]/C
                         clock pessimism             -0.356     1.756    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.104     1.860    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[2].debounce_inst/key_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[2].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.375%)  route 0.150ns (44.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.622     1.721    control_inst/debounce_module[2].debounce_inst/clk_x10_i_BUFG
    SLICE_X11Y131        FDRE                                         r  control_inst/debounce_module[2].debounce_inst/key_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  control_inst/debounce_module[2].debounce_inst/key_rst_reg/Q
                         net (fo=2, routed)           0.150     2.012    control_inst/debounce_module[2].debounce_inst/key_rst
    SLICE_X10Y131        LUT4 (Prop_lut4_I1_O)        0.045     2.057 r  control_inst/debounce_module[2].debounce_inst/counter_on_i_1__1/O
                         net (fo=1, routed)           0.000     2.057    control_inst/debounce_module[2].debounce_inst/counter_on_i_1__1_n_0
    SLICE_X10Y131        FDRE                                         r  control_inst/debounce_module[2].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.892     2.088    control_inst/debounce_module[2].debounce_inst/clk_x10_i_BUFG
    SLICE_X10Y131        FDRE                                         r  control_inst/debounce_module[2].debounce_inst/counter_on_reg/C
                         clock pessimism             -0.355     1.734    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.120     1.854    control_inst/debounce_module[2].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[1].data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[1].data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.651     1.750    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X7Y133         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  init_delay_inst_eq/delay_circuit[1].data_sync_reg4/Q
                         net (fo=2, routed)           0.111     2.001    init_delay_inst_eq/data_sync4_1
    SLICE_X7Y133         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.923     2.119    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X7Y133         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg5/C
                         clock pessimism             -0.370     1.750    
    SLICE_X7Y133         FDRE (Hold_fdre_C_D)         0.047     1.797    init_delay_inst_eq/delay_circuit[1].data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[2].data_sync_reg7/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[2].data_sync_reg8/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.645     1.744    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X3Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[2].data_sync_reg7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.885 r  init_delay_inst_eq/delay_circuit[2].data_sync_reg7/Q
                         net (fo=2, routed)           0.111     1.995    init_delay_inst_eq/data_sync7_2
    SLICE_X3Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[2].data_sync_reg8/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.916     2.112    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X3Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[2].data_sync_reg8/C
                         clock pessimism             -0.369     1.744    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.047     1.791    init_delay_inst_eq/delay_circuit[2].data_sync_reg8
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[0].data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[0].data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.527%)  route 0.103ns (38.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.645     1.744    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X2Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.908 r  init_delay_inst_eq/delay_circuit[0].data_sync_reg4/Q
                         net (fo=2, routed)           0.103     2.010    init_delay_inst_eq/data_sync4_0
    SLICE_X1Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.916     2.112    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X1Y123         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg5/C
                         clock pessimism             -0.356     1.757    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.046     1.803    init_delay_inst_eq/delay_circuit[0].data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[0].data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[0].data_sync_reg7/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.666%)  route 0.115ns (47.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.645     1.744    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y123         FDRE                                         r  init_delay_inst_ref/delay_circuit[0].data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     1.872 r  init_delay_inst_ref/delay_circuit[0].data_sync_reg6/Q
                         net (fo=2, routed)           0.115     1.987    init_delay_inst_ref/data_sync6_0
    SLICE_X3Y123         FDRE                                         r  init_delay_inst_ref/delay_circuit[0].data_sync_reg7/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.916     2.112    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X3Y123         FDRE                                         r  init_delay_inst_ref/delay_circuit[0].data_sync_reg7/C
                         clock pessimism             -0.356     1.757    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.018     1.775    init_delay_inst_ref/delay_circuit[0].data_sync_reg7
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_SMA_CLOCK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { USER_SMA_CLOCK_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_x10_i_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X6Y134    control_inst/debounce_module[5].debounce_inst/counter_on_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X10Y136   control_inst/debounce_module[5].debounce_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X10Y138   control_inst/debounce_module[5].debounce_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X10Y138   control_inst/debounce_module[5].debounce_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X10Y138   control_inst/debounce_module[5].debounce_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X9Y137    control_inst/debounce_module[5].debounce_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X12Y129   control_inst/debounce_module[6].debounce_inst/counter_on_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X17Y124   control_inst/debounce_module[6].debounce_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X17Y126   control_inst/debounce_module[6].debounce_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y134    control_inst/debounce_module[5].debounce_inst/counter_on_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y124   control_inst/debounce_module[6].debounce_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y125   control_inst/debounce_module[6].debounce_inst/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y125   control_inst/debounce_module[6].debounce_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y125   control_inst/debounce_module[6].debounce_inst/counter_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X2Y130    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y130    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y130    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y129    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y129    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y134    control_inst/debounce_module[5].debounce_inst/counter_on_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y138   control_inst/debounce_module[5].debounce_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y138   control_inst/debounce_module[5].debounce_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y138   control_inst/debounce_module[5].debounce_inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y124   control_inst/debounce_module[6].debounce_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y125   control_inst/debounce_module[6].debounce_inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y125   control_inst/debounce_module[6].debounce_inst/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X17Y125   control_inst/debounce_module[6].debounce_inst/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y133   control_inst/debounce_module[8].debounce_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y133   control_inst/debounce_module[2].debounce_inst/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack       44.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.249ns  (required time - arrival time)
  Source:                 counter_for_status_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_status_3_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.713ns (14.006%)  route 4.378ns (85.994%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 56.739 - 50.000 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.562     7.327    clk_x1_BUFG
    SLICE_X4Y136         FDRE                                         r  counter_for_status_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.379     7.706 f  counter_for_status_LED_reg[0]/Q
                         net (fo=2, routed)           0.790     8.496    counter_for_status_LED_reg[0]
    SLICE_X5Y138         LUT4 (Prop_lut4_I1_O)        0.105     8.601 f  led_status_2_i_4/O
                         net (fo=1, routed)           0.546     9.147    led_status_2_i_4_n_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I1_O)        0.105     9.252 r  led_status_2_i_2/O
                         net (fo=2, routed)           0.506     9.758    reset_gen_inst/led_status_3_reg
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.124     9.882 r  reset_gen_inst/led_status_3_i_1/O
                         net (fo=1, routed)           2.535    12.417    reset_gen_inst_n_1
    SLICE_X2Y135         FDRE                                         r  led_status_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.456    56.739    clk_x1_BUFG
    SLICE_X2Y135         FDRE                                         r  led_status_3_reg/C
                         clock pessimism              0.548    57.287    
                         clock uncertainty           -0.035    57.251    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.585    56.666    led_status_3_reg
  -------------------------------------------------------------------
                         required time                         56.666    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                 44.249    

Slack (MET) :             45.887ns  (required time - arrival time)
  Source:                 counter_for_status_LED_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_status_1_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.484ns (13.135%)  route 3.201ns (86.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.741ns = ( 56.741 - 50.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.565     7.330    clk_x1_BUFG
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.379     7.709 f  counter_for_status_LED_reg[18]/Q
                         net (fo=4, routed)           0.476     8.185    reset_gen_inst/counter_for_status_LED_reg[0]
    SLICE_X5Y139         LUT4 (Prop_lut4_I2_O)        0.105     8.290 r  reset_gen_inst/led_status_1_i_1/O
                         net (fo=1, routed)           2.725    11.014    reset_gen_inst_n_0
    SLICE_X3Y137         FDRE                                         r  led_status_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.458    56.741    clk_x1_BUFG
    SLICE_X3Y137         FDRE                                         r  led_status_1_reg/C
                         clock pessimism              0.548    57.289    
                         clock uncertainty           -0.035    57.253    
    SLICE_X3Y137         FDRE (Setup_fdre_C_R)       -0.352    56.901    led_status_1_reg
  -------------------------------------------------------------------
                         required time                         56.901    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                 45.887    

Slack (MET) :             46.011ns  (required time - arrival time)
  Source:                 counter_for_status_LED_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_status_2_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.489ns (14.340%)  route 2.921ns (85.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.738ns = ( 56.738 - 50.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.565     7.330    clk_x1_BUFG
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.379     7.709 f  counter_for_status_LED_reg[19]/Q
                         net (fo=6, routed)           0.334     8.043    reset_gen_inst/counter_for_status_LED_reg[1]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.110     8.153 r  reset_gen_inst/led_status_2_i_1/O
                         net (fo=1, routed)           2.587    10.740    reset_gen_inst_n_3
    SLICE_X5Y138         FDRE                                         r  led_status_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.455    56.738    clk_x1_BUFG
    SLICE_X5Y138         FDRE                                         r  led_status_2_reg/C
                         clock pessimism              0.563    57.301    
                         clock uncertainty           -0.035    57.265    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.515    56.750    led_status_2_reg
  -------------------------------------------------------------------
                         required time                         56.750    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                 46.011    

Slack (MET) :             46.724ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.662ns (51.180%)  route 1.585ns (48.820%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.736ns = ( 56.736 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.558     7.323    debounce_inst_2/clk_x1_BUFG
    SLICE_X3Y131         FDRE                                         r  debounce_inst_2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.348     7.671 r  debounce_inst_2/counter_reg[6]/Q
                         net (fo=3, routed)           0.801     8.472    debounce_inst_2/counter_reg_n_0_[6]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.699     9.171 r  debounce_inst_2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.171    debounce_inst_2/counter0_carry__0_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.269 r  debounce_inst_2/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    debounce_inst_2/counter0_carry__1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.529 r  debounce_inst_2/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.784    10.313    debounce_inst_2/counter0_carry__2_n_4
    SLICE_X1Y131         LUT2 (Prop_lut2_I1_O)        0.257    10.570 r  debounce_inst_2/counter[16]_i_1__9/O
                         net (fo=1, routed)           0.000    10.570    debounce_inst_2/counter[16]
    SLICE_X1Y131         FDRE                                         r  debounce_inst_2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.453    56.736    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y131         FDRE                                         r  debounce_inst_2/counter_reg[16]/C
                         clock pessimism              0.562    57.298    
                         clock uncertainty           -0.035    57.262    
    SLICE_X1Y131         FDRE (Setup_fdre_C_D)        0.032    57.294    debounce_inst_2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         57.294    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                 46.724    

Slack (MET) :             46.745ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.672ns (51.457%)  route 1.577ns (48.543%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.736ns = ( 56.736 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.558     7.323    debounce_inst_2/clk_x1_BUFG
    SLICE_X3Y131         FDRE                                         r  debounce_inst_2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.348     7.671 r  debounce_inst_2/counter_reg[6]/Q
                         net (fo=3, routed)           0.801     8.472    debounce_inst_2/counter_reg_n_0_[6]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.699     9.171 r  debounce_inst_2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.171    debounce_inst_2/counter0_carry__0_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.269 r  debounce_inst_2/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    debounce_inst_2/counter0_carry__1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.367 r  debounce_inst_2/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.367    debounce_inst_2/counter0_carry__2_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.547 r  debounce_inst_2/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.776    10.323    debounce_inst_2/counter0_carry__3_n_7
    SLICE_X3Y131         LUT2 (Prop_lut2_I1_O)        0.249    10.572 r  debounce_inst_2/counter[17]_i_1__9/O
                         net (fo=1, routed)           0.000    10.572    debounce_inst_2/counter[17]
    SLICE_X3Y131         FDRE                                         r  debounce_inst_2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.453    56.736    debounce_inst_2/clk_x1_BUFG
    SLICE_X3Y131         FDRE                                         r  debounce_inst_2/counter_reg[17]/C
                         clock pessimism              0.587    57.323    
                         clock uncertainty           -0.035    57.287    
    SLICE_X3Y131         FDRE (Setup_fdre_C_D)        0.030    57.317    debounce_inst_2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         57.317    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 46.745    

Slack (MET) :             46.773ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.772ns (54.756%)  route 1.464ns (45.244%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 56.737 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.558     7.323    debounce_inst_2/clk_x1_BUFG
    SLICE_X3Y131         FDRE                                         r  debounce_inst_2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.348     7.671 r  debounce_inst_2/counter_reg[6]/Q
                         net (fo=3, routed)           0.801     8.472    debounce_inst_2/counter_reg_n_0_[6]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.699     9.171 r  debounce_inst_2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.171    debounce_inst_2/counter0_carry__0_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.269 r  debounce_inst_2/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    debounce_inst_2/counter0_carry__1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.367 r  debounce_inst_2/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.367    debounce_inst_2/counter0_carry__2_n_0
    SLICE_X0Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.632 r  debounce_inst_2/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.663    10.295    debounce_inst_2/counter0_carry__3_n_6
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.264    10.559 r  debounce_inst_2/counter[18]_i_2__0/O
                         net (fo=1, routed)           0.000    10.559    debounce_inst_2/counter[18]
    SLICE_X1Y132         FDRE                                         r  debounce_inst_2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.454    56.737    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y132         FDRE                                         r  debounce_inst_2/counter_reg[18]/C
                         clock pessimism              0.562    57.299    
                         clock uncertainty           -0.035    57.263    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)        0.069    57.332    debounce_inst_2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         57.332    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 46.773    

Slack (MET) :             46.797ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.620ns (50.425%)  route 1.593ns (49.575%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 56.737 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.558     7.323    debounce_inst_2/clk_x1_BUFG
    SLICE_X3Y131         FDRE                                         r  debounce_inst_2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.348     7.671 r  debounce_inst_2/counter_reg[6]/Q
                         net (fo=3, routed)           0.801     8.472    debounce_inst_2/counter_reg_n_0_[6]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.699     9.171 r  debounce_inst_2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.171    debounce_inst_2/counter0_carry__0_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.269 r  debounce_inst_2/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.269    debounce_inst_2/counter0_carry__1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.469 r  debounce_inst_2/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.791    10.260    debounce_inst_2/counter0_carry__2_n_5
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.275    10.535 r  debounce_inst_2/counter[15]_i_1__9/O
                         net (fo=1, routed)           0.000    10.535    debounce_inst_2/counter[15]
    SLICE_X1Y132         FDRE                                         r  debounce_inst_2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.454    56.737    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y132         FDRE                                         r  debounce_inst_2/counter_reg[15]/C
                         clock pessimism              0.562    57.299    
                         clock uncertainty           -0.035    57.263    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)        0.069    57.332    debounce_inst_2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         57.332    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 46.797    

Slack (MET) :             46.831ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.799ns (25.612%)  route 2.321ns (74.388%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.562     7.327    debounce_inst_1/clk_x1_BUFG
    SLICE_X3Y135         FDRE                                         r  debounce_inst_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.379     7.706 f  debounce_inst_1/counter_reg[12]/Q
                         net (fo=2, routed)           0.556     8.262    debounce_inst_1/counter_reg_n_0_[12]
    SLICE_X3Y135         LUT4 (Prop_lut4_I0_O)        0.105     8.367 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.831     9.198    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X3Y134         LUT5 (Prop_lut5_I4_O)        0.105     9.303 r  debounce_inst_1/counter[0]_i_3/O
                         net (fo=1, routed)           0.580     9.883    debounce_inst_1/counter[0]_i_3_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I5_O)        0.105     9.988 r  debounce_inst_1/counter[0]_i_2/O
                         net (fo=1, routed)           0.353    10.341    debounce_inst_1/counter[0]_i_2_n_0
    SLICE_X4Y134         LUT2 (Prop_lut2_I0_O)        0.105    10.446 r  debounce_inst_1/counter[0]_i_1__8/O
                         net (fo=1, routed)           0.000    10.446    debounce_inst_1/counter[0]
    SLICE_X4Y134         FDRE                                         r  debounce_inst_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    debounce_inst_1/clk_x1_BUFG
    SLICE_X4Y134         FDRE                                         r  debounce_inst_1/counter_reg[0]/C
                         clock pessimism              0.548    57.283    
                         clock uncertainty           -0.035    57.247    
    SLICE_X4Y134         FDRE (Setup_fdre_C_D)        0.030    57.277    debounce_inst_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         57.277    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 46.831    

Slack (MET) :             46.934ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.694ns (24.592%)  route 2.128ns (75.408%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.559     7.324    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.379     7.703 f  data_gen_inst/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.705     8.408    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]_0[1]
    SLICE_X5Y133         LUT5 (Prop_lut5_I0_O)        0.105     8.513 f  data_gen_inst/PRBS_GENERATE/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.507     9.020    data_gen_inst/PRBS_GENERATE/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.105     9.125 f  data_gen_inst/PRBS_GENERATE/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=11, routed)          0.506     9.631    data_gen_inst/PRBS_GENERATE/counter_reg_reg[7]
    SLICE_X4Y131         LUT3 (Prop_lut3_I0_O)        0.105     9.736 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_1/O
                         net (fo=9, routed)           0.410    10.146    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X0Y130         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X0Y130         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                         clock pessimism              0.548    57.283    
                         clock uncertainty           -0.035    57.247    
    SLICE_X0Y130         FDSE (Setup_fdse_C_CE)      -0.168    57.079    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         57.079    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                 46.934    

Slack (MET) :             46.934ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.694ns (24.592%)  route 2.128ns (75.408%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.559     7.324    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.379     7.703 f  data_gen_inst/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.705     8.408    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]_0[1]
    SLICE_X5Y133         LUT5 (Prop_lut5_I0_O)        0.105     8.513 f  data_gen_inst/PRBS_GENERATE/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.507     9.020    data_gen_inst/PRBS_GENERATE/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.105     9.125 f  data_gen_inst/PRBS_GENERATE/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=11, routed)          0.506     9.631    data_gen_inst/PRBS_GENERATE/counter_reg_reg[7]
    SLICE_X4Y131         LUT3 (Prop_lut3_I0_O)        0.105     9.736 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_1/O
                         net (fo=9, routed)           0.410    10.146    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X0Y130         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X0Y130         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                         clock pessimism              0.548    57.283    
                         clock uncertainty           -0.035    57.247    
    SLICE_X0Y130         FDSE (Setup_fdse_C_CE)      -0.168    57.079    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         57.079    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                 46.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debounce_inst_1/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.650     2.990    debounce_inst_1/clk_x1_BUFG
    SLICE_X0Y133         FDRE                                         r  debounce_inst_1/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     3.131 f  debounce_inst_1/key_rst_pre_reg/Q
                         net (fo=1, routed)           0.085     3.216    debounce_inst_1/key_rst_pre
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.045     3.261 r  debounce_inst_1/counter_on_i_1__8/O
                         net (fo=1, routed)           0.000     3.261    debounce_inst_1/counter_on_i_1__8_n_0
    SLICE_X1Y133         FDRE                                         r  debounce_inst_1/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.922     3.745    debounce_inst_1/clk_x1_BUFG
    SLICE_X1Y133         FDRE                                         r  debounce_inst_1/counter_on_reg/C
                         clock pessimism             -0.742     3.003    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.091     3.094    debounce_inst_1/counter_on_reg
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_for_status_LED_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_status_2_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.611%)  route 0.143ns (43.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.653     2.993    clk_x1_BUFG
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.141     3.134 f  counter_for_status_LED_reg[18]/Q
                         net (fo=4, routed)           0.143     3.277    counter_for_status_LED_reg[18]
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.045     3.322 r  led_status_2_i_2/O
                         net (fo=2, routed)           0.000     3.322    led_status_2_i_2_n_0
    SLICE_X5Y138         FDRE                                         r  led_status_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.926     3.749    clk_x1_BUFG
    SLICE_X5Y138         FDRE                                         r  led_status_2_reg/C
                         clock pessimism             -0.741     3.008    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.091     3.099    led_status_2_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encoder_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.204%)  route 0.159ns (42.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.648     2.988    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X2Y131         FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDSE (Prop_fdse_C_Q)         0.164     3.152 f  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/Q
                         net (fo=3, routed)           0.159     3.311    data_gen_inst/PRBS_GENERATE/DATA_OUT[1]
    SLICE_X4Y131         LUT5 (Prop_lut5_I1_O)        0.048     3.359 r  data_gen_inst/PRBS_GENERATE/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.359    encoder_inst/D[2]
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.919     3.742    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[2]/C
                         clock pessimism             -0.717     3.025    
    SLICE_X4Y131         FDRE (Hold_fdre_C_D)         0.107     3.132    encoder_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.666%)  route 0.137ns (42.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.649     2.989    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y133         FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.141     3.130 r  data_gen_inst/counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.137     3.267    data_gen_inst/counter_reg_reg_n_0_[2]
    SLICE_X5Y133         LUT6 (Prop_lut6_I2_O)        0.045     3.312 r  data_gen_inst/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.312    data_gen_inst/counter_next__0[4]
    SLICE_X5Y133         FDRE                                         r  data_gen_inst/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.921     3.744    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y133         FDRE                                         r  data_gen_inst/counter_reg_reg[4]/C
                         clock pessimism             -0.755     2.989    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.092     3.081    data_gen_inst/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encoder_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.855%)  route 0.159ns (43.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.648     2.988    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X2Y131         FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDSE (Prop_fdse_C_Q)         0.164     3.152 f  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/Q
                         net (fo=3, routed)           0.159     3.311    data_gen_inst/PRBS_GENERATE/DATA_OUT[1]
    SLICE_X4Y131         LUT5 (Prop_lut5_I3_O)        0.045     3.356 r  data_gen_inst/PRBS_GENERATE/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.356    encoder_inst/D[0]
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.919     3.742    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[0]/C
                         clock pessimism             -0.717     3.025    
    SLICE_X4Y131         FDRE (Hold_fdre_C_D)         0.091     3.116    encoder_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.219%)  route 0.151ns (44.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.649     2.989    data_gen_inst/clk_x1_BUFG
    SLICE_X4Y133         FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.141     3.130 f  data_gen_inst/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.151     3.281    data_gen_inst/prbs_send_reset
    SLICE_X4Y133         LUT5 (Prop_lut5_I4_O)        0.045     3.326 r  data_gen_inst/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     3.326    data_gen_inst/FSM_onehot_state_reg[2]_i_2_n_0
    SLICE_X4Y133         FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.921     3.744    data_gen_inst/clk_x1_BUFG
    SLICE_X4Y133         FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.755     2.989    
    SLICE_X4Y133         FDRE (Hold_fdre_C_D)         0.092     3.081    data_gen_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.515%)  route 0.178ns (48.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.650     2.990    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     3.131 r  data_gen_inst/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.178     3.309    data_gen_inst/p_0_in
    SLICE_X5Y133         LUT5 (Prop_lut5_I3_O)        0.048     3.357 r  data_gen_inst/counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.357    data_gen_inst/counter_next__0[3]
    SLICE_X5Y133         FDRE                                         r  data_gen_inst/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.921     3.744    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y133         FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
                         clock pessimism             -0.741     3.003    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.107     3.110    data_gen_inst/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.184ns (46.666%)  route 0.210ns (53.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.647     2.987    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X0Y130         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.141     3.128 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/Q
                         net (fo=2, routed)           0.210     3.339    data_gen_inst/PRBS_GENERATE/p_0_in1_in[0]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.043     3.382 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     3.382    data_gen_inst/PRBS_GENERATE/p_6_in
    SLICE_X2Y131         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.920     3.743    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X2Y131         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/C
                         clock pessimism             -0.741     3.002    
    SLICE_X2Y131         FDSE (Hold_fdse_C_D)         0.131     3.133    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounce_inst_2/key_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/key_rst_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.683%)  route 0.175ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.650     2.990    debounce_inst_2/clk_x1_BUFG
    SLICE_X0Y133         FDRE                                         r  debounce_inst_2/key_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     3.131 r  debounce_inst_2/key_rst_reg/Q
                         net (fo=2, routed)           0.175     3.306    debounce_inst_2/key_rst
    SLICE_X0Y133         FDRE                                         r  debounce_inst_2/key_rst_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.922     3.745    debounce_inst_2/clk_x1_BUFG
    SLICE_X0Y133         FDRE                                         r  debounce_inst_2/key_rst_pre_reg/C
                         clock pessimism             -0.755     2.990    
    SLICE_X0Y133         FDRE (Hold_fdre_C_D)         0.060     3.050    debounce_inst_2/key_rst_pre_reg
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.115%)  route 0.178ns (48.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.650     2.990    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     3.131 r  data_gen_inst/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.178     3.309    data_gen_inst/p_0_in
    SLICE_X5Y133         LUT4 (Prop_lut4_I2_O)        0.045     3.354 r  data_gen_inst/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.354    data_gen_inst/counter_next__0[2]
    SLICE_X5Y133         FDRE                                         r  data_gen_inst/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.921     3.744    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y133         FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism             -0.741     3.003    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.091     3.094    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         divider_even_inst/clk_x1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { divider_even_inst/clk_div_even_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         50.000      48.408     BUFGCTRL_X0Y0  clk_x1_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y136   counter_for_status_LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y138   counter_for_status_LED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y138   counter_for_status_LED_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y139   counter_for_status_LED_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y139   counter_for_status_LED_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y139   counter_for_status_LED_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y139   counter_for_status_LED_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X4Y140   counter_for_status_LED_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X5Y134   data_gen_inst/counter_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y137   counter_for_status_LED_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y137   counter_for_status_LED_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y137   counter_for_status_LED_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y137   counter_for_status_LED_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X3Y135   debounce_inst_1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X3Y135   debounce_inst_1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X3Y135   debounce_inst_1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X3Y136   debounce_inst_1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X3Y135   debounce_inst_1/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X3Y136   debounce_inst_1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y138   counter_for_status_LED_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y138   counter_for_status_LED_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y140   counter_for_status_LED_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X5Y134   data_gen_inst/counter_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X5Y134   data_gen_inst/counter_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X5Y134   data_gen_inst/counter_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y140   counter_for_status_LED_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y140   counter_for_status_LED_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y140   counter_for_status_LED_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X4Y137   counter_for_status_LED_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.590ns (37.844%)  route 0.969ns (62.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 9.104 - 5.000 ) 
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.556     7.321    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.348     7.669 r  encoder_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.969     8.638    encoder_inst/data_slow_reference_i[2]
    SLICE_X4Y126         LUT2 (Prop_lut2_I1_O)        0.242     8.880 r  encoder_inst/edge_det[2].data_r1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.880    edge_det_inst/data_slow_reference_i_i[2]
    SLICE_X4Y126         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.446     9.104    edge_det_inst/clk_x10_i_BUFG
    SLICE_X4Y126         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism              0.137     9.241    
                         clock uncertainty           -0.035     9.206    
    SLICE_X4Y126         FDRE (Setup_fdre_C_D)        0.030     9.236    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.484ns (36.047%)  route 0.859ns (63.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.556     7.321    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.379     7.700 r  encoder_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.859     8.558    encoder_inst/data_slow_reference_i[0]
    SLICE_X6Y122         LUT2 (Prop_lut2_I1_O)        0.105     8.663 r  encoder_inst/edge_det[0].data_r1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.663    edge_det_inst/data_slow_reference_i_i[0]
    SLICE_X6Y122         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.448     9.106    edge_det_inst/clk_x10_i_BUFG
    SLICE_X6Y122         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism              0.137     9.243    
                         clock uncertainty           -0.035     9.208    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)        0.072     9.280    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.484ns (42.395%)  route 0.658ns (57.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 9.109 - 5.000 ) 
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391     4.186    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433     4.619 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.065     5.684    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.556     7.321    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.379     7.700 r  encoder_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.658     8.357    encoder_inst/data_slow_reference_i[1]
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.105     8.462 r  encoder_inst/edge_det[1].data_r1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.462    edge_det_inst/data_slow_reference_i_i[1]
    SLICE_X4Y130         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.451     9.109    edge_det_inst/clk_x10_i_BUFG
    SLICE_X4Y130         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism              0.137     9.246    
                         clock uncertainty           -0.035     9.211    
    SLICE_X4Y130         FDRE (Setup_fdre_C_D)        0.032     9.243    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@30.000ns - divider_even_inst/clk_x1 fall@25.000ns)
  Data Path Delay:        1.247ns  (logic 0.105ns (8.419%)  route 1.142ns (91.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 33.938 - 30.000 ) 
    Source Clock Delay      (SCD):    4.619ns = ( 29.619 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 fall edge)
                                                     25.000    25.000 f  
    J23                                               0.000    25.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    25.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    25.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    27.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    27.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.391    29.186    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.433    29.619 f  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.142    30.761    divider_even_inst/clk_x1
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.105    30.866 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000    30.866    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                     30.000    30.000 r  
    J23                                               0.000    30.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    30.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    30.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    32.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    32.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    33.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism              0.137    34.075    
                         clock uncertainty           -0.035    34.040    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.072    34.112    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                         34.112    
                         arrival time                         -30.866    
  -------------------------------------------------------------------
                         slack                                  3.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.045ns (8.284%)  route 0.498ns (91.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.498     2.329    divider_even_inst/clk_x1
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.045     2.374 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000     2.374    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism             -0.098     1.937    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120     2.057    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.945%)  route 0.280ns (60.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.647     2.987    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.141     3.128 r  encoder_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.280     3.408    encoder_inst/data_slow_reference_i[1]
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.045     3.453 r  encoder_inst/edge_det[1].data_r1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.453    edge_det_inst/data_slow_reference_i_i[1]
    SLICE_X4Y130         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.920     2.116    edge_det_inst/clk_x10_i_BUFG
    SLICE_X4Y130         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism             -0.098     2.019    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.092     2.111    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.938%)  route 0.379ns (67.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.647     2.987    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.141     3.128 r  encoder_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.379     3.507    encoder_inst/data_slow_reference_i[0]
    SLICE_X6Y122         LUT2 (Prop_lut2_I1_O)        0.045     3.552 r  encoder_inst/edge_det[0].data_r1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.552    edge_det_inst/data_slow_reference_i_i[0]
    SLICE_X6Y122         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.917     2.113    edge_det_inst/clk_x10_i_BUFG
    SLICE_X6Y122         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism             -0.098     2.016    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.120     2.136    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.227ns (35.357%)  route 0.415ns (64.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.568     1.667    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.831 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.484     2.315    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.341 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.647     2.987    encoder_inst/clk_x1_BUFG
    SLICE_X4Y131         FDRE                                         r  encoder_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.128     3.115 r  encoder_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.415     3.530    encoder_inst/data_slow_reference_i[2]
    SLICE_X4Y126         LUT2 (Prop_lut2_I1_O)        0.099     3.629 r  encoder_inst/edge_det[2].data_r1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.629    edge_det_inst/data_slow_reference_i_i[2]
    SLICE_X4Y126         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.915     2.111    edge_det_inst/clk_x10_i_BUFG
    SLICE_X4Y126         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism             -0.098     2.014    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.091     2.105    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  1.525    





---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack        2.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.233ns  (logic 0.587ns (13.866%)  route 3.646ns (86.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          3.057    53.595    data_gen_inst/slow_rst_i
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.352    56.484    data_gen_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.595    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.233ns  (logic 0.587ns (13.866%)  route 3.646ns (86.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          3.057    53.595    data_gen_inst/slow_rst_i
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.352    56.484    data_gen_inst/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.595    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.233ns  (logic 0.587ns (13.866%)  route 3.646ns (86.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          3.057    53.595    data_gen_inst/slow_rst_i
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[6]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.352    56.484    data_gen_inst/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.595    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.233ns  (logic 0.587ns (13.866%)  route 3.646ns (86.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          3.057    53.595    data_gen_inst/slow_rst_i
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[7]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.352    56.484    data_gen_inst/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.595    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.233ns  (logic 0.587ns (13.866%)  route 3.646ns (86.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          3.057    53.595    data_gen_inst/slow_rst_i
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X5Y134         FDRE                                         r  data_gen_inst/counter_reg_reg[8]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.352    56.484    data_gen_inst/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.595    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_status_2_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.024ns  (logic 0.497ns (12.350%)  route 3.527ns (87.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.738ns = ( 56.738 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.379    49.741 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.940    50.681    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT3 (Prop_lut3_I1_O)        0.118    50.799 r  reset_gen_inst/led_status_2_i_1/O
                         net (fo=1, routed)           2.587    53.386    reset_gen_inst_n_3
    SLICE_X5Y138         FDRE                                         r  led_status_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.455    56.738    clk_x1_BUFG
    SLICE_X5Y138         FDRE                                         r  led_status_2_reg/C
                         clock pessimism              0.137    56.875    
                         clock uncertainty           -0.035    56.839    
    SLICE_X5Y138         FDRE (Setup_fdre_C_R)       -0.515    56.324    led_status_2_reg
  -------------------------------------------------------------------
                         required time                         56.324    
                         arrival time                         -53.386    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_status_1_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.149ns  (logic 0.484ns (11.666%)  route 3.665ns (88.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.741ns = ( 56.741 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.379    49.741 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.940    50.681    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT4 (Prop_lut4_I1_O)        0.105    50.786 r  reset_gen_inst/led_status_1_i_1/O
                         net (fo=1, routed)           2.725    53.511    reset_gen_inst_n_0
    SLICE_X3Y137         FDRE                                         r  led_status_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.458    56.741    clk_x1_BUFG
    SLICE_X3Y137         FDRE                                         r  led_status_1_reg/C
                         clock pessimism              0.137    56.878    
                         clock uncertainty           -0.035    56.842    
    SLICE_X3Y137         FDRE (Setup_fdre_C_R)       -0.352    56.490    led_status_1_reg
  -------------------------------------------------------------------
                         required time                         56.490    
                         arrival time                         -53.511    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.047ns  (logic 0.587ns (14.504%)  route 3.460ns (85.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          2.870    53.409    data_gen_inst/slow_rst_i
    SLICE_X4Y133         FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X4Y133         FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X4Y133         FDSE (Setup_fdse_C_S)       -0.352    56.484    data_gen_inst/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.409    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.047ns  (logic 0.587ns (14.504%)  route 3.460ns (85.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          2.870    53.409    data_gen_inst/slow_rst_i
    SLICE_X4Y133         FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X4Y133         FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X4Y133         FDRE (Setup_fdre_C_R)       -0.352    56.484    data_gen_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.409    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.047ns  (logic 0.587ns (14.504%)  route 3.460ns (85.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.735ns = ( 56.735 - 50.000 ) 
    Source Clock Delay      (SCD):    4.362ns = ( 49.362 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.567    49.362    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.348    49.710 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.590    50.300    reset_gen_inst/state_reg[1]
    SLICE_X5Y139         LUT2 (Prop_lut2_I1_O)        0.239    50.539 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          2.870    53.409    data_gen_inst/slow_rst_i
    SLICE_X4Y133         FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.280    53.938    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.347    54.285 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.921    55.206    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.283 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          1.452    56.735    data_gen_inst/clk_x1_BUFG
    SLICE_X4Y133         FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.137    56.872    
                         clock uncertainty           -0.035    56.836    
    SLICE_X4Y133         FDRE (Setup_fdre_C_R)       -0.352    56.484    data_gen_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         56.484    
                         arrival time                         -53.409    
  -------------------------------------------------------------------
                         slack                                  3.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_status_0_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.186ns (9.724%)  route 1.727ns (90.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.486     3.666    slow_rst_i
    SLICE_X5Y137         FDRE                                         r  led_status_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.924     3.747    clk_x1_BUFG
    SLICE_X5Y137         FDRE                                         r  led_status_0_reg/C
                         clock pessimism             -0.098     3.649    
    SLICE_X5Y137         FDRE (Hold_fdre_C_R)        -0.018     3.631    led_status_0_reg
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_status_3_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.185ns (9.816%)  route 1.700ns (90.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT3 (Prop_lut3_I1_O)        0.044     2.178 r  reset_gen_inst/led_status_3_i_1/O
                         net (fo=1, routed)           1.459     3.638    reset_gen_inst_n_1
    SLICE_X2Y135         FDRE                                         r  led_status_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.924     3.747    clk_x1_BUFG
    SLICE_X2Y135         FDRE                                         r  led_status_3_reg/C
                         clock pessimism             -0.098     3.649    
    SLICE_X2Y135         FDRE (Hold_fdre_C_R)        -0.053     3.596    led_status_3_reg
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.186ns (9.585%)  route 1.755ns (90.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.514     3.693    slow_rst_i
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.927     3.750    clk_x1_BUFG
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[16]/C
                         clock pessimism             -0.098     3.652    
    SLICE_X4Y140         FDRE (Hold_fdre_C_R)        -0.018     3.634    counter_for_status_LED_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.186ns (9.585%)  route 1.755ns (90.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.514     3.693    slow_rst_i
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.927     3.750    clk_x1_BUFG
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[17]/C
                         clock pessimism             -0.098     3.652    
    SLICE_X4Y140         FDRE (Hold_fdre_C_R)        -0.018     3.634    counter_for_status_LED_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.186ns (9.585%)  route 1.755ns (90.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.514     3.693    slow_rst_i
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.927     3.750    clk_x1_BUFG
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[18]/C
                         clock pessimism             -0.098     3.652    
    SLICE_X4Y140         FDRE (Hold_fdre_C_R)        -0.018     3.634    counter_for_status_LED_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.186ns (9.585%)  route 1.755ns (90.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.514     3.693    slow_rst_i
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.927     3.750    clk_x1_BUFG
    SLICE_X4Y140         FDRE                                         r  counter_for_status_LED_reg[19]/C
                         clock pessimism             -0.098     3.652    
    SLICE_X4Y140         FDRE (Hold_fdre_C_R)        -0.018     3.634    counter_for_status_LED_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.597%)  route 1.752ns (90.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.511     3.691    slow_rst_i
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.924     3.747    clk_x1_BUFG
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[4]/C
                         clock pessimism             -0.098     3.649    
    SLICE_X4Y137         FDRE (Hold_fdre_C_R)        -0.018     3.631    counter_for_status_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.597%)  route 1.752ns (90.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.511     3.691    slow_rst_i
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.924     3.747    clk_x1_BUFG
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[5]/C
                         clock pessimism             -0.098     3.649    
    SLICE_X4Y137         FDRE (Hold_fdre_C_R)        -0.018     3.631    counter_for_status_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.597%)  route 1.752ns (90.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.511     3.691    slow_rst_i
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.924     3.747    clk_x1_BUFG
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[6]/C
                         clock pessimism             -0.098     3.649    
    SLICE_X4Y137         FDRE (Hold_fdre_C_R)        -0.018     3.631    counter_for_status_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.597%)  route 1.752ns (90.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.747ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.654     1.753    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y139         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.241     2.134    reset_gen_inst/state_reg[0]
    SLICE_X5Y139         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=36, routed)          1.511     3.691    slow_rst_i
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.838     2.034    divider_even_inst/clk_x10_i_BUFG
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.204     2.238 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.556     2.794    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.823 r  clk_x1_BUFG_inst/O
                         net (fo=94, routed)          0.924     3.747    clk_x1_BUFG
    SLICE_X4Y137         FDRE                                         r  counter_for_status_LED_reg[7]/C
                         clock pessimism             -0.098     3.649    
    SLICE_X4Y137         FDRE (Hold_fdre_C_R)        -0.018     3.631    counter_for_status_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.059    





