
../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/vectors.c,6566
void _unhandled_exception(49,1562
void Reset_Handler(58,1710
void NMI_Handler(59,1790
void HardFault_Handler(60,1868
void MemManage_Handler(61,1952
void BusFault_Handler(62,2036
void UsageFault_Handler(63,2119
void Vector1C(64,2204
void Vector20(65,2279
void Vector24(66,2354
void Vector28(67,2429
void SVC_Handler(68,2504
void DebugMon_Handler(69,2582
void Vector34(70,2665
void PendSV_Handler(71,2740
void SysTick_Handler(72,2821
void Vector40(73,2903
void Vector44(74,2978
void Vector48(75,3053
void Vector4C(76,3128
void Vector50(78,3231
void Vector54(79,3306
void Vector58(80,3381
void Vector5C(81,3456
void Vector60(84,3567
void Vector64(85,3642
void Vector68(86,3717
void Vector6C(87,3792
void Vector70(90,3904
void Vector74(91,3979
void Vector78(92,4054
void Vector7C(93,4129
void Vector80(96,4241
void Vector84(97,4316
void Vector88(98,4391
void Vector8C(99,4466
void Vector90(102,4578
void Vector94(103,4653
void Vector98(104,4728
void Vector9C(105,4803
void VectorA0(108,4915
void VectorA4(109,4990
void VectorA8(110,5065
void VectorAC(111,5140
void VectorB0(114,5252
void VectorB4(115,5327
void VectorB8(116,5402
void VectorBC(117,5477
void VectorC0(120,5589
void VectorC4(121,5664
void VectorC8(122,5739
void VectorCC(123,5814
void VectorD0(126,5926
void VectorD4(127,6001
void VectorD8(128,6076
void VectorDC(129,6151
void VectorE0(132,6263
void VectorE4(133,6338
void VectorE8(134,6413
void VectorEC(135,6488
void VectorF0(138,6600
void VectorF4(139,6675
void VectorF8(140,6750
void VectorFC(141,6825
void Vector100(144,6937
void Vector104(145,7013
void Vector108(146,7089
void Vector10C(147,7165
void Vector110(150,7278
void Vector114(151,7354
void Vector118(152,7430
void Vector11C(153,7506
void Vector120(156,7619
void Vector124(157,7695
void Vector128(158,7771
void Vector12C(159,7847
void Vector130(162,7960
void Vector134(163,8036
void Vector138(164,8112
void Vector13C(165,8188
void Vector140(168,8301
void Vector144(169,8377
void Vector148(170,8453
void Vector14C(171,8529
void Vector150(174,8642
void Vector154(175,8718
void Vector158(176,8794
void Vector15C(177,8870
void Vector160(180,8983
void Vector164(181,9059
void Vector168(182,9135
void Vector16C(183,9211
void Vector170(186,9324
void Vector174(187,9400
void Vector178(188,9476
void Vector17C(189,9552
void Vector180(192,9665
void Vector184(193,9741
void Vector188(194,9817
void Vector18C(195,9893
void Vector190(198,10006
void Vector194(199,10082
void Vector198(200,10158
void Vector19C(201,10234
void Vector1A0(204,10347
void Vector1A4(205,10423
void Vector1A8(206,10499
void Vector1AC(207,10575
void Vector1B0(210,10688
void Vector1B4(211,10764
void Vector1B8(212,10840
void Vector1BC(213,10916
void Vector1C0(216,11029
void Vector1C4(217,11105
void Vector1C8(218,11181
void Vector1CC(219,11257
void Vector1D0(222,11371
void Vector1D4(223,11447
void Vector1D8(224,11523
void Vector1DC(225,11599
void Vector1E0(228,11713
void Vector1E4(229,11789
void Vector1E8(230,11865
void Vector1EC(231,11941
void Vector1F0(234,12055
void Vector1F4(235,12131
void Vector1F8(236,12207
void Vector1FC(237,12283
void Vector200(240,12397
void Vector204(241,12473
void Vector208(242,12549
void Vector20C(243,12625
void Vector210(246,12739
void Vector214(247,12815
void Vector218(248,12891
void Vector21C(249,12967
void Vector220(252,13081
void Vector224(253,13157
void Vector228(254,13233
void Vector22C(255,13309
void Vector230(258,13423
void Vector234(259,13499
void Vector238(260,13575
void Vector23C(261,13651
void Vector240(264,13765
void Vector244(265,13841
void Vector248(266,13917
void Vector24C(267,13993
void Vector250(270,14107
void Vector254(271,14183
void Vector258(272,14259
void Vector25C(273,14335
void Vector260(276,14449
void Vector264(277,14525
void Vector268(278,14601
void Vector26C(279,14677
void Vector270(282,14791
void Vector274(283,14867
void Vector278(284,14943
void Vector27C(285,15019
void Vector280(288,15133
void Vector284(289,15209
void Vector288(290,15285
void Vector28C(291,15361
void Vector290(294,15475
void Vector294(295,15551
void Vector298(296,15627
void Vector29C(297,15703
void Vector2A0(300,15817
void Vector2A4(301,15893
void Vector2A8(302,15969
void Vector2AC(303,16045
void Vector2B0(306,16159
void Vector2B4(307,16235
void Vector2B8(308,16311
void Vector2BC(309,16387
void Vector2C0(312,16501
void Vector2C4(313,16577
void Vector2C8(314,16653
void Vector2CC(315,16729
void Vector2D0(318,16843
void Vector2D4(319,16919
void Vector2D8(320,16995
void Vector2DC(321,17071
void Vector2E0(324,17185
void Vector2E4(325,17261
void Vector2E8(326,17337
void Vector2EC(327,17413
void Vector2F0(330,17527
void Vector2F4(331,17603
void Vector2F8(332,17679
void Vector2FC(333,17755
void Vector300(336,17869
void Vector304(337,17945
void Vector308(338,18021
void Vector30C(339,18097
void Vector310(342,18211
void Vector314(343,18287
void Vector318(344,18363
void Vector31C(345,18439
void Vector320(348,18553
void Vector324(349,18629
void Vector328(350,18705
void Vector32C(351,18781
void Vector330(354,18895
void Vector334(355,18971
void Vector338(356,19047
void Vector33C(357,19123
void Vector340(360,19237
void Vector344(361,19313
void Vector348(362,19389
void Vector34C(363,19465
void Vector350(366,19579
void Vector354(367,19655
void Vector358(368,19731
void Vector35C(369,19807
void Vector360(372,19921
void Vector364(373,19997
void Vector368(374,20073
void Vector36C(375,20149
void Vector370(378,20263
void Vector374(379,20339
void Vector378(380,20415
void Vector37C(381,20491
void Vector380(384,20605
void Vector384(385,20681
void Vector388(386,20757
void Vector38C(387,20833
void Vector390(390,20947
void Vector394(391,21023
void Vector398(392,21099
void Vector39C(393,21175
void Vector3A0(396,21289
void Vector3A4(397,21365
void Vector3A8(398,21441
void Vector3AC(399,21517
void Vector3B0(402,21631
void Vector3B4(403,21707
void Vector3B8(404,21783
void Vector3BC(405,21859
void Vector3C0(408,21973
void Vector3C4(409,22049
void Vector3C8(410,22125
void Vector3CC(411,22201
void Vector3D0(414,22315
void Vector3D4(415,22391
void Vector3D8(416,22467
void Vector3DC(417,22543
void Vector3E0(420,22657
void Vector3E4(421,22733
void Vector3E8(422,22809
void Vector3EC(423,22885
void Vector3F0(426,22999
void Vector3F4(427,23075
void Vector3F8(428,23151
void Vector3FC(429,23227
vectors_t _vectors 444,23668

../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/vectors.h,770
#define _VECTORS_H_29,961
typedef void  (*irq_vector_t)irq_vector_t53,2061
  uint32_t      *init_stack;init_stack59,2200
  irq_vector_t  reset_handler;60,2230
  irq_vector_t  nmi_handler;61,2262
  irq_vector_t  hardfault_handler;62,2292
  irq_vector_t  memmanage_handler;63,2328
  irq_vector_t  busfault_handler;64,2364
  irq_vector_t  usagefault_handler;65,2399
  irq_vector_t  vector1c;66,2436
  irq_vector_t  vector20;67,2463
  irq_vector_t  vector24;68,2490
  irq_vector_t  vector28;69,2517
  irq_vector_t  svc_handler;70,2544
  irq_vector_t  debugmonitor_handler;71,2574
  irq_vector_t  vector34;72,2613
  irq_vector_t  pendsv_handler;73,2640
  irq_vector_t  systick_handler;74,2673
  irq_vector_t  vectors[vectors75,2707
} vectors_t;76,2753

../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/crt1.c,498
#define CRT1_AREAS_NUMBER 37,1249
  uint32_t              *init_text_area;init_text_area56,1989
  uint32_t              *init_area;init_area57,2031
  uint32_t              *clear_area;clear_area58,2068
  uint32_t              *no_init_area;no_init_area59,2106
} ram_init_area_t;60,2146
static const ram_init_area_t ram_areas[ram_areas95,3700
void __core_init(139,5694
void __early_init(158,6186
void __late_init(172,6634
void __default_exit(185,7063
void __init_ram_areas(195,7218

../ChibiOS/os/hal/boards/ST_STM32F3_DISCOVERY/board.h,7529
#define _BOARD_H_18,660
#define BOARD_ST_STM32F3_DISCOVERY27,781
#define BOARD_NAME 28,817
#define STM32_LSECLK 35,998
#define STM32_LSEDRV 38,1048
#define STM32_HSECLK 41,1126
#define STM32_HSE_BYPASS44,1182
#define STM32F303xC49,1261
#define GPIOA_BUTTON 54,1318
#define GPIOA_PIN1 55,1358
#define GPIOA_PIN2 56,1398
#define GPIOA_PIN3 57,1438
#define GPIOA_PIN4 58,1478
#define GPIOA_SPI1_SCK 59,1518
#define GPIOA_SPI1_MISO 60,1558
#define GPIOA_SPI1_MOSI 61,1598
#define GPIOA_PIN8 62,1638
#define GPIOA_PIN9 63,1678
#define GPIOA_PIN10 64,1718
#define GPIOA_USB_DM 65,1759
#define GPIOA_USB_DP 66,1800
#define GPIOA_SWDIO 67,1841
#define GPIOA_SWCLK 68,1882
#define GPIOA_PIN15 69,1923
#define GPIOB_PIN0 71,1966
#define GPIOB_PIN1 72,2006
#define GPIOB_PIN2 73,2046
#define GPIOB_SWO 74,2086
#define GPIOB_PIN4 75,2126
#define GPIOB_PIN5 76,2166
#define GPIOB_I2C1_SCL 77,2206
#define GPIOB_I2C1_SDA 78,2246
#define GPIOB_PIN8 79,2286
#define GPIOB_PIN9 80,2326
#define GPIOB_PIN10 81,2366
#define GPIOB_PIN11 82,2407
#define GPIOB_PIN12 83,2448
#define GPIOB_PIN13 84,2489
#define GPIOB_PIN14 85,2530
#define GPIOB_PIN15 86,2571
#define GPIOC_PIN0 88,2614
#define GPIOC_PIN1 89,2654
#define GPIOC_PIN2 90,2694
#define GPIOC_PIN3 91,2734
#define GPIOC_PIN4 92,2774
#define GPIOC_PIN5 93,2814
#define GPIOC_PIN6 94,2854
#define GPIOC_PIN7 95,2894
#define GPIOC_PIN8 96,2934
#define GPIOC_PIN9 97,2974
#define GPIOC_PIN10 98,3014
#define GPIOC_PIN11 99,3055
#define GPIOC_PIN12 100,3096
#define GPIOC_PIN13 101,3137
#define GPIOC_OSC32_IN 102,3178
#define GPIOC_OSC32_OUT 103,3219
#define GPIOD_PIN0 105,3262
#define GPIOD_PIN1 106,3302
#define GPIOD_PIN2 107,3342
#define GPIOD_PIN3 108,3382
#define GPIOD_PIN4 109,3422
#define GPIOD_PIN5 110,3462
#define GPIOD_PIN6 111,3502
#define GPIOD_PIN7 112,3542
#define GPIOD_PIN8 113,3582
#define GPIOD_PIN9 114,3622
#define GPIOD_PIN10 115,3662
#define GPIOD_PIN11 116,3703
#define GPIOD_PIN12 117,3744
#define GPIOD_PIN13 118,3785
#define GPIOD_PIN14 119,3826
#define GPIOD_PIN15 120,3867
#define GPIOE_L3GD20_INT1 122,3910
#define GPIOE_L3GD20_INT2 123,3950
#define GPIOE_LSM303_DRDY 124,3990
#define GPIOE_SPI1_CS 125,4030
#define GPIOE_LSM303_INT1 126,4070
#define GPIOE_LSM303_INT2 127,4110
#define GPIOE_PIN6 128,4150
#define GPIOE_PIN7 129,4190
#define GPIOE_LED4_BLUE 130,4230
#define GPIOE_LED3_RED 131,4270
#define GPIOE_LED5_ORANGE 132,4310
#define GPIOE_LED7_GREEN 133,4351
#define GPIOE_LED9_BLUE 134,4392
#define GPIOE_LED10_RED 135,4433
#define GPIOE_LED8_ORANGE 136,4474
#define GPIOE_LED6_GREEN 137,4515
#define GPIOF_OSC_IN 139,4558
#define GPIOF_OSC_OUT 140,4598
#define GPIOF_PIN2 141,4638
#define GPIOF_PIN3 142,4678
#define GPIOF_PIN4 143,4718
#define GPIOF_PIN5 144,4758
#define GPIOF_PIN6 145,4798
#define GPIOF_PIN7 146,4838
#define GPIOF_PIN8 147,4878
#define GPIOF_PIN9 148,4918
#define GPIOF_PIN10 149,4958
#define GPIOF_PIN11 150,4999
#define GPIOF_PIN12 151,5040
#define GPIOF_PIN13 152,5081
#define GPIOF_PIN14 153,5122
#define GPIOF_PIN15 154,5163
#define GPIOG_PIN0 156,5206
#define GPIOG_PIN1 157,5246
#define GPIOG_PIN2 158,5286
#define GPIOG_PIN3 159,5326
#define GPIOG_PIN4 160,5366
#define GPIOG_PIN5 161,5406
#define GPIOG_PIN6 162,5446
#define GPIOG_PIN7 163,5486
#define GPIOG_PIN8 164,5526
#define GPIOG_PIN9 165,5566
#define GPIOG_PIN10 166,5606
#define GPIOG_PIN11 167,5647
#define GPIOG_PIN12 168,5688
#define GPIOG_PIN13 169,5729
#define GPIOG_PIN14 170,5770
#define GPIOG_PIN15 171,5811
#define GPIOH_PIN0 173,5854
#define GPIOH_PIN1 174,5894
#define GPIOH_PIN2 175,5934
#define GPIOH_PIN3 176,5974
#define GPIOH_PIN4 177,6014
#define GPIOH_PIN5 178,6054
#define GPIOH_PIN6 179,6094
#define GPIOH_PIN7 180,6134
#define GPIOH_PIN8 181,6174
#define GPIOH_PIN9 182,6214
#define GPIOH_PIN10 183,6254
#define GPIOH_PIN11 184,6295
#define GPIOH_PIN12 185,6336
#define GPIOH_PIN13 186,6377
#define GPIOH_PIN14 187,6418
#define GPIOH_PIN15 188,6459
#define LINE_BUTTON 193,6537
#define LINE_SPI1_SCK 194,6594
#define LINE_SPI1_MISO 195,6651
#define LINE_SPI1_MOSI 196,6708
#define LINE_USB_DM 197,6765
#define LINE_USB_DP 198,6823
#define LINE_SWDIO 199,6881
#define LINE_SWCLK 200,6939
#define LINE_SWO 202,6999
#define LINE_I2C1_SCL 203,7056
#define LINE_I2C1_SDA 204,7113
#define LINE_OSC32_IN 206,7172
#define LINE_OSC32_OUT 207,7230
#define LINE_L3GD20_INT1 210,7292
#define LINE_L3GD20_INT2 211,7349
#define LINE_LSM303_DRDY 212,7406
#define LINE_SPI1_CS 213,7463
#define LINE_LSM303_INT1 214,7520
#define LINE_LSM303_INT2 215,7577
#define LINE_LED4_BLUE 216,7634
#define LINE_LED3_RED 217,7691
#define LINE_LED5_ORANGE 218,7748
#define LINE_LED7_GREEN 219,7806
#define LINE_LED9_BLUE 220,7864
#define LINE_LED10_RED 221,7922
#define LINE_LED8_ORANGE 222,7980
#define LINE_LED6_GREEN 223,8038
#define LINE_OSC_IN 225,8098
#define LINE_OSC_OUT 226,8155
#define PIN_MODE_INPUT(235,8399
#define PIN_MODE_OUTPUT(236,8455
#define PIN_MODE_ALTERNATE(237,8511
#define PIN_MODE_ANALOG(238,8567
#define PIN_ODR_LOW(239,8623
#define PIN_ODR_HIGH(240,8672
#define PIN_OTYPE_PUSHPULL(241,8721
#define PIN_OTYPE_OPENDRAIN(242,8770
#define PIN_OSPEED_VERYLOW(243,8819
#define PIN_OSPEED_LOW(244,8875
#define PIN_OSPEED_MEDIUM(245,8931
#define PIN_OSPEED_HIGH(246,8987
#define PIN_PUPDR_FLOATING(247,9043
#define PIN_PUPDR_PULLUP(248,9099
#define PIN_PUPDR_PULLDOWN(249,9155
#define PIN_AFIO_AF(250,9211
#define VAL_GPIOA_MODER 272,10152
#define VAL_GPIOA_OTYPER 288,11404
#define VAL_GPIOA_OSPEEDR 304,12660
#define VAL_GPIOA_PUPDR 320,13916
#define VAL_GPIOA_ODR 336,15170
#define VAL_GPIOA_AFRL 352,16420
#define VAL_GPIOA_AFRH 360,17044
#define VAL_GPIOB_MODER 389,18541
#define VAL_GPIOB_OTYPER 405,19793
#define VAL_GPIOB_OSPEEDR 421,21049
#define VAL_GPIOB_PUPDR 437,22305
#define VAL_GPIOB_ODR 453,23559
#define VAL_GPIOB_AFRL 469,24809
#define VAL_GPIOB_AFRH 477,25432
#define VAL_GPIOC_MODER 506,26936
#define VAL_GPIOC_OTYPER 522,28192
#define VAL_GPIOC_OSPEEDR 538,29452
#define VAL_GPIOC_PUPDR 554,30709
#define VAL_GPIOC_ODR 570,31969
#define VAL_GPIOC_AFRL 586,33223
#define VAL_GPIOC_AFRH 594,33842
#define VAL_GPIOD_MODER 623,35346
#define VAL_GPIOD_OTYPER 639,36598
#define VAL_GPIOD_OSPEEDR 655,37854
#define VAL_GPIOD_PUPDR 671,39110
#define VAL_GPIOD_ODR 687,40364
#define VAL_GPIOD_AFRL 703,41614
#define VAL_GPIOD_AFRH 711,42233
#define VAL_GPIOE_MODER 740,43832
#define VAL_GPIOE_OTYPER 756,45090
#define VAL_GPIOE_OSPEEDR 772,46351
#define VAL_GPIOE_PUPDR 788,47609
#define VAL_GPIOE_ODR 804,48870
#define VAL_GPIOE_AFRL 820,50124
#define VAL_GPIOE_AFRH 828,50743
#define VAL_GPIOF_MODER 857,52252
#define VAL_GPIOF_OTYPER 873,53504
#define VAL_GPIOF_OSPEEDR 889,54760
#define VAL_GPIOF_PUPDR 905,56016
#define VAL_GPIOF_ODR 921,57270
#define VAL_GPIOF_AFRL 937,58520
#define VAL_GPIOF_AFRH 945,59139
#define VAL_GPIOG_MODER 974,60639
#define VAL_GPIOG_OTYPER 990,61891
#define VAL_GPIOG_OSPEEDR 1006,63147
#define VAL_GPIOG_PUPDR 1022,64403
#define VAL_GPIOG_ODR 1038,65657
#define VAL_GPIOG_AFRL 1054,66907
#define VAL_GPIOG_AFRH 1062,67526
#define VAL_GPIOH_MODER 1091,69026
#define VAL_GPIOH_OTYPER 1107,70278
#define VAL_GPIOH_OSPEEDR 1123,71534
#define VAL_GPIOH_PUPDR 1139,72790
#define VAL_GPIOH_ODR 1155,74044
#define VAL_GPIOH_AFRL 1171,75294
#define VAL_GPIOH_AFRH 1179,75913

../ChibiOS/os/hal/boards/ST_STM32F3_DISCOVERY/board.c,257
const PALConfig pal_default_config 25,894
void __early_init(70,2561
bool sdc_lld_is_card_inserted(79,2702
bool sdc_lld_is_write_protected(89,2889
bool mmc_lld_is_card_inserted(101,3137
bool mmc_lld_is_write_protected(111,3328
void boardInit(123,3576

../ChibiOS/os/hal/lib/streams/memstreams.h,208
#define _MEMSTREAMS_H_26,795
#define _memory_stream_data 47,1852
struct MemStreamVMT 61,2657
  _base_sequential_stream_methods62,2680
  const struct MemStreamVMT *vmt;vmt72,2859
} MemoryStream;74,2917

../ChibiOS/os/hal/lib/streams/nullstreams.h,207
#define _NULLSTREAMS_H_26,793
#define _null_stream_data 47,1852
struct NullStreamVMT 53,2025
  _base_sequential_stream_methods54,2049
  const struct NullStreamVMT *vmt;vmt64,2228
} NullStream;66,2285

../ChibiOS/os/hal/lib/streams/nullstreams.c,187
static size_t writes(44,1778
static size_t reads(52,1889
static msg_t put(61,2005
static msg_t get(69,2098
static const struct NullStreamVMT vmt 76,2163
void nullObjectInit(87,2619

../ChibiOS/os/hal/lib/streams/chprintf.h,63
#define _CHPRINTF_H_26,780
#define CHPRINTF_USE_FLOAT 34,928

../ChibiOS/os/hal/lib/streams/memstreams.c,185
static size_t writes(46,1803
static size_t reads(56,2037
static msg_t put(66,2274
static msg_t get(76,2476
static const struct MemStreamVMT vmt 87,2684
void msObjectInit(103,3479

../ChibiOS/os/hal/lib/streams/chprintf.c,318
#define MAX_FILLER 34,949
#define FLOAT_PRECISION 35,972
static char *long_to_string_with_divisor(long_to_string_with_divisor37,1001
static char *ch_ltoa(ch_ltoa70,1627
static const long pow10[pow1076,1774
static char *ftoa(ftoa80,1902
int chvprintf(121,3402
int chprintf(302,7494
int chsnprintf(341,8898

../ChibiOS/os/hal/osal/rt/osal.h,3431
#define _OSAL_H_26,756
#define FALSE 43,1198
#define TRUE 47,1299
#define OSAL_SUCCESS 50,1363
#define OSAL_FAILED 51,1414
#define MSG_OK 59,1523
#define MSG_RESET 60,1575
#define MSG_TIMEOUT 61,1630
#define TIME_IMMEDIATE 70,1768
#define TIME_INFINITE 71,1828
#define OSAL_ST_MODE_NONE 79,1955
#define OSAL_ST_MODE_PERIODIC 80,2002
#define OSAL_ST_MODE_FREERUNNING 81,2049
#define OSAL_ST_RESOLUTION 91,2221
#define OSAL_ST_FREQUENCY 96,2354
#define OSAL_ST_MODE 102,2544
#define OSAL_ST_MODE 104,2618
typedef uint32_t syssts_t;134,3897
typedef int32_t msg_t;141,3984
typedef uint32_t systime_t;148,4077
typedef uint32_t rtcnt_t;155,4172
typedef thread_t * thread_reference_t;162,4267
typedef uint32_t eventflags_t;169,4376
  volatile eventflags_t flags;182,4830
} event_source_t;184,4981
typedef semaphore_t mutex_t;194,5244
typedef uint32_t mutex_t;196,5281
  thread_reference_t    tr;208,5647
} threads_queue_t;209,5676
#define osalQueueInit 217,6013
#define osalQueueWakeupAllI 218,6062
#define osalQueueWakeupOneI 219,6113
#define osalQueueGoSleepTimeoutS 220,6165
#define osalEventInit 221,6225
#define osalDbgAssert(241,6825
#define osalDbgCheck(253,7193
#define osalDbgCheckClassI(259,7332
#define osalDbgCheckClassS(265,7481
#define OSAL_IRQ_IS_VALID_PRIORITY(275,7661
#define OSAL_IRQ_PROLOGUE(281,7854
#define OSAL_IRQ_EPILOGUE(287,8018
#define OSAL_IRQ_HANDLER(295,8268
#define OSAL_S2ST(312,8668
#define OSAL_MS2ST(324,9001
#define OSAL_US2ST(336,9338
#define OSAL_S2RTC(354,9818
#define OSAL_MS2RTC(368,10310
#define OSAL_US2RTC(382,10809
#define osalThreadSleepSeconds(399,11292
#define osalThreadSleepMilliseconds(412,11741
#define osalThreadSleepMicroseconds(425,12198
static inline void osalInit(449,12919
static inline void osalSysHalt(460,13085
static inline void osalSysDisable(470,13238
static inline void osalSysEnable(480,13376
static inline void osalSysLock(491,13599
static inline void osalSysUnlock(502,13818
static inline void osalSysLockFromISR(513,14038
static inline void osalSysUnlockFromISR(524,14268
static inline syssts_t osalSysGetStatusAndLockX(542,14896
static inline void osalSysRestoreStatusX(556,15307
static inline void osalSysPolledDelayX(571,15642
static inline void osalOsTimerHandlerI(583,15979
static inline void osalOsRescheduleS(598,16405
static inline systime_t osalOsGetSystemTimeX(616,16953
static inline bool osalOsIsTimeWithinX(635,17668
static inline void osalThreadSleepS(654,18336
static inline void osalThreadSleep(671,18861
static inline msg_t osalThreadSuspendS(686,19261
static inline msg_t osalThreadSuspendTimeoutS(710,20190
static inline void osalThreadResumeI(726,20691
static inline void osalThreadResumeS(741,21106
static inline void osalThreadQueueObjectInit(753,21354
static inline msg_t osalThreadEnqueueTimeoutS(781,22557
static inline void osalThreadDequeueNextI(795,22944
static inline void osalThreadDequeueAllI(808,23257
static inline void osalEventObjectInit(821,23554
static inline void osalEventObjectInit(826,23654
static inline void osalEventBroadcastFlagsI(841,23997
static inline void osalEventBroadcastFlagsI(847,24179
static inline void osalEventBroadcastFlags(863,24597
static inline void osalEventBroadcastFlags(869,24776
static inline void osalMutexObjectInit(884,25115
static inline void osalMutexLock(904,25548
static inline void osalMutexUnlock(928,26271

../ChibiOS/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.c,1436
#define STM32_DMA1_STREAMS_MASK 45,1743
#define STM32_DMA2_STREAMS_MASK 50,1893
#define STM32_DMA_CCR_RESET_VALUE 56,2112
#define ADDR_DMA1_CSELR 61,2228
#define ADDR_DMA1_CSELR 63,2291
#define ADDR_DMA2_CSELR 67,2376
#define ADDR_DMA2_CSELR 69,2439
#define ADDR_DMA1_CSELR 74,2535
#define ADDR_DMA2_CSELR 75,2577
#define DMA1_CH1_CMASK 83,2730
#define DMA1_CH2_CMASK 87,2819
#define DMA1_CH3_CMASK 91,2908
#define DMA1_CH4_CMASK 95,2997
#define DMA1_CH5_CMASK 99,3086
#define DMA1_CH6_CMASK 103,3175
#define DMA1_CH7_CMASK 107,3264
#define DMA2_CH1_CMASK 111,3353
#define DMA2_CH2_CMASK 115,3442
#define DMA2_CH3_CMASK 119,3531
#define DMA2_CH4_CMASK 123,3620
#define DMA2_CH5_CMASK 127,3709
#define DMA2_CH6_CMASK 131,3798
#define DMA2_CH7_CMASK 135,3887
const stm32_dma_stream_t _stm32_dma_streams[_stm32_dma_streams149,4522
dma_isr_redir_t _stm32_dma_isr_redir[_stm32_dma_isr_redir179,6105
static uint32_t dma_streams_mask;188,6464
OSAL_IRQ_HANDLER(204,7114
OSAL_IRQ_HANDLER(220,7390
OSAL_IRQ_HANDLER(236,7666
OSAL_IRQ_HANDLER(252,7942
OSAL_IRQ_HANDLER(268,8218
OSAL_IRQ_HANDLER(284,8494
OSAL_IRQ_HANDLER(300,8770
OSAL_IRQ_HANDLER(316,9046
OSAL_IRQ_HANDLER(332,9322
OSAL_IRQ_HANDLER(348,9598
OSAL_IRQ_HANDLER(364,9874
OSAL_IRQ_HANDLER(380,10150
OSAL_IRQ_HANDLER(396,10426
OSAL_IRQ_HANDLER(412,10702
void dmaInit(431,11170
bool dmaStreamAllocate(469,12685
void dmaStreamRelease(524,14499

../ChibiOS/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.h,3155
#define _STM32_DMA_H_28,928
#define STM32_DMA_ADVANCED 39,1366
#define STM32_DMA_STREAMS 45,1537
#define STM32_DMA_ISR_MASK 51,1763
#define STM32_DMA_ISR_SHIFT(56,1898
#define STM32_DMA_GETCHANNEL(68,2384
#define STM32_DMA_IS_VALID_PRIORITY(78,2713
#define STM32_DMA_STREAM_ID(87,3025
#define STM32_DMA_STREAM_ID_MSK(97,3321
#define STM32_DMA_IS_VALID_ID(110,3802
#define STM32_DMA_STREAM(123,4195
#define STM32_DMA1_STREAM1 125,4260
#define STM32_DMA1_STREAM2 126,4317
#define STM32_DMA1_STREAM3 127,4374
#define STM32_DMA1_STREAM4 128,4431
#define STM32_DMA1_STREAM5 129,4488
#define STM32_DMA1_STREAM6 130,4545
#define STM32_DMA1_STREAM7 131,4602
#define STM32_DMA2_STREAM1 132,4659
#define STM32_DMA2_STREAM2 133,4716
#define STM32_DMA2_STREAM3 134,4773
#define STM32_DMA2_STREAM4 135,4830
#define STM32_DMA2_STREAM5 136,4888
#define STM32_DMA2_STREAM6 137,4946
#define STM32_DMA2_STREAM7 138,5004
#define STM32_DMA_CR_EN 145,5151
#define STM32_DMA_CR_TEIE 146,5199
#define STM32_DMA_CR_HTIE 147,5249
#define STM32_DMA_CR_TCIE 148,5299
#define STM32_DMA_CR_DIR_MASK 149,5349
#define STM32_DMA_CR_DIR_P2M 150,5418
#define STM32_DMA_CR_DIR_M2P 151,5458
#define STM32_DMA_CR_DIR_M2M 152,5507
#define STM32_DMA_CR_CIRC 153,5560
#define STM32_DMA_CR_PINC 154,5610
#define STM32_DMA_CR_MINC 155,5660
#define STM32_DMA_CR_PSIZE_MASK 156,5710
#define STM32_DMA_CR_PSIZE_BYTE 157,5761
#define STM32_DMA_CR_PSIZE_HWORD 158,5801
#define STM32_DMA_CR_PSIZE_WORD 159,5854
#define STM32_DMA_CR_MSIZE_MASK 160,5907
#define STM32_DMA_CR_MSIZE_BYTE 161,5958
#define STM32_DMA_CR_MSIZE_HWORD 162,5998
#define STM32_DMA_CR_MSIZE_WORD 163,6051
#define STM32_DMA_CR_SIZE_MASK 164,6104
#define STM32_DMA_CR_PL_MASK 166,6246
#define STM32_DMA_CR_PL(167,6294
#define STM32_DMA_CR_CHSEL_MASK 175,6469
#define STM32_DMA_CR_CHSEL(176,6519
#define STM32_DMA_CR_CHSEL_MASK 178,6576
#define STM32_DMA_CR_CHSEL(179,6616
#define STM32_DMA_CR_DMEIE 187,6756
#define STM32_DMA_ISR_FEIF 194,6920
#define STM32_DMA_ISR_DMEIF 195,6960
#define STM32_DMA_ISR_TEIF 196,7000
#define STM32_DMA_ISR_HTIF 197,7051
#define STM32_DMA_ISR_TCIF 198,7102
  DMA_TypeDef           *dma dma229,8304
  DMA_Channel_TypeDef   *channel;channel230,8384
  uint32_t              cmask;231,8464
  volatile uint32_t     *cselr;cselr233,8621
  uint8_t               shift;234,8701
  uint8_t               selfindex;236,8858
  uint8_t               vector;237,8938
} stm32_dma_stream_t;238,9018
typedef void (*stm32_dmaisr_t)stm32_dmaisr_t247,9286
  stm32_dmaisr_t        dma_func;253,9412
  void                  *dma_param;dma_param254,9492
} dma_isr_redir_t;255,9572
#define dmaStreamSetPeripheral(276,10348
#define dmaStreamSetMemory0(291,10968
#define dmaStreamSetTransactionSize(306,11586
#define dmaStreamGetTransactionSize(321,12206
#define dmaStreamSetMode(335,12786
#define dmaStreamSetMode(343,13270
#define dmaStreamEnable(358,13802
#define dmaStreamDisable(376,14537
#define dmaStreamClearInterrupt(392,15236
#define dmaStartMemCopy(415,16352
#define dmaWaitCompletion(431,17196
#define dmaServeInterrupt(442,17629

../ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/ext_lld.c,291
#define EMR 35,1153
#define IMR 36,1175
#define PR 37,1197
#define RTSR 38,1218
#define FTSR 39,1241
EXTDriver EXTD1;49,1567
void ext_lld_init(72,2643
void ext_lld_start(85,2882
void ext_lld_stop(106,3412
void ext_lld_channel_enable(128,3907
void ext_lld_channel_disable(212,6290

../ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/ext_lld.h,811
#define _EXT_LLD_H_26,799
#define EXT_MAX_CHANNELS 39,1195
#define EXT_MODE_GPIO_MASK 45,1310
#define EXT_MODE_GPIO_OFF 46,1390
#define EXT_MODE_GPIOA 47,1470
#define EXT_MODE_GPIOB 48,1550
#define EXT_MODE_GPIOC 49,1630
#define EXT_MODE_GPIOD 50,1710
#define EXT_MODE_GPIOE 51,1790
#define EXT_MODE_GPIOF 52,1870
#define EXT_MODE_GPIOG 53,1950
#define EXT_MODE_GPIOH 54,2030
#define EXT_MODE_GPIOI 55,2110
typedef uint32_t expchannel_t;73,2985
typedef void (*extcallback_t)extcallback_t81,3201
  uint32_t              mode;90,3389
  extcallback_t         cb;97,3656
} EXTChannelConfig;98,3685
  EXTChannelConfig      channels[channels108,3886
} EXTConfig;110,3976
struct EXTDriver 115,4053
  extstate_t                state;119,4114
  const EXTConfig           *config;config123,4205

../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/pal_lld.h,4281
#define _PAL_LLD_H_26,789
#undef PAL_MODE_RESET34,1100
#undef PAL_MODE_UNCONNECTED35,1123
#undef PAL_MODE_INPUT36,1152
#undef PAL_MODE_INPUT_PULLUP37,1175
#undef PAL_MODE_INPUT_PULLDOWN38,1205
#undef PAL_MODE_INPUT_ANALOG39,1237
#undef PAL_MODE_OUTPUT_PUSHPULL40,1267
#undef PAL_MODE_OUTPUT_OPENDRAIN41,1300
#define PAL_STM32_MODE_MASK 47,1396
#define PAL_STM32_MODE_INPUT 48,1448
#define PAL_STM32_MODE_OUTPUT 49,1500
#define PAL_STM32_MODE_ALTERNATE 50,1552
#define PAL_STM32_MODE_ANALOG 51,1604
#define PAL_STM32_OTYPE_MASK 53,1658
#define PAL_STM32_OTYPE_PUSHPULL 54,1710
#define PAL_STM32_OTYPE_OPENDRAIN 55,1762
#define PAL_STM32_OSPEED_MASK 57,1816
#define PAL_STM32_OSPEED_LOWEST 58,1868
#define PAL_STM32_OSPEED_MID 60,1988
#define PAL_STM32_OSPEED_MID1 62,2047
#define PAL_STM32_OSPEED_MID2 63,2099
#define PAL_STM32_OSPEED_HIGHEST 65,2159
#define PAL_STM32_PUDR_MASK 67,2213
#define PAL_STM32_PUDR_FLOATING 68,2265
#define PAL_STM32_PUDR_PULLUP 69,2317
#define PAL_STM32_PUDR_PULLDOWN 70,2369
#define PAL_STM32_ALTERNATE_MASK 72,2423
#define PAL_STM32_ALTERNATE(73,2476
#define PAL_MODE_ALTERNATE(80,2631
#define PAL_MODE_RESET 91,2901
#define PAL_MODE_UNCONNECTED 96,3036
#define PAL_MODE_INPUT 101,3150
#define PAL_MODE_INPUT_PULLUP 106,3275
#define PAL_MODE_INPUT_PULLDOWN 112,3484
#define PAL_MODE_INPUT_ANALOG 118,3674
#define PAL_MODE_OUTPUT_PUSHPULL 123,3784
#define PAL_MODE_OUTPUT_OPENDRAIN 129,3979
#undef GPIOA137,4406
#undef GPIOB138,4420
#undef GPIOC139,4434
#undef GPIOD140,4448
#undef GPIOE141,4462
#undef GPIOF142,4476
#undef GPIOG143,4490
#undef GPIOH144,4504
#undef GPIOI145,4518
#undef GPIOJ146,4532
#undef GPIOK147,4546
#define GPIOA 153,4615
#define GPIOB 154,4685
#define GPIOC 155,4755
#define GPIOD 156,4825
#define GPIOE 157,4895
#define GPIOF 158,4965
#define GPIOG 159,5035
#define GPIOH 160,5105
#define GPIOI 161,5175
#define GPIOJ 162,5245
#define GPIOK 163,5315
#define PAL_IOPORTS_WIDTH 177,5753
#define PAL_WHOLE_PORT 183,5891
#define PAL_LINE(197,6319
#define PAL_PORT(203,6527
#define PAL_PAD(209,6736
#define PAL_NOLINE 215,6923
  volatile uint32_t     MODER;223,7051
  volatile uint32_t     OTYPER;224,7083
  volatile uint32_t     OSPEEDR;225,7116
  volatile uint32_t     PUPDR;226,7150
  volatile uint32_t     IDR;227,7182
  volatile uint32_t     ODR;228,7212
    uint32_t            W;230,7262
      uint16_t          set;232,7304
      uint16_t          clear;233,7334
    } H;234,7366
  } BSRR;235,7376
  volatile uint32_t     LCKR;236,7387
  volatile uint32_t     AFRL;237,7418
  volatile uint32_t     AFRH;238,7449
  volatile uint32_t     BRR;239,7480
} stm32_gpio_t;240,7510
  uint32_t              moder;247,7635
  uint32_t              otyper;249,7711
  uint32_t              ospeedr;251,7789
  uint32_t              pupdr;253,7866
  uint32_t              odr;255,7939
  uint32_t              afrl;257,8011
  uint32_t              afrh;259,8084
} stm32_gpio_setup_t;260,8115
  stm32_gpio_setup_t    PAData;272,8582
  stm32_gpio_setup_t    PBData;276,8703
  stm32_gpio_setup_t    PCData;280,8824
  stm32_gpio_setup_t    PDData;284,8945
  stm32_gpio_setup_t    PEData;288,9066
  stm32_gpio_setup_t    PFData;292,9187
  stm32_gpio_setup_t    PGData;296,9308
  stm32_gpio_setup_t    PHData;300,9429
  stm32_gpio_setup_t    PIData;304,9550
  stm32_gpio_setup_t    PJData;308,9671
  stm32_gpio_setup_t    PKData;312,9792
} PALConfig;314,9833
typedef uint32_t ioportmask_t;319,9921
typedef uint32_t iomode_t;324,10005
typedef uint32_t ioline_t;329,10079
typedef stm32_gpio_t * ioportid_t;337,10340
#define IOPORT1 349,10877
#define IOPORT2 356,11010
#define IOPORT3 363,11143
#define IOPORT4 370,11276
#define IOPORT5 377,11409
#define IOPORT6 384,11542
#define IOPORT7 391,11675
#define IOPORT8 398,11808
#define IOPORT9 405,11941
#define IOPORT10 412,12074
#define IOPORT11 419,12207
#define pal_lld_init(432,12650
#define pal_lld_readport(446,13077
#define pal_lld_readlatch(460,13516
#define pal_lld_writeport(472,13866
#define pal_lld_setport(484,14239
#define pal_lld_clearport(496,14632
#define pal_lld_writegroup(511,15166
#define pal_lld_setgroupmode(527,15732
#define pal_lld_writepad(540,16152

../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/pal_lld.c,277
#define AHB_EN_MASK 34,1120
#define AHB_LPEN_MASK 35,1164
#define AHB_EN_MASK 38,1273
#define AHB_LPEN_MASK 39,1317
#define AHB1_EN_MASK 42,1416
#define AHB1_LPEN_MASK 43,1460
static void initgpio(61,2316
void _pal_lld_init(88,3316
void _pal_lld_setgroupmode(159,5061

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/spi_lld.c,1089
#define SPI1_RX_DMA_CHANNEL 33,1085
#define SPI1_TX_DMA_CHANNEL 37,1292
#define SPI2_RX_DMA_CHANNEL 41,1499
#define SPI2_TX_DMA_CHANNEL 45,1706
#define SPI3_RX_DMA_CHANNEL 49,1913
#define SPI3_TX_DMA_CHANNEL 53,2120
#define SPI4_RX_DMA_CHANNEL 57,2327
#define SPI4_TX_DMA_CHANNEL 61,2534
#define SPI5_RX_DMA_CHANNEL 65,2741
#define SPI5_TX_DMA_CHANNEL 69,2948
#define SPI6_RX_DMA_CHANNEL 73,3155
#define SPI6_TX_DMA_CHANNEL 77,3362
SPIDriver SPID1;87,3900
SPIDriver SPID2;92,4014
SPIDriver SPID3;97,4128
SPIDriver SPID4;102,4242
SPIDriver SPID5;107,4356
SPIDriver SPID6;112,4470
static const uint16_t dummytx 119,4743
static uint16_t dummyrx;120,4785
static void spi_lld_serve_rx_interrupt(132,5244
static void spi_lld_serve_tx_interrupt(158,5933
void spi_lld_init(185,6820
void spi_lld_start(303,11680
void spi_lld_stop(444,17227
void spi_lld_select(489,18201
void spi_lld_unselect(502,18508
void spi_lld_ignore(518,19027
void spi_lld_exchange(547,20087
void spi_lld_send(575,21135
void spi_lld_receive(602,22130
uint16_t spi_lld_polled_exchange(628,23216

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/i2s_lld.c,1010
#define I2S1_RX_DMA_CHANNEL 33,1073
#define I2S1_TX_DMA_CHANNEL 37,1280
#define I2S2_RX_DMA_CHANNEL 41,1487
#define I2S2_TX_DMA_CHANNEL 45,1694
#define I2S3_RX_DMA_CHANNEL 49,1901
#define I2S3_TX_DMA_CHANNEL 53,2108
#define STM32_I2S1_CFGR_CFG 62,2452
#define STM32_I2S1_CFGR_CFG 65,2554
#define STM32_I2S1_CFGR_CFG 69,2730
#define STM32_I2S1_CFGR_CFG 72,2851
#define STM32_I2S2_CFGR_CFG 82,3201
#define STM32_I2S2_CFGR_CFG 85,3303
#define STM32_I2S2_CFGR_CFG 89,3479
#define STM32_I2S2_CFGR_CFG 92,3600
#define STM32_I2S3_CFGR_CFG 102,3950
#define STM32_I2S3_CFGR_CFG 105,4052
#define STM32_I2S3_CFGR_CFG 109,4228
#define STM32_I2S3_CFGR_CFG 112,4349
I2SDriver I2SD1;123,4893
I2SDriver I2SD2;128,5007
I2SDriver I2SD3;133,5121
static void i2s_lld_serve_rx_interrupt(153,6054
static void i2s_lld_serve_tx_interrupt(186,7098
void i2s_lld_init(223,8293
void i2s_lld_start(353,13054
void i2s_lld_stop(473,16968
void i2s_lld_start_exchange(509,17692
void i2s_lld_stop_exchange(555,19135

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/i2s_lld.h,1746
#define _I2S_LLD_H_26,786
#define STM32_I2S_MODE_SLAVE 38,1144
#define STM32_I2S_MODE_MASTER 39,1191
#define STM32_I2S_MODE_RX 40,1238
#define STM32_I2S_MODE_TX 41,1285
#define STM32_I2S_MODE_RXTX 42,1332
#define STM32_I2S_IS_MASTER(50,1531
#define STM32_I2S_RX_ENABLED(51,1609
#define STM32_I2S_TX_ENABLED(52,1683
#define STM32_I2S_USE_SPI1 69,2277
#define STM32_I2S_USE_SPI2 78,2548
#define STM32_I2S_USE_SPI3 87,2819
#define STM32_I2S_SPI1_MODE 94,2973
#define STM32_I2S_SPI2_MODE 102,3220
#define STM32_I2S_SPI3_MODE 110,3467
#define STM32_I2S_SPI1_IRQ_PRIORITY 118,3750
#define STM32_I2S_SPI2_IRQ_PRIORITY 125,3937
#define STM32_I2S_SPI3_IRQ_PRIORITY 132,4124
#define STM32_I2S_SPI1_DMA_PRIORITY 139,4314
#define STM32_I2S_SPI2_DMA_PRIORITY 146,4503
#define STM32_I2S_SPI3_DMA_PRIORITY 153,4692
#define STM32_I2S_DMA_ERROR_HOOK(160,4856
#define STM32_DMA_REQUIRED293,10032
typedef struct I2SDriver I2SDriver;303,10386
typedef void (*i2scallback_t)i2scallback_t312,10670
  const void                *tx_buffer;tx_buffer323,10984
  void                      *rx_buffer;rx_buffer328,11131
  size_t                    size;332,11246
  i2scallback_t             end_cb;336,11353
  int16_t                   i2scfgr;348,11789
  int16_t                   i2spr;354,12002
} I2SConfig;355,12038
struct I2SDriver 360,12115
  i2sstate_t                state;364,12178
  const I2SConfig           *config;config368,12271
  SPI_TypeDef               *spi;spi373,12412
  uint16_t                  cfg;377,12517
  const stm32_dma_stream_t  *dmarx;dmarx381,12611
  const stm32_dma_stream_t  *dmatx;dmatx385,12709
  uint32_t                  rxdmamode;389,12797
  uint32_t                  txdmamode;393,12888

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/spi_lld.h,1734
#define _SPI_LLD_H_26,798
#define STM32_SPI_USE_SPI1 48,1617
#define STM32_SPI_USE_SPI2 57,1889
#define STM32_SPI_USE_SPI3 66,2161
#define STM32_SPI_USE_SPI4 75,2433
#define STM32_SPI_USE_SPI5 84,2705
#define STM32_SPI_USE_SPI6 93,2977
#define STM32_SPI_SPI1_IRQ_PRIORITY 100,3167
#define STM32_SPI_SPI2_IRQ_PRIORITY 107,3354
#define STM32_SPI_SPI3_IRQ_PRIORITY 114,3541
#define STM32_SPI_SPI4_IRQ_PRIORITY 121,3728
#define STM32_SPI_SPI5_IRQ_PRIORITY 128,3915
#define STM32_SPI_SPI6_IRQ_PRIORITY 135,4102
#define STM32_SPI_SPI1_DMA_PRIORITY 145,4483
#define STM32_SPI_SPI2_DMA_PRIORITY 155,4863
#define STM32_SPI_SPI3_DMA_PRIORITY 165,5243
#define STM32_SPI_SPI4_DMA_PRIORITY 175,5623
#define STM32_SPI_SPI5_DMA_PRIORITY 185,6003
#define STM32_SPI_SPI6_DMA_PRIORITY 195,6383
#define STM32_SPI_DMA_ERROR_HOOK(202,6547
#define STM32_DMA_REQUIRED396,14283
typedef struct SPIDriver SPIDriver;406,14637
typedef void (*spicallback_t)spicallback_t414,14844
  spicallback_t             end_cb;423,15035
  ioportid_t                ssport;428,15163
  uint16_t                  sspad;432,15260
  uint16_t                  cr1;436,15361
  uint16_t                  cr2;440,15460
} SPIConfig;441,15494
struct SPIDriver 446,15571
  spistate_t                state;450,15632
  const SPIConfig           *config;config454,15723
  thread_reference_t        thread;459,15848
  mutex_t                   mutex;465,16028
  SPI_TypeDef               *spi;spi474,16273
  const stm32_dma_stream_t  *dmarx;dmarx478,16357
  const stm32_dma_stream_t  *dmatx;dmatx482,16444
  uint32_t                  rxdmamode;486,16532
  uint32_t                  txdmamode;490,16623
  size_t                    fsize;494,16713

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/st_lld.h,579
#define _ST_LLD_H_28,910
#define STM32_ST_IRQ_PRIORITY 50,1663
#define STM32_ST_USE_TIMER 60,2014
#define STM32_ST_TIM 72,2412
#define STM32_ST_TIM 78,2563
#define STM32_ST_TIM 84,2714
#define STM32_ST_TIM 90,2865
#define STM32_ST_TIM 96,3019
#define STM32_ST_TIM 102,3174
static inline systime_t st_lld_get_counter(139,4517
static inline void st_lld_start_alarm(153,4833
static inline void st_lld_stop_alarm(165,5082
static inline void st_lld_set_alarm(177,5289
static inline systime_t st_lld_get_alarm(189,5523
static inline bool st_lld_is_alarm_active(203,5845

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/gpt_lld.h,2088
#define _GPT_LLD_H_26,792
#define STM32_GPT_USE_TIM1 50,1638
#define STM32_GPT_USE_TIM2 59,1911
#define STM32_GPT_USE_TIM3 68,2184
#define STM32_GPT_USE_TIM4 77,2457
#define STM32_GPT_USE_TIM5 86,2730
#define STM32_GPT_USE_TIM6 95,3003
#define STM32_GPT_USE_TIM7 104,3276
#define STM32_GPT_USE_TIM8 113,3549
#define STM32_GPT_USE_TIM9 122,3822
#define STM32_GPT_USE_TIM11 131,4098
#define STM32_GPT_USE_TIM12 140,4374
#define STM32_GPT_USE_TIM14 149,4650
#define STM32_GPT_TIM1_IRQ_PRIORITY 156,4841
#define STM32_GPT_TIM2_IRQ_PRIORITY 163,5028
#define STM32_GPT_TIM3_IRQ_PRIORITY 170,5215
#define STM32_GPT_TIM4_IRQ_PRIORITY 177,5402
#define STM32_GPT_TIM5_IRQ_PRIORITY 184,5589
#define STM32_GPT_TIM6_IRQ_PRIORITY 191,5776
#define STM32_GPT_TIM7_IRQ_PRIORITY 198,5963
#define STM32_GPT_TIM8_IRQ_PRIORITY 205,6150
#define STM32_GPT_TIM9_IRQ_PRIORITY 212,6337
#define STM32_GPT_TIM11_IRQ_PRIORITY 219,6526
#define STM32_GPT_TIM12_IRQ_PRIORITY 226,6715
#define STM32_GPT_TIM14_IRQ_PRIORITY 233,6904
#define STM32_TIM1_IS_USED303,9045
#define STM32_TIM2_IS_USED311,9215
#define STM32_TIM3_IS_USED319,9385
#define STM32_TIM4_IS_USED327,9555
#define STM32_TIM5_IS_USED335,9725
#define STM32_TIM6_IS_USED343,9895
#define STM32_TIM7_IS_USED351,10065
#define STM32_TIM8_IS_USED359,10235
#define STM32_TIM9_IS_USED367,10405
#define STM32_TIM11_IS_USED375,10579
#define STM32_TIM12_IS_USED383,10754
#define STM32_TIM14_IS_USED391,10929
typedef uint32_t gptfreq_t;463,13685
typedef uint32_t gptcnt_t;468,13757
  gptfreq_t                 frequency;480,14077
  gptcallback_t             callback;487,14350
  uint32_t                  cr2;493,14562
  uint32_t                  dier;499,14804
} GPTConfig;500,14839
struct GPTDriver 505,14915
  gptstate_t                state;509,14976
  const GPTConfig           *config;config513,15067
  uint32_t                  clock;521,15256
  stm32_tim_t               *tim;tim525,15356
#define gpt_lld_change_interval(544,16097
#define gpt_lld_get_interval(556,16481
#define gpt_lld_get_counter(569,16954

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/st_lld.c,1532
#define ST_ARR_INIT 36,1179
#define ST_ARR_INIT 38,1242
#define STM32_TIM2_IS_USED49,1538
#define ST_HANDLER 52,1576
#define ST_NUMBER 53,1640
#define ST_CLOCK_SRC 54,1703
#define ST_ENABLE_CLOCK(55,1762
#define ST_ENABLE_STOP(57,1852
#define ST_ENABLE_STOP(59,1961
#define ST_ENABLE_STOP(61,2063
#define STM32_TIM3_IS_USED72,2397
#define ST_HANDLER 75,2435
#define ST_NUMBER 76,2499
#define ST_CLOCK_SRC 77,2562
#define ST_ENABLE_CLOCK(78,2621
#define ST_ENABLE_STOP(80,2711
#define ST_ENABLE_STOP(82,2820
#define ST_ENABLE_STOP(84,2922
#define STM32_TIM4_IS_USED95,3256
#define ST_HANDLER 98,3294
#define ST_NUMBER 99,3358
#define ST_CLOCK_SRC 100,3421
#define ST_ENABLE_CLOCK(101,3480
#define ST_ENABLE_STOP(103,3570
#define ST_ENABLE_STOP(105,3679
#define ST_ENABLE_STOP(107,3781
#define STM32_TIM5_IS_USED118,4115
#define ST_HANDLER 121,4153
#define ST_NUMBER 122,4217
#define ST_CLOCK_SRC 123,4280
#define ST_ENABLE_CLOCK(124,4339
#define ST_ENABLE_STOP(126,4429
#define ST_ENABLE_STOP(128,4538
#define ST_ENABLE_STOP(130,4640
#define STM32_TIM21_IS_USED141,4979
#define ST_HANDLER 144,5018
#define ST_NUMBER 145,5083
#define ST_CLOCK_SRC 146,5147
#define ST_ENABLE_CLOCK(147,5206
#define ST_ENABLE_STOP(148,5273
#define STM32_TIM22_IS_USED158,5605
#define ST_HANDLER 161,5644
#define ST_NUMBER 162,5709
#define ST_CLOCK_SRC 163,5773
#define ST_ENABLE_CLOCK(164,5832
#define ST_ENABLE_STOP(165,5899
OSAL_IRQ_HANDLER(220,8216
OSAL_IRQ_HANDLER(239,8648
void st_lld_init(267,9462

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h,8490
#define _STM32_TIM_H_27,859
#define STM32_TIM_CR1_CEN 37,1176
#define STM32_TIM_CR1_UDIS 38,1231
#define STM32_TIM_CR1_URS 39,1286
#define STM32_TIM_CR1_OPM 40,1341
#define STM32_TIM_CR1_DIR 41,1396
#define STM32_TIM_CR1_CMS_MASK 43,1453
#define STM32_TIM_CR1_CMS(44,1508
#define STM32_TIM_CR1_ARPE 46,1566
#define STM32_TIM_CR1_CKD_MASK 48,1623
#define STM32_TIM_CR1_CKD(49,1678
#define STM32_TIM_CR1_UIFREMAP 51,1736
#define STM32_TIM_CR2_CCPC 58,1852
#define STM32_TIM_CR2_CCUS 59,1907
#define STM32_TIM_CR2_CCDS 60,1962
#define STM32_TIM_CR2_MMS_MASK 62,2019
#define STM32_TIM_CR2_MMS(63,2074
#define STM32_TIM_CR2_TI1S 65,2132
#define STM32_TIM_CR2_OIS1 66,2187
#define STM32_TIM_CR2_OIS1N 67,2242
#define STM32_TIM_CR2_OIS2 68,2297
#define STM32_TIM_CR2_OIS2N 69,2353
#define STM32_TIM_CR2_OIS3 70,2409
#define STM32_TIM_CR2_OIS3N 71,2465
#define STM32_TIM_CR2_OIS4 72,2521
#define STM32_TIM_CR2_OIS5 73,2577
#define STM32_TIM_CR2_OIS6 74,2633
#define STM32_TIM_CR2_MMS2_MASK 76,2691
#define STM32_TIM_CR2_MMS2(77,2748
#define STM32_TIM_SMCR_SMS_MASK 84,2866
#define STM32_TIM_SMCR_SMS(85,2936
#define STM32_TIM_SMCR_OCCS 88,3083
#define STM32_TIM_SMCR_TS_MASK 90,3140
#define STM32_TIM_SMCR_TS(91,3195
#define STM32_TIM_SMCR_MSM 93,3253
#define STM32_TIM_SMCR_ETF_MASK 95,3310
#define STM32_TIM_SMCR_ETF(96,3366
#define STM32_TIM_SMCR_ETPS_MASK 98,3424
#define STM32_TIM_SMCR_ETPS(99,3480
#define STM32_TIM_SMCR_ECE 101,3539
#define STM32_TIM_SMCR_ETP 102,3595
#define STM32_TIM_DIER_UIE 109,3712
#define STM32_TIM_DIER_CC1IE 110,3767
#define STM32_TIM_DIER_CC2IE 111,3822
#define STM32_TIM_DIER_CC3IE 112,3877
#define STM32_TIM_DIER_CC4IE 113,3932
#define STM32_TIM_DIER_COMIE 114,3987
#define STM32_TIM_DIER_TIE 115,4042
#define STM32_TIM_DIER_BIE 116,4097
#define STM32_TIM_DIER_UDE 117,4152
#define STM32_TIM_DIER_CC1DE 118,4207
#define STM32_TIM_DIER_CC2DE 119,4262
#define STM32_TIM_DIER_CC3DE 120,4318
#define STM32_TIM_DIER_CC4DE 121,4374
#define STM32_TIM_DIER_COMDE 122,4430
#define STM32_TIM_DIER_TDE 123,4486
#define STM32_TIM_DIER_IRQ_MASK 125,4544
#define STM32_TIM_SR_UIF 140,5224
#define STM32_TIM_SR_CC1IF 141,5279
#define STM32_TIM_SR_CC2IF 142,5334
#define STM32_TIM_SR_CC3IF 143,5389
#define STM32_TIM_SR_CC4IF 144,5444
#define STM32_TIM_SR_COMIF 145,5499
#define STM32_TIM_SR_TIF 146,5554
#define STM32_TIM_SR_BIF 147,5609
#define STM32_TIM_SR_B2IF 148,5664
#define STM32_TIM_SR_CC1OF 149,5719
#define STM32_TIM_SR_CC2OF 150,5774
#define STM32_TIM_SR_CC3OF 151,5830
#define STM32_TIM_SR_CC4OF 152,5886
#define STM32_TIM_SR_CC5IF 153,5942
#define STM32_TIM_SR_CC6IF 154,5998
#define STM32_TIM_EGR_UG 161,6114
#define STM32_TIM_EGR_CC1G 162,6169
#define STM32_TIM_EGR_CC2G 163,6224
#define STM32_TIM_EGR_CC3G 164,6279
#define STM32_TIM_EGR_CC4G 165,6334
#define STM32_TIM_EGR_COMG 166,6389
#define STM32_TIM_EGR_TG 167,6444
#define STM32_TIM_EGR_BG 168,6499
#define STM32_TIM_EGR_B2G 169,6554
#define STM32_TIM_CCMR1_CC1S_MASK 176,6680
#define STM32_TIM_CCMR1_CC1S(177,6735
#define STM32_TIM_CCMR1_OC1FE 179,6793
#define STM32_TIM_CCMR1_OC1PE 180,6848
#define STM32_TIM_CCMR1_OC1M_MASK 182,6905
#define STM32_TIM_CCMR1_OC1M(183,6975
#define STM32_TIM_CCMR1_OC1CE 186,7122
#define STM32_TIM_CCMR1_CC2S_MASK 188,7179
#define STM32_TIM_CCMR1_CC2S(189,7234
#define STM32_TIM_CCMR1_OC2FE 191,7292
#define STM32_TIM_CCMR1_OC2PE 192,7348
#define STM32_TIM_CCMR1_OC2M_MASK 194,7406
#define STM32_TIM_CCMR1_OC2M(195,7477
#define STM32_TIM_CCMR1_OC2CE 198,7624
#define STM32_TIM_CCMR1_IC1PSC_MASK 205,7746
#define STM32_TIM_CCMR1_IC1PSC(206,7801
#define STM32_TIM_CCMR1_IC1F_MASK 208,7859
#define STM32_TIM_CCMR1_IC1F(209,7915
#define STM32_TIM_CCMR1_IC2PSC_MASK 211,7973
#define STM32_TIM_CCMR1_IC2PSC(212,8029
#define STM32_TIM_CCMR1_IC2F_MASK 214,8088
#define STM32_TIM_CCMR1_IC2F(215,8145
#define STM32_TIM_CCMR2_CC3S_MASK 222,8273
#define STM32_TIM_CCMR2_CC3S(223,8328
#define STM32_TIM_CCMR2_OC3FE 225,8386
#define STM32_TIM_CCMR2_OC3PE 226,8441
#define STM32_TIM_CCMR2_OC3M_MASK 228,8498
#define STM32_TIM_CCMR2_OC3M(229,8568
#define STM32_TIM_CCMR2_OC3CE 232,8715
#define STM32_TIM_CCMR2_CC4S_MASK 234,8772
#define STM32_TIM_CCMR2_CC4S(235,8827
#define STM32_TIM_CCMR2_OC4FE 237,8885
#define STM32_TIM_CCMR2_OC4PE 238,8941
#define STM32_TIM_CCMR2_OC4M_MASK 240,8999
#define STM32_TIM_CCMR2_OC4M(241,9070
#define STM32_TIM_CCMR2_OC4CE 244,9217
#define STM32_TIM_CCMR2_IC3PSC_MASK 251,9343
#define STM32_TIM_CCMR2_IC3PSC(252,9398
#define STM32_TIM_CCMR2_IC3F_MASK 254,9456
#define STM32_TIM_CCMR2_IC3F(255,9512
#define STM32_TIM_CCMR2_IC4PSC_MASK 257,9570
#define STM32_TIM_CCMR2_IC4PSC(258,9626
#define STM32_TIM_CCMR2_IC4F_MASK 260,9685
#define STM32_TIM_CCMR2_IC4F(261,9742
#define STM32_TIM_CCER_CC1E 268,9860
#define STM32_TIM_CCER_CC1P 269,9915
#define STM32_TIM_CCER_CC1NE 270,9970
#define STM32_TIM_CCER_CC1NP 271,10025
#define STM32_TIM_CCER_CC2E 272,10080
#define STM32_TIM_CCER_CC2P 273,10135
#define STM32_TIM_CCER_CC2NE 274,10190
#define STM32_TIM_CCER_CC2NP 275,10245
#define STM32_TIM_CCER_CC3E 276,10300
#define STM32_TIM_CCER_CC3P 277,10355
#define STM32_TIM_CCER_CC3NE 278,10410
#define STM32_TIM_CCER_CC3NP 279,10466
#define STM32_TIM_CCER_CC4E 280,10522
#define STM32_TIM_CCER_CC4P 281,10578
#define STM32_TIM_CCER_CC4NP 282,10634
#define STM32_TIM_CCER_CC5E 283,10690
#define STM32_TIM_CCER_CC5P 284,10746
#define STM32_TIM_CCER_CC6E 285,10802
#define STM32_TIM_CCER_CC6P 286,10858
#define STM32_TIM_CNT_UIFCPY 293,10974
#define STM32_TIM_BDTR_DTG_MASK 300,11091
#define STM32_TIM_BDTR_DTG(301,11148
#define STM32_TIM_BDTR_LOCK_MASK 303,11206
#define STM32_TIM_BDTR_LOCK(304,11261
#define STM32_TIM_BDTR_OSSI 306,11319
#define STM32_TIM_BDTR_OSSR 307,11375
#define STM32_TIM_BDTR_BKE 308,11431
#define STM32_TIM_BDTR_BKP 309,11487
#define STM32_TIM_BDTR_AOE 310,11543
#define STM32_TIM_BDTR_MOE 311,11599
#define STM32_TIM_BDTR_BKF_MASK 313,11657
#define STM32_TIM_BDTR_BKF(314,11714
#define STM32_TIM_BDTR_BK2F_MASK 315,11771
#define STM32_TIM_BDTR_BK2F(316,11828
#define STM32_TIM_BDTR_BK2E 318,11887
#define STM32_TIM_BDTR_BK2P 319,11943
#define STM32_TIM_DCR_DBA_MASK 326,12059
#define STM32_TIM_DCR_DBA(327,12115
#define STM32_TIM_DCR_DBL_MASK 329,12173
#define STM32_TIM_DCR_DBL(330,12229
#define STM32_TIM16_OR_TI1_RMP_MASK 337,12346
#define STM32_TIM16_OR_TI1_RMP(338,12401
#define STM32_TIM_OR_ETR_RMP_MASK 345,12516
#define STM32_TIM_OR_ETR_RMP(346,12572
#define STM32_TIM_CCMR3_OC5FE 353,12690
#define STM32_TIM_CCMR3_OC5PE 354,12745
#define STM32_TIM_CCMR3_OC5M_MASK 356,12802
#define STM32_TIM_CCMR3_OC5M(357,12872
#define STM32_TIM_CCMR3_OC5CE 360,13019
#define STM32_TIM_CCMR3_OC6FE 362,13076
#define STM32_TIM_CCMR3_OC6PE 363,13132
#define STM32_TIM_CCMR3_OC6M_MASK 365,13190
#define STM32_TIM_CCMR3_OC6M(366,13261
#define STM32_TIM_CCMR3_OC6CE 369,13408
#define STM32_TIM1 376,13528
#define STM32_TIM2 377,13580
#define STM32_TIM3 378,13632
#define STM32_TIM4 379,13684
#define STM32_TIM5 380,13736
#define STM32_TIM6 381,13788
#define STM32_TIM7 382,13840
#define STM32_TIM8 383,13892
#define STM32_TIM9 384,13944
#define STM32_TIM10 385,13996
#define STM32_TIM11 386,14049
#define STM32_TIM12 387,14102
#define STM32_TIM13 388,14155
#define STM32_TIM14 389,14208
#define STM32_TIM15 390,14261
#define STM32_TIM16 391,14314
#define STM32_TIM17 392,14367
#define STM32_TIM18 393,14420
#define STM32_TIM19 394,14473
#define STM32_TIM20 395,14526
#define STM32_TIM21 396,14579
#define STM32_TIM22 397,14632
  volatile uint32_t     CR1;418,15620
  volatile uint32_t     CR2;419,15650
  volatile uint32_t     SMCR;420,15680
  volatile uint32_t     DIER;421,15711
  volatile uint32_t     SR;422,15742
  volatile uint32_t     EGR;423,15771
  volatile uint32_t     CCMR1;424,15801
  volatile uint32_t     CCMR2;425,15833
  volatile uint32_t     CCER;426,15865
  volatile uint32_t     CNT;427,15896
  volatile uint32_t     PSC;428,15926
  volatile uint32_t     ARR;429,15956
  volatile uint32_t     RCR;430,15986
  volatile uint32_t     CCR[CCR431,16016
  volatile uint32_t     BDTR;432,16049
  volatile uint32_t     DCR;433,16080
  volatile uint32_t     DMAR;434,16110
  volatile uint32_t     OR;435,16141
  volatile uint32_t     CCMR3;436,16170
  volatile uint32_t     CCXR[CCXR437,16202
} stm32_tim_t;438,16236

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/icu_lld.h,1897
#define _ICU_LLD_H_26,792
#define STM32_ICU_USE_TIM1 50,1638
#define STM32_ICU_USE_TIM2 59,1911
#define STM32_ICU_USE_TIM3 68,2184
#define STM32_ICU_USE_TIM4 77,2457
#define STM32_ICU_USE_TIM5 86,2730
#define STM32_ICU_USE_TIM8 95,3003
#define STM32_ICU_USE_TIM9 104,3276
#define STM32_ICU_TIM1_IRQ_PRIORITY 111,3467
#define STM32_ICU_TIM2_IRQ_PRIORITY 118,3654
#define STM32_ICU_TIM3_IRQ_PRIORITY 125,3841
#define STM32_ICU_TIM4_IRQ_PRIORITY 132,4028
#define STM32_ICU_TIM5_IRQ_PRIORITY 139,4215
#define STM32_ICU_TIM8_IRQ_PRIORITY 146,4402
#define STM32_ICU_TIM9_IRQ_PRIORITY 153,4589
#define STM32_TIM1_IS_USED201,6123
#define STM32_TIM2_IS_USED209,6293
#define STM32_TIM3_IS_USED217,6463
#define STM32_TIM4_IS_USED225,6633
#define STM32_TIM5_IS_USED233,6803
#define STM32_TIM8_IS_USED241,6973
#define STM32_TIM9_IS_USED249,7143
  ICU_INPUT_ACTIVE_HIGH 297,8910
  ICU_INPUT_ACTIVE_LOW 298,8990
} icumode_t;299,9070
typedef uint32_t icufreq_t;304,9129
  ICU_CHANNEL_1 310,9217
  ICU_CHANNEL_2 311,9278
} icuchannel_t;312,9339
typedef uint32_t icucnt_t;317,9399
  icumode_t                 mode;327,9598
  icufreq_t                 frequency;333,9796
  icucallback_t             width_cb;337,9903
  icucallback_t             period_cb;341,10010
  icucallback_t             overflow_cb;345,10108
  icuchannel_t              channel;351,10303
  uint32_t                  dier;357,10549
} ICUConfig;358,10584
struct ICUDriver 363,10661
  icustate_t                state;367,10722
  const ICUConfig           *config;config371,10813
  uint32_t                  clock;379,11002
  stm32_tim_t               *tim;tim383,11102
  volatile uint32_t         *wccrp;wccrp387,11201
  volatile uint32_t         *pccrp;pccrp391,11303
#define icu_lld_get_width(408,11893
#define icu_lld_get_period(420,12257
#define icu_lld_are_notifications_enabled(432,12615

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/pwm_lld.h,2168
#define _PWM_LLD_H_26,792
#define PWM_CHANNELS 39,1191
#define PWM_COMPLEMENTARY_OUTPUT_MASK 49,1451
#define PWM_COMPLEMENTARY_OUTPUT_DISABLED 55,1611
#define PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH 64,1970
#define PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW 73,2330
#define STM32_PWM_USE_ADVANCED 91,2948
#define STM32_PWM_USE_TIM1 100,3221
#define STM32_PWM_USE_TIM2 109,3494
#define STM32_PWM_USE_TIM3 118,3767
#define STM32_PWM_USE_TIM4 127,4040
#define STM32_PWM_USE_TIM5 136,4313
#define STM32_PWM_USE_TIM8 145,4586
#define STM32_PWM_USE_TIM9 154,4859
#define STM32_PWM_TIM1_IRQ_PRIORITY 161,5050
#define STM32_PWM_TIM2_IRQ_PRIORITY 168,5237
#define STM32_PWM_TIM3_IRQ_PRIORITY 175,5424
#define STM32_PWM_TIM4_IRQ_PRIORITY 182,5611
#define STM32_PWM_TIM5_IRQ_PRIORITY 189,5798
#define STM32_PWM_TIM8_IRQ_PRIORITY 196,5985
#define STM32_PWM_TIM9_IRQ_PRIORITY 204,6183
#define STM32_TIM1_IS_USED256,7865
#define STM32_TIM2_IS_USED264,8035
#define STM32_TIM3_IS_USED272,8205
#define STM32_TIM4_IS_USED280,8375
#define STM32_TIM5_IS_USED288,8545
#define STM32_TIM8_IS_USED296,8715
#define STM32_TIM9_IS_USED304,8885
typedef uint32_t pwmmode_t;351,10639
typedef uint8_t pwmchannel_t;356,10716
typedef uint32_t pwmchnmsk_t;361,10797
typedef uint32_t pwmcnt_t;366,10876
  pwmmode_t                 mode;375,11056
  pwmcallback_t             callback;381,11274
} PWMChannelConfig;383,11350
  uint32_t                  frequency;394,11623
  pwmcnt_t                  period;400,11825
  pwmcallback_t             callback;406,12038
  PWMChannelConfig          channels[channels410,12129
  uint32_t                  cr2;416,12355
   uint32_t                 bdtr;422,12668
   uint32_t                 dier;429,12924
} PWMConfig;430,12959
struct PWMDriver 435,13035
  pwmstate_t                state;439,13096
  const PWMConfig           *config;config443,13194
  pwmcnt_t                  period;447,13290
  pwmchnmsk_t               enabled;451,13386
  pwmchannel_t              channels;455,13490
  uint32_t                  clock;463,13680
  stm32_tim_t               *tim;tim467,13780
#define pwm_lld_change_period(490,14749

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/icu_lld.c,787
ICUDriver ICUD1;46,1596
ICUDriver ICUD2;54,1789
ICUDriver ICUD3;62,1982
ICUDriver ICUD4;70,2175
ICUDriver ICUD5;78,2368
ICUDriver ICUD8;86,2561
ICUDriver ICUD9;94,2754
static bool icu_lld_wait_edge(105,3272
OSAL_IRQ_HANDLER(155,4690
OSAL_IRQ_HANDLER(172,4985
OSAL_IRQ_HANDLER(193,5434
OSAL_IRQ_HANDLER(214,5880
OSAL_IRQ_HANDLER(235,6326
OSAL_IRQ_HANDLER(256,6772
OSAL_IRQ_HANDLER(277,7232
OSAL_IRQ_HANDLER(294,7527
OSAL_IRQ_HANDLER(315,7976
void icu_lld_init(335,8513
void icu_lld_start(387,9519
void icu_lld_stop(581,15694
void icu_lld_start_capture(663,17610
bool icu_lld_wait_capture(685,18286
void icu_lld_stop_capture(704,18769
void icu_lld_enable_notifications(722,19232
void icu_lld_disable_notifications(768,20690
void icu_lld_serve_interrupt(781,20956

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/gpt_lld.c,867
GPTDriver GPTD1;42,1497
GPTDriver GPTD2;50,1690
GPTDriver GPTD3;58,1883
GPTDriver GPTD4;66,2076
GPTDriver GPTD5;74,2269
GPTDriver GPTD6;82,2462
GPTDriver GPTD7;90,2655
GPTDriver GPTD8;98,2848
GPTDriver GPTD9;106,3041
GPTDriver GPTD11;114,3238
GPTDriver GPTD12;122,3436
GPTDriver GPTD14;130,3634
OSAL_IRQ_HANDLER(155,4634
OSAL_IRQ_HANDLER(176,5083
OSAL_IRQ_HANDLER(197,5529
OSAL_IRQ_HANDLER(218,5975
OSAL_IRQ_HANDLER(239,6421
OSAL_IRQ_HANDLER(260,6867
OSAL_IRQ_HANDLER(281,7313
OSAL_IRQ_HANDLER(302,7765
OSAL_IRQ_HANDLER(323,8214
OSAL_IRQ_HANDLER(344,8665
OSAL_IRQ_HANDLER(365,9120
OSAL_IRQ_HANDLER(386,9575
void gpt_lld_init(406,10116
void gpt_lld_start(488,11724
void gpt_lld_stop(695,16943
void gpt_lld_start_timer(820,19750
void gpt_lld_stop_timer(842,20659
void gpt_lld_polled_delay(862,21386
void gpt_lld_serve_interrupt(879,21953

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.c,26
OSAL_IRQ_HANDLER(60,2391

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/pwm_lld.c,835
PWMDriver PWMD1;42,1497
PWMDriver PWMD2;50,1690
PWMDriver PWMD3;58,1883
PWMDriver PWMD4;66,2076
PWMDriver PWMD5;74,2269
PWMDriver PWMD8;82,2462
PWMDriver PWMD9;90,2655
OSAL_IRQ_HANDLER(118,3884
OSAL_IRQ_HANDLER(138,4419
OSAL_IRQ_HANDLER(159,4868
OSAL_IRQ_HANDLER(180,5314
OSAL_IRQ_HANDLER(201,5760
OSAL_IRQ_HANDLER(222,6206
OSAL_IRQ_HANDLER(246,6888
OSAL_IRQ_HANDLER(266,7423
OSAL_IRQ_HANDLER(287,7872
void pwm_lld_init(307,8409
void pwm_lld_start(368,9820
void pwm_lld_stop(612,17266
void pwm_lld_enable_channel(703,19666
void pwm_lld_disable_channel(730,20502
void pwm_lld_enable_periodic_notification(754,21154
void pwm_lld_disable_periodic_notification(774,21845
void pwm_lld_enable_channel_notification(790,22407
void pwm_lld_disable_channel_notification(818,23447
void pwm_lld_serve_interrupt(834,23998

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/uart_lld.c,1634
#define USART_ISR_LBDF 35,1158
#define USART1_RX_DMA_CHANNEL 38,1206
#define USART1_TX_DMA_CHANNEL 42,1415
#define USART2_RX_DMA_CHANNEL 46,1624
#define USART2_TX_DMA_CHANNEL 50,1833
#define USART3_RX_DMA_CHANNEL 54,2042
#define USART3_TX_DMA_CHANNEL 58,2251
#define UART4_RX_DMA_CHANNEL 62,2460
#define UART4_TX_DMA_CHANNEL 66,2668
#define UART5_RX_DMA_CHANNEL 70,2876
#define UART5_TX_DMA_CHANNEL 74,3084
#define USART6_RX_DMA_CHANNEL 78,3292
#define USART6_TX_DMA_CHANNEL 82,3501
#define UART7_RX_DMA_CHANNEL 86,3710
#define UART7_TX_DMA_CHANNEL 90,3918
#define UART8_RX_DMA_CHANNEL 94,4126
#define UART8_TX_DMA_CHANNEL 98,4334
UARTDriver UARTD1;108,4883
UARTDriver UARTD2;113,5009
UARTDriver UARTD3;118,5135
UARTDriver UARTD4;123,5259
UARTDriver UARTD5;128,5383
UARTDriver UARTD6;133,5509
UARTDriver UARTD7;138,5633
UARTDriver UARTD8;143,5757
static uartflags_t translate_errors(161,6412
static void uart_enter_rx_idle_loop(182,6940
static void usart_stop(203,7692
static void usart_start(221,8145
static void uart_lld_serve_rx_end_irq(255,9219
static void uart_lld_serve_tx_end_irq(285,10131
static void serve_usart_irq(307,10686
OSAL_IRQ_HANDLER(343,11735
OSAL_IRQ_HANDLER(362,12095
OSAL_IRQ_HANDLER(381,12455
OSAL_IRQ_HANDLER(400,12811
OSAL_IRQ_HANDLER(419,13165
OSAL_IRQ_HANDLER(438,13523
OSAL_IRQ_HANDLER(457,13879
OSAL_IRQ_HANDLER(476,14233
void uart_lld_init(495,14719
void uart_lld_start(577,17538
void uart_lld_stop(761,25386
void uart_lld_start_send(845,27314
size_t uart_lld_stop_send(875,28357
void uart_lld_start_receive(893,28922
size_t uart_lld_stop_receive(919,29781

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/serial_lld.h,1271
#define _SERIAL_LLD_H_26,802
#define STM32_SERIAL_USE_USART1 48,1636
#define STM32_SERIAL_USE_USART2 57,1917
#define STM32_SERIAL_USE_USART3 66,2198
#define STM32_SERIAL_USE_UART4 75,2476
#define STM32_SERIAL_USE_UART5 84,2754
#define STM32_SERIAL_USE_USART6 93,3035
#define STM32_SERIAL_USE_UART7 102,3313
#define STM32_SERIAL_USE_UART8 111,3591
#define STM32_SERIAL_USE_LPUART1 120,3874
#define STM32_SERIAL_USART1_PRIORITY 127,4067
#define STM32_SERIAL_USART2_PRIORITY 134,4257
#define STM32_SERIAL_USART3_PRIORITY 141,4447
#define STM32_SERIAL_USART3_8_PRIORITY 149,4702
#define STM32_SERIAL_UART4_PRIORITY 156,4890
#define STM32_SERIAL_UART5_PRIORITY 163,5078
#define STM32_SERIAL_USART6_PRIORITY 170,5268
#define STM32_SERIAL_UART7_PRIORITY 177,5456
#define STM32_SERIAL_UART8_PRIORITY 184,5644
#define STM32_SERIAL_LPUART1_PRIORITY 191,5836
  uint32_t                  speed;304,10083
  uint32_t                  cr1;309,10226
  uint32_t                  cr2;313,10330
  uint32_t                  cr3;317,10434
} SerialConfig;318,10468
#define _serial_driver_data 323,10541
#define USART_CR2_STOP1_BITS 348,12166
#define USART_CR2_STOP0P5_BITS 349,12247
#define USART_CR2_STOP2_BITS 350,12330
#define USART_CR2_STOP1P5_BITS 351,12411

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/uart_lld.h,2561
#define _UART_LLD_H_26,794
#define STM32_UART_USE_USART1 48,1630
#define STM32_UART_USE_USART2 57,1917
#define STM32_UART_USE_USART3 66,2204
#define STM32_UART_USE_UART4 75,2488
#define STM32_UART_USE_UART5 84,2772
#define STM32_UART_USE_USART6 93,3059
#define STM32_UART_USE_UART7 102,3343
#define STM32_UART_USE_UART8 111,3627
#define STM32_UART_USART1_IRQ_PRIORITY 118,3822
#define STM32_UART_USART2_IRQ_PRIORITY 125,4014
#define STM32_UART_USART3_IRQ_PRIORITY 132,4206
#define STM32_UART_UART4_IRQ_PRIORITY 139,4396
#define STM32_UART_UART5_IRQ_PRIORITY 146,4586
#define STM32_UART_USART6_IRQ_PRIORITY 153,4778
#define STM32_UART_UART7_IRQ_PRIORITY 160,4968
#define STM32_UART_UART8_IRQ_PRIORITY 167,5158
#define STM32_UART_USART1_DMA_PRIORITY 177,5548
#define STM32_UART_USART2_DMA_PRIORITY 187,5937
#define STM32_UART_USART3_DMA_PRIORITY 197,6326
#define STM32_UART_UART4_DMA_PRIORITY 207,6713
#define STM32_UART_UART5_DMA_PRIORITY 217,7100
#define STM32_UART_USART6_DMA_PRIORITY 227,7489
#define STM32_UART_UART7_DMA_PRIORITY 237,7876
#define STM32_UART_UART8_DMA_PRIORITY 247,8263
#define STM32_UART_DMA_ERROR_HOOK(256,8568
#define STM32_DMA_REQUIRED522,19593
typedef uint32_t uartflags_t;532,19933
typedef struct UARTDriver UARTDriver;537,20028
typedef void (*uartcb_t)uartcb_t544,20198
typedef void (*uartccb_t)uartccb_t552,20430
typedef void (*uartecb_t)uartecb_t560,20670
  uartcb_t                  txend1_cb;570,20927
  uartcb_t                  txend2_cb;574,21035
  uartcb_t                  rxend_cb;578,21136
  uartccb_t                 rxchar_cb;582,21263
  uartecb_t                 rxerr_cb;586,21356
  uint32_t                  speed;591,21471
  uint32_t                  cr1;595,21579
  uint32_t                  cr2;599,21685
  uint32_t                  cr3;603,21791
} UARTConfig;604,21825
struct UARTDriver 609,21904
  uartstate_t               state;613,21968
  uarttxstate_t             txstate;617,22052
  uartrxstate_t             rxstate;621,22135
  const UARTConfig          *config;config625,22230
  bool                      early;630,22396
  thread_reference_t        threadrx;634,22483
  thread_reference_t        threadtx;638,22573
  mutex_t                   mutex;644,22767
  USART_TypeDef             *usart;usart653,23018
  uint32_t                  clock;657,23131
  uint32_t                  dmamode;661,23215
  const stm32_dma_stream_t  *dmarx;dmarx665,23303
  const stm32_dma_stream_t  *dmatx;dmatx669,23391
  volatile uint16_t         rxbuf;673,23514

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/serial_lld.c,1203
#define USART_ISR_LBDF 35,1194
#define USART_CR2_LBDIE 39,1282
#define USART_ISR_LBDF 44,1418
#define UART4 50,1610
#define UART5 54,1693
SerialDriver SD1;63,2100
SerialDriver SD2;68,2229
SerialDriver SD3;73,2358
SerialDriver SD4;78,2485
SerialDriver SD5;83,2612
SerialDriver SD6;88,2741
SerialDriver SD7;93,2868
SerialDriver SD8;98,2995
SerialDriver LPSD1;103,3126
static const SerialConfig default_config 111,3446
static void usart_init(130,4084
static void usart_deinit(158,4921
static void set_error(171,5181
static void serve_interrupt(192,5694
static void notify1(244,7042
static void notify2(252,7197
static void notify3(260,7352
static void notify4(268,7506
static void notify5(276,7659
static void notify6(284,7813
static void notify7(292,7967
static void notify8(300,8120
static void notifylp1(308,8275
OSAL_IRQ_HANDLER(328,8827
OSAL_IRQ_HANDLER(347,9164
OSAL_IRQ_HANDLER(366,9636
OSAL_IRQ_HANDLER(398,10247
OSAL_IRQ_HANDLER(417,10580
OSAL_IRQ_HANDLER(436,10912
OSAL_IRQ_HANDLER(455,11248
OSAL_IRQ_HANDLER(476,11630
OSAL_IRQ_HANDLER(495,11962
OSAL_IRQ_HANDLER(514,12302
void sd_lld_init(533,12764
void sd_lld_start(635,15730
void sd_lld_stop(699,17056

../ChibiOS/os/hal/ports/STM32/STM32F3xx/stm32_registry.h,76360
#define _STM32_REGISTRY_H_26,798
#define STM32F3XX32,923
#define STM32_HAS_ADC1 52,1810
#define STM32_ADC1_HANDLER 53,1860
#define STM32_ADC1_NUMBER 54,1914
#define STM32_ADC1_DMA_MSK 55,1962
#define STM32_ADC1_DMA_CHN 56,2039
#define STM32_HAS_ADC2 58,2097
#define STM32_ADC2_HANDLER 59,2147
#define STM32_ADC2_NUMBER 60,2201
#define STM32_ADC2_DMA_MSK 61,2249
#define STM32_ADC2_DMA_CHN 63,2405
#define STM32_HAS_ADC3 65,2463
#define STM32_ADC3_HANDLER 66,2513
#define STM32_ADC3_NUMBER 67,2567
#define STM32_ADC3_DMA_MSK 68,2615
#define STM32_ADC3_DMA_CHN 69,2692
#define STM32_HAS_ADC4 71,2750
#define STM32_ADC4_HANDLER 72,2800
#define STM32_ADC4_NUMBER 73,2855
#define STM32_ADC4_DMA_MSK 74,2903
#define STM32_ADC4_DMA_CHN 76,3059
#define STM32_HAS_SDADC1 78,3117
#define STM32_HAS_SDADC2 79,3168
#define STM32_HAS_SDADC3 80,3219
#define STM32_HAS_CAN1 83,3294
#define STM32_HAS_CAN2 84,3344
#define STM32_CAN_MAX_FILTERS 85,3395
#define STM32_HAS_DAC1_CH1 88,3467
#define STM32_DAC_DAC1_CH1_DMA_STREAM 89,3517
#define STM32_HAS_DAC1_CH2 91,3590
#define STM32_DAC_DAC1_CH2_DMA_STREAM 92,3640
#define STM32_HAS_DAC2_CH1 94,3713
#define STM32_HAS_DAC2_CH2 95,3764
#define STM32_ADVANCED_DMA 98,3839
#define STM32_DMA_SUPPORTS_CSELR 99,3890
#define STM32_DMA1_NUM_CHANNELS 101,3943
#define STM32_DMA1_CH1_HANDLER 102,3990
#define STM32_DMA1_CH2_HANDLER 103,4044
#define STM32_DMA1_CH3_HANDLER 104,4098
#define STM32_DMA1_CH4_HANDLER 105,4152
#define STM32_DMA1_CH5_HANDLER 106,4206
#define STM32_DMA1_CH6_HANDLER 107,4260
#define STM32_DMA1_CH7_HANDLER 108,4314
#define STM32_DMA1_CH1_NUMBER 109,4368
#define STM32_DMA1_CH2_NUMBER 110,4416
#define STM32_DMA1_CH3_NUMBER 111,4464
#define STM32_DMA1_CH4_NUMBER 112,4512
#define STM32_DMA1_CH5_NUMBER 113,4560
#define STM32_DMA1_CH6_NUMBER 114,4608
#define STM32_DMA1_CH7_NUMBER 115,4656
#define STM32_DMA2_NUM_CHANNELS 117,4706
#define STM32_DMA2_CH1_HANDLER 118,4753
#define STM32_DMA2_CH2_HANDLER 119,4808
#define STM32_DMA2_CH3_HANDLER 120,4863
#define STM32_DMA2_CH4_HANDLER 121,4918
#define STM32_DMA2_CH5_HANDLER 122,4973
#define STM32_DMA2_CH1_NUMBER 123,5028
#define STM32_DMA2_CH2_NUMBER 124,5076
#define STM32_DMA2_CH3_NUMBER 125,5124
#define STM32_DMA2_CH4_NUMBER 126,5172
#define STM32_DMA2_CH5_NUMBER 127,5220
#define STM32_HAS_ETH 130,5292
#define STM32_EXTI_NUM_LINES 133,5368
#define STM32_EXTI_IMR_MASK 134,5416
#define STM32_EXTI_IMR2_MASK 135,5473
#define STM32_HAS_GPIOA 138,5555
#define STM32_HAS_GPIOB 139,5605
#define STM32_HAS_GPIOC 140,5655
#define STM32_HAS_GPIOD 141,5705
#define STM32_HAS_GPIOE 142,5755
#define STM32_HAS_GPIOF 143,5805
#define STM32_HAS_GPIOG 144,5855
#define STM32_HAS_GPIOH 145,5906
#define STM32_HAS_GPIOI 146,5957
#define STM32_HAS_GPIOJ 147,6008
#define STM32_HAS_GPIOK 148,6059
#define STM32_GPIO_EN_MASK 149,6110
#define STM32_HAS_I2C1 156,6593
#define STM32_I2C_I2C1_RX_DMA_STREAM 157,6643
#define STM32_I2C_I2C1_TX_DMA_STREAM 158,6714
#define STM32_HAS_I2C2 160,6787
#define STM32_I2C_I2C2_RX_DMA_STREAM 161,6837
#define STM32_I2C_I2C2_TX_DMA_STREAM 162,6908
#define STM32_HAS_I2C3 164,6981
#define STM32_HAS_I2C4 165,7032
#define STM32_HAS_RTC 168,7107
#define STM32_RTC_HAS_SUBSECONDS 169,7157
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 170,7207
#define STM32_RTC_NUM_ALARMS 171,7257
#define STM32_RTC_HAS_INTERRUPTS 172,7304
#define STM32_HAS_SDIO 175,7380
#define STM32_HAS_SPI1 178,7455
#define STM32_SPI1_SUPPORTS_I2S 179,7505
#define STM32_SPI_SPI1_RX_DMA_STREAM 180,7556
#define STM32_SPI_SPI1_TX_DMA_STREAM 181,7627
#define STM32_HAS_SPI2 183,7700
#define STM32_SPI2_SUPPORTS_I2S 184,7750
#define STM32_SPI2_I2S_FULLDUPLEX 185,7800
#define STM32_SPI_SPI2_RX_DMA_STREAM 186,7850
#define STM32_SPI_SPI2_TX_DMA_STREAM 187,7921
#define STM32_HAS_SPI3 189,7994
#define STM32_SPI3_SUPPORTS_I2S 190,8044
#define STM32_SPI3_I2S_FULLDUPLEX 191,8094
#define STM32_SPI_SPI3_RX_DMA_STREAM 192,8144
#define STM32_SPI_SPI3_TX_DMA_STREAM 193,8215
#define STM32_HAS_SPI4 195,8288
#define STM32_HAS_SPI5 196,8339
#define STM32_HAS_SPI6 197,8390
#define STM32_TIM_MAX_CHANNELS 200,8465
#define STM32_HAS_TIM1 202,8514
#define STM32_TIM1_IS_32BITS 203,8564
#define STM32_TIM1_CHANNELS 204,8615
#define STM32_HAS_TIM2 206,8664
#define STM32_TIM2_IS_32BITS 207,8714
#define STM32_TIM2_CHANNELS 208,8764
#define STM32_HAS_TIM3 210,8813
#define STM32_TIM3_IS_32BITS 211,8863
#define STM32_TIM3_CHANNELS 212,8914
#define STM32_HAS_TIM4 214,8963
#define STM32_TIM4_IS_32BITS 215,9013
#define STM32_TIM4_CHANNELS 216,9064
#define STM32_HAS_TIM6 218,9113
#define STM32_TIM6_IS_32BITS 219,9163
#define STM32_TIM6_CHANNELS 220,9214
#define STM32_HAS_TIM7 222,9263
#define STM32_TIM7_IS_32BITS 223,9313
#define STM32_TIM7_CHANNELS 224,9364
#define STM32_HAS_TIM8 226,9413
#define STM32_TIM8_IS_32BITS 227,9463
#define STM32_TIM8_CHANNELS 228,9514
#define STM32_HAS_TIM15 230,9563
#define STM32_TIM15_IS_32BITS 231,9613
#define STM32_TIM15_CHANNELS 232,9664
#define STM32_HAS_TIM16 234,9713
#define STM32_TIM16_IS_32BITS 235,9763
#define STM32_TIM16_CHANNELS 236,9814
#define STM32_HAS_TIM17 238,9863
#define STM32_TIM17_IS_32BITS 239,9913
#define STM32_TIM17_CHANNELS 240,9964
#define STM32_HAS_TIM5 242,10013
#define STM32_HAS_TIM9 243,10064
#define STM32_HAS_TIM10 244,10115
#define STM32_HAS_TIM11 245,10166
#define STM32_HAS_TIM12 246,10217
#define STM32_HAS_TIM13 247,10268
#define STM32_HAS_TIM14 248,10319
#define STM32_HAS_TIM18 249,10370
#define STM32_HAS_TIM19 250,10421
#define STM32_HAS_TIM20 251,10472
#define STM32_HAS_TIM21 252,10523
#define STM32_HAS_TIM22 253,10574
#define STM32_HAS_USART1 256,10651
#define STM32_UART_USART1_RX_DMA_STREAM 257,10701
#define STM32_UART_USART1_TX_DMA_STREAM 258,10772
#define STM32_HAS_USART2 260,10845
#define STM32_UART_USART2_RX_DMA_STREAM 261,10895
#define STM32_UART_USART2_TX_DMA_STREAM 262,10966
#define STM32_HAS_USART3 264,11039
#define STM32_UART_USART3_RX_DMA_STREAM 265,11089
#define STM32_UART_USART3_TX_DMA_STREAM 266,11160
#define STM32_HAS_UART4 268,11233
#define STM32_UART_UART4_RX_DMA_STREAM 269,11283
#define STM32_UART_UART4_TX_DMA_STREAM 270,11354
#define STM32_HAS_UART5 272,11427
#define STM32_HAS_USART6 274,11479
#define STM32_HAS_UART7 275,11530
#define STM32_HAS_UART8 276,11581
#define STM32_HAS_LPUART1 277,11632
#define STM32_HAS_USB 280,11707
#define STM32_USB_ACCESS_SCHEME_2x16 281,11757
#define STM32_USB_PMA_SIZE 282,11808
#define STM32_USB_HAS_BCDR 283,11857
#define STM32_HAS_OTG1 284,11908
#define STM32_HAS_OTG2 285,11959
#define STM32_HAS_IWDG 288,12035
#define STM32_IWDG_IS_WINDOWED 289,12085
#define STM32_HAS_LTDC 292,12160
#define STM32_HAS_DMA2D 295,12237
#define STM32_HAS_FSMC 298,12313
#define STM32_HAS_CRC 301,12388
#define STM32_CRC_PROGRAMMABLE 302,12438
#define STM32_HAS_ADC1 310,12816
#define STM32_ADC1_HANDLER 311,12866
#define STM32_ADC1_NUMBER 312,12920
#define STM32_ADC1_DMA_MSK 313,12968
#define STM32_ADC1_DMA_CHN 314,13045
#define STM32_HAS_ADC2 316,13103
#define STM32_ADC2_HANDLER 317,13153
#define STM32_ADC2_NUMBER 318,13207
#define STM32_ADC2_DMA_MSK 319,13255
#define STM32_ADC2_DMA_CHN 321,13411
#define STM32_HAS_ADC3 323,13469
#define STM32_ADC3_HANDLER 324,13519
#define STM32_ADC3_NUMBER 325,13573
#define STM32_ADC3_DMA_MSK 326,13621
#define STM32_ADC3_DMA_CHN 327,13698
#define STM32_HAS_ADC4 329,13756
#define STM32_ADC4_HANDLER 330,13806
#define STM32_ADC4_NUMBER 331,13861
#define STM32_ADC4_DMA_MSK 332,13909
#define STM32_ADC4_DMA_CHN 334,14065
#define STM32_HAS_SDADC1 336,14123
#define STM32_HAS_SDADC2 337,14174
#define STM32_HAS_SDADC3 338,14225
#define STM32_HAS_CAN1 341,14300
#define STM32_HAS_CAN2 342,14350
#define STM32_CAN_MAX_FILTERS 343,14401
#define STM32_HAS_DAC1_CH1 346,14473
#define STM32_DAC_DAC1_CH1_DMA_STREAM 347,14523
#define STM32_HAS_DAC1_CH2 349,14596
#define STM32_DAC_DAC1_CH2_DMA_STREAM 350,14646
#define STM32_HAS_DAC2_CH1 352,14719
#define STM32_HAS_DAC2_CH2 353,14770
#define STM32_ADVANCED_DMA 356,14845
#define STM32_DMA_SUPPORTS_CSELR 357,14896
#define STM32_DMA1_NUM_CHANNELS 359,14949
#define STM32_DMA1_CH1_HANDLER 360,14996
#define STM32_DMA1_CH2_HANDLER 361,15050
#define STM32_DMA1_CH3_HANDLER 362,15104
#define STM32_DMA1_CH4_HANDLER 363,15158
#define STM32_DMA1_CH5_HANDLER 364,15212
#define STM32_DMA1_CH6_HANDLER 365,15266
#define STM32_DMA1_CH7_HANDLER 366,15320
#define STM32_DMA1_CH1_NUMBER 367,15374
#define STM32_DMA1_CH2_NUMBER 368,15422
#define STM32_DMA1_CH3_NUMBER 369,15470
#define STM32_DMA1_CH4_NUMBER 370,15518
#define STM32_DMA1_CH5_NUMBER 371,15566
#define STM32_DMA1_CH6_NUMBER 372,15614
#define STM32_DMA1_CH7_NUMBER 373,15662
#define STM32_DMA2_NUM_CHANNELS 375,15712
#define STM32_DMA2_CH1_HANDLER 376,15759
#define STM32_DMA2_CH2_HANDLER 377,15814
#define STM32_DMA2_CH3_HANDLER 378,15869
#define STM32_DMA2_CH4_HANDLER 379,15924
#define STM32_DMA2_CH5_HANDLER 380,15979
#define STM32_DMA2_CH1_NUMBER 381,16034
#define STM32_DMA2_CH2_NUMBER 382,16082
#define STM32_DMA2_CH3_NUMBER 383,16130
#define STM32_DMA2_CH4_NUMBER 384,16178
#define STM32_DMA2_CH5_NUMBER 385,16226
#define STM32_HAS_ETH 388,16298
#define STM32_EXTI_NUM_LINES 391,16374
#define STM32_EXTI_IMR_MASK 392,16422
#define STM32_EXTI_IMR2_MASK 393,16479
#define STM32_HAS_GPIOA 396,16561
#define STM32_HAS_GPIOB 397,16611
#define STM32_HAS_GPIOC 398,16661
#define STM32_HAS_GPIOD 399,16711
#define STM32_HAS_GPIOE 400,16761
#define STM32_HAS_GPIOF 401,16811
#define STM32_HAS_GPIOG 402,16861
#define STM32_HAS_GPIOH 403,16911
#define STM32_HAS_GPIOI 404,16961
#define STM32_HAS_GPIOJ 405,17012
#define STM32_HAS_GPIOK 406,17063
#define STM32_GPIO_EN_MASK 407,17114
#define STM32_HAS_I2C1 417,17757
#define STM32_I2C_I2C1_RX_DMA_STREAM 418,17807
#define STM32_I2C_I2C1_TX_DMA_STREAM 419,17878
#define STM32_HAS_I2C2 421,17951
#define STM32_I2C_I2C2_RX_DMA_STREAM 422,18001
#define STM32_I2C_I2C2_TX_DMA_STREAM 423,18072
#define STM32_HAS_I2C3 425,18145
#define STM32_I2C_I2C3_RX_DMA_STREAM 426,18195
#define STM32_I2C_I2C3_TX_DMA_STREAM 427,18266
#define STM32_HAS_I2C4 429,18339
#define STM32_HAS_RTC 432,18414
#define STM32_RTC_HAS_SUBSECONDS 433,18464
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 434,18514
#define STM32_RTC_NUM_ALARMS 435,18564
#define STM32_RTC_HAS_INTERRUPTS 436,18611
#define STM32_HAS_SDIO 439,18687
#define STM32_HAS_SPI1 442,18762
#define STM32_SPI1_SUPPORTS_I2S 443,18812
#define STM32_SPI_SPI1_RX_DMA_STREAM 444,18863
#define STM32_SPI_SPI1_TX_DMA_STREAM 445,18934
#define STM32_HAS_SPI2 447,19007
#define STM32_SPI2_SUPPORTS_I2S 448,19057
#define STM32_SPI2_I2S_FULLDUPLEX 449,19107
#define STM32_SPI_SPI2_RX_DMA_STREAM 450,19157
#define STM32_SPI_SPI2_TX_DMA_STREAM 451,19228
#define STM32_HAS_SPI3 453,19301
#define STM32_SPI3_SUPPORTS_I2S 454,19351
#define STM32_SPI3_I2S_FULLDUPLEX 455,19401
#define STM32_SPI_SPI3_RX_DMA_STREAM 456,19451
#define STM32_SPI_SPI3_TX_DMA_STREAM 457,19522
#define STM32_HAS_SPI4 459,19595
#define STM32_SPI4_SUPPORTS_I2S 460,19645
#define STM32_SPI_SPI4_RX_DMA_STREAM 461,19696
#define STM32_SPI_SPI4_TX_DMA_STREAM 462,19767
#define STM32_HAS_SPI5 464,19840
#define STM32_HAS_SPI6 465,19891
#define STM32_TIM_MAX_CHANNELS 468,19966
#define STM32_HAS_TIM1 470,20015
#define STM32_TIM1_IS_32BITS 471,20065
#define STM32_TIM1_CHANNELS 472,20116
#define STM32_HAS_TIM2 474,20165
#define STM32_TIM2_IS_32BITS 475,20215
#define STM32_TIM2_CHANNELS 476,20265
#define STM32_HAS_TIM3 478,20314
#define STM32_TIM3_IS_32BITS 479,20364
#define STM32_TIM3_CHANNELS 480,20415
#define STM32_HAS_TIM4 482,20464
#define STM32_TIM4_IS_32BITS 483,20514
#define STM32_TIM4_CHANNELS 484,20565
#define STM32_HAS_TIM6 486,20614
#define STM32_TIM6_IS_32BITS 487,20664
#define STM32_TIM6_CHANNELS 488,20715
#define STM32_HAS_TIM7 490,20764
#define STM32_TIM7_IS_32BITS 491,20814
#define STM32_TIM7_CHANNELS 492,20865
#define STM32_HAS_TIM8 494,20914
#define STM32_TIM8_IS_32BITS 495,20964
#define STM32_TIM8_CHANNELS 496,21015
#define STM32_HAS_TIM15 498,21064
#define STM32_TIM15_IS_32BITS 499,21114
#define STM32_TIM15_CHANNELS 500,21165
#define STM32_HAS_TIM16 502,21214
#define STM32_TIM16_IS_32BITS 503,21264
#define STM32_TIM16_CHANNELS 504,21315
#define STM32_HAS_TIM17 506,21364
#define STM32_TIM17_IS_32BITS 507,21414
#define STM32_TIM17_CHANNELS 508,21465
#define STM32_HAS_TIM20 510,21514
#define STM32_TIM20_IS_32BITS 511,21564
#define STM32_TIM20_CHANNELS 512,21615
#define STM32_HAS_TIM5 514,21664
#define STM32_HAS_TIM9 515,21715
#define STM32_HAS_TIM10 516,21766
#define STM32_HAS_TIM11 517,21817
#define STM32_HAS_TIM12 518,21868
#define STM32_HAS_TIM13 519,21919
#define STM32_HAS_TIM14 520,21970
#define STM32_HAS_TIM18 521,22021
#define STM32_HAS_TIM19 522,22072
#define STM32_HAS_TIM21 523,22123
#define STM32_HAS_TIM22 524,22174
#define STM32_HAS_USART1 527,22251
#define STM32_UART_USART1_RX_DMA_STREAM 528,22301
#define STM32_UART_USART1_TX_DMA_STREAM 529,22372
#define STM32_HAS_USART2 531,22445
#define STM32_UART_USART2_RX_DMA_STREAM 532,22495
#define STM32_UART_USART2_TX_DMA_STREAM 533,22566
#define STM32_HAS_USART3 535,22639
#define STM32_UART_USART3_RX_DMA_STREAM 536,22689
#define STM32_UART_USART3_TX_DMA_STREAM 537,22760
#define STM32_HAS_UART4 539,22833
#define STM32_UART_UART4_RX_DMA_STREAM 540,22883
#define STM32_UART_UART4_TX_DMA_STREAM 541,22954
#define STM32_HAS_UART5 543,23027
#define STM32_HAS_USART6 545,23079
#define STM32_HAS_UART7 546,23130
#define STM32_HAS_UART8 547,23181
#define STM32_HAS_LPUART1 548,23232
#define STM32_HAS_USB 551,23307
#define STM32_USB_ACCESS_SCHEME_2x16 552,23357
#define STM32_USB_PMA_SIZE 553,23407
#define STM32_USB_HAS_BCDR 554,23456
#define STM32_HAS_OTG1 555,23507
#define STM32_HAS_OTG2 556,23558
#define STM32_HAS_IWDG 559,23634
#define STM32_IWDG_IS_WINDOWED 560,23684
#define STM32_HAS_LTDC 563,23759
#define STM32_HAS_DMA2D 566,23836
#define STM32_HAS_FSMC 569,23912
#define STM32_HAS_CRC 572,23987
#define STM32_CRC_PROGRAMMABLE 573,24037
#define STM32_HAS_ADC1 581,24415
#define STM32_ADC1_HANDLER 582,24465
#define STM32_ADC1_NUMBER 583,24519
#define STM32_ADC1_DMA_MSK 584,24567
#define STM32_ADC1_DMA_CHN 585,24644
#define STM32_HAS_ADC2 587,24702
#define STM32_ADC2_HANDLER 588,24752
#define STM32_ADC2_NUMBER 589,24806
#define STM32_ADC2_DMA_MSK 590,24854
#define STM32_ADC2_DMA_CHN 592,25010
#define STM32_HAS_ADC3 594,25068
#define STM32_HAS_ADC4 595,25119
#define STM32_HAS_SDADC1 597,25172
#define STM32_HAS_SDADC2 598,25223
#define STM32_HAS_SDADC3 599,25274
#define STM32_HAS_CAN1 602,25349
#define STM32_HAS_CAN2 603,25399
#define STM32_CAN_MAX_FILTERS 604,25450
#define STM32_HAS_DAC1_CH1 607,25522
#define STM32_DAC_DAC1_CH1_DMA_STREAM 608,25572
#define STM32_HAS_DAC1_CH2 610,25645
#define STM32_DAC_DAC1_CH2_DMA_STREAM 611,25695
#define STM32_HAS_DAC2_CH1 613,25768
#define STM32_DAC_DAC2_CH1_DMA_STREAM 614,25818
#define STM32_HAS_DAC2_CH2 616,25891
#define STM32_ADVANCED_DMA 619,25966
#define STM32_DMA_SUPPORTS_CSELR 620,26017
#define STM32_DMA1_NUM_CHANNELS 622,26070
#define STM32_DMA1_CH1_HANDLER 623,26117
#define STM32_DMA1_CH2_HANDLER 624,26171
#define STM32_DMA1_CH3_HANDLER 625,26225
#define STM32_DMA1_CH4_HANDLER 626,26279
#define STM32_DMA1_CH5_HANDLER 627,26333
#define STM32_DMA1_CH6_HANDLER 628,26387
#define STM32_DMA1_CH7_HANDLER 629,26441
#define STM32_DMA1_CH1_NUMBER 630,26495
#define STM32_DMA1_CH2_NUMBER 631,26543
#define STM32_DMA1_CH3_NUMBER 632,26591
#define STM32_DMA1_CH4_NUMBER 633,26639
#define STM32_DMA1_CH5_NUMBER 634,26687
#define STM32_DMA1_CH6_NUMBER 635,26735
#define STM32_DMA1_CH7_NUMBER 636,26783
#define STM32_DMA2_NUM_CHANNELS 638,26833
#define STM32_HAS_ETH 641,26904
#define STM32_EXTI_NUM_LINES 644,26980
#define STM32_EXTI_IMR_MASK 645,27028
#define STM32_EXTI_IMR2_MASK 646,27085
#define STM32_HAS_GPIOA 649,27167
#define STM32_HAS_GPIOB 650,27217
#define STM32_HAS_GPIOC 651,27267
#define STM32_HAS_GPIOD 652,27317
#define STM32_HAS_GPIOE 653,27367
#define STM32_HAS_GPIOF 654,27418
#define STM32_HAS_GPIOG 655,27468
#define STM32_HAS_GPIOH 656,27519
#define STM32_HAS_GPIOI 657,27570
#define STM32_HAS_GPIOJ 658,27621
#define STM32_HAS_GPIOK 659,27672
#define STM32_GPIO_EN_MASK 660,27723
#define STM32_HAS_I2C1 667,28129
#define STM32_I2C_I2C1_RX_DMA_STREAM 668,28179
#define STM32_I2C_I2C1_TX_DMA_STREAM 669,28250
#define STM32_HAS_I2C2 671,28323
#define STM32_HAS_I2C3 672,28374
#define STM32_HAS_I2C4 673,28425
#define STM32_HAS_RTC 676,28500
#define STM32_RTC_HAS_SUBSECONDS 677,28550
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 678,28600
#define STM32_RTC_NUM_ALARMS 679,28650
#define STM32_RTC_HAS_INTERRUPTS 680,28697
#define STM32_HAS_SDIO 683,28773
#define STM32_HAS_SPI1 686,28848
#define STM32_SPI1_SUPPORTS_I2S 687,28898
#define STM32_SPI_SPI1_RX_DMA_STREAM 688,28949
#define STM32_SPI_SPI1_TX_DMA_STREAM 689,29020
#define STM32_HAS_SPI2 691,29093
#define STM32_HAS_SPI3 692,29144
#define STM32_HAS_SPI4 693,29195
#define STM32_HAS_SPI5 694,29246
#define STM32_HAS_SPI6 695,29297
#define STM32_TIM_MAX_CHANNELS 698,29372
#define STM32_HAS_TIM1 700,29421
#define STM32_TIM1_IS_32BITS 701,29471
#define STM32_TIM1_CHANNELS 702,29522
#define STM32_HAS_TIM2 704,29571
#define STM32_TIM2_IS_32BITS 705,29621
#define STM32_TIM2_CHANNELS 706,29671
#define STM32_HAS_TIM3 708,29720
#define STM32_TIM3_IS_32BITS 709,29770
#define STM32_TIM3_CHANNELS 710,29821
#define STM32_HAS_TIM4 712,29870
#define STM32_TIM4_IS_32BITS 713,29920
#define STM32_TIM4_CHANNELS 714,29971
#define STM32_HAS_TIM6 716,30020
#define STM32_TIM6_IS_32BITS 717,30070
#define STM32_TIM6_CHANNELS 718,30121
#define STM32_HAS_TIM7 720,30170
#define STM32_TIM7_IS_32BITS 721,30220
#define STM32_TIM7_CHANNELS 722,30271
#define STM32_HAS_TIM15 724,30320
#define STM32_TIM15_IS_32BITS 725,30370
#define STM32_TIM15_CHANNELS 726,30421
#define STM32_HAS_TIM16 728,30470
#define STM32_TIM16_IS_32BITS 729,30520
#define STM32_TIM16_CHANNELS 730,30571
#define STM32_HAS_TIM17 732,30620
#define STM32_TIM17_IS_32BITS 733,30670
#define STM32_TIM17_CHANNELS 734,30721
#define STM32_HAS_TIM5 736,30770
#define STM32_HAS_TIM8 737,30821
#define STM32_HAS_TIM9 738,30872
#define STM32_HAS_TIM10 739,30923
#define STM32_HAS_TIM11 740,30974
#define STM32_HAS_TIM12 741,31025
#define STM32_HAS_TIM13 742,31076
#define STM32_HAS_TIM14 743,31127
#define STM32_HAS_TIM18 744,31178
#define STM32_HAS_TIM19 745,31229
#define STM32_HAS_TIM20 746,31280
#define STM32_HAS_TIM21 747,31331
#define STM32_HAS_TIM22 748,31382
#define STM32_HAS_USART1 751,31459
#define STM32_UART_USART1_RX_DMA_STREAM 752,31509
#define STM32_UART_USART1_TX_DMA_STREAM 753,31580
#define STM32_HAS_USART2 755,31653
#define STM32_UART_USART2_RX_DMA_STREAM 756,31703
#define STM32_UART_USART2_TX_DMA_STREAM 757,31774
#define STM32_HAS_USART3 759,31847
#define STM32_UART_USART3_RX_DMA_STREAM 760,31897
#define STM32_UART_USART3_TX_DMA_STREAM 761,31968
#define STM32_HAS_UART4 763,32041
#define STM32_HAS_UART5 764,32092
#define STM32_HAS_USART6 765,32143
#define STM32_HAS_UART7 766,32194
#define STM32_HAS_UART8 767,32245
#define STM32_HAS_LPUART1 768,32296
#define STM32_HAS_USB 771,32371
#define STM32_HAS_OTG1 772,32422
#define STM32_HAS_OTG2 773,32473
#define STM32_HAS_IWDG 776,32549
#define STM32_IWDG_IS_WINDOWED 777,32599
#define STM32_HAS_LTDC 780,32674
#define STM32_HAS_DMA2D 783,32751
#define STM32_HAS_FSMC 786,32827
#define STM32_HAS_CRC 789,32902
#define STM32_CRC_PROGRAMMABLE 790,32952
#define STM32_HAS_ADC1 798,33330
#define STM32_ADC1_HANDLER 799,33380
#define STM32_ADC1_NUMBER 800,33434
#define STM32_ADC1_DMA_MSK 801,33482
#define STM32_ADC1_DMA_CHN 802,33559
#define STM32_HAS_ADC2 804,33617
#define STM32_HAS_ADC3 805,33668
#define STM32_HAS_ADC4 806,33719
#define STM32_HAS_SDADC1 808,33772
#define STM32_HAS_SDADC2 809,33823
#define STM32_HAS_SDADC3 810,33874
#define STM32_HAS_CAN1 813,33949
#define STM32_HAS_CAN2 814,34000
#define STM32_CAN_MAX_FILTERS 815,34051
#define STM32_HAS_DAC1_CH1 818,34123
#define STM32_DAC_DAC1_CH1_DMA_STREAM 819,34173
#define STM32_HAS_DAC1_CH2 821,34246
#define STM32_HAS_DAC2_CH1 822,34297
#define STM32_HAS_DAC2_CH2 823,34348
#define STM32_ADVANCED_DMA 826,34423
#define STM32_DMA_SUPPORTS_CSELR 827,34474
#define STM32_DMA1_NUM_CHANNELS 829,34527
#define STM32_DMA1_CH1_HANDLER 830,34574
#define STM32_DMA1_CH2_HANDLER 831,34628
#define STM32_DMA1_CH3_HANDLER 832,34682
#define STM32_DMA1_CH4_HANDLER 833,34736
#define STM32_DMA1_CH5_HANDLER 834,34790
#define STM32_DMA1_CH6_HANDLER 835,34844
#define STM32_DMA1_CH7_HANDLER 836,34898
#define STM32_DMA1_CH1_NUMBER 837,34952
#define STM32_DMA1_CH2_NUMBER 838,35000
#define STM32_DMA1_CH3_NUMBER 839,35048
#define STM32_DMA1_CH4_NUMBER 840,35096
#define STM32_DMA1_CH5_NUMBER 841,35144
#define STM32_DMA1_CH6_NUMBER 842,35192
#define STM32_DMA1_CH7_NUMBER 843,35240
#define STM32_DMA2_NUM_CHANNELS 845,35290
#define STM32_HAS_ETH 848,35361
#define STM32_EXTI_NUM_LINES 851,35437
#define STM32_EXTI_IMR_MASK 852,35485
#define STM32_EXTI_IMR2_MASK 853,35542
#define STM32_HAS_GPIOA 856,35624
#define STM32_HAS_GPIOB 857,35674
#define STM32_HAS_GPIOC 858,35724
#define STM32_HAS_GPIOD 859,35774
#define STM32_HAS_GPIOE 860,35824
#define STM32_HAS_GPIOF 861,35875
#define STM32_HAS_GPIOG 862,35925
#define STM32_HAS_GPIOH 863,35976
#define STM32_HAS_GPIOI 864,36027
#define STM32_HAS_GPIOJ 865,36078
#define STM32_HAS_GPIOK 866,36129
#define STM32_GPIO_EN_MASK 867,36180
#define STM32_HAS_I2C1 874,36586
#define STM32_I2C_I2C1_RX_DMA_STREAM 875,36636
#define STM32_I2C_I2C1_TX_DMA_STREAM 876,36707
#define STM32_HAS_I2C2 878,36780
#define STM32_I2C_I2C2_RX_DMA_STREAM 879,36830
#define STM32_I2C_I2C2_TX_DMA_STREAM 880,36901
#define STM32_HAS_I2C3 882,36974
#define STM32_I2C_I2C3_RX_DMA_STREAM 883,37024
#define STM32_I2C_I2C3_TX_DMA_STREAM 884,37095
#define STM32_HAS_I2C4 886,37168
#define STM32_HAS_RTC 889,37243
#define STM32_RTC_HAS_SUBSECONDS 890,37293
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 891,37343
#define STM32_RTC_NUM_ALARMS 892,37393
#define STM32_RTC_HAS_INTERRUPTS 893,37440
#define STM32_HAS_SDIO 896,37516
#define STM32_HAS_SPI2 899,37591
#define STM32_SPI2_SUPPORTS_I2S 900,37641
#define STM32_SPI2_I2S_FULLDUPLEX 901,37691
#define STM32_SPI_SPI2_RX_DMA_STREAM 902,37741
#define STM32_SPI_SPI2_TX_DMA_STREAM 903,37812
#define STM32_HAS_SPI3 905,37885
#define STM32_SPI3_SUPPORTS_I2S 906,37935
#define STM32_SPI3_I2S_FULLDUPLEX 907,37985
#define STM32_SPI_SPI3_RX_DMA_STREAM 908,38035
#define STM32_SPI_SPI3_TX_DMA_STREAM 909,38106
#define STM32_HAS_SPI1 911,38179
#define STM32_HAS_SPI4 912,38230
#define STM32_HAS_SPI5 913,38281
#define STM32_HAS_SPI6 914,38332
#define STM32_TIM_MAX_CHANNELS 917,38407
#define STM32_HAS_TIM1 919,38456
#define STM32_TIM1_IS_32BITS 920,38506
#define STM32_TIM1_CHANNELS 921,38557
#define STM32_HAS_TIM2 923,38606
#define STM32_TIM2_IS_32BITS 924,38656
#define STM32_TIM2_CHANNELS 925,38706
#define STM32_HAS_TIM6 927,38755
#define STM32_TIM6_IS_32BITS 928,38805
#define STM32_TIM6_CHANNELS 929,38856
#define STM32_HAS_TIM15 931,38905
#define STM32_TIM15_IS_32BITS 932,38955
#define STM32_TIM15_CHANNELS 933,39006
#define STM32_HAS_TIM16 935,39055
#define STM32_TIM16_IS_32BITS 936,39105
#define STM32_TIM16_CHANNELS 937,39156
#define STM32_HAS_TIM17 939,39205
#define STM32_TIM17_IS_32BITS 940,39255
#define STM32_TIM17_CHANNELS 941,39306
#define STM32_HAS_TIM3 943,39355
#define STM32_HAS_TIM4 944,39406
#define STM32_HAS_TIM5 945,39457
#define STM32_HAS_TIM7 946,39508
#define STM32_HAS_TIM8 947,39559
#define STM32_HAS_TIM9 948,39610
#define STM32_HAS_TIM10 949,39661
#define STM32_HAS_TIM11 950,39712
#define STM32_HAS_TIM12 951,39763
#define STM32_HAS_TIM13 952,39814
#define STM32_HAS_TIM14 953,39865
#define STM32_HAS_TIM18 954,39916
#define STM32_HAS_TIM19 955,39967
#define STM32_HAS_TIM20 956,40018
#define STM32_HAS_TIM21 957,40069
#define STM32_HAS_TIM22 958,40120
#define STM32_HAS_USART1 961,40197
#define STM32_UART_USART1_RX_DMA_STREAM 962,40247
#define STM32_UART_USART1_TX_DMA_STREAM 963,40318
#define STM32_HAS_USART2 965,40391
#define STM32_UART_USART2_RX_DMA_STREAM 966,40441
#define STM32_UART_USART2_TX_DMA_STREAM 967,40512
#define STM32_HAS_USART3 969,40585
#define STM32_UART_USART3_RX_DMA_STREAM 970,40635
#define STM32_UART_USART3_TX_DMA_STREAM 971,40706
#define STM32_HAS_UART4 973,40779
#define STM32_HAS_UART5 974,40830
#define STM32_HAS_USART6 975,40881
#define STM32_HAS_UART7 976,40932
#define STM32_HAS_UART8 977,40983
#define STM32_HAS_LPUART1 978,41034
#define STM32_HAS_USB 981,41109
#define STM32_HAS_OTG1 982,41160
#define STM32_HAS_OTG2 983,41211
#define STM32_HAS_IWDG 986,41287
#define STM32_IWDG_IS_WINDOWED 987,41337
#define STM32_HAS_LTDC 990,41412
#define STM32_HAS_DMA2D 993,41489
#define STM32_HAS_FSMC 996,41565
#define STM32_HAS_CRC 999,41640
#define STM32_CRC_PROGRAMMABLE 1000,41690
#define STM32_HAS_ADC1 1008,42068
#define STM32_ADC1_HANDLER 1009,42118
#define STM32_ADC1_NUMBER 1010,42172
#define STM32_ADC1_DMA_MSK 1011,42220
#define STM32_ADC1_DMA_CHN 1012,42297
#define STM32_HAS_ADC2 1014,42355
#define STM32_HAS_ADC3 1015,42406
#define STM32_HAS_ADC4 1016,42457
#define STM32_HAS_SDADC1 1018,42510
#define STM32_HAS_SDADC2 1019,42561
#define STM32_HAS_SDADC3 1020,42612
#define STM32_HAS_CAN1 1023,42687
#define STM32_HAS_CAN2 1024,42737
#define STM32_CAN_MAX_FILTERS 1025,42788
#define STM32_HAS_DAC1_CH1 1028,42860
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1029,42910
#define STM32_HAS_DAC1_CH2 1031,42983
#define STM32_HAS_DAC2_CH1 1032,43034
#define STM32_HAS_DAC2_CH2 1033,43085
#define STM32_ADVANCED_DMA 1036,43160
#define STM32_DMA_SUPPORTS_CSELR 1037,43211
#define STM32_DMA1_NUM_CHANNELS 1039,43264
#define STM32_DMA1_CH1_HANDLER 1040,43311
#define STM32_DMA1_CH2_HANDLER 1041,43365
#define STM32_DMA1_CH3_HANDLER 1042,43419
#define STM32_DMA1_CH4_HANDLER 1043,43473
#define STM32_DMA1_CH5_HANDLER 1044,43527
#define STM32_DMA1_CH6_HANDLER 1045,43581
#define STM32_DMA1_CH7_HANDLER 1046,43635
#define STM32_DMA1_CH1_NUMBER 1047,43689
#define STM32_DMA1_CH2_NUMBER 1048,43737
#define STM32_DMA1_CH3_NUMBER 1049,43785
#define STM32_DMA1_CH4_NUMBER 1050,43833
#define STM32_DMA1_CH5_NUMBER 1051,43881
#define STM32_DMA1_CH6_NUMBER 1052,43929
#define STM32_DMA1_CH7_NUMBER 1053,43977
#define STM32_DMA2_NUM_CHANNELS 1055,44027
#define STM32_HAS_ETH 1058,44098
#define STM32_EXTI_NUM_LINES 1061,44174
#define STM32_EXTI_IMR_MASK 1062,44222
#define STM32_EXTI_IMR2_MASK 1063,44279
#define STM32_HAS_GPIOA 1066,44361
#define STM32_HAS_GPIOB 1067,44411
#define STM32_HAS_GPIOC 1068,44461
#define STM32_HAS_GPIOD 1069,44511
#define STM32_HAS_GPIOE 1070,44561
#define STM32_HAS_GPIOF 1071,44612
#define STM32_HAS_GPIOG 1072,44662
#define STM32_HAS_GPIOH 1073,44713
#define STM32_HAS_GPIOI 1074,44764
#define STM32_HAS_GPIOJ 1075,44815
#define STM32_HAS_GPIOK 1076,44866
#define STM32_GPIO_EN_MASK 1077,44917
#define STM32_HAS_I2C1 1084,45323
#define STM32_I2C_I2C1_RX_DMA_STREAM 1085,45373
#define STM32_I2C_I2C1_TX_DMA_STREAM 1086,45444
#define STM32_HAS_I2C2 1088,45517
#define STM32_I2C_I2C2_RX_DMA_STREAM 1089,45567
#define STM32_I2C_I2C2_TX_DMA_STREAM 1090,45638
#define STM32_HAS_I2C3 1092,45711
#define STM32_I2C_I2C3_RX_DMA_STREAM 1093,45761
#define STM32_I2C_I2C3_TX_DMA_STREAM 1094,45832
#define STM32_HAS_I2C4 1096,45905
#define STM32_HAS_RTC 1099,45980
#define STM32_RTC_HAS_SUBSECONDS 1100,46030
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1101,46080
#define STM32_RTC_NUM_ALARMS 1102,46130
#define STM32_RTC_HAS_INTERRUPTS 1103,46177
#define STM32_HAS_SDIO 1106,46253
#define STM32_HAS_SPI2 1109,46328
#define STM32_SPI2_SUPPORTS_I2S 1110,46378
#define STM32_SPI2_I2S_FULLDUPLEX 1111,46428
#define STM32_SPI_SPI2_RX_DMA_STREAM 1112,46478
#define STM32_SPI_SPI2_TX_DMA_STREAM 1113,46549
#define STM32_HAS_SPI3 1115,46622
#define STM32_SPI3_SUPPORTS_I2S 1116,46672
#define STM32_SPI3_I2S_FULLDUPLEX 1117,46722
#define STM32_SPI_SPI3_RX_DMA_STREAM 1118,46772
#define STM32_SPI_SPI3_TX_DMA_STREAM 1119,46843
#define STM32_HAS_SPI1 1121,46916
#define STM32_HAS_SPI4 1122,46967
#define STM32_HAS_SPI5 1123,47018
#define STM32_HAS_SPI6 1124,47069
#define STM32_TIM_MAX_CHANNELS 1127,47144
#define STM32_HAS_TIM1 1129,47193
#define STM32_TIM1_IS_32BITS 1130,47243
#define STM32_TIM1_CHANNELS 1131,47294
#define STM32_HAS_TIM2 1133,47343
#define STM32_TIM2_IS_32BITS 1134,47393
#define STM32_TIM2_CHANNELS 1135,47443
#define STM32_HAS_TIM6 1137,47492
#define STM32_TIM6_IS_32BITS 1138,47542
#define STM32_TIM6_CHANNELS 1139,47593
#define STM32_HAS_TIM15 1141,47642
#define STM32_TIM15_IS_32BITS 1142,47692
#define STM32_TIM15_CHANNELS 1143,47743
#define STM32_HAS_TIM16 1145,47792
#define STM32_TIM16_IS_32BITS 1146,47842
#define STM32_TIM16_CHANNELS 1147,47893
#define STM32_HAS_TIM17 1149,47942
#define STM32_TIM17_IS_32BITS 1150,47992
#define STM32_TIM17_CHANNELS 1151,48043
#define STM32_HAS_TIM3 1153,48092
#define STM32_HAS_TIM4 1154,48143
#define STM32_HAS_TIM5 1155,48194
#define STM32_HAS_TIM7 1156,48245
#define STM32_HAS_TIM8 1157,48296
#define STM32_HAS_TIM9 1158,48347
#define STM32_HAS_TIM10 1159,48398
#define STM32_HAS_TIM11 1160,48449
#define STM32_HAS_TIM12 1161,48500
#define STM32_HAS_TIM13 1162,48551
#define STM32_HAS_TIM14 1163,48602
#define STM32_HAS_TIM18 1164,48653
#define STM32_HAS_TIM19 1165,48704
#define STM32_HAS_TIM20 1166,48755
#define STM32_HAS_TIM21 1167,48806
#define STM32_HAS_TIM22 1168,48857
#define STM32_HAS_USART1 1171,48934
#define STM32_UART_USART1_RX_DMA_STREAM 1172,48984
#define STM32_UART_USART1_TX_DMA_STREAM 1173,49055
#define STM32_HAS_USART2 1175,49128
#define STM32_UART_USART2_RX_DMA_STREAM 1176,49178
#define STM32_UART_USART2_TX_DMA_STREAM 1177,49249
#define STM32_HAS_USART3 1179,49322
#define STM32_UART_USART3_RX_DMA_STREAM 1180,49372
#define STM32_UART_USART3_TX_DMA_STREAM 1181,49443
#define STM32_HAS_UART4 1183,49516
#define STM32_HAS_UART5 1184,49567
#define STM32_HAS_USART6 1185,49618
#define STM32_HAS_UART7 1186,49669
#define STM32_HAS_UART8 1187,49720
#define STM32_HAS_LPUART1 1188,49771
#define STM32_HAS_USB 1191,49846
#define STM32_USB_ACCESS_SCHEME_2x16 1192,49896
#define STM32_USB_PMA_SIZE 1193,49946
#define STM32_USB_HAS_BCDR 1194,49995
#define STM32_HAS_OTG1 1195,50046
#define STM32_HAS_OTG2 1196,50097
#define STM32_HAS_IWDG 1199,50173
#define STM32_IWDG_IS_WINDOWED 1200,50223
#define STM32_HAS_LTDC 1203,50298
#define STM32_HAS_DMA2D 1206,50375
#define STM32_HAS_FSMC 1209,50451
#define STM32_HAS_CRC 1212,50526
#define STM32_CRC_PROGRAMMABLE 1213,50576
#define STM32_HAS_ADC1 1221,50954
#define STM32_ADC1_HANDLER 1222,51004
#define STM32_ADC1_NUMBER 1223,51058
#define STM32_ADC1_DMA_MSK 1224,51106
#define STM32_ADC1_DMA_CHN 1225,51183
#define STM32_HAS_ADC2 1227,51241
#define STM32_ADC2_HANDLER 1228,51291
#define STM32_ADC2_NUMBER 1229,51345
#define STM32_ADC2_DMA_MSK 1230,51393
#define STM32_ADC2_DMA_CHN 1232,51549
#define STM32_HAS_ADC3 1234,51607
#define STM32_HAS_ADC4 1235,51658
#define STM32_HAS_SDADC1 1237,51711
#define STM32_HAS_SDADC2 1238,51762
#define STM32_HAS_SDADC3 1239,51813
#define STM32_HAS_CAN1 1242,51888
#define STM32_HAS_CAN2 1243,51938
#define STM32_CAN_MAX_FILTERS 1244,51989
#define STM32_HAS_DAC1_CH1 1247,52061
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1248,52111
#define STM32_HAS_DAC1_CH2 1250,52184
#define STM32_HAS_DAC2_CH1 1251,52235
#define STM32_HAS_DAC2_CH2 1252,52286
#define STM32_ADVANCED_DMA 1255,52361
#define STM32_DMA_SUPPORTS_CSELR 1256,52412
#define STM32_DMA1_NUM_CHANNELS 1258,52465
#define STM32_DMA1_CH1_HANDLER 1259,52512
#define STM32_DMA1_CH2_HANDLER 1260,52566
#define STM32_DMA1_CH3_HANDLER 1261,52620
#define STM32_DMA1_CH4_HANDLER 1262,52674
#define STM32_DMA1_CH5_HANDLER 1263,52728
#define STM32_DMA1_CH6_HANDLER 1264,52782
#define STM32_DMA1_CH7_HANDLER 1265,52836
#define STM32_DMA1_CH1_NUMBER 1266,52890
#define STM32_DMA1_CH2_NUMBER 1267,52938
#define STM32_DMA1_CH3_NUMBER 1268,52986
#define STM32_DMA1_CH4_NUMBER 1269,53034
#define STM32_DMA1_CH5_NUMBER 1270,53082
#define STM32_DMA1_CH6_NUMBER 1271,53130
#define STM32_DMA1_CH7_NUMBER 1272,53178
#define STM32_DMA2_NUM_CHANNELS 1274,53228
#define STM32_DMA2_CH1_HANDLER 1275,53275
#define STM32_DMA2_CH2_HANDLER 1276,53330
#define STM32_DMA2_CH3_HANDLER 1277,53385
#define STM32_DMA2_CH4_HANDLER 1278,53440
#define STM32_DMA2_CH5_HANDLER 1279,53495
#define STM32_DMA2_CH1_NUMBER 1280,53550
#define STM32_DMA2_CH2_NUMBER 1281,53598
#define STM32_DMA2_CH3_NUMBER 1282,53646
#define STM32_DMA2_CH4_NUMBER 1283,53694
#define STM32_DMA2_CH5_NUMBER 1284,53742
#define STM32_HAS_ETH 1287,53814
#define STM32_EXTI_NUM_LINES 1290,53890
#define STM32_EXTI_IMR_MASK 1291,53938
#define STM32_EXTI_IMR2_MASK 1292,53995
#define STM32_HAS_GPIOA 1295,54077
#define STM32_HAS_GPIOB 1296,54127
#define STM32_HAS_GPIOC 1297,54177
#define STM32_HAS_GPIOD 1298,54227
#define STM32_HAS_GPIOE 1299,54277
#define STM32_HAS_GPIOF 1300,54327
#define STM32_HAS_GPIOG 1301,54377
#define STM32_HAS_GPIOH 1302,54428
#define STM32_HAS_GPIOI 1303,54479
#define STM32_HAS_GPIOJ 1304,54530
#define STM32_HAS_GPIOK 1305,54581
#define STM32_GPIO_EN_MASK 1306,54632
#define STM32_HAS_I2C1 1314,55117
#define STM32_I2C_I2C1_RX_DMA_STREAM 1315,55167
#define STM32_I2C_I2C1_TX_DMA_STREAM 1316,55238
#define STM32_HAS_I2C2 1318,55311
#define STM32_I2C_I2C2_RX_DMA_STREAM 1319,55361
#define STM32_I2C_I2C2_TX_DMA_STREAM 1320,55432
#define STM32_HAS_I2C3 1322,55505
#define STM32_HAS_I2C4 1323,55556
#define STM32_HAS_RTC 1326,55631
#define STM32_RTC_HAS_SUBSECONDS 1327,55681
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1328,55731
#define STM32_RTC_NUM_ALARMS 1329,55781
#define STM32_RTC_HAS_INTERRUPTS 1330,55828
#define STM32_HAS_SDIO 1333,55904
#define STM32_HAS_SPI1 1336,55979
#define STM32_SPI1_SUPPORTS_I2S 1337,56029
#define STM32_SPI_SPI1_RX_DMA_STREAM 1338,56080
#define STM32_SPI_SPI1_TX_DMA_STREAM 1339,56151
#define STM32_HAS_SPI2 1341,56224
#define STM32_SPI2_SUPPORTS_I2S 1342,56274
#define STM32_SPI2_I2S_FULLDUPLEX 1343,56324
#define STM32_SPI_SPI2_RX_DMA_STREAM 1344,56374
#define STM32_SPI_SPI2_TX_DMA_STREAM 1345,56445
#define STM32_HAS_SPI3 1347,56518
#define STM32_SPI3_SUPPORTS_I2S 1348,56568
#define STM32_SPI3_I2S_FULLDUPLEX 1349,56618
#define STM32_SPI_SPI3_RX_DMA_STREAM 1350,56668
#define STM32_SPI_SPI3_TX_DMA_STREAM 1351,56739
#define STM32_HAS_SPI4 1353,56812
#define STM32_HAS_SPI5 1354,56863
#define STM32_HAS_SPI6 1355,56914
#define STM32_TIM_MAX_CHANNELS 1358,56989
#define STM32_HAS_TIM1 1360,57038
#define STM32_TIM1_IS_32BITS 1361,57088
#define STM32_TIM1_CHANNELS 1362,57139
#define STM32_HAS_TIM2 1364,57188
#define STM32_TIM2_IS_32BITS 1365,57238
#define STM32_TIM2_CHANNELS 1366,57288
#define STM32_HAS_TIM3 1368,57337
#define STM32_TIM3_IS_32BITS 1369,57387
#define STM32_TIM3_CHANNELS 1370,57438
#define STM32_HAS_TIM4 1372,57487
#define STM32_TIM4_IS_32BITS 1373,57537
#define STM32_TIM4_CHANNELS 1374,57588
#define STM32_HAS_TIM6 1376,57637
#define STM32_TIM6_IS_32BITS 1377,57687
#define STM32_TIM6_CHANNELS 1378,57738
#define STM32_HAS_TIM15 1380,57787
#define STM32_TIM15_IS_32BITS 1381,57837
#define STM32_TIM15_CHANNELS 1382,57888
#define STM32_HAS_TIM16 1384,57937
#define STM32_TIM16_IS_32BITS 1385,57987
#define STM32_TIM16_CHANNELS 1386,58038
#define STM32_HAS_TIM17 1388,58087
#define STM32_TIM17_IS_32BITS 1389,58137
#define STM32_TIM17_CHANNELS 1390,58188
#define STM32_HAS_TIM5 1392,58237
#define STM32_HAS_TIM7 1393,58288
#define STM32_HAS_TIM8 1394,58339
#define STM32_HAS_TIM9 1395,58390
#define STM32_HAS_TIM10 1396,58441
#define STM32_HAS_TIM11 1397,58492
#define STM32_HAS_TIM12 1398,58543
#define STM32_HAS_TIM13 1399,58594
#define STM32_HAS_TIM14 1400,58645
#define STM32_HAS_TIM18 1401,58696
#define STM32_HAS_TIM19 1402,58747
#define STM32_HAS_TIM20 1403,58798
#define STM32_HAS_TIM21 1404,58849
#define STM32_HAS_TIM22 1405,58900
#define STM32_HAS_USART1 1408,58977
#define STM32_UART_USART1_RX_DMA_STREAM 1409,59027
#define STM32_UART_USART1_TX_DMA_STREAM 1410,59098
#define STM32_HAS_USART2 1412,59171
#define STM32_UART_USART2_RX_DMA_STREAM 1413,59221
#define STM32_UART_USART2_TX_DMA_STREAM 1414,59292
#define STM32_HAS_USART3 1416,59365
#define STM32_UART_USART3_RX_DMA_STREAM 1417,59415
#define STM32_UART_USART3_TX_DMA_STREAM 1418,59486
#define STM32_HAS_UART4 1420,59559
#define STM32_UART_UART4_RX_DMA_STREAM 1421,59609
#define STM32_UART_UART4_TX_DMA_STREAM 1422,59680
#define STM32_HAS_UART5 1424,59753
#define STM32_HAS_USART6 1426,59805
#define STM32_HAS_UART7 1427,59856
#define STM32_HAS_UART8 1428,59907
#define STM32_HAS_LPUART1 1429,59958
#define STM32_HAS_USB 1432,60033
#define STM32_USB_ACCESS_SCHEME_2x16 1433,60083
#define STM32_USB_PMA_SIZE 1434,60134
#define STM32_USB_HAS_BCDR 1435,60183
#define STM32_HAS_OTG1 1436,60234
#define STM32_HAS_OTG2 1437,60285
#define STM32_HAS_IWDG 1440,60361
#define STM32_IWDG_IS_WINDOWED 1441,60411
#define STM32_HAS_LTDC 1444,60486
#define STM32_HAS_DMA2D 1447,60563
#define STM32_HAS_FSMC 1450,60639
#define STM32_HAS_CRC 1453,60714
#define STM32_CRC_PROGRAMMABLE 1454,60764
#define STM32_HAS_ADC1 1462,61142
#define STM32_ADC1_HANDLER 1463,61192
#define STM32_ADC1_NUMBER 1464,61246
#define STM32_ADC1_DMA_MSK 1465,61294
#define STM32_ADC1_DMA_CHN 1466,61371
#define STM32_HAS_ADC2 1468,61429
#define STM32_ADC2_HANDLER 1469,61479
#define STM32_ADC2_NUMBER 1470,61533
#define STM32_ADC2_DMA_MSK 1471,61581
#define STM32_ADC2_DMA_CHN 1473,61737
#define STM32_HAS_ADC3 1475,61795
#define STM32_HAS_ADC4 1476,61846
#define STM32_HAS_SDADC1 1478,61899
#define STM32_HAS_SDADC2 1479,61950
#define STM32_HAS_SDADC3 1480,62001
#define STM32_HAS_CAN1 1483,62076
#define STM32_HAS_CAN2 1484,62126
#define STM32_CAN_MAX_FILTERS 1485,62177
#define STM32_HAS_DAC1_CH1 1488,62249
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1489,62299
#define STM32_HAS_DAC1_CH2 1491,62372
#define STM32_HAS_DAC2_CH1 1492,62423
#define STM32_HAS_DAC2_CH2 1493,62474
#define STM32_ADVANCED_DMA 1496,62549
#define STM32_DMA_SUPPORTS_CSELR 1497,62600
#define STM32_DMA1_NUM_CHANNELS 1499,62653
#define STM32_DMA1_CH1_HANDLER 1500,62700
#define STM32_DMA1_CH2_HANDLER 1501,62754
#define STM32_DMA1_CH3_HANDLER 1502,62808
#define STM32_DMA1_CH4_HANDLER 1503,62862
#define STM32_DMA1_CH5_HANDLER 1504,62916
#define STM32_DMA1_CH6_HANDLER 1505,62970
#define STM32_DMA1_CH7_HANDLER 1506,63024
#define STM32_DMA1_CH1_NUMBER 1507,63078
#define STM32_DMA1_CH2_NUMBER 1508,63126
#define STM32_DMA1_CH3_NUMBER 1509,63174
#define STM32_DMA1_CH4_NUMBER 1510,63222
#define STM32_DMA1_CH5_NUMBER 1511,63270
#define STM32_DMA1_CH6_NUMBER 1512,63318
#define STM32_DMA1_CH7_NUMBER 1513,63366
#define STM32_DMA2_NUM_CHANNELS 1515,63416
#define STM32_DMA2_CH1_HANDLER 1516,63463
#define STM32_DMA2_CH2_HANDLER 1517,63518
#define STM32_DMA2_CH3_HANDLER 1518,63573
#define STM32_DMA2_CH4_HANDLER 1519,63628
#define STM32_DMA2_CH5_HANDLER 1520,63683
#define STM32_DMA2_CH1_NUMBER 1521,63738
#define STM32_DMA2_CH2_NUMBER 1522,63786
#define STM32_DMA2_CH3_NUMBER 1523,63834
#define STM32_DMA2_CH4_NUMBER 1524,63882
#define STM32_DMA2_CH5_NUMBER 1525,63930
#define STM32_HAS_ETH 1528,64002
#define STM32_EXTI_NUM_LINES 1531,64078
#define STM32_EXTI_IMR_MASK 1532,64126
#define STM32_EXTI_IMR2_MASK 1533,64183
#define STM32_HAS_GPIOA 1536,64265
#define STM32_HAS_GPIOB 1537,64315
#define STM32_HAS_GPIOC 1538,64365
#define STM32_HAS_GPIOD 1539,64415
#define STM32_HAS_GPIOE 1540,64465
#define STM32_HAS_GPIOF 1541,64515
#define STM32_HAS_GPIOG 1542,64565
#define STM32_HAS_GPIOH 1543,64615
#define STM32_HAS_GPIOI 1544,64665
#define STM32_HAS_GPIOJ 1545,64716
#define STM32_HAS_GPIOK 1546,64767
#define STM32_GPIO_EN_MASK 1547,64818
#define STM32_HAS_I2C1 1557,65461
#define STM32_I2C_I2C1_RX_DMA_STREAM 1558,65511
#define STM32_I2C_I2C1_TX_DMA_STREAM 1559,65582
#define STM32_HAS_I2C2 1561,65655
#define STM32_I2C_I2C2_RX_DMA_STREAM 1562,65705
#define STM32_I2C_I2C2_TX_DMA_STREAM 1563,65776
#define STM32_HAS_I2C3 1565,65849
#define STM32_I2C_I2C3_RX_DMA_STREAM 1566,65899
#define STM32_I2C_I2C3_TX_DMA_STREAM 1567,65970
#define STM32_HAS_I2C4 1569,66043
#define STM32_HAS_RTC 1572,66118
#define STM32_RTC_HAS_SUBSECONDS 1573,66168
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1574,66218
#define STM32_RTC_NUM_ALARMS 1575,66268
#define STM32_RTC_HAS_INTERRUPTS 1576,66315
#define STM32_HAS_SDIO 1579,66391
#define STM32_HAS_SPI1 1582,66466
#define STM32_SPI1_SUPPORTS_I2S 1583,66516
#define STM32_SPI_SPI1_RX_DMA_STREAM 1584,66567
#define STM32_SPI_SPI1_TX_DMA_STREAM 1585,66638
#define STM32_HAS_SPI2 1587,66711
#define STM32_SPI2_SUPPORTS_I2S 1588,66761
#define STM32_SPI2_I2S_FULLDUPLEX 1589,66811
#define STM32_SPI_SPI2_RX_DMA_STREAM 1590,66861
#define STM32_SPI_SPI2_TX_DMA_STREAM 1591,66932
#define STM32_HAS_SPI3 1593,67005
#define STM32_SPI3_SUPPORTS_I2S 1594,67055
#define STM32_SPI3_I2S_FULLDUPLEX 1595,67105
#define STM32_SPI_SPI3_RX_DMA_STREAM 1596,67155
#define STM32_SPI_SPI3_TX_DMA_STREAM 1597,67226
#define STM32_HAS_SPI4 1599,67299
#define STM32_SPI4_SUPPORTS_I2S 1600,67349
#define STM32_SPI_SPI4_RX_DMA_STREAM 1601,67400
#define STM32_SPI_SPI4_TX_DMA_STREAM 1602,67471
#define STM32_HAS_SPI5 1604,67544
#define STM32_HAS_SPI6 1605,67595
#define STM32_TIM_MAX_CHANNELS 1608,67670
#define STM32_HAS_TIM1 1610,67719
#define STM32_TIM1_IS_32BITS 1611,67769
#define STM32_TIM1_CHANNELS 1612,67820
#define STM32_HAS_TIM2 1614,67869
#define STM32_TIM2_IS_32BITS 1615,67919
#define STM32_TIM2_CHANNELS 1616,67969
#define STM32_HAS_TIM3 1618,68018
#define STM32_TIM3_IS_32BITS 1619,68068
#define STM32_TIM3_CHANNELS 1620,68119
#define STM32_HAS_TIM4 1622,68168
#define STM32_TIM4_IS_32BITS 1623,68218
#define STM32_TIM4_CHANNELS 1624,68269
#define STM32_HAS_TIM6 1626,68318
#define STM32_TIM6_IS_32BITS 1627,68368
#define STM32_TIM6_CHANNELS 1628,68419
#define STM32_HAS_TIM15 1630,68468
#define STM32_TIM15_IS_32BITS 1631,68518
#define STM32_TIM15_CHANNELS 1632,68569
#define STM32_HAS_TIM16 1634,68618
#define STM32_TIM16_IS_32BITS 1635,68668
#define STM32_TIM16_CHANNELS 1636,68719
#define STM32_HAS_TIM17 1638,68768
#define STM32_TIM17_IS_32BITS 1639,68818
#define STM32_TIM17_CHANNELS 1640,68869
#define STM32_HAS_TIM5 1642,68918
#define STM32_HAS_TIM7 1643,68969
#define STM32_HAS_TIM8 1644,69020
#define STM32_HAS_TIM9 1645,69071
#define STM32_HAS_TIM10 1646,69122
#define STM32_HAS_TIM11 1647,69173
#define STM32_HAS_TIM12 1648,69224
#define STM32_HAS_TIM13 1649,69275
#define STM32_HAS_TIM14 1650,69326
#define STM32_HAS_TIM18 1651,69377
#define STM32_HAS_TIM19 1652,69428
#define STM32_HAS_TIM20 1653,69479
#define STM32_HAS_TIM21 1654,69530
#define STM32_HAS_TIM22 1655,69581
#define STM32_HAS_USART1 1658,69658
#define STM32_UART_USART1_RX_DMA_STREAM 1659,69708
#define STM32_UART_USART1_TX_DMA_STREAM 1660,69779
#define STM32_HAS_USART2 1662,69852
#define STM32_UART_USART2_RX_DMA_STREAM 1663,69902
#define STM32_UART_USART2_TX_DMA_STREAM 1664,69973
#define STM32_HAS_USART3 1666,70046
#define STM32_UART_USART3_RX_DMA_STREAM 1667,70096
#define STM32_UART_USART3_TX_DMA_STREAM 1668,70167
#define STM32_HAS_UART4 1670,70240
#define STM32_UART_UART4_RX_DMA_STREAM 1671,70290
#define STM32_UART_UART4_TX_DMA_STREAM 1672,70361
#define STM32_HAS_UART5 1674,70434
#define STM32_HAS_USART6 1676,70486
#define STM32_HAS_UART7 1677,70537
#define STM32_HAS_UART8 1678,70588
#define STM32_HAS_LPUART1 1679,70639
#define STM32_HAS_USB 1682,70714
#define STM32_USB_ACCESS_SCHEME_2x16 1683,70764
#define STM32_USB_PMA_SIZE 1684,70814
#define STM32_USB_HAS_BCDR 1685,70863
#define STM32_HAS_OTG1 1686,70914
#define STM32_HAS_OTG2 1687,70965
#define STM32_HAS_IWDG 1690,71041
#define STM32_IWDG_IS_WINDOWED 1691,71091
#define STM32_HAS_LTDC 1694,71166
#define STM32_HAS_DMA2D 1697,71243
#define STM32_HAS_FSMC 1700,71319
#define STM32_HAS_CRC 1703,71394
#define STM32_CRC_PROGRAMMABLE 1704,71444
#define STM32_HAS_ADC1 1712,71822
#define STM32_ADC1_HANDLER 1713,71872
#define STM32_ADC1_NUMBER 1714,71926
#define STM32_ADC1_DMA_MSK 1715,71974
#define STM32_ADC1_DMA_CHN 1716,72051
#define STM32_HAS_ADC2 1718,72109
#define STM32_HAS_ADC3 1719,72160
#define STM32_HAS_ADC4 1720,72211
#define STM32_HAS_SDADC1 1722,72264
#define STM32_HAS_SDADC2 1723,72315
#define STM32_HAS_SDADC3 1724,72366
#define STM32_HAS_CAN1 1727,72441
#define STM32_HAS_CAN2 1728,72491
#define STM32_CAN_MAX_FILTERS 1729,72542
#define STM32_HAS_DAC1_CH1 1732,72614
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1733,72664
#define STM32_HAS_DAC1_CH2 1735,72737
#define STM32_HAS_DAC2_CH1 1736,72788
#define STM32_HAS_DAC2_CH2 1737,72839
#define STM32_ADVANCED_DMA 1740,72914
#define STM32_DMA_SUPPORTS_CSELR 1741,72965
#define STM32_DMA1_NUM_CHANNELS 1743,73018
#define STM32_DMA1_CH1_HANDLER 1744,73065
#define STM32_DMA1_CH2_HANDLER 1745,73119
#define STM32_DMA1_CH3_HANDLER 1746,73173
#define STM32_DMA1_CH4_HANDLER 1747,73227
#define STM32_DMA1_CH5_HANDLER 1748,73281
#define STM32_DMA1_CH6_HANDLER 1749,73335
#define STM32_DMA1_CH7_HANDLER 1750,73389
#define STM32_DMA1_CH1_NUMBER 1751,73443
#define STM32_DMA1_CH2_NUMBER 1752,73491
#define STM32_DMA1_CH3_NUMBER 1753,73539
#define STM32_DMA1_CH4_NUMBER 1754,73587
#define STM32_DMA1_CH5_NUMBER 1755,73635
#define STM32_DMA1_CH6_NUMBER 1756,73683
#define STM32_DMA1_CH7_NUMBER 1757,73731
#define STM32_DMA2_NUM_CHANNELS 1759,73781
#define STM32_HAS_ETH 1762,73852
#define STM32_EXTI_NUM_LINES 1765,73928
#define STM32_EXTI_IMR_MASK 1766,73976
#define STM32_EXTI_IMR2_MASK 1767,74033
#define STM32_HAS_GPIOA 1770,74115
#define STM32_HAS_GPIOB 1771,74165
#define STM32_HAS_GPIOC 1772,74215
#define STM32_HAS_GPIOD 1773,74265
#define STM32_HAS_GPIOE 1774,74316
#define STM32_HAS_GPIOF 1775,74367
#define STM32_HAS_GPIOG 1776,74417
#define STM32_HAS_GPIOH 1777,74468
#define STM32_HAS_GPIOI 1778,74519
#define STM32_HAS_GPIOJ 1779,74570
#define STM32_HAS_GPIOK 1780,74621
#define STM32_GPIO_EN_MASK 1781,74672
#define STM32_HAS_I2C1 1787,74999
#define STM32_I2C_I2C1_RX_DMA_STREAM 1788,75049
#define STM32_I2C_I2C1_TX_DMA_STREAM 1789,75120
#define STM32_HAS_I2C2 1791,75193
#define STM32_I2C_I2C2_RX_DMA_STREAM 1792,75243
#define STM32_I2C_I2C2_TX_DMA_STREAM 1793,75314
#define STM32_HAS_I2C3 1795,75387
#define STM32_I2C_I2C3_RX_DMA_STREAM 1796,75437
#define STM32_I2C_I2C3_TX_DMA_STREAM 1797,75508
#define STM32_HAS_I2C4 1799,75581
#define STM32_HAS_RTC 1802,75656
#define STM32_RTC_HAS_SUBSECONDS 1803,75706
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1804,75756
#define STM32_RTC_NUM_ALARMS 1805,75806
#define STM32_RTC_HAS_INTERRUPTS 1806,75853
#define STM32_HAS_SDIO 1809,75929
#define STM32_HAS_SPI2 1812,76004
#define STM32_SPI2_SUPPORTS_I2S 1813,76054
#define STM32_SPI2_I2S_FULLDUPLEX 1814,76104
#define STM32_SPI_SPI2_RX_DMA_STREAM 1815,76154
#define STM32_SPI_SPI2_TX_DMA_STREAM 1816,76225
#define STM32_HAS_SPI3 1818,76298
#define STM32_SPI3_SUPPORTS_I2S 1819,76348
#define STM32_SPI3_I2S_FULLDUPLEX 1820,76398
#define STM32_SPI_SPI3_RX_DMA_STREAM 1821,76448
#define STM32_SPI_SPI3_TX_DMA_STREAM 1822,76519
#define STM32_HAS_SPI1 1824,76592
#define STM32_HAS_SPI4 1825,76643
#define STM32_HAS_SPI5 1826,76694
#define STM32_HAS_SPI6 1827,76745
#define STM32_TIM_MAX_CHANNELS 1830,76820
#define STM32_HAS_TIM1 1832,76869
#define STM32_TIM1_IS_32BITS 1833,76919
#define STM32_TIM1_CHANNELS 1834,76970
#define STM32_HAS_TIM2 1836,77019
#define STM32_TIM2_IS_32BITS 1837,77069
#define STM32_TIM2_CHANNELS 1838,77119
#define STM32_HAS_TIM6 1840,77168
#define STM32_TIM6_IS_32BITS 1841,77218
#define STM32_TIM6_CHANNELS 1842,77269
#define STM32_HAS_TIM15 1844,77318
#define STM32_TIM15_IS_32BITS 1845,77368
#define STM32_TIM15_CHANNELS 1846,77419
#define STM32_HAS_TIM16 1848,77468
#define STM32_TIM16_IS_32BITS 1849,77518
#define STM32_TIM16_CHANNELS 1850,77569
#define STM32_HAS_TIM17 1852,77618
#define STM32_TIM17_IS_32BITS 1853,77668
#define STM32_TIM17_CHANNELS 1854,77719
#define STM32_HAS_TIM3 1856,77768
#define STM32_HAS_TIM4 1857,77819
#define STM32_HAS_TIM5 1858,77870
#define STM32_HAS_TIM7 1859,77921
#define STM32_HAS_TIM8 1860,77972
#define STM32_HAS_TIM9 1861,78023
#define STM32_HAS_TIM10 1862,78074
#define STM32_HAS_TIM11 1863,78125
#define STM32_HAS_TIM12 1864,78176
#define STM32_HAS_TIM13 1865,78227
#define STM32_HAS_TIM14 1866,78278
#define STM32_HAS_TIM18 1867,78329
#define STM32_HAS_TIM19 1868,78380
#define STM32_HAS_TIM20 1869,78431
#define STM32_HAS_TIM21 1870,78482
#define STM32_HAS_TIM22 1871,78533
#define STM32_HAS_USART1 1874,78610
#define STM32_UART_USART1_RX_DMA_STREAM 1875,78660
#define STM32_UART_USART1_TX_DMA_STREAM 1876,78731
#define STM32_HAS_USART2 1878,78804
#define STM32_UART_USART2_RX_DMA_STREAM 1879,78854
#define STM32_UART_USART2_TX_DMA_STREAM 1880,78925
#define STM32_HAS_USART3 1882,78998
#define STM32_UART_USART3_RX_DMA_STREAM 1883,79048
#define STM32_UART_USART3_TX_DMA_STREAM 1884,79119
#define STM32_HAS_UART4 1886,79192
#define STM32_HAS_UART5 1887,79243
#define STM32_HAS_USART6 1888,79294
#define STM32_HAS_UART7 1889,79345
#define STM32_HAS_UART8 1890,79396
#define STM32_HAS_LPUART1 1891,79447
#define STM32_HAS_USB 1894,79522
#define STM32_HAS_OTG1 1895,79573
#define STM32_HAS_OTG2 1896,79624
#define STM32_HAS_IWDG 1899,79700
#define STM32_IWDG_IS_WINDOWED 1900,79750
#define STM32_HAS_LTDC 1903,79825
#define STM32_HAS_DMA2D 1906,79902
#define STM32_HAS_FSMC 1909,79978
#define STM32_HAS_CRC 1912,80053
#define STM32_CRC_PROGRAMMABLE 1913,80103
#define STM32_HAS_ADC1 1921,80481
#define STM32_ADC1_HANDLER 1922,80531
#define STM32_ADC1_NUMBER 1923,80585
#define STM32_ADC1_DMA_MSK 1924,80633
#define STM32_ADC1_DMA_CHN 1925,80710
#define STM32_HAS_ADC2 1927,80768
#define STM32_ADC2_HANDLER 1928,80818
#define STM32_ADC2_NUMBER 1929,80872
#define STM32_ADC2_DMA_MSK 1930,80920
#define STM32_ADC2_DMA_CHN 1932,81076
#define STM32_HAS_ADC3 1934,81134
#define STM32_HAS_ADC4 1935,81185
#define STM32_HAS_SDADC1 1937,81238
#define STM32_HAS_SDADC2 1938,81289
#define STM32_HAS_SDADC3 1939,81340
#define STM32_HAS_CAN1 1942,81415
#define STM32_HAS_CAN2 1943,81465
#define STM32_CAN_MAX_FILTERS 1944,81516
#define STM32_HAS_DAC1_CH1 1947,81588
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1948,81638
#define STM32_HAS_DAC1_CH2 1950,81711
#define STM32_DAC_DAC1_CH2_DMA_STREAM 1951,81761
#define STM32_HAS_DAC2_CH1 1953,81834
#define STM32_DAC_DAC2_CH1_DMA_STREAM 1954,81884
#define STM32_HAS_DAC2_CH2 1956,81957
#define STM32_ADVANCED_DMA 1959,82032
#define STM32_DMA_SUPPORTS_CSELR 1960,82083
#define STM32_DMA1_NUM_CHANNELS 1962,82136
#define STM32_DMA1_CH1_HANDLER 1963,82183
#define STM32_DMA1_CH2_HANDLER 1964,82237
#define STM32_DMA1_CH3_HANDLER 1965,82291
#define STM32_DMA1_CH4_HANDLER 1966,82345
#define STM32_DMA1_CH5_HANDLER 1967,82399
#define STM32_DMA1_CH6_HANDLER 1968,82453
#define STM32_DMA1_CH7_HANDLER 1969,82507
#define STM32_DMA1_CH1_NUMBER 1970,82561
#define STM32_DMA1_CH2_NUMBER 1971,82609
#define STM32_DMA1_CH3_NUMBER 1972,82657
#define STM32_DMA1_CH4_NUMBER 1973,82705
#define STM32_DMA1_CH5_NUMBER 1974,82753
#define STM32_DMA1_CH6_NUMBER 1975,82801
#define STM32_DMA1_CH7_NUMBER 1976,82849
#define STM32_DMA2_NUM_CHANNELS 1978,82899
#define STM32_HAS_ETH 1981,82970
#define STM32_EXTI_NUM_LINES 1984,83046
#define STM32_EXTI_IMR_MASK 1985,83094
#define STM32_EXTI_IMR2_MASK 1986,83151
#define STM32_HAS_GPIOA 1989,83233
#define STM32_HAS_GPIOB 1990,83283
#define STM32_HAS_GPIOC 1991,83333
#define STM32_HAS_GPIOD 1992,83383
#define STM32_HAS_GPIOE 1993,83433
#define STM32_HAS_GPIOF 1994,83484
#define STM32_HAS_GPIOG 1995,83534
#define STM32_HAS_GPIOH 1996,83585
#define STM32_HAS_GPIOI 1997,83636
#define STM32_HAS_GPIOJ 1998,83687
#define STM32_HAS_GPIOK 1999,83738
#define STM32_GPIO_EN_MASK 2000,83789
#define STM32_HAS_I2C1 2007,84195
#define STM32_I2C_I2C1_RX_DMA_STREAM 2008,84245
#define STM32_I2C_I2C1_TX_DMA_STREAM 2009,84316
#define STM32_HAS_I2C2 2011,84389
#define STM32_HAS_I2C3 2012,84440
#define STM32_HAS_I2C4 2013,84491
#define STM32_HAS_RTC 2016,84566
#define STM32_RTC_HAS_SUBSECONDS 2017,84616
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2018,84666
#define STM32_RTC_NUM_ALARMS 2019,84716
#define STM32_RTC_HAS_INTERRUPTS 2020,84763
#define STM32_HAS_SDIO 2023,84839
#define STM32_HAS_SPI1 2026,84914
#define STM32_SPI1_SUPPORTS_I2S 2027,84964
#define STM32_SPI_SPI1_RX_DMA_STREAM 2028,85015
#define STM32_SPI_SPI1_TX_DMA_STREAM 2029,85086
#define STM32_HAS_SPI2 2031,85159
#define STM32_HAS_SPI3 2032,85210
#define STM32_HAS_SPI4 2033,85261
#define STM32_HAS_SPI5 2034,85312
#define STM32_HAS_SPI6 2035,85363
#define STM32_TIM_MAX_CHANNELS 2038,85438
#define STM32_HAS_TIM1 2040,85487
#define STM32_TIM1_IS_32BITS 2041,85537
#define STM32_TIM1_CHANNELS 2042,85588
#define STM32_HAS_TIM2 2044,85637
#define STM32_TIM2_IS_32BITS 2045,85687
#define STM32_TIM2_CHANNELS 2046,85737
#define STM32_HAS_TIM3 2048,85786
#define STM32_TIM3_IS_32BITS 2049,85836
#define STM32_TIM3_CHANNELS 2050,85887
#define STM32_HAS_TIM6 2052,85936
#define STM32_TIM6_IS_32BITS 2053,85986
#define STM32_TIM6_CHANNELS 2054,86037
#define STM32_HAS_TIM7 2056,86086
#define STM32_TIM7_IS_32BITS 2057,86136
#define STM32_TIM7_CHANNELS 2058,86187
#define STM32_HAS_TIM15 2060,86236
#define STM32_TIM15_IS_32BITS 2061,86286
#define STM32_TIM15_CHANNELS 2062,86337
#define STM32_HAS_TIM16 2064,86386
#define STM32_TIM16_IS_32BITS 2065,86436
#define STM32_TIM16_CHANNELS 2066,86487
#define STM32_HAS_TIM17 2068,86536
#define STM32_TIM17_IS_32BITS 2069,86586
#define STM32_TIM17_CHANNELS 2070,86637
#define STM32_HAS_TIM4 2072,86686
#define STM32_HAS_TIM5 2073,86737
#define STM32_HAS_TIM8 2074,86788
#define STM32_HAS_TIM9 2075,86839
#define STM32_HAS_TIM10 2076,86890
#define STM32_HAS_TIM11 2077,86941
#define STM32_HAS_TIM12 2078,86992
#define STM32_HAS_TIM13 2079,87043
#define STM32_HAS_TIM14 2080,87094
#define STM32_HAS_TIM18 2081,87145
#define STM32_HAS_TIM19 2082,87196
#define STM32_HAS_TIM20 2083,87247
#define STM32_HAS_TIM21 2084,87298
#define STM32_HAS_TIM22 2085,87349
#define STM32_HAS_USART1 2088,87426
#define STM32_UART_USART1_RX_DMA_STREAM 2089,87476
#define STM32_UART_USART1_TX_DMA_STREAM 2090,87547
#define STM32_HAS_USART2 2092,87620
#define STM32_UART_USART2_RX_DMA_STREAM 2093,87670
#define STM32_UART_USART2_TX_DMA_STREAM 2094,87741
#define STM32_HAS_USART3 2096,87814
#define STM32_UART_USART3_RX_DMA_STREAM 2097,87864
#define STM32_UART_USART3_TX_DMA_STREAM 2098,87935
#define STM32_HAS_UART4 2100,88008
#define STM32_HAS_UART5 2101,88059
#define STM32_HAS_USART6 2102,88110
#define STM32_HAS_UART7 2103,88161
#define STM32_HAS_UART8 2104,88212
#define STM32_HAS_LPUART1 2105,88263
#define STM32_HAS_USB 2108,88338
#define STM32_HAS_OTG1 2109,88389
#define STM32_HAS_OTG2 2110,88440
#define STM32_HAS_IWDG 2113,88516
#define STM32_IWDG_IS_WINDOWED 2114,88566
#define STM32_HAS_LTDC 2117,88641
#define STM32_HAS_DMA2D 2120,88718
#define STM32_HAS_FSMC 2123,88794
#define STM32_HAS_CRC 2126,88869
#define STM32_CRC_PROGRAMMABLE 2127,88919
#define STM32_HAS_ADC1 2135,89297
#define STM32_ADC1_HANDLER 2136,89347
#define STM32_ADC1_NUMBER 2137,89401
#define STM32_ADC1_DMA_MSK 2138,89449
#define STM32_ADC1_DMA_CHN 2139,89526
#define STM32_HAS_ADC2 2141,89584
#define STM32_ADC2_HANDLER 2142,89634
#define STM32_ADC2_NUMBER 2143,89688
#define STM32_ADC2_DMA_MSK 2144,89736
#define STM32_ADC2_DMA_CHN 2146,89892
#define STM32_HAS_ADC3 2148,89950
#define STM32_HAS_ADC4 2149,90001
#define STM32_HAS_SDADC1 2151,90054
#define STM32_HAS_SDADC2 2152,90105
#define STM32_HAS_SDADC3 2153,90156
#define STM32_HAS_CAN1 2156,90231
#define STM32_HAS_CAN2 2157,90281
#define STM32_CAN_MAX_FILTERS 2158,90332
#define STM32_HAS_DAC1_CH1 2161,90404
#define STM32_DAC_DAC1_CH1_DMA_STREAM 2162,90454
#define STM32_HAS_DAC1_CH2 2164,90527
#define STM32_DAC_DAC1_CH2_DMA_STREAM 2165,90577
#define STM32_HAS_DAC2_CH1 2167,90650
#define STM32_HAS_DAC2_CH2 2168,90701
#define STM32_ADVANCED_DMA 2171,90776
#define STM32_DMA_SUPPORTS_CSELR 2172,90827
#define STM32_DMA1_NUM_CHANNELS 2174,90880
#define STM32_DMA1_CH1_HANDLER 2175,90927
#define STM32_DMA1_CH2_HANDLER 2176,90981
#define STM32_DMA1_CH3_HANDLER 2177,91035
#define STM32_DMA1_CH4_HANDLER 2178,91089
#define STM32_DMA1_CH5_HANDLER 2179,91143
#define STM32_DMA1_CH6_HANDLER 2180,91197
#define STM32_DMA1_CH7_HANDLER 2181,91251
#define STM32_DMA1_CH1_NUMBER 2182,91305
#define STM32_DMA1_CH2_NUMBER 2183,91353
#define STM32_DMA1_CH3_NUMBER 2184,91401
#define STM32_DMA1_CH4_NUMBER 2185,91449
#define STM32_DMA1_CH5_NUMBER 2186,91497
#define STM32_DMA1_CH6_NUMBER 2187,91545
#define STM32_DMA1_CH7_NUMBER 2188,91593
#define STM32_DMA2_NUM_CHANNELS 2190,91643
#define STM32_DMA2_CH1_HANDLER 2191,91690
#define STM32_DMA2_CH2_HANDLER 2192,91745
#define STM32_DMA2_CH3_HANDLER 2193,91800
#define STM32_DMA2_CH4_HANDLER 2194,91855
#define STM32_DMA2_CH5_HANDLER 2195,91910
#define STM32_DMA2_CH1_NUMBER 2196,91965
#define STM32_DMA2_CH2_NUMBER 2197,92013
#define STM32_DMA2_CH3_NUMBER 2198,92061
#define STM32_DMA2_CH4_NUMBER 2199,92109
#define STM32_DMA2_CH5_NUMBER 2200,92157
#define STM32_HAS_ETH 2203,92229
#define STM32_EXTI_NUM_LINES 2206,92305
#define STM32_EXTI_IMR_MASK 2207,92353
#define STM32_EXTI_IMR2_MASK 2208,92410
#define STM32_HAS_GPIOA 2211,92492
#define STM32_HAS_GPIOB 2212,92542
#define STM32_HAS_GPIOC 2213,92592
#define STM32_HAS_GPIOD 2214,92642
#define STM32_HAS_GPIOE 2215,92692
#define STM32_HAS_GPIOF 2216,92742
#define STM32_HAS_GPIOG 2217,92792
#define STM32_HAS_GPIOH 2218,92843
#define STM32_HAS_GPIOI 2219,92894
#define STM32_HAS_GPIOJ 2220,92945
#define STM32_HAS_GPIOK 2221,92996
#define STM32_GPIO_EN_MASK 2222,93047
#define STM32_HAS_I2C1 2230,93532
#define STM32_I2C_I2C1_RX_DMA_STREAM 2231,93582
#define STM32_I2C_I2C1_TX_DMA_STREAM 2232,93653
#define STM32_HAS_I2C2 2234,93726
#define STM32_I2C_I2C2_RX_DMA_STREAM 2235,93776
#define STM32_I2C_I2C2_TX_DMA_STREAM 2236,93847
#define STM32_HAS_I2C3 2238,93920
#define STM32_HAS_I2C4 2239,93971
#define STM32_HAS_RTC 2242,94046
#define STM32_RTC_HAS_SUBSECONDS 2243,94096
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2244,94146
#define STM32_RTC_NUM_ALARMS 2245,94196
#define STM32_RTC_HAS_INTERRUPTS 2246,94243
#define STM32_HAS_SDIO 2249,94319
#define STM32_HAS_SPI1 2252,94394
#define STM32_SPI1_SUPPORTS_I2S 2253,94444
#define STM32_SPI_SPI1_RX_DMA_STREAM 2254,94495
#define STM32_SPI_SPI1_TX_DMA_STREAM 2255,94566
#define STM32_HAS_SPI2 2257,94639
#define STM32_SPI2_SUPPORTS_I2S 2258,94689
#define STM32_SPI2_I2S_FULLDUPLEX 2259,94739
#define STM32_SPI_SPI2_RX_DMA_STREAM 2260,94789
#define STM32_SPI_SPI2_TX_DMA_STREAM 2261,94860
#define STM32_HAS_SPI3 2263,94933
#define STM32_SPI3_SUPPORTS_I2S 2264,94983
#define STM32_SPI3_I2S_FULLDUPLEX 2265,95033
#define STM32_SPI_SPI3_RX_DMA_STREAM 2266,95083
#define STM32_SPI_SPI3_TX_DMA_STREAM 2267,95154
#define STM32_HAS_SPI4 2269,95227
#define STM32_HAS_SPI5 2270,95278
#define STM32_HAS_SPI6 2271,95329
#define STM32_TIM_MAX_CHANNELS 2274,95404
#define STM32_HAS_TIM1 2276,95453
#define STM32_TIM1_IS_32BITS 2277,95503
#define STM32_TIM1_CHANNELS 2278,95554
#define STM32_HAS_TIM2 2280,95603
#define STM32_TIM2_IS_32BITS 2281,95653
#define STM32_TIM2_CHANNELS 2282,95703
#define STM32_HAS_TIM3 2284,95752
#define STM32_TIM3_IS_32BITS 2285,95802
#define STM32_TIM3_CHANNELS 2286,95853
#define STM32_HAS_TIM4 2288,95902
#define STM32_TIM4_IS_32BITS 2289,95952
#define STM32_TIM4_CHANNELS 2290,96003
#define STM32_HAS_TIM6 2292,96052
#define STM32_TIM6_IS_32BITS 2293,96102
#define STM32_TIM6_CHANNELS 2294,96153
#define STM32_HAS_TIM15 2296,96202
#define STM32_TIM15_IS_32BITS 2297,96252
#define STM32_TIM15_CHANNELS 2298,96303
#define STM32_HAS_TIM16 2300,96352
#define STM32_TIM16_IS_32BITS 2301,96402
#define STM32_TIM16_CHANNELS 2302,96453
#define STM32_HAS_TIM17 2304,96502
#define STM32_TIM17_IS_32BITS 2305,96552
#define STM32_TIM17_CHANNELS 2306,96603
#define STM32_HAS_TIM5 2308,96652
#define STM32_HAS_TIM7 2309,96703
#define STM32_HAS_TIM8 2310,96754
#define STM32_HAS_TIM9 2311,96805
#define STM32_HAS_TIM10 2312,96856
#define STM32_HAS_TIM11 2313,96907
#define STM32_HAS_TIM12 2314,96958
#define STM32_HAS_TIM13 2315,97009
#define STM32_HAS_TIM14 2316,97060
#define STM32_HAS_TIM18 2317,97111
#define STM32_HAS_TIM19 2318,97162
#define STM32_HAS_TIM20 2319,97213
#define STM32_HAS_TIM21 2320,97264
#define STM32_HAS_TIM22 2321,97315
#define STM32_HAS_USART1 2324,97392
#define STM32_UART_USART1_RX_DMA_STREAM 2325,97442
#define STM32_UART_USART1_TX_DMA_STREAM 2326,97513
#define STM32_HAS_USART2 2328,97586
#define STM32_UART_USART2_RX_DMA_STREAM 2329,97636
#define STM32_UART_USART2_TX_DMA_STREAM 2330,97707
#define STM32_HAS_USART3 2332,97780
#define STM32_UART_USART3_RX_DMA_STREAM 2333,97830
#define STM32_UART_USART3_TX_DMA_STREAM 2334,97901
#define STM32_HAS_UART4 2336,97974
#define STM32_UART_UART4_RX_DMA_STREAM 2337,98024
#define STM32_UART_UART4_TX_DMA_STREAM 2338,98095
#define STM32_HAS_UART5 2340,98168
#define STM32_HAS_USART6 2342,98220
#define STM32_HAS_UART7 2343,98271
#define STM32_HAS_UART8 2344,98322
#define STM32_HAS_LPUART1 2345,98373
#define STM32_HAS_USB 2348,98448
#define STM32_USB_ACCESS_SCHEME_2x16 2349,98498
#define STM32_USB_PMA_SIZE 2350,98549
#define STM32_USB_HAS_BCDR 2351,98598
#define STM32_HAS_OTG1 2352,98649
#define STM32_HAS_OTG2 2353,98700
#define STM32_HAS_IWDG 2356,98776
#define STM32_IWDG_IS_WINDOWED 2357,98826
#define STM32_HAS_LTDC 2360,98901
#define STM32_HAS_DMA2D 2363,98978
#define STM32_HAS_FSMC 2366,99054
#define STM32_HAS_CRC 2369,99129
#define STM32_CRC_PROGRAMMABLE 2370,99179
#define STM32_HAS_ADC1 2378,99557
#define STM32_ADC1_HANDLER 2379,99607
#define STM32_ADC1_NUMBER 2380,99661
#define STM32_ADC1_DMA_MSK 2381,99709
#define STM32_ADC1_DMA_CHN 2382,99786
#define STM32_HAS_ADC2 2384,99844
#define STM32_ADC2_HANDLER 2385,99894
#define STM32_ADC2_NUMBER 2386,99948
#define STM32_ADC2_DMA_MSK 2387,99996
#define STM32_ADC2_DMA_CHN 2389,100152
#define STM32_HAS_ADC3 2391,100210
#define STM32_HAS_ADC4 2392,100261
#define STM32_HAS_SDADC1 2394,100314
#define STM32_HAS_SDADC2 2395,100365
#define STM32_HAS_SDADC3 2396,100416
#define STM32_HAS_CAN1 2399,100491
#define STM32_HAS_CAN2 2400,100541
#define STM32_CAN_MAX_FILTERS 2401,100592
#define STM32_HAS_DAC1_CH1 2404,100664
#define STM32_DAC_DAC1_CH1_DMA_STREAM 2405,100714
#define STM32_HAS_DAC1_CH2 2407,100787
#define STM32_DAC_DAC1_CH2_DMA_STREAM 2408,100837
#define STM32_HAS_DAC2_CH1 2410,100910
#define STM32_DAC_DAC2_CH1_DMA_STREAM 2411,100960
#define STM32_HAS_DAC2_CH2 2413,101033
#define STM32_ADVANCED_DMA 2416,101108
#define STM32_DMA_SUPPORTS_CSELR 2417,101159
#define STM32_DMA1_NUM_CHANNELS 2419,101212
#define STM32_DMA1_CH1_HANDLER 2420,101259
#define STM32_DMA1_CH2_HANDLER 2421,101313
#define STM32_DMA1_CH3_HANDLER 2422,101367
#define STM32_DMA1_CH4_HANDLER 2423,101421
#define STM32_DMA1_CH5_HANDLER 2424,101475
#define STM32_DMA1_CH6_HANDLER 2425,101529
#define STM32_DMA1_CH7_HANDLER 2426,101583
#define STM32_DMA1_CH1_NUMBER 2427,101637
#define STM32_DMA1_CH2_NUMBER 2428,101685
#define STM32_DMA1_CH3_NUMBER 2429,101733
#define STM32_DMA1_CH4_NUMBER 2430,101781
#define STM32_DMA1_CH5_NUMBER 2431,101829
#define STM32_DMA1_CH6_NUMBER 2432,101877
#define STM32_DMA1_CH7_NUMBER 2433,101925
#define STM32_DMA2_NUM_CHANNELS 2435,101975
#define STM32_HAS_ETH 2438,102046
#define STM32_EXTI_NUM_LINES 2441,102122
#define STM32_EXTI_IMR_MASK 2442,102170
#define STM32_EXTI_IMR2_MASK 2443,102227
#define STM32_HAS_GPIOA 2446,102309
#define STM32_HAS_GPIOB 2447,102359
#define STM32_HAS_GPIOC 2448,102409
#define STM32_HAS_GPIOD 2449,102459
#define STM32_HAS_GPIOE 2450,102509
#define STM32_HAS_GPIOF 2451,102560
#define STM32_HAS_GPIOG 2452,102610
#define STM32_HAS_GPIOH 2453,102661
#define STM32_HAS_GPIOI 2454,102712
#define STM32_HAS_GPIOJ 2455,102763
#define STM32_HAS_GPIOK 2456,102814
#define STM32_GPIO_EN_MASK 2457,102865
#define STM32_HAS_I2C1 2464,103271
#define STM32_I2C_I2C1_RX_DMA_STREAM 2465,103321
#define STM32_I2C_I2C1_TX_DMA_STREAM 2466,103392
#define STM32_HAS_I2C2 2468,103465
#define STM32_HAS_I2C3 2469,103516
#define STM32_HAS_I2C4 2470,103567
#define STM32_HAS_RTC 2473,103642
#define STM32_RTC_HAS_SUBSECONDS 2474,103692
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2475,103742
#define STM32_RTC_NUM_ALARMS 2476,103792
#define STM32_RTC_HAS_INTERRUPTS 2477,103839
#define STM32_HAS_SDIO 2480,103915
#define STM32_HAS_SPI1 2483,103990
#define STM32_SPI1_SUPPORTS_I2S 2484,104040
#define STM32_SPI_SPI1_RX_DMA_STREAM 2485,104091
#define STM32_SPI_SPI1_TX_DMA_STREAM 2486,104162
#define STM32_HAS_SPI2 2488,104235
#define STM32_HAS_SPI3 2489,104286
#define STM32_HAS_SPI4 2490,104337
#define STM32_HAS_SPI5 2491,104388
#define STM32_HAS_SPI6 2492,104439
#define STM32_TIM_MAX_CHANNELS 2495,104514
#define STM32_HAS_TIM1 2497,104563
#define STM32_TIM1_IS_32BITS 2498,104613
#define STM32_TIM1_CHANNELS 2499,104664
#define STM32_HAS_TIM2 2501,104713
#define STM32_TIM2_IS_32BITS 2502,104763
#define STM32_TIM2_CHANNELS 2503,104813
#define STM32_HAS_TIM3 2505,104862
#define STM32_TIM3_IS_32BITS 2506,104912
#define STM32_TIM3_CHANNELS 2507,104963
#define STM32_HAS_TIM6 2509,105012
#define STM32_TIM6_IS_32BITS 2510,105062
#define STM32_TIM6_CHANNELS 2511,105113
#define STM32_HAS_TIM7 2513,105162
#define STM32_TIM7_IS_32BITS 2514,105212
#define STM32_TIM7_CHANNELS 2515,105263
#define STM32_HAS_TIM15 2517,105312
#define STM32_TIM15_IS_32BITS 2518,105362
#define STM32_TIM15_CHANNELS 2519,105413
#define STM32_HAS_TIM16 2521,105462
#define STM32_TIM16_IS_32BITS 2522,105512
#define STM32_TIM16_CHANNELS 2523,105563
#define STM32_HAS_TIM17 2525,105612
#define STM32_TIM17_IS_32BITS 2526,105662
#define STM32_TIM17_CHANNELS 2527,105713
#define STM32_HAS_TIM4 2529,105762
#define STM32_HAS_TIM5 2530,105813
#define STM32_HAS_TIM8 2531,105864
#define STM32_HAS_TIM9 2532,105915
#define STM32_HAS_TIM10 2533,105966
#define STM32_HAS_TIM11 2534,106017
#define STM32_HAS_TIM12 2535,106068
#define STM32_HAS_TIM13 2536,106119
#define STM32_HAS_TIM14 2537,106170
#define STM32_HAS_TIM18 2538,106221
#define STM32_HAS_TIM19 2539,106272
#define STM32_HAS_TIM20 2540,106323
#define STM32_HAS_TIM21 2541,106374
#define STM32_HAS_TIM22 2542,106425
#define STM32_HAS_USART1 2545,106502
#define STM32_UART_USART1_RX_DMA_STREAM 2546,106552
#define STM32_UART_USART1_TX_DMA_STREAM 2547,106623
#define STM32_HAS_USART2 2549,106696
#define STM32_UART_USART2_RX_DMA_STREAM 2550,106746
#define STM32_UART_USART2_TX_DMA_STREAM 2551,106817
#define STM32_HAS_USART3 2553,106890
#define STM32_UART_USART3_RX_DMA_STREAM 2554,106940
#define STM32_UART_USART3_TX_DMA_STREAM 2555,107011
#define STM32_HAS_UART4 2557,107084
#define STM32_HAS_UART5 2558,107135
#define STM32_HAS_USART6 2559,107186
#define STM32_HAS_UART7 2560,107237
#define STM32_HAS_UART8 2561,107288
#define STM32_HAS_LPUART1 2562,107339
#define STM32_HAS_USB 2565,107414
#define STM32_HAS_OTG1 2566,107465
#define STM32_HAS_OTG2 2567,107516
#define STM32_HAS_IWDG 2570,107592
#define STM32_IWDG_IS_WINDOWED 2571,107642
#define STM32_HAS_LTDC 2574,107717
#define STM32_HAS_DMA2D 2577,107794
#define STM32_HAS_FSMC 2580,107870
#define STM32_HAS_CRC 2583,107945
#define STM32_CRC_PROGRAMMABLE 2584,107995
#define STM32_HAS_ADC1 2592,108373
#define STM32_ADC1_HANDLER 2593,108423
#define STM32_ADC1_NUMBER 2594,108477
#define STM32_ADC1_DMA_MSK 2595,108525
#define STM32_ADC1_DMA_CHN 2596,108602
#define STM32_HAS_ADC2 2598,108660
#define STM32_ADC2_HANDLER 2599,108710
#define STM32_ADC2_NUMBER 2600,108764
#define STM32_ADC2_DMA_MSK 2601,108812
#define STM32_ADC2_DMA_CHN 2603,108968
#define STM32_HAS_ADC3 2605,109026
#define STM32_ADC3_HANDLER 2606,109076
#define STM32_ADC3_NUMBER 2607,109130
#define STM32_ADC3_DMA_MSK 2608,109178
#define STM32_ADC3_DMA_CHN 2609,109255
#define STM32_HAS_ADC4 2611,109313
#define STM32_ADC4_HANDLER 2612,109363
#define STM32_ADC4_NUMBER 2613,109418
#define STM32_ADC4_DMA_MSK 2614,109466
#define STM32_ADC4_DMA_CHN 2616,109622
#define STM32_HAS_SDADC1 2618,109680
#define STM32_HAS_SDADC2 2619,109731
#define STM32_HAS_SDADC3 2620,109782
#define STM32_HAS_CAN1 2623,109857
#define STM32_HAS_CAN2 2624,109907
#define STM32_CAN_MAX_FILTERS 2625,109958
#define STM32_HAS_DAC1_CH1 2628,110030
#define STM32_DAC_DAC1_CH1_DMA_STREAM 2629,110080
#define STM32_HAS_DAC1_CH2 2631,110153
#define STM32_DAC_DAC1_CH2_DMA_STREAM 2632,110203
#define STM32_HAS_DAC2_CH1 2634,110276
#define STM32_HAS_DAC2_CH2 2635,110327
#define STM32_ADVANCED_DMA 2638,110402
#define STM32_DMA_SUPPORTS_CSELR 2639,110453
#define STM32_DMA1_NUM_CHANNELS 2641,110506
#define STM32_DMA1_CH1_HANDLER 2642,110553
#define STM32_DMA1_CH2_HANDLER 2643,110607
#define STM32_DMA1_CH3_HANDLER 2644,110661
#define STM32_DMA1_CH4_HANDLER 2645,110715
#define STM32_DMA1_CH5_HANDLER 2646,110769
#define STM32_DMA1_CH6_HANDLER 2647,110823
#define STM32_DMA1_CH7_HANDLER 2648,110877
#define STM32_DMA1_CH1_NUMBER 2649,110931
#define STM32_DMA1_CH2_NUMBER 2650,110979
#define STM32_DMA1_CH3_NUMBER 2651,111027
#define STM32_DMA1_CH4_NUMBER 2652,111075
#define STM32_DMA1_CH5_NUMBER 2653,111123
#define STM32_DMA1_CH6_NUMBER 2654,111171
#define STM32_DMA1_CH7_NUMBER 2655,111219
#define STM32_DMA2_NUM_CHANNELS 2657,111269
#define STM32_DMA2_CH1_HANDLER 2658,111316
#define STM32_DMA2_CH2_HANDLER 2659,111371
#define STM32_DMA2_CH3_HANDLER 2660,111426
#define STM32_DMA2_CH4_HANDLER 2661,111481
#define STM32_DMA2_CH5_HANDLER 2662,111536
#define STM32_DMA2_CH1_NUMBER 2663,111591
#define STM32_DMA2_CH2_NUMBER 2664,111639
#define STM32_DMA2_CH3_NUMBER 2665,111687
#define STM32_DMA2_CH4_NUMBER 2666,111735
#define STM32_DMA2_CH5_NUMBER 2667,111783
#define STM32_HAS_ETH 2670,111855
#define STM32_EXTI_NUM_LINES 2673,111931
#define STM32_EXTI_IMR_MASK 2674,111979
#define STM32_EXTI_IMR2_MASK 2675,112036
#define STM32_HAS_GPIOA 2678,112118
#define STM32_HAS_GPIOB 2679,112168
#define STM32_HAS_GPIOC 2680,112218
#define STM32_HAS_GPIOD 2681,112268
#define STM32_HAS_GPIOE 2682,112318
#define STM32_HAS_GPIOF 2683,112368
#define STM32_HAS_GPIOG 2684,112418
#define STM32_HAS_GPIOH 2685,112468
#define STM32_HAS_GPIOI 2686,112518
#define STM32_HAS_GPIOJ 2687,112569
#define STM32_HAS_GPIOK 2688,112620
#define STM32_GPIO_EN_MASK 2689,112671
#define STM32_HAS_I2C1 2699,113314
#define STM32_I2C_I2C1_RX_DMA_STREAM 2700,113364
#define STM32_I2C_I2C1_TX_DMA_STREAM 2701,113435
#define STM32_HAS_I2C2 2703,113508
#define STM32_I2C_I2C2_RX_DMA_STREAM 2704,113558
#define STM32_I2C_I2C2_TX_DMA_STREAM 2705,113629
#define STM32_HAS_I2C3 2707,113702
#define STM32_I2C_I2C3_RX_DMA_STREAM 2708,113752
#define STM32_I2C_I2C3_TX_DMA_STREAM 2709,113823
#define STM32_HAS_I2C4 2711,113896
#define STM32_HAS_RTC 2714,113971
#define STM32_RTC_HAS_SUBSECONDS 2715,114021
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2716,114071
#define STM32_RTC_NUM_ALARMS 2717,114121
#define STM32_RTC_HAS_INTERRUPTS 2718,114168
#define STM32_HAS_SDIO 2721,114244
#define STM32_HAS_SPI1 2724,114319
#define STM32_SPI1_SUPPORTS_I2S 2725,114369
#define STM32_SPI_SPI1_RX_DMA_STREAM 2726,114420
#define STM32_SPI_SPI1_TX_DMA_STREAM 2727,114491
#define STM32_HAS_SPI2 2729,114564
#define STM32_SPI2_SUPPORTS_I2S 2730,114614
#define STM32_SPI2_I2S_FULLDUPLEX 2731,114664
#define STM32_SPI_SPI2_RX_DMA_STREAM 2732,114714
#define STM32_SPI_SPI2_TX_DMA_STREAM 2733,114785
#define STM32_HAS_SPI3 2735,114858
#define STM32_SPI3_SUPPORTS_I2S 2736,114908
#define STM32_SPI3_I2S_FULLDUPLEX 2737,114958
#define STM32_SPI_SPI3_RX_DMA_STREAM 2738,115008
#define STM32_SPI_SPI3_TX_DMA_STREAM 2739,115079
#define STM32_HAS_SPI4 2741,115152
#define STM32_SPI4_SUPPORTS_I2S 2742,115202
#define STM32_SPI_SPI4_RX_DMA_STREAM 2743,115253
#define STM32_SPI_SPI4_TX_DMA_STREAM 2744,115324
#define STM32_HAS_SPI5 2746,115397
#define STM32_HAS_SPI6 2747,115448
#define STM32_TIM_MAX_CHANNELS 2750,115523
#define STM32_HAS_TIM1 2752,115572
#define STM32_TIM1_IS_32BITS 2753,115622
#define STM32_TIM1_CHANNELS 2754,115673
#define STM32_HAS_TIM2 2756,115722
#define STM32_TIM2_IS_32BITS 2757,115772
#define STM32_TIM2_CHANNELS 2758,115822
#define STM32_HAS_TIM3 2760,115871
#define STM32_TIM3_IS_32BITS 2761,115921
#define STM32_TIM3_CHANNELS 2762,115972
#define STM32_HAS_TIM4 2764,116021
#define STM32_TIM4_IS_32BITS 2765,116071
#define STM32_TIM4_CHANNELS 2766,116122
#define STM32_HAS_TIM6 2768,116171
#define STM32_TIM6_IS_32BITS 2769,116221
#define STM32_TIM6_CHANNELS 2770,116272
#define STM32_HAS_TIM7 2772,116321
#define STM32_TIM7_IS_32BITS 2773,116371
#define STM32_TIM7_CHANNELS 2774,116422
#define STM32_HAS_TIM8 2776,116471
#define STM32_TIM8_IS_32BITS 2777,116521
#define STM32_TIM8_CHANNELS 2778,116572
#define STM32_HAS_TIM15 2780,116621
#define STM32_TIM15_IS_32BITS 2781,116671
#define STM32_TIM15_CHANNELS 2782,116722
#define STM32_HAS_TIM16 2784,116771
#define STM32_TIM16_IS_32BITS 2785,116821
#define STM32_TIM16_CHANNELS 2786,116872
#define STM32_HAS_TIM17 2788,116921
#define STM32_TIM17_IS_32BITS 2789,116971
#define STM32_TIM17_CHANNELS 2790,117022
#define STM32_HAS_TIM20 2792,117071
#define STM32_TIM20_IS_32BITS 2793,117121
#define STM32_TIM20_CHANNELS 2794,117172
#define STM32_HAS_TIM5 2796,117221
#define STM32_HAS_TIM9 2797,117272
#define STM32_HAS_TIM10 2798,117323
#define STM32_HAS_TIM11 2799,117374
#define STM32_HAS_TIM12 2800,117425
#define STM32_HAS_TIM13 2801,117476
#define STM32_HAS_TIM14 2802,117527
#define STM32_HAS_TIM18 2803,117578
#define STM32_HAS_TIM19 2804,117629
#define STM32_HAS_TIM21 2805,117680
#define STM32_HAS_TIM22 2806,117731
#define STM32_HAS_USART1 2809,117808
#define STM32_UART_USART1_RX_DMA_STREAM 2810,117858
#define STM32_UART_USART1_TX_DMA_STREAM 2811,117929
#define STM32_HAS_USART2 2813,118002
#define STM32_UART_USART2_RX_DMA_STREAM 2814,118052
#define STM32_UART_USART2_TX_DMA_STREAM 2815,118123
#define STM32_HAS_USART3 2817,118196
#define STM32_UART_USART3_RX_DMA_STREAM 2818,118246
#define STM32_UART_USART3_TX_DMA_STREAM 2819,118317
#define STM32_HAS_UART4 2821,118390
#define STM32_UART_UART4_RX_DMA_STREAM 2822,118440
#define STM32_UART_UART4_TX_DMA_STREAM 2823,118511
#define STM32_HAS_UART5 2825,118584
#define STM32_HAS_USART6 2827,118636
#define STM32_HAS_UART7 2828,118687
#define STM32_HAS_UART8 2829,118738
#define STM32_HAS_LPUART1 2830,118789
#define STM32_HAS_USB 2833,118864
#define STM32_HAS_OTG1 2834,118915
#define STM32_HAS_OTG2 2835,118966
#define STM32_HAS_IWDG 2838,119042
#define STM32_IWDG_IS_WINDOWED 2839,119092
#define STM32_HAS_LTDC 2842,119167
#define STM32_HAS_DMA2D 2845,119244
#define STM32_HAS_FSMC 2848,119320
#define STM32_FSMC_IS_FMC 2849,119370
#define STM32_HAS_CRC 2852,119445
#define STM32_CRC_PROGRAMMABLE 2853,119495

../ChibiOS/os/hal/ports/STM32/STM32F3xx/stm32_rcc.h,3112
#define _STM32_RCC_28,886
#define rccEnableAPB1(62,2382
#define rccDisableAPB1(74,2741
#define rccResetAPB1(85,3038
#define rccEnableAPB2(98,3475
#define rccDisableAPB2(110,3834
#define rccResetAPB2(121,4131
#define rccEnableAHB(134,4566
#define rccDisableAHB(146,4923
#define rccResetAHB(157,5218
#define rccEnableADC12(175,5725
#define rccEnableADC12(177,5797
#define rccDisableADC12(188,6056
#define rccDisableADC12(190,6130
#define rccResetADC12(199,6334
#define rccResetADC12(201,6400
#define rccEnableADC34(212,6652
#define rccEnableADC34(214,6724
#define rccDisableADC34(225,6983
#define rccDisableADC34(227,7057
#define rccResetADC34(236,7261
#define rccResetADC34(238,7327
#define rccEnableDAC1(253,7597
#define rccDisableDAC1(262,7787
#define rccResetDAC1(269,7920
#define rccEnableDAC2(278,8103
#define rccDisableDAC2(287,8293
#define rccResetDAC2(294,8426
#define rccEnableCAN1(309,8750
#define rccDisableCAN1(319,8999
#define rccResetCAN1(326,9131
#define rccEnableDMA1(340,9393
#define rccDisableDMA1(349,9581
#define rccResetDMA1(356,9712
#define rccEnableDMA2(365,9893
#define rccDisableDMA2(374,10081
#define rccResetDMA2(381,10212
#define rccEnablePWRInterface(396,10530
#define rccDisablePWRInterface(406,10781
#define rccResetPWRInterface(413,10919
#define rccEnableI2C1(427,11190
#define rccDisableI2C1(436,11380
#define rccResetI2C1(443,11513
#define rccEnableI2C2(452,11696
#define rccDisableI2C2(461,11886
#define rccResetI2C2(468,12019
#define rccEnableSPI1(482,12283
#define rccDisableSPI1(491,12473
#define rccResetSPI1(498,12606
#define rccEnableSPI2(507,12789
#define rccDisableSPI2(516,12979
#define rccResetSPI2(523,13112
#define rccEnableSPI3(533,13355
#define rccDisableSPI3(543,13605
#define rccResetSPI3(550,13738
#define rccEnableTIM1(565,14062
#define rccDisableTIM1(575,14312
#define rccResetTIM1(582,14445
#define rccEnableTIM2(591,14628
#define rccDisableTIM2(600,14818
#define rccResetTIM2(607,14951
#define rccEnableTIM3(616,15134
#define rccDisableTIM3(625,15324
#define rccResetTIM3(632,15457
#define rccEnableTIM4(641,15640
#define rccDisableTIM4(650,15830
#define rccResetTIM4(657,15963
#define rccEnableTIM6(666,16146
#define rccDisableTIM6(675,16336
#define rccResetTIM6(682,16469
#define rccEnableTIM7(691,16652
#define rccDisableTIM7(700,16842
#define rccResetTIM7(707,16975
#define rccEnableTIM8(717,17218
#define rccDisableTIM8(727,17468
#define rccResetTIM8(734,17601
#define rccEnableUSART1(748,17874
#define rccDisableUSART1(757,18070
#define rccResetUSART1(764,18209
#define rccEnableUSART2(773,18398
#define rccDisableUSART2(782,18594
#define rccResetUSART2(789,18733
#define rccEnableUSART3(798,18922
#define rccDisableUSART3(807,19118
#define rccResetUSART3(814,19257
#define rccEnableUART4(824,19505
#define rccDisableUART4(834,19758
#define rccResetUART4(841,19894
#define rccEnableUART5(851,20140
#define rccDisableUART5(861,20393
#define rccResetUART5(868,20529
#define rccEnableUSB(882,20793
#define rccDisableUSB(891,20980
#define rccResetUSB(898,21110

../ChibiOS/os/hal/ports/STM32/STM32F3xx/stm32_isr.h,2037
#define _STM32_ISR_H_26,793
#define STM32_CAN1_TX_HANDLER 39,1149
#define STM32_CAN1_RX0_HANDLER 40,1195
#define STM32_CAN1_RX1_HANDLER 41,1241
#define STM32_CAN1_SCE_HANDLER 42,1287
#define STM32_CAN1_TX_NUMBER 44,1335
#define STM32_CAN1_RX0_NUMBER 45,1375
#define STM32_CAN1_RX1_NUMBER 46,1415
#define STM32_CAN1_SCE_NUMBER 47,1455
#define STM32_I2C1_EVENT_HANDLER 52,1521
#define STM32_I2C1_ERROR_HANDLER 53,1567
#define STM32_I2C1_EVENT_NUMBER 54,1613
#define STM32_I2C1_ERROR_NUMBER 55,1653
#define STM32_I2C2_EVENT_HANDLER 57,1695
#define STM32_I2C2_ERROR_HANDLER 58,1741
#define STM32_I2C2_EVENT_NUMBER 59,1787
#define STM32_I2C2_ERROR_NUMBER 60,1827
#define STM32_I2C3_EVENT_HANDLER 62,1869
#define STM32_I2C3_ERROR_HANDLER 63,1916
#define STM32_I2C3_EVENT_NUMBER 64,1963
#define STM32_I2C3_ERROR_NUMBER 65,2003
#define STM32_TIM1_UP_HANDLER 70,2069
#define STM32_TIM1_CC_HANDLER 71,2115
#define STM32_TIM2_HANDLER 72,2161
#define STM32_TIM3_HANDLER 73,2207
#define STM32_TIM4_HANDLER 74,2253
#define STM32_TIM6_HANDLER 75,2299
#define STM32_TIM7_HANDLER 76,2346
#define STM32_TIM8_UP_HANDLER 77,2393
#define STM32_TIM8_CC_HANDLER 78,2439
#define STM32_TIM1_UP_NUMBER 80,2487
#define STM32_TIM1_CC_NUMBER 81,2527
#define STM32_TIM2_NUMBER 82,2567
#define STM32_TIM3_NUMBER 83,2607
#define STM32_TIM4_NUMBER 84,2647
#define STM32_TIM6_NUMBER 85,2687
#define STM32_TIM7_NUMBER 86,2727
#define STM32_TIM8_UP_NUMBER 87,2767
#define STM32_TIM8_CC_NUMBER 88,2807
#define STM32_USART1_HANDLER 93,2875
#define STM32_USART2_HANDLER 94,2921
#define STM32_USART3_HANDLER 95,2967
#define STM32_UART4_HANDLER 96,3013
#define STM32_UART5_HANDLER 97,3060
#define STM32_USART1_NUMBER 99,3109
#define STM32_USART2_NUMBER 100,3149
#define STM32_USART3_NUMBER 101,3189
#define STM32_UART4_NUMBER 102,3229
#define STM32_UART5_NUMBER 103,3269
#define STM32_USB1_HP_HANDLER 108,3335
#define STM32_USB1_LP_HANDLER 109,3382
#define STM32_USB1_HP_NUMBER 111,3431
#define STM32_USB1_LP_NUMBER 112,3471

../ChibiOS/os/hal/ports/STM32/STM32F3xx/ext_lld_isr.c,482
OSAL_IRQ_HANDLER(57,2207
OSAL_IRQ_HANDLER(77,2553
OSAL_IRQ_HANDLER(97,2899
OSAL_IRQ_HANDLER(117,3245
OSAL_IRQ_HANDLER(137,3591
OSAL_IRQ_HANDLER(157,3949
OSAL_IRQ_HANDLER(186,4661
OSAL_IRQ_HANDLER(217,5468
OSAL_IRQ_HANDLER(237,5832
OSAL_IRQ_HANDLER(257,6214
OSAL_IRQ_HANDLER(277,6585
OSAL_IRQ_HANDLER(297,6950
OSAL_IRQ_HANDLER(317,7348
OSAL_IRQ_HANDLER(341,7905
OSAL_IRQ_HANDLER(368,8485
void ext_lld_exti_irq_enable(391,9044
void ext_lld_exti_irq_disable(419,10222

../ChibiOS/os/hal/ports/STM32/STM32F3xx/hal_lld.h,9361
#define _HAL_LLD_H_48,1814
#define PLATFORM_NAME 61,2224
#define PLATFORM_NAME 64,2314
#define PLATFORM_NAME 67,2404
#define PLATFORM_NAME 70,2494
#define PLATFORM_NAME 73,2584
#define PLATFORM_NAME 76,2674
#define PLATFORM_NAME 79,2764
#define PLATFORM_NAME 82,2854
#define PLATFORM_NAME 85,2944
#define PLATFORM_NAME 88,3034
#define PLATFORM_NAME 91,3124
#define PLATFORM_NAME 94,3214
#define STM32_SYSCLK_MAX 108,3455
#define STM32_HSECLK_MAX 113,3551
#define STM32_HSECLK_MIN 118,3647
#define STM32_LSECLK_MAX 123,3742
#define STM32_LSECLK_MIN 128,3837
#define STM32_PLLIN_MAX 133,3937
#define STM32_PLLIN_MIN 138,4040
#define STM32_PLLOUT_MAX 143,4142
#define STM32_PLLOUT_MIN 148,4245
#define STM32_PCLK1_MAX 153,4342
#define STM32_PCLK2_MAX 158,4439
#define STM32_ADCCLK_MAX 163,4535
#define STM32_HSICLK 170,4643
#define STM32_LSICLK 171,4723
#define STM32_PLS_MASK 178,4879
#define STM32_PLS_LEV0 179,4959
#define STM32_PLS_LEV1 180,5039
#define STM32_PLS_LEV2 181,5119
#define STM32_PLS_LEV3 182,5199
#define STM32_PLS_LEV4 183,5279
#define STM32_PLS_LEV5 184,5359
#define STM32_PLS_LEV6 185,5439
#define STM32_PLS_LEV7 186,5519
#define STM32_SW_HSI 193,5677
#define STM32_SW_HSE 194,5757
#define STM32_SW_PLL 195,5837
#define STM32_HPRE_DIV1 197,5919
#define STM32_HPRE_DIV2 198,5999
#define STM32_HPRE_DIV4 199,6079
#define STM32_HPRE_DIV8 200,6159
#define STM32_HPRE_DIV16 201,6239
#define STM32_HPRE_DIV64 202,6319
#define STM32_HPRE_DIV128 203,6399
#define STM32_HPRE_DIV256 204,6479
#define STM32_HPRE_DIV512 205,6559
#define STM32_PPRE1_DIV1 207,6641
#define STM32_PPRE1_DIV2 208,6721
#define STM32_PPRE1_DIV4 209,6801
#define STM32_PPRE1_DIV8 210,6881
#define STM32_PPRE1_DIV16 211,6961
#define STM32_PPRE2_DIV1 213,7043
#define STM32_PPRE2_DIV2 214,7123
#define STM32_PPRE2_DIV4 215,7203
#define STM32_PPRE2_DIV8 216,7283
#define STM32_PPRE2_DIV16 217,7363
#define STM32_PLLSRC_HSI 219,7445
#define STM32_PLLSRC_HSE 220,7525
#define STM32_USBPRE_DIV1P5 223,7677
#define STM32_USBPRE_DIV1 224,7757
#define STM32_MCOSEL_NOCLOCK 226,7839
#define STM32_MCOSEL_LSI 227,7919
#define STM32_MCOSEL_LSE 228,7999
#define STM32_MCOSEL_SYSCLK 229,8079
#define STM32_MCOSEL_HSI 230,8159
#define STM32_MCOSEL_HSE 231,8239
#define STM32_MCOSEL_PLLDIV2 232,8319
#define STM32_RTCSEL_MASK 239,8477
#define STM32_RTCSEL_NOCLOCK 240,8557
#define STM32_RTCSEL_LSE 241,8637
#define STM32_RTCSEL_LSI 242,8717
#define STM32_RTCSEL_HSEDIV 243,8797
#define STM32_PREDIV_MASK 251,9032
#define STM32_ADC12PRES_MASK 252,9112
#define STM32_ADC12PRES_NOCLOCK 253,9192
#define STM32_ADC12PRES_DIV1 254,9272
#define STM32_ADC12PRES_DIV2 255,9352
#define STM32_ADC12PRES_DIV4 256,9432
#define STM32_ADC12PRES_DIV6 257,9512
#define STM32_ADC12PRES_DIV8 258,9592
#define STM32_ADC12PRES_DIV10 259,9672
#define STM32_ADC12PRES_DIV12 260,9752
#define STM32_ADC12PRES_DIV16 261,9832
#define STM32_ADC12PRES_DIV32 262,9912
#define STM32_ADC12PRES_DIV64 263,9992
#define STM32_ADC12PRES_DIV128 264,10072
#define STM32_ADC12PRES_DIV256 265,10152
#define STM32_ADC34PRES_MASK 266,10232
#define STM32_ADC34PRES_NOCLOCK 267,10312
#define STM32_ADC34PRES_DIV1 268,10392
#define STM32_ADC34PRES_DIV2 269,10472
#define STM32_ADC34PRES_DIV4 270,10552
#define STM32_ADC34PRES_DIV6 271,10632
#define STM32_ADC34PRES_DIV8 272,10712
#define STM32_ADC34PRES_DIV10 273,10792
#define STM32_ADC34PRES_DIV12 274,10872
#define STM32_ADC34PRES_DIV16 275,10952
#define STM32_ADC34PRES_DIV32 276,11032
#define STM32_ADC34PRES_DIV64 277,11112
#define STM32_ADC34PRES_DIV128 278,11192
#define STM32_ADC34PRES_DIV256 279,11272
#define STM32_USART1SW_MASK 286,11431
#define STM32_USART1SW_PCLK 287,11510
#define STM32_USART1SW_SYSCLK 288,11589
#define STM32_USART1SW_LSE 289,11668
#define STM32_USART1SW_HSI 290,11747
#define STM32_I2C1SW_MASK 291,11826
#define STM32_I2C1SW_HSI 292,11905
#define STM32_I2C1SW_SYSCLK 293,11984
#define STM32_I2C2SW_MASK 294,12063
#define STM32_I2C2SW_HSI 295,12142
#define STM32_I2C2SW_SYSCLK 296,12221
#define STM32_TIM1SW_MASK 297,12300
#define STM32_TIM1SW_PCLK2 298,12379
#define STM32_TIM1SW_PLLX2 299,12458
#define STM32_TIM8SW_MASK 300,12537
#define STM32_TIM8SW_PCLK2 301,12616
#define STM32_TIM8SW_PLLX2 302,12695
#define STM32_USART2SW_MASK 303,12774
#define STM32_USART2SW_PCLK 304,12853
#define STM32_USART2SW_SYSCLK 305,12932
#define STM32_USART2SW_LSE 306,13011
#define STM32_USART2SW_HSI 307,13090
#define STM32_USART3SW_MASK 308,13169
#define STM32_USART3SW_PCLK 309,13248
#define STM32_USART3SW_SYSCLK 310,13327
#define STM32_USART3SW_LSE 311,13406
#define STM32_USART3SW_HSI 312,13485
#define STM32_UART4SW_MASK 313,13564
#define STM32_UART4SW_PCLK 314,13643
#define STM32_UART4SW_SYSCLK 315,13722
#define STM32_UART4SW_LSE 316,13801
#define STM32_UART4SW_HSI 317,13880
#define STM32_UART5SW_MASK 318,13959
#define STM32_UART5SW_PCLK 319,14038
#define STM32_UART5SW_SYSCLK 320,14117
#define STM32_UART5SW_LSE 321,14196
#define STM32_UART5SW_HSI 322,14275
#define STM32_NO_INIT 337,14788
#define STM32_PVD_ENABLE 344,14983
#define STM32_PLS 351,15170
#define STM32_HSI_ENABLED 358,15362
#define STM32_LSI_ENABLED 365,15544
#define STM32_HSE_ENABLED 372,15726
#define STM32_LSE_ENABLED 379,15908
#define STM32_SW 390,16302
#define STM32_PLLSRC 401,16695
#define STM32_PREDIV_VALUE 412,17097
#define STM32_PLLMUL_VALUE 422,17417
#define STM32_HPRE 431,17686
#define STM32_PPRE1 438,17853
#define STM32_PPRE2 445,18021
#define STM32_MCOSEL 452,18185
#define STM32_ADC12PRES 459,18362
#define STM32_ADC34PRES 466,18539
#define STM32_USART1SW 473,18713
#define STM32_USART2SW 480,18886
#define STM32_USART3SW 487,19059
#define STM32_UART4SW 494,19230
#define STM32_UART5SW 501,19400
#define STM32_I2C1SW 508,19568
#define STM32_I2C2SW 515,19737
#define STM32_TIM1SW 522,19906
#define STM32_TIM8SW 529,20074
#define STM32_RTCSEL 536,20241
#define STM32_USB_CLOCK_REQUIRED 543,20419
#define STM32_USBPRE 550,20584
#define STM32_ACTIVATE_PLL 721,25451
#define STM32_ACTIVATE_PLL 723,25500
#define STM32_PREDIV 728,25651
#define STM32_PLLMUL 738,25926
#define STM32_PLLCLKIN 747,26180
#define STM32_PLLCLKIN 749,26293
#define STM32_PLLCLKOUT 762,26677
#define STM32_SYSCLK 773,27075
#define STM32_SYSCLK 775,27162
#define STM32_SYSCLK 777,27246
#define STM32_HCLK 791,27607
#define STM32_HCLK 793,27700
#define STM32_HCLK 795,27793
#define STM32_HCLK 797,27886
#define STM32_HCLK 799,27980
#define STM32_HCLK 801,28075
#define STM32_HCLK 803,28171
#define STM32_HCLK 805,28268
#define STM32_HCLK 807,28365
#define STM32_PCLK1 821,28727
#define STM32_PCLK1 823,28821
#define STM32_PCLK1 825,28915
#define STM32_PCLK1 827,29009
#define STM32_PCLK1 829,29104
#define STM32_PCLK2 843,29466
#define STM32_PCLK2 845,29560
#define STM32_PCLK2 847,29654
#define STM32_PCLK2 849,29748
#define STM32_PCLK2 851,29843
#define STM32_RTCCLK 865,30201
#define STM32_RTCCLK 867,30291
#define STM32_RTCCLK 869,30384
#define STM32_RTCCLK 871,30485
#define STM32_ADC12CLK 880,30703
#define STM32_ADC12CLK 882,30789
#define STM32_ADC12CLK 884,30895
#define STM32_ADC12CLK 886,31001
#define STM32_ADC12CLK 888,31107
#define STM32_ADC12CLK 890,31213
#define STM32_ADC12CLK 892,31320
#define STM32_ADC12CLK 894,31428
#define STM32_ADC12CLK 896,31536
#define STM32_ADC12CLK 898,31644
#define STM32_ADC12CLK 900,31752
#define STM32_ADC12CLK 902,31861
#define STM32_ADC12CLK 904,31971
#define STM32_ADC34CLK 913,32213
#define STM32_ADC34CLK 915,32299
#define STM32_ADC34CLK 917,32405
#define STM32_ADC34CLK 919,32511
#define STM32_ADC34CLK 921,32617
#define STM32_ADC34CLK 923,32723
#define STM32_ADC34CLK 925,32830
#define STM32_ADC34CLK 927,32938
#define STM32_ADC34CLK 929,33046
#define STM32_ADC34CLK 931,33154
#define STM32_ADC34CLK 933,33262
#define STM32_ADC34CLK 935,33371
#define STM32_ADC34CLK 937,33481
#define STM32_I2C1CLK 956,33986
#define STM32_I2C1CLK 958,34079
#define STM32_I2C2CLK 967,34272
#define STM32_I2C2CLK 969,34365
#define STM32_USART1CLK 978,34565
#define STM32_USART1CLK 980,34661
#define STM32_USART1CLK 982,34755
#define STM32_USART1CLK 984,34849
#define STM32_USART2CLK 993,35051
#define STM32_USART2CLK 995,35147
#define STM32_USART2CLK 997,35241
#define STM32_USART2CLK 999,35335
#define STM32_USART3CLK 1008,35537
#define STM32_USART3CLK 1010,35633
#define STM32_USART3CLK 1012,35727
#define STM32_USART3CLK 1014,35821
#define STM32_UART4CLK 1023,36020
#define STM32_UART4CLK 1025,36113
#define STM32_UART4CLK 1027,36204
#define STM32_UART4CLK 1029,36295
#define STM32_UART5CLK 1038,36492
#define STM32_UART5CLK 1040,36585
#define STM32_UART5CLK 1042,36676
#define STM32_UART5CLK 1044,36767
#define STM32_TIM1CLK 1054,36999
#define STM32_TIM1CLK 1056,37055
#define STM32_TIM1CLK 1065,37451
#define STM32_TIM8CLK 1076,37694
#define STM32_TIM8CLK 1078,37750
#define STM32_TIM8CLK 1087,38146
#define STM32_TIMCLK1 1097,38391
#define STM32_TIMCLK1 1099,38453
#define STM32_TIMCLK2 1106,38639
#define STM32_TIMCLK2 1108,38701
#define STM32_USBCLK 1115,38871
#define STM32_USBCLK 1117,38979
#define STM32_FLASHBITS 1126,39189
#define STM32_FLASHBITS 1128,39267
#define STM32_FLASHBITS 1130,39322

../ChibiOS/os/hal/ports/STM32/STM32F3xx/hal_lld.c,142
uint32_t SystemCoreClock 39,1397
static void hal_lld_backup_domain_init(54,2094
void hal_lld_init(105,3774
void stm32_clock_init(144,4785

../ChibiOS/os/hal/ports/STM32/STM32F3xx/ext_lld_isr.h,751
#define _EXT_LLD_ISR_H_26,812
#define STM32_EXT_EXTI0_IRQ_PRIORITY 46,1555
#define STM32_EXT_EXTI1_IRQ_PRIORITY 53,1743
#define STM32_EXT_EXTI2_IRQ_PRIORITY 60,1931
#define STM32_EXT_EXTI3_IRQ_PRIORITY 67,2119
#define STM32_EXT_EXTI4_IRQ_PRIORITY 74,2307
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 81,2500
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 88,2697
#define STM32_EXT_EXTI16_IRQ_PRIORITY 95,2887
#define STM32_EXT_EXTI17_IRQ_PRIORITY 102,3077
#define STM32_EXT_EXTI18_IRQ_PRIORITY 109,3267
#define STM32_EXT_EXTI19_IRQ_PRIORITY 116,3457
#define STM32_EXT_EXTI20_IRQ_PRIORITY 123,3647
#define STM32_EXT_EXTI21_22_29_IRQ_PRIORITY 130,3849
#define STM32_EXT_EXTI30_32_IRQ_PRIORITY 137,4046
#define STM32_EXT_EXTI33_IRQ_PRIORITY 144,4236

../ChibiOS/os/hal/ports/common/ARMCMx/nvic.h,484
#define _NVIC_H_26,810
#define HANDLER_MEM_MANAGE 36,1125
#define HANDLER_BUS_FAULT 37,1205
#define HANDLER_USAGE_FAULT 38,1285
#define HANDLER_RESERVED_3 39,1365
#define HANDLER_RESERVED_4 40,1400
#define HANDLER_RESERVED_5 41,1435
#define HANDLER_RESERVED_6 42,1470
#define HANDLER_SVCALL 43,1505
#define HANDLER_DEBUG_MONITOR 44,1585
#define HANDLER_RESERVED_9 45,1665
#define HANDLER_PENDSV 46,1700
#define HANDLER_SYSTICK 47,1780
#define NVIC_PRIORITY_MASK(69,2926

../ChibiOS/os/hal/ports/common/ARMCMx/mpu.h,3196
#define _MPU_H_26,806
#define MPU_TYPE_SEPARATED 36,1126
#define MPU_TYPE_DREGION(37,1182
#define MPU_TYPE_IREGION(38,1248
#define MPU_CTRL_ENABLE 40,1317
#define MPU_CTRL_HFNMIENA 41,1373
#define MPU_CTRL_PRIVDEFENA 42,1429
#define MPU_RNR_REGION_MASK 44,1487
#define MPU_RNR_REGION(45,1545
#define MPU_RBAR_REGION_MASK 47,1604
#define MPU_RBAR_REGION(48,1661
#define MPU_RBAR_VALID 49,1718
#define MPU_RBAR_ADDR_MASK 50,1774
#define MPU_RBAR_ADDR(51,1831
#define MPU_RASR_ENABLE 53,1890
#define MPU_RASR_SIZE_MASK 54,1946
#define MPU_RASR_SIZE(55,2003
#define MPU_RASR_SIZE_32 56,2060
#define MPU_RASR_SIZE_64 57,2123
#define MPU_RASR_SIZE_128 58,2186
#define MPU_RASR_SIZE_256 59,2249
#define MPU_RASR_SIZE_512 60,2312
#define MPU_RASR_SIZE_1K 61,2375
#define MPU_RASR_SIZE_2K 62,2438
#define MPU_RASR_SIZE_4K 63,2502
#define MPU_RASR_SIZE_8K 64,2566
#define MPU_RASR_SIZE_16K 65,2630
#define MPU_RASR_SIZE_32K 66,2694
#define MPU_RASR_SIZE_64K 67,2758
#define MPU_RASR_SIZE_128K 68,2822
#define MPU_RASR_SIZE_256K 69,2886
#define MPU_RASR_SIZE_512K 70,2950
#define MPU_RASR_SIZE_1M 71,3014
#define MPU_RASR_SIZE_2M 72,3078
#define MPU_RASR_SIZE_4M 73,3142
#define MPU_RASR_SIZE_8M 74,3206
#define MPU_RASR_SIZE_16M 75,3270
#define MPU_RASR_SIZE_32M 76,3334
#define MPU_RASR_SIZE_64M 77,3398
#define MPU_RASR_SIZE_128M 78,3462
#define MPU_RASR_SIZE_256M 79,3526
#define MPU_RASR_SIZE_512M 80,3590
#define MPU_RASR_SIZE_1G 81,3654
#define MPU_RASR_SIZE_2G 82,3718
#define MPU_RASR_SIZE_4G 83,3782
#define MPU_RASR_SRD_MASK 84,3846
#define MPU_RASR_SRD(85,3904
#define MPU_RASR_SRD_ALL 86,3961
#define MPU_RASR_SRD_DISABLE_SUB0 87,4017
#define MPU_RASR_SRD_DISABLE_SUB1 88,4073
#define MPU_RASR_SRD_DISABLE_SUB2 89,4129
#define MPU_RASR_SRD_DISABLE_SUB3 90,4185
#define MPU_RASR_SRD_DISABLE_SUB4 91,4241
#define MPU_RASR_SRD_DISABLE_SUB5 92,4298
#define MPU_RASR_SRD_DISABLE_SUB6 93,4355
#define MPU_RASR_SRD_DISABLE_SUB7 94,4412
#define MPU_RASR_ATTR_B 95,4470
#define MPU_RASR_ATTR_C 96,4527
#define MPU_RASR_ATTR_S 97,4584
#define MPU_RASR_ATTR_TEX_MASK 98,4641
#define MPU_RASR_ATTR_TEX(99,4698
#define MPU_RASR_ATTR_AP_MASK 100,4756
#define MPU_RASR_ATTR_AP(101,4813
#define MPU_RASR_ATTR_AP_NA_NA 102,4871
#define MPU_RASR_ATTR_AP_RW_NA 103,4928
#define MPU_RASR_ATTR_AP_RW_RO 104,4985
#define MPU_RASR_ATTR_AP_RW_RW 105,5042
#define MPU_RASR_ATTR_AP_RO_NA 106,5099
#define MPU_RASR_ATTR_AP_RO_RO 107,5156
#define MPU_RASR_ATTR_XN 108,5213
#define MPU_RASR_ATTR_STRONGLY_ORDERED 115,5331
#define MPU_RASR_ATTR_SHARED_DEVICE 116,5399
#define MPU_RASR_ATTR_CACHEABLE_WT_NWA 117,5485
#define MPU_RASR_ATTR_CACHEABLE_WB_NWA 118,5571
#define MPU_RASR_ATTR_NON_CACHEABLE 119,5675
#define MPU_RASR_ATTR_CACHEABLE_WB_WA 120,5743
#define MPU_RASR_ATTR_NON_SHARED_DEVICE 121,5847
#define MPU_REGION_0 128,5977
#define MPU_REGION_1 129,6025
#define MPU_REGION_2 130,6073
#define MPU_REGION_3 131,6121
#define MPU_REGION_4 132,6169
#define MPU_REGION_5 133,6217
#define MPU_REGION_6 134,6265
#define MPU_REGION_7 135,6313
#define mpuEnable(163,7591
#define mpuDisable(174,7937
#define mpuConfigureRegion(189,8481

../ChibiOS/os/hal/ports/common/ARMCMx/nvic.c,138
void nvicEnableVector(57,2444
void nvicDisableVector(74,2938
void nvicSetSystemHandlerPriority(90,3347
void nvicClearPending(109,3935

../ChibiOS/os/hal/src/ext.c,195
void extInit(56,2228
void extObjectInit(68,2436
void extStart(84,2879
void extStop(104,3359
void extChannelEnable(125,3871
void extChannelDisable(147,4551
void extSetChannelModeI(177,5700

../ChibiOS/os/hal/src/rtc.c,367
static const uint8_t month_len[month_len48,1694
void rtcInit(67,2477
void rtcObjectInit(81,2808
void rtcSetTime(104,3474
void rtcGetTime(125,4171
void rtcSetAlarm(148,4956
void rtcGetAlarm(174,5882
void rtcSetCallback(203,6931
void rtcConvertDateTimeToStructTm(220,7409
void rtcConvertStructTmToDateTime(251,8348
uint32_t rtcConvertDateTimeToFAT(284,9670

../ChibiOS/os/hal/src/mmc_spi.c,932
static const struct MMCDriverVMT mmc_vmt 55,1987
static const uint8_t crc7_lookup_table[crc7_lookup_table69,2396
static bool mmc_read(98,4297
static bool mmc_write(119,4777
static uint8_t crc7(148,5524
static void wait(164,5840
static void send_hdr(196,6538
static uint8_t recvr1(222,7304
static uint8_t recvr3(245,7830
static uint8_t send_command_R1(265,8333
static uint8_t send_command_R3(288,9028
static bool read_CxD(312,9678
static void sync(354,10739
void mmcInit(382,11567
void mmcObjectInit(393,11726
void mmcStart(409,12088
void mmcStop(426,12503
bool mmcConnect(453,13429
bool mmcDisconnect(575,16645
bool mmcStartSequentialRead(610,17534
bool mmcSequentialRead(650,18704
bool mmcStopSequentialRead(686,19621
bool mmcStartSequentialWrite(720,20529
bool mmcSequentialWrite(758,21571
bool mmcStopSequentialWrite(795,22617
bool mmcSync(823,23276
bool mmcGetInfo(854,24001
bool mmcErase(881,24642

../ChibiOS/os/hal/src/spi.c,432
void spiInit(56,2228
void spiObjectInit(68,2436
void spiStart(91,2962
void spiStop(113,3544
void spiSelect(132,3974
void spiUnselect(150,4363
void spiStartIgnore(173,5067
void spiStartExchange(200,6032
void spiStartSend(227,7021
void spiStartReceive(252,7928
void spiIgnore(277,8817
void spiExchange(307,9945
void spiSend(337,11092
void spiReceive(365,12162
void spiAcquireBus(390,13034
void spiReleaseBus(406,13399

../ChibiOS/os/hal/src/usb.c,808
static const uint8_t zero_status[zero_status43,1564
static const uint8_t active_status[active_status44,1616
static const uint8_t halted_status[halted_status45,1669
static uint16_t get_hword(51,1970
static void set_address(64,2222
static bool default_handler(84,2959
void usbInit(254,10064
void usbObjectInit(266,10272
void usbStart(287,10782
void usbStop(311,11362
void usbInitEndpointI(338,12231
void usbDisableEndpointsI(373,13369
void usbStartReceiveI(417,14812
void usbStartTransmitI(456,16042
msg_t usbReceive(500,17599
msg_t usbTransmit(533,18578
bool usbStallReceiveI(563,19290
bool usbStallTransmitI(588,19838
void _usb_reset(610,20296
void _usb_suspend(660,21652
void _usb_wakeup(698,22642
void _usb_ep0setup(717,23133
void _usb_ep0in(815,26389
void _usb_ep0out(882,28613

../ChibiOS/os/hal/src/dac.c,349
void dacInit(56,2228
void dacObjectInit(68,2436
void dacStart(93,3087
void dacStop(118,3647
void dacPutChannelX(142,4157
void dacStartConversion(166,5105
void dacStartConversionI(194,6226
void dacStopConversion(224,7253
void dacStopConversionI(254,8013
msg_t dacConvert(295,9626
void dacAcquireBus(323,10464
void dacReleaseBus(339,10830

../ChibiOS/os/hal/src/hal_buffers.c,794
void ibqObjectInit(75,3340
void ibqResetI(106,4372
uint8_t *ibqGetEmptyBufferI(ibqGetEmptyBufferI128,5003
void ibqPostFullBufferI(147,5411
msg_t ibqGetFullBufferTimeout(188,6917
  msg_t ibqGetFullBufferTimeoutS(219,8114
void ibqReleaseEmptyBuffer(248,8881
  void ibqReleaseEmptyBufferS(263,9259
msg_t ibqGetTimeout(302,10553
size_t ibqReadTimeout(351,12163
void obqObjectInit(446,14889
void obqResetI(477,15925
uint8_t *obqGetFullBufferI(obqGetFullBufferI500,16620
void obqReleaseEmptyBufferI(522,17081
msg_t obqGetEmptyBufferTimeout(558,18426
  msg_t obqGetEmptyBufferTimeoutS(589,19628
void obqPostFullBuffer(619,20450
void obqPostFullBufferS(635,20891
msg_t obqPutTimeout(679,22401
size_t obqWriteTimeout(729,24074
bool obqTryFlushI(825,26955
void obqFlush(862,27866

../ChibiOS/os/hal/src/can.c,263
void canInit(56,2228
void canObjectInit(68,2436
void canStart(95,3379
void canStop(122,4018
bool canTryTransmitI(156,5126
bool canTryReceiveI(190,6201
msg_t canTransmit(232,7813
msg_t canReceive(280,9687
void canSleep(319,10980
void canWakeup(342,11622

../ChibiOS/os/hal/src/hal_queues.c,272
void iqObjectInit(58,2379
void iqResetI(82,3134
msg_t iqPutI(105,3846
msg_t iqGetTimeout(144,5115
size_t iqReadTimeout(194,6835
void oqObjectInit(245,8248
void oqResetI(269,9010
msg_t oqPutTimeout(301,10241
msg_t oqGetI(336,11045
size_t oqWriteTimeout(380,12545

../ChibiOS/os/hal/src/hal.c,22
void halInit(56,2314

../ChibiOS/os/hal/src/st.c,131
void stInit(60,2483
void stStartAlarm(77,2874
void stStopAlarm(91,3211
void stSetAlarm(105,3521
systime_t stGetAlarm(121,3914

../ChibiOS/os/hal/src/mac.c,299
void macInit(64,2618
void macObjectInit(76,2825
void macStart(95,3296
void macStop(115,3743
msg_t macWaitTransmitDescriptor(146,4900
void macReleaseTransmitDescriptor(180,5890
msg_t macWaitReceiveDescriptor(206,6891
void macReleaseReceiveDescriptor(241,7895
bool macPollLinkStatus(258,8314

../ChibiOS/os/hal/src/pwm.c,372
void pwmInit(56,2228
void pwmObjectInit(68,2434
void pwmStart(89,2985
void pwmStop(111,3517
void pwmChangePeriod(139,4429
void pwmEnableChannel(163,5256
void pwmDisableChannel(192,6180
void pwmEnablePeriodicNotification(214,6758
void pwmDisablePeriodicNotification(237,7380
void pwmEnableChannelNotification(262,8146
void pwmDisableChannelNotification(290,9132

../ChibiOS/os/hal/src/i2c.c,269
void i2cInit(59,2333
void i2cObjectInit(71,2541
void i2cStart(93,3014
void i2cStop(113,3523
i2cflags_t i2cGetErrors(133,4028
msg_t i2cMasterTransmitTimeout(166,5358
msg_t i2cMasterReceiveTimeout(217,7238
void i2cAcquireBus(257,8492
void i2cReleaseBus(273,8857

../ChibiOS/os/hal/src/adc.c,318
void adcInit(56,2228
void adcObjectInit(68,2436
void adcStart(95,3128
void adcStop(115,3584
void adcStartConversion(143,4559
void adcStartConversionI(171,5675
void adcStopConversion(201,6699
void adcStopConversionI(227,7436
msg_t adcConvert(268,9050
void adcAcquireBus(295,9944
void adcReleaseBus(311,10316

../ChibiOS/os/hal/src/pal.c,88
ioportmask_t palReadBus(65,2752
void palWriteBus(90,3763
void palSetBusMode(113,4648

../ChibiOS/os/hal/src/serial_usb.c,713
static cdc_linecoding_t linecoding 44,1608
static size_t write(57,2052
static size_t read(67,2335
static msg_t put(77,2609
static msg_t get(86,2847
static msg_t putt(95,3071
static msg_t gett(104,3323
static size_t writet(113,3561
static size_t readt(122,3832
static const struct SerialUSBDriverVMT vmt 131,4095
static void ibnotify(141,4351
static void obnotify(168,5285
void sduInit(201,6485
void sduObjectInit(213,6813
void sduStart(234,7447
void sduStop(261,8218
void sduDisconnectI(293,9126
void sduConfigureHookI(308,9494
bool sduRequestsHook(339,10511
void sduSOFHookI(369,11396
void sduDataTransmitted(404,12495
void sduDataReceived(456,14165
void sduInterruptTransmitted(494,15430

../ChibiOS/os/hal/src/gpt.c,348
void gptInit(56,2228
void gptObjectInit(68,2436
void gptStart(82,2739
void gptStop(102,3215
void gptChangeInterval(125,3875
void gptStartContinuous(144,4315
void gptStartContinuousI(159,4644
void gptStartOneShot(178,5107
void gptStartOneShotI(193,5432
void gptStopTimer(212,5872
void gptStopTimerI(226,6096
void gptPolledDelay(250,6929

../ChibiOS/os/hal/src/wdg.c,91
void wdgInit(56,2228
void wdgStart(69,2485
void wdgStop(89,2963
void wdgReset(108,3355

../ChibiOS/os/hal/src/uart.c,521
void uartInit(56,2233
void uartObjectInit(68,2445
void uartStart(97,3231
void uartStop(118,3727
void uartStartSend(144,4492
void uartStartSendI(169,5369
size_t uartStopSend(192,6155
size_t uartStopSendI(225,6994
void uartStartReceive(250,7738
void uartStartReceiveI(275,8609
size_t uartStopReceive(298,9395
size_t uartStopReceiveI(331,10240
msg_t uartSendTimeout(364,11452
msg_t uartSendFullTimeout(407,12961
msg_t uartReceiveTimeout(452,14528
void uartAcquireBus(489,15656
void uartReleaseBus(505,16029

../ChibiOS/os/hal/src/hal_mmcsd.c,303
uint32_t _mmcsd_get_slice(61,2483
uint32_t _mmcsd_get_capacity(93,3440
uint32_t _mmcsd_get_capacity_ext(125,4370
void _mmcsd_unpack_sdc_cid(143,4854
void _mmcsd_unpack_mmc_cid(174,6356
void _mmcsd_unpack_csd_mmc(206,7937
void _mmcsd_unpack_csd_v10(254,11424
void _mmcsd_unpack_csd_v20(296,14278

../ChibiOS/os/hal/src/sdc.c,1332
  MMC_SWITCH_COMMAND_SET 39,1130
  MMC_SWITCH_SET_BITS 40,1161
  MMC_SWITCH_CLEAR_BITS 41,1192
  MMC_SWITCH_WRITE_BYTE 42,1223
} mmc_switch_t;43,1253
  SD_SWITCH_CHECK 49,1328
  SD_SWITCH_SET 50,1352
} sd_switch_t;51,1375
  SD_SWITCH_FUNCTION_SPEED 57,1453
  SD_SWITCH_FUNCTION_CMD_SYSTEM 58,1486
  SD_SWITCH_FUNCTION_DRIVER_STRENGTH 59,1524
  SD_SWITCH_FUNCTION_CURRENT_LIMIT 60,1567
} sd_switch_function_t;61,1607
static const struct SDCDriverVMT sdc_vmt 74,2170
static bool mode_detect(99,3102
static bool mmc_init(143,4325
static bool sdc_init(180,5156
static uint32_t mmc_cmd6_construct(228,6321
static uint32_t sdc_cmd6_construct(248,6957
static uint16_t sdc_cmd6_extract_info(270,7606
static bool sdc_cmd6_check_status(290,8192
static bool sdc_detect_bus_clk(318,8947
static bool mmc_detect_bus_clk(372,10574
static bool detect_bus_clk(406,11527
static bool sdc_set_bus_width(425,12032
static bool mmc_set_bus_width(463,13030
bool _sdc_wait_for_transfer_state(502,14116
void sdcInit(541,15284
void sdcObjectInit(553,15492
void sdcStart(572,16028
void sdcStop(592,16486
bool sdcConnect(618,17259
bool sdcDisconnect(757,20995
bool sdcRead(800,22178
bool sdcWrite(837,23253
sdcflags_t sdcGetAndClearErrors(867,24025
bool sdcSync(891,24590
bool sdcGetInfo(922,25287
bool sdcErase(949,25938

../ChibiOS/os/hal/src/i2s.c,159
void i2sInit(56,2228
void i2sObjectInit(68,2436
void i2sStart(82,2739
void i2sStop(102,3217
void i2sStartExchange(121,3615
void i2sStopExchange(140,4082

../ChibiOS/os/hal/src/icu.c,264
void icuInit(56,2228
void icuObjectInit(68,2436
void icuStart(82,2739
void icuStop(102,3217
void icuStartCapture(121,3613
bool icuWaitCapture(147,4503
void icuStopCapture(171,5091
void icuEnableNotifications(192,5671
void icuDisableNotifications(212,6222

../ChibiOS/os/hal/src/serial.c,490
static size_t write(50,1925
static size_t read(56,2098
static msg_t put(62,2262
static msg_t get(67,2383
static msg_t putt(72,2490
static msg_t gett(77,2625
static size_t writet(82,2746
static size_t readt(87,2908
static const struct SerialDriverVMT vmt 92,3062
void sdInit(108,3613
void sdObjectInit(128,4332
void sdStart(147,4989
void sdStop(168,5523
void sdIncomingDataI(199,6540
msg_t sdRequestDataI(225,7491
bool sdPutWouldBlock(252,8271
bool sdGetWouldBlock(277,8974

../ChibiOS/os/rt/ports/ARMCMx/chcore_v6m.c,89
void NMI_Handler(61,2651
void PendSV_Handler(86,3426
void _port_irq_epilogue(110,4204

../ChibiOS/os/rt/ports/ARMCMx/compilers/IAR/chtypes.h,827
#define _CHTYPES_H_29,928
#define FALSE 42,1159
#define TRUE 49,1300
typedef uint32_t            rtcnt_t;57,1402
typedef uint64_t            rttime_t;58,1482
typedef uint32_t            syssts_t;59,1562
typedef uint8_t             tmode_t;60,1642
typedef uint8_t             tstate_t;61,1722
typedef uint8_t             trefs_t;62,1802
typedef uint8_t             tslices_t;63,1882
typedef uint32_t            tprio_t;64,1962
typedef int32_t             msg_t;65,2042
typedef int32_t             eventid_t;66,2122
typedef uint32_t            eventmask_t;67,2202
typedef uint32_t            eventflags_t;68,2282
typedef int32_t             cnt_t;69,2362
typedef uint32_t            ucnt_t;70,2442
#define ROMCONST 77,2645
#define NOINLINE84,2855
#define PORT_THD_FUNCTION(89,2943
#define PACKED_VAR 94,3056

../ChibiOS/os/rt/ports/ARMCMx/compilers/GCC/chtypes.h,828
#define _CHTYPES_H_29,928
#define FALSE 42,1159
#define TRUE 49,1300
typedef uint32_t            rtcnt_t;57,1395
typedef uint64_t            rttime_t;58,1475
typedef uint32_t            syssts_t;59,1555
typedef uint8_t             tmode_t;60,1635
typedef uint8_t             tstate_t;61,1715
typedef uint8_t             trefs_t;62,1795
typedef uint8_t             tslices_t;63,1875
typedef uint32_t            tprio_t;64,1955
typedef int32_t             msg_t;65,2035
typedef int32_t             eventid_t;66,2115
typedef uint32_t            eventmask_t;67,2195
typedef uint32_t            eventflags_t;68,2275
typedef int32_t             cnt_t;69,2355
typedef uint32_t            ucnt_t;70,2435
#define ROMCONST 77,2638
#define NOINLINE 84,2848
#define PORT_THD_FUNCTION(89,2962
#define PACKED_VAR 94,3075

../ChibiOS/os/rt/ports/ARMCMx/compilers/RVCT/chtypes.h,827
#define _CHTYPES_H_29,930
#define FALSE 42,1161
#define TRUE 49,1302
typedef uint32_t            rtcnt_t;57,1404
typedef uint64_t            rttime_t;58,1484
typedef uint32_t            syssts_t;59,1564
typedef uint8_t             tmode_t;60,1644
typedef uint8_t             tstate_t;61,1724
typedef uint8_t             trefs_t;62,1804
typedef uint8_t             tslices_t;63,1884
typedef uint32_t            tprio_t;64,1964
typedef int32_t             msg_t;65,2044
typedef int32_t             eventid_t;66,2124
typedef uint32_t            eventmask_t;67,2204
typedef uint32_t            eventflags_t;68,2284
typedef int32_t             cnt_t;69,2364
typedef uint32_t            ucnt_t;70,2444
#define ROMCONST 77,2647
#define NOINLINE84,2857
#define PORT_THD_FUNCTION(89,2945
#define PACKED_VAR 94,3058

../ChibiOS/os/rt/ports/ARMCMx/chcore.h,668
#define _CHCORE_H_29,917
#define PORT_ARCHITECTURE_ARM42,1306
#define PORT_COMPILER_NAME 53,1640
#define PORT_COMPILER_NAME 56,1729
#define PORT_COMPILER_NAME 59,1803
#define PORT_USE_ALT_TIMER 83,2593
typedef void *regarm_t;regarm_t101,3315
typedef uint64_t stkalign_t;109,3637
struct port_extctx 121,4111
struct port_intctx 128,4281
struct context 137,4593
  struct port_intctx *r13;r13138,4611
#define CORTEX_PRIORITY_LEVELS 150,4973
#define CORTEX_MINIMUM_PRIORITY 157,5245
#define CORTEX_MAXIMUM_PRIORITY 163,5428
#define CORTEX_PRIO_MASK(168,5547
#define PORT_IRQ_IS_VALID_PRIORITY(174,5736
#define PORT_IRQ_IS_VALID_KERNEL_PRIORITY(180,5926

../ChibiOS/os/rt/ports/ARMCMx/chcore_timer.h,291
#define _CHCORE_TIMER_H_29,907
static inline void port_timer_start_alarm(71,2962
static inline void port_timer_stop_alarm(81,3119
static inline void port_timer_set_alarm(93,3321
static inline systime_t port_timer_get_time(105,3518
static inline systime_t port_timer_get_alarm(117,3734

../ChibiOS/os/rt/ports/ARMCMx/chcore_v6m.h,2129
#define _CHCORE_V6M_H_29,929
#define PORT_SUPPORTS_RT 38,1270
#define CORTEX_PRIORITY_PENDSV 46,1528
#define PORT_IDLE_THREAD_STACK_SIZE 62,2339
#define PORT_INT_REQUIRED_STACK 75,2895
#define CORTEX_ENABLE_WFI_IDLE 82,3074
#define CORTEX_ALTERNATE_SWITCH 91,3352
#define PORT_ARCHITECTURE_ARM_v6M107,3884
#define PORT_ARCHITECTURE_NAME 112,3982
#define PORT_CORE_VARIANT_NAME 117,4092
#define PORT_ARCHITECTURE_ARM_v6M120,4213
#define PORT_ARCHITECTURE_NAME 121,4248
#define PORT_CORE_VARIANT_NAME 122,4299
#define PORT_INFO 129,4484
#define PORT_INFO 131,4557
#define CORTEX_MAX_KERNEL_PRIORITY 139,4774
#define CORTEX_MAX_KERNEL_PRIORITY 141,4824
struct port_extctx 153,5324
  regarm_t      r0;154,5346
  regarm_t      r1;155,5367
  regarm_t      r2;156,5388
  regarm_t      r3;157,5409
  regarm_t      r12;158,5430
  regarm_t      lr_thd;159,5452
  regarm_t      pc;160,5477
  regarm_t      xpsr;161,5498
struct port_intctx 164,5527
  regarm_t      r8;165,5549
  regarm_t      r9;166,5570
  regarm_t      r10;167,5591
  regarm_t      r11;168,5613
  regarm_t      r4;169,5635
  regarm_t      r5;170,5656
  regarm_t      r6;171,5677
  regarm_t      r7;172,5698
  regarm_t      lr;173,5719
#define PORT_SETUP_CONTEXT(186,6226
#define PORT_WA_SIZE(199,6920
#define PORT_IRQ_PROLOGUE(209,7366
#define PORT_IRQ_PROLOGUE(212,7534
#define PORT_IRQ_PROLOGUE(215,7683
#define PORT_IRQ_EPILOGUE(224,7983
#define PORT_IRQ_HANDLER(231,8213
#define PORT_FAST_IRQ_HANDLER(238,8433
#define port_switch(251,9024
#define port_switch(253,9085
static inline void port_init(285,10393
static inline syssts_t port_get_irq_status(295,10626
static inline bool port_irq_enabled(309,11028
static inline bool port_is_isr_context(321,11347
static inline void port_lock(330,11564
static inline void port_unlock(339,11743
static inline void port_lock_from_isr(349,11998
static inline void port_unlock_from_isr(359,12258
static inline void port_disable(367,12391
static inline void port_suspend(375,12542
static inline void port_enable(383,12668
static inline void port_wait_for_interrupt(396,13123

../ChibiOS/os/rt/ports/ARMCMx/chcore_v7m.h,3582
#define _CHCORE_V7M_H_29,929
#define PORT_SUPPORTS_RT 38,1262
#define CORTEX_BASEPRI_DISABLED 43,1370
#define PORT_IDLE_THREAD_STACK_SIZE 59,2206
#define PORT_INT_REQUIRED_STACK 72,2786
#define CORTEX_ENABLE_WFI_IDLE 79,2965
#define CORTEX_USE_FPU 87,3183
#define CORTEX_SIMPLIFIED_PRIORITY 101,3764
#define CORTEX_PRIORITY_SVCALL 112,4136
#define CORTEX_VTOR_INIT 122,4543
#define CORTEX_PRIGROUP_INIT 131,4849
#define PORT_ARCHITECTURE_ARM_v7M146,5346
#define PORT_ARCHITECTURE_NAME 151,5444
#define PORT_CORE_VARIANT_NAME 156,5554
#define PORT_ARCHITECTURE_ARM_v7ME159,5636
#define PORT_ARCHITECTURE_NAME 160,5672
#define PORT_CORE_VARIANT_NAME 162,5744
#define PORT_CORE_VARIANT_NAME 164,5805
#define PORT_ARCHITECTURE_ARM_v7ME168,5895
#define PORT_ARCHITECTURE_NAME 169,5931
#define PORT_CORE_VARIANT_NAME 171,6003
#define PORT_CORE_VARIANT_NAME 173,6064
#define PORT_INFO 181,6259
#define PORT_INFO 183,6330
#define CORTEX_MAX_KERNEL_PRIORITY 191,6545
#define CORTEX_BASEPRI_KERNEL 196,6675
#define CORTEX_MAX_KERNEL_PRIORITY 200,6811
#define CORTEX_PRIORITY_PENDSV 209,7100
struct port_extctx 222,7707
  regarm_t      r0;223,7729
  regarm_t      r1;224,7750
  regarm_t      r2;225,7771
  regarm_t      r3;226,7792
  regarm_t      r12;227,7813
  regarm_t      lr_thd;228,7835
  regarm_t      pc;229,7860
  regarm_t      xpsr;230,7881
  regarm_t      s0;232,7924
  regarm_t      s1;233,7945
  regarm_t      s2;234,7966
  regarm_t      s3;235,7987
  regarm_t      s4;236,8008
  regarm_t      s5;237,8029
  regarm_t      s6;238,8050
  regarm_t      s7;239,8071
  regarm_t      s8;240,8092
  regarm_t      s9;241,8113
  regarm_t      s10;242,8134
  regarm_t      s11;243,8156
  regarm_t      s12;244,8178
  regarm_t      s13;245,8200
  regarm_t      s14;246,8222
  regarm_t      s15;247,8244
  regarm_t      fpscr;248,8266
  regarm_t      reserved;249,8290
struct port_intctx 253,8352
  regarm_t      s16;255,8394
  regarm_t      s17;256,8416
  regarm_t      s18;257,8438
  regarm_t      s19;258,8460
  regarm_t      s20;259,8482
  regarm_t      s21;260,8504
  regarm_t      s22;261,8526
  regarm_t      s23;262,8548
  regarm_t      s24;263,8570
  regarm_t      s25;264,8592
  regarm_t      s26;265,8614
  regarm_t      s27;266,8636
  regarm_t      s28;267,8658
  regarm_t      s29;268,8680
  regarm_t      s30;269,8702
  regarm_t      s31;270,8724
  regarm_t      r4;272,8775
  regarm_t      r5;273,8796
  regarm_t      r6;274,8817
  regarm_t      r7;275,8838
  regarm_t      r8;276,8859
  regarm_t      r9;277,8880
  regarm_t      r10;278,8901
  regarm_t      r11;279,8923
  regarm_t      lr;280,8945
#define PORT_SETUP_CONTEXT(293,9452
#define PORT_WA_SIZE(306,10146
#define PORT_IRQ_PROLOGUE(315,10545
#define PORT_IRQ_EPILOGUE(322,10734
#define PORT_IRQ_HANDLER(329,10955
#define PORT_FAST_IRQ_HANDLER(336,11175
#define port_switch(349,11766
#define port_switch(351,11827
static inline void port_init(383,13128
static inline syssts_t port_get_irq_status(410,13955
static inline bool port_irq_enabled(430,14546
static inline bool port_is_isr_context(446,15039
static inline void port_lock(456,15281
static inline void port_unlock(480,15806
static inline void port_lock_from_isr(495,16251
static inline void port_unlock_from_isr(506,16537
static inline void port_disable(516,16788
static inline void port_suspend(526,17084
static inline void port_enable(540,17421
static inline void port_wait_for_interrupt(556,17994
static inline rtcnt_t port_rt_get_counter_value(568,18240

../ChibiOS/os/rt/ports/ARMCMx/chcore_v7m.c,89
void SVC_Handler(62,2723
void PendSV_Handler(94,3735
void _port_irq_epilogue(122,4629

../ChibiOS/os/rt/ports/ARMCMx/cmsis_os/cmsis_os.c,1185
int32_t cmsis_os_started;42,1486
static memory_pool_t sempool;52,2005
static semaphore_t semaphores[semaphores53,2036
static memory_pool_t timpool;55,2096
static struct os_timer_cb timers[timers56,2127
static void timer_cb(65,2486
osStatus osKernelInitialize(84,3112
osStatus osKernelStart(103,3551
osThreadId osThreadCreate(115,3709
osStatus osThreadTerminate(132,4406
osStatus osThreadSetPriority(149,4844
osTimerId osTimerCreate(210,6581
osStatus osTimerStart(225,6954
osStatus osTimerStop(239,7271
osStatus osTimerDelete(249,7408
int32_t osSignalSet(260,7588
int32_t osSignalClear(274,7925
osEvent osSignalWait(290,8221
osSemaphoreId osSemaphoreCreate(315,8976
int32_t osSemaphoreWait(328,9274
osStatus osSemaphoreRelease(345,9741
osStatus osSemaphoreDelete(359,10098
osMutexId osMutexCreate(372,10397
osStatus osMutexWait(384,10624
osStatus osMutexRelease(401,11080
osStatus osMutexDelete(415,11425
osPoolId osPoolCreate(428,11758
void *osPoolAlloc(osPoolAlloc439,12050
void *osPoolCAlloc(osPoolCAlloc452,12313
osStatus osPoolFree(463,12533
osMessageQId osMessageCreate(477,12913
osStatus osMessagePut(496,13385
osEvent osMessageGet(523,14142

../ChibiOS/os/rt/ports/ARMCMx/cmsis_os/cmsis_os.h,4979
#define _CMSIS_OS_H_32,989
#define osCMSIS 43,1313
#define osKernelSystemId 48,1399
#define osCMSIS_KERNEL 53,1514
#define osFeature_MainThread 61,1780
#define osFeature_Pool 62,1826
#define osFeature_MailQ 63,1865
#define osFeature_MessageQ 64,1904
#define osFeature_Signals 65,1943
#define osFeature_Semaphore 66,1983
#define osFeature_Wait 67,2038
#define osFeature_SysTick 68,2077
#define osWaitForever 74,2194
#define osKernelSysTickFrequency 79,2293
#define CMSIS_CFG_DEFAULT_STACK 89,2707
#define CMSIS_CFG_NUM_SEMAPHORES 96,2872
#define CMSIS_CFG_NUM_TIMERS 103,3019
  osPriorityIdle 138,4062
  osPriorityLow 139,4097
  osPriorityBelowNormal 140,4132
  osPriorityNormal 141,4167
  osPriorityAboveNormal 142,4201
  osPriorityHigh 143,4236
  osPriorityRealtime 144,4271
  osPriorityError 145,4306
  osPriorityError           = 0x84x84145,4306
} osPriority;146,4342
  osOK 152,4419
  osEventSignal 153,4453
  osEventSignal             = 0x08,x08153,4453
  osEventMessage 154,4490
  osEventMessage            = 0x10,x10154,4490
  osEventMail 155,4527
  osEventMail               = 0x20,x20155,4527
  osEventTimeout 156,4564
  osEventTimeout            = 0x40,x40156,4564
  osErrorParameter 157,4601
  osErrorParameter          = 0x80,x80157,4601
  osErrorResource 158,4638
  osErrorResource           = 0x81,x81158,4638
  osErrorTimeoutResource 159,4675
  osErrorTimeoutResource    = 0xC1,xC1159,4675
  osErrorISR 160,4712
  osErrorISR                = 0x82,x82160,4712
  osErrorISRRecursive 161,4749
  osErrorISRRecursive       = 0x83,x83161,4749
  osErrorPriority 162,4786
  osErrorPriority           = 0x84,x84162,4786
  osErrorNoMemory 163,4823
  osErrorNoMemory           = 0x85,x85163,4823
  osErrorValue 164,4860
  osErrorValue              = 0x86,x86164,4860
  osErrorOS 165,4897
  osErrorOS                 = 0xFF,xFF165,4897
  os_status_reserved 166,4934
  os_status_reserved        = 0x7FFFFFFFx7FFFFFFF166,4934
} osStatus;167,4976
  osTimerOnce 173,5052
  osTimerPeriodic 174,5086
} os_timer_type;175,5119
typedef void (*os_pthread)os_pthread180,5188
typedef void (*os_ptimer)os_ptimer185,5289
typedef thread_t *osThreadId;osThreadId190,5406
typedef struct os_timer_cb 195,5502
  virtual_timer_t           vt;196,5532
  os_timer_type             type;197,5565
  os_ptimer                 ptimer;198,5600
  void                      *argument;argument199,5637
  uint32_t                  millisec;200,5677
} *osTimerId;osTimerId201,5716
typedef binary_semaphore_t *osMutexId;osMutexId206,5796
typedef semaphore_t *osSemaphoreId;osSemaphoreId211,5905
typedef memory_pool_t *osPoolId;osPoolId216,6013
typedef struct mailbox *osMessageQId;osMessageQId221,6120
  osStatus                  status;227,6220
    uint32_t                v;229,6268
    void                    *p;p230,6300
    int32_t                 signals;231,6333
  } value;232,6371
    osMessageQId            message_id;235,6436
  } def;236,6477
} osEvent;237,6487
typedef struct os_thread_def 242,6559
  os_pthread                pthread;243,6591
  osPriority                tpriority;244,6629
  uint32_t                  stacksize;245,6669
} osThreadDef_t;246,6709
typedef struct os_timer_def 251,6786
  os_ptimer                 ptimer;252,6817
} osTimerDef_t;253,6854
typedef struct os_mutex_def 258,6930
  uint32_t                  dummy;259,6961
} osMutexDef_t;260,6997
typedef struct os_semaphore_def 265,7077
  uint32_t                  dummy;266,7112
} osSemaphoreDef_t;267,7148
typedef struct os_pool_def 272,7234
  uint32_t                  pool_sz;273,7264
  uint32_t                  item_sz;274,7302
  memory_pool_t             *pool;pool275,7340
  void                      *items;items276,7376
} osPoolDef_t;277,7413
typedef struct os_messageQ_def 282,7496
  uint32_t                  queue_sz;283,7530
  uint32_t                  item_sz;284,7569
  mailbox_t                 *mailbox;mailbox285,7607
  void                      *items;items286,7646
} osMessageQDef_t;287,7683
#define osKernelSysTickMicroSec(296,8039
#define osThreadDef(304,8335
#define osThreadDef(307,8472
#define osThread(318,8931
#define osTimerDef(324,9058
#define osTimerDef(327,9193
#define osTimer(336,9493
#define osMutexDef(342,9610
#define osMutexDef(344,9689
#define osMutex(350,9821
#define osSemaphoreDef(356,9942
#define osSemaphoreDef(359,10133
#define osSemaphore(366,10332
#define osPoolDef(372,10463
#define osPoolDef(375,10596
#define osPool(389,11297
#define osMessageQDef(395,11420
#define osMessageQDef(398,11561
#define osMessageQ(412,12264
static inline int32_t osKernelRunning(469,14848
static inline uint32_t osKernelSysTick(477,14979
static inline osThreadId osThreadGetId(485,15127
static inline osStatus osThreadYield(493,15269
static inline osPriority osThreadGetPriority(503,15410
static inline osStatus osDelay(511,15569

../ChibiOS/os/rt/src/chregistry.c,170
#define _offsetof(67,3082
ROMCONST chdebug_t ch_debug 80,3721
thread_t *chRegFirstThread(chRegFirstThread131,5288
thread_t *chRegNextThread(chRegNextThread155,5876

../ChibiOS/os/rt/src/chmempools.c,196
void chPoolObjectInit(75,3274
void chPoolLoadArray(97,4015
void *chPoolAllocI(chPoolAllocI120,4627
void *chPoolAlloc(chPoolAlloc149,5354
void chPoolFreeI(171,5951
void chPoolFree(193,6621

../ChibiOS/os/rt/src/chtm.c,227
static inline void tm_stop(53,2229
void _tm_init(77,2928
void chTMObjectInit(97,3437
NOINLINE void chTMStartMeasurementX(114,3860
NOINLINE void chTMStopMeasurementX(127,4178
NOINLINE void chTMChainMeasurementToX(144,4663

../ChibiOS/os/rt/src/chstats.c,265
void _stats_init(62,2526
void _stats_increase_irq(73,2784
void _stats_ctxswc(84,3032
void _stats_start_measure_crit_thd(93,3253
void _stats_stop_measure_crit_thd(101,3431
void _stats_start_measure_crit_isr(109,3606
void _stats_stop_measure_crit_isr(117,3782

../ChibiOS/os/rt/src/chmboxes.c,334
void chMBObjectInit(86,3915
void chMBReset(107,4504
void chMBResetI(124,4888
msg_t chMBPost(154,6048
msg_t chMBPostS(183,7112
msg_t chMBPostI(216,8096
msg_t chMBPostAhead(254,9386
msg_t chMBPostAheadS(283,10475
msg_t chMBPostAheadI(316,11482
msg_t chMBFetch(353,12771
msg_t chMBFetchS(382,13849
msg_t chMBFetchI(415,14879

../ChibiOS/os/rt/src/chsys.c,304
static void _idle_thread(65,2633
void chSysInit(93,3553
void chSysHalt(166,5743
bool chSysIntegrityCheckI(206,7184
void chSysTimerHandlerI(307,9660
syssts_t chSysGetStatusAndLockX(340,10633
void chSysRestoreStatusX(363,11192
bool chSysIsCounterWithinX(395,12329
void chSysPolledDelayX(411,12768

../ChibiOS/os/rt/src/chvt.c,76
void _vt_init(61,2531
void chVTDoSetI(95,3968
void chVTDoResetI(177,6524

../ChibiOS/os/rt/src/chdebug.c,440
void _dbg_check_disable(114,4761
void _dbg_check_suspend(126,4975
void _dbg_check_enable(138,5188
void _dbg_check_lock(150,5398
void _dbg_check_unlock(163,5630
void _dbg_check_lock_from_isr(176,5869
void _dbg_check_unlock_from_isr(189,6117
void _dbg_check_enter_isr(202,6364
void _dbg_check_leave_isr(217,6655
void chDbgCheckClassI(235,7122
void chDbgCheckClassS(250,7512
void _dbg_trace_init(264,7864
void _dbg_trace(277,8193

../ChibiOS/os/rt/src/chcond.c,275
void chCondObjectInit(75,3244
void chCondSignal(89,3536
void chCondSignalI(111,4218
void chCondBroadcast(130,4659
void chCondBroadcastI(149,5261
msg_t chCondWait(179,6545
msg_t chCondWaitS(205,7509
msg_t chCondWaitTimeout(258,9654
msg_t chCondWaitTimeoutS(296,11336

../ChibiOS/os/rt/src/chmemcore.c,221
static uint8_t *nextmem;nextmem62,2697
static uint8_t *endmem;endmem63,2723
void _core_init(78,3320
void *chCoreAlloc(chCoreAlloc109,4356
void *chCoreAllocI(chCoreAllocI131,4927
size_t chCoreGetStatusX(155,5360

../ChibiOS/os/rt/src/chdynamic.c,202
thread_t *chThdAddRef(chThdAddRef68,2852
void chThdRelease(91,3521
thread_t *chThdCreateFromHeap(chThdCreateFromHeap152,5695
thread_t *chThdCreateFromMemoryPool(chThdCreateFromMemoryPool204,7568

../ChibiOS/os/rt/src/chsem.c,383
#define sem_insert(79,3776
#define sem_insert(81,3837
void chSemObjectInit(97,4415
void chSemReset(120,5241
void chSemResetI(147,6330
msg_t chSemWait(175,7300
msg_t chSemWaitS(197,7927
msg_t chSemWaitTimeout(235,9343
msg_t chSemWaitTimeoutS(264,10451
void chSemSignal(294,11181
void chSemSignalI(319,12005
void chSemAddCounterI(349,13102
msg_t chSemSignalWait(378,14180

../ChibiOS/os/rt/src/chmsg.c,149
#define msg_insert(67,3173
#define msg_insert(69,3234
msg_t chMsgSend(87,3899
thread_t *chMsgWait(chMsgWait119,4900
void chMsgRelease(143,5472

../ChibiOS/os/rt/src/chthreads.c,757
thread_t *_thread_init(_thread_init91,4416
void _thread_memfill(145,5748
thread_t *chThdCreateI(chThdCreateI177,7133
thread_t *chThdCreateStatic(chThdCreateStatic208,8298
thread_t *chThdStart(chThdStart238,9172
tprio_t chThdSetPriority(259,9745
void chThdTerminate(293,10601
void chThdSleep(312,11141
void chThdSleepUntil(332,11739
systime_t chThdSleepUntilWindowed(356,12470
void chThdYield(376,12901
void chThdExit(397,13554
void chThdExitS(418,14235
msg_t chThdWait(475,16762
msg_t chThdSuspendS(511,17657
msg_t chThdSuspendTimeoutS(542,18733
void chThdResumeI(567,19370
void chThdResumeS(591,19968
void chThdResume(614,20535
msg_t chThdEnqueueTimeoutS(644,21781
void chThdDequeueNextI(664,22247
void chThdDequeueAllI(679,22595

../ChibiOS/os/rt/src/chevents.c,642
void chEvtRegisterMaskWithFlags(103,4949
void chEvtUnregister(133,6007
eventmask_t chEvtGetAndClearEvents(162,6784
eventmask_t chEvtAddEvents(182,7262
void chEvtBroadcastFlagsI(209,8257
eventflags_t chEvtGetAndClearFlags(241,9294
void chEvtSignal(260,9707
void chEvtSignalI(282,10375
void chEvtBroadcastFlags(311,11392
eventflags_t chEvtGetAndClearFlagsI(330,11945
void chEvtDispatch(348,12424
eventmask_t chEvtWaitOne(383,13777
eventmask_t chEvtWaitAny(413,14600
eventmask_t chEvtWaitAll(441,15367
eventmask_t chEvtWaitOneTimeout(479,16908
eventmask_t chEvtWaitAnyTimeout(522,18282
eventmask_t chEvtWaitAllTimeout(563,19600

../ChibiOS/os/rt/src/chheap.c,319
#define H_LOCK(48,1786
#define H_UNLOCK(49,1834
#define H_LOCK(51,1891
#define H_UNLOCK(52,1946
#define LIMIT(55,2006
static memory_heap_t default_heap;76,3128
void _heap_init(91,3725
void chHeapObjectInit(114,4409
void *chHeapAlloc(chHeapAlloc147,5625
void chHeapFree(213,7385
size_t chHeapStatus(267,9028

../ChibiOS/os/rt/src/chmtx.c,228
void chMtxObjectInit(103,4758
void chMtxLock(123,5187
void chMtxLockS(139,5510
bool chMtxTryLock(255,9751
bool chMtxTryLockS(282,10604
void chMtxUnlock(323,11641
void chMtxUnlockS(410,14609
void chMtxUnlockAll(485,17124

../ChibiOS/os/rt/src/chschd.c,702
ch_system_t ch;42,1489
void _scheduler_init(65,2553
void queue_prio_insert(86,3193
void queue_insert(106,3707
thread_t *queue_fifo_remove(queue_fifo_remove124,4224
thread_t *queue_lifo_remove(queue_lifo_remove143,4734
thread_t *queue_dequeue(queue_dequeue162,5275
void list_insert(178,5630
thread_t *list_remove(list_remove193,6031
thread_t *chSchReadyI(chSchReadyI218,6902
void chSchGoSleepS(250,7706
static void wakeup(275,8323
msg_t chSchGoSleepTimeoutS(330,10239
void chSchWakeupS(367,11317
void chSchRescheduleS(406,12547
bool chSchIsPreemptionRequired(428,13206
void chSchDoRescheduleBehind(455,14261
void chSchDoRescheduleAhead(483,15107
void chSchDoReschedule(520,16184

../ChibiOS/os/rt/src/chqueues.c,294
void chIQObjectInit(87,4084
void chIQResetI(111,4838
msg_t chIQPutI(134,5545
msg_t chIQGetTimeout(173,6810
size_t chIQReadTimeout(223,8522
void chOQObjectInit(275,9963
void chOQResetI(299,10724
msg_t chOQPutTimeout(331,11952
msg_t chOQGetI(366,12749
size_t chOQWriteTimeout(410,14246

../ChibiOS/os/various/fatfs_bindings/fatfs_syscall.c,215
static semaphore_t ff_sem[ff_sem29,1245
int ff_cre_syncobj(34,1519
int ff_del_syncobj(44,1878
int ff_req_grant(53,2195
void ff_rel_grant(62,2558
void *ff_memalloc(ff_memalloc72,2947
void ff_memfree(80,3255

../ChibiOS/os/various/fatfs_bindings/fatfs_diskio.c,217
#define MMC 31,991
#define SDC 32,1010
DSTATUS disk_initialize 39,1191
DSTATUS disk_status 74,2058
DRESULT disk_read 109,2911
DRESULT disk_write 150,4013
DRESULT disk_ioctl 194,5227
DWORD get_fattime(245,6494

../ChibiOS/os/various/shell.h,402
#define _SHELL_H_26,764
#define SHELL_MAX_LINE_LENGTH 32,902
#define SHELL_MAX_ARGUMENTS 39,1071
typedef void (*shellcmd_t)shellcmd_t45,1174
  const char            *sc_name;sc_name51,1324
  shellcmd_t            sc_function;52,1404
} ShellCommand;53,1484
  BaseSequentialStream  *sc_channel;sc_channel59,1567
  const ShellCommand    *sc_commands;sc_commands61,1727
} ShellConfig;63,1885

../ChibiOS/os/various/devices_lib/accel/lis302dl.h,918
#define _LIS302DL_H_26,799
#define LIS302DL_WHO_AM_I 36,1122
#define LIS302DL_CTRL_REG1 37,1168
#define LIS302DL_CTRL_REG2 38,1214
#define LIS302DL_CTRL_REG3 39,1260
#define LIS302DL_HP_FILTER_RESET 40,1306
#define LIS302DL_STATUS_REG 41,1352
#define LIS302DL_OUTX 42,1398
#define LIS302DL_OUTY 43,1444
#define LIS302DL_OUTZ 44,1490
#define LIS302DL_FF_WU_CFG1 45,1536
#define LIS302DL_FF_WU_SRC1 46,1582
#define LIS302DL_FF_WU_THS1 47,1628
#define LIS302DL_FF_WU_DURATION1 48,1674
#define LIS302DL_FF_WU_CFG2 49,1720
#define LIS302DL_FF_WU_SRC2 50,1766
#define LIS302DL_FF_WU_THS2 51,1812
#define LIS302DL_FF_WU_DURATION2 52,1858
#define LIS302DL_CLICK_CFG 53,1904
#define LIS302DL_CLICK_SRC 54,1950
#define LIS302DL_CLICK_THSY_X 55,1996
#define LIS302DL_CLICK_THSZ 56,2042
#define LIS302DL_CLICK_TIMELIMIT 57,2088
#define LIS302DL_CLICK_LATENCY 58,2134
#define LIS302DL_CLICK_WINDOW 59,2180

../ChibiOS/os/various/devices_lib/accel/lis302dl.c,146
static uint8_t txbuf[txbuf40,1553
static uint8_t rxbuf[rxbuf41,1579
uint8_t lis302dlReadRegister(59,2364
void lis302dlWriteRegister(77,2859

../ChibiOS/os/various/devices_lib/lcd/lcd3310.c,282
const uint8_t  Fonts8x5 41,1568
void lcd3310Init(155,6917
void lcd3310WriteByte(184,8153
void lcd3310Clear(205,8624
void lcd3310SetPosXY(225,9146
void lcd3310WriteChar(242,9639
void lcd3310Contrast 259,10033
void lcd3310WriteText(274,10589
void lcd3310RotateText(290,10955

../ChibiOS/os/various/devices_lib/lcd/lcd3310.h,232
#define _LCD3310_H_26,795
#define LCD3310_X_RES 32,1063
#define LCD3310_Y_RES 33,1106
#define LCD3310_FONT_X_SIZE 35,1151
#define LCD3310_FONT_Y_SIZE 36,1194
#define LCD3310_SEND_CMD 38,1239
#define LCD3310_SEND_DATA 39,1282

../ChibiOS/os/various/evtimer.h,212
#define _EVTIMER_H_26,795
  virtual_timer_t       et_vt;55,1995
  event_source_t        et_es;56,2027
  systime_t             et_interval;57,2059
} event_timer_t;58,2097
static inline void vevtStop(87,3226

../ChibiOS/os/various/shell.c,500
event_source_t shell_terminated;35,901
static char *_strtok(_strtok37,937
static void usage(54,1269
static void list_commands(59,1371
static void cmd_info(67,1551
static void cmd_systime(99,2411
static ShellCommand local_commands[local_commands112,2695
static bool cmdexec(118,2811
static THD_FUNCTION(136,3252
void shellInit(197,4873
void shellExit(211,5132
thread_t *shellCreate(shellCreate233,5897
thread_t *shellCreateStatic(shellCreateStatic250,6463
bool shellGetLine(268,7076

../ChibiOS/os/various/lwip_bindings/lwipthread.c,338
#define PERIODIC_TIMER_ID 79,2905
#define FRAME_RECEIVED_ID 80,2940
thread_reference_t lwip_trp 85,3037
static void low_level_init(95,3222
static err_t low_level_output(112,3698
static struct pbuf *low_level_input(low_level_input141,4424
static err_t ethernetif_init(187,5543
static THD_FUNCTION(222,6638
void lwipInit(326,9879

../ChibiOS/os/various/lwip_bindings/arch/cc.h,473
#define __CC_H__52,2450
typedef uint8_t         u8_t;56,2490
typedef int8_t          s8_t;57,2521
typedef uint16_t        u16_t;58,2552
typedef int16_t         s16_t;59,2584
typedef uint32_t        u32_t;60,2616
typedef int32_t         s32_t;61,2648
typedef uint32_t        mem_ptr_t;62,2680
#define PACK_STRUCT_STRUCT 64,2718
#define LWIP_PLATFORM_DIAG(66,2772
#define LWIP_PLATFORM_ASSERT(67,2803
#define BYTE_ORDER 71,2961
#define LWIP_PROVIDE_ERRNO72,2995

../ChibiOS/os/various/lwip_bindings/arch/perf.h,81
#define __PERF_H__52,2452
#define PERF_START54,2474
#define PERF_STOP(55,2494

../ChibiOS/os/various/lwip_bindings/arch/sys_arch.c,628
void sys_init(63,2672
err_t sys_sem_new(67,2702
void sys_sem_free(81,2990
void sys_sem_signal(88,3107
void sys_sem_signal_S(95,3261
u32_t sys_arch_sem_wait(101,3353
int sys_sem_valid(116,3727
void sys_sem_set_invalid(122,3926
err_t sys_mbox_new(126,3999
void sys_mbox_free(140,4357
void sys_mbox_post(159,4853
err_t sys_mbox_trypost(164,4958
u32_t sys_arch_mbox_fetch(173,5161
u32_t sys_arch_mbox_tryfetch(188,5559
int sys_mbox_valid(195,5739
void sys_mbox_set_invalid(201,5939
sys_thread_t sys_thread_new(205,6017
sys_prot_t sys_arch_protect(236,6875
void sys_arch_unprotect(241,6955
u32_t sys_now(246,7048

../ChibiOS/os/various/lwip_bindings/arch/sys_arch.h,337
#define __SYS_ARCH_H__54,2476
typedef semaphore_t *   sys_sem_t;56,2502
typedef mailbox_t *     sys_mbox_t;57,2538
typedef thread_t *      sys_thread_t;58,2575
typedef syssts_t        sys_prot_t;59,2614
#define SYS_MBOX_NULL 61,2653
#define SYS_THREAD_NULL 62,2693
#define SYS_SEM_NULL 63,2732
#define LWIP_COMPAT_MUTEX 66,2827

../ChibiOS/os/various/lwip_bindings/lwipthread.h,785
#define _LWIPTHREAD_H_25,789
#define LWIP_THREAD_PRIORITY 33,915
#define LWIP_THREAD_STACK_SIZE 40,1086
#define LWIP_LINK_POLL_INTERVAL 47,1251
#define LWIP_IPADDR(54,1400
#define LWIP_GATEWAY(61,1571
#define LWIP_NETMASK(68,1741
#define LWIP_SEND_TIMEOUT 75,1928
#define LWIP_LINK_SPEED 82,2076
#define LWIP_ETHADDR_0 89,2238
#define LWIP_ETHADDR_1 96,2395
#define LWIP_ETHADDR_2 103,2552
#define LWIP_ETHADDR_3 110,2709
#define LWIP_ETHADDR_4 117,2866
#define LWIP_ETHADDR_5 124,3023
#define LWIP_IFNAME0 131,3181
#define LWIP_IFNAME1 138,3337
typedef struct lwipthread_opts 144,3444
  uint8_t       *macaddress;macaddress145,3478
  uint32_t      address;146,3508
  uint32_t      netmask;147,3534
  uint32_t      gateway;148,3560
} lwipthread_opts_t;149,3586

../ChibiOS/os/various/evtimer.c,78
static void tmrcb(48,2023
void evtObjectInit(67,2667
void evtStart(80,3027

../ChibiOS/os/various/syscalls.c,162
int _read_r(70,3106
int _lseek_r(91,3541
int _write_r(103,3760
int _close_r(120,4122
caddr_t _sbrk_r(130,4295
int _fstat_r(152,4708
int _isatty_r(164,4956

../ChibiOS/test/rt/test.c,1062
static ROMCONST struct testcase * ROMCONST *patterns[patterns45,1112
bool test_global_fail;61,1373
static bool local_fail;62,1397
static unsigned failpoint;63,1422
static char tokens_buffer[tokens_buffer64,1450
static char *tokp;tokp65,1490
union test_buffers test;71,1625
thread_t *threads[threads76,1699
void * ROMCONST wa[wa81,1778
static BaseSequentialStream *chp;chp87,1922
void test_printn(94,2070
void test_print(113,2429
void test_println(124,2611
static void clear_tokens(133,2760
static void print_tokens(138,2826
void test_emit_token(150,3067
bool _test_fail(160,3189
bool _test_assert(168,3319
bool _test_assert_sequence(175,3446
bool _test_assert_time_window(187,3718
void test_terminate_threads(199,3986
void test_wait_threads(210,4214
void test_cpu_pulse(227,4591
systime_t test_wait_tick(248,5106
bool test_timer_done;261,5304
static virtual_timer_t vt;263,5329
static void tmr(264,5357
void test_start_timer(275,5527
static void execute_test(285,5708
static void print_line(303,6053
void TestThread(316,6369

../ChibiOS/test/rt/testevt.h,27
#define _TESTEVT_H_18,662

../ChibiOS/test/rt/testdyn.h,27
#define _TESTDYN_H_18,662

../ChibiOS/test/rt/testevt.c,616
#define ALLOWED_DELAY 52,1505
static void evt1_setup(75,2340
static void h1(80,2418
static void h2(81,2481
static void h3(82,2544
static ROMCONST evhandler_t evhndl[evhndl83,2607
static void evt1_execute(85,2663
ROMCONST struct testcase testevt1 107,3259
static void evt2_setup(128,3829
static THD_FUNCTION(133,3907
static THD_FUNCTION(139,4014
static void evt2_execute(147,4149
ROMCONST struct testcase testevt2 224,6745
static void evt3_setup(247,7397
static void evt3_execute(252,7475
ROMCONST struct testcase testevt3 272,8157
ROMCONST struct testcase * ROMCONST patternevt[patternevt286,8390

../ChibiOS/test/rt/testpools.c,238
static void *null_provider(null_provider60,1763
static void pools1_setup(66,1844
static void pools1_execute(71,1961
ROMCONST struct testcase testpools1 100,2875
ROMCONST struct testcase * ROMCONST patternpools[patternpools112,3083

../ChibiOS/test/rt/testmsg.c,174
static THD_FUNCTION(59,1698
static void msg1_execute(66,1805
ROMCONST struct testcase testmsg1 90,2384
ROMCONST struct testcase * ROMCONST patternmsg[patternmsg102,2571

../ChibiOS/test/rt/testmbox.h,28
#define _TESTMBOX_H_18,663

../ChibiOS/test/rt/testsys.c,330
static void vtcb(53,1373
static void sys1_execute(69,1655
ROMCONST struct testcase testsys1 101,2371
static void sys2_execute(115,2620
ROMCONST struct testcase testsys2 123,2736
static void sys3_execute(138,3045
ROMCONST struct testcase testsys3 162,3727
ROMCONST struct testcase * ROMCONST patternsys[patternsys172,3881

../ChibiOS/test/rt/testthd.h,27
#define _TESTRDY_H_18,662

../ChibiOS/test/rt/testmbox.c,239
#define ALLOWED_DELAY 52,1572
#define MB_SIZE 53,1604
static void mbox1_setup(71,2180
static void mbox1_execute(76,2275
ROMCONST struct testcase testmbox1 222,7406
ROMCONST struct testcase * ROMCONST patternmbox[patternmbox234,7621

../ChibiOS/test/rt/testsem.c,631
#define ALLOWED_DELAY 52,1509
static void sem1_setup(72,2113
static THD_FUNCTION(77,2182
static void sem1_execute(83,2277
ROMCONST struct testcase testsem1 110,3295
static void sem2_setup(128,3800
static THD_FUNCTION(133,3869
static void sem2_execute(143,4062
ROMCONST struct testcase testsem2 183,5415
static void sem3_setup(202,6026
static THD_FUNCTION(207,6095
static void sem3_execute(214,6193
ROMCONST struct testcase testsem3 226,6638
static THD_FUNCTION(241,7026
static void sem4_execute(246,7110
ROMCONST struct testcase testsem4 276,8287
ROMCONST struct testcase * ROMCONST patternsem[patternsem287,8494

../ChibiOS/test/rt/test.h,881
#define _TEST_H_26,758
#define DELAY_BETWEEN_TESTS 32,895
#define TEST_NO_BENCHMARKS 39,1068
#define MAX_THREADS 42,1117
#define MAX_TOKENS 43,1152
#define THREADS_STACK_SIZE 46,1259
#define THREADS_STACK_SIZE 48,1332
#define THREADS_STACK_SIZE 50,1408
#define THREADS_STACK_SIZE 52,1452
#define WA_SIZE 54,1497
struct testcase 59,1617
  const char *name;name60,1636
  void (*setup)setup61,1716
  void (*teardown)teardown62,1796
  void (*execute)execute63,1876
union test_buffers 67,1983
    THD_WORKING_AREA(69,2017
    THD_WORKING_AREA(70,2064
    THD_WORKING_AREA(71,2111
    THD_WORKING_AREA(72,2158
    THD_WORKING_AREA(73,2205
  } wa;74,2252
  uint8_t buffer[buffer75,2261
#define test_fail(110,3159
#define test_assert(122,3618
#define test_assert_lock(134,4087
#define test_assert_sequence(149,4820
#define test_assert_time_window(161,5299

../ChibiOS/test/rt/testpools.h,29
#define _TESTPOOLS_H_18,664

../ChibiOS/test/rt/testthd.c,410
static THD_FUNCTION(60,1896
static void thd1_execute(65,1969
ROMCONST struct testcase testthd1 76,2506
static void thd2_execute(93,2952
ROMCONST struct testcase testthd2 108,3616
static void thd3_execute(125,4115
ROMCONST struct testcase testthd3 173,5808
static void thd4_execute(188,6130
ROMCONST struct testcase testthd4 222,7169
ROMCONST struct testcase * ROMCONST patternthd[patternthd232,7320

../ChibiOS/test/rt/testqueues.c,435
#define TEST_QUEUES_SIZE 55,1791
static void notify(57,1821
static void queues1_setup(78,2495
static THD_FUNCTION(83,2600
static void queues1_execute(89,2690
ROMCONST struct testcase testqueues1 148,4625
static void queues2_setup(164,5034
static THD_FUNCTION(169,5139
static void queues2_execute(175,5232
ROMCONST struct testcase testqueues2 225,6927
ROMCONST struct testcase * ROMCONST patternqueues[patternqueues236,7130

../ChibiOS/test/rt/testmsg.h,27
#define _TESTMSG_H_18,662

../ChibiOS/test/rt/testmtx.h,27
#define _TESTMTX_H_18,662

../ChibiOS/test/rt/testheap.h,28
#define _TESTHEAP_H_18,663

../ChibiOS/test/rt/testmtx.c,1431
#define ALLOWED_DELAY 61,1850
static void mtx1_setup(84,2519
static THD_FUNCTION(89,2583
static void mtx1_execute(96,2697
ROMCONST struct testcase testmtx1 111,3350
static void mtx2_setup(150,4810
static THD_FUNCTION(156,4901
static THD_FUNCTION(167,5097
static THD_FUNCTION(176,5259
static void mtx2_execute(186,5433
ROMCONST struct testcase testmtx2 199,5950
static void mtx3_setup(237,7508
static THD_FUNCTION(244,7655
static THD_FUNCTION(254,7826
static THD_FUNCTION(269,8116
static THD_FUNCTION(280,8318
static THD_FUNCTION(289,8483
static void mtx3_execute(299,8658
ROMCONST struct testcase testmtx3 314,9353
static void mtx4_setup(332,9884
static THD_FUNCTION(338,9973
static THD_FUNCTION(346,10099
static void mtx4_execute(354,10226
ROMCONST struct testcase testmtx4 401,12124
static void mtx5_setup(418,12515
static void mtx5_execute(423,12579
ROMCONST struct testcase testmtx5 450,13298
static void mtx6_setup(469,13845
static THD_FUNCTION(475,13935
static void mtx6_execute(483,14070
ROMCONST struct testcase testmtx6 503,14753
static void mtx7_setup(520,15236
static void mtx7_execute(526,15326
ROMCONST struct testcase testmtx7 539,15862
static void mtx8_setup(555,16266
static THD_FUNCTION(562,16381
static THD_FUNCTION(576,16670
static void mtx8_execute(583,16785
ROMCONST struct testcase testmtx8 595,17190
ROMCONST struct testcase * ROMCONST patternmtx[patternmtx607,17418

../ChibiOS/test/rt/testdyn.c,531
static memory_heap_t heap1;54,1612
static memory_pool_t mp1;57,1698
static THD_FUNCTION(71,2113
static void dyn1_setup(77,2231
static void dyn1_execute(82,2340
ROMCONST struct testcase testdyn1 119,3757
static void dyn2_setup(138,4285
static void dyn2_execute(143,4400
ROMCONST struct testcase testdyn2 175,5562
static bool regfind(192,5989
static void dyn3_setup(204,6212
static void dyn3_execute(209,6321
ROMCONST struct testcase testdyn3 239,7582
ROMCONST struct testcase * ROMCONST patterndyn[patterndyn251,7852

../ChibiOS/test/rt/testbuild/main.c,17
int main(28,791

../ChibiOS/test/rt/testbuild/pclint/lint_cmac.h,11407
#define __DBL_MIN_EXP__ 1,0
#define __HQ_FBIT__ 2,33
#define __UINT_LEAST16_MAX__ 3,57
#define __ATOMIC_ACQUIRE 4,93
#define __SFRACT_IBIT__ 5,121
#define __FLT_MIN__ 6,148
#define __UFRACT_MAX__ 7,193
#define __UINT_LEAST8_TYPE__ 8,230
#define __DQ_FBIT__ 9,274
#define __INTMAX_C(10,298
#define __ULFRACT_FBIT__ 11,329
#define __SACCUM_EPSILON__ 12,358
#define __CHAR_BIT__ 13,395
#define __USQ_IBIT__ 14,419
#define __UINT8_MAX__ 15,443
#define __ACCUM_FBIT__ 16,470
#define __WINT_MAX__ 17,497
#define __USFRACT_FBIT__ 18,531
#define __ORDER_LITTLE_ENDIAN__ 19,559
#define __SIZE_MAX__ 20,597
#define __WCHAR_MAX__ 21,631
#define __LACCUM_IBIT__ 22,666
#define __DBL_DENORM_MIN__ 23,694
#define __GCC_ATOMIC_CHAR_LOCK_FREE 24,757
#define __FLT_EVAL_METHOD__ 25,796
#define __LLACCUM_MAX__ 26,827
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 27,878
#define __FRACT_FBIT__ 28,921
#define __UINT_FAST64_MAX__ 29,948
#define __SIG_ATOMIC_TYPE__ 30,1001
#define __UACCUM_FBIT__ 31,1034
#define __DBL_MIN_10_EXP__ 32,1062
#define __FINITE_MATH_ONLY__ 33,1097
#define __ARMEL__ 34,1129
#define __LFRACT_IBIT__ 35,1150
#define __GNUC_PATCHLEVEL__ 36,1177
#define __LFRACT_MAX__ 37,1208
#define __UINT_FAST8_MAX__ 38,1249
#define __DEC64_MAX_EXP__ 39,1289
#define __INT8_C(40,1320
#define __UINT_LEAST64_MAX__ 41,1343
#define __SA_FBIT__ 42,1397
#define __SHRT_MAX__ 43,1421
#define __LDBL_MAX__ 44,1449
#define __FRACT_MAX__ 45,1496
#define __UFRACT_FBIT__ 46,1531
#define __UFRACT_MIN__ 47,1559
#define __UINT_LEAST8_MAX__ 48,1589
#define __GCC_ATOMIC_BOOL_LOCK_FREE 49,1622
#define __UINTMAX_TYPE__ 50,1661
#define __LLFRACT_EPSILON__ 51,1710
#define __DEC32_EPSILON__ 52,1750
#define __CHAR_UNSIGNED__ 53,1784
#define __UINT32_MAX__ 54,1813
#define __ULFRACT_MAX__ 55,1850
#define __TA_IBIT__ 56,1893
#define __LDBL_MAX_EXP__ 57,1917
#define __WINT_MIN__ 58,1948
#define __ULLFRACT_MIN__ 59,1973
#define __SCHAR_MAX__ 60,2007
#define __WCHAR_MIN__ 61,2034
#define __INT64_C(62,2060
#define __DBL_DIG__ 63,2090
#define __GCC_ATOMIC_POINTER_LOCK_FREE 64,2114
#define __LLACCUM_MIN__ 65,2156
#define __SIZEOF_INT__ 66,2204
#define __SIZEOF_POINTER__ 67,2230
#define __USACCUM_IBIT__ 68,2260
#define __USER_LABEL_PREFIX__ 69,2288
#define __STDC_HOSTED__ 70,2320
#define __LDBL_HAS_INFINITY__ 71,2347
#define __LFRACT_MIN__ 72,2380
#define __HA_IBIT__ 73,2419
#define __TQ_IBIT__ 74,2442
#define __FLT_EPSILON__ 75,2465
#define __APCS_32__ 76,2513
#define __USFRACT_IBIT__ 77,2536
#define __LDBL_MIN__ 78,2564
#define __FRACT_MIN__ 79,2611
#define __DEC32_MAX__ 80,2647
#define __DA_IBIT__ 81,2684
#define __INT32_MAX__ 82,2708
#define __UQQ_FBIT__ 83,2743
#define __SIZEOF_LONG__ 84,2767
#define __UACCUM_MAX__ 85,2794
#define __UINT16_C(86,2835
#define __DECIMAL_DIG__ 87,2860
#define __LFRACT_EPSILON__ 88,2888
#define __ULFRACT_MIN__ 89,2926
#define __LDBL_HAS_QUIET_NAN__ 90,2958
#define __ULACCUM_IBIT__ 91,2992
#define __UACCUM_EPSILON__ 92,3021
#define __GNUC__ 93,3059
#define __ULLACCUM_MAX__ 94,3079
#define __HQ_IBIT__ 95,3132
#define __FLT_HAS_DENORM__ 96,3155
#define __SIZEOF_LONG_DOUBLE__ 97,3185
#define __BIGGEST_ALIGNMENT__ 98,3219
#define __DQ_IBIT__ 99,3252
#define __DBL_MAX__ 100,3275
#define __ULFRACT_IBIT__ 101,3331
#define __INT_FAST32_MAX__ 102,3359
#define __DBL_HAS_INFINITY__ 103,3398
#define __ACCUM_IBIT__ 104,3430
#define __DEC32_MIN_EXP__ 105,3457
#define __THUMB_INTERWORK__ 106,3490
#define __LACCUM_MAX__ 107,3521
#define __INT_FAST16_TYPE__ 108,3570
#define __LDBL_HAS_DENORM__ 109,3603
#define __DEC128_MAX__ 110,3634
#define __INT_LEAST32_MAX__ 111,3701
#define __ARM_PCS 112,3742
#define __DEC32_MIN__ 113,3763
#define __ACCUM_MAX__ 114,3794
#define __DBL_MAX_EXP__ 115,3833
#define __USACCUM_EPSILON__ 116,3863
#define __DEC128_EPSILON__ 117,3902
#define __SFRACT_MAX__ 118,3938
#define __FRACT_IBIT__ 119,3972
#define __PTRDIFF_MAX__ 120,3998
#define __UACCUM_MIN__ 121,4034
#define __UACCUM_IBIT__ 122,4064
#define __LONG_LONG_MAX__ 123,4092
#define __SIZEOF_SIZE_T__ 124,4141
#define __ULACCUM_MAX__ 125,4170
#define __SIZEOF_WINT_T__ 126,4221
#define __SA_IBIT__ 127,4250
#define __ULLACCUM_MIN__ 128,4274
#define __GXX_ABI_VERSION 129,4308
#define __UTA_FBIT__ 130,4340
#define __SOFTFP__ 131,4365
#define __FLT_MIN_EXP__ 132,4387
#define __USFRACT_MAX__ 133,4419
#define __UFRACT_IBIT__ 134,4455
#define __INT_FAST64_TYPE__ 135,4482
#define __DBL_MIN__ 136,4525
#define __LACCUM_MIN__ 137,4581
#define __ULLACCUM_FBIT__ 138,4626
#define __GXX_TYPEINFO_EQUALITY_INLINE 139,4656
#define __ULLFRACT_EPSILON__ 140,4698
#define __USES_INITFINI__ 141,4740
#define __DEC128_MIN__ 142,4769
#define __REGISTER_PREFIX__ 143,4803
#define __UINT16_MAX__ 144,4833
#define __DBL_HAS_DENORM__ 145,4863
#define __ACCUM_MIN__ 146,4893
#define __SQ_IBIT__ 147,4935
#define __UINT8_TYPE__ 148,4958
#define __UHA_FBIT__ 149,4996
#define __NO_INLINE__ 150,5020
#define __SFRACT_MIN__ 151,5045
#define __UTQ_FBIT__ 152,5084
#define __FLT_MANT_DIG__ 153,5110
#define __VERSION__ 154,5139
#define __UINT64_C(155,5229
#define __ULLFRACT_FBIT__ 156,5261
#define __FRACT_EPSILON__ 157,5291
#define __ULACCUM_MIN__ 158,5327
#define __UDA_FBIT__ 159,5359
#define __LLACCUM_EPSILON__ 160,5384
#define __GCC_ATOMIC_INT_LOCK_FREE 161,5424
#define __FLOAT_WORD_ORDER__ 162,5462
#define __USFRACT_MIN__ 163,5516
#define __UQQ_IBIT__ 164,5548
#define __INT32_C(165,5572
#define __DEC64_EPSILON__ 166,5601
#define __ORDER_PDP_ENDIAN__ 167,5636
#define __DEC128_MIN_EXP__ 168,5671
#define __UHQ_FBIT__ 169,5707
#define __LLACCUM_FBIT__ 170,5732
#define __INT_FAST32_TYPE__ 171,5761
#define __UINT_LEAST16_TYPE__ 172,5794
#define __INT16_MAX__ 173,5844
#define __SIZE_TYPE__ 174,5873
#define __UINT64_MAX__ 175,5909
#define __UDQ_FBIT__ 176,5957
#define __INT8_TYPE__ 177,5982
#define __ELF__ 178,6017
#define __ULFRACT_EPSILON__ 179,6036
#define __LLFRACT_FBIT__ 180,6076
#define __FLT_RADIX__ 181,6105
#define __INT_LEAST16_TYPE__ 182,6130
#define __LDBL_EPSILON__ 183,6170
#define __UINTMAX_C(184,6220
#define __SACCUM_MAX__ 185,6253
#define __SIG_ATOMIC_MAX__ 186,6289
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 187,6328
#define __VFP_FP__ 188,6370
#define __SIZEOF_PTRDIFF_T__ 189,6392
#define __LACCUM_EPSILON__ 190,6424
#define __DEC32_SUBNORMAL_MIN__ 191,6462
#define __INT_FAST16_MAX__ 192,6510
#define __UINT_FAST32_MAX__ 193,6549
#define __UINT_LEAST64_TYPE__ 194,6590
#define __USACCUM_MAX__ 195,6644
#define __SFRACT_EPSILON__ 196,6682
#define __FLT_HAS_QUIET_NAN__ 197,6719
#define __FLT_MAX_10_EXP__ 198,6752
#define __LONG_MAX__ 199,6783
#define __DEC128_SUBNORMAL_MIN__ 200,6817
#define __FLT_HAS_INFINITY__ 201,6895
#define __USA_FBIT__ 202,6927
#define __UINT_FAST16_TYPE__ 203,6952
#define __DEC64_MAX__ 204,6995
#define __CHAR16_TYPE__ 205,7042
#define __PRAGMA_REDEFINE_EXTNAME 206,7086
#define __INT_LEAST16_MAX__ 207,7123
#define __DEC64_MANT_DIG__ 208,7158
#define __INT64_MAX__ 209,7189
#define __UINT_LEAST32_MAX__ 210,7234
#define __SACCUM_FBIT__ 211,7277
#define __GCC_ATOMIC_LONG_LOCK_FREE 212,7304
#define __INT_LEAST64_TYPE__ 213,7343
#define __INT16_TYPE__ 214,7387
#define __INT_LEAST8_TYPE__ 215,7421
#define __SQ_FBIT__ 216,7462
#define __DEC32_MAX_EXP__ 217,7486
#define __INT_FAST8_MAX__ 218,7516
#define __INTPTR_MAX__ 219,7554
#define __QQ_FBIT__ 220,7589
#define __UTA_IBIT__ 221,7612
#define __LDBL_MANT_DIG__ 222,7637
#define __SFRACT_FBIT__ 223,7667
#define __SACCUM_MIN__ 224,7694
#define __DBL_HAS_QUIET_NAN__ 225,7737
#define __SIG_ATOMIC_MIN__ 226,7770
#define __INTPTR_TYPE__ 227,7824
#define __UINT16_TYPE__ 228,7853
#define __WCHAR_TYPE__ 229,7897
#define __SIZEOF_FLOAT__ 230,7934
#define __USQ_FBIT__ 231,7962
#define __UINTPTR_MAX__ 232,7987
#define __DEC64_MIN_EXP__ 233,8024
#define __ULLACCUM_IBIT__ 234,8058
#define __INT_FAST64_MAX__ 235,8088
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 236,8138
#define __FLT_DIG__ 237,8183
#define __UINT_FAST64_TYPE__ 238,8206
#define __INT_MAX__ 239,8259
#define __LACCUM_FBIT__ 240,8291
#define __USACCUM_MIN__ 241,8319
#define __UHA_IBIT__ 242,8351
#define __INT64_TYPE__ 243,8375
#define __FLT_MAX_EXP__ 244,8413
#define __UTQ_IBIT__ 245,8442
#define __DBL_MANT_DIG__ 246,8466
#define __INT_LEAST64_MAX__ 247,8495
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 248,8546
#define __DEC64_MIN__ 249,8589
#define __WINT_TYPE__ 250,8621
#define __UINT_LEAST32_TYPE__ 251,8657
#define __SIZEOF_SHORT__ 252,8706
#define __ULLFRACT_IBIT__ 253,8734
#define __LDBL_MIN_EXP__ 254,8763
#define __arm__ 255,8797
#define __UDA_IBIT__ 256,8816
#define __INT_LEAST8_MAX__ 257,8841
#define __LFRACT_FBIT__ 258,8873
#define __LDBL_MAX_10_EXP__ 259,8901
#define __ATOMIC_RELAXED 260,8934
#define __DBL_EPSILON__ 261,8962
#define __UINT8_C(262,9021
#define __INT_LEAST32_TYPE__ 263,9045
#define __SIZEOF_WCHAR_T__ 264,9084
#define __UINT64_TYPE__ 265,9114
#define __LLFRACT_MAX__ 266,9162
#define __TQ_FBIT__ 267,9213
#define __INT_FAST8_TYPE__ 268,9238
#define __ULLACCUM_EPSILON__ 269,9270
#define __UHQ_IBIT__ 270,9312
#define __LLACCUM_IBIT__ 271,9336
#define __DBL_DECIMAL_DIG__ 272,9365
#define __DEC_EVAL_METHOD__ 273,9397
#define __TA_FBIT__ 274,9428
#define __UDQ_IBIT__ 275,9452
#define __ORDER_BIG_ENDIAN__ 276,9476
#define __ACCUM_EPSILON__ 277,9511
#define __UINT32_C(278,9547
#define __INTMAX_MAX__ 279,9578
#define __BYTE_ORDER__ 280,9624
#define __FLT_DENORM_MIN__ 281,9672
#define __LLFRACT_IBIT__ 282,9724
#define __INT8_MAX__ 283,9752
#define __UINT_FAST32_TYPE__ 284,9778
#define __CHAR32_TYPE__ 285,9821
#define __FLT_MAX__ 286,9864
#define __USACCUM_FBIT__ 287,9909
#define __INT32_TYPE__ 288,9937
#define __SIZEOF_DOUBLE__ 289,9970
#define __FLT_MIN_10_EXP__ 290,9999
#define __UFRACT_EPSILON__ 291,10033
#define __INTMAX_TYPE__ 292,10071
#define __DEC128_MAX_EXP__ 293,10110
#define __ATOMIC_CONSUME 294,10143
#define __GNUC_MINOR__ 295,10171
#define __UINTMAX_MAX__ 296,10197
#define __DEC32_MANT_DIG__ 297,10246
#define __HA_FBIT__ 298,10276
#define __DBL_MAX_10_EXP__ 299,10299
#define __LDBL_DENORM_MIN__ 300,10331
#define __INT16_C(301,10385
#define __STDC__ 302,10409
#define __ARM_ARCH_4T__ 303,10429
#define __PTRDIFF_TYPE__ 304,10456
#define __LLFRACT_MIN__ 305,10486
#define __ATOMIC_SEQ_CST 306,10528
#define __DA_FBIT__ 307,10556
#define __UINT32_TYPE__ 308,10580
#define __UINTPTR_TYPE__ 309,10623
#define __USA_IBIT__ 310,10662
#define __DEC64_SUBNORMAL_MIN__ 311,10687
#define __ARM_EABI__ 312,10745
#define __DEC128_MANT_DIG__ 313,10769
#define __LDBL_MIN_10_EXP__ 314,10801
#define __SIZEOF_LONG_LONG__ 315,10837
#define __ULACCUM_EPSILON__ 316,10869
#define __SACCUM_IBIT__ 317,10909
#define __GCC_ATOMIC_LLONG_LOCK_FREE 318,10936
#define __LDBL_DIG__ 319,10976
#define __FLT_DECIMAL_DIG__ 320,11001
#define __UINT_FAST16_MAX__ 321,11032
#define __GNUC_GNU_INLINE__ 322,11073
#define __GCC_ATOMIC_SHORT_LOCK_FREE 323,11104
#define __ULLFRACT_MAX__ 324,11144
#define __UINT_FAST8_TYPE__ 325,11197
#define __USFRACT_EPSILON__ 326,11239
#define __ULACCUM_FBIT__ 327,11278
#define __QQ_IBIT__ 328,11307
#define __ATOMIC_ACQ_REL 329,11330
#define __ATOMIC_RELEASE 330,11358

../ChibiOS/test/rt/testbuild/pclint/lint_cppmac.h,11597
#define __DBL_MIN_EXP__ 1,0
#define __HQ_FBIT__ 2,33
#define __UINT_LEAST16_MAX__ 3,57
#define __ATOMIC_ACQUIRE 4,93
#define __SFRACT_IBIT__ 5,121
#define __FLT_MIN__ 6,148
#define __UFRACT_MAX__ 7,193
#define __UINT_LEAST8_TYPE__ 8,230
#define __DQ_FBIT__ 9,274
#define __INTMAX_C(10,298
#define __ULFRACT_FBIT__ 11,329
#define __SACCUM_EPSILON__ 12,358
#define __CHAR_BIT__ 13,395
#define __USQ_IBIT__ 14,419
#define __UINT8_MAX__ 15,443
#define __ACCUM_FBIT__ 16,470
#define __WINT_MAX__ 17,497
#define __USFRACT_FBIT__ 18,531
#define __ORDER_LITTLE_ENDIAN__ 19,559
#define __SIZE_MAX__ 20,597
#define __WCHAR_MAX__ 21,631
#define __LACCUM_IBIT__ 22,666
#define __DBL_DENORM_MIN__ 23,694
#define __GCC_ATOMIC_CHAR_LOCK_FREE 24,755
#define __FLT_EVAL_METHOD__ 25,794
#define __LLACCUM_MAX__ 26,825
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 27,876
#define __FRACT_FBIT__ 28,919
#define __UINT_FAST64_MAX__ 29,946
#define __SIG_ATOMIC_TYPE__ 30,999
#define __UACCUM_FBIT__ 31,1032
#define __DBL_MIN_10_EXP__ 32,1060
#define __FINITE_MATH_ONLY__ 33,1095
#define __ARMEL__ 34,1127
#define __LFRACT_IBIT__ 35,1148
#define __GNUC_PATCHLEVEL__ 36,1175
#define __LFRACT_MAX__ 37,1206
#define __UINT_FAST8_MAX__ 38,1247
#define __DEC64_MAX_EXP__ 39,1287
#define __INT8_C(40,1318
#define __UINT_LEAST64_MAX__ 41,1341
#define __SA_FBIT__ 42,1395
#define __SHRT_MAX__ 43,1419
#define __LDBL_MAX__ 44,1447
#define __FRACT_MAX__ 45,1494
#define __UFRACT_FBIT__ 46,1529
#define __UFRACT_MIN__ 47,1557
#define __UINT_LEAST8_MAX__ 48,1587
#define __GCC_ATOMIC_BOOL_LOCK_FREE 49,1620
#define __UINTMAX_TYPE__ 50,1659
#define __LLFRACT_EPSILON__ 51,1708
#define __DEC32_EPSILON__ 52,1748
#define __CHAR_UNSIGNED__ 53,1782
#define __UINT32_MAX__ 54,1811
#define __ULFRACT_MAX__ 55,1848
#define __TA_IBIT__ 56,1891
#define __LDBL_MAX_EXP__ 57,1915
#define __WINT_MIN__ 58,1946
#define __ULLFRACT_MIN__ 59,1971
#define __SCHAR_MAX__ 60,2005
#define __WCHAR_MIN__ 61,2032
#define __INT64_C(62,2058
#define __DBL_DIG__ 63,2088
#define __GCC_ATOMIC_POINTER_LOCK_FREE 64,2112
#define __LLACCUM_MIN__ 65,2154
#define __SIZEOF_INT__ 66,2202
#define __SIZEOF_POINTER__ 67,2228
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 68,2258
#define __USACCUM_IBIT__ 69,2301
#define __USER_LABEL_PREFIX__ 70,2329
#define __STDC_HOSTED__ 71,2361
#define __LDBL_HAS_INFINITY__ 72,2388
#define __LFRACT_MIN__ 73,2421
#define __HA_IBIT__ 74,2460
#define __TQ_IBIT__ 75,2483
#define __FLT_EPSILON__ 76,2506
#define __APCS_32__ 77,2554
#define __GXX_WEAK__ 78,2577
#define __USFRACT_IBIT__ 79,2601
#define __LDBL_MIN__ 80,2629
#define __FRACT_MIN__ 81,2676
#define __DEC32_MAX__ 82,2712
#define __DA_IBIT__ 83,2749
#define __INT32_MAX__ 84,2773
#define __UQQ_FBIT__ 85,2808
#define __SIZEOF_LONG__ 86,2832
#define __UACCUM_MAX__ 87,2859
#define __UINT16_C(88,2900
#define __DECIMAL_DIG__ 89,2925
#define __LFRACT_EPSILON__ 90,2953
#define __ULFRACT_MIN__ 91,2991
#define __LDBL_HAS_QUIET_NAN__ 92,3023
#define __ULACCUM_IBIT__ 93,3057
#define __UACCUM_EPSILON__ 94,3086
#define __GNUC__ 95,3124
#define __ULLACCUM_MAX__ 96,3144
#define __HQ_IBIT__ 97,3197
#define __FLT_HAS_DENORM__ 98,3220
#define __SIZEOF_LONG_DOUBLE__ 99,3250
#define __BIGGEST_ALIGNMENT__ 100,3284
#define __DQ_IBIT__ 101,3317
#define __DBL_MAX__ 102,3340
#define __ULFRACT_IBIT__ 103,3394
#define __INT_FAST32_MAX__ 104,3422
#define __DBL_HAS_INFINITY__ 105,3461
#define __INT64_MAX__ 106,3493
#define __ACCUM_IBIT__ 107,3538
#define __DEC32_MIN_EXP__ 108,3565
#define __THUMB_INTERWORK__ 109,3598
#define __LACCUM_MAX__ 110,3629
#define __INT_FAST16_TYPE__ 111,3678
#define __LDBL_HAS_DENORM__ 112,3711
#define __cplusplus 113,3742
#define __DEC128_MAX__ 114,3771
#define __INT_LEAST32_MAX__ 115,3838
#define __ARM_PCS 116,3879
#define __DEC32_MIN__ 117,3900
#define __ACCUM_MAX__ 118,3931
#define __DEPRECATED 119,3970
#define __DBL_MAX_EXP__ 120,3994
#define __USACCUM_EPSILON__ 121,4024
#define __DEC128_EPSILON__ 122,4063
#define __SFRACT_MAX__ 123,4099
#define __FRACT_IBIT__ 124,4133
#define __PTRDIFF_MAX__ 125,4159
#define __UACCUM_MIN__ 126,4195
#define __UACCUM_IBIT__ 127,4225
#define __GNUG__ 128,4253
#define __LONG_LONG_MAX__ 129,4273
#define __SIZEOF_SIZE_T__ 130,4322
#define __ULACCUM_MAX__ 131,4351
#define __SIZEOF_WINT_T__ 132,4402
#define __SA_IBIT__ 133,4431
#define __ULLACCUM_MIN__ 134,4455
#define __GXX_ABI_VERSION 135,4489
#define __UTA_FBIT__ 136,4521
#define __SOFTFP__ 137,4546
#define __FLT_MIN_EXP__ 138,4568
#define __USFRACT_MAX__ 139,4600
#define __UFRACT_IBIT__ 140,4636
#define __INT_FAST64_TYPE__ 141,4663
#define __DBL_MIN__ 142,4706
#define __FLT_MIN_10_EXP__ 143,4760
#define __LACCUM_MIN__ 144,4794
#define __ULLACCUM_FBIT__ 145,4839
#define __GXX_TYPEINFO_EQUALITY_INLINE 146,4869
#define __ULLFRACT_EPSILON__ 147,4911
#define __USES_INITFINI__ 148,4953
#define __DEC128_MIN__ 149,4982
#define __REGISTER_PREFIX__ 150,5016
#define __UINT16_MAX__ 151,5046
#define __DBL_HAS_DENORM__ 152,5076
#define __ACCUM_MIN__ 153,5106
#define __SQ_IBIT__ 154,5148
#define __UINT8_TYPE__ 155,5171
#define __UHA_FBIT__ 156,5209
#define __NO_INLINE__ 157,5233
#define __SFRACT_MIN__ 158,5258
#define __UTQ_FBIT__ 159,5297
#define __FLT_MANT_DIG__ 160,5323
#define __VERSION__ 161,5352
#define __UINT64_C(162,5442
#define __ULLFRACT_FBIT__ 163,5474
#define __FRACT_EPSILON__ 164,5504
#define __ULACCUM_MIN__ 165,5540
#define __UDA_FBIT__ 166,5572
#define __LLACCUM_EPSILON__ 167,5597
#define __GCC_ATOMIC_INT_LOCK_FREE 168,5637
#define __FLOAT_WORD_ORDER__ 169,5675
#define __USFRACT_MIN__ 170,5729
#define __ULLACCUM_IBIT__ 171,5761
#define __UQQ_IBIT__ 172,5791
#define __INT32_C(173,5815
#define __DEC64_EPSILON__ 174,5844
#define __ORDER_PDP_ENDIAN__ 175,5879
#define __DEC128_MIN_EXP__ 176,5914
#define __UHQ_FBIT__ 177,5950
#define __LLACCUM_FBIT__ 178,5975
#define __INT_FAST32_TYPE__ 179,6004
#define __UINT_LEAST16_TYPE__ 180,6037
#define __INT16_MAX__ 181,6087
#define __SIZE_TYPE__ 182,6116
#define __UINT64_MAX__ 183,6152
#define __UDQ_FBIT__ 184,6200
#define __INT8_TYPE__ 185,6225
#define __ELF__ 186,6260
#define __ULFRACT_EPSILON__ 187,6279
#define __LLFRACT_FBIT__ 188,6319
#define __FLT_RADIX__ 189,6348
#define __INT_LEAST16_TYPE__ 190,6373
#define __LDBL_EPSILON__ 191,6413
#define __UINTMAX_C(192,6463
#define __SACCUM_MAX__ 193,6496
#define __SIG_ATOMIC_MAX__ 194,6532
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 195,6571
#define __VFP_FP__ 196,6613
#define __SIZEOF_PTRDIFF_T__ 197,6635
#define __LACCUM_EPSILON__ 198,6667
#define __DEC32_SUBNORMAL_MIN__ 199,6705
#define __INT_FAST16_MAX__ 200,6753
#define __UINT_FAST32_MAX__ 201,6792
#define __UINT_LEAST64_TYPE__ 202,6833
#define __USACCUM_MAX__ 203,6887
#define __SFRACT_EPSILON__ 204,6925
#define __FLT_HAS_QUIET_NAN__ 205,6962
#define __FLT_MAX_10_EXP__ 206,6995
#define __LONG_MAX__ 207,7026
#define __DEC128_SUBNORMAL_MIN__ 208,7060
#define __FLT_HAS_INFINITY__ 209,7138
#define __USA_FBIT__ 210,7170
#define __UINT_FAST16_TYPE__ 211,7195
#define __DEC64_MAX__ 212,7238
#define __CHAR16_TYPE__ 213,7285
#define __PRAGMA_REDEFINE_EXTNAME 214,7329
#define __INT_LEAST16_MAX__ 215,7366
#define __DEC64_MANT_DIG__ 216,7401
#define __UINT_LEAST32_MAX__ 217,7432
#define __SACCUM_FBIT__ 218,7475
#define __GCC_ATOMIC_LONG_LOCK_FREE 219,7502
#define __INT_LEAST64_TYPE__ 220,7541
#define __INT16_TYPE__ 221,7585
#define __INT_LEAST8_TYPE__ 222,7619
#define __SQ_FBIT__ 223,7660
#define __DEC32_MAX_EXP__ 224,7684
#define __INT_FAST8_MAX__ 225,7714
#define __INTPTR_MAX__ 226,7752
#define __QQ_FBIT__ 227,7787
#define __UTA_IBIT__ 228,7810
#define __EXCEPTIONS 229,7835
#define __LDBL_MANT_DIG__ 230,7859
#define __SFRACT_FBIT__ 231,7889
#define __SACCUM_MIN__ 232,7916
#define __DBL_HAS_QUIET_NAN__ 233,7959
#define __SIG_ATOMIC_MIN__ 234,7992
#define __INTPTR_TYPE__ 235,8046
#define __UINT16_TYPE__ 236,8075
#define __WCHAR_TYPE__ 237,8119
#define __SIZEOF_FLOAT__ 238,8156
#define __USQ_FBIT__ 239,8184
#define __UINTPTR_MAX__ 240,8209
#define __DEC64_MIN_EXP__ 241,8246
#define __INT_FAST64_MAX__ 242,8280
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 243,8330
#define __FLT_DIG__ 244,8375
#define __UINT_FAST64_TYPE__ 245,8398
#define __INT_MAX__ 246,8451
#define __LACCUM_FBIT__ 247,8483
#define __USACCUM_MIN__ 248,8511
#define __UHA_IBIT__ 249,8543
#define __INT64_TYPE__ 250,8567
#define __FLT_MAX_EXP__ 251,8605
#define __UTQ_IBIT__ 252,8634
#define __DBL_MANT_DIG__ 253,8658
#define __INT_LEAST64_MAX__ 254,8687
#define __DEC64_MIN__ 255,8738
#define __WINT_TYPE__ 256,8770
#define __UINT_LEAST32_TYPE__ 257,8806
#define __SIZEOF_SHORT__ 258,8855
#define __ULLFRACT_IBIT__ 259,8883
#define __LDBL_MIN_EXP__ 260,8912
#define __arm__ 261,8946
#define __UDA_IBIT__ 262,8965
#define __INT_LEAST8_MAX__ 263,8990
#define __LFRACT_FBIT__ 264,9022
#define __WCHAR_UNSIGNED__ 265,9050
#define __LDBL_MAX_10_EXP__ 266,9080
#define __ATOMIC_RELAXED 267,9113
#define __DBL_EPSILON__ 268,9141
#define __UINT8_C(269,9198
#define __INT_LEAST32_TYPE__ 270,9222
#define __SIZEOF_WCHAR_T__ 271,9261
#define __UINT64_TYPE__ 272,9291
#define __LLFRACT_MAX__ 273,9339
#define __TQ_FBIT__ 274,9390
#define __INT_FAST8_TYPE__ 275,9415
#define __ULLACCUM_EPSILON__ 276,9447
#define __UHQ_IBIT__ 277,9489
#define __LLACCUM_IBIT__ 278,9513
#define __DBL_DECIMAL_DIG__ 279,9542
#define __DEC_EVAL_METHOD__ 280,9574
#define __TA_FBIT__ 281,9605
#define __UDQ_IBIT__ 282,9629
#define __ORDER_BIG_ENDIAN__ 283,9653
#define __ACCUM_EPSILON__ 284,9688
#define __UINT32_C(285,9724
#define __INTMAX_MAX__ 286,9755
#define __BYTE_ORDER__ 287,9801
#define __FLT_DENORM_MIN__ 288,9849
#define __LLFRACT_IBIT__ 289,9901
#define __INT8_MAX__ 290,9929
#define __UINT_FAST32_TYPE__ 291,9955
#define __CHAR32_TYPE__ 292,9998
#define __FLT_MAX__ 293,10041
#define __USACCUM_FBIT__ 294,10086
#define __INT32_TYPE__ 295,10114
#define __SIZEOF_DOUBLE__ 296,10147
#define __UFRACT_EPSILON__ 297,10176
#define __INTMAX_TYPE__ 298,10214
#define __DEC128_MAX_EXP__ 299,10253
#define __ATOMIC_CONSUME 300,10286
#define __GNUC_MINOR__ 301,10314
#define __UINTMAX_MAX__ 302,10340
#define __DEC32_MANT_DIG__ 303,10389
#define __HA_FBIT__ 304,10419
#define __DBL_MAX_10_EXP__ 305,10442
#define __LDBL_DENORM_MIN__ 306,10474
#define __INT16_C(307,10528
#define __STDC__ 308,10552
#define __ARM_ARCH_4T__ 309,10572
#define __PTRDIFF_TYPE__ 310,10599
#define __LLFRACT_MIN__ 311,10629
#define __ATOMIC_SEQ_CST 312,10671
#define __DA_FBIT__ 313,10699
#define __UINT32_TYPE__ 314,10723
#define __UINTPTR_TYPE__ 315,10766
#define __USA_IBIT__ 316,10805
#define __DEC64_SUBNORMAL_MIN__ 317,10830
#define __ARM_EABI__ 318,10888
#define __DEC128_MANT_DIG__ 319,10912
#define __LDBL_MIN_10_EXP__ 320,10944
#define __SIZEOF_LONG_LONG__ 321,10980
#define __ULACCUM_EPSILON__ 322,11012
#define __SACCUM_IBIT__ 323,11052
#define __GCC_ATOMIC_LLONG_LOCK_FREE 324,11079
#define __LDBL_DIG__ 325,11119
#define __FLT_DECIMAL_DIG__ 326,11144
#define __UINT_FAST16_MAX__ 327,11175
#define __GNUC_GNU_INLINE__ 328,11216
#define __GCC_ATOMIC_SHORT_LOCK_FREE 329,11247
#define __ULLFRACT_MAX__ 330,11287
#define __UINT_FAST8_TYPE__ 331,11340
#define __USFRACT_EPSILON__ 332,11382
#define __ULACCUM_FBIT__ 333,11421
#define __QQ_IBIT__ 334,11450
#define __ATOMIC_ACQ_REL 335,11473
#define __ATOMIC_RELEASE 336,11501

../ChibiOS/test/rt/testbuild/pclint/co-gcc.h,209
#define CO_GCC_H_10,435
typedef char            *__builtin_va_list;__builtin_va_list33,1314
#define LINT_CO_GCC_H_GCC_VERSION 72,2999
#        define __STDC__ 87,3700
#        define __COUNTER__ 97,3984

../ChibiOS/test/rt/testbuild/halconf.h,1345
#define _HALCONF_H_29,1018
#define HAL_USE_PAL 37,1170
#define HAL_USE_ADC 44,1324
#define HAL_USE_CAN 51,1478
#define HAL_USE_DAC 58,1632
#define HAL_USE_EXT 65,1786
#define HAL_USE_GPT 72,1940
#define HAL_USE_I2C 79,2094
#define HAL_USE_I2S 86,2248
#define HAL_USE_ICU 93,2402
#define HAL_USE_MAC 100,2556
#define HAL_USE_MMC_SPI 107,2718
#define HAL_USE_PWM 114,2872
#define HAL_USE_RTC 121,3026
#define HAL_USE_SDC 128,3180
#define HAL_USE_SERIAL 135,3340
#define HAL_USE_SERIAL_USB 142,3513
#define HAL_USE_SPI 149,3667
#define HAL_USE_UART 156,3823
#define HAL_USE_USB 163,3977
#define HAL_USE_WDG 170,4131
#define ADC_USE_WAIT 182,4597
#define ADC_USE_MUTUAL_EXCLUSION 190,4863
#define CAN_USE_SLEEP_MODE 201,5283
#define I2C_USE_MUTUAL_EXCLUSION 212,5717
#define MAC_USE_ZERO_COPY 223,6141
#define MAC_USE_EVENTS 230,6318
#define MMC_NICE_WAITING 246,7063
#define SDC_INIT_RETRY 258,7553
#define SDC_MMC_SUPPORT 267,7815
#define SDC_NICE_WAITING 277,8186
#define SERIAL_DEFAULT_BITRATE 290,8699
#define SERIAL_BUFFERS_SIZE 301,9100
#define SERIAL_USB_BUFFERS_SIZE 316,9741
#define SERIAL_USB_BUFFERS_NUMBER 324,9954
#define SPI_USE_WAIT 336,10416
#define SPI_USE_MUTUAL_EXCLUSION 344,10682
#define UART_USE_WAIT 356,11148
#define UART_USE_MUTUAL_EXCLUSION 364,11418
#define USB_USE_WAIT 376,11884

../ChibiOS/test/rt/testbuild/chconf.h,1768
#define _CHCONF_H_29,971
#define CH_CFG_ST_RESOLUTION 43,1369
#define CH_CFG_ST_FREQUENCY 52,1671
#define CH_CFG_ST_TIMEDELTA 64,2157
#define CH_CFG_TIME_QUANTUM 89,3161
#define CH_CFG_MEMCORE_SIZE 104,3800
#define CH_CFG_NO_IDLE_THREAD 115,4226
#define CH_CFG_OPTIMIZE_SPEED 136,4863
#define CH_CFG_USE_TM 156,5381
#define CH_CFG_USE_REGISTRY 166,5662
#define CH_CFG_USE_WAITEXIT 177,5972
#define CH_CFG_USE_SEMAPHORES 187,6251
#define CH_CFG_USE_SEMAPHORES_PRIORITY 200,6698
#define CH_CFG_USE_MUTEXES 210,6969
#define CH_CFG_USE_MUTEXES_RECURSIVE 222,7342
#define CH_CFG_USE_CONDVARS 234,7700
#define CH_CFG_USE_CONDVARS_TIMEOUT 246,8106
#define CH_CFG_USE_EVENTS 256,8384
#define CH_CFG_USE_EVENTS_TIMEOUT 268,8762
#define CH_CFG_USE_MESSAGES 279,9072
#define CH_CFG_USE_MESSAGES_PRIORITY 292,9506
#define CH_CFG_USE_MAILBOXES 304,9868
#define CH_CFG_USE_QUEUES 314,10143
#define CH_CFG_USE_MEMCORE 325,10450
#define CH_CFG_USE_HEAP 339,10908
#define CH_CFG_USE_MEMPOOLS 350,11222
#define CH_CFG_USE_DYNAMIC 363,11648
#define CH_DBG_STATISTICS 381,12081
#define CH_DBG_SYSTEM_STATE_CHECK 392,12408
#define CH_DBG_ENABLE_CHECKS 403,12733
#define CH_DBG_ENABLE_ASSERTS 415,13157
#define CH_DBG_ENABLE_TRACE 426,13467
#define CH_DBG_ENABLE_STACK_CHECK 440,14012
#define CH_DBG_FILL_THREADS 452,14434
#define CH_DBG_THREADS_PROFILING 465,14907
#define CH_CFG_THREAD_EXTRA_FIELDS 481,15319
#define CH_CFG_THREAD_INIT_HOOK(491,15685
#define CH_CFG_THREAD_EXIT_HOOK(503,16114
#define CH_CFG_CONTEXT_SWITCH_HOOK(511,16394
#define CH_CFG_IDLE_ENTER_HOOK(521,16789
#define CH_CFG_IDLE_LEAVE_HOOK(530,17107
#define CH_CFG_IDLE_LOOP_HOOK(537,17302
#define CH_CFG_SYSTEM_TICK_HOOK(546,17641
#define CH_CFG_SYSTEM_HALT_HOOK(555,17955

../ChibiOS/test/rt/testbmk.h,27
#define _TESTBMK_H_18,662

../ChibiOS/test/rt/testsem.h,27
#define _TESTSEM_H_18,662

../ChibiOS/test/rt/testbmk.c,1501
static semaphore_t sem1;60,1939
static mutex_t mtx1;63,2021
static THD_FUNCTION(66,2053
static THD_FUNCTION(72,2168
static unsigned int msg_loop_test(87,2407
static void bmk1_execute(112,2993
ROMCONST struct testcase testbmk1 125,3328
static void bmk2_execute(141,3715
ROMCONST struct testcase testbmk2 154,4050
static void bmk3_execute(171,4512
ROMCONST struct testcase testbmk3 188,5203
static THD_FUNCTION(206,5728
static void bmk4_execute(219,5972
ROMCONST struct testcase testbmk4 250,6694
static void bmk5_execute(268,7204
ROMCONST struct testcase testbmk5 287,7643
static void bmk6_execute(307,8295
ROMCONST struct testcase testbmk6 326,8723
static THD_FUNCTION(345,9280
static void bmk7_setup(352,9393
static void bmk7_execute(357,9462
ROMCONST struct testcase testbmk7 387,10383
static THD_FUNCTION(405,10852
static void bmk8_execute(419,11110
ROMCONST struct testcase testbmk8 440,11836
static void bmk9_execute(458,12314
ROMCONST struct testcase testbmk9 488,12962
static void tmo(505,13414
static void bmk10_execute(507,13461
ROMCONST struct testcase testbmk10 530,13971
static void bmk11_setup(548,14513
static void bmk11_execute(553,14583
ROMCONST struct testcase testbmk11 577,15088
static void bmk12_setup(596,15638
static void bmk12_execute(601,15705
ROMCONST struct testcase testbmk12 625,16210
static void bmk13_execute(640,16490
ROMCONST struct testcase testbmk13 686,17833
ROMCONST struct testcase * ROMCONST patternbmk[patternbmk696,17998

../ChibiOS/test/rt/testqueues.h,30
#define _TESTQUEUES_H_18,665

../ChibiOS/test/rt/testheap.c,245
#define SIZE 49,1397
static memory_heap_t test_heap;51,1416
static void heap1_setup(64,1810
static void heap1_execute(69,1924
ROMCONST struct testcase testheap1 142,4674
ROMCONST struct testcase * ROMCONST patternheap[patternheap154,4887

../ChibiOS/test/rt/testsys.h,27
#define _TESTSYS_H_18,662

main.c,888
#define UNUSED(19,345
static thread_t *shelltp1;shelltp126,503
static NRF24L01Driver nrf24l01;30,607
static mutex_t nrfMutex;31,639
static const uint8_t addr[addr32,664
static uint8_t serialInBuf[serialInBuf33,704
static uint8_t serialOutBuf[serialOutBuf34,763
char messageSequence 35,796
char DATA_PACKET 36,825
char ACKNOWLEDGE 37,850
char MESSAGE_SIZE 38,875
static const SPIConfig nrf24l01SPI 46,1131
static const NRF24L01Config nrf24l01Config 54,1261
static const EXTConfig extcfg 60,1350
static void nrfExtCallback(88,2232
void initNRF24L01(94,2367
static void transceiverThread(127,3335
static void cmd_myecho(149,3925
static void cmd_nrf 159,4100
static const ShellCommand commands[commands248,6262
static const ShellConfig shell_cfg1 254,6368
static void termination_handler(259,6455
static evhandler_t fhandlers[fhandlers272,6845
int main(279,6970

mcuconf.h,6246
#define _MCUCONF_H_18,662
#define STM32F3xx_MCUCONF34,1082
#define STM32_NO_INIT 39,1152
#define STM32_PVD_ENABLE 40,1203
#define STM32_PLS 41,1254
#define STM32_HSI_ENABLED 42,1314
#define STM32_LSI_ENABLED 43,1364
#define STM32_HSE_ENABLED 44,1414
#define STM32_LSE_ENABLED 45,1464
#define STM32_SW 46,1515
#define STM32_PLLSRC 47,1573
#define STM32_PREDIV_VALUE 48,1635
#define STM32_PLLMUL_VALUE 49,1682
#define STM32_HPRE 50,1729
#define STM32_PPRE1 51,1790
#define STM32_PPRE2 52,1852
#define STM32_MCOSEL 53,1914
#define STM32_ADC12PRES 54,1980
#define STM32_ADC34PRES 55,2046
#define STM32_USART1SW 56,2112
#define STM32_USART2SW 57,2177
#define STM32_USART3SW 58,2242
#define STM32_UART4SW 59,2307
#define STM32_UART5SW 60,2371
#define STM32_I2C1SW 61,2435
#define STM32_I2C2SW 62,2500
#define STM32_TIM1SW 63,2565
#define STM32_TIM8SW 64,2629
#define STM32_RTCSEL 65,2693
#define STM32_USB_CLOCK_REQUIRED 66,2755
#define STM32_USBPRE 67,2805
#define STM32_ADC_DUAL_MODE 72,2913
#define STM32_ADC_COMPACT_SAMPLES 73,2964
#define STM32_ADC_USE_ADC1 74,3015
#define STM32_ADC_USE_ADC2 75,3066
#define STM32_ADC_USE_ADC3 76,3117
#define STM32_ADC_USE_ADC4 77,3168
#define STM32_ADC_ADC1_DMA_STREAM 78,3219
#define STM32_ADC_ADC2_DMA_STREAM 79,3290
#define STM32_ADC_ADC3_DMA_STREAM 80,3361
#define STM32_ADC_ADC4_DMA_STREAM 81,3432
#define STM32_ADC_ADC1_DMA_PRIORITY 82,3503
#define STM32_ADC_ADC2_DMA_PRIORITY 83,3550
#define STM32_ADC_ADC3_DMA_PRIORITY 84,3597
#define STM32_ADC_ADC4_DMA_PRIORITY 85,3644
#define STM32_ADC_ADC12_IRQ_PRIORITY 86,3691
#define STM32_ADC_ADC3_IRQ_PRIORITY 87,3738
#define STM32_ADC_ADC4_IRQ_PRIORITY 88,3785
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 89,3832
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY 90,3879
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY 91,3926
#define STM32_ADC_ADC4_DMA_IRQ_PRIORITY 92,3973
#define STM32_ADC_ADC12_CLOCK_MODE 93,4020
#define STM32_ADC_ADC34_CLOCK_MODE 94,4089
#define STM32_CAN_USE_CAN1 99,4201
#define STM32_CAN_CAN1_IRQ_PRIORITY 100,4252
#define STM32_EXT_EXTI0_IRQ_PRIORITY 105,4343
#define STM32_EXT_EXTI1_IRQ_PRIORITY 106,4390
#define STM32_EXT_EXTI2_IRQ_PRIORITY 107,4437
#define STM32_EXT_EXTI3_IRQ_PRIORITY 108,4484
#define STM32_EXT_EXTI4_IRQ_PRIORITY 109,4531
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 110,4578
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 111,4625
#define STM32_EXT_EXTI16_IRQ_PRIORITY 112,4672
#define STM32_EXT_EXTI17_IRQ_PRIORITY 113,4719
#define STM32_EXT_EXTI18_IRQ_PRIORITY 114,4766
#define STM32_EXT_EXTI19_IRQ_PRIORITY 115,4813
#define STM32_EXT_EXTI20_IRQ_PRIORITY 116,4860
#define STM32_EXT_EXTI21_22_29_IRQ_PRIORITY 117,4907
#define STM32_EXT_EXTI30_32_IRQ_PRIORITY 118,4954
#define STM32_EXT_EXTI33_IRQ_PRIORITY 119,5001
#define STM32_GPT_USE_TIM1 124,5091
#define STM32_GPT_USE_TIM2 125,5142
#define STM32_GPT_USE_TIM3 126,5193
#define STM32_GPT_USE_TIM4 127,5244
#define STM32_GPT_USE_TIM6 128,5295
#define STM32_GPT_USE_TIM7 129,5346
#define STM32_GPT_USE_TIM8 130,5397
#define STM32_GPT_TIM1_IRQ_PRIORITY 131,5448
#define STM32_GPT_TIM2_IRQ_PRIORITY 132,5495
#define STM32_GPT_TIM3_IRQ_PRIORITY 133,5542
#define STM32_GPT_TIM4_IRQ_PRIORITY 134,5589
#define STM32_GPT_TIM6_IRQ_PRIORITY 135,5636
#define STM32_GPT_TIM7_IRQ_PRIORITY 136,5683
#define STM32_GPT_TIM8_IRQ_PRIORITY 137,5730
#define STM32_I2C_USE_I2C1 142,5820
#define STM32_I2C_USE_I2C2 143,5871
#define STM32_I2C_BUSY_TIMEOUT 144,5922
#define STM32_I2C_I2C1_IRQ_PRIORITY 145,5970
#define STM32_I2C_I2C2_IRQ_PRIORITY 146,6018
#define STM32_I2C_USE_DMA 147,6066
#define STM32_I2C_I2C1_DMA_PRIORITY 148,6116
#define STM32_I2C_I2C2_DMA_PRIORITY 149,6163
#define STM32_I2C_DMA_ERROR_HOOK(150,6210
#define STM32_ICU_USE_TIM1 155,6325
#define STM32_ICU_USE_TIM2 156,6376
#define STM32_ICU_USE_TIM3 157,6427
#define STM32_ICU_USE_TIM4 158,6478
#define STM32_ICU_USE_TIM8 159,6529
#define STM32_ICU_TIM1_IRQ_PRIORITY 160,6580
#define STM32_ICU_TIM2_IRQ_PRIORITY 161,6627
#define STM32_ICU_TIM3_IRQ_PRIORITY 162,6674
#define STM32_ICU_TIM4_IRQ_PRIORITY 163,6721
#define STM32_ICU_TIM8_IRQ_PRIORITY 164,6768
#define STM32_PWM_USE_ADVANCED 169,6858
#define STM32_PWM_USE_TIM1 170,6909
#define STM32_PWM_USE_TIM2 171,6960
#define STM32_PWM_USE_TIM3 172,7011
#define STM32_PWM_USE_TIM4 173,7062
#define STM32_PWM_USE_TIM8 174,7113
#define STM32_PWM_TIM1_IRQ_PRIORITY 175,7164
#define STM32_PWM_TIM2_IRQ_PRIORITY 176,7211
#define STM32_PWM_TIM3_IRQ_PRIORITY 177,7258
#define STM32_PWM_TIM4_IRQ_PRIORITY 178,7305
#define STM32_PWM_TIM8_IRQ_PRIORITY 179,7352
#define STM32_SERIAL_USE_USART1 184,7445
#define STM32_SERIAL_USE_USART2 185,7495
#define STM32_SERIAL_USE_USART3 186,7546
#define STM32_SERIAL_USE_UART4 187,7597
#define STM32_SERIAL_USE_UART5 188,7648
#define STM32_SERIAL_USART1_PRIORITY 189,7699
#define STM32_SERIAL_USART2_PRIORITY 190,7747
#define STM32_SERIAL_USART3_PRIORITY 191,7795
#define STM32_SERIAL_UART4_PRIORITY 192,7843
#define STM32_SERIAL_UART5_PRIORITY 193,7891
#define STM32_SPI_USE_SPI1 198,7982
#define STM32_SPI_USE_SPI2 199,8032
#define STM32_SPI_USE_SPI3 200,8083
#define STM32_SPI_SPI1_DMA_PRIORITY 201,8133
#define STM32_SPI_SPI2_DMA_PRIORITY 202,8180
#define STM32_SPI_SPI3_DMA_PRIORITY 203,8227
#define STM32_SPI_SPI1_IRQ_PRIORITY 204,8274
#define STM32_SPI_SPI2_IRQ_PRIORITY 205,8322
#define STM32_SPI_SPI3_IRQ_PRIORITY 206,8370
#define STM32_SPI_DMA_ERROR_HOOK(207,8418
#define STM32_ST_IRQ_PRIORITY 212,8532
#define STM32_ST_USE_TIMER 213,8579
#define STM32_UART_USE_USART1 218,8670
#define STM32_UART_USE_USART2 219,8721
#define STM32_UART_USE_USART3 220,8772
#define STM32_UART_USART1_IRQ_PRIORITY 221,8823
#define STM32_UART_USART2_IRQ_PRIORITY 222,8871
#define STM32_UART_USART3_IRQ_PRIORITY 223,8919
#define STM32_UART_USART1_DMA_PRIORITY 224,8967
#define STM32_UART_USART2_DMA_PRIORITY 225,9014
#define STM32_UART_USART3_DMA_PRIORITY 226,9061
#define STM32_UART_DMA_ERROR_HOOK(227,9108
#define STM32_USB_USE_USB1 232,9223
#define STM32_USB_LOW_POWER_ON_SUSPEND 233,9274
#define STM32_USB_USB1_HP_IRQ_PRIORITY 234,9325
#define STM32_USB_USB1_LP_IRQ_PRIORITY 235,9373
#define STM32_WDG_USE_IWDG 240,9464

nrf24l01.c,1417
static size_t writet(25,710
static size_t readt(79,2187
static msg_t putt(167,4720
static msg_t gett(173,4861
static size_t write(201,5416
static size_t read(205,5535
static msg_t put(209,5646
static msg_t get(213,5738
static const struct NRF24L01ChannelVMT vmt 217,5816
void nrf24l01ObjectInit(221,5919
void nrf24l01Start(233,6205
void nrf24l01WriteRegister(237,6306
uint8_t nrf24l01ReadRegister(246,6597
void nrf24l01WriteAddressRegister(258,6930
void nrf24l01ReadAddressRegister(268,7267
uint8_t nrf24l01GetStatus(278,7600
void nrf24l01PowerUp(289,7870
void nrf24l01PowerDown(296,8098
void nrf24l01SetupRetransmit(303,8331
void nrf24l01SetChannel(309,8564
void nrf24l01ClearIRQ(315,8752
void nrf24l01SetRXAddress(320,8957
void nrf24l01SetTXAddress(328,9300
void nrf24l01SetPayloadSize(332,9449
uint8_t nrf24l01GetFIFOStatus(339,9654
void nrf24l01EnableDynamicSize(343,9774
void nrf24l01EnableDynamicPipeSize(359,10226
void nrf24l01DisableDynamicSize(366,10478
void nrf24l01DisableDynamicPipeSize(373,10720
void nrf24l01ReadPayload(380,10976
void nrf24l01WritePayload(396,11399
void nrf24l01ToggleFeatures(409,11746
void nrf24l01FlushRX(418,11991
void nrf24l01FlushTX(427,12219
uint8_t nrf24l01GetSize(436,12447
void nrf24l01EnterRX(447,12744
void nrf24l01EnterTX(461,13185
void nrf24l01EnterStandby(475,13626
void nrf24l01EnablePipes(481,13802
void nrf24l01ExtIRQ(488,14055

nrf24l01.h,3552
#define _NRF24L01_H_20,673
#define NRF24L01_CMD_R_REGISTER 27,775
#define NRF24L01_CMD_W_REGISTER 28,812
#define NRF24L01_CMD_R_RX_PAYLOAD 29,849
#define NRF24L01_CMD_W_TX_PAYLOAD 30,888
#define NRF24L01_CMD_FLUSH_TX 31,927
#define NRF24L01_CMD_FLUSH_RX 32,962
#define NRF24L01_CMD_REUSE_TX_PL 33,997
#define NRF24L01_CMD_ACTIVATE 34,1035
#define NRF24L01_CMD_R_RX_PL_WID 35,1070
#define NRF24L01_CMD_W_ACK_PAYLOAD 36,1108
#define NRF24L01_CMD_W_TX_PAYLOAD_NO_ACK 37,1148
#define NRF24L01_CMD_NOP 38,1194
#define NRF24L01_REG_CONFIG 40,1225
#define NRF24L01_REG_EN_AA 41,1258
#define NRF24L01_REG_EN_RXADDR 42,1290
#define NRF24L01_REG_SETUP_AW 43,1326
#define NRF24L01_REG_SETUP_RETR 44,1361
#define NRF24L01_REG_RF_CH 45,1398
#define NRF24L01_REG_RF_SETUP 46,1430
#define NRF24L01_REG_STATUS 47,1465
#define NRF24L01_REG_OBSERVE_TX 48,1498
#define NRF24L01_REG_CD 49,1535
#define NRF24L01_REG_RX_ADDR_P0 50,1564
#define NRF24L01_REG_RX_ADDR_P1 51,1601
#define NRF24L01_REG_RX_ADDR_P2 52,1638
#define NRF24L01_REG_RX_ADDR_P3 53,1675
#define NRF24L01_REG_RX_ADDR_P4 54,1712
#define NRF24L01_REG_RX_ADDR_P5 55,1749
#define NRF24L01_REG_TX_ADDR 56,1786
#define NRF24L01_REG_RX_PW_P0 57,1820
#define NRF24L01_REG_RX_PW_P1 58,1855
#define NRF24L01_REG_RX_PW_P2 59,1890
#define NRF24L01_REG_RX_PW_P3 60,1925
#define NRF24L01_REG_RX_PW_P4 61,1960
#define NRF24L01_REG_RX_PW_P5 62,1995
#define NRF24L01_REG_FIFO_STATUS 63,2030
#define NRF24L01_REG_DYNPD 64,2068
#define NRF24L01_REG_FEATURE 65,2100
#define NRF24L01_MASK_RX_DR 68,2145
#define NRF24L01_MASK_TX_DS 69,2178
#define NRF24L01_MASK_MAX_RT 70,2211
#define NRF24L01_EN_CRC 71,2245
#define NRF24L01_CRCO 72,2274
#define NRF24L01_PWR_UP 73,2301
#define NRF24L01_PRIM_RX 74,2330
#define NRF24L01_ENAA_P5 77,2370
#define NRF24L01_ENAA_P4 78,2400
#define NRF24L01_ENAA_P3 79,2430
#define NRF24L01_ENAA_P2 80,2460
#define NRF24L01_ENAA_P1 81,2490
#define NRF24L01_ENAA_P0 82,2520
#define NRF24L01_ERX_P5 85,2564
#define NRF24L01_ERX_P4 86,2593
#define NRF24L01_ERX_P3 87,2622
#define NRF24L01_ERX_P2 88,2651
#define NRF24L01_ERX_P1 89,2680
#define NRF24L01_ERX_P0 90,2709
#define NRF24L01_PLL_LOCK 93,2751
#define NRF24L01_RF_DR 94,2782
#define NRF24L01_RF_PWR 95,2809
#define NRF24L01_LNA_HCURR 96,2837
#define NRF24L01_RX_DR 99,2880
#define NRF24L01_TX_DS 100,2908
#define NRF24L01_MAX_RT 101,2936
#define NRF24L01_RX_P_NO 102,2965
#define NRF24L01_TX_FULL 103,2995
#define NRF24L01_FIFO_TX_REUSE 106,3041
#define NRF24L01_FIFO_TX_FULL 107,3077
#define NRF24L01_FIFO_TX_EMPTY 108,3112
#define NRF24L01_FIFO_RX_FULL 109,3148
#define NRF24L01_FIFO_RX_EMPTY 110,3183
#define NRF24L01_EN_DPL 113,3231
#define NRF24L01_EN_ACK_PAY 114,3259
#define NRF24L01_EN_DYN_ACK 115,3291
#define NRF24L01_EVENT_IRQ 117,3324
    SPIDriver             *spip;spip122,3375
    ioportid_t            cePort;123,3408
    uint16_t              cePad;124,3442
} NRF24L01Config;125,3475
struct NRF24L01ChannelVMT127,3494
    _base_asynchronous_channel_methods129,3522
struct NRF24L01Channel134,3590
    const struct NRF24L01ChannelVMT *vmt;vmt136,3615
    struct NRF24L01Driver *nrfp;nrfp137,3657
    uint8_t rxBuf[rxBuf138,3690
    uint8_t rxBufCount;139,3713
    _base_asynchronous_channel_data140,3737
struct NRF24L01Driver143,3777
    struct NRF24L01Channel channels[channels145,3801
    event_source_t eventSource;146,3841
    const NRF24L01Config  *config;config147,3873
typedef struct NRF24L01Driver NRF24L01Driver;150,3912

halconf.h,1345
#define _HALCONF_H_29,1018
#define HAL_USE_PAL 37,1166
#define HAL_USE_ADC 44,1319
#define HAL_USE_CAN 51,1473
#define HAL_USE_DAC 58,1627
#define HAL_USE_EXT 65,1781
#define HAL_USE_GPT 72,1934
#define HAL_USE_I2C 79,2088
#define HAL_USE_I2S 86,2242
#define HAL_USE_ICU 93,2396
#define HAL_USE_MAC 100,2550
#define HAL_USE_MMC_SPI 107,2712
#define HAL_USE_PWM 114,2866
#define HAL_USE_RTC 121,3020
#define HAL_USE_SDC 128,3174
#define HAL_USE_SERIAL 135,3334
#define HAL_USE_SERIAL_USB 142,3506
#define HAL_USE_SPI 149,3660
#define HAL_USE_UART 156,3815
#define HAL_USE_USB 163,3969
#define HAL_USE_WDG 170,4123
#define ADC_USE_WAIT 182,4589
#define ADC_USE_MUTUAL_EXCLUSION 190,4855
#define CAN_USE_SLEEP_MODE 201,5275
#define I2C_USE_MUTUAL_EXCLUSION 212,5709
#define MAC_USE_ZERO_COPY 223,6133
#define MAC_USE_EVENTS 230,6310
#define MMC_NICE_WAITING 246,7055
#define SDC_INIT_RETRY 258,7545
#define SDC_MMC_SUPPORT 267,7807
#define SDC_NICE_WAITING 277,8178
#define SERIAL_DEFAULT_BITRATE 290,8691
#define SERIAL_BUFFERS_SIZE 301,9092
#define SERIAL_USB_BUFFERS_SIZE 316,9733
#define SERIAL_USB_BUFFERS_NUMBER 324,9946
#define SPI_USE_WAIT 336,10408
#define SPI_USE_MUTUAL_EXCLUSION 344,10674
#define UART_USE_WAIT 356,11140
#define UART_USE_MUTUAL_EXCLUSION 364,11410
#define USB_USE_WAIT 376,11876

chconf.h,1762
#define _CHCONF_H_29,971
#define CH_CFG_ST_RESOLUTION 42,1309
#define CH_CFG_ST_FREQUENCY 49,1544
#define CH_CFG_ST_TIMEDELTA 59,1964
#define CH_CFG_TIME_QUANTUM 82,2901
#define CH_CFG_MEMCORE_SIZE 95,3472
#define CH_CFG_NO_IDLE_THREAD 104,3823
#define CH_CFG_OPTIMIZE_SPEED 123,4391
#define CH_CFG_USE_TM 141,4848
#define CH_CFG_USE_REGISTRY 149,5062
#define CH_CFG_USE_WAITEXIT 158,5305
#define CH_CFG_USE_SEMAPHORES 166,5515
#define CH_CFG_USE_SEMAPHORES_PRIORITY 177,5884
#define CH_CFG_USE_MUTEXES 185,6089
#define CH_CFG_USE_MUTEXES_RECURSIVE 194,6341
#define CH_CFG_USE_CONDVARS 204,6632
#define CH_CFG_USE_CONDVARS_TIMEOUT 214,6963
#define CH_CFG_USE_EVENTS 222,7176
#define CH_CFG_USE_EVENTS_TIMEOUT 232,7481
#define CH_CFG_USE_MESSAGES 241,7724
#define CH_CFG_USE_MESSAGES_PRIORITY 252,8082
#define CH_CFG_USE_MAILBOXES 262,8376
#define CH_CFG_USE_QUEUES 270,8586
#define CH_CFG_USE_MEMCORE 279,8827
#define CH_CFG_USE_HEAP 291,9222
#define CH_CFG_USE_MEMPOOLS 300,9469
#define CH_CFG_USE_DYNAMIC 311,9829
#define CH_DBG_STATISTICS 327,10197
#define CH_DBG_SYSTEM_STATE_CHECK 336,10451
#define CH_DBG_ENABLE_CHECKS 345,10708
#define CH_DBG_ENABLE_ASSERTS 355,11063
#define CH_DBG_ENABLE_TRACE 364,11306
#define CH_DBG_ENABLE_STACK_CHECK 376,11778
#define CH_DBG_FILL_THREADS 386,12133
#define CH_DBG_THREADS_PROFILING 397,12534
#define CH_CFG_THREAD_EXTRA_FIELDS 412,12939
#define CH_CFG_THREAD_INIT_HOOK(422,13305
#define CH_CFG_THREAD_EXIT_HOOK(434,13734
#define CH_CFG_CONTEXT_SWITCH_HOOK(442,14014
#define CH_CFG_IDLE_ENTER_HOOK(452,14409
#define CH_CFG_IDLE_LEAVE_HOOK(461,14727
#define CH_CFG_IDLE_LOOP_HOOK(468,14922
#define CH_CFG_SYSTEM_TICK_HOOK(477,15261
#define CH_CFG_SYSTEM_HALT_HOOK(486,15575

../ChibiOS/os/rt/ports/ARMCMx/chcore.c,0

../ChibiOS/os/hal/osal/rt/osal.c,0

../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/vectors.c,6566
void _unhandled_exception(49,1562
void Reset_Handler(58,1710
void NMI_Handler(59,1790
void HardFault_Handler(60,1868
void MemManage_Handler(61,1952
void BusFault_Handler(62,2036
void UsageFault_Handler(63,2119
void Vector1C(64,2204
void Vector20(65,2279
void Vector24(66,2354
void Vector28(67,2429
void SVC_Handler(68,2504
void DebugMon_Handler(69,2582
void Vector34(70,2665
void PendSV_Handler(71,2740
void SysTick_Handler(72,2821
void Vector40(73,2903
void Vector44(74,2978
void Vector48(75,3053
void Vector4C(76,3128
void Vector50(78,3231
void Vector54(79,3306
void Vector58(80,3381
void Vector5C(81,3456
void Vector60(84,3567
void Vector64(85,3642
void Vector68(86,3717
void Vector6C(87,3792
void Vector70(90,3904
void Vector74(91,3979
void Vector78(92,4054
void Vector7C(93,4129
void Vector80(96,4241
void Vector84(97,4316
void Vector88(98,4391
void Vector8C(99,4466
void Vector90(102,4578
void Vector94(103,4653
void Vector98(104,4728
void Vector9C(105,4803
void VectorA0(108,4915
void VectorA4(109,4990
void VectorA8(110,5065
void VectorAC(111,5140
void VectorB0(114,5252
void VectorB4(115,5327
void VectorB8(116,5402
void VectorBC(117,5477
void VectorC0(120,5589
void VectorC4(121,5664
void VectorC8(122,5739
void VectorCC(123,5814
void VectorD0(126,5926
void VectorD4(127,6001
void VectorD8(128,6076
void VectorDC(129,6151
void VectorE0(132,6263
void VectorE4(133,6338
void VectorE8(134,6413
void VectorEC(135,6488
void VectorF0(138,6600
void VectorF4(139,6675
void VectorF8(140,6750
void VectorFC(141,6825
void Vector100(144,6937
void Vector104(145,7013
void Vector108(146,7089
void Vector10C(147,7165
void Vector110(150,7278
void Vector114(151,7354
void Vector118(152,7430
void Vector11C(153,7506
void Vector120(156,7619
void Vector124(157,7695
void Vector128(158,7771
void Vector12C(159,7847
void Vector130(162,7960
void Vector134(163,8036
void Vector138(164,8112
void Vector13C(165,8188
void Vector140(168,8301
void Vector144(169,8377
void Vector148(170,8453
void Vector14C(171,8529
void Vector150(174,8642
void Vector154(175,8718
void Vector158(176,8794
void Vector15C(177,8870
void Vector160(180,8983
void Vector164(181,9059
void Vector168(182,9135
void Vector16C(183,9211
void Vector170(186,9324
void Vector174(187,9400
void Vector178(188,9476
void Vector17C(189,9552
void Vector180(192,9665
void Vector184(193,9741
void Vector188(194,9817
void Vector18C(195,9893
void Vector190(198,10006
void Vector194(199,10082
void Vector198(200,10158
void Vector19C(201,10234
void Vector1A0(204,10347
void Vector1A4(205,10423
void Vector1A8(206,10499
void Vector1AC(207,10575
void Vector1B0(210,10688
void Vector1B4(211,10764
void Vector1B8(212,10840
void Vector1BC(213,10916
void Vector1C0(216,11029
void Vector1C4(217,11105
void Vector1C8(218,11181
void Vector1CC(219,11257
void Vector1D0(222,11371
void Vector1D4(223,11447
void Vector1D8(224,11523
void Vector1DC(225,11599
void Vector1E0(228,11713
void Vector1E4(229,11789
void Vector1E8(230,11865
void Vector1EC(231,11941
void Vector1F0(234,12055
void Vector1F4(235,12131
void Vector1F8(236,12207
void Vector1FC(237,12283
void Vector200(240,12397
void Vector204(241,12473
void Vector208(242,12549
void Vector20C(243,12625
void Vector210(246,12739
void Vector214(247,12815
void Vector218(248,12891
void Vector21C(249,12967
void Vector220(252,13081
void Vector224(253,13157
void Vector228(254,13233
void Vector22C(255,13309
void Vector230(258,13423
void Vector234(259,13499
void Vector238(260,13575
void Vector23C(261,13651
void Vector240(264,13765
void Vector244(265,13841
void Vector248(266,13917
void Vector24C(267,13993
void Vector250(270,14107
void Vector254(271,14183
void Vector258(272,14259
void Vector25C(273,14335
void Vector260(276,14449
void Vector264(277,14525
void Vector268(278,14601
void Vector26C(279,14677
void Vector270(282,14791
void Vector274(283,14867
void Vector278(284,14943
void Vector27C(285,15019
void Vector280(288,15133
void Vector284(289,15209
void Vector288(290,15285
void Vector28C(291,15361
void Vector290(294,15475
void Vector294(295,15551
void Vector298(296,15627
void Vector29C(297,15703
void Vector2A0(300,15817
void Vector2A4(301,15893
void Vector2A8(302,15969
void Vector2AC(303,16045
void Vector2B0(306,16159
void Vector2B4(307,16235
void Vector2B8(308,16311
void Vector2BC(309,16387
void Vector2C0(312,16501
void Vector2C4(313,16577
void Vector2C8(314,16653
void Vector2CC(315,16729
void Vector2D0(318,16843
void Vector2D4(319,16919
void Vector2D8(320,16995
void Vector2DC(321,17071
void Vector2E0(324,17185
void Vector2E4(325,17261
void Vector2E8(326,17337
void Vector2EC(327,17413
void Vector2F0(330,17527
void Vector2F4(331,17603
void Vector2F8(332,17679
void Vector2FC(333,17755
void Vector300(336,17869
void Vector304(337,17945
void Vector308(338,18021
void Vector30C(339,18097
void Vector310(342,18211
void Vector314(343,18287
void Vector318(344,18363
void Vector31C(345,18439
void Vector320(348,18553
void Vector324(349,18629
void Vector328(350,18705
void Vector32C(351,18781
void Vector330(354,18895
void Vector334(355,18971
void Vector338(356,19047
void Vector33C(357,19123
void Vector340(360,19237
void Vector344(361,19313
void Vector348(362,19389
void Vector34C(363,19465
void Vector350(366,19579
void Vector354(367,19655
void Vector358(368,19731
void Vector35C(369,19807
void Vector360(372,19921
void Vector364(373,19997
void Vector368(374,20073
void Vector36C(375,20149
void Vector370(378,20263
void Vector374(379,20339
void Vector378(380,20415
void Vector37C(381,20491
void Vector380(384,20605
void Vector384(385,20681
void Vector388(386,20757
void Vector38C(387,20833
void Vector390(390,20947
void Vector394(391,21023
void Vector398(392,21099
void Vector39C(393,21175
void Vector3A0(396,21289
void Vector3A4(397,21365
void Vector3A8(398,21441
void Vector3AC(399,21517
void Vector3B0(402,21631
void Vector3B4(403,21707
void Vector3B8(404,21783
void Vector3BC(405,21859
void Vector3C0(408,21973
void Vector3C4(409,22049
void Vector3C8(410,22125
void Vector3CC(411,22201
void Vector3D0(414,22315
void Vector3D4(415,22391
void Vector3D8(416,22467
void Vector3DC(417,22543
void Vector3E0(420,22657
void Vector3E4(421,22733
void Vector3E8(422,22809
void Vector3EC(423,22885
void Vector3F0(426,22999
void Vector3F4(427,23075
void Vector3F8(428,23151
void Vector3FC(429,23227
vectors_t _vectors 444,23668

../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/vectors.h,770
#define _VECTORS_H_29,961
typedef void  (*irq_vector_t)irq_vector_t53,2061
  uint32_t      *init_stack;init_stack59,2200
  irq_vector_t  reset_handler;60,2230
  irq_vector_t  nmi_handler;61,2262
  irq_vector_t  hardfault_handler;62,2292
  irq_vector_t  memmanage_handler;63,2328
  irq_vector_t  busfault_handler;64,2364
  irq_vector_t  usagefault_handler;65,2399
  irq_vector_t  vector1c;66,2436
  irq_vector_t  vector20;67,2463
  irq_vector_t  vector24;68,2490
  irq_vector_t  vector28;69,2517
  irq_vector_t  svc_handler;70,2544
  irq_vector_t  debugmonitor_handler;71,2574
  irq_vector_t  vector34;72,2613
  irq_vector_t  pendsv_handler;73,2640
  irq_vector_t  systick_handler;74,2673
  irq_vector_t  vectors[vectors75,2707
} vectors_t;76,2753

../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/crt1.c,498
#define CRT1_AREAS_NUMBER 37,1249
  uint32_t              *init_text_area;init_text_area56,1989
  uint32_t              *init_area;init_area57,2031
  uint32_t              *clear_area;clear_area58,2068
  uint32_t              *no_init_area;no_init_area59,2106
} ram_init_area_t;60,2146
static const ram_init_area_t ram_areas[ram_areas95,3700
void __core_init(139,5694
void __early_init(158,6186
void __late_init(172,6634
void __default_exit(185,7063
void __init_ram_areas(195,7218

../ChibiOS/os/common/ports/ARMCMx/devices/STM32F3xx/cmparams.h,165
#define _CMPARAMS_H_32,1095
#define CORTEX_MODEL 37,1161
#define CORTEX_HAS_FPU 42,1251
#define CORTEX_PRIORITY_BITS 47,1345
#define CORTEX_NUM_VECTORS 54,1551

../ChibiOS/os/ext/CMSIS/include/core_cmFunc.h,2743
#define __CORE_CMFUNC_H39,2002
__STATIC_INLINE uint32_t __get_CONTROL(64,2727
__STATIC_INLINE void __set_CONTROL(77,3037
__STATIC_INLINE uint32_t __get_IPSR(90,3336
__STATIC_INLINE uint32_t __get_APSR(103,3614
__STATIC_INLINE uint32_t __get_xPSR(116,3892
__STATIC_INLINE uint32_t __get_PSP(129,4197
__STATIC_INLINE void __set_PSP(142,4545
__STATIC_INLINE uint32_t __get_MSP(155,4888
__STATIC_INLINE void __set_MSP(168,5224
__STATIC_INLINE uint32_t __get_PRIMASK(181,5585
__STATIC_INLINE void __set_PRIMASK(194,5883
#define __enable_fault_irq 208,6249
#define __disable_fault_irq 216,6465
__STATIC_INLINE uint32_t  __get_BASEPRI(225,6698
__STATIC_INLINE void __set_BASEPRI(238,7010
__STATIC_INLINE void __set_BASEPRI_MAX(252,7451
__STATIC_INLINE uint32_t __get_FAULTMASK(265,7785
__STATIC_INLINE void __set_FAULTMASK(278,8095
__STATIC_INLINE uint32_t __get_FPSCR(295,8587
__STATIC_INLINE void __set_FPSCR(312,8989
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(331,9530
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(342,9825
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(354,10115
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(369,10472
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(381,10787
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(396,11117
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(411,11447
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(426,11804
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(441,12194
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(453,12534
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(468,12914
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(480,13275
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(495,13620
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(508,13976
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(519,14270
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(531,14581
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(546,14939
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(559,15380
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(571,15714
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(586,16069
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(602,16535
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(624,17096

../ChibiOS/os/ext/CMSIS/include/core_cm7.h,36091
#define __CORE_CM7_H_GENERIC43,2133
#define __CM7_CMSIS_VERSION_MAIN 71,3052
#define __CM7_CMSIS_VERSION_SUB 72,3169
#define __CM7_CMSIS_VERSION 73,3286
#define __CORTEX_M 76,3478
  #define __ASM 80,3627
  #define __INLINE 81,3744
  #define __STATIC_INLINE 82,3861
  #define __ASM 85,3935
  #define __INLINE 86,4052
  #define __STATIC_INLINE 87,4169
  #define __ASM 90,4243
  #define __INLINE 91,4360
  #define __STATIC_INLINE 92,4514
  #define __ASM 95,4588
  #define __STATIC_INLINE 96,4705
  #define __ASM 99,4780
  #define __INLINE 100,4897
  #define __STATIC_INLINE 101,5014
  #define __packed104,5086
  #define __ASM 105,5106
  #define __INLINE 106,5221
  #define __STATIC_INLINE 107,5362
      #define __FPU_USED 117,5673
      #define __FPU_USED 120,5822
    #define __FPU_USED 123,5877
      #define __FPU_USED 129,6033
      #define __FPU_USED 132,6182
    #define __FPU_USED 135,6237
      #define __FPU_USED 141,6369
      #define __FPU_USED 144,6518
    #define __FPU_USED 147,6573
      #define __FPU_USED 153,6713
      #define __FPU_USED 156,6862
    #define __FPU_USED 159,6917
      #define __FPU_USED 165,7051
      #define __FPU_USED 168,7198
    #define __FPU_USED 171,7253
      #define __FPU_USED 177,7425
      #define __FPU_USED 180,7572
    #define __FPU_USED 183,7627
#define __CORE_CM7_H_DEPENDANT201,8196
    #define __CM7_REV 210,8377
    #define __FPU_PRESENT 215,8534
    #define __MPU_PRESENT 220,8692
    #define __ICACHE_PRESENT 225,8853
    #define __DCACHE_PRESENT 230,9017
    #define __DTCM_PRESENT 235,9179
    #define __NVIC_PRIO_BITS 240,9348
    #define __Vendor_SysTickConfig 245,9518
  #define   __I 259,10001
  #define   __I 261,10106
#define     __O 263,10212
#define     __IO 264,10310
    uint32_t _reserved0:_reserved0297,11265
    uint32_t GE:GE298,11363
    uint32_t _reserved1:_reserved1299,11461
    uint32_t Q:Q300,11559
    uint32_t V:V301,11657
    uint32_t C:C302,11755
    uint32_t Z:Z303,11853
    uint32_t N:N304,11951
  } b;305,12049
  uint32_t w;306,12147
} APSR_Type;307,12245
#define APSR_N_Pos 310,12294
#define APSR_N_Msk 311,12410
#define APSR_Z_Pos 313,12524
#define APSR_Z_Msk 314,12640
#define APSR_C_Pos 316,12754
#define APSR_C_Msk 317,12870
#define APSR_V_Pos 319,12984
#define APSR_V_Msk 320,13100
#define APSR_Q_Pos 322,13214
#define APSR_Q_Msk 323,13330
#define APSR_GE_Pos 325,13444
#define APSR_GE_Msk 326,13561
    uint32_t ISR:ISR335,13796
    uint32_t _reserved0:_reserved0336,13894
  } b;337,13992
  uint32_t w;338,14090
} IPSR_Type;339,14188
#define IPSR_ISR_Pos 342,14237
#define IPSR_ISR_Msk 343,14355
    uint32_t ISR:ISR352,14598
    uint32_t _reserved0:_reserved0353,14696
    uint32_t GE:GE354,14794
    uint32_t _reserved1:_reserved1355,14892
    uint32_t T:T356,14990
    uint32_t IT:IT357,15088
    uint32_t Q:Q358,15186
    uint32_t V:V359,15284
    uint32_t C:C360,15382
    uint32_t Z:Z361,15480
    uint32_t N:N362,15578
  } b;363,15676
  uint32_t w;364,15774
} xPSR_Type;365,15872
#define xPSR_N_Pos 368,15921
#define xPSR_N_Msk 369,16037
#define xPSR_Z_Pos 371,16151
#define xPSR_Z_Msk 372,16267
#define xPSR_C_Pos 374,16381
#define xPSR_C_Msk 375,16497
#define xPSR_V_Pos 377,16611
#define xPSR_V_Msk 378,16727
#define xPSR_Q_Pos 380,16841
#define xPSR_Q_Msk 381,16957
#define xPSR_IT_Pos 383,17071
#define xPSR_IT_Msk 384,17188
#define xPSR_T_Pos 386,17303
#define xPSR_T_Msk 387,17419
#define xPSR_GE_Pos 389,17533
#define xPSR_GE_Msk 390,17650
#define xPSR_ISR_Pos 392,17765
#define xPSR_ISR_Msk 393,17883
    uint32_t nPRIV:nPRIV402,18106
    uint32_t SPSEL:SPSEL403,18204
    uint32_t FPCA:FPCA404,18302
    uint32_t _reserved0:_reserved0405,18400
  } b;406,18498
  uint32_t w;407,18596
} CONTROL_Type;408,18694
#define CONTROL_FPCA_Pos 411,18749
#define CONTROL_FPCA_Msk 412,18871
#define CONTROL_SPSEL_Pos 414,18991
#define CONTROL_SPSEL_Msk 415,19114
#define CONTROL_nPRIV_Pos 417,19235
#define CONTROL_nPRIV_Msk 418,19358
  __IO uint32_t ISER[ISER433,19807
       uint32_t RESERVED0[RESERVED0434,19918
  __IO uint32_t ICER[ICER435,19950
       uint32_t RSERVED1[RSERVED1436,20061
  __IO uint32_t ISPR[ISPR437,20092
       uint32_t RESERVED2[RESERVED2438,20203
  __IO uint32_t ICPR[ICPR439,20235
       uint32_t RESERVED3[RESERVED3440,20346
  __IO uint32_t IABR[IABR441,20378
       uint32_t RESERVED4[RESERVED4442,20489
  __IO uint8_t  IP[IP443,20521
       uint32_t RESERVED5[RESERVED5444,20632
  __O  uint32_t STIR;445,20665
}  NVIC_Type;446,20776
#define NVIC_STIR_INTID_Pos 449,20850
#define NVIC_STIR_INTID_Msk 450,20973
  __I  uint32_t CPUID;465,21402
  __IO uint32_t ICSR;466,21527
  __IO uint32_t VTOR;467,21652
  __IO uint32_t AIRCR;468,21777
  __IO uint32_t SCR;469,21902
  __IO uint32_t CCR;470,22027
  __IO uint8_t  SHPR[SHPR471,22152
  __IO uint32_t SHCSR;472,22277
  __IO uint32_t CFSR;473,22402
  __IO uint32_t HFSR;474,22527
  __IO uint32_t DFSR;475,22652
  __IO uint32_t MMFAR;476,22777
  __IO uint32_t BFAR;477,22902
  __IO uint32_t AFSR;478,23027
  __I  uint32_t ID_PFR[ID_PFR479,23152
  __I  uint32_t ID_DFR;480,23277
  __I  uint32_t ID_AFR;481,23402
  __I  uint32_t ID_MFR[ID_MFR482,23527
  __I  uint32_t ID_ISAR[ID_ISAR483,23652
       uint32_t RESERVED0[RESERVED0484,23777
  __I  uint32_t CLIDR;485,23808
  __I  uint32_t CTR;486,23933
  __I  uint32_t CCSIDR;487,24058
  __IO uint32_t CSSELR;488,24183
  __IO uint32_t CPACR;489,24308
       uint32_t RESERVED3[RESERVED3490,24433
  __O  uint32_t STIR;491,24465
       uint32_t RESERVED4[RESERVED4492,24590
  __I  uint32_t MVFR0;493,24622
  __I  uint32_t MVFR1;494,24747
  __I  uint32_t MVFR2;495,24872
       uint32_t RESERVED5[RESERVED5496,24997
  __O  uint32_t ICIALLU;497,25028
       uint32_t RESERVED6[RESERVED6498,25153
  __O  uint32_t ICIMVAU;499,25184
  __O  uint32_t DCIMVAC;500,25309
  __O  uint32_t DCISW;501,25434
  __O  uint32_t DCCMVAU;502,25559
  __O  uint32_t DCCMVAC;503,25684
  __O  uint32_t DCCSW;504,25809
  __O  uint32_t DCCIMVAC;505,25934
  __O  uint32_t DCCISW;506,26059
       uint32_t RESERVED7[RESERVED7507,26184
  __IO uint32_t ITCMCR;508,26215
  __IO uint32_t DTCMCR;509,26340
  __IO uint32_t AHBPCR;510,26465
  __IO uint32_t CACR;511,26590
  __IO uint32_t AHBSCR;512,26715
       uint32_t RESERVED8[RESERVED8513,26840
  __IO uint32_t ABFSR;514,26871
} SCB_Type;515,26996
#define SCB_CPUID_IMPLEMENTER_Pos 518,27049
#define SCB_CPUID_IMPLEMENTER_Msk 519,27180
#define SCB_CPUID_VARIANT_Pos 521,27309
#define SCB_CPUID_VARIANT_Msk 522,27436
#define SCB_CPUID_ARCHITECTURE_Pos 524,27561
#define SCB_CPUID_ARCHITECTURE_Msk 525,27693
#define SCB_CPUID_PARTNO_Pos 527,27823
#define SCB_CPUID_PARTNO_Msk 528,27949
#define SCB_CPUID_REVISION_Pos 530,28073
#define SCB_CPUID_REVISION_Msk 531,28201
#define SCB_ICSR_NMIPENDSET_Pos 534,28383
#define SCB_ICSR_NMIPENDSET_Msk 535,28512
#define SCB_ICSR_PENDSVSET_Pos 537,28639
#define SCB_ICSR_PENDSVSET_Msk 538,28767
#define SCB_ICSR_PENDSVCLR_Pos 540,28893
#define SCB_ICSR_PENDSVCLR_Msk 541,29021
#define SCB_ICSR_PENDSTSET_Pos 543,29147
#define SCB_ICSR_PENDSTSET_Msk 544,29275
#define SCB_ICSR_PENDSTCLR_Pos 546,29401
#define SCB_ICSR_PENDSTCLR_Msk 547,29529
#define SCB_ICSR_ISRPREEMPT_Pos 549,29655
#define SCB_ICSR_ISRPREEMPT_Msk 550,29784
#define SCB_ICSR_ISRPENDING_Pos 552,29911
#define SCB_ICSR_ISRPENDING_Msk 553,30040
#define SCB_ICSR_VECTPENDING_Pos 555,30167
#define SCB_ICSR_VECTPENDING_Msk 556,30297
#define SCB_ICSR_RETTOBASE_Pos 558,30425
#define SCB_ICSR_RETTOBASE_Msk 559,30553
#define SCB_ICSR_VECTACTIVE_Pos 561,30679
#define SCB_ICSR_VECTACTIVE_Msk 562,30808
#define SCB_VTOR_TBLOFF_Pos 565,30987
#define SCB_VTOR_TBLOFF_Msk 566,31112
#define SCB_AIRCR_VECTKEY_Pos 569,31307
#define SCB_AIRCR_VECTKEY_Msk 570,31434
#define SCB_AIRCR_VECTKEYSTAT_Pos 572,31559
#define SCB_AIRCR_VECTKEYSTAT_Msk 573,31690
#define SCB_AIRCR_ENDIANESS_Pos 575,31819
#define SCB_AIRCR_ENDIANESS_Msk 576,31948
#define SCB_AIRCR_PRIGROUP_Pos 578,32075
#define SCB_AIRCR_PRIGROUP_Msk 579,32203
#define SCB_AIRCR_SYSRESETREQ_Pos 581,32329
#define SCB_AIRCR_SYSRESETREQ_Msk 582,32460
#define SCB_AIRCR_VECTCLRACTIVE_Pos 584,32589
#define SCB_AIRCR_VECTCLRACTIVE_Msk 585,32722
#define SCB_AIRCR_VECTRESET_Pos 587,32853
#define SCB_AIRCR_VECTRESET_Msk 588,32982
#define SCB_SCR_SEVONPEND_Pos 591,33156
#define SCB_SCR_SEVONPEND_Msk 592,33283
#define SCB_SCR_SLEEPDEEP_Pos 594,33408
#define SCB_SCR_SLEEPDEEP_Msk 595,33535
#define SCB_SCR_SLEEPONEXIT_Pos 597,33660
#define SCB_SCR_SLEEPONEXIT_Msk 598,33789
#define SCB_CCR_BP_Pos 601,33970
#define SCB_CCR_BP_Msk 602,34116
#define SCB_CCR_IC_Pos 604,34260
#define SCB_CCR_IC_Msk 605,34406
#define SCB_CCR_DC_Pos 607,34550
#define SCB_CCR_DC_Msk 608,34684
#define SCB_CCR_STKALIGN_Pos 610,34816
#define SCB_CCR_STKALIGN_Msk 611,34942
#define SCB_CCR_BFHFNMIGN_Pos 613,35066
#define SCB_CCR_BFHFNMIGN_Msk 614,35193
#define SCB_CCR_DIV_0_TRP_Pos 616,35318
#define SCB_CCR_DIV_0_TRP_Msk 617,35445
#define SCB_CCR_UNALIGN_TRP_Pos 619,35570
#define SCB_CCR_UNALIGN_TRP_Msk 620,35699
#define SCB_CCR_USERSETMPEND_Pos 622,35826
#define SCB_CCR_USERSETMPEND_Msk 623,35956
#define SCB_CCR_NONBASETHRDENA_Pos 625,36084
#define SCB_CCR_NONBASETHRDENA_Msk 626,36216
#define SCB_SHCSR_USGFAULTENA_Pos 629,36411
#define SCB_SHCSR_USGFAULTENA_Msk 630,36542
#define SCB_SHCSR_BUSFAULTENA_Pos 632,36671
#define SCB_SHCSR_BUSFAULTENA_Msk 633,36802
#define SCB_SHCSR_MEMFAULTENA_Pos 635,36931
#define SCB_SHCSR_MEMFAULTENA_Msk 636,37062
#define SCB_SHCSR_SVCALLPENDED_Pos 638,37191
#define SCB_SHCSR_SVCALLPENDED_Msk 639,37323
#define SCB_SHCSR_BUSFAULTPENDED_Pos 641,37453
#define SCB_SHCSR_BUSFAULTPENDED_Msk 642,37587
#define SCB_SHCSR_MEMFAULTPENDED_Pos 644,37719
#define SCB_SHCSR_MEMFAULTPENDED_Msk 645,37853
#define SCB_SHCSR_USGFAULTPENDED_Pos 647,37985
#define SCB_SHCSR_USGFAULTPENDED_Msk 648,38119
#define SCB_SHCSR_SYSTICKACT_Pos 650,38251
#define SCB_SHCSR_SYSTICKACT_Msk 651,38381
#define SCB_SHCSR_PENDSVACT_Pos 653,38509
#define SCB_SHCSR_PENDSVACT_Msk 654,38638
#define SCB_SHCSR_MONITORACT_Pos 656,38765
#define SCB_SHCSR_MONITORACT_Msk 657,38895
#define SCB_SHCSR_SVCALLACT_Pos 659,39023
#define SCB_SHCSR_SVCALLACT_Msk 660,39152
#define SCB_SHCSR_USGFAULTACT_Pos 662,39279
#define SCB_SHCSR_USGFAULTACT_Msk 663,39410
#define SCB_SHCSR_BUSFAULTACT_Pos 665,39539
#define SCB_SHCSR_BUSFAULTACT_Msk 666,39670
#define SCB_SHCSR_MEMFAULTACT_Pos 668,39799
#define SCB_SHCSR_MEMFAULTACT_Msk 669,39930
#define SCB_CFSR_USGFAULTSR_Pos 672,40118
#define SCB_CFSR_USGFAULTSR_Msk 673,40264
#define SCB_CFSR_BUSFAULTSR_Pos 675,40408
#define SCB_CFSR_BUSFAULTSR_Msk 676,40552
#define SCB_CFSR_MEMFAULTSR_Pos 678,40694
#define SCB_CFSR_MEMFAULTSR_Msk 679,40848
#define SCB_HFSR_DEBUGEVT_Pos 682,41051
#define SCB_HFSR_DEBUGEVT_Msk 683,41178
#define SCB_HFSR_FORCED_Pos 685,41303
#define SCB_HFSR_FORCED_Msk 686,41428
#define SCB_HFSR_VECTTBL_Pos 688,41551
#define SCB_HFSR_VECTTBL_Msk 689,41677
#define SCB_DFSR_EXTERNAL_Pos 692,41852
#define SCB_DFSR_EXTERNAL_Msk 693,41979
#define SCB_DFSR_VCATCH_Pos 695,42104
#define SCB_DFSR_VCATCH_Msk 696,42229
#define SCB_DFSR_DWTTRAP_Pos 698,42352
#define SCB_DFSR_DWTTRAP_Msk 699,42478
#define SCB_DFSR_BKPT_Pos 701,42602
#define SCB_DFSR_BKPT_Msk 702,42725
#define SCB_DFSR_HALTED_Pos 704,42846
#define SCB_DFSR_HALTED_Msk 705,42971
#define SCB_CLIDR_LOUU_Pos 708,43125
#define SCB_CLIDR_LOUU_Msk 709,43249
#define SCB_CLIDR_LOC_Pos 711,43371
#define SCB_CLIDR_LOC_Msk 712,43494
#define SCB_CTR_FORMAT_Pos 715,43642
#define SCB_CTR_FORMAT_Msk 716,43766
#define SCB_CTR_CWG_Pos 718,43888
#define SCB_CTR_CWG_Msk 719,44009
#define SCB_CTR_ERG_Pos 721,44128
#define SCB_CTR_ERG_Msk 722,44249
#define SCB_CTR_DMINLINE_Pos 724,44368
#define SCB_CTR_DMINLINE_Msk 725,44494
#define SCB_CTR_IMINLINE_Pos 727,44618
#define SCB_CTR_IMINLINE_Msk 728,44744
#define SCB_CCSIDR_WT_Pos 731,44898
#define SCB_CCSIDR_WT_Msk 732,45021
#define SCB_CCSIDR_WB_Pos 734,45142
#define SCB_CCSIDR_WB_Msk 735,45265
#define SCB_CCSIDR_RA_Pos 737,45386
#define SCB_CCSIDR_RA_Msk 738,45509
#define SCB_CCSIDR_WA_Pos 740,45630
#define SCB_CCSIDR_WA_Msk 741,45753
#define SCB_CCSIDR_NUMSETS_Pos 743,45874
#define SCB_CCSIDR_NUMSETS_Msk 744,46002
#define SCB_CCSIDR_ASSOCIATIVITY_Pos 746,46128
#define SCB_CCSIDR_ASSOCIATIVITY_Msk 747,46262
#define SCB_CCSIDR_LINESIZE_Pos 749,46394
#define SCB_CCSIDR_LINESIZE_Msk 750,46523
#define SCB_CSSELR_LEVEL_Pos 753,46687
#define SCB_CSSELR_LEVEL_Msk 754,46813
#define SCB_CSSELR_IND_Pos 756,46937
#define SCB_CSSELR_IND_Msk 757,47061
#define SCB_STIR_INTID_Pos 760,47232
#define SCB_STIR_INTID_Msk 761,47356
#define SCB_ITCMCR_SZ_Pos 764,47536
#define SCB_ITCMCR_SZ_Msk 765,47659
#define SCB_ITCMCR_RETEN_Pos 767,47780
#define SCB_ITCMCR_RETEN_Msk 768,47906
#define SCB_ITCMCR_RMW_Pos 770,48030
#define SCB_ITCMCR_RMW_Msk 771,48154
#define SCB_ITCMCR_EN_Pos 773,48276
#define SCB_ITCMCR_EN_Msk 774,48399
#define SCB_DTCMCR_SZ_Pos 777,48573
#define SCB_DTCMCR_SZ_Msk 778,48696
#define SCB_DTCMCR_RETEN_Pos 780,48817
#define SCB_DTCMCR_RETEN_Msk 781,48943
#define SCB_DTCMCR_RMW_Pos 783,49068
#define SCB_DTCMCR_RMW_Msk 784,49192
#define SCB_DTCMCR_EN_Pos 786,49314
#define SCB_DTCMCR_EN_Msk 787,49437
#define SCB_AHBPCR_SZ_Pos 790,49587
#define SCB_AHBPCR_SZ_Msk 791,49710
#define SCB_AHBPCR_EN_Pos 793,49831
#define SCB_AHBPCR_EN_Msk 794,49954
#define SCB_CACR_FORCEWT_Pos 797,50108
#define SCB_CACR_FORCEWT_Msk 798,50234
#define SCB_CACR_ECCEN_Pos 800,50358
#define SCB_CACR_ECCEN_Msk 801,50482
#define SCB_CACR_SIWT_Pos 803,50604
#define SCB_CACR_SIWT_Msk 804,50727
#define SCB_AHBSCR_INITCOUNT_Pos 807,50877
#define SCB_AHBSCR_INITCOUNT_Msk 808,51007
#define SCB_AHBSCR_TPRI_Pos 810,51135
#define SCB_AHBSCR_TPRI_Msk 811,51260
#define SCB_AHBSCR_CTL_Pos 813,51383
#define SCB_AHBSCR_CTL_Msk 814,51506
#define SCB_ABFSR_AXIMTYPE_Pos 817,51671
#define SCB_ABFSR_AXIMTYPE_Msk 818,51798
#define SCB_ABFSR_EPPB_Pos 820,51924
#define SCB_ABFSR_EPPB_Msk 821,52047
#define SCB_ABFSR_AXIM_Pos 823,52169
#define SCB_ABFSR_AXIM_Msk 824,52292
#define SCB_ABFSR_AHBP_Pos 826,52414
#define SCB_ABFSR_AHBP_Msk 827,52537
#define SCB_ABFSR_DTCM_Pos 829,52659
#define SCB_ABFSR_DTCM_Msk 830,52782
#define SCB_ABFSR_ITCM_Pos 832,52904
#define SCB_ABFSR_ITCM_Msk 833,53027
       uint32_t RESERVED0[RESERVED0848,53498
  __I  uint32_t ICTR;849,53529
  __IO uint32_t ACTLR;850,53640
} SCnSCB_Type;851,53751
#define SCnSCB_ICTR_INTLINESNUM_Pos 854,53823
#define SCnSCB_ICTR_INTLINESNUM_Msk 855,53946
#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 858,54113
#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk 859,54240
#define SCnSCB_ACTLR_DISRAMODE_Pos 861,54365
#define SCnSCB_ACTLR_DISRAMODE_Msk 862,54487
#define SCnSCB_ACTLR_FPEXCODIS_Pos 864,54607
#define SCnSCB_ACTLR_FPEXCODIS_Msk 865,54729
#define SCnSCB_ACTLR_DISFOLD_Pos 867,54849
#define SCnSCB_ACTLR_DISFOLD_Msk 868,54969
#define SCnSCB_ACTLR_DISMCYCINT_Pos 870,55087
#define SCnSCB_ACTLR_DISMCYCINT_Msk 871,55210
  __IO uint32_t CTRL;886,55637
  __IO uint32_t LOAD;887,55744
  __IO uint32_t VAL;888,55851
  __I  uint32_t CALIB;889,55958
} SysTick_Type;890,56065
#define SysTick_CTRL_COUNTFLAG_Pos 893,56137
#define SysTick_CTRL_COUNTFLAG_Msk 894,56269
#define SysTick_CTRL_CLKSOURCE_Pos 896,56399
#define SysTick_CTRL_CLKSOURCE_Msk 897,56531
#define SysTick_CTRL_TICKINT_Pos 899,56661
#define SysTick_CTRL_TICKINT_Msk 900,56791
#define SysTick_CTRL_ENABLE_Pos 902,56919
#define SysTick_CTRL_ENABLE_Msk 903,57048
#define SysTick_LOAD_RELOAD_Pos 906,57218
#define SysTick_LOAD_RELOAD_Msk 907,57347
#define SysTick_VAL_CURRENT_Pos 910,57518
#define SysTick_VAL_CURRENT_Msk 911,57647
#define SysTick_CALIB_NOREF_Pos 914,57822
#define SysTick_CALIB_NOREF_Msk 915,57951
#define SysTick_CALIB_SKEW_Pos 917,58078
#define SysTick_CALIB_SKEW_Msk 918,58206
#define SysTick_CALIB_TENMS_Pos 920,58332
#define SysTick_CALIB_TENMS_Msk 921,58461
    __O  uint8_t    u8;938,58956
    __O  uint16_t   u16;939,59069
    __O  uint32_t   u32;940,59182
  }  PORT 941,59295
       uint32_t RESERVED0[RESERVED0942,59408
  __IO uint32_t TER;943,59441
       uint32_t RESERVED1[RESERVED1944,59554
  __IO uint32_t TPR;945,59586
       uint32_t RESERVED2[RESERVED2946,59699
  __IO uint32_t TCR;947,59731
       uint32_t RESERVED3[RESERVED3948,59844
  __O  uint32_t IWR;949,59876
  __I  uint32_t IRR;950,59989
  __IO uint32_t IMCR;951,60102
       uint32_t RESERVED4[RESERVED4952,60215
  __O  uint32_t LAR;953,60247
  __I  uint32_t LSR;954,60360
       uint32_t RESERVED5[RESERVED5955,60473
  __I  uint32_t PID4;956,60504
  __I  uint32_t PID5;957,60617
  __I  uint32_t PID6;958,60730
  __I  uint32_t PID7;959,60843
  __I  uint32_t PID0;960,60956
  __I  uint32_t PID1;961,61069
  __I  uint32_t PID2;962,61182
  __I  uint32_t PID3;963,61295
  __I  uint32_t CID0;964,61408
  __I  uint32_t CID1;965,61521
  __I  uint32_t CID2;966,61634
  __I  uint32_t CID3;967,61747
} ITM_Type;968,61860
#define ITM_TPR_PRIVMASK_Pos 971,61923
#define ITM_TPR_PRIVMASK_Msk 972,62049
#define ITM_TCR_BUSY_Pos 975,62219
#define ITM_TCR_BUSY_Msk 976,62341
#define ITM_TCR_TraceBusID_Pos 978,62461
#define ITM_TCR_TraceBusID_Msk 979,62584
#define ITM_TCR_GTSFREQ_Pos 981,62705
#define ITM_TCR_GTSFREQ_Msk 982,62849
#define ITM_TCR_TSPrescale_Pos 984,62991
#define ITM_TCR_TSPrescale_Msk 985,63119
#define ITM_TCR_SWOENA_Pos 987,63245
#define ITM_TCR_SWOENA_Msk 988,63369
#define ITM_TCR_DWTENA_Pos 990,63491
#define ITM_TCR_DWTENA_Msk 991,63615
#define ITM_TCR_SYNCENA_Pos 993,63737
#define ITM_TCR_SYNCENA_Msk 994,63862
#define ITM_TCR_TSENA_Pos 996,63985
#define ITM_TCR_TSENA_Msk 997,64108
#define ITM_TCR_ITMENA_Pos 999,64229
#define ITM_TCR_ITMENA_Msk 1000,64361
#define ITM_IWR_ATVALIDM_Pos 1003,64541
#define ITM_IWR_ATVALIDM_Msk 1004,64667
#define ITM_IRR_ATREADYM_Pos 1007,64840
#define ITM_IRR_ATREADYM_Msk 1008,64966
#define ITM_IMCR_INTEGRATION_Pos 1011,65147
#define ITM_IMCR_INTEGRATION_Msk 1012,65277
#define ITM_LSR_ByteAcc_Pos 1015,65449
#define ITM_LSR_ByteAcc_Msk 1016,65574
#define ITM_LSR_Access_Pos 1018,65697
#define ITM_LSR_Access_Msk 1019,65821
#define ITM_LSR_Present_Pos 1021,65943
#define ITM_LSR_Present_Msk 1022,66068
  __IO uint32_t CTRL;1037,66523
  __IO uint32_t CYCCNT;1038,66636
  __IO uint32_t CPICNT;1039,66749
  __IO uint32_t EXCCNT;1040,66862
  __IO uint32_t SLEEPCNT;1041,66975
  __IO uint32_t LSUCNT;1042,67088
  __IO uint32_t FOLDCNT;1043,67201
  __I  uint32_t PCSR;1044,67314
  __IO uint32_t COMP0;1045,67427
  __IO uint32_t MASK0;1046,67540
  __IO uint32_t FUNCTION0;1047,67653
       uint32_t RESERVED0[RESERVED01048,67766
  __IO uint32_t COMP1;1049,67797
  __IO uint32_t MASK1;1050,67910
  __IO uint32_t FUNCTION1;1051,68023
       uint32_t RESERVED1[RESERVED11052,68136
  __IO uint32_t COMP2;1053,68167
  __IO uint32_t MASK2;1054,68280
  __IO uint32_t FUNCTION2;1055,68393
       uint32_t RESERVED2[RESERVED21056,68506
  __IO uint32_t COMP3;1057,68537
  __IO uint32_t MASK3;1058,68650
  __IO uint32_t FUNCTION3;1059,68763
       uint32_t RESERVED3[RESERVED31060,68876
  __O  uint32_t LAR;1061,68909
  __I  uint32_t LSR;1062,69022
} DWT_Type;1063,69135
#define DWT_CTRL_NUMCOMP_Pos 1066,69190
#define DWT_CTRL_NUMCOMP_Msk 1067,69313
#define DWT_CTRL_NOTRCPKT_Pos 1069,69434
#define DWT_CTRL_NOTRCPKT_Msk 1070,69558
#define DWT_CTRL_NOEXTTRIG_Pos 1072,69680
#define DWT_CTRL_NOEXTTRIG_Msk 1073,69805
#define DWT_CTRL_NOCYCCNT_Pos 1075,69928
#define DWT_CTRL_NOCYCCNT_Msk 1076,70052
#define DWT_CTRL_NOPRFCNT_Pos 1078,70174
#define DWT_CTRL_NOPRFCNT_Msk 1079,70298
#define DWT_CTRL_CYCEVTENA_Pos 1081,70420
#define DWT_CTRL_CYCEVTENA_Msk 1082,70545
#define DWT_CTRL_FOLDEVTENA_Pos 1084,70668
#define DWT_CTRL_FOLDEVTENA_Msk 1085,70794
#define DWT_CTRL_LSUEVTENA_Pos 1087,70918
#define DWT_CTRL_LSUEVTENA_Msk 1088,71043
#define DWT_CTRL_SLEEPEVTENA_Pos 1090,71166
#define DWT_CTRL_SLEEPEVTENA_Msk 1091,71293
#define DWT_CTRL_EXCEVTENA_Pos 1093,71418
#define DWT_CTRL_EXCEVTENA_Msk 1094,71543
#define DWT_CTRL_CPIEVTENA_Pos 1096,71666
#define DWT_CTRL_CPIEVTENA_Msk 1097,71791
#define DWT_CTRL_EXCTRCENA_Pos 1099,71914
#define DWT_CTRL_EXCTRCENA_Msk 1100,72039
#define DWT_CTRL_PCSAMPLENA_Pos 1102,72162
#define DWT_CTRL_PCSAMPLENA_Msk 1103,72288
#define DWT_CTRL_SYNCTAP_Pos 1105,72412
#define DWT_CTRL_SYNCTAP_Msk 1106,72535
#define DWT_CTRL_CYCTAP_Pos 1108,72656
#define DWT_CTRL_CYCTAP_Msk 1109,72778
#define DWT_CTRL_POSTINIT_Pos 1111,72898
#define DWT_CTRL_POSTINIT_Msk 1112,73022
#define DWT_CTRL_POSTPRESET_Pos 1114,73144
#define DWT_CTRL_POSTPRESET_Msk 1115,73270
#define DWT_CTRL_CYCCNTENA_Pos 1117,73394
#define DWT_CTRL_CYCCNTENA_Msk 1118,73519
#define DWT_CPICNT_CPICNT_Pos 1121,73684
#define DWT_CPICNT_CPICNT_Msk 1122,73808
#define DWT_EXCCNT_EXCCNT_Pos 1125,73987
#define DWT_EXCCNT_EXCCNT_Msk 1126,74111
#define DWT_SLEEPCNT_SLEEPCNT_Pos 1129,74277
#define DWT_SLEEPCNT_SLEEPCNT_Msk 1130,74405
#define DWT_LSUCNT_LSUCNT_Pos 1133,74573
#define DWT_LSUCNT_LSUCNT_Msk 1134,74697
#define DWT_FOLDCNT_FOLDCNT_Pos 1137,74876
#define DWT_FOLDCNT_FOLDCNT_Msk 1138,75002
#define DWT_MASK_MASK_Pos 1141,75174
#define DWT_MASK_MASK_Msk 1142,75294
#define DWT_FUNCTION_MATCHED_Pos 1145,75464
#define DWT_FUNCTION_MATCHED_Msk 1146,75591
#define DWT_FUNCTION_DATAVADDR1_Pos 1148,75716
#define DWT_FUNCTION_DATAVADDR1_Msk 1149,75846
#define DWT_FUNCTION_DATAVADDR0_Pos 1151,75974
#define DWT_FUNCTION_DATAVADDR0_Msk 1152,76104
#define DWT_FUNCTION_DATAVSIZE_Pos 1154,76232
#define DWT_FUNCTION_DATAVSIZE_Msk 1155,76361
#define DWT_FUNCTION_LNK1ENA_Pos 1157,76488
#define DWT_FUNCTION_LNK1ENA_Msk 1158,76615
#define DWT_FUNCTION_DATAVMATCH_Pos 1160,76740
#define DWT_FUNCTION_DATAVMATCH_Msk 1161,76870
#define DWT_FUNCTION_CYCMATCH_Pos 1163,76998
#define DWT_FUNCTION_CYCMATCH_Msk 1164,77126
#define DWT_FUNCTION_EMITRANGE_Pos 1166,77252
#define DWT_FUNCTION_EMITRANGE_Msk 1167,77381
#define DWT_FUNCTION_FUNCTION_Pos 1169,77508
#define DWT_FUNCTION_FUNCTION_Msk 1170,77636
  __IO uint32_t SSPSR;1185,78079
  __IO uint32_t CSPSR;1186,78192
       uint32_t RESERVED0[RESERVED01187,78299
  __IO uint32_t ACPR;1188,78330
       uint32_t RESERVED1[RESERVED11189,78439
  __IO uint32_t SPPR;1190,78471
       uint32_t RESERVED2[RESERVED21191,78573
  __I  uint32_t FFSR;1192,78606
  __IO uint32_t FFCR;1193,78713
  __I  uint32_t FSCR;1194,78821
       uint32_t RESERVED3[RESERVED31195,78935
  __I  uint32_t TRIGGER;1196,78968
  __I  uint32_t FIFO0;1197,79047
  __I  uint32_t ITATBCTR2;1198,79139
       uint32_t RESERVED4[RESERVED41199,79220
  __I  uint32_t ITATBCTR0;1200,79251
  __I  uint32_t FIFO1;1201,79332
  __IO uint32_t ITCTRL;1202,79424
       uint32_t RESERVED5[RESERVED51203,79520
  __IO uint32_t CLAIMSET;1204,79552
  __IO uint32_t CLAIMCLR;1205,79637
       uint32_t RESERVED7[RESERVED71206,79724
  __I  uint32_t DEVID;1207,79755
  __I  uint32_t DEVTYPE;1208,79837
} TPI_Type;1209,79921
#define TPI_ACPR_PRESCALER_Pos 1212,79997
#define TPI_ACPR_PRESCALER_Msk 1213,80122
#define TPI_SPPR_TXMODE_Pos 1216,80299
#define TPI_SPPR_TXMODE_Msk 1217,80421
#define TPI_FFSR_FtNonStop_Pos 1220,80600
#define TPI_FFSR_FtNonStop_Msk 1221,80725
#define TPI_FFSR_TCPresent_Pos 1223,80848
#define TPI_FFSR_TCPresent_Msk 1224,80973
#define TPI_FFSR_FtStopped_Pos 1226,81096
#define TPI_FFSR_FtStopped_Msk 1227,81221
#define TPI_FFSR_FlInProg_Pos 1229,81344
#define TPI_FFSR_FlInProg_Msk 1230,81468
#define TPI_FFCR_TrigIn_Pos 1233,81650
#define TPI_FFCR_TrigIn_Msk 1234,81772
#define TPI_FFCR_EnFCont_Pos 1236,81892
#define TPI_FFCR_EnFCont_Msk 1237,82015
#define TPI_TRIGGER_TRIGGER_Pos 1240,82176
#define TPI_TRIGGER_TRIGGER_Msk 1241,82302
#define TPI_FIFO0_ITM_ATVALID_Pos 1244,82487
#define TPI_FIFO0_ITM_ATVALID_Msk 1245,82615
#define TPI_FIFO0_ITM_bytecount_Pos 1247,82741
#define TPI_FIFO0_ITM_bytecount_Msk 1248,82871
#define TPI_FIFO0_ETM_ATVALID_Pos 1250,82999
#define TPI_FIFO0_ETM_ATVALID_Msk 1251,83127
#define TPI_FIFO0_ETM_bytecount_Pos 1253,83253
#define TPI_FIFO0_ETM_bytecount_Msk 1254,83383
#define TPI_FIFO0_ETM2_Pos 1256,83511
#define TPI_FIFO0_ETM2_Msk 1257,83632
#define TPI_FIFO0_ETM1_Pos 1259,83751
#define TPI_FIFO0_ETM1_Msk 1260,83872
#define TPI_FIFO0_ETM0_Pos 1262,83991
#define TPI_FIFO0_ETM0_Msk 1263,84112
#define TPI_ITATBCTR2_ATREADY_Pos 1266,84273
#define TPI_ITATBCTR2_ATREADY_Msk 1267,84401
#define TPI_FIFO1_ITM_ATVALID_Pos 1270,84588
#define TPI_FIFO1_ITM_ATVALID_Msk 1271,84716
#define TPI_FIFO1_ITM_bytecount_Pos 1273,84842
#define TPI_FIFO1_ITM_bytecount_Msk 1274,84972
#define TPI_FIFO1_ETM_ATVALID_Pos 1276,85100
#define TPI_FIFO1_ETM_ATVALID_Msk 1277,85228
#define TPI_FIFO1_ETM_bytecount_Pos 1279,85354
#define TPI_FIFO1_ETM_bytecount_Msk 1280,85484
#define TPI_FIFO1_ITM2_Pos 1282,85612
#define TPI_FIFO1_ITM2_Msk 1283,85733
#define TPI_FIFO1_ITM1_Pos 1285,85852
#define TPI_FIFO1_ITM1_Msk 1286,85973
#define TPI_FIFO1_ITM0_Pos 1288,86092
#define TPI_FIFO1_ITM0_Msk 1289,86213
#define TPI_ITATBCTR0_ATREADY_Pos 1292,86374
#define TPI_ITATBCTR0_ATREADY_Msk 1293,86502
#define TPI_ITCTRL_Mode_Pos 1296,86685
#define TPI_ITCTRL_Mode_Msk 1297,86807
#define TPI_DEVID_NRZVALID_Pos 1300,86965
#define TPI_DEVID_NRZVALID_Msk 1301,87090
#define TPI_DEVID_MANCVALID_Pos 1303,87213
#define TPI_DEVID_MANCVALID_Msk 1304,87339
#define TPI_DEVID_PTINVALID_Pos 1306,87463
#define TPI_DEVID_PTINVALID_Msk 1307,87589
#define TPI_DEVID_MinBufSz_Pos 1309,87713
#define TPI_DEVID_MinBufSz_Msk 1310,87838
#define TPI_DEVID_AsynClkIn_Pos 1312,87961
#define TPI_DEVID_AsynClkIn_Msk 1313,88087
#define TPI_DEVID_NrTraceInput_Pos 1315,88211
#define TPI_DEVID_NrTraceInput_Msk 1316,88340
#define TPI_DEVTYPE_MajorType_Pos 1319,88507
#define TPI_DEVTYPE_MajorType_Msk 1320,88635
#define TPI_DEVTYPE_SubType_Pos 1322,88761
#define TPI_DEVTYPE_SubType_Msk 1323,88887
  __I  uint32_t TYPE;1339,89351
  __IO uint32_t CTRL;1340,89469
  __IO uint32_t RNR;1341,89587
  __IO uint32_t RBAR;1342,89705
  __IO uint32_t RASR;1343,89823
  __IO uint32_t RBAR_A1;1344,89941
  __IO uint32_t RASR_A1;1345,90059
  __IO uint32_t RBAR_A2;1346,90177
  __IO uint32_t RASR_A2;1347,90295
  __IO uint32_t RBAR_A3;1348,90413
  __IO uint32_t RASR_A3;1349,90531
} MPU_Type;1350,90649
#define MPU_TYPE_IREGION_Pos 1353,90689
#define MPU_TYPE_IREGION_Msk 1354,90815
#define MPU_TYPE_DREGION_Pos 1356,90939
#define MPU_TYPE_DREGION_Msk 1357,91065
#define MPU_TYPE_SEPARATE_Pos 1359,91189
#define MPU_TYPE_SEPARATE_Msk 1360,91316
#define MPU_CTRL_PRIVDEFENA_Pos 1363,91469
#define MPU_CTRL_PRIVDEFENA_Msk 1364,91598
#define MPU_CTRL_HFNMIENA_Pos 1366,91725
#define MPU_CTRL_HFNMIENA_Msk 1367,91852
#define MPU_CTRL_ENABLE_Pos 1369,91977
#define MPU_CTRL_ENABLE_Msk 1370,92102
#define MPU_RNR_REGION_Pos 1373,92259
#define MPU_RNR_REGION_Msk 1374,92383
#define MPU_RBAR_ADDR_Pos 1377,92545
#define MPU_RBAR_ADDR_Msk 1378,92668
#define MPU_RBAR_VALID_Pos 1380,92789
#define MPU_RBAR_VALID_Msk 1381,92913
#define MPU_RBAR_REGION_Pos 1383,93035
#define MPU_RBAR_REGION_Msk 1384,93160
#define MPU_RASR_ATTRS_Pos 1387,93329
#define MPU_RASR_ATTRS_Msk 1388,93474
#define MPU_RASR_XN_Pos 1390,93617
#define MPU_RASR_XN_Msk 1391,93744
#define MPU_RASR_AP_Pos 1393,93869
#define MPU_RASR_AP_Msk 1394,93996
#define MPU_RASR_TEX_Pos 1396,94121
#define MPU_RASR_TEX_Msk 1397,94249
#define MPU_RASR_S_Pos 1399,94375
#define MPU_RASR_S_Msk 1400,94501
#define MPU_RASR_C_Pos 1402,94625
#define MPU_RASR_C_Msk 1403,94751
#define MPU_RASR_B_Pos 1405,94875
#define MPU_RASR_B_Msk 1406,95001
#define MPU_RASR_SRD_Pos 1408,95125
#define MPU_RASR_SRD_Msk 1409,95262
#define MPU_RASR_SIZE_Pos 1411,95397
#define MPU_RASR_SIZE_Msk 1412,95533
#define MPU_RASR_ENABLE_Pos 1414,95667
#define MPU_RASR_ENABLE_Msk 1415,95803
       uint32_t RESERVED0[RESERVED01432,96279
  __IO uint32_t FPCCR;1433,96310
  __IO uint32_t FPCAR;1434,96435
  __IO uint32_t FPDSCR;1435,96560
  __I  uint32_t MVFR0;1436,96685
  __I  uint32_t MVFR1;1437,96810
  __I  uint32_t MVFR2;1438,96935
} FPU_Type;1439,97060
#define FPU_FPCCR_ASPEN_Pos 1442,97122
#define FPU_FPCCR_ASPEN_Msk 1443,97247
#define FPU_FPCCR_LSPEN_Pos 1445,97370
#define FPU_FPCCR_LSPEN_Msk 1446,97491
#define FPU_FPCCR_MONRDY_Pos 1448,97614
#define FPU_FPCCR_MONRDY_Msk 1449,97736
#define FPU_FPCCR_BFRDY_Pos 1451,97860
#define FPU_FPCCR_BFRDY_Msk 1452,97981
#define FPU_FPCCR_MMRDY_Pos 1454,98104
#define FPU_FPCCR_MMRDY_Msk 1455,98225
#define FPU_FPCCR_HFRDY_Pos 1457,98348
#define FPU_FPCCR_HFRDY_Msk 1458,98469
#define FPU_FPCCR_THREAD_Pos 1460,98592
#define FPU_FPCCR_THREAD_Msk 1461,98726
#define FPU_FPCCR_USER_Pos 1463,98865
#define FPU_FPCCR_USER_Msk 1464,99000
#define FPU_FPCCR_LSPACT_Pos 1466,99133
#define FPU_FPCCR_LSPACT_Msk 1467,99283
#define FPU_FPCAR_ADDRESS_Pos 1470,99478
#define FPU_FPCAR_ADDRESS_Msk 1471,99605
#define FPU_FPDSCR_AHP_Pos 1474,99784
#define FPU_FPDSCR_AHP_Msk 1475,99908
#define FPU_FPDSCR_DN_Pos 1477,100030
#define FPU_FPDSCR_DN_Msk 1478,100153
#define FPU_FPDSCR_FZ_Pos 1480,100274
#define FPU_FPDSCR_FZ_Msk 1481,100397
#define FPU_FPDSCR_RMode_Pos 1483,100518
#define FPU_FPDSCR_RMode_Msk 1484,100644
#define FPU_MVFR0_FP_rounding_modes_Pos 1487,100807
#define FPU_MVFR0_FP_rounding_modes_Msk 1488,100945
#define FPU_MVFR0_Short_vectors_Pos 1490,101081
#define FPU_MVFR0_Short_vectors_Msk 1491,101215
#define FPU_MVFR0_Square_root_Pos 1493,101347
#define FPU_MVFR0_Square_root_Msk 1494,101479
#define FPU_MVFR0_Divide_Pos 1496,101609
#define FPU_MVFR0_Divide_Msk 1497,101736
#define FPU_MVFR0_FP_excep_trapping_Pos 1499,101861
#define FPU_MVFR0_FP_excep_trapping_Msk 1500,102003
#define FPU_MVFR0_Double_precision_Pos 1502,102143
#define FPU_MVFR0_Double_precision_Msk 1503,102280
#define FPU_MVFR0_Single_precision_Pos 1505,102415
#define FPU_MVFR0_Single_precision_Msk 1506,102552
#define FPU_MVFR0_A_SIMD_registers_Pos 1508,102687
#define FPU_MVFR0_A_SIMD_registers_Msk 1509,102824
#define FPU_MVFR1_FP_fused_MAC_Pos 1512,102998
#define FPU_MVFR1_FP_fused_MAC_Msk 1513,103131
#define FPU_MVFR1_FP_HPFP_Pos 1515,103262
#define FPU_MVFR1_FP_HPFP_Msk 1516,103390
#define FPU_MVFR1_D_NaN_mode_Pos 1518,103516
#define FPU_MVFR1_D_NaN_mode_Msk 1519,103647
#define FPU_MVFR1_FtZ_mode_Pos 1521,103776
#define FPU_MVFR1_FtZ_mode_Msk 1522,103905
  __IO uint32_t DHCSR;1540,104397
  __O  uint32_t DCRSR;1541,104513
  __IO uint32_t DCRDR;1542,104629
  __IO uint32_t DEMCR;1543,104745
} CoreDebug_Type;1544,104861
#define CoreDebug_DHCSR_DBGKEY_Pos 1547,104931
#define CoreDebug_DHCSR_DBGKEY_Msk 1548,105063
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1550,105193
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1551,105329
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1553,105463
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1554,105600
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1556,105735
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1557,105869
#define CoreDebug_DHCSR_S_SLEEP_Pos 1559,106001
#define CoreDebug_DHCSR_S_SLEEP_Msk 1560,106134
#define CoreDebug_DHCSR_S_HALT_Pos 1562,106265
#define CoreDebug_DHCSR_S_HALT_Msk 1563,106397
#define CoreDebug_DHCSR_S_REGRDY_Pos 1565,106527
#define CoreDebug_DHCSR_S_REGRDY_Msk 1566,106661
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1568,106793
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1569,106930
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1571,107065
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1572,107201
#define CoreDebug_DHCSR_C_STEP_Pos 1574,107335
#define CoreDebug_DHCSR_C_STEP_Msk 1575,107467
#define CoreDebug_DHCSR_C_HALT_Pos 1577,107597
#define CoreDebug_DHCSR_C_HALT_Msk 1578,107729
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1580,107859
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1581,107994
#define CoreDebug_DCRSR_REGWnR_Pos 1584,108172
#define CoreDebug_DCRSR_REGWnR_Msk 1585,108304
#define CoreDebug_DCRSR_REGSEL_Pos 1587,108434
#define CoreDebug_DCRSR_REGSEL_Msk 1588,108566
#define CoreDebug_DEMCR_TRCENA_Pos 1591,108748
#define CoreDebug_DEMCR_TRCENA_Msk 1592,108880
#define CoreDebug_DEMCR_MON_REQ_Pos 1594,109010
#define CoreDebug_DEMCR_MON_REQ_Msk 1595,109143
#define CoreDebug_DEMCR_MON_STEP_Pos 1597,109274
#define CoreDebug_DEMCR_MON_STEP_Msk 1598,109408
#define CoreDebug_DEMCR_MON_PEND_Pos 1600,109540
#define CoreDebug_DEMCR_MON_PEND_Msk 1601,109674
#define CoreDebug_DEMCR_MON_EN_Pos 1603,109806
#define CoreDebug_DEMCR_MON_EN_Msk 1604,109938
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1606,110068
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1607,110204
#define CoreDebug_DEMCR_VC_INTERR_Pos 1609,110338
#define CoreDebug_DEMCR_VC_INTERR_Msk 1610,110473
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1612,110606
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1613,110741
#define CoreDebug_DEMCR_VC_STATERR_Pos 1615,110874
#define CoreDebug_DEMCR_VC_STATERR_Msk 1616,111010
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1618,111144
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1619,111279
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1621,111412
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1622,111548
#define CoreDebug_DEMCR_VC_MMERR_Pos 1624,111682
#define CoreDebug_DEMCR_VC_MMERR_Msk 1625,111816
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1627,111948
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1628,112086
#define SCS_BASE 1640,112485
#define ITM_BASE 1641,112599
#define DWT_BASE 1642,112713
#define TPI_BASE 1643,112827
#define CoreDebug_BASE 1644,112941
#define SysTick_BASE 1645,113055
#define NVIC_BASE 1646,113169
#define SCB_BASE 1647,113283
#define SCnSCB 1649,113399
#define SCB 1650,113513
#define SysTick 1651,113627
#define NVIC 1652,113741
#define ITM 1653,113855
#define DWT 1654,113969
#define TPI 1655,114083
#define CoreDebug 1656,114197
  #define MPU_BASE 1659,114339
  #define MPU 1660,114453
  #define FPU_BASE 1664,114603
  #define FPU 1665,114717
__STATIC_INLINE void NVIC_SetPriorityGrouping(1702,116054
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1722,117026
__STATIC_INLINE void NVIC_EnableIRQ(1734,117399
__STATIC_INLINE void NVIC_DisableIRQ(1746,117790
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1762,118292
__STATIC_INLINE void NVIC_SetPendingIRQ(1774,118686
__STATIC_INLINE void NVIC_ClearPendingIRQ(1786,119056
__STATIC_INLINE uint32_t NVIC_GetActive(1801,119521
__STATIC_INLINE void NVIC_SetPriority(1816,119985
__STATIC_INLINE uint32_t NVIC_GetPriority(1838,120822
__STATIC_INLINE uint32_t NVIC_EncodePriority 1862,121800
__STATIC_INLINE void NVIC_DecodePriority 1890,123305
__STATIC_INLINE void NVIC_SystemReset(1908,124273
__STATIC_INLINE uint32_t SCB_GetFPUType(1937,125494
#define CCSIDR_WAYS(1964,126220
#define CCSIDR_SETS(1965,126323
#define CCSIDR_LSSHIFT(1966,126426
__STATIC_INLINE void SCB_EnableICache 1973,126603
__STATIC_INLINE void SCB_DisableICache 1990,126958
__STATIC_INLINE void SCB_InvalidateICache 2007,127320
__STATIC_INLINE void SCB_EnableDCache 2023,127572
__STATIC_INLINE void SCB_DisableDCache 2059,128515
__STATIC_INLINE void SCB_InvalidateDCache 2095,129462
__STATIC_INLINE void SCB_CleanDCache 2128,130325
__STATIC_INLINE void SCB_CleanInvalidateDCache 2161,131207
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr 2196,132290
__STATIC_INLINE void SCB_CleanDCache_by_Addr 2223,133056
__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr 2250,133843
__STATIC_INLINE uint32_t SysTick_Config(2299,135347
#define                 ITM_RXBUFFER_EMPTY 2326,136607
__STATIC_INLINE uint32_t ITM_SendChar 2339,137137
__STATIC_INLINE int32_t ITM_ReceiveChar 2358,137686
__STATIC_INLINE int32_t ITM_CheckChar 2377,138229

../ChibiOS/os/ext/CMSIS/include/arm_const_structs.h,37
#define _ARM_CONST_STRUCTS_H44,2138

../ChibiOS/os/ext/CMSIS/include/core_cm0plus.h,9228
#define __CORE_CM0PLUS_H_GENERIC43,2142
#define __CM0PLUS_CMSIS_VERSION_MAIN 71,3067
#define __CM0PLUS_CMSIS_VERSION_SUB 72,3184
#define __CM0PLUS_CMSIS_VERSION 73,3301
#define __CORTEX_M 76,3500
  #define __ASM 80,3649
  #define __INLINE 81,3766
  #define __STATIC_INLINE 82,3883
  #define __ASM 85,3957
  #define __INLINE 86,4074
  #define __STATIC_INLINE 87,4191
  #define __ASM 90,4265
  #define __INLINE 91,4382
  #define __STATIC_INLINE 92,4536
  #define __ASM 95,4610
  #define __STATIC_INLINE 96,4727
  #define __ASM 99,4802
  #define __INLINE 100,4919
  #define __STATIC_INLINE 101,5036
  #define __packed104,5108
  #define __ASM 105,5128
  #define __INLINE 106,5243
  #define __STATIC_INLINE 107,5384
#define __FPU_USED 114,5545
#define __CORE_CM0PLUS_H_DEPENDANT160,7105
    #define __CM0PLUS_REV 169,7294
    #define __MPU_PRESENT 174,7457
    #define __VTOR_PRESENT 179,7616
    #define __NVIC_PRIO_BITS 184,7778
    #define __Vendor_SysTickConfig 189,7948
  #define   __I 203,8431
  #define   __I 205,8536
#define     __O 207,8642
#define     __IO 208,8740
    uint32_t _reserved0:_reserved0239,9648
    uint32_t V:V240,9746
    uint32_t C:C241,9844
    uint32_t Z:Z242,9942
    uint32_t N:N243,10040
  } b;244,10138
  uint32_t w;245,10236
} APSR_Type;246,10334
#define APSR_N_Pos 249,10383
#define APSR_N_Msk 250,10499
#define APSR_Z_Pos 252,10613
#define APSR_Z_Msk 253,10729
#define APSR_C_Pos 255,10843
#define APSR_C_Msk 256,10959
#define APSR_V_Pos 258,11073
#define APSR_V_Msk 259,11189
    uint32_t ISR:ISR268,11423
    uint32_t _reserved0:_reserved0269,11521
  } b;270,11619
  uint32_t w;271,11717
} IPSR_Type;272,11815
#define IPSR_ISR_Pos 275,11864
#define IPSR_ISR_Msk 276,11982
    uint32_t ISR:ISR285,12225
    uint32_t _reserved0:_reserved0286,12323
    uint32_t T:T287,12421
    uint32_t _reserved1:_reserved1288,12519
    uint32_t V:V289,12617
    uint32_t C:C290,12715
    uint32_t Z:Z291,12813
    uint32_t N:N292,12911
  } b;293,13009
  uint32_t w;294,13107
} xPSR_Type;295,13205
#define xPSR_N_Pos 298,13254
#define xPSR_N_Msk 299,13370
#define xPSR_Z_Pos 301,13484
#define xPSR_Z_Msk 302,13600
#define xPSR_C_Pos 304,13714
#define xPSR_C_Msk 305,13830
#define xPSR_V_Pos 307,13944
#define xPSR_V_Msk 308,14060
#define xPSR_T_Pos 310,14174
#define xPSR_T_Msk 311,14290
#define xPSR_ISR_Pos 313,14404
#define xPSR_ISR_Msk 314,14522
    uint32_t nPRIV:nPRIV323,14745
    uint32_t SPSEL:SPSEL324,14843
    uint32_t _reserved1:_reserved1325,14941
  } b;326,15039
  uint32_t w;327,15137
} CONTROL_Type;328,15235
#define CONTROL_SPSEL_Pos 331,15290
#define CONTROL_SPSEL_Msk 332,15413
#define CONTROL_nPRIV_Pos 334,15534
#define CONTROL_nPRIV_Msk 335,15657
  __IO uint32_t ISER[ISER350,16106
       uint32_t RESERVED0[RESERVED0351,16217
  __IO uint32_t ICER[ICER352,16249
       uint32_t RSERVED1[RSERVED1353,16361
  __IO uint32_t ISPR[ISPR354,16392
       uint32_t RESERVED2[RESERVED2355,16504
  __IO uint32_t ICPR[ICPR356,16536
       uint32_t RESERVED3[RESERVED3357,16648
       uint32_t RESERVED4[RESERVED4358,16680
  __IO uint32_t IP[IP359,16712
}  NVIC_Type;360,16824
  __I  uint32_t CPUID;375,17149
  __IO uint32_t ICSR;376,17274
  __IO uint32_t VTOR;378,17426
       uint32_t RESERVED0;380,17558
  __IO uint32_t AIRCR;382,17594
  __IO uint32_t SCR;383,17719
  __IO uint32_t CCR;384,17844
       uint32_t RESERVED1;385,17969
  __IO uint32_t SHP[SHP386,17997
  __IO uint32_t SHCSR;387,18122
} SCB_Type;388,18247
#define SCB_CPUID_IMPLEMENTER_Pos 391,18300
#define SCB_CPUID_IMPLEMENTER_Msk 392,18431
#define SCB_CPUID_VARIANT_Pos 394,18560
#define SCB_CPUID_VARIANT_Msk 395,18687
#define SCB_CPUID_ARCHITECTURE_Pos 397,18812
#define SCB_CPUID_ARCHITECTURE_Msk 398,18944
#define SCB_CPUID_PARTNO_Pos 400,19074
#define SCB_CPUID_PARTNO_Msk 401,19200
#define SCB_CPUID_REVISION_Pos 403,19324
#define SCB_CPUID_REVISION_Msk 404,19452
#define SCB_ICSR_NMIPENDSET_Pos 407,19634
#define SCB_ICSR_NMIPENDSET_Msk 408,19763
#define SCB_ICSR_PENDSVSET_Pos 410,19890
#define SCB_ICSR_PENDSVSET_Msk 411,20018
#define SCB_ICSR_PENDSVCLR_Pos 413,20144
#define SCB_ICSR_PENDSVCLR_Msk 414,20272
#define SCB_ICSR_PENDSTSET_Pos 416,20398
#define SCB_ICSR_PENDSTSET_Msk 417,20526
#define SCB_ICSR_PENDSTCLR_Pos 419,20652
#define SCB_ICSR_PENDSTCLR_Msk 420,20780
#define SCB_ICSR_ISRPREEMPT_Pos 422,20906
#define SCB_ICSR_ISRPREEMPT_Msk 423,21035
#define SCB_ICSR_ISRPENDING_Pos 425,21162
#define SCB_ICSR_ISRPENDING_Msk 426,21291
#define SCB_ICSR_VECTPENDING_Pos 428,21418
#define SCB_ICSR_VECTPENDING_Msk 429,21548
#define SCB_ICSR_VECTACTIVE_Pos 431,21676
#define SCB_ICSR_VECTACTIVE_Msk 432,21805
#define SCB_VTOR_TBLOFF_Pos 436,22015
#define SCB_VTOR_TBLOFF_Msk 437,22140
#define SCB_AIRCR_VECTKEY_Pos 441,22343
#define SCB_AIRCR_VECTKEY_Msk 442,22470
#define SCB_AIRCR_VECTKEYSTAT_Pos 444,22595
#define SCB_AIRCR_VECTKEYSTAT_Msk 445,22726
#define SCB_AIRCR_ENDIANESS_Pos 447,22855
#define SCB_AIRCR_ENDIANESS_Msk 448,22984
#define SCB_AIRCR_SYSRESETREQ_Pos 450,23111
#define SCB_AIRCR_SYSRESETREQ_Msk 451,23242
#define SCB_AIRCR_VECTCLRACTIVE_Pos 453,23371
#define SCB_AIRCR_VECTCLRACTIVE_Msk 454,23504
#define SCB_SCR_SEVONPEND_Pos 457,23682
#define SCB_SCR_SEVONPEND_Msk 458,23809
#define SCB_SCR_SLEEPDEEP_Pos 460,23934
#define SCB_SCR_SLEEPDEEP_Msk 461,24061
#define SCB_SCR_SLEEPONEXIT_Pos 463,24186
#define SCB_SCR_SLEEPONEXIT_Msk 464,24315
#define SCB_CCR_STKALIGN_Pos 467,24496
#define SCB_CCR_STKALIGN_Msk 468,24622
#define SCB_CCR_UNALIGN_TRP_Pos 470,24746
#define SCB_CCR_UNALIGN_TRP_Msk 471,24875
#define SCB_SHCSR_SVCALLPENDED_Pos 474,25067
#define SCB_SHCSR_SVCALLPENDED_Msk 475,25199
  __IO uint32_t CTRL;490,25630
  __IO uint32_t LOAD;491,25737
  __IO uint32_t VAL;492,25844
  __I  uint32_t CALIB;493,25951
} SysTick_Type;494,26058
#define SysTick_CTRL_COUNTFLAG_Pos 497,26130
#define SysTick_CTRL_COUNTFLAG_Msk 498,26262
#define SysTick_CTRL_CLKSOURCE_Pos 500,26392
#define SysTick_CTRL_CLKSOURCE_Msk 501,26524
#define SysTick_CTRL_TICKINT_Pos 503,26654
#define SysTick_CTRL_TICKINT_Msk 504,26784
#define SysTick_CTRL_ENABLE_Pos 506,26912
#define SysTick_CTRL_ENABLE_Msk 507,27041
#define SysTick_LOAD_RELOAD_Pos 510,27211
#define SysTick_LOAD_RELOAD_Msk 511,27340
#define SysTick_VAL_CURRENT_Pos 514,27511
#define SysTick_VAL_CURRENT_Msk 515,27640
#define SysTick_CALIB_NOREF_Pos 518,27815
#define SysTick_CALIB_NOREF_Msk 519,27944
#define SysTick_CALIB_SKEW_Pos 521,28071
#define SysTick_CALIB_SKEW_Msk 522,28199
#define SysTick_CALIB_TENMS_Pos 524,28325
#define SysTick_CALIB_TENMS_Msk 525,28454
  __I  uint32_t TYPE;540,28918
  __IO uint32_t CTRL;541,29036
  __IO uint32_t RNR;542,29154
  __IO uint32_t RBAR;543,29272
  __IO uint32_t RASR;544,29390
} MPU_Type;545,29508
#define MPU_TYPE_IREGION_Pos 548,29548
#define MPU_TYPE_IREGION_Msk 549,29674
#define MPU_TYPE_DREGION_Pos 551,29798
#define MPU_TYPE_DREGION_Msk 552,29924
#define MPU_TYPE_SEPARATE_Pos 554,30048
#define MPU_TYPE_SEPARATE_Msk 555,30175
#define MPU_CTRL_PRIVDEFENA_Pos 558,30328
#define MPU_CTRL_PRIVDEFENA_Msk 559,30457
#define MPU_CTRL_HFNMIENA_Pos 561,30584
#define MPU_CTRL_HFNMIENA_Msk 562,30711
#define MPU_CTRL_ENABLE_Pos 564,30836
#define MPU_CTRL_ENABLE_Msk 565,30961
#define MPU_RNR_REGION_Pos 568,31118
#define MPU_RNR_REGION_Msk 569,31242
#define MPU_RBAR_ADDR_Pos 572,31404
#define MPU_RBAR_ADDR_Msk 573,31527
#define MPU_RBAR_VALID_Pos 575,31648
#define MPU_RBAR_VALID_Msk 576,31772
#define MPU_RBAR_REGION_Pos 578,31894
#define MPU_RBAR_REGION_Msk 579,32019
#define MPU_RASR_ATTRS_Pos 582,32188
#define MPU_RASR_ATTRS_Msk 583,32333
#define MPU_RASR_XN_Pos 585,32476
#define MPU_RASR_XN_Msk 586,32603
#define MPU_RASR_AP_Pos 588,32728
#define MPU_RASR_AP_Msk 589,32855
#define MPU_RASR_TEX_Pos 591,32980
#define MPU_RASR_TEX_Msk 592,33108
#define MPU_RASR_S_Pos 594,33234
#define MPU_RASR_S_Msk 595,33360
#define MPU_RASR_C_Pos 597,33484
#define MPU_RASR_C_Msk 598,33610
#define MPU_RASR_B_Pos 600,33734
#define MPU_RASR_B_Msk 601,33860
#define MPU_RASR_SRD_Pos 603,33984
#define MPU_RASR_SRD_Msk 604,34121
#define MPU_RASR_SIZE_Pos 606,34256
#define MPU_RASR_SIZE_Msk 607,34392
#define MPU_RASR_ENABLE_Pos 609,34526
#define MPU_RASR_ENABLE_Msk 610,34662
#define SCS_BASE 633,35457
#define SysTick_BASE 634,35570
#define NVIC_BASE 635,35683
#define SCB_BASE 636,35796
#define SCB 638,35911
#define SysTick 639,36025
#define NVIC 640,36139
  #define MPU_BASE 643,36281
  #define MPU 644,36395
#define _BIT_SHIFT(672,37411
#define _SHP_IDX(673,37511
#define _IP_IDX(674,37611
__STATIC_INLINE void NVIC_EnableIRQ(683,37932
__STATIC_INLINE void NVIC_DisableIRQ(695,38290
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(711,38759
__STATIC_INLINE void NVIC_SetPendingIRQ(723,39120
__STATIC_INLINE void NVIC_ClearPendingIRQ(735,39457
__STATIC_INLINE void NVIC_SetPriority(750,39857
__STATIC_INLINE uint32_t NVIC_GetPriority(774,40832
__STATIC_INLINE void NVIC_SystemReset(790,41296
__STATIC_INLINE uint32_t SysTick_Config(828,42862

../ChibiOS/os/ext/CMSIS/include/core_cm3.h,26936
#define __CORE_CM3_H_GENERIC43,2133
#define __CM3_CMSIS_VERSION_MAIN 71,3052
#define __CM3_CMSIS_VERSION_SUB 72,3169
#define __CM3_CMSIS_VERSION 73,3286
#define __CORTEX_M 76,3478
  #define __ASM 80,3627
  #define __INLINE 81,3744
  #define __STATIC_INLINE 82,3861
  #define __ASM 85,3935
  #define __INLINE 86,4052
  #define __STATIC_INLINE 87,4169
  #define __ASM 90,4243
  #define __INLINE 91,4360
  #define __STATIC_INLINE 92,4514
  #define __ASM 95,4588
  #define __STATIC_INLINE 96,4705
  #define __ASM 99,4780
  #define __INLINE 100,4897
  #define __STATIC_INLINE 101,5014
  #define __packed104,5086
  #define __ASM 105,5106
  #define __INLINE 106,5221
  #define __STATIC_INLINE 107,5362
#define __FPU_USED 114,5523
#define __CORE_CM3_H_DEPENDANT160,7075
    #define __CM3_REV 169,7256
    #define __MPU_PRESENT 174,7413
    #define __NVIC_PRIO_BITS 179,7574
    #define __Vendor_SysTickConfig 184,7744
  #define   __I 198,8227
  #define   __I 200,8332
#define     __O 202,8438
#define     __IO 203,8536
    uint32_t _reserved0:_reserved0235,9468
    uint32_t Q:Q236,9566
    uint32_t V:V237,9664
    uint32_t C:C238,9762
    uint32_t Z:Z239,9860
    uint32_t N:N240,9958
  } b;241,10056
  uint32_t w;242,10154
} APSR_Type;243,10252
#define APSR_N_Pos 246,10301
#define APSR_N_Msk 247,10417
#define APSR_Z_Pos 249,10531
#define APSR_Z_Msk 250,10647
#define APSR_C_Pos 252,10761
#define APSR_C_Msk 253,10877
#define APSR_V_Pos 255,10991
#define APSR_V_Msk 256,11107
#define APSR_Q_Pos 258,11221
#define APSR_Q_Msk 259,11337
    uint32_t ISR:ISR268,11571
    uint32_t _reserved0:_reserved0269,11669
  } b;270,11767
  uint32_t w;271,11865
} IPSR_Type;272,11963
#define IPSR_ISR_Pos 275,12012
#define IPSR_ISR_Msk 276,12130
    uint32_t ISR:ISR285,12373
    uint32_t _reserved0:_reserved0286,12471
    uint32_t T:T287,12569
    uint32_t IT:IT288,12667
    uint32_t Q:Q289,12765
    uint32_t V:V290,12863
    uint32_t C:C291,12961
    uint32_t Z:Z292,13059
    uint32_t N:N293,13157
  } b;294,13255
  uint32_t w;295,13353
} xPSR_Type;296,13451
#define xPSR_N_Pos 299,13500
#define xPSR_N_Msk 300,13616
#define xPSR_Z_Pos 302,13730
#define xPSR_Z_Msk 303,13846
#define xPSR_C_Pos 305,13960
#define xPSR_C_Msk 306,14076
#define xPSR_V_Pos 308,14190
#define xPSR_V_Msk 309,14306
#define xPSR_Q_Pos 311,14420
#define xPSR_Q_Msk 312,14536
#define xPSR_IT_Pos 314,14650
#define xPSR_IT_Msk 315,14767
#define xPSR_T_Pos 317,14882
#define xPSR_T_Msk 318,14998
#define xPSR_ISR_Pos 320,15112
#define xPSR_ISR_Msk 321,15230
    uint32_t nPRIV:nPRIV330,15453
    uint32_t SPSEL:SPSEL331,15551
    uint32_t _reserved1:_reserved1332,15649
  } b;333,15747
  uint32_t w;334,15845
} CONTROL_Type;335,15943
#define CONTROL_SPSEL_Pos 338,15998
#define CONTROL_SPSEL_Msk 339,16121
#define CONTROL_nPRIV_Pos 341,16242
#define CONTROL_nPRIV_Msk 342,16365
  __IO uint32_t ISER[ISER357,16814
       uint32_t RESERVED0[RESERVED0358,16925
  __IO uint32_t ICER[ICER359,16957
       uint32_t RSERVED1[RSERVED1360,17068
  __IO uint32_t ISPR[ISPR361,17099
       uint32_t RESERVED2[RESERVED2362,17210
  __IO uint32_t ICPR[ICPR363,17242
       uint32_t RESERVED3[RESERVED3364,17353
  __IO uint32_t IABR[IABR365,17385
       uint32_t RESERVED4[RESERVED4366,17496
  __IO uint8_t  IP[IP367,17528
       uint32_t RESERVED5[RESERVED5368,17639
  __O  uint32_t STIR;369,17672
}  NVIC_Type;370,17783
#define NVIC_STIR_INTID_Pos 373,17857
#define NVIC_STIR_INTID_Msk 374,17980
  __I  uint32_t CPUID;389,18409
  __IO uint32_t ICSR;390,18534
  __IO uint32_t VTOR;391,18659
  __IO uint32_t AIRCR;392,18784
  __IO uint32_t SCR;393,18909
  __IO uint32_t CCR;394,19034
  __IO uint8_t  SHP[SHP395,19159
  __IO uint32_t SHCSR;396,19284
  __IO uint32_t CFSR;397,19409
  __IO uint32_t HFSR;398,19534
  __IO uint32_t DFSR;399,19659
  __IO uint32_t MMFAR;400,19784
  __IO uint32_t BFAR;401,19909
  __IO uint32_t AFSR;402,20034
  __I  uint32_t PFR[PFR403,20159
  __I  uint32_t DFR;404,20284
  __I  uint32_t ADR;405,20409
  __I  uint32_t MMFR[MMFR406,20534
  __I  uint32_t ISAR[ISAR407,20659
       uint32_t RESERVED0[RESERVED0408,20784
  __IO uint32_t CPACR;409,20815
} SCB_Type;410,20940
#define SCB_CPUID_IMPLEMENTER_Pos 413,20993
#define SCB_CPUID_IMPLEMENTER_Msk 414,21124
#define SCB_CPUID_VARIANT_Pos 416,21253
#define SCB_CPUID_VARIANT_Msk 417,21380
#define SCB_CPUID_ARCHITECTURE_Pos 419,21505
#define SCB_CPUID_ARCHITECTURE_Msk 420,21637
#define SCB_CPUID_PARTNO_Pos 422,21767
#define SCB_CPUID_PARTNO_Msk 423,21893
#define SCB_CPUID_REVISION_Pos 425,22017
#define SCB_CPUID_REVISION_Msk 426,22145
#define SCB_ICSR_NMIPENDSET_Pos 429,22327
#define SCB_ICSR_NMIPENDSET_Msk 430,22456
#define SCB_ICSR_PENDSVSET_Pos 432,22583
#define SCB_ICSR_PENDSVSET_Msk 433,22711
#define SCB_ICSR_PENDSVCLR_Pos 435,22837
#define SCB_ICSR_PENDSVCLR_Msk 436,22965
#define SCB_ICSR_PENDSTSET_Pos 438,23091
#define SCB_ICSR_PENDSTSET_Msk 439,23219
#define SCB_ICSR_PENDSTCLR_Pos 441,23345
#define SCB_ICSR_PENDSTCLR_Msk 442,23473
#define SCB_ICSR_ISRPREEMPT_Pos 444,23599
#define SCB_ICSR_ISRPREEMPT_Msk 445,23728
#define SCB_ICSR_ISRPENDING_Pos 447,23855
#define SCB_ICSR_ISRPENDING_Msk 448,23984
#define SCB_ICSR_VECTPENDING_Pos 450,24111
#define SCB_ICSR_VECTPENDING_Msk 451,24241
#define SCB_ICSR_RETTOBASE_Pos 453,24369
#define SCB_ICSR_RETTOBASE_Msk 454,24497
#define SCB_ICSR_VECTACTIVE_Pos 456,24623
#define SCB_ICSR_VECTACTIVE_Msk 457,24752
#define SCB_VTOR_TBLBASE_Pos 461,24991
#define SCB_VTOR_TBLBASE_Msk 462,25117
#define SCB_VTOR_TBLOFF_Pos 464,25241
#define SCB_VTOR_TBLOFF_Msk 465,25366
#define SCB_VTOR_TBLOFF_Pos 467,25494
#define SCB_VTOR_TBLOFF_Msk 468,25619
#define SCB_AIRCR_VECTKEY_Pos 472,25822
#define SCB_AIRCR_VECTKEY_Msk 473,25949
#define SCB_AIRCR_VECTKEYSTAT_Pos 475,26074
#define SCB_AIRCR_VECTKEYSTAT_Msk 476,26205
#define SCB_AIRCR_ENDIANESS_Pos 478,26334
#define SCB_AIRCR_ENDIANESS_Msk 479,26463
#define SCB_AIRCR_PRIGROUP_Pos 481,26590
#define SCB_AIRCR_PRIGROUP_Msk 482,26718
#define SCB_AIRCR_SYSRESETREQ_Pos 484,26844
#define SCB_AIRCR_SYSRESETREQ_Msk 485,26975
#define SCB_AIRCR_VECTCLRACTIVE_Pos 487,27104
#define SCB_AIRCR_VECTCLRACTIVE_Msk 488,27237
#define SCB_AIRCR_VECTRESET_Pos 490,27368
#define SCB_AIRCR_VECTRESET_Msk 491,27497
#define SCB_SCR_SEVONPEND_Pos 494,27671
#define SCB_SCR_SEVONPEND_Msk 495,27798
#define SCB_SCR_SLEEPDEEP_Pos 497,27923
#define SCB_SCR_SLEEPDEEP_Msk 498,28050
#define SCB_SCR_SLEEPONEXIT_Pos 500,28175
#define SCB_SCR_SLEEPONEXIT_Msk 501,28304
#define SCB_CCR_STKALIGN_Pos 504,28485
#define SCB_CCR_STKALIGN_Msk 505,28611
#define SCB_CCR_BFHFNMIGN_Pos 507,28735
#define SCB_CCR_BFHFNMIGN_Msk 508,28862
#define SCB_CCR_DIV_0_TRP_Pos 510,28987
#define SCB_CCR_DIV_0_TRP_Msk 511,29114
#define SCB_CCR_UNALIGN_TRP_Pos 513,29239
#define SCB_CCR_UNALIGN_TRP_Msk 514,29368
#define SCB_CCR_USERSETMPEND_Pos 516,29495
#define SCB_CCR_USERSETMPEND_Msk 517,29625
#define SCB_CCR_NONBASETHRDENA_Pos 519,29753
#define SCB_CCR_NONBASETHRDENA_Msk 520,29885
#define SCB_SHCSR_USGFAULTENA_Pos 523,30080
#define SCB_SHCSR_USGFAULTENA_Msk 524,30211
#define SCB_SHCSR_BUSFAULTENA_Pos 526,30340
#define SCB_SHCSR_BUSFAULTENA_Msk 527,30471
#define SCB_SHCSR_MEMFAULTENA_Pos 529,30600
#define SCB_SHCSR_MEMFAULTENA_Msk 530,30731
#define SCB_SHCSR_SVCALLPENDED_Pos 532,30860
#define SCB_SHCSR_SVCALLPENDED_Msk 533,30992
#define SCB_SHCSR_BUSFAULTPENDED_Pos 535,31122
#define SCB_SHCSR_BUSFAULTPENDED_Msk 536,31256
#define SCB_SHCSR_MEMFAULTPENDED_Pos 538,31388
#define SCB_SHCSR_MEMFAULTPENDED_Msk 539,31522
#define SCB_SHCSR_USGFAULTPENDED_Pos 541,31654
#define SCB_SHCSR_USGFAULTPENDED_Msk 542,31788
#define SCB_SHCSR_SYSTICKACT_Pos 544,31920
#define SCB_SHCSR_SYSTICKACT_Msk 545,32050
#define SCB_SHCSR_PENDSVACT_Pos 547,32178
#define SCB_SHCSR_PENDSVACT_Msk 548,32307
#define SCB_SHCSR_MONITORACT_Pos 550,32434
#define SCB_SHCSR_MONITORACT_Msk 551,32564
#define SCB_SHCSR_SVCALLACT_Pos 553,32692
#define SCB_SHCSR_SVCALLACT_Msk 554,32821
#define SCB_SHCSR_USGFAULTACT_Pos 556,32948
#define SCB_SHCSR_USGFAULTACT_Msk 557,33079
#define SCB_SHCSR_BUSFAULTACT_Pos 559,33208
#define SCB_SHCSR_BUSFAULTACT_Msk 560,33339
#define SCB_SHCSR_MEMFAULTACT_Pos 562,33468
#define SCB_SHCSR_MEMFAULTACT_Msk 563,33599
#define SCB_CFSR_USGFAULTSR_Pos 566,33787
#define SCB_CFSR_USGFAULTSR_Msk 567,33933
#define SCB_CFSR_BUSFAULTSR_Pos 569,34077
#define SCB_CFSR_BUSFAULTSR_Msk 570,34221
#define SCB_CFSR_MEMFAULTSR_Pos 572,34363
#define SCB_CFSR_MEMFAULTSR_Msk 573,34517
#define SCB_HFSR_DEBUGEVT_Pos 576,34720
#define SCB_HFSR_DEBUGEVT_Msk 577,34847
#define SCB_HFSR_FORCED_Pos 579,34972
#define SCB_HFSR_FORCED_Msk 580,35097
#define SCB_HFSR_VECTTBL_Pos 582,35220
#define SCB_HFSR_VECTTBL_Msk 583,35346
#define SCB_DFSR_EXTERNAL_Pos 586,35521
#define SCB_DFSR_EXTERNAL_Msk 587,35648
#define SCB_DFSR_VCATCH_Pos 589,35773
#define SCB_DFSR_VCATCH_Msk 590,35898
#define SCB_DFSR_DWTTRAP_Pos 592,36021
#define SCB_DFSR_DWTTRAP_Msk 593,36147
#define SCB_DFSR_BKPT_Pos 595,36271
#define SCB_DFSR_BKPT_Msk 596,36394
#define SCB_DFSR_HALTED_Pos 598,36515
#define SCB_DFSR_HALTED_Msk 599,36640
       uint32_t RESERVED0[RESERVED0614,37112
  __I  uint32_t ICTR;615,37143
  __IO uint32_t ACTLR;617,37305
       uint32_t RESERVED1[RESERVED1619,37415
} SCnSCB_Type;621,37454
#define SCnSCB_ICTR_INTLINESNUM_Pos 624,37526
#define SCnSCB_ICTR_INTLINESNUM_Msk 625,37649
#define SCnSCB_ACTLR_DISFOLD_Pos 629,37818
#define SCnSCB_ACTLR_DISFOLD_Msk 630,37938
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 632,38056
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 633,38179
#define SCnSCB_ACTLR_DISMCYCINT_Pos 635,38300
#define SCnSCB_ACTLR_DISMCYCINT_Msk 636,38423
  __IO uint32_t CTRL;651,38850
  __IO uint32_t LOAD;652,38957
  __IO uint32_t VAL;653,39064
  __I  uint32_t CALIB;654,39171
} SysTick_Type;655,39278
#define SysTick_CTRL_COUNTFLAG_Pos 658,39350
#define SysTick_CTRL_COUNTFLAG_Msk 659,39482
#define SysTick_CTRL_CLKSOURCE_Pos 661,39612
#define SysTick_CTRL_CLKSOURCE_Msk 662,39744
#define SysTick_CTRL_TICKINT_Pos 664,39874
#define SysTick_CTRL_TICKINT_Msk 665,40004
#define SysTick_CTRL_ENABLE_Pos 667,40132
#define SysTick_CTRL_ENABLE_Msk 668,40261
#define SysTick_LOAD_RELOAD_Pos 671,40431
#define SysTick_LOAD_RELOAD_Msk 672,40560
#define SysTick_VAL_CURRENT_Pos 675,40731
#define SysTick_VAL_CURRENT_Msk 676,40860
#define SysTick_CALIB_NOREF_Pos 679,41035
#define SysTick_CALIB_NOREF_Msk 680,41164
#define SysTick_CALIB_SKEW_Pos 682,41291
#define SysTick_CALIB_SKEW_Msk 683,41419
#define SysTick_CALIB_TENMS_Pos 685,41545
#define SysTick_CALIB_TENMS_Msk 686,41674
    __O  uint8_t    u8;703,42169
    __O  uint16_t   u16;704,42282
    __O  uint32_t   u32;705,42395
  }  PORT 706,42508
       uint32_t RESERVED0[RESERVED0707,42621
  __IO uint32_t TER;708,42654
       uint32_t RESERVED1[RESERVED1709,42767
  __IO uint32_t TPR;710,42799
       uint32_t RESERVED2[RESERVED2711,42912
  __IO uint32_t TCR;712,42944
       uint32_t RESERVED3[RESERVED3713,43057
  __O  uint32_t IWR;714,43089
  __I  uint32_t IRR;715,43202
  __IO uint32_t IMCR;716,43315
       uint32_t RESERVED4[RESERVED4717,43428
  __O  uint32_t LAR;718,43460
  __I  uint32_t LSR;719,43573
       uint32_t RESERVED5[RESERVED5720,43686
  __I  uint32_t PID4;721,43717
  __I  uint32_t PID5;722,43830
  __I  uint32_t PID6;723,43943
  __I  uint32_t PID7;724,44056
  __I  uint32_t PID0;725,44169
  __I  uint32_t PID1;726,44282
  __I  uint32_t PID2;727,44395
  __I  uint32_t PID3;728,44508
  __I  uint32_t CID0;729,44621
  __I  uint32_t CID1;730,44734
  __I  uint32_t CID2;731,44847
  __I  uint32_t CID3;732,44960
} ITM_Type;733,45073
#define ITM_TPR_PRIVMASK_Pos 736,45136
#define ITM_TPR_PRIVMASK_Msk 737,45262
#define ITM_TCR_BUSY_Pos 740,45432
#define ITM_TCR_BUSY_Msk 741,45554
#define ITM_TCR_TraceBusID_Pos 743,45674
#define ITM_TCR_TraceBusID_Msk 744,45797
#define ITM_TCR_GTSFREQ_Pos 746,45918
#define ITM_TCR_GTSFREQ_Msk 747,46062
#define ITM_TCR_TSPrescale_Pos 749,46204
#define ITM_TCR_TSPrescale_Msk 750,46332
#define ITM_TCR_SWOENA_Pos 752,46458
#define ITM_TCR_SWOENA_Msk 753,46582
#define ITM_TCR_DWTENA_Pos 755,46704
#define ITM_TCR_DWTENA_Msk 756,46828
#define ITM_TCR_SYNCENA_Pos 758,46950
#define ITM_TCR_SYNCENA_Msk 759,47075
#define ITM_TCR_TSENA_Pos 761,47198
#define ITM_TCR_TSENA_Msk 762,47321
#define ITM_TCR_ITMENA_Pos 764,47442
#define ITM_TCR_ITMENA_Msk 765,47574
#define ITM_IWR_ATVALIDM_Pos 768,47754
#define ITM_IWR_ATVALIDM_Msk 769,47880
#define ITM_IRR_ATREADYM_Pos 772,48053
#define ITM_IRR_ATREADYM_Msk 773,48179
#define ITM_IMCR_INTEGRATION_Pos 776,48360
#define ITM_IMCR_INTEGRATION_Msk 777,48490
#define ITM_LSR_ByteAcc_Pos 780,48662
#define ITM_LSR_ByteAcc_Msk 781,48787
#define ITM_LSR_Access_Pos 783,48910
#define ITM_LSR_Access_Msk 784,49034
#define ITM_LSR_Present_Pos 786,49156
#define ITM_LSR_Present_Msk 787,49281
  __IO uint32_t CTRL;802,49736
  __IO uint32_t CYCCNT;803,49849
  __IO uint32_t CPICNT;804,49962
  __IO uint32_t EXCCNT;805,50075
  __IO uint32_t SLEEPCNT;806,50188
  __IO uint32_t LSUCNT;807,50301
  __IO uint32_t FOLDCNT;808,50414
  __I  uint32_t PCSR;809,50527
  __IO uint32_t COMP0;810,50640
  __IO uint32_t MASK0;811,50753
  __IO uint32_t FUNCTION0;812,50866
       uint32_t RESERVED0[RESERVED0813,50979
  __IO uint32_t COMP1;814,51010
  __IO uint32_t MASK1;815,51123
  __IO uint32_t FUNCTION1;816,51236
       uint32_t RESERVED1[RESERVED1817,51349
  __IO uint32_t COMP2;818,51380
  __IO uint32_t MASK2;819,51493
  __IO uint32_t FUNCTION2;820,51606
       uint32_t RESERVED2[RESERVED2821,51719
  __IO uint32_t COMP3;822,51750
  __IO uint32_t MASK3;823,51863
  __IO uint32_t FUNCTION3;824,51976
} DWT_Type;825,52089
#define DWT_CTRL_NUMCOMP_Pos 828,52144
#define DWT_CTRL_NUMCOMP_Msk 829,52267
#define DWT_CTRL_NOTRCPKT_Pos 831,52388
#define DWT_CTRL_NOTRCPKT_Msk 832,52512
#define DWT_CTRL_NOEXTTRIG_Pos 834,52634
#define DWT_CTRL_NOEXTTRIG_Msk 835,52759
#define DWT_CTRL_NOCYCCNT_Pos 837,52882
#define DWT_CTRL_NOCYCCNT_Msk 838,53006
#define DWT_CTRL_NOPRFCNT_Pos 840,53128
#define DWT_CTRL_NOPRFCNT_Msk 841,53252
#define DWT_CTRL_CYCEVTENA_Pos 843,53374
#define DWT_CTRL_CYCEVTENA_Msk 844,53499
#define DWT_CTRL_FOLDEVTENA_Pos 846,53622
#define DWT_CTRL_FOLDEVTENA_Msk 847,53748
#define DWT_CTRL_LSUEVTENA_Pos 849,53872
#define DWT_CTRL_LSUEVTENA_Msk 850,53997
#define DWT_CTRL_SLEEPEVTENA_Pos 852,54120
#define DWT_CTRL_SLEEPEVTENA_Msk 853,54247
#define DWT_CTRL_EXCEVTENA_Pos 855,54372
#define DWT_CTRL_EXCEVTENA_Msk 856,54497
#define DWT_CTRL_CPIEVTENA_Pos 858,54620
#define DWT_CTRL_CPIEVTENA_Msk 859,54745
#define DWT_CTRL_EXCTRCENA_Pos 861,54868
#define DWT_CTRL_EXCTRCENA_Msk 862,54993
#define DWT_CTRL_PCSAMPLENA_Pos 864,55116
#define DWT_CTRL_PCSAMPLENA_Msk 865,55242
#define DWT_CTRL_SYNCTAP_Pos 867,55366
#define DWT_CTRL_SYNCTAP_Msk 868,55489
#define DWT_CTRL_CYCTAP_Pos 870,55610
#define DWT_CTRL_CYCTAP_Msk 871,55732
#define DWT_CTRL_POSTINIT_Pos 873,55852
#define DWT_CTRL_POSTINIT_Msk 874,55976
#define DWT_CTRL_POSTPRESET_Pos 876,56098
#define DWT_CTRL_POSTPRESET_Msk 877,56224
#define DWT_CTRL_CYCCNTENA_Pos 879,56348
#define DWT_CTRL_CYCCNTENA_Msk 880,56473
#define DWT_CPICNT_CPICNT_Pos 883,56638
#define DWT_CPICNT_CPICNT_Msk 884,56762
#define DWT_EXCCNT_EXCCNT_Pos 887,56941
#define DWT_EXCCNT_EXCCNT_Msk 888,57065
#define DWT_SLEEPCNT_SLEEPCNT_Pos 891,57231
#define DWT_SLEEPCNT_SLEEPCNT_Msk 892,57359
#define DWT_LSUCNT_LSUCNT_Pos 895,57527
#define DWT_LSUCNT_LSUCNT_Msk 896,57651
#define DWT_FOLDCNT_FOLDCNT_Pos 899,57830
#define DWT_FOLDCNT_FOLDCNT_Msk 900,57956
#define DWT_MASK_MASK_Pos 903,58128
#define DWT_MASK_MASK_Msk 904,58248
#define DWT_FUNCTION_MATCHED_Pos 907,58418
#define DWT_FUNCTION_MATCHED_Msk 908,58545
#define DWT_FUNCTION_DATAVADDR1_Pos 910,58670
#define DWT_FUNCTION_DATAVADDR1_Msk 911,58800
#define DWT_FUNCTION_DATAVADDR0_Pos 913,58928
#define DWT_FUNCTION_DATAVADDR0_Msk 914,59058
#define DWT_FUNCTION_DATAVSIZE_Pos 916,59186
#define DWT_FUNCTION_DATAVSIZE_Msk 917,59315
#define DWT_FUNCTION_LNK1ENA_Pos 919,59442
#define DWT_FUNCTION_LNK1ENA_Msk 920,59569
#define DWT_FUNCTION_DATAVMATCH_Pos 922,59694
#define DWT_FUNCTION_DATAVMATCH_Msk 923,59824
#define DWT_FUNCTION_CYCMATCH_Pos 925,59952
#define DWT_FUNCTION_CYCMATCH_Msk 926,60080
#define DWT_FUNCTION_EMITRANGE_Pos 928,60206
#define DWT_FUNCTION_EMITRANGE_Msk 929,60335
#define DWT_FUNCTION_FUNCTION_Pos 931,60462
#define DWT_FUNCTION_FUNCTION_Msk 932,60590
  __IO uint32_t SSPSR;947,61033
  __IO uint32_t CSPSR;948,61146
       uint32_t RESERVED0[RESERVED0949,61253
  __IO uint32_t ACPR;950,61284
       uint32_t RESERVED1[RESERVED1951,61393
  __IO uint32_t SPPR;952,61425
       uint32_t RESERVED2[RESERVED2953,61527
  __I  uint32_t FFSR;954,61560
  __IO uint32_t FFCR;955,61667
  __I  uint32_t FSCR;956,61775
       uint32_t RESERVED3[RESERVED3957,61889
  __I  uint32_t TRIGGER;958,61922
  __I  uint32_t FIFO0;959,62001
  __I  uint32_t ITATBCTR2;960,62093
       uint32_t RESERVED4[RESERVED4961,62174
  __I  uint32_t ITATBCTR0;962,62205
  __I  uint32_t FIFO1;963,62286
  __IO uint32_t ITCTRL;964,62378
       uint32_t RESERVED5[RESERVED5965,62474
  __IO uint32_t CLAIMSET;966,62506
  __IO uint32_t CLAIMCLR;967,62591
       uint32_t RESERVED7[RESERVED7968,62678
  __I  uint32_t DEVID;969,62709
  __I  uint32_t DEVTYPE;970,62791
} TPI_Type;971,62875
#define TPI_ACPR_PRESCALER_Pos 974,62951
#define TPI_ACPR_PRESCALER_Msk 975,63076
#define TPI_SPPR_TXMODE_Pos 978,63253
#define TPI_SPPR_TXMODE_Msk 979,63375
#define TPI_FFSR_FtNonStop_Pos 982,63554
#define TPI_FFSR_FtNonStop_Msk 983,63679
#define TPI_FFSR_TCPresent_Pos 985,63802
#define TPI_FFSR_TCPresent_Msk 986,63927
#define TPI_FFSR_FtStopped_Pos 988,64050
#define TPI_FFSR_FtStopped_Msk 989,64175
#define TPI_FFSR_FlInProg_Pos 991,64298
#define TPI_FFSR_FlInProg_Msk 992,64422
#define TPI_FFCR_TrigIn_Pos 995,64604
#define TPI_FFCR_TrigIn_Msk 996,64726
#define TPI_FFCR_EnFCont_Pos 998,64846
#define TPI_FFCR_EnFCont_Msk 999,64969
#define TPI_TRIGGER_TRIGGER_Pos 1002,65130
#define TPI_TRIGGER_TRIGGER_Msk 1003,65256
#define TPI_FIFO0_ITM_ATVALID_Pos 1006,65441
#define TPI_FIFO0_ITM_ATVALID_Msk 1007,65569
#define TPI_FIFO0_ITM_bytecount_Pos 1009,65695
#define TPI_FIFO0_ITM_bytecount_Msk 1010,65825
#define TPI_FIFO0_ETM_ATVALID_Pos 1012,65953
#define TPI_FIFO0_ETM_ATVALID_Msk 1013,66081
#define TPI_FIFO0_ETM_bytecount_Pos 1015,66207
#define TPI_FIFO0_ETM_bytecount_Msk 1016,66337
#define TPI_FIFO0_ETM2_Pos 1018,66465
#define TPI_FIFO0_ETM2_Msk 1019,66586
#define TPI_FIFO0_ETM1_Pos 1021,66705
#define TPI_FIFO0_ETM1_Msk 1022,66826
#define TPI_FIFO0_ETM0_Pos 1024,66945
#define TPI_FIFO0_ETM0_Msk 1025,67066
#define TPI_ITATBCTR2_ATREADY_Pos 1028,67227
#define TPI_ITATBCTR2_ATREADY_Msk 1029,67355
#define TPI_FIFO1_ITM_ATVALID_Pos 1032,67542
#define TPI_FIFO1_ITM_ATVALID_Msk 1033,67670
#define TPI_FIFO1_ITM_bytecount_Pos 1035,67796
#define TPI_FIFO1_ITM_bytecount_Msk 1036,67926
#define TPI_FIFO1_ETM_ATVALID_Pos 1038,68054
#define TPI_FIFO1_ETM_ATVALID_Msk 1039,68182
#define TPI_FIFO1_ETM_bytecount_Pos 1041,68308
#define TPI_FIFO1_ETM_bytecount_Msk 1042,68438
#define TPI_FIFO1_ITM2_Pos 1044,68566
#define TPI_FIFO1_ITM2_Msk 1045,68687
#define TPI_FIFO1_ITM1_Pos 1047,68806
#define TPI_FIFO1_ITM1_Msk 1048,68927
#define TPI_FIFO1_ITM0_Pos 1050,69046
#define TPI_FIFO1_ITM0_Msk 1051,69167
#define TPI_ITATBCTR0_ATREADY_Pos 1054,69328
#define TPI_ITATBCTR0_ATREADY_Msk 1055,69456
#define TPI_ITCTRL_Mode_Pos 1058,69639
#define TPI_ITCTRL_Mode_Msk 1059,69761
#define TPI_DEVID_NRZVALID_Pos 1062,69919
#define TPI_DEVID_NRZVALID_Msk 1063,70044
#define TPI_DEVID_MANCVALID_Pos 1065,70167
#define TPI_DEVID_MANCVALID_Msk 1066,70293
#define TPI_DEVID_PTINVALID_Pos 1068,70417
#define TPI_DEVID_PTINVALID_Msk 1069,70543
#define TPI_DEVID_MinBufSz_Pos 1071,70667
#define TPI_DEVID_MinBufSz_Msk 1072,70792
#define TPI_DEVID_AsynClkIn_Pos 1074,70915
#define TPI_DEVID_AsynClkIn_Msk 1075,71041
#define TPI_DEVID_NrTraceInput_Pos 1077,71165
#define TPI_DEVID_NrTraceInput_Msk 1078,71294
#define TPI_DEVTYPE_MajorType_Pos 1081,71461
#define TPI_DEVTYPE_MajorType_Msk 1082,71589
#define TPI_DEVTYPE_SubType_Pos 1084,71715
#define TPI_DEVTYPE_SubType_Msk 1085,71841
  __I  uint32_t TYPE;1101,72305
  __IO uint32_t CTRL;1102,72423
  __IO uint32_t RNR;1103,72541
  __IO uint32_t RBAR;1104,72659
  __IO uint32_t RASR;1105,72777
  __IO uint32_t RBAR_A1;1106,72895
  __IO uint32_t RASR_A1;1107,73013
  __IO uint32_t RBAR_A2;1108,73131
  __IO uint32_t RASR_A2;1109,73249
  __IO uint32_t RBAR_A3;1110,73367
  __IO uint32_t RASR_A3;1111,73485
} MPU_Type;1112,73603
#define MPU_TYPE_IREGION_Pos 1115,73643
#define MPU_TYPE_IREGION_Msk 1116,73769
#define MPU_TYPE_DREGION_Pos 1118,73893
#define MPU_TYPE_DREGION_Msk 1119,74019
#define MPU_TYPE_SEPARATE_Pos 1121,74143
#define MPU_TYPE_SEPARATE_Msk 1122,74270
#define MPU_CTRL_PRIVDEFENA_Pos 1125,74423
#define MPU_CTRL_PRIVDEFENA_Msk 1126,74552
#define MPU_CTRL_HFNMIENA_Pos 1128,74679
#define MPU_CTRL_HFNMIENA_Msk 1129,74806
#define MPU_CTRL_ENABLE_Pos 1131,74931
#define MPU_CTRL_ENABLE_Msk 1132,75056
#define MPU_RNR_REGION_Pos 1135,75213
#define MPU_RNR_REGION_Msk 1136,75337
#define MPU_RBAR_ADDR_Pos 1139,75499
#define MPU_RBAR_ADDR_Msk 1140,75622
#define MPU_RBAR_VALID_Pos 1142,75743
#define MPU_RBAR_VALID_Msk 1143,75867
#define MPU_RBAR_REGION_Pos 1145,75989
#define MPU_RBAR_REGION_Msk 1146,76114
#define MPU_RASR_ATTRS_Pos 1149,76283
#define MPU_RASR_ATTRS_Msk 1150,76428
#define MPU_RASR_XN_Pos 1152,76571
#define MPU_RASR_XN_Msk 1153,76698
#define MPU_RASR_AP_Pos 1155,76823
#define MPU_RASR_AP_Msk 1156,76950
#define MPU_RASR_TEX_Pos 1158,77075
#define MPU_RASR_TEX_Msk 1159,77203
#define MPU_RASR_S_Pos 1161,77329
#define MPU_RASR_S_Msk 1162,77455
#define MPU_RASR_C_Pos 1164,77579
#define MPU_RASR_C_Msk 1165,77705
#define MPU_RASR_B_Pos 1167,77829
#define MPU_RASR_B_Msk 1168,77955
#define MPU_RASR_SRD_Pos 1170,78079
#define MPU_RASR_SRD_Msk 1171,78216
#define MPU_RASR_SIZE_Pos 1173,78351
#define MPU_RASR_SIZE_Msk 1174,78487
#define MPU_RASR_ENABLE_Pos 1176,78621
#define MPU_RASR_ENABLE_Msk 1177,78757
  __IO uint32_t DHCSR;1193,79223
  __O  uint32_t DCRSR;1194,79339
  __IO uint32_t DCRDR;1195,79455
  __IO uint32_t DEMCR;1196,79571
} CoreDebug_Type;1197,79687
#define CoreDebug_DHCSR_DBGKEY_Pos 1200,79757
#define CoreDebug_DHCSR_DBGKEY_Msk 1201,79889
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1203,80019
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1204,80155
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1206,80289
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1207,80426
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1209,80561
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1210,80695
#define CoreDebug_DHCSR_S_SLEEP_Pos 1212,80827
#define CoreDebug_DHCSR_S_SLEEP_Msk 1213,80960
#define CoreDebug_DHCSR_S_HALT_Pos 1215,81091
#define CoreDebug_DHCSR_S_HALT_Msk 1216,81223
#define CoreDebug_DHCSR_S_REGRDY_Pos 1218,81353
#define CoreDebug_DHCSR_S_REGRDY_Msk 1219,81487
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1221,81619
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1222,81756
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1224,81891
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1225,82027
#define CoreDebug_DHCSR_C_STEP_Pos 1227,82161
#define CoreDebug_DHCSR_C_STEP_Msk 1228,82293
#define CoreDebug_DHCSR_C_HALT_Pos 1230,82423
#define CoreDebug_DHCSR_C_HALT_Msk 1231,82555
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1233,82685
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1234,82820
#define CoreDebug_DCRSR_REGWnR_Pos 1237,82998
#define CoreDebug_DCRSR_REGWnR_Msk 1238,83130
#define CoreDebug_DCRSR_REGSEL_Pos 1240,83260
#define CoreDebug_DCRSR_REGSEL_Msk 1241,83392
#define CoreDebug_DEMCR_TRCENA_Pos 1244,83574
#define CoreDebug_DEMCR_TRCENA_Msk 1245,83706
#define CoreDebug_DEMCR_MON_REQ_Pos 1247,83836
#define CoreDebug_DEMCR_MON_REQ_Msk 1248,83969
#define CoreDebug_DEMCR_MON_STEP_Pos 1250,84100
#define CoreDebug_DEMCR_MON_STEP_Msk 1251,84234
#define CoreDebug_DEMCR_MON_PEND_Pos 1253,84366
#define CoreDebug_DEMCR_MON_PEND_Msk 1254,84500
#define CoreDebug_DEMCR_MON_EN_Pos 1256,84632
#define CoreDebug_DEMCR_MON_EN_Msk 1257,84764
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1259,84894
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1260,85030
#define CoreDebug_DEMCR_VC_INTERR_Pos 1262,85164
#define CoreDebug_DEMCR_VC_INTERR_Msk 1263,85299
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1265,85432
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1266,85567
#define CoreDebug_DEMCR_VC_STATERR_Pos 1268,85700
#define CoreDebug_DEMCR_VC_STATERR_Msk 1269,85836
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1271,85970
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1272,86105
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1274,86238
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1275,86374
#define CoreDebug_DEMCR_VC_MMERR_Pos 1277,86508
#define CoreDebug_DEMCR_VC_MMERR_Msk 1278,86642
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1280,86774
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1281,86912
#define SCS_BASE 1293,87311
#define ITM_BASE 1294,87425
#define DWT_BASE 1295,87539
#define TPI_BASE 1296,87653
#define CoreDebug_BASE 1297,87767
#define SysTick_BASE 1298,87881
#define NVIC_BASE 1299,87995
#define SCB_BASE 1300,88109
#define SCnSCB 1302,88225
#define SCB 1303,88339
#define SysTick 1304,88453
#define NVIC 1305,88567
#define ITM 1306,88681
#define DWT 1307,88795
#define TPI 1308,88909
#define CoreDebug 1309,89023
  #define MPU_BASE 1312,89165
  #define MPU 1313,89279
__STATIC_INLINE void NVIC_SetPriorityGrouping(1350,90616
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1370,91588
__STATIC_INLINE void NVIC_EnableIRQ(1382,91961
__STATIC_INLINE void NVIC_DisableIRQ(1394,92352
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1410,92854
__STATIC_INLINE void NVIC_SetPendingIRQ(1422,93248
__STATIC_INLINE void NVIC_ClearPendingIRQ(1434,93618
__STATIC_INLINE uint32_t NVIC_GetActive(1449,94083
__STATIC_INLINE void NVIC_SetPriority(1464,94547
__STATIC_INLINE uint32_t NVIC_GetPriority(1486,95382
__STATIC_INLINE uint32_t NVIC_EncodePriority 1510,96359
__STATIC_INLINE void NVIC_DecodePriority 1538,97864
__STATIC_INLINE void NVIC_SystemReset(1556,98832
__STATIC_INLINE uint32_t SysTick_Config(1595,100558
#define                 ITM_RXBUFFER_EMPTY 1622,101818
__STATIC_INLINE uint32_t ITM_SendChar 1635,102348
__STATIC_INLINE int32_t ITM_ReceiveChar 1654,102897
__STATIC_INLINE int32_t ITM_CheckChar 1673,103440

../ChibiOS/os/ext/CMSIS/include/core_cm0.h,7208
#define __CORE_CM0_H_GENERIC43,2133
#define __CM0_CMSIS_VERSION_MAIN 71,3052
#define __CM0_CMSIS_VERSION_SUB 72,3169
#define __CM0_CMSIS_VERSION 73,3286
#define __CORTEX_M 76,3478
  #define __ASM 80,3627
  #define __INLINE 81,3744
  #define __STATIC_INLINE 82,3861
  #define __ASM 85,3935
  #define __INLINE 86,4052
  #define __STATIC_INLINE 87,4169
  #define __ASM 90,4243
  #define __INLINE 91,4360
  #define __STATIC_INLINE 92,4514
  #define __ASM 95,4588
  #define __STATIC_INLINE 96,4705
  #define __ASM 99,4780
  #define __INLINE 100,4897
  #define __STATIC_INLINE 101,5014
  #define __packed104,5086
  #define __ASM 105,5106
  #define __INLINE 106,5221
  #define __STATIC_INLINE 107,5362
#define __FPU_USED 114,5523
#define __CORE_CM0_H_DEPENDANT160,7075
    #define __CM0_REV 169,7256
    #define __NVIC_PRIO_BITS 174,7416
    #define __Vendor_SysTickConfig 179,7586
  #define   __I 193,8069
  #define   __I 195,8174
#define     __O 197,8280
#define     __IO 198,8378
    uint32_t _reserved0:_reserved0228,9262
    uint32_t V:V229,9360
    uint32_t C:C230,9458
    uint32_t Z:Z231,9556
    uint32_t N:N232,9654
  } b;233,9752
  uint32_t w;234,9850
} APSR_Type;235,9948
#define APSR_N_Pos 238,9997
#define APSR_N_Msk 239,10113
#define APSR_Z_Pos 241,10227
#define APSR_Z_Msk 242,10343
#define APSR_C_Pos 244,10457
#define APSR_C_Msk 245,10573
#define APSR_V_Pos 247,10687
#define APSR_V_Msk 248,10803
    uint32_t ISR:ISR257,11037
    uint32_t _reserved0:_reserved0258,11135
  } b;259,11233
  uint32_t w;260,11331
} IPSR_Type;261,11429
#define IPSR_ISR_Pos 264,11478
#define IPSR_ISR_Msk 265,11596
    uint32_t ISR:ISR274,11839
    uint32_t _reserved0:_reserved0275,11937
    uint32_t T:T276,12035
    uint32_t _reserved1:_reserved1277,12133
    uint32_t V:V278,12231
    uint32_t C:C279,12329
    uint32_t Z:Z280,12427
    uint32_t N:N281,12525
  } b;282,12623
  uint32_t w;283,12721
} xPSR_Type;284,12819
#define xPSR_N_Pos 287,12868
#define xPSR_N_Msk 288,12984
#define xPSR_Z_Pos 290,13098
#define xPSR_Z_Msk 291,13214
#define xPSR_C_Pos 293,13328
#define xPSR_C_Msk 294,13444
#define xPSR_V_Pos 296,13558
#define xPSR_V_Msk 297,13674
#define xPSR_T_Pos 299,13788
#define xPSR_T_Msk 300,13904
#define xPSR_ISR_Pos 302,14018
#define xPSR_ISR_Msk 303,14136
    uint32_t _reserved0:_reserved0312,14359
    uint32_t SPSEL:SPSEL313,14457
    uint32_t _reserved1:_reserved1314,14555
  } b;315,14653
  uint32_t w;316,14751
} CONTROL_Type;317,14849
#define CONTROL_SPSEL_Pos 320,14904
#define CONTROL_SPSEL_Msk 321,15027
  __IO uint32_t ISER[ISER336,15476
       uint32_t RESERVED0[RESERVED0337,15587
  __IO uint32_t ICER[ICER338,15619
       uint32_t RSERVED1[RSERVED1339,15731
  __IO uint32_t ISPR[ISPR340,15762
       uint32_t RESERVED2[RESERVED2341,15874
  __IO uint32_t ICPR[ICPR342,15906
       uint32_t RESERVED3[RESERVED3343,16018
       uint32_t RESERVED4[RESERVED4344,16050
  __IO uint32_t IP[IP345,16082
}  NVIC_Type;346,16194
  __I  uint32_t CPUID;361,16519
  __IO uint32_t ICSR;362,16644
       uint32_t RESERVED0;363,16769
  __IO uint32_t AIRCR;364,16797
  __IO uint32_t SCR;365,16922
  __IO uint32_t CCR;366,17047
       uint32_t RESERVED1;367,17172
  __IO uint32_t SHP[SHP368,17200
  __IO uint32_t SHCSR;369,17325
} SCB_Type;370,17450
#define SCB_CPUID_IMPLEMENTER_Pos 373,17503
#define SCB_CPUID_IMPLEMENTER_Msk 374,17634
#define SCB_CPUID_VARIANT_Pos 376,17763
#define SCB_CPUID_VARIANT_Msk 377,17890
#define SCB_CPUID_ARCHITECTURE_Pos 379,18015
#define SCB_CPUID_ARCHITECTURE_Msk 380,18147
#define SCB_CPUID_PARTNO_Pos 382,18277
#define SCB_CPUID_PARTNO_Msk 383,18403
#define SCB_CPUID_REVISION_Pos 385,18527
#define SCB_CPUID_REVISION_Msk 386,18655
#define SCB_ICSR_NMIPENDSET_Pos 389,18837
#define SCB_ICSR_NMIPENDSET_Msk 390,18966
#define SCB_ICSR_PENDSVSET_Pos 392,19093
#define SCB_ICSR_PENDSVSET_Msk 393,19221
#define SCB_ICSR_PENDSVCLR_Pos 395,19347
#define SCB_ICSR_PENDSVCLR_Msk 396,19475
#define SCB_ICSR_PENDSTSET_Pos 398,19601
#define SCB_ICSR_PENDSTSET_Msk 399,19729
#define SCB_ICSR_PENDSTCLR_Pos 401,19855
#define SCB_ICSR_PENDSTCLR_Msk 402,19983
#define SCB_ICSR_ISRPREEMPT_Pos 404,20109
#define SCB_ICSR_ISRPREEMPT_Msk 405,20238
#define SCB_ICSR_ISRPENDING_Pos 407,20365
#define SCB_ICSR_ISRPENDING_Msk 408,20494
#define SCB_ICSR_VECTPENDING_Pos 410,20621
#define SCB_ICSR_VECTPENDING_Msk 411,20751
#define SCB_ICSR_VECTACTIVE_Pos 413,20879
#define SCB_ICSR_VECTACTIVE_Msk 414,21008
#define SCB_AIRCR_VECTKEY_Pos 417,21207
#define SCB_AIRCR_VECTKEY_Msk 418,21334
#define SCB_AIRCR_VECTKEYSTAT_Pos 420,21459
#define SCB_AIRCR_VECTKEYSTAT_Msk 421,21590
#define SCB_AIRCR_ENDIANESS_Pos 423,21719
#define SCB_AIRCR_ENDIANESS_Msk 424,21848
#define SCB_AIRCR_SYSRESETREQ_Pos 426,21975
#define SCB_AIRCR_SYSRESETREQ_Msk 427,22106
#define SCB_AIRCR_VECTCLRACTIVE_Pos 429,22235
#define SCB_AIRCR_VECTCLRACTIVE_Msk 430,22368
#define SCB_SCR_SEVONPEND_Pos 433,22546
#define SCB_SCR_SEVONPEND_Msk 434,22673
#define SCB_SCR_SLEEPDEEP_Pos 436,22798
#define SCB_SCR_SLEEPDEEP_Msk 437,22925
#define SCB_SCR_SLEEPONEXIT_Pos 439,23050
#define SCB_SCR_SLEEPONEXIT_Msk 440,23179
#define SCB_CCR_STKALIGN_Pos 443,23360
#define SCB_CCR_STKALIGN_Msk 444,23486
#define SCB_CCR_UNALIGN_TRP_Pos 446,23610
#define SCB_CCR_UNALIGN_TRP_Msk 447,23739
#define SCB_SHCSR_SVCALLPENDED_Pos 450,23931
#define SCB_SHCSR_SVCALLPENDED_Msk 451,24063
  __IO uint32_t CTRL;466,24494
  __IO uint32_t LOAD;467,24601
  __IO uint32_t VAL;468,24708
  __I  uint32_t CALIB;469,24815
} SysTick_Type;470,24922
#define SysTick_CTRL_COUNTFLAG_Pos 473,24994
#define SysTick_CTRL_COUNTFLAG_Msk 474,25126
#define SysTick_CTRL_CLKSOURCE_Pos 476,25256
#define SysTick_CTRL_CLKSOURCE_Msk 477,25388
#define SysTick_CTRL_TICKINT_Pos 479,25518
#define SysTick_CTRL_TICKINT_Msk 480,25648
#define SysTick_CTRL_ENABLE_Pos 482,25776
#define SysTick_CTRL_ENABLE_Msk 483,25905
#define SysTick_LOAD_RELOAD_Pos 486,26075
#define SysTick_LOAD_RELOAD_Msk 487,26204
#define SysTick_VAL_CURRENT_Pos 490,26375
#define SysTick_VAL_CURRENT_Msk 491,26504
#define SysTick_CALIB_NOREF_Pos 494,26679
#define SysTick_CALIB_NOREF_Msk 495,26808
#define SysTick_CALIB_SKEW_Pos 497,26935
#define SysTick_CALIB_SKEW_Msk 498,27063
#define SysTick_CALIB_TENMS_Pos 500,27189
#define SysTick_CALIB_TENMS_Msk 501,27318
#define SCS_BASE 523,28092
#define SysTick_BASE 524,28205
#define NVIC_BASE 525,28318
#define SCB_BASE 526,28431
#define SCB 528,28546
#define SysTick 529,28660
#define NVIC 530,28774
#define _BIT_SHIFT(558,29784
#define _SHP_IDX(559,29884
#define _IP_IDX(560,29984
__STATIC_INLINE void NVIC_EnableIRQ(569,30305
__STATIC_INLINE void NVIC_DisableIRQ(581,30663
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(597,31132
__STATIC_INLINE void NVIC_SetPendingIRQ(609,31493
__STATIC_INLINE void NVIC_ClearPendingIRQ(621,31830
__STATIC_INLINE void NVIC_SetPriority(636,32230
__STATIC_INLINE uint32_t NVIC_GetPriority(660,33205
__STATIC_INLINE void NVIC_SystemReset(676,33669
__STATIC_INLINE uint32_t SysTick_Config(714,35235

../ChibiOS/os/ext/CMSIS/include/core_cmSimd.h,6727
#define __CORE_CMSIMD_H43,2106
#define __SADD8 63,2714
#define __QADD8 64,2765
#define __SHADD8 65,2816
#define __UADD8 66,2868
#define __UQADD8 67,2919
#define __UHADD8 68,2971
#define __SSUB8 69,3023
#define __QSUB8 70,3074
#define __SHSUB8 71,3125
#define __USUB8 72,3177
#define __UQSUB8 73,3228
#define __UHSUB8 74,3280
#define __SADD16 75,3332
#define __QADD16 76,3384
#define __SHADD16 77,3436
#define __UADD16 78,3489
#define __UQADD16 79,3541
#define __UHADD16 80,3594
#define __SSUB16 81,3647
#define __QSUB16 82,3699
#define __SHSUB16 83,3751
#define __USUB16 84,3804
#define __UQSUB16 85,3856
#define __UHSUB16 86,3909
#define __SASX 87,3962
#define __QASX 88,4012
#define __SHASX 89,4062
#define __UASX 90,4113
#define __UQASX 91,4163
#define __UHASX 92,4214
#define __SSAX 93,4265
#define __QSAX 94,4315
#define __SHSAX 95,4365
#define __USAX 96,4416
#define __UQSAX 97,4466
#define __UHSAX 98,4517
#define __USAD8 99,4568
#define __USADA8 100,4619
#define __SSAT16 101,4671
#define __USAT16 102,4723
#define __UXTB16 103,4775
#define __UXTAB16 104,4827
#define __SXTB16 105,4880
#define __SXTAB16 106,4932
#define __SMUAD 107,4985
#define __SMUADX 108,5036
#define __SMLAD 109,5088
#define __SMLADX 110,5139
#define __SMLALD 111,5191
#define __SMLALDX 112,5243
#define __SMUSD 113,5296
#define __SMUSDX 114,5347
#define __SMLSD 115,5399
#define __SMLSDX 116,5450
#define __SMLSLD 117,5502
#define __SMLSLDX 118,5554
#define __SEL 119,5607
#define __QADD 120,5656
#define __QSUB 121,5706
#define __PKHBT(123,5758
#define __PKHTB(126,5952
#define __SMMLA(129,6146
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(135,6450
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(143,6676
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(151,6902
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(159,7130
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(167,7356
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(175,7584
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(184,7814
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(192,8040
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(200,8266
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(208,8494
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(216,8720
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(224,8948
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(233,9178
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(241,9406
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(249,9634
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(257,9864
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(265,10092
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(273,10322
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(281,10552
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(289,10780
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(297,11008
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(305,11238
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(313,11466
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(321,11696
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(329,11926
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(337,12150
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(345,12374
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(353,12600
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(361,12824
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(369,13050
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(377,13276
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(385,13500
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(393,13724
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(401,13950
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(409,14174
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(417,14400
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(425,14626
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(433,14852
#define __SSAT16(441,15109
#define __USAT16(448,15306
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(455,15503
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(463,15701
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(471,15931
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(479,16129
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD 487,16359
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX 495,16587
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD 503,16816
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX 511,17072
__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD 519,17330
  union llreg_u{llreg_u521,17446
    uint32_t w32[w32522,17464
    uint64_t w64;523,17486
__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX 536,17931
  union llreg_u{llreg_u538,18048
    uint32_t w32[w32539,18066
    uint64_t w64;540,18088
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD 553,18535
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX 561,18763
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD 569,18992
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX 577,19248
__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD 585,19506
  union llreg_u{llreg_u587,19622
    uint32_t w32[w32588,19640
    uint64_t w64;589,19662
__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX 602,20107
  union llreg_u{llreg_u604,20224
    uint32_t w32[w32605,20242
    uint64_t w64;606,20264
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL 619,20711
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(627,20935
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(635,21159
#define __PKHBT(643,21383
#define __PKHTB(650,21623
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA 660,21977

../ChibiOS/os/ext/CMSIS/include/core_cmInstr.h,3229
#define __CORE_CMINSTR_H39,2007
#define __CORTEX_SC 50,2297
#define __NOP 65,2686
#define __WFI 73,2893
#define __WFE 81,3122
#define __SEV 88,3291
#define __ISB(97,3609
#define __DSB(108,3983
#define __DMB(119,4350
#define __REV 132,4720
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(143,5009
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(158,5421
#define __ROR 174,5887
#define __BKPT(185,6315
  #define __RBIT 196,6637
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(198,6694
#define __CLZ 223,7408
#define __LDREXB(235,7734
#define __LDREXH(245,8021
#define __LDREXW(255,8308
#define __STREXB(267,8670
#define __STREXH(279,9027
#define __STREXW(291,9384
#define __CLREX 299,9572
#define __SSAT 310,9859
#define __USAT 321,10150
__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(333,10507
#define __LDRBT(348,10863
#define __LDRHT(358,11158
#define __LDRT(368,11453
#define __STRBT(378,11737
#define __STRHT(388,12016
#define __STRT(398,12295
#define __CMSIS_GCC_OUT_REG(410,12788
#define __CMSIS_GCC_USE_REG(411,12829
#define __CMSIS_GCC_OUT_REG(413,12876
#define __CMSIS_GCC_USE_REG(414,12917
__attribute__((always_inline)) __STATIC_INLINE void __NOP(421,13090
__attribute__((always_inline)) __STATIC_INLINE void __WFI(432,13346
__attribute__((always_inline)) __STATIC_INLINE void __WFE(443,13624
__attribute__((always_inline)) __STATIC_INLINE void __SEV(453,13842
__attribute__((always_inline)) __STATIC_INLINE void __ISB(465,14209
__attribute__((always_inline)) __STATIC_INLINE void __DSB(476,14527
__attribute__((always_inline)) __STATIC_INLINE void __DMB(487,14838
__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(500,15152
__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(520,15700
__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(536,16178
__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(557,16855
#define __BKPT(571,17377
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(581,17654
#define __CLZ 610,18500
__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(622,18818
__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(645,19609
__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(668,20403
__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(686,20904
__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(704,21450
__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(722,21998
__attribute__((always_inline)) __STATIC_INLINE void __CLREX(736,22366
#define __SSAT(750,22717
#define __USAT(766,23149
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(782,23620
__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(798,24069
__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(821,24865
__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(844,25664
__attribute__((always_inline)) __STATIC_INLINE void __STRBT(860,26085
__attribute__((always_inline)) __STATIC_INLINE void __STRHT(873,26485
__attribute__((always_inline)) __STATIC_INLINE void __STRT(886,26887

../ChibiOS/os/ext/CMSIS/include/arm_math.h,19728
#define _ARM_MATH_H289,12271
#define __CMSIS_GENERIC 291,12294
#define ARM_MATH_CM0_FAMILY301,12587
  #define ARM_MATH_CM0_FAMILY304,12679
#undef  __CMSIS_GENERIC 309,12852
#define DELTA_Q31 322,13102
#define DELTA_Q15 323,13132
#define INDEX_MASK 324,13158
#define PI	326,13204
#define FAST_MATH_TABLE_SIZE 333,13338
#define FAST_MATH_Q31_SHIFT 334,13373
#define FAST_MATH_Q15_SHIFT 335,13414
#define CONTROLLER_Q31_SHIFT 336,13455
#define TABLE_SIZE 337,13495
#define TABLE_SPACING_Q31	338,13520
#define TABLE_SPACING_Q15	339,13559
#define INPUT_SPACING	346,13793
    #define ALIGN4352,13919
    #define ALIGN4 355,13973
    #define ALIGN4 357,14030
    ARM_MATH_SUCCESS 367,14227
    ARM_MATH_ARGUMENT_ERROR 368,14286
    ARM_MATH_LENGTH_ERROR 369,14372
    ARM_MATH_SIZE_MISMATCH 370,14457
    ARM_MATH_NANINF 371,14562
    ARM_MATH_SINGULAR 372,14656
    ARM_MATH_TEST_FAILURE 373,14792
  } arm_status;374,14855
  typedef int8_t q7_t;379,14943
  typedef int16_t q15_t;384,15040
  typedef int32_t q31_t;389,15139
  typedef int64_t q63_t;394,15238
  typedef float float32_t;399,15332
  typedef double float64_t;404,15428
  #define __SIMD32_TYPE 410,15552
  #define CMSIS_UNUSED 411,15594
  #define __SIMD32_TYPE 413,15668
  #define CMSIS_UNUSED414,15710
  #define __SIMD32_TYPE 416,15758
  #define CMSIS_UNUSED 417,15791
  #define __SIMD32_TYPE 419,15878
  #define CMSIS_UNUSED420,15911
  #define __SIMD32_TYPE 422,15962
  #define CMSIS_UNUSED423,16007
#define __SIMD32(428,16075
#define __SIMD32_CONST(429,16131
#define _SIMD32_OFFSET(431,16190
#define __SIMD64(433,16252
#define __PKHBT(439,16430
#define __PKHTB(441,16619
#define __PACKq7(452,16919
#define __PACKq7(458,17217
  static __INLINE q31_t clip_q63_to_q31(469,17572
  static __INLINE q15_t clip_q63_to_q15(479,17802
  static __INLINE q7_t clip_q31_to_q7(489,18035
  static __INLINE q15_t clip_q31_to_q15(499,18255
  static __INLINE q63_t mult32x64(510,18519
  static __INLINE uint32_t __CLZ(530,18996
  static __INLINE uint32_t arm_recip_q31(552,19338
  static __INLINE uint32_t arm_recip_q15(603,20535
  static __INLINE q31_t __SSAT(656,21696
  static __INLINE q31_t __QADD8(704,22438
  static __INLINE q31_t __QSUB8(731,23066
  static __INLINE q31_t __QADD16(761,23791
  static __INLINE q31_t __SHADD16(784,24178
  static __INLINE q31_t __QSUB16(807,24557
  static __INLINE q31_t __SHSUB16(829,24942
  static __INLINE q31_t __QASX(851,25312
  static __INLINE q31_t __SHASX(869,25665
  static __INLINE q31_t __QSAX(892,26032
  static __INLINE q31_t __SHSAX(910,26385
  static __INLINE q31_t __SMUSDX(932,26752
  static __INLINE q31_t __SMUADX(944,27013
  static __INLINE q31_t __QADD(956,27272
  static __INLINE q31_t __QSUB(966,27458
  static __INLINE q31_t __SMLAD(976,27645
  static __INLINE q31_t __SMLADX(989,27906
  static __INLINE q31_t __SMLSDX(1002,28170
  static __INLINE q63_t __SMLALD(1015,28434
  static __INLINE q63_t __SMLALDX(1028,28697
  static __INLINE q31_t __SMUAD(1041,28953
  static __INLINE q31_t __SMUSD(1053,29193
  static __INLINE q31_t __SXTB16(1066,29437
    uint16_t numTaps;1083,29760
    q7_t *pState;pState1084,29843
    q7_t *pCoeffs;pCoeffs1085,29961
  } arm_fir_instance_q7;1086,30063
    uint16_t numTaps;1093,30184
    q15_t *pState;pState1094,30268
    q15_t *pCoeffs;pCoeffs1095,30387
  } arm_fir_instance_q15;1096,30490
    uint16_t numTaps;1103,30612
    q31_t *pState;pState1104,30696
    q31_t *pCoeffs;pCoeffs1105,30815
  } arm_fir_instance_q31;1106,30919
    uint16_t numTaps;1113,31052
    float32_t *pState;pState1114,31132
    float32_t *pCoeffs;pCoeffs1115,31247
  } arm_fir_instance_f32;1116,31347
    int8_t numStages;1277,36827
    q15_t *pState;pState1278,36939
    q15_t *pCoeffs;pCoeffs1279,37058
    int8_t postShift;1280,37171
  } arm_biquad_casd_df1_inst_q15;1282,37270
    uint32_t numStages;1290,37413
    q31_t *pState;pState1291,37524
    q31_t *pCoeffs;pCoeffs1292,37642
    uint8_t postShift;1293,37754
  } arm_biquad_casd_df1_inst_q31;1295,37852
    uint32_t numStages;1302,38004
    float32_t *pState;pState1303,38118
    float32_t *pCoeffs;pCoeffs1304,38239
  } arm_biquad_casd_df1_inst_f32;1307,38358
    uint16_t numRows;1444,43204
    uint16_t numCols;1445,43273
    float32_t *pData;pData1446,43342
  } arm_matrix_instance_f32;1447,43411
    uint16_t numRows;1456,43557
    uint16_t numCols;1457,43626
    float64_t *pData;pData1458,43695
  } arm_matrix_instance_f64;1459,43764
    uint16_t numRows;1467,43897
    uint16_t numCols;1468,43966
    q15_t *pData;pData1469,44035
  } arm_matrix_instance_q15;1471,44106
    uint16_t numRows;1479,44239
    uint16_t numCols;1480,44308
    q31_t *pData;pData1481,44377
  } arm_matrix_instance_q31;1483,44448
    q15_t A0;1827,57606
    q15_t A1;1829,57698
    q15_t A2;1830,57713
    q31_t A1;1832,57735
    q15_t state[state1834,57813
    q15_t Kp;1835,57877
    q15_t Ki;1836,57933
    q15_t Kd;1837,57985
  } arm_pid_instance_q15;1838,58039
    q31_t A0;1845,58162
    q31_t A1;1846,58234
    q31_t A2;1847,58302
    q31_t state[state1848,58364
    q31_t Kp;1849,58427
    q31_t Ki;1850,58484
    q31_t Kd;1851,58537
  } arm_pid_instance_q31;1853,58594
    float32_t A0;1860,58728
    float32_t A1;1861,58802
    float32_t A2;1862,58872
    float32_t state[state1863,58936
    float32_t Kp;1864,59001
    float32_t Ki;1865,59065
    float32_t Kd;1866,59125
  } arm_pid_instance_f32;1867,59187
    uint32_t nValues;1934,61127
    float32_t x1;1935,61176
    float32_t xSpacing;1936,61220
    float32_t *pYData;pYData1937,61270
  } arm_linear_interp_instance_f32;1938,61344
    uint16_t numRows;1946,61510
    uint16_t numCols;1947,61577
    float32_t *pData;pData1948,61647
  } arm_bilinear_interp_instance_f32;1949,61706
    uint16_t numRows;1957,61864
    uint16_t numCols;1958,61931
    q31_t *pData;pData1959,62001
  } arm_bilinear_interp_instance_q31;1960,62060
    uint16_t numRows;1968,62218
    uint16_t numCols;1969,62285
    q15_t *pData;pData1970,62355
  } arm_bilinear_interp_instance_q15;1971,62414
    uint16_t numRows;1979,62572
    uint16_t numCols;1980,62639
    q7_t *pData;pData1981,62709
  } arm_bilinear_interp_instance_q7;1982,62776
    uint16_t fftLen;2056,64660
    uint8_t ifftFlag;2057,64725
    uint8_t bitReverseFlag;2058,64845
    q15_t *pTwiddle;pTwiddle2059,64983
    uint16_t *pBitRevTable;pBitRevTable2060,65073
    uint16_t twidCoefModifier;2061,65153
    uint16_t bitRevFactor;2062,65298
  } arm_cfft_radix2_instance_q15;2063,65434
    uint16_t fftLen;2085,65855
    uint8_t ifftFlag;2086,65920
    uint8_t bitReverseFlag;2087,66040
    q15_t *pTwiddle;pTwiddle2088,66178
    uint16_t *pBitRevTable;pBitRevTable2089,66260
    uint16_t twidCoefModifier;2090,66340
    uint16_t bitRevFactor;2091,66485
  } arm_cfft_radix4_instance_q15;2092,66621
    uint16_t fftLen;2112,67046
    uint8_t ifftFlag;2113,67111
    uint8_t bitReverseFlag;2114,67231
    q31_t *pTwiddle;pTwiddle2115,67369
    uint16_t *pBitRevTable;pBitRevTable2116,67455
    uint16_t twidCoefModifier;2117,67535
    uint16_t bitRevFactor;2118,67680
  } arm_cfft_radix2_instance_q31;2119,67816
    uint16_t fftLen;2139,68233
    uint8_t ifftFlag;2140,68298
    uint8_t bitReverseFlag;2141,68418
    q31_t *pTwiddle;pTwiddle2142,68556
    uint16_t *pBitRevTable;pBitRevTable2143,68638
    uint16_t twidCoefModifier;2144,68718
    uint16_t bitRevFactor;2145,68863
  } arm_cfft_radix4_instance_q31;2146,68999
    uint16_t fftLen;2166,69427
    uint8_t ifftFlag;2167,69494
    uint8_t bitReverseFlag;2168,69616
    float32_t *pTwiddle;pTwiddle2169,69756
    uint16_t *pBitRevTable;pBitRevTable2170,69840
    uint16_t twidCoefModifier;2171,69922
    uint16_t bitRevFactor;2172,70069
    float32_t onebyfftLen;2173,70207
  } arm_cfft_radix2_instance_f32;2174,70278
    uint16_t fftLen;2194,70710
    uint8_t ifftFlag;2195,70777
    uint8_t bitReverseFlag;2196,70899
    float32_t *pTwiddle;pTwiddle2197,71039
    uint16_t *pBitRevTable;pBitRevTable2198,71123
    uint16_t twidCoefModifier;2199,71205
    uint16_t bitRevFactor;2200,71352
    float32_t onebyfftLen;2201,71490
  } arm_cfft_radix4_instance_f32;2202,71561
    uint16_t fftLen;2222,71990
    const q15_t *pTwiddle;pTwiddle2223,72057
    const uint16_t *pBitRevTable;pBitRevTable2224,72141
    uint16_t bitRevLength;2225,72223
  } arm_cfft_instance_q15;2226,72298
    uint16_t fftLen;2240,72574
    const q31_t *pTwiddle;pTwiddle2241,72641
    const uint16_t *pBitRevTable;pBitRevTable2242,72725
    uint16_t bitRevLength;2243,72807
  } arm_cfft_instance_q31;2244,72882
    uint16_t fftLen;2258,73163
    const float32_t *pTwiddle;pTwiddle2259,73230
    const uint16_t *pBitRevTable;pBitRevTable2260,73314
    uint16_t bitRevLength;2261,73396
  } arm_cfft_instance_f32;2262,73471
    uint32_t fftLenReal;2276,73733
    uint8_t ifftFlagR;2277,73812
    uint8_t bitReverseFlagR;2278,73943
    uint32_t twidCoefRModifier;2279,74092
    q15_t *pTwiddleAReal;pTwiddleAReal2280,74246
    q15_t *pTwiddleBReal;pTwiddleBReal2281,74342
    const arm_cfft_instance_q15 *pCfft;pCfft2282,74438
  } arm_rfft_instance_q15;2283,74529
    uint32_t fftLenReal;2302,74899
    uint8_t ifftFlagR;2303,74980
    uint8_t bitReverseFlagR;2304,75113
    uint32_t twidCoefRModifier;2305,75264
    q31_t *pTwiddleAReal;pTwiddleAReal2306,75420
    q31_t *pTwiddleBReal;pTwiddleBReal2307,75518
    const arm_cfft_instance_q31 *pCfft;pCfft2308,75616
  } arm_rfft_instance_q31;2309,75709
    uint32_t fftLenReal;2328,76090
    uint16_t fftLenBy2;2329,76171
    uint8_t ifftFlagR;2330,76255
    uint8_t bitReverseFlagR;2331,76388
    uint32_t twidCoefRModifier;2332,76539
    float32_t *pTwiddleAReal;pTwiddleAReal2333,76699
    float32_t *pTwiddleBReal;pTwiddleBReal2334,76797
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2335,76895
  } arm_rfft_instance_f32;2336,76988
    arm_cfft_instance_f32 Sint;2356,77417
    uint16_t fftLenRFFT;2357,77488
	float32_t * pTwiddleRFFT;2358,77573
  } arm_rfft_fast_instance_f32 2359,77641
    uint16_t N;2376,78005
    uint16_t Nby2;2377,78074
    float32_t normalize;2378,78155
    float32_t *pTwiddle;pTwiddle2379,78224
    float32_t *pCosFactor;pCosFactor2380,78309
    arm_rfft_instance_f32 *pRfft;pRfft2381,78389
    arm_cfft_radix4_instance_f32 *pCfft;pCfft2382,78472
  } arm_dct4_instance_f32;2383,78558
    uint16_t N;2423,80084
    uint16_t Nby2;2424,80153
    q31_t normalize;2425,80234
    q31_t *pTwiddle;pTwiddle2426,80303
    q31_t *pCosFactor;pCosFactor2427,80388
    arm_rfft_instance_q31 *pRfft;pRfft2428,80468
    arm_cfft_radix4_instance_q31 *pCfft;pCfft2429,80551
  } arm_dct4_instance_q31;2430,80637
    uint16_t N;2470,82068
    uint16_t Nby2;2471,82137
    q15_t normalize;2472,82218
    q15_t *pTwiddle;pTwiddle2473,82287
    q15_t *pCosFactor;pCosFactor2474,82372
    arm_rfft_instance_q15 *pRfft;pRfft2475,82452
    arm_cfft_radix4_instance_q15 *pCfft;pCfft2476,82535
  } arm_dct4_instance_q15;2477,82621
    uint8_t M;3449,114559
    uint16_t numTaps;3450,114623
    q15_t *pCoeffs;pCoeffs3451,114706
    q15_t *pState;pState3452,114816
  } arm_fir_decimate_instance_q15;3453,114942
    uint8_t M;3461,115078
    uint16_t numTaps;3462,115138
    q31_t *pCoeffs;pCoeffs3463,115217
    q31_t *pState;pState3464,115323
  } arm_fir_decimate_instance_q31;3466,115447
    uint8_t M;3474,115594
    uint16_t numTaps;3475,115662
    float32_t *pCoeffs;pCoeffs3476,115749
    float32_t *pState;pState3477,115863
  } arm_fir_decimate_instance_f32;3479,115995
    uint8_t L;3630,121216
    uint16_t phaseLength;3631,121278
    q15_t *pCoeffs;pCoeffs3632,121366
    q15_t *pState;pState3633,121482
  } arm_fir_interpolate_instance_q15;3634,121611
    uint8_t L;3642,121753
    uint16_t phaseLength;3643,121815
    q31_t *pCoeffs;pCoeffs3644,121903
    q31_t *pState;pState3645,122020
  } arm_fir_interpolate_instance_q31;3646,122150
    uint8_t L;3654,122303
    uint16_t phaseLength;3655,122364
    float32_t *pCoeffs;pCoeffs3656,122451
    float32_t *pState;pState3657,122567
  } arm_fir_interpolate_instance_f32;3658,122694
    uint8_t numStages;3774,127248
    q63_t *pState;pState3775,127359
    q31_t *pCoeffs;pCoeffs3776,127477
    uint8_t postShift;3777,127589
  } arm_biquad_cas_df1_32x64_ins_q31;3779,127687
    uint8_t numStages;3821,129000
    float32_t *pState;pState3822,129113
    float32_t *pCoeffs;pCoeffs3823,129233
  } arm_biquad_cascade_df2T_instance_f32;3824,129347
    uint8_t numStages;3834,129539
    float32_t *pState;pState3835,129652
    float32_t *pCoeffs;pCoeffs3836,129772
  } arm_biquad_cascade_stereo_df2T_instance_f32;3837,129886
    uint8_t numStages;3847,130085
    float64_t *pState;pState3848,130198
    float64_t *pCoeffs;pCoeffs3849,130318
  } arm_biquad_cascade_df2T_instance_f64;3850,130432
    uint16_t numStages;3955,134128
    q15_t *pState;pState3956,134211
    q15_t *pCoeffs;pCoeffs3957,134339
  } arm_fir_lattice_instance_q15;3958,134464
    uint16_t numStages;3966,134604
    q31_t *pState;pState3967,134687
    q31_t *pCoeffs;pCoeffs3968,134815
  } arm_fir_lattice_instance_q31;3969,134940
    uint16_t numStages;3977,135091
    float32_t *pState;pState3978,135166
    float32_t *pCoeffs;pCoeffs3979,135286
  } arm_fir_lattice_instance_f32;3980,135403
    uint16_t numStages;4078,138733
    q15_t *pState;pState4079,138822
    q15_t *pkCoeffs;pkCoeffs4080,138959
    q15_t *pvCoeffs;pvCoeffs4081,139094
  } arm_iir_lattice_instance_q15;4082,139227
    uint16_t numStages;4089,139365
    q31_t *pState;pState4090,139454
    q31_t *pkCoeffs;pkCoeffs4091,139591
    q31_t *pvCoeffs;pvCoeffs4092,139726
  } arm_iir_lattice_instance_q31;4093,139859
    uint16_t numStages;4100,140008
    float32_t *pState;pState4101,140097
    float32_t *pkCoeffs;pkCoeffs4102,140234
    float32_t *pvCoeffs;pvCoeffs4103,140369
  } arm_iir_lattice_instance_f32;4104,140502
    uint16_t numTaps;4218,144525
    float32_t *pState;pState4219,144597
    float32_t *pCoeffs;pCoeffs4220,144711
    float32_t mu;4221,144810
  } arm_lms_instance_f32;4222,144896
    uint16_t numTaps;4268,146327
    q15_t *pState;pState4269,146399
    q15_t *pCoeffs;pCoeffs4270,146513
    q15_t mu;4271,146612
    uint32_t postShift;4272,146698
  } arm_lms_instance_q15;4273,146767
    uint16_t numTaps;4323,148218
    q31_t *pState;pState4324,148290
    q31_t *pCoeffs;pCoeffs4325,148404
    q31_t mu;4326,148503
    uint32_t postShift;4327,148589
  } arm_lms_instance_q31;4329,148660
    uint16_t numTaps;4377,150122
    float32_t *pState;pState4378,150195
    float32_t *pCoeffs;pCoeffs4379,150310
    float32_t mu;4380,150410
    float32_t energy;4381,150495
    float32_t x0;4382,150558
  } arm_lms_norm_instance_f32;4383,150621
    uint16_t numTaps;4429,152103
    q31_t *pState;pState4430,152176
    q31_t *pCoeffs;pCoeffs4431,152291
    q31_t mu;4432,152391
    uint8_t postShift;4433,152478
    q31_t *recipTable;recipTable4434,152548
    q31_t energy;4435,152629
    q31_t x0;4436,152693
  } arm_lms_norm_instance_q31;4437,152757
    uint16_t numTaps;4485,154262
    q15_t *pState;pState4486,154334
    q15_t *pCoeffs;pCoeffs4487,154449
    q15_t mu;4488,154549
    uint8_t postShift;4489,154635
    q15_t *recipTable;recipTable4490,154704
    q15_t energy;4491,154784
    q15_t x0;4492,154847
  } arm_lms_norm_instance_q15;4493,154910
    uint16_t numTaps;4709,162099
    uint16_t stateIndex;4710,162180
    float32_t *pState;pState4711,162293
    float32_t *pCoeffs;pCoeffs4712,162415
    uint16_t maxDelay;4713,162522
    int32_t *pTapDelay;pTapDelay4714,162614
  } arm_fir_sparse_instance_f32;4715,162727
    uint16_t numTaps;4723,162865
    uint16_t stateIndex;4724,162946
    q31_t *pState;pState4725,163059
    q31_t *pCoeffs;pCoeffs4726,163181
    uint16_t maxDelay;4727,163288
    int32_t *pTapDelay;pTapDelay4728,163380
  } arm_fir_sparse_instance_q31;4729,163493
    uint16_t numTaps;4737,163631
    uint16_t stateIndex;4738,163712
    q15_t *pState;pState4739,163825
    q15_t *pCoeffs;pCoeffs4740,163947
    uint16_t maxDelay;4741,164054
    int32_t *pTapDelay;pTapDelay4742,164146
  } arm_fir_sparse_instance_q15;4743,164259
    uint16_t numTaps;4751,164396
    uint16_t stateIndex;4752,164477
    q7_t *pState;pState4753,164590
    q7_t *pCoeffs;pCoeffs4754,164712
    uint16_t maxDelay;4755,164819
    int32_t *pTapDelay;pTapDelay4756,164911
  } arm_fir_sparse_instance_q7;4757,165024
  static __INLINE float32_t arm_pid_f32(5099,177116
  static __INLINE q31_t arm_pid_q31(5134,178421
  static __INLINE q15_t arm_pid_q15(5182,179956
  static __INLINE void arm_clarke_f32(5301,184125
  static __INLINE void arm_clarke_q31(5331,185271
  static __INLINE void arm_inv_clarke_f32(5406,187783
  static __INLINE void arm_inv_clarke_q31(5435,188926
  static __INLINE void arm_park_f32(5522,192220
  static __INLINE void arm_park_q31(5556,193507
  static __INLINE void arm_inv_park_f32(5641,196693
  static __INLINE void arm_inv_park_q31(5676,198024
  static __INLINE float32_t arm_linear_interp_f32(5774,201429
  static __INLINE q31_t arm_linear_interp_q31(5833,203246
  static __INLINE q15_t arm_linear_interp_q15(5895,205123
  static __INLINE q7_t arm_linear_interp_q7(5955,206914
  static __INLINE arm_status arm_sqrt_f32(6100,210768
  static __INLINE void arm_circularWrite_f32(6160,212231
  static __INLINE void arm_circularRead_f32(6205,213242
  static __INLINE void arm_circularWrite_q15(6260,214464
  static __INLINE void arm_circularRead_q15(6305,215460
  static __INLINE void arm_circularWrite_q7(6362,216675
  static __INLINE void arm_circularRead_q7(6407,217667
  static __INLINE float32_t arm_bilinear_interp_f32(7148,239026
  static __INLINE q31_t arm_bilinear_interp_q31(7216,240889
  static __INLINE q15_t arm_bilinear_interp_q15(7292,243788
  static __INLINE q7_t arm_bilinear_interp_q7(7372,246764
#define multAcc_32x32_keep32_R(7446,249260
#define multSub_32x32_keep32_R(7450,249396
#define mult_32x32_keep32_R(7454,249532
#define multAcc_32x32_keep32(7458,249640
#define multSub_32x32_keep32(7462,249734
#define mult_32x32_keep32(7466,249828
      #define LOW_OPTIMIZATION_ENTER 7474,250048
      #define LOW_OPTIMIZATION_ENTER 7478,250161
      #define LOW_OPTIMIZATION_EXIT 7483,250321
      #define LOW_OPTIMIZATION_EXIT 7486,250397
  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER7490,250526
  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT7493,250653
      #define LOW_OPTIMIZATION_ENTER 7499,250833
      #define LOW_OPTIMIZATION_ENTER 7502,250919
  #define LOW_OPTIMIZATION_EXIT7506,251056
      #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 7510,251192
      #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 7513,251287
  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT7517,251433
  #define LOW_OPTIMIZATION_ENTER 7521,251504
  #define LOW_OPTIMIZATION_EXIT7523,251575
  #define IAR_ONLY_LOW_OPTIMIZATION_ENTER7525,251610
  #define IAR_ONLY_LOW_OPTIMIZATION_EXIT7527,251655
#define LOW_OPTIMIZATION_ENTER7531,251737
#define LOW_OPTIMIZATION_EXIT7532,251769
#define IAR_ONLY_LOW_OPTIMIZATION_ENTER7533,251800
#define IAR_ONLY_LOW_OPTIMIZATION_EXIT7534,251841
#define LOW_OPTIMIZATION_ENTER7538,251925
#define LOW_OPTIMIZATION_EXIT7539,251957
#define IAR_ONLY_LOW_OPTIMIZATION_ENTER7540,251988
#define IAR_ONLY_LOW_OPTIMIZATION_EXIT7541,252029

../ChibiOS/os/ext/CMSIS/include/arm_common_tables.h,1110
#define _ARM_COMMON_TABLES_H42,2080
#define twiddleCoef 60,2766
#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH 90,4088
#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH 91,4151
#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH 92,4214
#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH 93,4277
#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH 94,4340
#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH 95,4403
#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH 96,4466
#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH 97,4529
#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH 98,4592
#define ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH 111,5463
#define ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH 112,5533
#define ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH 113,5603
#define ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH 114,5673
#define ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH 115,5743
#define ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH 116,5813
#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH 117,5883
#define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH 118,5953
#define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH 119,6023

../ChibiOS/os/ext/CMSIS/include/core_cm4.h,30531
#define __CORE_CM4_H_GENERIC43,2133
#define __CM4_CMSIS_VERSION_MAIN 71,3052
#define __CM4_CMSIS_VERSION_SUB 72,3169
#define __CM4_CMSIS_VERSION 73,3286
#define __CORTEX_M 76,3478
  #define __ASM 80,3627
  #define __INLINE 81,3744
  #define __STATIC_INLINE 82,3861
  #define __ASM 85,3935
  #define __INLINE 86,4052
  #define __STATIC_INLINE 87,4169
  #define __ASM 90,4243
  #define __INLINE 91,4360
  #define __STATIC_INLINE 92,4514
  #define __ASM 95,4588
  #define __STATIC_INLINE 96,4705
  #define __ASM 99,4780
  #define __INLINE 100,4897
  #define __STATIC_INLINE 101,5014
  #define __packed104,5086
  #define __ASM 105,5106
  #define __INLINE 106,5221
  #define __STATIC_INLINE 107,5362
      #define __FPU_USED 117,5673
      #define __FPU_USED 120,5822
    #define __FPU_USED 123,5877
      #define __FPU_USED 129,6033
      #define __FPU_USED 132,6182
    #define __FPU_USED 135,6237
      #define __FPU_USED 141,6369
      #define __FPU_USED 144,6518
    #define __FPU_USED 147,6573
      #define __FPU_USED 153,6713
      #define __FPU_USED 156,6862
    #define __FPU_USED 159,6917
      #define __FPU_USED 165,7051
      #define __FPU_USED 168,7198
    #define __FPU_USED 171,7253
      #define __FPU_USED 177,7425
      #define __FPU_USED 180,7572
    #define __FPU_USED 183,7627
#define __CORE_CM4_H_DEPENDANT201,8196
    #define __CM4_REV 210,8377
    #define __FPU_PRESENT 215,8534
    #define __MPU_PRESENT 220,8692
    #define __NVIC_PRIO_BITS 225,8853
    #define __Vendor_SysTickConfig 230,9023
  #define   __I 244,9506
  #define   __I 246,9611
#define     __O 248,9717
#define     __IO 249,9815
    uint32_t _reserved0:_reserved0282,10770
    uint32_t GE:GE283,10868
    uint32_t _reserved1:_reserved1284,10966
    uint32_t Q:Q285,11064
    uint32_t V:V286,11162
    uint32_t C:C287,11260
    uint32_t Z:Z288,11358
    uint32_t N:N289,11456
  } b;290,11554
  uint32_t w;291,11652
} APSR_Type;292,11750
#define APSR_N_Pos 295,11799
#define APSR_N_Msk 296,11915
#define APSR_Z_Pos 298,12029
#define APSR_Z_Msk 299,12145
#define APSR_C_Pos 301,12259
#define APSR_C_Msk 302,12375
#define APSR_V_Pos 304,12489
#define APSR_V_Msk 305,12605
#define APSR_Q_Pos 307,12719
#define APSR_Q_Msk 308,12835
#define APSR_GE_Pos 310,12949
#define APSR_GE_Msk 311,13066
    uint32_t ISR:ISR320,13301
    uint32_t _reserved0:_reserved0321,13399
  } b;322,13497
  uint32_t w;323,13595
} IPSR_Type;324,13693
#define IPSR_ISR_Pos 327,13742
#define IPSR_ISR_Msk 328,13860
    uint32_t ISR:ISR337,14103
    uint32_t _reserved0:_reserved0338,14201
    uint32_t GE:GE339,14299
    uint32_t _reserved1:_reserved1340,14397
    uint32_t T:T341,14495
    uint32_t IT:IT342,14593
    uint32_t Q:Q343,14691
    uint32_t V:V344,14789
    uint32_t C:C345,14887
    uint32_t Z:Z346,14985
    uint32_t N:N347,15083
  } b;348,15181
  uint32_t w;349,15279
} xPSR_Type;350,15377
#define xPSR_N_Pos 353,15426
#define xPSR_N_Msk 354,15542
#define xPSR_Z_Pos 356,15656
#define xPSR_Z_Msk 357,15772
#define xPSR_C_Pos 359,15886
#define xPSR_C_Msk 360,16002
#define xPSR_V_Pos 362,16116
#define xPSR_V_Msk 363,16232
#define xPSR_Q_Pos 365,16346
#define xPSR_Q_Msk 366,16462
#define xPSR_IT_Pos 368,16576
#define xPSR_IT_Msk 369,16693
#define xPSR_T_Pos 371,16808
#define xPSR_T_Msk 372,16924
#define xPSR_GE_Pos 374,17038
#define xPSR_GE_Msk 375,17155
#define xPSR_ISR_Pos 377,17270
#define xPSR_ISR_Msk 378,17388
    uint32_t nPRIV:nPRIV387,17611
    uint32_t SPSEL:SPSEL388,17709
    uint32_t FPCA:FPCA389,17807
    uint32_t _reserved0:_reserved0390,17905
  } b;391,18003
  uint32_t w;392,18101
} CONTROL_Type;393,18199
#define CONTROL_FPCA_Pos 396,18254
#define CONTROL_FPCA_Msk 397,18376
#define CONTROL_SPSEL_Pos 399,18496
#define CONTROL_SPSEL_Msk 400,18619
#define CONTROL_nPRIV_Pos 402,18740
#define CONTROL_nPRIV_Msk 403,18863
  __IO uint32_t ISER[ISER418,19312
       uint32_t RESERVED0[RESERVED0419,19423
  __IO uint32_t ICER[ICER420,19455
       uint32_t RSERVED1[RSERVED1421,19566
  __IO uint32_t ISPR[ISPR422,19597
       uint32_t RESERVED2[RESERVED2423,19708
  __IO uint32_t ICPR[ICPR424,19740
       uint32_t RESERVED3[RESERVED3425,19851
  __IO uint32_t IABR[IABR426,19883
       uint32_t RESERVED4[RESERVED4427,19994
  __IO uint8_t  IP[IP428,20026
       uint32_t RESERVED5[RESERVED5429,20137
  __O  uint32_t STIR;430,20170
}  NVIC_Type;431,20281
#define NVIC_STIR_INTID_Pos 434,20355
#define NVIC_STIR_INTID_Msk 435,20478
  __I  uint32_t CPUID;450,20907
  __IO uint32_t ICSR;451,21032
  __IO uint32_t VTOR;452,21157
  __IO uint32_t AIRCR;453,21282
  __IO uint32_t SCR;454,21407
  __IO uint32_t CCR;455,21532
  __IO uint8_t  SHP[SHP456,21657
  __IO uint32_t SHCSR;457,21782
  __IO uint32_t CFSR;458,21907
  __IO uint32_t HFSR;459,22032
  __IO uint32_t DFSR;460,22157
  __IO uint32_t MMFAR;461,22282
  __IO uint32_t BFAR;462,22407
  __IO uint32_t AFSR;463,22532
  __I  uint32_t PFR[PFR464,22657
  __I  uint32_t DFR;465,22782
  __I  uint32_t ADR;466,22907
  __I  uint32_t MMFR[MMFR467,23032
  __I  uint32_t ISAR[ISAR468,23157
       uint32_t RESERVED0[RESERVED0469,23282
  __IO uint32_t CPACR;470,23313
} SCB_Type;471,23438
#define SCB_CPUID_IMPLEMENTER_Pos 474,23491
#define SCB_CPUID_IMPLEMENTER_Msk 475,23622
#define SCB_CPUID_VARIANT_Pos 477,23751
#define SCB_CPUID_VARIANT_Msk 478,23878
#define SCB_CPUID_ARCHITECTURE_Pos 480,24003
#define SCB_CPUID_ARCHITECTURE_Msk 481,24135
#define SCB_CPUID_PARTNO_Pos 483,24265
#define SCB_CPUID_PARTNO_Msk 484,24391
#define SCB_CPUID_REVISION_Pos 486,24515
#define SCB_CPUID_REVISION_Msk 487,24643
#define SCB_ICSR_NMIPENDSET_Pos 490,24825
#define SCB_ICSR_NMIPENDSET_Msk 491,24954
#define SCB_ICSR_PENDSVSET_Pos 493,25081
#define SCB_ICSR_PENDSVSET_Msk 494,25209
#define SCB_ICSR_PENDSVCLR_Pos 496,25335
#define SCB_ICSR_PENDSVCLR_Msk 497,25463
#define SCB_ICSR_PENDSTSET_Pos 499,25589
#define SCB_ICSR_PENDSTSET_Msk 500,25717
#define SCB_ICSR_PENDSTCLR_Pos 502,25843
#define SCB_ICSR_PENDSTCLR_Msk 503,25971
#define SCB_ICSR_ISRPREEMPT_Pos 505,26097
#define SCB_ICSR_ISRPREEMPT_Msk 506,26226
#define SCB_ICSR_ISRPENDING_Pos 508,26353
#define SCB_ICSR_ISRPENDING_Msk 509,26482
#define SCB_ICSR_VECTPENDING_Pos 511,26609
#define SCB_ICSR_VECTPENDING_Msk 512,26739
#define SCB_ICSR_RETTOBASE_Pos 514,26867
#define SCB_ICSR_RETTOBASE_Msk 515,26995
#define SCB_ICSR_VECTACTIVE_Pos 517,27121
#define SCB_ICSR_VECTACTIVE_Msk 518,27250
#define SCB_VTOR_TBLOFF_Pos 521,27429
#define SCB_VTOR_TBLOFF_Msk 522,27554
#define SCB_AIRCR_VECTKEY_Pos 525,27749
#define SCB_AIRCR_VECTKEY_Msk 526,27876
#define SCB_AIRCR_VECTKEYSTAT_Pos 528,28001
#define SCB_AIRCR_VECTKEYSTAT_Msk 529,28132
#define SCB_AIRCR_ENDIANESS_Pos 531,28261
#define SCB_AIRCR_ENDIANESS_Msk 532,28390
#define SCB_AIRCR_PRIGROUP_Pos 534,28517
#define SCB_AIRCR_PRIGROUP_Msk 535,28645
#define SCB_AIRCR_SYSRESETREQ_Pos 537,28771
#define SCB_AIRCR_SYSRESETREQ_Msk 538,28902
#define SCB_AIRCR_VECTCLRACTIVE_Pos 540,29031
#define SCB_AIRCR_VECTCLRACTIVE_Msk 541,29164
#define SCB_AIRCR_VECTRESET_Pos 543,29295
#define SCB_AIRCR_VECTRESET_Msk 544,29424
#define SCB_SCR_SEVONPEND_Pos 547,29598
#define SCB_SCR_SEVONPEND_Msk 548,29725
#define SCB_SCR_SLEEPDEEP_Pos 550,29850
#define SCB_SCR_SLEEPDEEP_Msk 551,29977
#define SCB_SCR_SLEEPONEXIT_Pos 553,30102
#define SCB_SCR_SLEEPONEXIT_Msk 554,30231
#define SCB_CCR_STKALIGN_Pos 557,30412
#define SCB_CCR_STKALIGN_Msk 558,30538
#define SCB_CCR_BFHFNMIGN_Pos 560,30662
#define SCB_CCR_BFHFNMIGN_Msk 561,30789
#define SCB_CCR_DIV_0_TRP_Pos 563,30914
#define SCB_CCR_DIV_0_TRP_Msk 564,31041
#define SCB_CCR_UNALIGN_TRP_Pos 566,31166
#define SCB_CCR_UNALIGN_TRP_Msk 567,31295
#define SCB_CCR_USERSETMPEND_Pos 569,31422
#define SCB_CCR_USERSETMPEND_Msk 570,31552
#define SCB_CCR_NONBASETHRDENA_Pos 572,31680
#define SCB_CCR_NONBASETHRDENA_Msk 573,31812
#define SCB_SHCSR_USGFAULTENA_Pos 576,32007
#define SCB_SHCSR_USGFAULTENA_Msk 577,32138
#define SCB_SHCSR_BUSFAULTENA_Pos 579,32267
#define SCB_SHCSR_BUSFAULTENA_Msk 580,32398
#define SCB_SHCSR_MEMFAULTENA_Pos 582,32527
#define SCB_SHCSR_MEMFAULTENA_Msk 583,32658
#define SCB_SHCSR_SVCALLPENDED_Pos 585,32787
#define SCB_SHCSR_SVCALLPENDED_Msk 586,32919
#define SCB_SHCSR_BUSFAULTPENDED_Pos 588,33049
#define SCB_SHCSR_BUSFAULTPENDED_Msk 589,33183
#define SCB_SHCSR_MEMFAULTPENDED_Pos 591,33315
#define SCB_SHCSR_MEMFAULTPENDED_Msk 592,33449
#define SCB_SHCSR_USGFAULTPENDED_Pos 594,33581
#define SCB_SHCSR_USGFAULTPENDED_Msk 595,33715
#define SCB_SHCSR_SYSTICKACT_Pos 597,33847
#define SCB_SHCSR_SYSTICKACT_Msk 598,33977
#define SCB_SHCSR_PENDSVACT_Pos 600,34105
#define SCB_SHCSR_PENDSVACT_Msk 601,34234
#define SCB_SHCSR_MONITORACT_Pos 603,34361
#define SCB_SHCSR_MONITORACT_Msk 604,34491
#define SCB_SHCSR_SVCALLACT_Pos 606,34619
#define SCB_SHCSR_SVCALLACT_Msk 607,34748
#define SCB_SHCSR_USGFAULTACT_Pos 609,34875
#define SCB_SHCSR_USGFAULTACT_Msk 610,35006
#define SCB_SHCSR_BUSFAULTACT_Pos 612,35135
#define SCB_SHCSR_BUSFAULTACT_Msk 613,35266
#define SCB_SHCSR_MEMFAULTACT_Pos 615,35395
#define SCB_SHCSR_MEMFAULTACT_Msk 616,35526
#define SCB_CFSR_USGFAULTSR_Pos 619,35714
#define SCB_CFSR_USGFAULTSR_Msk 620,35860
#define SCB_CFSR_BUSFAULTSR_Pos 622,36004
#define SCB_CFSR_BUSFAULTSR_Msk 623,36148
#define SCB_CFSR_MEMFAULTSR_Pos 625,36290
#define SCB_CFSR_MEMFAULTSR_Msk 626,36444
#define SCB_HFSR_DEBUGEVT_Pos 629,36647
#define SCB_HFSR_DEBUGEVT_Msk 630,36774
#define SCB_HFSR_FORCED_Pos 632,36899
#define SCB_HFSR_FORCED_Msk 633,37024
#define SCB_HFSR_VECTTBL_Pos 635,37147
#define SCB_HFSR_VECTTBL_Msk 636,37273
#define SCB_DFSR_EXTERNAL_Pos 639,37448
#define SCB_DFSR_EXTERNAL_Msk 640,37575
#define SCB_DFSR_VCATCH_Pos 642,37700
#define SCB_DFSR_VCATCH_Msk 643,37825
#define SCB_DFSR_DWTTRAP_Pos 645,37948
#define SCB_DFSR_DWTTRAP_Msk 646,38074
#define SCB_DFSR_BKPT_Pos 648,38198
#define SCB_DFSR_BKPT_Msk 649,38321
#define SCB_DFSR_HALTED_Pos 651,38442
#define SCB_DFSR_HALTED_Msk 652,38567
       uint32_t RESERVED0[RESERVED0667,39039
  __I  uint32_t ICTR;668,39070
  __IO uint32_t ACTLR;669,39181
} SCnSCB_Type;670,39292
#define SCnSCB_ICTR_INTLINESNUM_Pos 673,39364
#define SCnSCB_ICTR_INTLINESNUM_Msk 674,39487
#define SCnSCB_ACTLR_DISOOFP_Pos 677,39654
#define SCnSCB_ACTLR_DISOOFP_Msk 678,39774
#define SCnSCB_ACTLR_DISFPCA_Pos 680,39892
#define SCnSCB_ACTLR_DISFPCA_Msk 681,40012
#define SCnSCB_ACTLR_DISFOLD_Pos 683,40130
#define SCnSCB_ACTLR_DISFOLD_Msk 684,40250
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 686,40368
#define SCnSCB_ACTLR_DISDEFWBUF_Msk 687,40491
#define SCnSCB_ACTLR_DISMCYCINT_Pos 689,40612
#define SCnSCB_ACTLR_DISMCYCINT_Msk 690,40735
  __IO uint32_t CTRL;705,41162
  __IO uint32_t LOAD;706,41269
  __IO uint32_t VAL;707,41376
  __I  uint32_t CALIB;708,41483
} SysTick_Type;709,41590
#define SysTick_CTRL_COUNTFLAG_Pos 712,41662
#define SysTick_CTRL_COUNTFLAG_Msk 713,41794
#define SysTick_CTRL_CLKSOURCE_Pos 715,41924
#define SysTick_CTRL_CLKSOURCE_Msk 716,42056
#define SysTick_CTRL_TICKINT_Pos 718,42186
#define SysTick_CTRL_TICKINT_Msk 719,42316
#define SysTick_CTRL_ENABLE_Pos 721,42444
#define SysTick_CTRL_ENABLE_Msk 722,42573
#define SysTick_LOAD_RELOAD_Pos 725,42743
#define SysTick_LOAD_RELOAD_Msk 726,42872
#define SysTick_VAL_CURRENT_Pos 729,43043
#define SysTick_VAL_CURRENT_Msk 730,43172
#define SysTick_CALIB_NOREF_Pos 733,43347
#define SysTick_CALIB_NOREF_Msk 734,43476
#define SysTick_CALIB_SKEW_Pos 736,43603
#define SysTick_CALIB_SKEW_Msk 737,43731
#define SysTick_CALIB_TENMS_Pos 739,43857
#define SysTick_CALIB_TENMS_Msk 740,43986
    __O  uint8_t    u8;757,44481
    __O  uint16_t   u16;758,44594
    __O  uint32_t   u32;759,44707
  }  PORT 760,44820
       uint32_t RESERVED0[RESERVED0761,44933
  __IO uint32_t TER;762,44966
       uint32_t RESERVED1[RESERVED1763,45079
  __IO uint32_t TPR;764,45111
       uint32_t RESERVED2[RESERVED2765,45224
  __IO uint32_t TCR;766,45256
       uint32_t RESERVED3[RESERVED3767,45369
  __O  uint32_t IWR;768,45401
  __I  uint32_t IRR;769,45514
  __IO uint32_t IMCR;770,45627
       uint32_t RESERVED4[RESERVED4771,45740
  __O  uint32_t LAR;772,45772
  __I  uint32_t LSR;773,45885
       uint32_t RESERVED5[RESERVED5774,45998
  __I  uint32_t PID4;775,46029
  __I  uint32_t PID5;776,46142
  __I  uint32_t PID6;777,46255
  __I  uint32_t PID7;778,46368
  __I  uint32_t PID0;779,46481
  __I  uint32_t PID1;780,46594
  __I  uint32_t PID2;781,46707
  __I  uint32_t PID3;782,46820
  __I  uint32_t CID0;783,46933
  __I  uint32_t CID1;784,47046
  __I  uint32_t CID2;785,47159
  __I  uint32_t CID3;786,47272
} ITM_Type;787,47385
#define ITM_TPR_PRIVMASK_Pos 790,47448
#define ITM_TPR_PRIVMASK_Msk 791,47574
#define ITM_TCR_BUSY_Pos 794,47744
#define ITM_TCR_BUSY_Msk 795,47866
#define ITM_TCR_TraceBusID_Pos 797,47986
#define ITM_TCR_TraceBusID_Msk 798,48109
#define ITM_TCR_GTSFREQ_Pos 800,48230
#define ITM_TCR_GTSFREQ_Msk 801,48374
#define ITM_TCR_TSPrescale_Pos 803,48516
#define ITM_TCR_TSPrescale_Msk 804,48644
#define ITM_TCR_SWOENA_Pos 806,48770
#define ITM_TCR_SWOENA_Msk 807,48894
#define ITM_TCR_DWTENA_Pos 809,49016
#define ITM_TCR_DWTENA_Msk 810,49140
#define ITM_TCR_SYNCENA_Pos 812,49262
#define ITM_TCR_SYNCENA_Msk 813,49387
#define ITM_TCR_TSENA_Pos 815,49510
#define ITM_TCR_TSENA_Msk 816,49633
#define ITM_TCR_ITMENA_Pos 818,49754
#define ITM_TCR_ITMENA_Msk 819,49886
#define ITM_IWR_ATVALIDM_Pos 822,50066
#define ITM_IWR_ATVALIDM_Msk 823,50192
#define ITM_IRR_ATREADYM_Pos 826,50365
#define ITM_IRR_ATREADYM_Msk 827,50491
#define ITM_IMCR_INTEGRATION_Pos 830,50672
#define ITM_IMCR_INTEGRATION_Msk 831,50802
#define ITM_LSR_ByteAcc_Pos 834,50974
#define ITM_LSR_ByteAcc_Msk 835,51099
#define ITM_LSR_Access_Pos 837,51222
#define ITM_LSR_Access_Msk 838,51346
#define ITM_LSR_Present_Pos 840,51468
#define ITM_LSR_Present_Msk 841,51593
  __IO uint32_t CTRL;856,52048
  __IO uint32_t CYCCNT;857,52161
  __IO uint32_t CPICNT;858,52274
  __IO uint32_t EXCCNT;859,52387
  __IO uint32_t SLEEPCNT;860,52500
  __IO uint32_t LSUCNT;861,52613
  __IO uint32_t FOLDCNT;862,52726
  __I  uint32_t PCSR;863,52839
  __IO uint32_t COMP0;864,52952
  __IO uint32_t MASK0;865,53065
  __IO uint32_t FUNCTION0;866,53178
       uint32_t RESERVED0[RESERVED0867,53291
  __IO uint32_t COMP1;868,53322
  __IO uint32_t MASK1;869,53435
  __IO uint32_t FUNCTION1;870,53548
       uint32_t RESERVED1[RESERVED1871,53661
  __IO uint32_t COMP2;872,53692
  __IO uint32_t MASK2;873,53805
  __IO uint32_t FUNCTION2;874,53918
       uint32_t RESERVED2[RESERVED2875,54031
  __IO uint32_t COMP3;876,54062
  __IO uint32_t MASK3;877,54175
  __IO uint32_t FUNCTION3;878,54288
} DWT_Type;879,54401
#define DWT_CTRL_NUMCOMP_Pos 882,54456
#define DWT_CTRL_NUMCOMP_Msk 883,54579
#define DWT_CTRL_NOTRCPKT_Pos 885,54700
#define DWT_CTRL_NOTRCPKT_Msk 886,54824
#define DWT_CTRL_NOEXTTRIG_Pos 888,54946
#define DWT_CTRL_NOEXTTRIG_Msk 889,55071
#define DWT_CTRL_NOCYCCNT_Pos 891,55194
#define DWT_CTRL_NOCYCCNT_Msk 892,55318
#define DWT_CTRL_NOPRFCNT_Pos 894,55440
#define DWT_CTRL_NOPRFCNT_Msk 895,55564
#define DWT_CTRL_CYCEVTENA_Pos 897,55686
#define DWT_CTRL_CYCEVTENA_Msk 898,55811
#define DWT_CTRL_FOLDEVTENA_Pos 900,55934
#define DWT_CTRL_FOLDEVTENA_Msk 901,56060
#define DWT_CTRL_LSUEVTENA_Pos 903,56184
#define DWT_CTRL_LSUEVTENA_Msk 904,56309
#define DWT_CTRL_SLEEPEVTENA_Pos 906,56432
#define DWT_CTRL_SLEEPEVTENA_Msk 907,56559
#define DWT_CTRL_EXCEVTENA_Pos 909,56684
#define DWT_CTRL_EXCEVTENA_Msk 910,56809
#define DWT_CTRL_CPIEVTENA_Pos 912,56932
#define DWT_CTRL_CPIEVTENA_Msk 913,57057
#define DWT_CTRL_EXCTRCENA_Pos 915,57180
#define DWT_CTRL_EXCTRCENA_Msk 916,57305
#define DWT_CTRL_PCSAMPLENA_Pos 918,57428
#define DWT_CTRL_PCSAMPLENA_Msk 919,57554
#define DWT_CTRL_SYNCTAP_Pos 921,57678
#define DWT_CTRL_SYNCTAP_Msk 922,57801
#define DWT_CTRL_CYCTAP_Pos 924,57922
#define DWT_CTRL_CYCTAP_Msk 925,58044
#define DWT_CTRL_POSTINIT_Pos 927,58164
#define DWT_CTRL_POSTINIT_Msk 928,58288
#define DWT_CTRL_POSTPRESET_Pos 930,58410
#define DWT_CTRL_POSTPRESET_Msk 931,58536
#define DWT_CTRL_CYCCNTENA_Pos 933,58660
#define DWT_CTRL_CYCCNTENA_Msk 934,58785
#define DWT_CPICNT_CPICNT_Pos 937,58950
#define DWT_CPICNT_CPICNT_Msk 938,59074
#define DWT_EXCCNT_EXCCNT_Pos 941,59253
#define DWT_EXCCNT_EXCCNT_Msk 942,59377
#define DWT_SLEEPCNT_SLEEPCNT_Pos 945,59543
#define DWT_SLEEPCNT_SLEEPCNT_Msk 946,59671
#define DWT_LSUCNT_LSUCNT_Pos 949,59839
#define DWT_LSUCNT_LSUCNT_Msk 950,59963
#define DWT_FOLDCNT_FOLDCNT_Pos 953,60142
#define DWT_FOLDCNT_FOLDCNT_Msk 954,60268
#define DWT_MASK_MASK_Pos 957,60440
#define DWT_MASK_MASK_Msk 958,60560
#define DWT_FUNCTION_MATCHED_Pos 961,60730
#define DWT_FUNCTION_MATCHED_Msk 962,60857
#define DWT_FUNCTION_DATAVADDR1_Pos 964,60982
#define DWT_FUNCTION_DATAVADDR1_Msk 965,61112
#define DWT_FUNCTION_DATAVADDR0_Pos 967,61240
#define DWT_FUNCTION_DATAVADDR0_Msk 968,61370
#define DWT_FUNCTION_DATAVSIZE_Pos 970,61498
#define DWT_FUNCTION_DATAVSIZE_Msk 971,61627
#define DWT_FUNCTION_LNK1ENA_Pos 973,61754
#define DWT_FUNCTION_LNK1ENA_Msk 974,61881
#define DWT_FUNCTION_DATAVMATCH_Pos 976,62006
#define DWT_FUNCTION_DATAVMATCH_Msk 977,62136
#define DWT_FUNCTION_CYCMATCH_Pos 979,62264
#define DWT_FUNCTION_CYCMATCH_Msk 980,62392
#define DWT_FUNCTION_EMITRANGE_Pos 982,62518
#define DWT_FUNCTION_EMITRANGE_Msk 983,62647
#define DWT_FUNCTION_FUNCTION_Pos 985,62774
#define DWT_FUNCTION_FUNCTION_Msk 986,62902
  __IO uint32_t SSPSR;1001,63345
  __IO uint32_t CSPSR;1002,63458
       uint32_t RESERVED0[RESERVED01003,63565
  __IO uint32_t ACPR;1004,63596
       uint32_t RESERVED1[RESERVED11005,63705
  __IO uint32_t SPPR;1006,63737
       uint32_t RESERVED2[RESERVED21007,63839
  __I  uint32_t FFSR;1008,63872
  __IO uint32_t FFCR;1009,63979
  __I  uint32_t FSCR;1010,64087
       uint32_t RESERVED3[RESERVED31011,64201
  __I  uint32_t TRIGGER;1012,64234
  __I  uint32_t FIFO0;1013,64313
  __I  uint32_t ITATBCTR2;1014,64405
       uint32_t RESERVED4[RESERVED41015,64486
  __I  uint32_t ITATBCTR0;1016,64517
  __I  uint32_t FIFO1;1017,64598
  __IO uint32_t ITCTRL;1018,64690
       uint32_t RESERVED5[RESERVED51019,64786
  __IO uint32_t CLAIMSET;1020,64818
  __IO uint32_t CLAIMCLR;1021,64903
       uint32_t RESERVED7[RESERVED71022,64990
  __I  uint32_t DEVID;1023,65021
  __I  uint32_t DEVTYPE;1024,65103
} TPI_Type;1025,65187
#define TPI_ACPR_PRESCALER_Pos 1028,65263
#define TPI_ACPR_PRESCALER_Msk 1029,65388
#define TPI_SPPR_TXMODE_Pos 1032,65565
#define TPI_SPPR_TXMODE_Msk 1033,65687
#define TPI_FFSR_FtNonStop_Pos 1036,65866
#define TPI_FFSR_FtNonStop_Msk 1037,65991
#define TPI_FFSR_TCPresent_Pos 1039,66114
#define TPI_FFSR_TCPresent_Msk 1040,66239
#define TPI_FFSR_FtStopped_Pos 1042,66362
#define TPI_FFSR_FtStopped_Msk 1043,66487
#define TPI_FFSR_FlInProg_Pos 1045,66610
#define TPI_FFSR_FlInProg_Msk 1046,66734
#define TPI_FFCR_TrigIn_Pos 1049,66916
#define TPI_FFCR_TrigIn_Msk 1050,67038
#define TPI_FFCR_EnFCont_Pos 1052,67158
#define TPI_FFCR_EnFCont_Msk 1053,67281
#define TPI_TRIGGER_TRIGGER_Pos 1056,67442
#define TPI_TRIGGER_TRIGGER_Msk 1057,67568
#define TPI_FIFO0_ITM_ATVALID_Pos 1060,67753
#define TPI_FIFO0_ITM_ATVALID_Msk 1061,67881
#define TPI_FIFO0_ITM_bytecount_Pos 1063,68007
#define TPI_FIFO0_ITM_bytecount_Msk 1064,68137
#define TPI_FIFO0_ETM_ATVALID_Pos 1066,68265
#define TPI_FIFO0_ETM_ATVALID_Msk 1067,68393
#define TPI_FIFO0_ETM_bytecount_Pos 1069,68519
#define TPI_FIFO0_ETM_bytecount_Msk 1070,68649
#define TPI_FIFO0_ETM2_Pos 1072,68777
#define TPI_FIFO0_ETM2_Msk 1073,68898
#define TPI_FIFO0_ETM1_Pos 1075,69017
#define TPI_FIFO0_ETM1_Msk 1076,69138
#define TPI_FIFO0_ETM0_Pos 1078,69257
#define TPI_FIFO0_ETM0_Msk 1079,69378
#define TPI_ITATBCTR2_ATREADY_Pos 1082,69539
#define TPI_ITATBCTR2_ATREADY_Msk 1083,69667
#define TPI_FIFO1_ITM_ATVALID_Pos 1086,69854
#define TPI_FIFO1_ITM_ATVALID_Msk 1087,69982
#define TPI_FIFO1_ITM_bytecount_Pos 1089,70108
#define TPI_FIFO1_ITM_bytecount_Msk 1090,70238
#define TPI_FIFO1_ETM_ATVALID_Pos 1092,70366
#define TPI_FIFO1_ETM_ATVALID_Msk 1093,70494
#define TPI_FIFO1_ETM_bytecount_Pos 1095,70620
#define TPI_FIFO1_ETM_bytecount_Msk 1096,70750
#define TPI_FIFO1_ITM2_Pos 1098,70878
#define TPI_FIFO1_ITM2_Msk 1099,70999
#define TPI_FIFO1_ITM1_Pos 1101,71118
#define TPI_FIFO1_ITM1_Msk 1102,71239
#define TPI_FIFO1_ITM0_Pos 1104,71358
#define TPI_FIFO1_ITM0_Msk 1105,71479
#define TPI_ITATBCTR0_ATREADY_Pos 1108,71640
#define TPI_ITATBCTR0_ATREADY_Msk 1109,71768
#define TPI_ITCTRL_Mode_Pos 1112,71951
#define TPI_ITCTRL_Mode_Msk 1113,72073
#define TPI_DEVID_NRZVALID_Pos 1116,72231
#define TPI_DEVID_NRZVALID_Msk 1117,72356
#define TPI_DEVID_MANCVALID_Pos 1119,72479
#define TPI_DEVID_MANCVALID_Msk 1120,72605
#define TPI_DEVID_PTINVALID_Pos 1122,72729
#define TPI_DEVID_PTINVALID_Msk 1123,72855
#define TPI_DEVID_MinBufSz_Pos 1125,72979
#define TPI_DEVID_MinBufSz_Msk 1126,73104
#define TPI_DEVID_AsynClkIn_Pos 1128,73227
#define TPI_DEVID_AsynClkIn_Msk 1129,73353
#define TPI_DEVID_NrTraceInput_Pos 1131,73477
#define TPI_DEVID_NrTraceInput_Msk 1132,73606
#define TPI_DEVTYPE_MajorType_Pos 1135,73773
#define TPI_DEVTYPE_MajorType_Msk 1136,73901
#define TPI_DEVTYPE_SubType_Pos 1138,74027
#define TPI_DEVTYPE_SubType_Msk 1139,74153
  __I  uint32_t TYPE;1155,74617
  __IO uint32_t CTRL;1156,74735
  __IO uint32_t RNR;1157,74853
  __IO uint32_t RBAR;1158,74971
  __IO uint32_t RASR;1159,75089
  __IO uint32_t RBAR_A1;1160,75207
  __IO uint32_t RASR_A1;1161,75325
  __IO uint32_t RBAR_A2;1162,75443
  __IO uint32_t RASR_A2;1163,75561
  __IO uint32_t RBAR_A3;1164,75679
  __IO uint32_t RASR_A3;1165,75797
} MPU_Type;1166,75915
#define MPU_TYPE_IREGION_Pos 1169,75955
#define MPU_TYPE_IREGION_Msk 1170,76081
#define MPU_TYPE_DREGION_Pos 1172,76205
#define MPU_TYPE_DREGION_Msk 1173,76331
#define MPU_TYPE_SEPARATE_Pos 1175,76455
#define MPU_TYPE_SEPARATE_Msk 1176,76582
#define MPU_CTRL_PRIVDEFENA_Pos 1179,76735
#define MPU_CTRL_PRIVDEFENA_Msk 1180,76864
#define MPU_CTRL_HFNMIENA_Pos 1182,76991
#define MPU_CTRL_HFNMIENA_Msk 1183,77118
#define MPU_CTRL_ENABLE_Pos 1185,77243
#define MPU_CTRL_ENABLE_Msk 1186,77368
#define MPU_RNR_REGION_Pos 1189,77525
#define MPU_RNR_REGION_Msk 1190,77649
#define MPU_RBAR_ADDR_Pos 1193,77811
#define MPU_RBAR_ADDR_Msk 1194,77934
#define MPU_RBAR_VALID_Pos 1196,78055
#define MPU_RBAR_VALID_Msk 1197,78179
#define MPU_RBAR_REGION_Pos 1199,78301
#define MPU_RBAR_REGION_Msk 1200,78426
#define MPU_RASR_ATTRS_Pos 1203,78595
#define MPU_RASR_ATTRS_Msk 1204,78740
#define MPU_RASR_XN_Pos 1206,78883
#define MPU_RASR_XN_Msk 1207,79010
#define MPU_RASR_AP_Pos 1209,79135
#define MPU_RASR_AP_Msk 1210,79262
#define MPU_RASR_TEX_Pos 1212,79387
#define MPU_RASR_TEX_Msk 1213,79515
#define MPU_RASR_S_Pos 1215,79641
#define MPU_RASR_S_Msk 1216,79767
#define MPU_RASR_C_Pos 1218,79891
#define MPU_RASR_C_Msk 1219,80017
#define MPU_RASR_B_Pos 1221,80141
#define MPU_RASR_B_Msk 1222,80267
#define MPU_RASR_SRD_Pos 1224,80391
#define MPU_RASR_SRD_Msk 1225,80528
#define MPU_RASR_SIZE_Pos 1227,80663
#define MPU_RASR_SIZE_Msk 1228,80799
#define MPU_RASR_ENABLE_Pos 1230,80933
#define MPU_RASR_ENABLE_Msk 1231,81069
       uint32_t RESERVED0[RESERVED01248,81545
  __IO uint32_t FPCCR;1249,81576
  __IO uint32_t FPCAR;1250,81701
  __IO uint32_t FPDSCR;1251,81826
  __I  uint32_t MVFR0;1252,81951
  __I  uint32_t MVFR1;1253,82076
} FPU_Type;1254,82201
#define FPU_FPCCR_ASPEN_Pos 1257,82263
#define FPU_FPCCR_ASPEN_Msk 1258,82388
#define FPU_FPCCR_LSPEN_Pos 1260,82511
#define FPU_FPCCR_LSPEN_Msk 1261,82632
#define FPU_FPCCR_MONRDY_Pos 1263,82755
#define FPU_FPCCR_MONRDY_Msk 1264,82877
#define FPU_FPCCR_BFRDY_Pos 1266,83001
#define FPU_FPCCR_BFRDY_Msk 1267,83122
#define FPU_FPCCR_MMRDY_Pos 1269,83245
#define FPU_FPCCR_MMRDY_Msk 1270,83366
#define FPU_FPCCR_HFRDY_Pos 1272,83489
#define FPU_FPCCR_HFRDY_Msk 1273,83610
#define FPU_FPCCR_THREAD_Pos 1275,83733
#define FPU_FPCCR_THREAD_Msk 1276,83867
#define FPU_FPCCR_USER_Pos 1278,84006
#define FPU_FPCCR_USER_Msk 1279,84141
#define FPU_FPCCR_LSPACT_Pos 1281,84274
#define FPU_FPCCR_LSPACT_Msk 1282,84424
#define FPU_FPCAR_ADDRESS_Pos 1285,84619
#define FPU_FPCAR_ADDRESS_Msk 1286,84746
#define FPU_FPDSCR_AHP_Pos 1289,84925
#define FPU_FPDSCR_AHP_Msk 1290,85049
#define FPU_FPDSCR_DN_Pos 1292,85171
#define FPU_FPDSCR_DN_Msk 1293,85294
#define FPU_FPDSCR_FZ_Pos 1295,85415
#define FPU_FPDSCR_FZ_Msk 1296,85538
#define FPU_FPDSCR_RMode_Pos 1298,85659
#define FPU_FPDSCR_RMode_Msk 1299,85785
#define FPU_MVFR0_FP_rounding_modes_Pos 1302,85948
#define FPU_MVFR0_FP_rounding_modes_Msk 1303,86086
#define FPU_MVFR0_Short_vectors_Pos 1305,86222
#define FPU_MVFR0_Short_vectors_Msk 1306,86356
#define FPU_MVFR0_Square_root_Pos 1308,86488
#define FPU_MVFR0_Square_root_Msk 1309,86620
#define FPU_MVFR0_Divide_Pos 1311,86750
#define FPU_MVFR0_Divide_Msk 1312,86877
#define FPU_MVFR0_FP_excep_trapping_Pos 1314,87002
#define FPU_MVFR0_FP_excep_trapping_Msk 1315,87144
#define FPU_MVFR0_Double_precision_Pos 1317,87284
#define FPU_MVFR0_Double_precision_Msk 1318,87421
#define FPU_MVFR0_Single_precision_Pos 1320,87556
#define FPU_MVFR0_Single_precision_Msk 1321,87693
#define FPU_MVFR0_A_SIMD_registers_Pos 1323,87828
#define FPU_MVFR0_A_SIMD_registers_Msk 1324,87965
#define FPU_MVFR1_FP_fused_MAC_Pos 1327,88139
#define FPU_MVFR1_FP_fused_MAC_Msk 1328,88272
#define FPU_MVFR1_FP_HPFP_Pos 1330,88403
#define FPU_MVFR1_FP_HPFP_Msk 1331,88531
#define FPU_MVFR1_D_NaN_mode_Pos 1333,88657
#define FPU_MVFR1_D_NaN_mode_Msk 1334,88788
#define FPU_MVFR1_FtZ_mode_Pos 1336,88917
#define FPU_MVFR1_FtZ_mode_Msk 1337,89046
  __IO uint32_t DHCSR;1353,89497
  __O  uint32_t DCRSR;1354,89613
  __IO uint32_t DCRDR;1355,89729
  __IO uint32_t DEMCR;1356,89845
} CoreDebug_Type;1357,89961
#define CoreDebug_DHCSR_DBGKEY_Pos 1360,90031
#define CoreDebug_DHCSR_DBGKEY_Msk 1361,90163
#define CoreDebug_DHCSR_S_RESET_ST_Pos 1363,90293
#define CoreDebug_DHCSR_S_RESET_ST_Msk 1364,90429
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 1366,90563
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 1367,90700
#define CoreDebug_DHCSR_S_LOCKUP_Pos 1369,90835
#define CoreDebug_DHCSR_S_LOCKUP_Msk 1370,90969
#define CoreDebug_DHCSR_S_SLEEP_Pos 1372,91101
#define CoreDebug_DHCSR_S_SLEEP_Msk 1373,91234
#define CoreDebug_DHCSR_S_HALT_Pos 1375,91365
#define CoreDebug_DHCSR_S_HALT_Msk 1376,91497
#define CoreDebug_DHCSR_S_REGRDY_Pos 1378,91627
#define CoreDebug_DHCSR_S_REGRDY_Msk 1379,91761
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 1381,91893
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 1382,92030
#define CoreDebug_DHCSR_C_MASKINTS_Pos 1384,92165
#define CoreDebug_DHCSR_C_MASKINTS_Msk 1385,92301
#define CoreDebug_DHCSR_C_STEP_Pos 1387,92435
#define CoreDebug_DHCSR_C_STEP_Msk 1388,92567
#define CoreDebug_DHCSR_C_HALT_Pos 1390,92697
#define CoreDebug_DHCSR_C_HALT_Msk 1391,92829
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 1393,92959
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 1394,93094
#define CoreDebug_DCRSR_REGWnR_Pos 1397,93272
#define CoreDebug_DCRSR_REGWnR_Msk 1398,93404
#define CoreDebug_DCRSR_REGSEL_Pos 1400,93534
#define CoreDebug_DCRSR_REGSEL_Msk 1401,93666
#define CoreDebug_DEMCR_TRCENA_Pos 1404,93848
#define CoreDebug_DEMCR_TRCENA_Msk 1405,93980
#define CoreDebug_DEMCR_MON_REQ_Pos 1407,94110
#define CoreDebug_DEMCR_MON_REQ_Msk 1408,94243
#define CoreDebug_DEMCR_MON_STEP_Pos 1410,94374
#define CoreDebug_DEMCR_MON_STEP_Msk 1411,94508
#define CoreDebug_DEMCR_MON_PEND_Pos 1413,94640
#define CoreDebug_DEMCR_MON_PEND_Msk 1414,94774
#define CoreDebug_DEMCR_MON_EN_Pos 1416,94906
#define CoreDebug_DEMCR_MON_EN_Msk 1417,95038
#define CoreDebug_DEMCR_VC_HARDERR_Pos 1419,95168
#define CoreDebug_DEMCR_VC_HARDERR_Msk 1420,95304
#define CoreDebug_DEMCR_VC_INTERR_Pos 1422,95438
#define CoreDebug_DEMCR_VC_INTERR_Msk 1423,95573
#define CoreDebug_DEMCR_VC_BUSERR_Pos 1425,95706
#define CoreDebug_DEMCR_VC_BUSERR_Msk 1426,95841
#define CoreDebug_DEMCR_VC_STATERR_Pos 1428,95974
#define CoreDebug_DEMCR_VC_STATERR_Msk 1429,96110
#define CoreDebug_DEMCR_VC_CHKERR_Pos 1431,96244
#define CoreDebug_DEMCR_VC_CHKERR_Msk 1432,96379
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 1434,96512
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 1435,96648
#define CoreDebug_DEMCR_VC_MMERR_Pos 1437,96782
#define CoreDebug_DEMCR_VC_MMERR_Msk 1438,96916
#define CoreDebug_DEMCR_VC_CORERESET_Pos 1440,97048
#define CoreDebug_DEMCR_VC_CORERESET_Msk 1441,97186
#define SCS_BASE 1453,97585
#define ITM_BASE 1454,97699
#define DWT_BASE 1455,97813
#define TPI_BASE 1456,97927
#define CoreDebug_BASE 1457,98041
#define SysTick_BASE 1458,98155
#define NVIC_BASE 1459,98269
#define SCB_BASE 1460,98383
#define SCnSCB 1462,98499
#define SCB 1463,98613
#define SysTick 1464,98727
#define NVIC 1465,98841
#define ITM 1466,98955
#define DWT 1467,99069
#define TPI 1468,99183
#define CoreDebug 1469,99297
  #define MPU_BASE 1472,99439
  #define MPU 1473,99553
  #define FPU_BASE 1477,99703
  #define FPU 1478,99817
__STATIC_INLINE void NVIC_SetPriorityGrouping(1515,101154
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(1535,102126
__STATIC_INLINE void NVIC_EnableIRQ(1547,102499
__STATIC_INLINE void NVIC_DisableIRQ(1559,102890
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(1575,103392
__STATIC_INLINE void NVIC_SetPendingIRQ(1587,103786
__STATIC_INLINE void NVIC_ClearPendingIRQ(1599,104156
__STATIC_INLINE uint32_t NVIC_GetActive(1614,104621
__STATIC_INLINE void NVIC_SetPriority(1629,105085
__STATIC_INLINE uint32_t NVIC_GetPriority(1651,105920
__STATIC_INLINE uint32_t NVIC_EncodePriority 1675,106897
__STATIC_INLINE void NVIC_DecodePriority 1703,108402
__STATIC_INLINE void NVIC_SystemReset(1721,109370
__STATIC_INLINE uint32_t SysTick_Config(1760,111096
#define                 ITM_RXBUFFER_EMPTY 1787,112356
__STATIC_INLINE uint32_t ITM_SendChar 1800,112886
__STATIC_INLINE int32_t ITM_ReceiveChar 1819,113435
__STATIC_INLINE int32_t ITM_CheckChar 1838,113978

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/system_stm32f3xx.h,37
#define __SYSTEM_STM32F3XX_H50,2309

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f301x8.h,129744
#define __STM32F301x8_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2919
#define __Vendor_SysTickConfig 69,3025
#define __FPU_PRESENT 70,3121
  NonMaskableInt_IRQn 87,3589
  MemoryManagement_IRQn 88,3704
  BusFault_IRQn 89,3819
  UsageFault_IRQn 90,3934
  SVCall_IRQn 91,4049
  DebugMonitor_IRQn 92,4164
  PendSV_IRQn 93,4279
  SysTick_IRQn 94,4394
  WWDG_IRQn 96,4624
  PVD_IRQn 97,4739
  TAMP_STAMP_IRQn 98,4854
  RTC_WKUP_IRQn 99,4969
  FLASH_IRQn 100,5084
  RCC_IRQn 101,5199
  EXTI0_IRQn 102,5314
  EXTI1_IRQn 103,5429
  EXTI2_TSC_IRQn 104,5544
  EXTI3_IRQn 105,5659
  EXTI4_IRQn 106,5774
  DMA1_Channel1_IRQn 107,5889
  DMA1_Channel2_IRQn 108,6004
  DMA1_Channel3_IRQn 109,6119
  DMA1_Channel4_IRQn 110,6234
  DMA1_Channel5_IRQn 111,6349
  DMA1_Channel6_IRQn 112,6464
  DMA1_Channel7_IRQn 113,6579
  ADC1_IRQn 114,6694
  EXTI9_5_IRQn 115,6809
  TIM1_BRK_TIM15_IRQn 116,6924
  TIM1_UP_TIM16_IRQn 117,7039
  TIM1_TRG_COM_TIM17_IRQn 118,7154
  TIM1_CC_IRQn 119,7269
  TIM2_IRQn 120,7384
  I2C1_EV_IRQn 121,7499
  I2C1_ER_IRQn 122,7614
  I2C2_EV_IRQn 123,7729
  I2C2_ER_IRQn 124,7844
  SPI2_IRQn 125,7959
  USART1_IRQn 126,8074
  USART2_IRQn 127,8189
  USART3_IRQn 128,8304
  EXTI15_10_IRQn 129,8419
  RTC_Alarm_IRQn 130,8534
  SPI3_IRQn 131,8650
  TIM6_DAC_IRQn 132,8765
  COMP2_IRQn 133,8871
  COMP4_6_IRQn 134,8986
  I2C3_EV_IRQn 135,9101
  I2C3_ER_IRQn 136,9216
  FPU_IRQn 137,9331
} IRQn_Type;138,9447
  __IO uint32_t ISR;158,9789
  __IO uint32_t IER;159,9904
  __IO uint32_t CR;160,10019
  __IO uint32_t CFGR;161,10134
  uint32_t      RESERVED0;162,10249
  __IO uint32_t SMPR1;163,10364
  __IO uint32_t SMPR2;164,10479
  uint32_t      RESERVED1;165,10594
  __IO uint32_t TR1;166,10709
  __IO uint32_t TR2;167,10824
  __IO uint32_t TR3;168,10939
  uint32_t      RESERVED2;169,11054
  __IO uint32_t SQR1;170,11169
  __IO uint32_t SQR2;171,11284
  __IO uint32_t SQR3;172,11399
  __IO uint32_t SQR4;173,11514
  __IO uint32_t DR;174,11629
  uint32_t      RESERVED3;175,11744
  uint32_t      RESERVED4;176,11859
  __IO uint32_t JSQR;177,11974
  uint32_t      RESERVED5[RESERVED5178,12089
  __IO uint32_t OFR1;179,12204
  __IO uint32_t OFR2;180,12319
  __IO uint32_t OFR3;181,12434
  __IO uint32_t OFR4;182,12549
  uint32_t      RESERVED6[RESERVED6183,12664
  __IO uint32_t JDR1;184,12779
  __IO uint32_t JDR2;185,12894
  __IO uint32_t JDR3;186,13009
  __IO uint32_t JDR4;187,13124
  uint32_t      RESERVED7[RESERVED7188,13239
  __IO uint32_t AWD2CR;189,13354
  __IO uint32_t AWD3CR;190,13469
  uint32_t      RESERVED8;191,13584
  uint32_t      RESERVED9;192,13699
  __IO uint32_t DIFSEL;193,13814
  __IO uint32_t CALFACT;194,13929
} ADC_TypeDef;196,14046
  __IO uint32_t CSR;200,14083
  uint32_t      RESERVED;201,14213
  __IO uint32_t CCR;202,14343
  __IO uint32_t CDR;203,14473
} ADC_Common_TypeDef;205,14683
  __IO uint32_t CSR;213,14771
} COMP_TypeDef;214,14861
  __IO uint32_t DR;222,14945
  __IO uint8_t  IDR;223,15049
  uint8_t       RESERVED0;224,15153
  uint16_t      RESERVED1;225,15257
  __IO uint32_t CR;226,15361
  uint32_t      RESERVED2;227,15465
  __IO uint32_t INIT;228,15569
  __IO uint32_t POL;229,15673
} CRC_TypeDef;230,15777
  __IO uint32_t CR;238,15867
  __IO uint32_t SWTRIGR;239,15980
  __IO uint32_t DHR12R1;240,16093
  __IO uint32_t DHR12L1;241,16206
  __IO uint32_t DHR8R1;242,16319
  __IO uint32_t RESERVED0;243,16432
  __IO uint32_t RESERVED1;244,16546
  __IO uint32_t RESERVED2;245,16660
  __IO uint32_t DHR12RD;246,16774
  __IO uint32_t DHR12LD;247,16887
  __IO uint32_t DHR8RD;248,17000
  __IO uint32_t DOR1;249,17113
  __IO uint32_t RESERVED3;250,17226
  __IO uint32_t SR;251,17340
} DAC_TypeDef;252,17453
  __IO uint32_t IDCODE;260,17525
  __IO uint32_t CR;261,17614
  __IO uint32_t APB1FZ;262,17703
  __IO uint32_t APB2FZ;263,17792
}DBGMCU_TypeDef;DBGMCU_TypeDef264,17881
  __IO uint32_t CCR;272,17960
  __IO uint32_t CNDTR;273,18078
  __IO uint32_t CPAR;274,18196
  __IO uint32_t CMAR;275,18314
} DMA_Channel_TypeDef;276,18432
  __IO uint32_t ISR;280,18477
  __IO uint32_t IFCR;281,18595
} DMA_TypeDef;282,18713
  __IO uint32_t IMR;290,18811
  __IO uint32_t EMR;291,18928
  __IO uint32_t RTSR;292,19045
  __IO uint32_t FTSR;293,19162
  __IO uint32_t SWIER;294,19279
  __IO uint32_t PR;295,19396
  uint32_t      RESERVED1;296,19513
  uint32_t      RESERVED2;297,19630
  __IO uint32_t IMR2;298,19747
  __IO uint32_t EMR2;299,19864
  __IO uint32_t RTSR2;300,19981
  __IO uint32_t FTSR2;301,20098
  __IO uint32_t SWIER2;302,20215
  __IO uint32_t PR2;303,20332
}EXTI_TypeDef;EXTI_TypeDef304,20449
  __IO uint32_t ACR;312,20527
  __IO uint32_t KEYR;313,20631
  __IO uint32_t OPTKEYR;314,20735
  __IO uint32_t SR;315,20839
  __IO uint32_t CR;316,20943
  __IO uint32_t AR;317,21047
  uint32_t      RESERVED;318,21151
  __IO uint32_t OBR;319,21255
  __IO uint32_t WRPR;320,21359
} FLASH_TypeDef;322,21465
  __IO uint16_t RDP;329,21550
  __IO uint16_t USER;330,21656
  uint16_t RESERVED0;331,21762
  uint16_t RESERVED1;332,21868
  __IO uint16_t WRP0;333,21974
  __IO uint16_t WRP1;334,22080
  __IO uint16_t WRP2;335,22186
  __IO uint16_t WRP3;336,22292
} OB_TypeDef;337,22398
  __IO uint32_t MODER;345,22479
  __IO uint32_t OTYPER;346,22583
  __IO uint32_t OSPEEDR;347,22687
  __IO uint32_t PUPDR;348,22791
  __IO uint32_t IDR;349,22895
  __IO uint32_t ODR;350,22999
  __IO uint32_t BSRR;351,23103
  __IO uint32_t LCKR;352,23202
  __IO uint32_t AFR[AFR353,23306
  __IO uint32_t BRR;354,23410
}GPIO_TypeDef;GPIO_TypeDef355,23509
  __IO uint32_t CSR;363,23601
} OPAMP_TypeDef;364,23705
  __IO uint32_t CFGR1;372,23801
       uint32_t RESERVED;373,23914
  __IO uint32_t EXTICR[EXTICR374,24027
  __IO uint32_t CFGR2;375,24142
} SYSCFG_TypeDef;376,24255
  __IO uint32_t CR1;384,24355
  __IO uint32_t CR2;385,24446
  __IO uint32_t OAR1;386,24537
  __IO uint32_t OAR2;387,24628
  __IO uint32_t TIMINGR;388,24719
  __IO uint32_t TIMEOUTR;389,24810
  __IO uint32_t ISR;390,24901
  __IO uint32_t ICR;391,24992
  __IO uint32_t PECR;392,25083
  __IO uint32_t RXDR;393,25174
  __IO uint32_t TXDR;394,25265
}I2C_TypeDef;I2C_TypeDef395,25356
  __IO uint32_t KR;403,25438
  __IO uint32_t PR;404,25515
  __IO uint32_t RLR;405,25592
  __IO uint32_t SR;406,25669
  __IO uint32_t WINR;407,25746
} IWDG_TypeDef;408,25823
  __IO uint32_t CR;416,25900
  __IO uint32_t CSR;417,25987
} PWR_TypeDef;418,26074
  __IO uint32_t CR;425,26158
  __IO uint32_t CFGR;426,26277
  __IO uint32_t CIR;427,26396
  __IO uint32_t APB2RSTR;428,26515
  __IO uint32_t APB1RSTR;429,26634
  __IO uint32_t AHBENR;430,26753
  __IO uint32_t APB2ENR;431,26872
  __IO uint32_t APB1ENR;432,26991
  __IO uint32_t BDCR;433,27110
  __IO uint32_t CSR;434,27229
  __IO uint32_t AHBRSTR;435,27348
  __IO uint32_t CFGR2;436,27467
  __IO uint32_t CFGR3;437,27586
} RCC_TypeDef;438,27705
  __IO uint32_t TR;446,27783
  __IO uint32_t DR;447,27899
  __IO uint32_t CR;448,28015
  __IO uint32_t ISR;449,28131
  __IO uint32_t PRER;450,28247
  __IO uint32_t WUTR;451,28363
  uint32_t RESERVED0;452,28479
  __IO uint32_t ALRMAR;453,28595
  __IO uint32_t ALRMBR;454,28711
  __IO uint32_t WPR;455,28827
  __IO uint32_t SSR;456,28943
  __IO uint32_t SHIFTR;457,29059
  __IO uint32_t TSTR;458,29175
  __IO uint32_t TSDR;459,29291
  __IO uint32_t TSSSR;460,29407
  __IO uint32_t CALR;461,29523
  __IO uint32_t TAFCR;462,29639
  __IO uint32_t ALRMASSR;463,29755
  __IO uint32_t ALRMBSSR;464,29871
  uint32_t RESERVED7;465,29987
  __IO uint32_t BKP0R;466,30103
  __IO uint32_t BKP1R;467,30219
  __IO uint32_t BKP2R;468,30335
  __IO uint32_t BKP3R;469,30451
  __IO uint32_t BKP4R;470,30567
  __IO uint32_t BKP5R;471,30683
  __IO uint32_t BKP6R;472,30799
  __IO uint32_t BKP7R;473,30915
  __IO uint32_t BKP8R;474,31031
  __IO uint32_t BKP9R;475,31147
  __IO uint32_t BKP10R;476,31263
  __IO uint32_t BKP11R;477,31379
  __IO uint32_t BKP12R;478,31495
  __IO uint32_t BKP13R;479,31611
  __IO uint32_t BKP14R;480,31727
  __IO uint32_t BKP15R;481,31843
  __IO uint32_t BKP16R;482,31959
  __IO uint32_t BKP17R;483,32075
  __IO uint32_t BKP18R;484,32191
  __IO uint32_t BKP19R;485,32307
} RTC_TypeDef;486,32423
  __IO uint32_t CR1;495,32515
  __IO uint32_t CR2;496,32624
  __IO uint32_t SR;497,32733
  __IO uint32_t DR;498,32842
  __IO uint32_t CRCPR;499,32951
  __IO uint32_t RXCRCR;500,33060
  __IO uint32_t TXCRCR;501,33169
  __IO uint32_t I2SCFGR;502,33278
  __IO uint32_t I2SPR;503,33387
} SPI_TypeDef;504,33496
  __IO uint32_t CR1;511,33560
  __IO uint32_t CR2;512,33656
  __IO uint32_t SMCR;513,33752
  __IO uint32_t DIER;514,33848
  __IO uint32_t SR;515,33944
  __IO uint32_t EGR;516,34040
  __IO uint32_t CCMR1;517,34136
  __IO uint32_t CCMR2;518,34232
  __IO uint32_t CCER;519,34328
  __IO uint32_t CNT;520,34424
  __IO uint32_t PSC;521,34520
  __IO uint32_t ARR;522,34616
  __IO uint32_t RCR;523,34712
  __IO uint32_t CCR1;524,34808
  __IO uint32_t CCR2;525,34904
  __IO uint32_t CCR3;526,35000
  __IO uint32_t CCR4;527,35096
  __IO uint32_t BDTR;528,35192
  __IO uint32_t DCR;529,35288
  __IO uint32_t DMAR;530,35384
  __IO uint32_t OR;531,35480
  __IO uint32_t CCMR3;532,35576
  __IO uint32_t CCR5;533,35672
  __IO uint32_t CCR6;534,35768
} TIM_TypeDef;535,35864
  __IO uint32_t CR;542,35955
  __IO uint32_t IER;543,36074
  __IO uint32_t ICR;544,36193
  __IO uint32_t ISR;545,36312
  __IO uint32_t IOHCR;546,36431
  uint32_t      RESERVED1;547,36550
  __IO uint32_t IOASCR;548,36669
  uint32_t      RESERVED2;549,36788
  __IO uint32_t IOSCR;550,36907
  uint32_t      RESERVED3;551,37026
  __IO uint32_t IOCCR;552,37145
  uint32_t      RESERVED4;553,37264
  __IO uint32_t IOGCSR;554,37383
  __IO uint32_t IOGXCR[IOGXCR555,37502
} TSC_TypeDef;556,37624
  __IO uint32_t CR1;564,37742
  __IO uint32_t CR2;565,37838
  __IO uint32_t CR3;566,37934
  __IO uint32_t BRR;567,38030
  __IO uint32_t GTPR;568,38126
  __IO uint32_t RTOR;569,38222
  __IO uint32_t RQR;570,38318
  __IO uint32_t ISR;571,38414
  __IO uint32_t ICR;572,38510
  __IO uint16_t RDR;573,38606
  uint16_t  RESERVED1;574,38702
  __IO uint16_t TDR;575,38798
  uint16_t  RESERVED2;576,38894
} USART_TypeDef;577,38990
  __IO uint32_t CR;584,39068
  __IO uint32_t CFR;585,39149
  __IO uint32_t SR;586,39230
} WWDG_TypeDef;587,39311
#define FLASH_BASE 593,39385
#define SRAM_BASE 594,39486
#define PERIPH_BASE 595,39586
#define SRAM_BB_BASE 596,39692
#define PERIPH_BB_BASE 597,39795
#define APB1PERIPH_BASE 601,39939
#define APB2PERIPH_BASE 602,39982
#define AHB1PERIPH_BASE 603,40040
#define AHB2PERIPH_BASE 604,40098
#define AHB3PERIPH_BASE 605,40156
#define TIM2_BASE 608,40242
#define TIM6_BASE 609,40304
#define RTC_BASE 610,40366
#define WWDG_BASE 611,40428
#define IWDG_BASE 612,40490
#define I2S2ext_BASE 613,40552
#define SPI2_BASE 614,40614
#define SPI3_BASE 615,40676
#define I2S3ext_BASE 616,40738
#define USART2_BASE 617,40800
#define USART3_BASE 618,40862
#define I2C1_BASE 619,40924
#define I2C2_BASE 620,40986
#define PWR_BASE 621,41048
#define DAC1_BASE 622,41110
#define DAC_BASE 623,41172
#define I2C3_BASE 624,41214
#define SYSCFG_BASE 627,41304
#define COMP2_BASE 628,41366
#define COMP4_BASE 629,41428
#define COMP6_BASE 630,41490
#define COMP_BASE 631,41552
#define OPAMP2_BASE 632,41594
#define OPAMP_BASE 633,41656
#define EXTI_BASE 634,41699
#define TIM1_BASE 635,41761
#define USART1_BASE 636,41823
#define TIM15_BASE 637,41885
#define TIM16_BASE 638,41947
#define TIM17_BASE 639,42009
#define DMA1_BASE 642,42099
#define DMA1_Channel1_BASE 643,42161
#define DMA1_Channel2_BASE 644,42223
#define DMA1_Channel3_BASE 645,42285
#define DMA1_Channel4_BASE 646,42347
#define DMA1_Channel5_BASE 647,42409
#define DMA1_Channel6_BASE 648,42471
#define DMA1_Channel7_BASE 649,42533
#define RCC_BASE 650,42595
#define FLASH_R_BASE 651,42657
#define OB_BASE 652,42756
#define CRC_BASE 653,42854
#define TSC_BASE 654,42916
#define GPIOA_BASE 657,43006
#define GPIOB_BASE 658,43068
#define GPIOC_BASE 659,43130
#define GPIOD_BASE 660,43192
#define GPIOF_BASE 661,43254
#define ADC1_BASE 664,43344
#define ADC1_COMMON_BASE 665,43406
#define DBGMCU_BASE 667,43470
#define TIM2 675,43639
#define TIM6 676,43696
#define RTC 677,43753
#define WWDG 678,43809
#define IWDG 679,43867
#define I2S2ext 680,43925
#define SPI2 681,43985
#define SPI3 682,44042
#define I2S3ext 683,44099
#define USART2 684,44159
#define USART3 685,44220
#define I2C1 686,44281
#define I2C2 687,44338
#define I2C3 688,44395
#define PWR 689,44452
#define DAC 690,44508
#define DAC1 691,44564
#define COMP 692,44621
#define COMP2 693,44679
#define COMP4 694,44738
#define COMP6 695,44797
#define OPAMP 696,44856
#define OPAMP2 697,44916
#define SYSCFG 698,44977
#define EXTI 699,45039
#define TIM1 700,45097
#define USART1 701,45154
#define TIM15 702,45215
#define TIM16 703,45273
#define TIM17 704,45331
#define DBGMCU 705,45389
#define DMA1 706,45451
#define DMA1_Channel1 707,45508
#define DMA1_Channel2 708,45582
#define DMA1_Channel3 709,45656
#define DMA1_Channel4 710,45730
#define DMA1_Channel5 711,45804
#define DMA1_Channel6 712,45878
#define DMA1_Channel7 713,45952
#define RCC 714,46026
#define FLASH 715,46082
#define OB 716,46144
#define CRC 717,46198
#define TSC 718,46254
#define GPIOA 719,46310
#define GPIOB 720,46369
#define GPIOC 721,46428
#define GPIOD 722,46487
#define GPIOF 723,46546
#define ADC1 724,46605
#define ADC1_COMMON 725,46662
#define ADC_ISR_ADRD 750,47623
#define ADC_ISR_EOSMP 751,47709
#define ADC_ISR_EOC 752,47796
#define ADC_ISR_EOS 753,47893
#define ADC_ISR_OVR 754,48003
#define ADC_ISR_JEOC 755,48082
#define ADC_ISR_JEOS 756,48180
#define ADC_ISR_AWD1 757,48291
#define ADC_ISR_AWD2 758,48380
#define ADC_ISR_AWD3 759,48469
#define ADC_ISR_JQOVF 760,48558
#define ADC_IER_RDY 763,48746
#define ADC_IER_EOSMP 764,48843
#define ADC_IER_EOC 765,48942
#define ADC_IER_EOS 766,49051
#define ADC_IER_OVR 767,49173
#define ADC_IER_JEOC 768,49264
#define ADC_IER_JEOS 769,49374
#define ADC_IER_AWD1 770,49497
#define ADC_IER_AWD2 771,49598
#define ADC_IER_AWD3 772,49699
#define ADC_IER_JQOVF 773,49800
#define ADC_CR_ADEN 776,49999
#define ADC_CR_ADDIS 777,50079
#define ADC_CR_ADSTART 778,50160
#define ADC_CR_JADSTART 779,50253
#define ADC_CR_ADSTP 780,50347
#define ADC_CR_JADSTP 781,50439
#define ADC_CR_ADVREGEN 782,50532
#define ADC_CR_ADVREGEN_0 783,50622
#define ADC_CR_ADVREGEN_1 784,50702
#define ADC_CR_ADCALDIF 785,50782
#define ADC_CR_ADCAL 786,50881
#define ADC_CFGR_DMAEN 789,51044
#define ADC_CFGR_DMACFG 790,51118
#define ADC_CFGR_RES 792,51201
#define ADC_CFGR_RES_0 793,51280
#define ADC_CFGR_RES_1 794,51353
#define ADC_CFGR_ALIGN 796,51428
#define ADC_CFGR_EXTSEL 798,51509
#define ADC_CFGR_EXTSEL_0 799,51616
#define ADC_CFGR_EXTSEL_1 800,51691
#define ADC_CFGR_EXTSEL_2 801,51766
#define ADC_CFGR_EXTSEL_3 802,51841
#define ADC_CFGR_EXTEN 804,51918
#define ADC_CFGR_EXTEN_0 805,52049
#define ADC_CFGR_EXTEN_1 806,52124
#define ADC_CFGR_OVRMOD 808,52201
#define ADC_CFGR_CONT 809,52277
#define ADC_CFGR_AUTDLY 810,52397
#define ADC_CFGR_AUTOFF 811,52483
#define ADC_CFGR_DISCEN 812,52561
#define ADC_CFGR_DISCNUM 814,52666
#define ADC_CFGR_DISCNUM_0 815,52762
#define ADC_CFGR_DISCNUM_1 816,52839
#define ADC_CFGR_DISCNUM_2 817,52916
#define ADC_CFGR_JDISCEN 819,52995
#define ADC_CFGR_JQM 820,53097
#define ADC_CFGR_AWD1SGL 821,53176
#define ADC_CFGR_AWD1EN 822,53296
#define ADC_CFGR_JAWD1EN 823,53404
#define ADC_CFGR_JAUTO 824,53513
#define ADC_CFGR_AWD1CH 826,53614
#define ADC_CFGR_AWD1CH_0 827,53713
#define ADC_CFGR_AWD1CH_1 828,53789
#define ADC_CFGR_AWD1CH_2 829,53866
#define ADC_CFGR_AWD1CH_3 830,53943
#define ADC_CFGR_AWD1CH_4 831,54020
#define ADC_SMPR1_SMP0 834,54184
#define ADC_SMPR1_SMP0_0 835,54282
#define ADC_SMPR1_SMP0_1 836,54356
#define ADC_SMPR1_SMP0_2 837,54430
#define ADC_SMPR1_SMP1 839,54506
#define ADC_SMPR1_SMP1_0 840,54604
#define ADC_SMPR1_SMP1_1 841,54678
#define ADC_SMPR1_SMP1_2 842,54752
#define ADC_SMPR1_SMP2 844,54828
#define ADC_SMPR1_SMP2_0 845,54926
#define ADC_SMPR1_SMP2_1 846,55000
#define ADC_SMPR1_SMP2_2 847,55074
#define ADC_SMPR1_SMP3 849,55150
#define ADC_SMPR1_SMP3_0 850,55248
#define ADC_SMPR1_SMP3_1 851,55322
#define ADC_SMPR1_SMP3_2 852,55396
#define ADC_SMPR1_SMP4 854,55472
#define ADC_SMPR1_SMP4_0 855,55570
#define ADC_SMPR1_SMP4_1 856,55644
#define ADC_SMPR1_SMP4_2 857,55718
#define ADC_SMPR1_SMP5 859,55794
#define ADC_SMPR1_SMP5_0 860,55892
#define ADC_SMPR1_SMP5_1 861,55966
#define ADC_SMPR1_SMP5_2 862,56040
#define ADC_SMPR1_SMP6 864,56116
#define ADC_SMPR1_SMP6_0 865,56214
#define ADC_SMPR1_SMP6_1 866,56288
#define ADC_SMPR1_SMP6_2 867,56362
#define ADC_SMPR1_SMP7 869,56438
#define ADC_SMPR1_SMP7_0 870,56536
#define ADC_SMPR1_SMP7_1 871,56610
#define ADC_SMPR1_SMP7_2 872,56684
#define ADC_SMPR1_SMP8 874,56760
#define ADC_SMPR1_SMP8_0 875,56858
#define ADC_SMPR1_SMP8_1 876,56932
#define ADC_SMPR1_SMP8_2 877,57006
#define ADC_SMPR1_SMP9 879,57082
#define ADC_SMPR1_SMP9_0 880,57180
#define ADC_SMPR1_SMP9_1 881,57254
#define ADC_SMPR1_SMP9_2 882,57328
#define ADC_SMPR2_SMP10 885,57489
#define ADC_SMPR2_SMP10_0 886,57589
#define ADC_SMPR2_SMP10_1 887,57665
#define ADC_SMPR2_SMP10_2 888,57741
#define ADC_SMPR2_SMP11 890,57819
#define ADC_SMPR2_SMP11_0 891,57919
#define ADC_SMPR2_SMP11_1 892,57995
#define ADC_SMPR2_SMP11_2 893,58071
#define ADC_SMPR2_SMP12 895,58149
#define ADC_SMPR2_SMP12_0 896,58249
#define ADC_SMPR2_SMP12_1 897,58325
#define ADC_SMPR2_SMP12_2 898,58401
#define ADC_SMPR2_SMP13 900,58479
#define ADC_SMPR2_SMP13_0 901,58579
#define ADC_SMPR2_SMP13_1 902,58655
#define ADC_SMPR2_SMP13_2 903,58731
#define ADC_SMPR2_SMP14 905,58809
#define ADC_SMPR2_SMP14_0 906,58909
#define ADC_SMPR2_SMP14_1 907,58985
#define ADC_SMPR2_SMP14_2 908,59061
#define ADC_SMPR2_SMP15 910,59139
#define ADC_SMPR2_SMP15_0 911,59239
#define ADC_SMPR2_SMP15_1 912,59315
#define ADC_SMPR2_SMP15_2 913,59391
#define ADC_SMPR2_SMP16 915,59469
#define ADC_SMPR2_SMP16_0 916,59569
#define ADC_SMPR2_SMP16_1 917,59645
#define ADC_SMPR2_SMP16_2 918,59721
#define ADC_SMPR2_SMP17 920,59799
#define ADC_SMPR2_SMP17_0 921,59899
#define ADC_SMPR2_SMP17_1 922,59975
#define ADC_SMPR2_SMP17_2 923,60051
#define ADC_SMPR2_SMP18 925,60129
#define ADC_SMPR2_SMP18_0 926,60229
#define ADC_SMPR2_SMP18_1 927,60305
#define ADC_SMPR2_SMP18_2 928,60381
#define ADC_TR1_LT1 931,60542
#define ADC_TR1_LT1_0 932,60640
#define ADC_TR1_LT1_1 933,60714
#define ADC_TR1_LT1_2 934,60788
#define ADC_TR1_LT1_3 935,60862
#define ADC_TR1_LT1_4 936,60936
#define ADC_TR1_LT1_5 937,61010
#define ADC_TR1_LT1_6 938,61084
#define ADC_TR1_LT1_7 939,61158
#define ADC_TR1_LT1_8 940,61232
#define ADC_TR1_LT1_9 941,61306
#define ADC_TR1_LT1_10 942,61380
#define ADC_TR1_LT1_11 943,61455
#define ADC_TR1_HT1 945,61532
#define ADC_TR1_HT1_0 946,61631
#define ADC_TR1_HT1_1 947,61705
#define ADC_TR1_HT1_2 948,61779
#define ADC_TR1_HT1_3 949,61853
#define ADC_TR1_HT1_4 950,61927
#define ADC_TR1_HT1_5 951,62001
#define ADC_TR1_HT1_6 952,62075
#define ADC_TR1_HT1_7 953,62149
#define ADC_TR1_HT1_8 954,62223
#define ADC_TR1_HT1_9 955,62297
#define ADC_TR1_HT1_10 956,62371
#define ADC_TR1_HT1_11 957,62446
#define ADC_TR2_LT2 960,62606
#define ADC_TR2_LT2_0 961,62704
#define ADC_TR2_LT2_1 962,62778
#define ADC_TR2_LT2_2 963,62852
#define ADC_TR2_LT2_3 964,62926
#define ADC_TR2_LT2_4 965,63000
#define ADC_TR2_LT2_5 966,63074
#define ADC_TR2_LT2_6 967,63148
#define ADC_TR2_LT2_7 968,63222
#define ADC_TR2_HT2 970,63298
#define ADC_TR2_HT2_0 971,63397
#define ADC_TR2_HT2_1 972,63471
#define ADC_TR2_HT2_2 973,63545
#define ADC_TR2_HT2_3 974,63619
#define ADC_TR2_HT2_4 975,63693
#define ADC_TR2_HT2_5 976,63767
#define ADC_TR2_HT2_6 977,63841
#define ADC_TR2_HT2_7 978,63915
#define ADC_TR3_LT3 981,64074
#define ADC_TR3_LT3_0 982,64172
#define ADC_TR3_LT3_1 983,64246
#define ADC_TR3_LT3_2 984,64320
#define ADC_TR3_LT3_3 985,64394
#define ADC_TR3_LT3_4 986,64468
#define ADC_TR3_LT3_5 987,64542
#define ADC_TR3_LT3_6 988,64616
#define ADC_TR3_LT3_7 989,64690
#define ADC_TR3_HT3 991,64766
#define ADC_TR3_HT3_0 992,64865
#define ADC_TR3_HT3_1 993,64939
#define ADC_TR3_HT3_2 994,65013
#define ADC_TR3_HT3_3 995,65087
#define ADC_TR3_HT3_4 996,65161
#define ADC_TR3_HT3_5 997,65235
#define ADC_TR3_HT3_6 998,65309
#define ADC_TR3_HT3_7 999,65383
#define ADC_SQR1_L 1002,65543
#define ADC_SQR1_L_0 1003,65639
#define ADC_SQR1_L_1 1004,65711
#define ADC_SQR1_L_2 1005,65783
#define ADC_SQR1_L_3 1006,65855
#define ADC_SQR1_SQ1 1008,65929
#define ADC_SQR1_SQ1_0 1009,66028
#define ADC_SQR1_SQ1_1 1010,66102
#define ADC_SQR1_SQ1_2 1011,66176
#define ADC_SQR1_SQ1_3 1012,66250
#define ADC_SQR1_SQ1_4 1013,66324
#define ADC_SQR1_SQ2 1015,66400
#define ADC_SQR1_SQ2_0 1016,66499
#define ADC_SQR1_SQ2_1 1017,66573
#define ADC_SQR1_SQ2_2 1018,66647
#define ADC_SQR1_SQ2_3 1019,66721
#define ADC_SQR1_SQ2_4 1020,66795
#define ADC_SQR1_SQ3 1022,66871
#define ADC_SQR1_SQ3_0 1023,66970
#define ADC_SQR1_SQ3_1 1024,67044
#define ADC_SQR1_SQ3_2 1025,67118
#define ADC_SQR1_SQ3_3 1026,67192
#define ADC_SQR1_SQ3_4 1027,67266
#define ADC_SQR1_SQ4 1029,67342
#define ADC_SQR1_SQ4_0 1030,67441
#define ADC_SQR1_SQ4_1 1031,67515
#define ADC_SQR1_SQ4_2 1032,67589
#define ADC_SQR1_SQ4_3 1033,67663
#define ADC_SQR1_SQ4_4 1034,67737
#define ADC_SQR2_SQ5 1037,67897
#define ADC_SQR2_SQ5_0 1038,67996
#define ADC_SQR2_SQ5_1 1039,68070
#define ADC_SQR2_SQ5_2 1040,68144
#define ADC_SQR2_SQ5_3 1041,68218
#define ADC_SQR2_SQ5_4 1042,68292
#define ADC_SQR2_SQ6 1044,68368
#define ADC_SQR2_SQ6_0 1045,68467
#define ADC_SQR2_SQ6_1 1046,68541
#define ADC_SQR2_SQ6_2 1047,68615
#define ADC_SQR2_SQ6_3 1048,68689
#define ADC_SQR2_SQ6_4 1049,68763
#define ADC_SQR2_SQ7 1051,68839
#define ADC_SQR2_SQ7_0 1052,68938
#define ADC_SQR2_SQ7_1 1053,69012
#define ADC_SQR2_SQ7_2 1054,69086
#define ADC_SQR2_SQ7_3 1055,69160
#define ADC_SQR2_SQ7_4 1056,69234
#define ADC_SQR2_SQ8 1058,69310
#define ADC_SQR2_SQ8_0 1059,69409
#define ADC_SQR2_SQ8_1 1060,69483
#define ADC_SQR2_SQ8_2 1061,69557
#define ADC_SQR2_SQ8_3 1062,69631
#define ADC_SQR2_SQ8_4 1063,69705
#define ADC_SQR2_SQ9 1065,69781
#define ADC_SQR2_SQ9_0 1066,69880
#define ADC_SQR2_SQ9_1 1067,69954
#define ADC_SQR2_SQ9_2 1068,70028
#define ADC_SQR2_SQ9_3 1069,70102
#define ADC_SQR2_SQ9_4 1070,70176
#define ADC_SQR3_SQ10 1073,70336
#define ADC_SQR3_SQ10_0 1074,70436
#define ADC_SQR3_SQ10_1 1075,70511
#define ADC_SQR3_SQ10_2 1076,70586
#define ADC_SQR3_SQ10_3 1077,70661
#define ADC_SQR3_SQ10_4 1078,70736
#define ADC_SQR3_SQ11 1080,70813
#define ADC_SQR3_SQ11_0 1081,70913
#define ADC_SQR3_SQ11_1 1082,70988
#define ADC_SQR3_SQ11_2 1083,71063
#define ADC_SQR3_SQ11_3 1084,71138
#define ADC_SQR3_SQ11_4 1085,71213
#define ADC_SQR3_SQ12 1087,71290
#define ADC_SQR3_SQ12_0 1088,71390
#define ADC_SQR3_SQ12_1 1089,71465
#define ADC_SQR3_SQ12_2 1090,71540
#define ADC_SQR3_SQ12_3 1091,71615
#define ADC_SQR3_SQ12_4 1092,71690
#define ADC_SQR3_SQ13 1094,71767
#define ADC_SQR3_SQ13_0 1095,71867
#define ADC_SQR3_SQ13_1 1096,71942
#define ADC_SQR3_SQ13_2 1097,72017
#define ADC_SQR3_SQ13_3 1098,72092
#define ADC_SQR3_SQ13_4 1099,72167
#define ADC_SQR3_SQ14 1101,72244
#define ADC_SQR3_SQ14_0 1102,72344
#define ADC_SQR3_SQ14_1 1103,72419
#define ADC_SQR3_SQ14_2 1104,72494
#define ADC_SQR3_SQ14_3 1105,72569
#define ADC_SQR3_SQ14_4 1106,72644
#define ADC_SQR4_SQ15 1109,72805
#define ADC_SQR4_SQ15_0 1110,72905
#define ADC_SQR4_SQ15_1 1111,72980
#define ADC_SQR4_SQ15_2 1112,73055
#define ADC_SQR4_SQ15_3 1113,73130
#define ADC_SQR4_SQ15_4 1114,73205
#define ADC_SQR4_SQ16 1116,73283
#define ADC_SQR4_SQ16_0 1117,73383
#define ADC_SQR4_SQ16_1 1118,73458
#define ADC_SQR4_SQ16_2 1119,73533
#define ADC_SQR4_SQ16_3 1120,73608
#define ADC_SQR4_SQ16_4 1121,73683
#define ADC_DR_RDATA 1123,73840
#define ADC_DR_RDATA_0 1124,73927
#define ADC_DR_RDATA_1 1125,74003
#define ADC_DR_RDATA_2 1126,74079
#define ADC_DR_RDATA_3 1127,74155
#define ADC_DR_RDATA_4 1128,74231
#define ADC_DR_RDATA_5 1129,74307
#define ADC_DR_RDATA_6 1130,74383
#define ADC_DR_RDATA_7 1131,74459
#define ADC_DR_RDATA_8 1132,74535
#define ADC_DR_RDATA_9 1133,74611
#define ADC_DR_RDATA_10 1134,74687
#define ADC_DR_RDATA_11 1135,74764
#define ADC_DR_RDATA_12 1136,74841
#define ADC_DR_RDATA_13 1137,74918
#define ADC_DR_RDATA_14 1138,74995
#define ADC_DR_RDATA_15 1139,75072
#define ADC_JSQR_JL 1142,75235
#define ADC_JSQR_JL_0 1143,75332
#define ADC_JSQR_JL_1 1144,75405
#define ADC_JSQR_JEXTSEL 1146,75480
#define ADC_JSQR_JEXTSEL_0 1147,75590
#define ADC_JSQR_JEXTSEL_1 1148,75668
#define ADC_JSQR_JEXTSEL_2 1149,75746
#define ADC_JSQR_JEXTSEL_3 1150,75824
#define ADC_JSQR_JEXTEN 1152,75904
#define ADC_JSQR_JEXTEN_0 1153,76037
#define ADC_JSQR_JEXTEN_1 1154,76114
#define ADC_JSQR_JSQ1 1156,76193
#define ADC_JSQR_JSQ1_0 1157,76293
#define ADC_JSQR_JSQ1_1 1158,76368
#define ADC_JSQR_JSQ1_2 1159,76443
#define ADC_JSQR_JSQ1_3 1160,76518
#define ADC_JSQR_JSQ1_4 1161,76593
#define ADC_JSQR_JSQ2 1163,76670
#define ADC_JSQR_JSQ2_0 1164,76770
#define ADC_JSQR_JSQ2_1 1165,76845
#define ADC_JSQR_JSQ2_2 1166,76920
#define ADC_JSQR_JSQ2_3 1167,76995
#define ADC_JSQR_JSQ2_4 1168,77070
#define ADC_JSQR_JSQ3 1170,77147
#define ADC_JSQR_JSQ3_0 1171,77247
#define ADC_JSQR_JSQ3_1 1172,77322
#define ADC_JSQR_JSQ3_2 1173,77397
#define ADC_JSQR_JSQ3_3 1174,77472
#define ADC_JSQR_JSQ3_4 1175,77547
#define ADC_JSQR_JSQ4 1177,77624
#define ADC_JSQR_JSQ4_0 1178,77724
#define ADC_JSQR_JSQ4_1 1179,77799
#define ADC_JSQR_JSQ4_2 1180,77874
#define ADC_JSQR_JSQ4_3 1181,77949
#define ADC_JSQR_JSQ4_4 1182,78024
#define ADC_OFR1_OFFSET1 1185,78185
#define ADC_OFR1_OFFSET1_0 1186,78312
#define ADC_OFR1_OFFSET1_1 1187,78390
#define ADC_OFR1_OFFSET1_2 1188,78468
#define ADC_OFR1_OFFSET1_3 1189,78546
#define ADC_OFR1_OFFSET1_4 1190,78624
#define ADC_OFR1_OFFSET1_5 1191,78702
#define ADC_OFR1_OFFSET1_6 1192,78780
#define ADC_OFR1_OFFSET1_7 1193,78858
#define ADC_OFR1_OFFSET1_8 1194,78936
#define ADC_OFR1_OFFSET1_9 1195,79014
#define ADC_OFR1_OFFSET1_10 1196,79092
#define ADC_OFR1_OFFSET1_11 1197,79171
#define ADC_OFR1_OFFSET1_CH 1199,79252
#define ADC_OFR1_OFFSET1_CH_0 1200,79360
#define ADC_OFR1_OFFSET1_CH_1 1201,79444
#define ADC_OFR1_OFFSET1_CH_2 1202,79528
#define ADC_OFR1_OFFSET1_CH_3 1203,79612
#define ADC_OFR1_OFFSET1_CH_4 1204,79696
#define ADC_OFR1_OFFSET1_EN 1206,79782
#define ADC_OFR2_OFFSET2 1209,79948
#define ADC_OFR2_OFFSET2_0 1210,80075
#define ADC_OFR2_OFFSET2_1 1211,80153
#define ADC_OFR2_OFFSET2_2 1212,80231
#define ADC_OFR2_OFFSET2_3 1213,80309
#define ADC_OFR2_OFFSET2_4 1214,80387
#define ADC_OFR2_OFFSET2_5 1215,80465
#define ADC_OFR2_OFFSET2_6 1216,80543
#define ADC_OFR2_OFFSET2_7 1217,80621
#define ADC_OFR2_OFFSET2_8 1218,80699
#define ADC_OFR2_OFFSET2_9 1219,80777
#define ADC_OFR2_OFFSET2_10 1220,80855
#define ADC_OFR2_OFFSET2_11 1221,80934
#define ADC_OFR2_OFFSET2_CH 1223,81015
#define ADC_OFR2_OFFSET2_CH_0 1224,81123
#define ADC_OFR2_OFFSET2_CH_1 1225,81207
#define ADC_OFR2_OFFSET2_CH_2 1226,81291
#define ADC_OFR2_OFFSET2_CH_3 1227,81375
#define ADC_OFR2_OFFSET2_CH_4 1228,81459
#define ADC_OFR2_OFFSET2_EN 1230,81545
#define ADC_OFR3_OFFSET3 1233,81711
#define ADC_OFR3_OFFSET3_0 1234,81838
#define ADC_OFR3_OFFSET3_1 1235,81916
#define ADC_OFR3_OFFSET3_2 1236,81994
#define ADC_OFR3_OFFSET3_3 1237,82072
#define ADC_OFR3_OFFSET3_4 1238,82150
#define ADC_OFR3_OFFSET3_5 1239,82228
#define ADC_OFR3_OFFSET3_6 1240,82306
#define ADC_OFR3_OFFSET3_7 1241,82384
#define ADC_OFR3_OFFSET3_8 1242,82462
#define ADC_OFR3_OFFSET3_9 1243,82540
#define ADC_OFR3_OFFSET3_10 1244,82618
#define ADC_OFR3_OFFSET3_11 1245,82697
#define ADC_OFR3_OFFSET3_CH 1247,82778
#define ADC_OFR3_OFFSET3_CH_0 1248,82886
#define ADC_OFR3_OFFSET3_CH_1 1249,82970
#define ADC_OFR3_OFFSET3_CH_2 1250,83054
#define ADC_OFR3_OFFSET3_CH_3 1251,83138
#define ADC_OFR3_OFFSET3_CH_4 1252,83222
#define ADC_OFR3_OFFSET3_EN 1254,83308
#define ADC_OFR4_OFFSET4 1257,83474
#define ADC_OFR4_OFFSET4_0 1258,83601
#define ADC_OFR4_OFFSET4_1 1259,83679
#define ADC_OFR4_OFFSET4_2 1260,83757
#define ADC_OFR4_OFFSET4_3 1261,83835
#define ADC_OFR4_OFFSET4_4 1262,83913
#define ADC_OFR4_OFFSET4_5 1263,83991
#define ADC_OFR4_OFFSET4_6 1264,84069
#define ADC_OFR4_OFFSET4_7 1265,84147
#define ADC_OFR4_OFFSET4_8 1266,84225
#define ADC_OFR4_OFFSET4_9 1267,84303
#define ADC_OFR4_OFFSET4_10 1268,84381
#define ADC_OFR4_OFFSET4_11 1269,84460
#define ADC_OFR4_OFFSET4_CH 1271,84541
#define ADC_OFR4_OFFSET4_CH_0 1272,84649
#define ADC_OFR4_OFFSET4_CH_1 1273,84733
#define ADC_OFR4_OFFSET4_CH_2 1274,84817
#define ADC_OFR4_OFFSET4_CH_3 1275,84901
#define ADC_OFR4_OFFSET4_CH_4 1276,84985
#define ADC_OFR4_OFFSET4_EN 1278,85071
#define ADC_JDR1_JDATA 1281,85237
#define ADC_JDR1_JDATA_0 1282,85315
#define ADC_JDR1_JDATA_1 1283,85391
#define ADC_JDR1_JDATA_2 1284,85467
#define ADC_JDR1_JDATA_3 1285,85543
#define ADC_JDR1_JDATA_4 1286,85619
#define ADC_JDR1_JDATA_5 1287,85695
#define ADC_JDR1_JDATA_6 1288,85771
#define ADC_JDR1_JDATA_7 1289,85847
#define ADC_JDR1_JDATA_8 1290,85923
#define ADC_JDR1_JDATA_9 1291,85999
#define ADC_JDR1_JDATA_10 1292,86075
#define ADC_JDR1_JDATA_11 1293,86152
#define ADC_JDR1_JDATA_12 1294,86229
#define ADC_JDR1_JDATA_13 1295,86306
#define ADC_JDR1_JDATA_14 1296,86383
#define ADC_JDR1_JDATA_15 1297,86460
#define ADC_JDR2_JDATA 1300,86623
#define ADC_JDR2_JDATA_0 1301,86701
#define ADC_JDR2_JDATA_1 1302,86777
#define ADC_JDR2_JDATA_2 1303,86853
#define ADC_JDR2_JDATA_3 1304,86929
#define ADC_JDR2_JDATA_4 1305,87005
#define ADC_JDR2_JDATA_5 1306,87081
#define ADC_JDR2_JDATA_6 1307,87157
#define ADC_JDR2_JDATA_7 1308,87233
#define ADC_JDR2_JDATA_8 1309,87309
#define ADC_JDR2_JDATA_9 1310,87385
#define ADC_JDR2_JDATA_10 1311,87461
#define ADC_JDR2_JDATA_11 1312,87538
#define ADC_JDR2_JDATA_12 1313,87615
#define ADC_JDR2_JDATA_13 1314,87692
#define ADC_JDR2_JDATA_14 1315,87769
#define ADC_JDR2_JDATA_15 1316,87846
#define ADC_JDR3_JDATA 1319,88009
#define ADC_JDR3_JDATA_0 1320,88087
#define ADC_JDR3_JDATA_1 1321,88163
#define ADC_JDR3_JDATA_2 1322,88239
#define ADC_JDR3_JDATA_3 1323,88315
#define ADC_JDR3_JDATA_4 1324,88391
#define ADC_JDR3_JDATA_5 1325,88467
#define ADC_JDR3_JDATA_6 1326,88543
#define ADC_JDR3_JDATA_7 1327,88619
#define ADC_JDR3_JDATA_8 1328,88695
#define ADC_JDR3_JDATA_9 1329,88771
#define ADC_JDR3_JDATA_10 1330,88847
#define ADC_JDR3_JDATA_11 1331,88924
#define ADC_JDR3_JDATA_12 1332,89001
#define ADC_JDR3_JDATA_13 1333,89078
#define ADC_JDR3_JDATA_14 1334,89155
#define ADC_JDR3_JDATA_15 1335,89232
#define ADC_JDR4_JDATA 1338,89395
#define ADC_JDR4_JDATA_0 1339,89473
#define ADC_JDR4_JDATA_1 1340,89549
#define ADC_JDR4_JDATA_2 1341,89625
#define ADC_JDR4_JDATA_3 1342,89701
#define ADC_JDR4_JDATA_4 1343,89777
#define ADC_JDR4_JDATA_5 1344,89853
#define ADC_JDR4_JDATA_6 1345,89929
#define ADC_JDR4_JDATA_7 1346,90005
#define ADC_JDR4_JDATA_8 1347,90081
#define ADC_JDR4_JDATA_9 1348,90157
#define ADC_JDR4_JDATA_10 1349,90233
#define ADC_JDR4_JDATA_11 1350,90310
#define ADC_JDR4_JDATA_12 1351,90387
#define ADC_JDR4_JDATA_13 1352,90464
#define ADC_JDR4_JDATA_14 1353,90541
#define ADC_JDR4_JDATA_15 1354,90618
#define ADC_AWD2CR_AWD2CH 1357,90783
#define ADC_AWD2CR_AWD2CH_0 1358,90884
#define ADC_AWD2CR_AWD2CH_1 1359,90962
#define ADC_AWD2CR_AWD2CH_2 1360,91040
#define ADC_AWD2CR_AWD2CH_3 1361,91118
#define ADC_AWD2CR_AWD2CH_4 1362,91196
#define ADC_AWD2CR_AWD2CH_5 1363,91274
#define ADC_AWD2CR_AWD2CH_6 1364,91352
#define ADC_AWD2CR_AWD2CH_7 1365,91430
#define ADC_AWD2CR_AWD2CH_8 1366,91508
#define ADC_AWD2CR_AWD2CH_9 1367,91586
#define ADC_AWD2CR_AWD2CH_10 1368,91664
#define ADC_AWD2CR_AWD2CH_11 1369,91743
#define ADC_AWD2CR_AWD2CH_12 1370,91822
#define ADC_AWD2CR_AWD2CH_13 1371,91901
#define ADC_AWD2CR_AWD2CH_14 1372,91980
#define ADC_AWD2CR_AWD2CH_15 1373,92059
#define ADC_AWD2CR_AWD2CH_16 1374,92138
#define ADC_AWD2CR_AWD2CH_17 1375,92217
#define ADC_AWD3CR_AWD3CH 1378,92384
#define ADC_AWD3CR_AWD3CH_0 1379,92485
#define ADC_AWD3CR_AWD3CH_1 1380,92563
#define ADC_AWD3CR_AWD3CH_2 1381,92641
#define ADC_AWD3CR_AWD3CH_3 1382,92719
#define ADC_AWD3CR_AWD3CH_4 1383,92797
#define ADC_AWD3CR_AWD3CH_5 1384,92875
#define ADC_AWD3CR_AWD3CH_6 1385,92953
#define ADC_AWD3CR_AWD3CH_7 1386,93031
#define ADC_AWD3CR_AWD3CH_8 1387,93109
#define ADC_AWD3CR_AWD3CH_9 1388,93187
#define ADC_AWD3CR_AWD3CH_10 1389,93265
#define ADC_AWD3CR_AWD3CH_11 1390,93344
#define ADC_AWD3CR_AWD3CH_12 1391,93423
#define ADC_AWD3CR_AWD3CH_13 1392,93502
#define ADC_AWD3CR_AWD3CH_14 1393,93581
#define ADC_AWD3CR_AWD3CH_15 1394,93660
#define ADC_AWD3CR_AWD3CH_16 1395,93739
#define ADC_AWD3CR_AWD3CH_17 1396,93818
#define ADC_DIFSEL_DIFSEL 1399,93985
#define ADC_DIFSEL_DIFSEL_0 1400,94090
#define ADC_DIFSEL_DIFSEL_1 1401,94168
#define ADC_DIFSEL_DIFSEL_2 1402,94246
#define ADC_DIFSEL_DIFSEL_3 1403,94324
#define ADC_DIFSEL_DIFSEL_4 1404,94402
#define ADC_DIFSEL_DIFSEL_5 1405,94480
#define ADC_DIFSEL_DIFSEL_6 1406,94558
#define ADC_DIFSEL_DIFSEL_7 1407,94636
#define ADC_DIFSEL_DIFSEL_8 1408,94714
#define ADC_DIFSEL_DIFSEL_9 1409,94792
#define ADC_DIFSEL_DIFSEL_10 1410,94870
#define ADC_DIFSEL_DIFSEL_11 1411,94949
#define ADC_DIFSEL_DIFSEL_12 1412,95028
#define ADC_DIFSEL_DIFSEL_13 1413,95107
#define ADC_DIFSEL_DIFSEL_14 1414,95186
#define ADC_DIFSEL_DIFSEL_15 1415,95265
#define ADC_DIFSEL_DIFSEL_16 1416,95344
#define ADC_DIFSEL_DIFSEL_17 1417,95423
#define ADC_CALFACT_CALFACT_S 1420,95591
#define ADC_CALFACT_CALFACT_S_0 1421,95700
#define ADC_CALFACT_CALFACT_S_1 1422,95784
#define ADC_CALFACT_CALFACT_S_2 1423,95868
#define ADC_CALFACT_CALFACT_S_3 1424,95952
#define ADC_CALFACT_CALFACT_S_4 1425,96036
#define ADC_CALFACT_CALFACT_S_5 1426,96120
#define ADC_CALFACT_CALFACT_S_6 1427,96204
#define ADC_CALFACT_CALFACT_D 1428,96288
#define ADC_CALFACT_CALFACT_D_0 1429,96397
#define ADC_CALFACT_CALFACT_D_1 1430,96481
#define ADC_CALFACT_CALFACT_D_2 1431,96565
#define ADC_CALFACT_CALFACT_D_3 1432,96649
#define ADC_CALFACT_CALFACT_D_4 1433,96733
#define ADC_CALFACT_CALFACT_D_5 1434,96817
#define ADC_CALFACT_CALFACT_D_6 1435,96901
#define ADC1_CSR_ADRDY_MST 1439,97153
#define ADC1_CSR_ADRDY_EOSMP_MST 1440,97237
#define ADC1_CSR_ADRDY_EOC_MST 1441,97349
#define ADC1_CSR_ADRDY_EOS_MST 1442,97460
#define ADC1_CSR_ADRDY_OVR_MST 1443,97574
#define ADC1_CSR_ADRDY_JEOC_MST 1444,97672
#define ADC1_CSR_ADRDY_JEOS_MST 1445,97784
#define ADC1_CSR_AWD1_MST 1446,97899
#define ADC1_CSR_AWD2_MST 1447,98007
#define ADC1_CSR_AWD3_MST 1448,98115
#define ADC1_CSR_JQOVF_MST 1449,98223
#define ADC1_CSR_ADRDY_SLV 1450,98345
#define ADC1_CSR_ADRDY_EOSMP_SLV 1451,98428
#define ADC1_CSR_ADRDY_EOC_SLV 1452,98539
#define ADC1_CSR_ADRDY_EOS_SLV 1453,98649
#define ADC1_CSR_ADRDY_OVR_SLV 1454,98762
#define ADC1_CSR_ADRDY_JEOC_SLV 1455,98859
#define ADC1_CSR_ADRDY_JEOS_SLV 1456,98970
#define ADC1_CSR_AWD1_SLV 1457,99084
#define ADC1_CSR_AWD2_SLV 1458,99191
#define ADC1_CSR_AWD3_SLV 1459,99298
#define ADC1_CSR_JQOVF_SLV 1460,99405
#define ADC1_CCR_MULTI 1463,99611
#define ADC1_CCR_MULTI_0 1464,99703
#define ADC1_CCR_MULTI_1 1465,99782
#define ADC1_CCR_MULTI_2 1466,99861
#define ADC1_CCR_MULTI_3 1467,99940
#define ADC1_CCR_MULTI_4 1468,100019
#define ADC1_CCR_DELAY 1469,100098
#define ADC1_CCR_DELAY_0 1470,100197
#define ADC1_CCR_DELAY_1 1471,100276
#define ADC1_CCR_DELAY_2 1472,100355
#define ADC1_CCR_DELAY_3 1473,100434
#define ADC1_CCR_DMACFG 1474,100513
#define ADC1_CCR_MDMA 1475,100617
#define ADC1_CCR_MDMA_0 1476,100712
#define ADC1_CCR_MDMA_1 1477,100790
#define ADC1_CCR_CKMODE 1478,100868
#define ADC1_CCR_CKMODE_0 1479,100950
#define ADC1_CCR_CKMODE_1 1480,101030
#define ADC1_CCR_VREFEN 1481,101110
#define ADC1_CCR_TSEN 1482,101192
#define ADC1_CCR_VBATEN 1483,101285
#define ADC1_CDR_RDATA_MST 1486,101449
#define ADC1_CDR_RDATA_MST_0 1487,101547
#define ADC1_CDR_RDATA_MST_1 1488,101630
#define ADC1_CDR_RDATA_MST_2 1489,101713
#define ADC1_CDR_RDATA_MST_3 1490,101796
#define ADC1_CDR_RDATA_MST_4 1491,101879
#define ADC1_CDR_RDATA_MST_5 1492,101962
#define ADC1_CDR_RDATA_MST_6 1493,102045
#define ADC1_CDR_RDATA_MST_7 1494,102128
#define ADC1_CDR_RDATA_MST_8 1495,102211
#define ADC1_CDR_RDATA_MST_9 1496,102294
#define ADC1_CDR_RDATA_MST_10 1497,102377
#define ADC1_CDR_RDATA_MST_11 1498,102461
#define ADC1_CDR_RDATA_MST_12 1499,102545
#define ADC1_CDR_RDATA_MST_13 1500,102629
#define ADC1_CDR_RDATA_MST_14 1501,102713
#define ADC1_CDR_RDATA_MST_15 1502,102797
#define ADC1_CDR_RDATA_SLV 1504,102883
#define ADC1_CDR_RDATA_SLV_0 1505,102981
#define ADC1_CDR_RDATA_SLV_1 1506,103064
#define ADC1_CDR_RDATA_SLV_2 1507,103147
#define ADC1_CDR_RDATA_SLV_3 1508,103230
#define ADC1_CDR_RDATA_SLV_4 1509,103313
#define ADC1_CDR_RDATA_SLV_5 1510,103396
#define ADC1_CDR_RDATA_SLV_6 1511,103479
#define ADC1_CDR_RDATA_SLV_7 1512,103562
#define ADC1_CDR_RDATA_SLV_8 1513,103645
#define ADC1_CDR_RDATA_SLV_9 1514,103728
#define ADC1_CDR_RDATA_SLV_10 1515,103811
#define ADC1_CDR_RDATA_SLV_11 1516,103895
#define ADC1_CDR_RDATA_SLV_12 1517,103979
#define ADC1_CDR_RDATA_SLV_13 1518,104063
#define ADC1_CDR_RDATA_SLV_14 1519,104147
#define ADC1_CDR_RDATA_SLV_15 1520,104231
#define COMP2_CSR_COMP2EN 1529,104811
#define COMP2_CSR_COMP2INPDAC 1530,104896
#define COMP2_CSR_COMP2INSEL 1531,105008
#define COMP2_CSR_COMP2INSEL_0 1532,105109
#define COMP2_CSR_COMP2INSEL_1 1533,105216
#define COMP2_CSR_COMP2INSEL_2 1534,105323
#define COMP2_CSR_COMP2OUTSEL 1535,105430
#define COMP2_CSR_COMP2OUTSEL_0 1536,105522
#define COMP2_CSR_COMP2OUTSEL_1 1537,105620
#define COMP2_CSR_COMP2OUTSEL_2 1538,105718
#define COMP2_CSR_COMP2OUTSEL_3 1539,105816
#define COMP2_CSR_COMP2POL 1540,105914
#define COMP2_CSR_COMP2BLANKING 1541,106008
#define COMP2_CSR_COMP2BLANKING_0 1542,106095
#define COMP2_CSR_COMP2BLANKING_1 1543,106188
#define COMP2_CSR_COMP2BLANKING_2 1544,106281
#define COMP2_CSR_COMP2OUT 1545,106374
#define COMP2_CSR_COMP2LOCK 1546,106465
#define COMP4_CSR_COMP4EN 1549,106632
#define COMP4_CSR_COMP4INSEL 1550,106717
#define COMP4_CSR_COMP4INSEL_0 1551,106818
#define COMP4_CSR_COMP4INSEL_1 1552,106925
#define COMP4_CSR_COMP4INSEL_2 1553,107032
#define COMP4_CSR_COMP4OUTSEL 1554,107139
#define COMP4_CSR_COMP4OUTSEL_0 1555,107231
#define COMP4_CSR_COMP4OUTSEL_1 1556,107329
#define COMP4_CSR_COMP4OUTSEL_2 1557,107427
#define COMP4_CSR_COMP4OUTSEL_3 1558,107525
#define COMP4_CSR_COMP4POL 1559,107623
#define COMP4_CSR_COMP4BLANKING 1560,107717
#define COMP4_CSR_COMP4BLANKING_0 1561,107804
#define COMP4_CSR_COMP4BLANKING_1 1562,107897
#define COMP4_CSR_COMP4BLANKING_2 1563,107990
#define COMP4_CSR_COMP4OUT 1564,108083
#define COMP4_CSR_COMP4LOCK 1565,108174
#define COMP6_CSR_COMP6EN 1568,108341
#define COMP6_CSR_COMP6INSEL 1569,108426
#define COMP6_CSR_COMP6INSEL_0 1570,108527
#define COMP6_CSR_COMP6INSEL_1 1571,108634
#define COMP6_CSR_COMP6INSEL_2 1572,108741
#define COMP6_CSR_COMP6OUTSEL 1573,108848
#define COMP6_CSR_COMP6OUTSEL_0 1574,108940
#define COMP6_CSR_COMP6OUTSEL_1 1575,109038
#define COMP6_CSR_COMP6OUTSEL_2 1576,109136
#define COMP6_CSR_COMP6OUTSEL_3 1577,109234
#define COMP6_CSR_COMP6POL 1578,109332
#define COMP6_CSR_COMP6BLANKING 1579,109426
#define COMP6_CSR_COMP6BLANKING_0 1580,109513
#define COMP6_CSR_COMP6BLANKING_1 1581,109606
#define COMP6_CSR_COMP6BLANKING_2 1582,109699
#define COMP6_CSR_COMP6OUT 1583,109792
#define COMP6_CSR_COMP6LOCK 1584,109883
#define COMP_CSR_COMPxEN 1587,110050
#define COMP_CSR_COMP2SW1 1588,110134
#define COMP_CSR_COMPxINSEL 1589,110230
#define COMP_CSR_COMPxINSEL_0 1590,110330
#define COMP_CSR_COMPxINSEL_1 1591,110436
#define COMP_CSR_COMPxINSEL_2 1592,110542
#define COMP_CSR_COMPxOUTSEL 1593,110648
#define COMP_CSR_COMPxOUTSEL_0 1594,110739
#define COMP_CSR_COMPxOUTSEL_1 1595,110836
#define COMP_CSR_COMPxOUTSEL_2 1596,110933
#define COMP_CSR_COMPxOUTSEL_3 1597,111030
#define COMP_CSR_COMPxPOL 1598,111127
#define COMP_CSR_COMPxBLANKING 1599,111220
#define COMP_CSR_COMPxBLANKING_0 1600,111306
#define COMP_CSR_COMPxBLANKING_1 1601,111398
#define COMP_CSR_COMPxBLANKING_2 1602,111490
#define COMP_CSR_COMPxOUT 1603,111582
#define COMP_CSR_COMPxLOCK 1604,111672
#define OPAMP2_CSR_OPAMP2EN 1612,112248
#define OPAMP2_CSR_FORCEVP 1613,112336
#define OPAMP2_CSR_VPSEL 1614,112474
#define OPAMP2_CSR_VPSEL_0 1615,112578
#define OPAMP2_CSR_VPSEL_1 1616,112658
#define OPAMP2_CSR_VMSEL 1617,112738
#define OPAMP2_CSR_VMSEL_0 1618,112838
#define OPAMP2_CSR_VMSEL_1 1619,112918
#define OPAMP2_CSR_TCMEN 1620,112998
#define OPAMP2_CSR_VMSSEL 1621,113105
#define OPAMP2_CSR_VPSSEL 1622,113215
#define OPAMP2_CSR_VPSSEL_0 1623,113329
#define OPAMP2_CSR_VPSSEL_1 1624,113409
#define OPAMP2_CSR_CALON 1625,113489
#define OPAMP2_CSR_CALSEL 1626,113587
#define OPAMP2_CSR_CALSEL_0 1627,113683
#define OPAMP2_CSR_CALSEL_1 1628,113763
#define OPAMP2_CSR_PGGAIN 1629,113843
#define OPAMP2_CSR_PGGAIN_0 1630,113934
#define OPAMP2_CSR_PGGAIN_1 1631,114014
#define OPAMP2_CSR_PGGAIN_2 1632,114094
#define OPAMP2_CSR_PGGAIN_3 1633,114174
#define OPAMP2_CSR_USERTRIM 1634,114254
#define OPAMP2_CSR_TRIMOFFSETP 1635,114349
#define OPAMP2_CSR_TRIMOFFSETN 1636,114452
#define OPAMP2_CSR_TSTREF 1637,114555
#define OPAMP2_CSR_OUTCAL 1638,114685
#define OPAMP2_CSR_LOCK 1639,114783
#define OPAMP_CSR_OPAMPxEN 1642,114952
#define OPAMP_CSR_FORCEVP 1643,115038
#define OPAMP_CSR_VPSEL 1644,115175
#define OPAMP_CSR_VPSEL_0 1645,115278
#define OPAMP_CSR_VPSEL_1 1646,115357
#define OPAMP_CSR_VMSEL 1647,115436
#define OPAMP_CSR_VMSEL_0 1648,115535
#define OPAMP_CSR_VMSEL_1 1649,115614
#define OPAMP_CSR_TCMEN 1650,115693
#define OPAMP_CSR_VMSSEL 1651,115799
#define OPAMP_CSR_VPSSEL 1652,115908
#define OPAMP_CSR_VPSSEL_0 1653,116021
#define OPAMP_CSR_VPSSEL_1 1654,116100
#define OPAMP_CSR_CALON 1655,116179
#define OPAMP_CSR_CALSEL 1656,116276
#define OPAMP_CSR_CALSEL_0 1657,116371
#define OPAMP_CSR_CALSEL_1 1658,116450
#define OPAMP_CSR_PGGAIN 1659,116529
#define OPAMP_CSR_PGGAIN_0 1660,116619
#define OPAMP_CSR_PGGAIN_1 1661,116698
#define OPAMP_CSR_PGGAIN_2 1662,116777
#define OPAMP_CSR_PGGAIN_3 1663,116856
#define OPAMP_CSR_USERTRIM 1664,116935
#define OPAMP_CSR_TRIMOFFSETP 1665,117029
#define OPAMP_CSR_TRIMOFFSETN 1666,117131
#define OPAMP_CSR_TSTREF 1667,117233
#define OPAMP_CSR_OUTCAL 1668,117362
#define OPAMP_CSR_LOCK 1669,117459
#define  CRC_DR_DR 1677,118037
#define  CRC_IDR_IDR 1680,118217
#define  CRC_CR_RESET 1683,118418
#define  CRC_CR_POLYSIZE 1684,118530
#define  CRC_CR_POLYSIZE_0 1685,118628
#define  CRC_CR_POLYSIZE_1 1686,118727
#define  CRC_CR_REV_IN 1687,118826
#define  CRC_CR_REV_IN_0 1688,118934
#define  CRC_CR_REV_IN_1 1689,119017
#define  CRC_CR_REV_OUT 1690,119100
#define  CRC_INIT_INIT 1693,119294
#define  CRC_POL_POL 1696,119478
#define  DAC_CR_EN1 1704,120080
#define  DAC_CR_BOFF1 1705,120184
#define  DAC_CR_TEN1 1706,120303
#define  DAC_CR_TSEL1 1708,120417
#define  DAC_CR_TSEL1_0 1709,120545
#define  DAC_CR_TSEL1_1 1710,120635
#define  DAC_CR_TSEL1_2 1711,120725
#define  DAC_CR_WAVE1 1713,120817
#define  DAC_CR_WAVE1_0 1714,120965
#define  DAC_CR_WAVE1_1 1715,121055
#define  DAC_CR_MAMP1 1717,121147
#define  DAC_CR_MAMP1_0 1718,121281
#define  DAC_CR_MAMP1_1 1719,121371
#define  DAC_CR_MAMP1_2 1720,121461
#define  DAC_CR_MAMP1_3 1721,121551
#define  DAC_CR_DMAEN1 1723,121643
#define  DAC_CR_DMAUDRIE1 1724,121751
#define  DAC_SWTRIGR_SWTRIG1 1726,121954
#define  DAC_DHR12R1_DACC1DHR 1729,122152
#define  DAC_DHR12L1_DACC1DHR 1732,122359
#define  DAC_DHR8R1_DACC1DHR 1735,122565
#define  DAC_DHR12RD_DACC1DHR 1738,122771
#define  DAC_DHR12LD_DACC1DHR 1741,122978
#define  DAC_DHR8RD_DACC1DHR 1744,123184
#define  DAC_DOR1_DACC1DOR 1747,123390
#define  DAC_SR_DMAUDR1 1750,123583
#define  DBGMCU_IDCODE_DEV_ID 1758,124192
#define  DBGMCU_IDCODE_REV_ID 1759,124261
#define  DBGMCU_CR_DBG_SLEEP 1762,124414
#define  DBGMCU_CR_DBG_STOP 1763,124483
#define  DBGMCU_CR_DBG_STANDBY 1764,124552
#define  DBGMCU_CR_TRACE_IOEN 1765,124621
#define  DBGMCU_CR_TRACE_MODE 1767,124692
#define  DBGMCU_CR_TRACE_MODE_0 1768,124761
#define  DBGMCU_CR_TRACE_MODE_1 1769,124842
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 1772,125007
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 1773,125076
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 1774,125145
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 1775,125214
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 1776,125283
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 1777,125352
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 1778,125425
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 1779,125498
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 1782,125655
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 1783,125724
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 1784,125793
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 1785,125862
#define  DMA_ISR_GIF1 1793,126425
#define  DMA_ISR_TCIF1 1794,126541
#define  DMA_ISR_HTIF1 1795,126658
#define  DMA_ISR_TEIF1 1796,126771
#define  DMA_ISR_GIF2 1797,126885
#define  DMA_ISR_TCIF2 1798,127001
#define  DMA_ISR_HTIF2 1799,127118
#define  DMA_ISR_TEIF2 1800,127231
#define  DMA_ISR_GIF3 1801,127345
#define  DMA_ISR_TCIF3 1802,127461
#define  DMA_ISR_HTIF3 1803,127578
#define  DMA_ISR_TEIF3 1804,127691
#define  DMA_ISR_GIF4 1805,127805
#define  DMA_ISR_TCIF4 1806,127921
#define  DMA_ISR_HTIF4 1807,128038
#define  DMA_ISR_TEIF4 1808,128151
#define  DMA_ISR_GIF5 1809,128265
#define  DMA_ISR_TCIF5 1810,128381
#define  DMA_ISR_HTIF5 1811,128498
#define  DMA_ISR_TEIF5 1812,128611
#define  DMA_ISR_GIF6 1813,128725
#define  DMA_ISR_TCIF6 1814,128841
#define  DMA_ISR_HTIF6 1815,128958
#define  DMA_ISR_TEIF6 1816,129071
#define  DMA_ISR_GIF7 1817,129185
#define  DMA_ISR_TCIF7 1818,129301
#define  DMA_ISR_HTIF7 1819,129418
#define  DMA_ISR_TEIF7 1820,129531
#define  DMA_IFCR_CGIF1 1823,129729
#define  DMA_IFCR_CTCIF1 1824,129846
#define  DMA_IFCR_CHTIF1 1825,129964
#define  DMA_IFCR_CTEIF1 1826,130078
#define  DMA_IFCR_CGIF2 1827,130193
#define  DMA_IFCR_CTCIF2 1828,130310
#define  DMA_IFCR_CHTIF2 1829,130428
#define  DMA_IFCR_CTEIF2 1830,130542
#define  DMA_IFCR_CGIF3 1831,130657
#define  DMA_IFCR_CTCIF3 1832,130774
#define  DMA_IFCR_CHTIF3 1833,130892
#define  DMA_IFCR_CTEIF3 1834,131006
#define  DMA_IFCR_CGIF4 1835,131121
#define  DMA_IFCR_CTCIF4 1836,131238
#define  DMA_IFCR_CHTIF4 1837,131356
#define  DMA_IFCR_CTEIF4 1838,131470
#define  DMA_IFCR_CGIF5 1839,131585
#define  DMA_IFCR_CTCIF5 1840,131702
#define  DMA_IFCR_CHTIF5 1841,131820
#define  DMA_IFCR_CTEIF5 1842,131934
#define  DMA_IFCR_CGIF6 1843,132049
#define  DMA_IFCR_CTCIF6 1844,132166
#define  DMA_IFCR_CHTIF6 1845,132284
#define  DMA_IFCR_CTEIF6 1846,132398
#define  DMA_IFCR_CGIF7 1847,132513
#define  DMA_IFCR_CTCIF7 1848,132630
#define  DMA_IFCR_CHTIF7 1849,132748
#define  DMA_IFCR_CTEIF7 1850,132862
#define  DMA_CCR_EN 1853,133061
#define  DMA_CCR_TCIE 1854,133181
#define  DMA_CCR_HTIE 1855,133301
#define  DMA_CCR_TEIE 1856,133421
#define  DMA_CCR_DIR 1857,133541
#define  DMA_CCR_CIRC 1858,133661
#define  DMA_CCR_PINC 1859,133781
#define  DMA_CCR_MINC 1860,133901
#define  DMA_CCR_PSIZE 1862,134023
#define  DMA_CCR_PSIZE_0 1863,134143
#define  DMA_CCR_PSIZE_1 1864,134263
#define  DMA_CCR_MSIZE 1866,134385
#define  DMA_CCR_MSIZE_0 1867,134505
#define  DMA_CCR_MSIZE_1 1868,134625
#define  DMA_CCR_PL 1870,134747
#define  DMA_CCR_PL_0 1871,134867
#define  DMA_CCR_PL_1 1872,134987
#define  DMA_CCR_MEM2MEM 1874,135109
#define  DMA_CNDTR_NDT 1877,135313
#define  DMA_CPAR_PA 1880,135517
#define  DMA_CMAR_MA 1883,135721
#define  EXTI_IMR_MR0 1891,136335
#define  EXTI_IMR_MR1 1892,136444
#define  EXTI_IMR_MR2 1893,136553
#define  EXTI_IMR_MR3 1894,136662
#define  EXTI_IMR_MR4 1895,136771
#define  EXTI_IMR_MR5 1896,136880
#define  EXTI_IMR_MR6 1897,136989
#define  EXTI_IMR_MR7 1898,137098
#define  EXTI_IMR_MR8 1899,137207
#define  EXTI_IMR_MR9 1900,137316
#define  EXTI_IMR_MR10 1901,137425
#define  EXTI_IMR_MR11 1902,137535
#define  EXTI_IMR_MR12 1903,137645
#define  EXTI_IMR_MR13 1904,137755
#define  EXTI_IMR_MR14 1905,137865
#define  EXTI_IMR_MR15 1906,137975
#define  EXTI_IMR_MR16 1907,138085
#define  EXTI_IMR_MR17 1908,138195
#define  EXTI_IMR_MR18 1909,138305
#define  EXTI_IMR_MR19 1910,138415
#define  EXTI_IMR_MR20 1911,138525
#define  EXTI_IMR_MR21 1912,138635
#define  EXTI_IMR_MR22 1913,138745
#define  EXTI_IMR_MR23 1914,138855
#define  EXTI_IMR_MR24 1915,138965
#define  EXTI_IMR_MR25 1916,139075
#define  EXTI_IMR_MR26 1917,139185
#define  EXTI_IMR_MR27 1918,139295
#define  EXTI_IMR_MR28 1919,139405
#define  EXTI_IMR_MR29 1920,139515
#define  EXTI_IMR_MR30 1921,139625
#define  EXTI_IMR_MR31 1922,139735
#define  EXTI_EMR_MR0 1925,139929
#define  EXTI_EMR_MR1 1926,140034
#define  EXTI_EMR_MR2 1927,140139
#define  EXTI_EMR_MR3 1928,140244
#define  EXTI_EMR_MR4 1929,140349
#define  EXTI_EMR_MR5 1930,140454
#define  EXTI_EMR_MR6 1931,140559
#define  EXTI_EMR_MR7 1932,140664
#define  EXTI_EMR_MR8 1933,140769
#define  EXTI_EMR_MR9 1934,140874
#define  EXTI_EMR_MR10 1935,140979
#define  EXTI_EMR_MR11 1936,141085
#define  EXTI_EMR_MR12 1937,141191
#define  EXTI_EMR_MR13 1938,141297
#define  EXTI_EMR_MR14 1939,141403
#define  EXTI_EMR_MR15 1940,141509
#define  EXTI_EMR_MR16 1941,141615
#define  EXTI_EMR_MR17 1942,141721
#define  EXTI_EMR_MR18 1943,141827
#define  EXTI_EMR_MR19 1944,141933
#define  EXTI_EMR_MR20 1945,142039
#define  EXTI_EMR_MR21 1946,142145
#define  EXTI_EMR_MR22 1947,142251
#define  EXTI_EMR_MR23 1948,142357
#define  EXTI_EMR_MR24 1949,142463
#define  EXTI_EMR_MR25 1950,142569
#define  EXTI_EMR_MR26 1951,142675
#define  EXTI_EMR_MR27 1952,142781
#define  EXTI_EMR_MR28 1953,142887
#define  EXTI_EMR_MR29 1954,142993
#define  EXTI_EMR_MR30 1955,143099
#define  EXTI_EMR_MR31 1956,143205
#define  EXTI_RTSR_TR0 1959,143395
#define  EXTI_RTSR_TR1 1960,143528
#define  EXTI_RTSR_TR2 1961,143661
#define  EXTI_RTSR_TR3 1962,143794
#define  EXTI_RTSR_TR4 1963,143927
#define  EXTI_RTSR_TR5 1964,144060
#define  EXTI_RTSR_TR6 1965,144193
#define  EXTI_RTSR_TR7 1966,144326
#define  EXTI_RTSR_TR8 1967,144459
#define  EXTI_RTSR_TR9 1968,144592
#define  EXTI_RTSR_TR10 1969,144725
#define  EXTI_RTSR_TR11 1970,144859
#define  EXTI_RTSR_TR12 1971,144993
#define  EXTI_RTSR_TR13 1972,145127
#define  EXTI_RTSR_TR14 1973,145261
#define  EXTI_RTSR_TR15 1974,145395
#define  EXTI_RTSR_TR16 1975,145529
#define  EXTI_RTSR_TR17 1976,145663
#define  EXTI_RTSR_TR18 1977,145797
#define  EXTI_RTSR_TR19 1978,145931
#define  EXTI_RTSR_TR20 1979,146065
#define  EXTI_RTSR_TR21 1980,146199
#define  EXTI_RTSR_TR22 1981,146333
#define  EXTI_RTSR_TR29 1982,146467
#define  EXTI_RTSR_TR30 1983,146601
#define  EXTI_RTSR_TR31 1984,146735
#define  EXTI_FTSR_TR0 1987,146953
#define  EXTI_FTSR_TR1 1988,147087
#define  EXTI_FTSR_TR2 1989,147221
#define  EXTI_FTSR_TR3 1990,147355
#define  EXTI_FTSR_TR4 1991,147489
#define  EXTI_FTSR_TR5 1992,147623
#define  EXTI_FTSR_TR6 1993,147757
#define  EXTI_FTSR_TR7 1994,147891
#define  EXTI_FTSR_TR8 1995,148025
#define  EXTI_FTSR_TR9 1996,148159
#define  EXTI_FTSR_TR10 1997,148293
#define  EXTI_FTSR_TR11 1998,148428
#define  EXTI_FTSR_TR12 1999,148563
#define  EXTI_FTSR_TR13 2000,148698
#define  EXTI_FTSR_TR14 2001,148833
#define  EXTI_FTSR_TR15 2002,148968
#define  EXTI_FTSR_TR16 2003,149103
#define  EXTI_FTSR_TR17 2004,149238
#define  EXTI_FTSR_TR18 2005,149373
#define  EXTI_FTSR_TR19 2006,149508
#define  EXTI_FTSR_TR20 2007,149643
#define  EXTI_FTSR_TR21 2008,149778
#define  EXTI_FTSR_TR22 2009,149913
#define  EXTI_FTSR_TR29 2010,150048
#define  EXTI_FTSR_TR30 2011,150183
#define  EXTI_FTSR_TR31 2012,150318
#define  EXTI_SWIER_SWIER0 2015,150537
#define  EXTI_SWIER_SWIER1 2016,150650
#define  EXTI_SWIER_SWIER2 2017,150763
#define  EXTI_SWIER_SWIER3 2018,150876
#define  EXTI_SWIER_SWIER4 2019,150989
#define  EXTI_SWIER_SWIER5 2020,151102
#define  EXTI_SWIER_SWIER6 2021,151215
#define  EXTI_SWIER_SWIER7 2022,151328
#define  EXTI_SWIER_SWIER8 2023,151441
#define  EXTI_SWIER_SWIER9 2024,151554
#define  EXTI_SWIER_SWIER10 2025,151667
#define  EXTI_SWIER_SWIER11 2026,151781
#define  EXTI_SWIER_SWIER12 2027,151895
#define  EXTI_SWIER_SWIER13 2028,152009
#define  EXTI_SWIER_SWIER14 2029,152123
#define  EXTI_SWIER_SWIER15 2030,152237
#define  EXTI_SWIER_SWIER16 2031,152351
#define  EXTI_SWIER_SWIER17 2032,152465
#define  EXTI_SWIER_SWIER18 2033,152579
#define  EXTI_SWIER_SWIER19 2034,152693
#define  EXTI_SWIER_SWIER20 2035,152807
#define  EXTI_SWIER_SWIER21 2036,152921
#define  EXTI_SWIER_SWIER22 2037,153035
#define  EXTI_SWIER_SWIER29 2038,153149
#define  EXTI_SWIER_SWIER30 2039,153263
#define  EXTI_SWIER_SWIER31 2040,153377
#define  EXTI_PR_PR0 2043,153575
#define  EXTI_PR_PR1 2044,153682
#define  EXTI_PR_PR2 2045,153789
#define  EXTI_PR_PR3 2046,153896
#define  EXTI_PR_PR4 2047,154003
#define  EXTI_PR_PR5 2048,154110
#define  EXTI_PR_PR6 2049,154217
#define  EXTI_PR_PR7 2050,154324
#define  EXTI_PR_PR8 2051,154431
#define  EXTI_PR_PR9 2052,154538
#define  EXTI_PR_PR10 2053,154645
#define  EXTI_PR_PR11 2054,154753
#define  EXTI_PR_PR12 2055,154861
#define  EXTI_PR_PR13 2056,154969
#define  EXTI_PR_PR14 2057,155077
#define  EXTI_PR_PR15 2058,155185
#define  EXTI_PR_PR16 2059,155293
#define  EXTI_PR_PR17 2060,155401
#define  EXTI_PR_PR18 2061,155509
#define  EXTI_PR_PR19 2062,155617
#define  EXTI_PR_PR20 2063,155725
#define  EXTI_PR_PR21 2064,155833
#define  EXTI_PR_PR22 2065,155941
#define  EXTI_PR_PR29 2066,156049
#define  EXTI_PR_PR30 2067,156157
#define  EXTI_PR_PR31 2068,156265
#define  EXTI_IMR2_MR32 2071,156457
#define  EXTI_IMR2_MR33 2072,156567
#define  EXTI_IMR2_MR34 2073,156677
#define  EXTI_IMR2_MR35 2074,156787
#define  EXTI_EMR2_MR32 2077,156981
#define  EXTI_EMR2_MR33 2078,157087
#define  EXTI_EMR2_MR34 2079,157193
#define  EXTI_EMR2_MR35 2080,157299
#define  EXTI_RTSR2_TR32 2083,157490
#define  EXTI_RTSR2_TR33 2084,157625
#define  EXTI_FTSR2_TR32 2087,157844
#define  EXTI_FTSR2_TR33 2088,157979
#define  EXTI_SWIER2_SWIER32 2091,158198
#define  EXTI_SWIER2_SWIER33 2092,158312
#define  EXTI_PR2_PR32 2095,158510
#define  EXTI_PR2_PR33 2096,158618
#define  FLASH_ACR_LATENCY 2104,159220
#define  FLASH_ACR_LATENCY_0 2105,159332
#define  FLASH_ACR_LATENCY_1 2106,159422
#define  FLASH_ACR_LATENCY_2 2107,159512
#define  FLASH_ACR_HLFCYA 2109,159604
#define  FLASH_ACR_PRFTBE 2110,159719
#define  FLASH_ACR_PRFTBS 2111,159826
#define  FLASH_KEYR_FKEYR 2114,160017
#define  RDP_KEY 2116,160112
#define  FLASH_KEY1 2117,160204
#define  FLASH_KEY2 2118,160298
#define  FLASH_OPTKEYR_OPTKEYR 2121,160476
#define  FLASH_OPTKEY1 2123,160578
#define  FLASH_OPTKEY2 2124,160679
#define  FLASH_SR_BSY 2127,160863
#define  FLASH_SR_PGERR 2128,160952
#define  FLASH_SR_WRPERR 2129,161054
#define  FLASH_SR_EOP 2130,161161
#define  FLASH_CR_PG 2133,161346
#define  FLASH_CR_PER 2134,161442
#define  FLASH_CR_MER 2135,161537
#define  FLASH_CR_OPTPG 2136,161632
#define  FLASH_CR_OPTER 2137,161740
#define  FLASH_CR_STRT 2138,161842
#define  FLASH_CR_LOCK 2139,161932
#define  FLASH_CR_OPTWRE 2140,162021
#define  FLASH_CR_ERRIE 2141,162131
#define  FLASH_CR_EOPIE 2142,162238
#define  FLASH_CR_OBL_LAUNCH 2143,162356
#define  FLASH_AR_FAR 2146,162550
#define  FLASH_OBR_OPTERR 2149,162732
#define  FLASH_OBR_RDPRT 2150,162834
#define  FLASH_OBR_RDPRT_1 2151,162934
#define  FLASH_OBR_RDPRT_2 2152,163042
#define  FLASH_OBR_USER 2154,163152
#define  FLASH_OBR_IWDG_SW 2155,163254
#define  FLASH_OBR_nRST_STOP 2156,163346
#define  FLASH_OBR_nRST_STDBY 2157,163440
#define  FLASH_OBR_nBOOT1 2158,163535
#define  FLASH_OBR_VDDA_MONITOR 2159,163626
#define  FLASH_OBR_SRAM_PE 2160,163723
#define  FLASH_OBR_DATA0 2161,163815
#define  FLASH_OBR_DATA1 2162,163898
#define FLASH_OBR_WDG_SW 2165,164005
#define  FLASH_WRPR_WRP 2168,164133
#define  OB_RDP_RDP 2173,164399
#define  OB_RDP_nRDP 2174,164511
#define  OB_USER_USER 2177,164720
#define  OB_USER_nUSER 2178,164821
#define  OB_WRP0_WRP0 2181,165019
#define  OB_WRP0_nWRP0 2182,165146
#define  OB_WRP1_WRP1 2185,165370
#define  OB_WRP1_nWRP1 2186,165497
#define  OB_WRP2_WRP2 2189,165721
#define  OB_WRP2_nWRP2 2190,165848
#define  OB_WRP3_WRP3 2193,166072
#define  OB_WRP3_nWRP3 2194,166199
#define GPIO_MODER_MODER0 2202,166833
#define GPIO_MODER_MODER0_0 2203,166892
#define GPIO_MODER_MODER0_1 2204,166951
#define GPIO_MODER_MODER1 2205,167010
#define GPIO_MODER_MODER1_0 2206,167069
#define GPIO_MODER_MODER1_1 2207,167128
#define GPIO_MODER_MODER2 2208,167187
#define GPIO_MODER_MODER2_0 2209,167246
#define GPIO_MODER_MODER2_1 2210,167305
#define GPIO_MODER_MODER3 2211,167364
#define GPIO_MODER_MODER3_0 2212,167423
#define GPIO_MODER_MODER3_1 2213,167482
#define GPIO_MODER_MODER4 2214,167541
#define GPIO_MODER_MODER4_0 2215,167600
#define GPIO_MODER_MODER4_1 2216,167659
#define GPIO_MODER_MODER5 2217,167718
#define GPIO_MODER_MODER5_0 2218,167777
#define GPIO_MODER_MODER5_1 2219,167836
#define GPIO_MODER_MODER6 2220,167895
#define GPIO_MODER_MODER6_0 2221,167954
#define GPIO_MODER_MODER6_1 2222,168013
#define GPIO_MODER_MODER7 2223,168072
#define GPIO_MODER_MODER7_0 2224,168131
#define GPIO_MODER_MODER7_1 2225,168190
#define GPIO_MODER_MODER8 2226,168249
#define GPIO_MODER_MODER8_0 2227,168308
#define GPIO_MODER_MODER8_1 2228,168367
#define GPIO_MODER_MODER9 2229,168426
#define GPIO_MODER_MODER9_0 2230,168485
#define GPIO_MODER_MODER9_1 2231,168544
#define GPIO_MODER_MODER10 2232,168603
#define GPIO_MODER_MODER10_0 2233,168662
#define GPIO_MODER_MODER10_1 2234,168721
#define GPIO_MODER_MODER11 2235,168780
#define GPIO_MODER_MODER11_0 2236,168839
#define GPIO_MODER_MODER11_1 2237,168898
#define GPIO_MODER_MODER12 2238,168957
#define GPIO_MODER_MODER12_0 2239,169016
#define GPIO_MODER_MODER12_1 2240,169075
#define GPIO_MODER_MODER13 2241,169134
#define GPIO_MODER_MODER13_0 2242,169193
#define GPIO_MODER_MODER13_1 2243,169252
#define GPIO_MODER_MODER14 2244,169311
#define GPIO_MODER_MODER14_0 2245,169370
#define GPIO_MODER_MODER14_1 2246,169429
#define GPIO_MODER_MODER15 2247,169488
#define GPIO_MODER_MODER15_0 2248,169547
#define GPIO_MODER_MODER15_1 2249,169606
#define GPIO_OTYPER_OT_0 2252,169749
#define GPIO_OTYPER_OT_1 2253,169808
#define GPIO_OTYPER_OT_2 2254,169867
#define GPIO_OTYPER_OT_3 2255,169926
#define GPIO_OTYPER_OT_4 2256,169985
#define GPIO_OTYPER_OT_5 2257,170044
#define GPIO_OTYPER_OT_6 2258,170103
#define GPIO_OTYPER_OT_7 2259,170162
#define GPIO_OTYPER_OT_8 2260,170221
#define GPIO_OTYPER_OT_9 2261,170280
#define GPIO_OTYPER_OT_10 2262,170339
#define GPIO_OTYPER_OT_11 2263,170398
#define GPIO_OTYPER_OT_12 2264,170457
#define GPIO_OTYPER_OT_13 2265,170516
#define GPIO_OTYPER_OT_14 2266,170575
#define GPIO_OTYPER_OT_15 2267,170634
#define GPIO_OSPEEDER_OSPEEDR0 2270,170777
#define GPIO_OSPEEDER_OSPEEDR0_0 2271,170836
#define GPIO_OSPEEDER_OSPEEDR0_1 2272,170895
#define GPIO_OSPEEDER_OSPEEDR1 2273,170954
#define GPIO_OSPEEDER_OSPEEDR1_0 2274,171013
#define GPIO_OSPEEDER_OSPEEDR1_1 2275,171072
#define GPIO_OSPEEDER_OSPEEDR2 2276,171131
#define GPIO_OSPEEDER_OSPEEDR2_0 2277,171190
#define GPIO_OSPEEDER_OSPEEDR2_1 2278,171249
#define GPIO_OSPEEDER_OSPEEDR3 2279,171308
#define GPIO_OSPEEDER_OSPEEDR3_0 2280,171367
#define GPIO_OSPEEDER_OSPEEDR3_1 2281,171426
#define GPIO_OSPEEDER_OSPEEDR4 2282,171485
#define GPIO_OSPEEDER_OSPEEDR4_0 2283,171544
#define GPIO_OSPEEDER_OSPEEDR4_1 2284,171603
#define GPIO_OSPEEDER_OSPEEDR5 2285,171662
#define GPIO_OSPEEDER_OSPEEDR5_0 2286,171721
#define GPIO_OSPEEDER_OSPEEDR5_1 2287,171780
#define GPIO_OSPEEDER_OSPEEDR6 2288,171839
#define GPIO_OSPEEDER_OSPEEDR6_0 2289,171898
#define GPIO_OSPEEDER_OSPEEDR6_1 2290,171957
#define GPIO_OSPEEDER_OSPEEDR7 2291,172016
#define GPIO_OSPEEDER_OSPEEDR7_0 2292,172075
#define GPIO_OSPEEDER_OSPEEDR7_1 2293,172134
#define GPIO_OSPEEDER_OSPEEDR8 2294,172193
#define GPIO_OSPEEDER_OSPEEDR8_0 2295,172252
#define GPIO_OSPEEDER_OSPEEDR8_1 2296,172311
#define GPIO_OSPEEDER_OSPEEDR9 2297,172370
#define GPIO_OSPEEDER_OSPEEDR9_0 2298,172429
#define GPIO_OSPEEDER_OSPEEDR9_1 2299,172488
#define GPIO_OSPEEDER_OSPEEDR10 2300,172547
#define GPIO_OSPEEDER_OSPEEDR10_0 2301,172606
#define GPIO_OSPEEDER_OSPEEDR10_1 2302,172665
#define GPIO_OSPEEDER_OSPEEDR11 2303,172724
#define GPIO_OSPEEDER_OSPEEDR11_0 2304,172783
#define GPIO_OSPEEDER_OSPEEDR11_1 2305,172842
#define GPIO_OSPEEDER_OSPEEDR12 2306,172901
#define GPIO_OSPEEDER_OSPEEDR12_0 2307,172960
#define GPIO_OSPEEDER_OSPEEDR12_1 2308,173019
#define GPIO_OSPEEDER_OSPEEDR13 2309,173078
#define GPIO_OSPEEDER_OSPEEDR13_0 2310,173137
#define GPIO_OSPEEDER_OSPEEDR13_1 2311,173196
#define GPIO_OSPEEDER_OSPEEDR14 2312,173255
#define GPIO_OSPEEDER_OSPEEDR14_0 2313,173314
#define GPIO_OSPEEDER_OSPEEDR14_1 2314,173373
#define GPIO_OSPEEDER_OSPEEDR15 2315,173432
#define GPIO_OSPEEDER_OSPEEDR15_0 2316,173491
#define GPIO_OSPEEDER_OSPEEDR15_1 2317,173550
#define GPIO_PUPDR_PUPDR0 2320,173693
#define GPIO_PUPDR_PUPDR0_0 2321,173752
#define GPIO_PUPDR_PUPDR0_1 2322,173811
#define GPIO_PUPDR_PUPDR1 2323,173870
#define GPIO_PUPDR_PUPDR1_0 2324,173929
#define GPIO_PUPDR_PUPDR1_1 2325,173988
#define GPIO_PUPDR_PUPDR2 2326,174047
#define GPIO_PUPDR_PUPDR2_0 2327,174106
#define GPIO_PUPDR_PUPDR2_1 2328,174165
#define GPIO_PUPDR_PUPDR3 2329,174224
#define GPIO_PUPDR_PUPDR3_0 2330,174283
#define GPIO_PUPDR_PUPDR3_1 2331,174342
#define GPIO_PUPDR_PUPDR4 2332,174401
#define GPIO_PUPDR_PUPDR4_0 2333,174460
#define GPIO_PUPDR_PUPDR4_1 2334,174519
#define GPIO_PUPDR_PUPDR5 2335,174578
#define GPIO_PUPDR_PUPDR5_0 2336,174637
#define GPIO_PUPDR_PUPDR5_1 2337,174696
#define GPIO_PUPDR_PUPDR6 2338,174755
#define GPIO_PUPDR_PUPDR6_0 2339,174814
#define GPIO_PUPDR_PUPDR6_1 2340,174873
#define GPIO_PUPDR_PUPDR7 2341,174932
#define GPIO_PUPDR_PUPDR7_0 2342,174991
#define GPIO_PUPDR_PUPDR7_1 2343,175050
#define GPIO_PUPDR_PUPDR8 2344,175109
#define GPIO_PUPDR_PUPDR8_0 2345,175168
#define GPIO_PUPDR_PUPDR8_1 2346,175227
#define GPIO_PUPDR_PUPDR9 2347,175286
#define GPIO_PUPDR_PUPDR9_0 2348,175345
#define GPIO_PUPDR_PUPDR9_1 2349,175404
#define GPIO_PUPDR_PUPDR10 2350,175463
#define GPIO_PUPDR_PUPDR10_0 2351,175522
#define GPIO_PUPDR_PUPDR10_1 2352,175581
#define GPIO_PUPDR_PUPDR11 2353,175640
#define GPIO_PUPDR_PUPDR11_0 2354,175699
#define GPIO_PUPDR_PUPDR11_1 2355,175758
#define GPIO_PUPDR_PUPDR12 2356,175817
#define GPIO_PUPDR_PUPDR12_0 2357,175876
#define GPIO_PUPDR_PUPDR12_1 2358,175935
#define GPIO_PUPDR_PUPDR13 2359,175994
#define GPIO_PUPDR_PUPDR13_0 2360,176053
#define GPIO_PUPDR_PUPDR13_1 2361,176112
#define GPIO_PUPDR_PUPDR14 2362,176171
#define GPIO_PUPDR_PUPDR14_0 2363,176230
#define GPIO_PUPDR_PUPDR14_1 2364,176289
#define GPIO_PUPDR_PUPDR15 2365,176348
#define GPIO_PUPDR_PUPDR15_0 2366,176407
#define GPIO_PUPDR_PUPDR15_1 2367,176466
#define GPIO_IDR_0 2370,176609
#define GPIO_IDR_1 2371,176668
#define GPIO_IDR_2 2372,176727
#define GPIO_IDR_3 2373,176786
#define GPIO_IDR_4 2374,176845
#define GPIO_IDR_5 2375,176904
#define GPIO_IDR_6 2376,176963
#define GPIO_IDR_7 2377,177022
#define GPIO_IDR_8 2378,177081
#define GPIO_IDR_9 2379,177140
#define GPIO_IDR_10 2380,177199
#define GPIO_IDR_11 2381,177258
#define GPIO_IDR_12 2382,177317
#define GPIO_IDR_13 2383,177376
#define GPIO_IDR_14 2384,177435
#define GPIO_IDR_15 2385,177494
#define GPIO_ODR_0 2388,177637
#define GPIO_ODR_1 2389,177696
#define GPIO_ODR_2 2390,177755
#define GPIO_ODR_3 2391,177814
#define GPIO_ODR_4 2392,177873
#define GPIO_ODR_5 2393,177932
#define GPIO_ODR_6 2394,177991
#define GPIO_ODR_7 2395,178050
#define GPIO_ODR_8 2396,178109
#define GPIO_ODR_9 2397,178168
#define GPIO_ODR_10 2398,178227
#define GPIO_ODR_11 2399,178286
#define GPIO_ODR_12 2400,178345
#define GPIO_ODR_13 2401,178404
#define GPIO_ODR_14 2402,178463
#define GPIO_ODR_15 2403,178522
#define GPIO_BSRR_BS_0 2406,178665
#define GPIO_BSRR_BS_1 2407,178724
#define GPIO_BSRR_BS_2 2408,178783
#define GPIO_BSRR_BS_3 2409,178842
#define GPIO_BSRR_BS_4 2410,178901
#define GPIO_BSRR_BS_5 2411,178960
#define GPIO_BSRR_BS_6 2412,179019
#define GPIO_BSRR_BS_7 2413,179078
#define GPIO_BSRR_BS_8 2414,179137
#define GPIO_BSRR_BS_9 2415,179196
#define GPIO_BSRR_BS_10 2416,179255
#define GPIO_BSRR_BS_11 2417,179314
#define GPIO_BSRR_BS_12 2418,179373
#define GPIO_BSRR_BS_13 2419,179432
#define GPIO_BSRR_BS_14 2420,179491
#define GPIO_BSRR_BS_15 2421,179550
#define GPIO_BSRR_BR_0 2422,179609
#define GPIO_BSRR_BR_1 2423,179668
#define GPIO_BSRR_BR_2 2424,179727
#define GPIO_BSRR_BR_3 2425,179786
#define GPIO_BSRR_BR_4 2426,179845
#define GPIO_BSRR_BR_5 2427,179904
#define GPIO_BSRR_BR_6 2428,179963
#define GPIO_BSRR_BR_7 2429,180022
#define GPIO_BSRR_BR_8 2430,180081
#define GPIO_BSRR_BR_9 2431,180140
#define GPIO_BSRR_BR_10 2432,180199
#define GPIO_BSRR_BR_11 2433,180258
#define GPIO_BSRR_BR_12 2434,180317
#define GPIO_BSRR_BR_13 2435,180376
#define GPIO_BSRR_BR_14 2436,180435
#define GPIO_BSRR_BR_15 2437,180494
#define GPIO_LCKR_LCK0 2440,180637
#define GPIO_LCKR_LCK1 2441,180696
#define GPIO_LCKR_LCK2 2442,180755
#define GPIO_LCKR_LCK3 2443,180814
#define GPIO_LCKR_LCK4 2444,180873
#define GPIO_LCKR_LCK5 2445,180932
#define GPIO_LCKR_LCK6 2446,180991
#define GPIO_LCKR_LCK7 2447,181050
#define GPIO_LCKR_LCK8 2448,181109
#define GPIO_LCKR_LCK9 2449,181168
#define GPIO_LCKR_LCK10 2450,181227
#define GPIO_LCKR_LCK11 2451,181286
#define GPIO_LCKR_LCK12 2452,181345
#define GPIO_LCKR_LCK13 2453,181404
#define GPIO_LCKR_LCK14 2454,181463
#define GPIO_LCKR_LCK15 2455,181522
#define GPIO_LCKR_LCKK 2456,181581
#define GPIO_AFRL_AFRL0 2459,181724
#define GPIO_AFRL_AFRL1 2460,181783
#define GPIO_AFRL_AFRL2 2461,181842
#define GPIO_AFRL_AFRL3 2462,181901
#define GPIO_AFRL_AFRL4 2463,181960
#define GPIO_AFRL_AFRL5 2464,182019
#define GPIO_AFRL_AFRL6 2465,182078
#define GPIO_AFRL_AFRL7 2466,182137
#define GPIO_AFRH_AFRH0 2469,182280
#define GPIO_AFRH_AFRH1 2470,182339
#define GPIO_AFRH_AFRH2 2471,182398
#define GPIO_AFRH_AFRH3 2472,182457
#define GPIO_AFRH_AFRH4 2473,182516
#define GPIO_AFRH_AFRH5 2474,182575
#define GPIO_AFRH_AFRH6 2475,182634
#define GPIO_AFRH_AFRH7 2476,182693
#define GPIO_BRR_BR_0 2479,182836
#define GPIO_BRR_BR_1 2480,182895
#define GPIO_BRR_BR_2 2481,182954
#define GPIO_BRR_BR_3 2482,183013
#define GPIO_BRR_BR_4 2483,183072
#define GPIO_BRR_BR_5 2484,183131
#define GPIO_BRR_BR_6 2485,183190
#define GPIO_BRR_BR_7 2486,183249
#define GPIO_BRR_BR_8 2487,183308
#define GPIO_BRR_BR_9 2488,183367
#define GPIO_BRR_BR_10 2489,183426
#define GPIO_BRR_BR_11 2490,183485
#define GPIO_BRR_BR_12 2491,183544
#define GPIO_BRR_BR_13 2492,183603
#define GPIO_BRR_BR_14 2493,183662
#define GPIO_BRR_BR_15 2494,183721
#define  I2C_CR1_PE 2502,184273
#define  I2C_CR1_TXIE 2503,184375
#define  I2C_CR1_RXIE 2504,184479
#define  I2C_CR1_ADDRIE 2505,184583
#define  I2C_CR1_NACKIE 2506,184698
#define  I2C_CR1_STOPIE 2507,184813
#define  I2C_CR1_TCIE 2508,184929
#define  I2C_CR1_ERRIE 2509,185048
#define  I2C_CR1_DNF 2510,185156
#define  I2C_CR1_ANFOFF 2511,185261
#define  I2C_CR1_SWRST 2512,185369
#define  I2C_CR1_TXDMAEN 2513,185468
#define  I2C_CR1_RXDMAEN 2514,185585
#define  I2C_CR1_SBC 2515,185699
#define  I2C_CR1_NOSTRETCH 2516,185802
#define  I2C_CR1_WUPEN 2517,185911
#define  I2C_CR1_GCEN 2518,186019
#define  I2C_CR1_SMBHEN 2519,186123
#define  I2C_CR1_SMBDEN 2520,186233
#define  I2C_CR1_ALERTEN 2521,186353
#define  I2C_CR1_PECEN 2522,186456
#define I2C_CR1_DFN 2525,186575
#define  I2C_CR2_SADD 2528,186691
#define  I2C_CR2_RD_WRN 2529,186803
#define  I2C_CR2_ADD10 2530,186920
#define  I2C_CR2_HEAD10R 2531,187041
#define  I2C_CR2_START 2532,187181
#define  I2C_CR2_STOP 2533,187282
#define  I2C_CR2_NACK 2534,187396
#define  I2C_CR2_NBYTES 2535,187509
#define  I2C_CR2_RELOAD 2536,187609
#define  I2C_CR2_AUTOEND 2537,187712
#define  I2C_CR2_PECBYTE 2538,187829
#define  I2C_OAR1_OA1 2541,188023
#define  I2C_OAR1_OA1MODE 2542,188131
#define  I2C_OAR1_OA1EN 2543,188241
#define  I2C_OAR2_OA2 2546,188430
#define  I2C_OAR2_OA2MSK 2547,188561
#define  I2C_OAR2_OA2NOMASK 2548,188692
#define  I2C_OAR2_OA2MASK01 2549,188823
#define  I2C_OAR2_OA2MASK02 2550,188954
#define  I2C_OAR2_OA2MASK03 2551,189085
#define  I2C_OAR2_OA2MASK04 2552,189216
#define  I2C_OAR2_OA2MASK05 2553,189347
#define  I2C_OAR2_OA2MASK06 2554,189478
#define  I2C_OAR2_OA2MASK07 2555,189609
#define  I2C_OAR2_OA2EN 2556,189740
#define  I2C_TIMINGR_SCLL 2559,189955
#define  I2C_TIMINGR_SCLH 2560,190068
#define  I2C_TIMINGR_SDADEL 2561,190182
#define  I2C_TIMINGR_SCLDEL 2562,190281
#define  I2C_TIMINGR_PRESC 2563,190381
#define  I2C_TIMEOUTR_TIMEOUTA 2566,190567
#define  I2C_TIMEOUTR_TIDLE 2567,190665
#define  I2C_TIMEOUTR_TIMOUTEN 2568,190778
#define  I2C_TIMEOUTR_TIMEOUTB 2569,190883
#define  I2C_TIMEOUTR_TEXTEN 2570,190980
#define  I2C_ISR_TXE 2573,191178
#define  I2C_ISR_TXIS 2574,191291
#define  I2C_ISR_RXNE 2575,191401
#define  I2C_ISR_ADDR 2576,191517
#define  I2C_ISR_NACKF 2577,191629
#define  I2C_ISR_STOPF 2578,191732
#define  I2C_ISR_TC 2579,191836
#define  I2C_ISR_TCR 2580,191952
#define  I2C_ISR_BERR 2581,192061
#define  I2C_ISR_ARLO 2582,192155
#define  I2C_ISR_OVR 2583,192256
#define  I2C_ISR_PECERR 2584,192357
#define  I2C_ISR_TIMEOUT 2585,192464
#define  I2C_ISR_ALERT 2586,192579
#define  I2C_ISR_BUSY 2587,192675
#define  I2C_ISR_DIR 2588,192768
#define  I2C_ISR_ADDCODE 2589,192884
#define  I2C_ICR_ADDRCF 2592,193084
#define  I2C_ICR_NACKCF 2593,193195
#define  I2C_ICR_STOPCF 2594,193295
#define  I2C_ICR_BERRCF 2595,193405
#define  I2C_ICR_ARLOCF 2596,193510
#define  I2C_ICR_OVRCF 2597,193622
#define  I2C_ICR_PECCF 2598,193734
#define  I2C_ICR_TIMOUTCF 2599,193839
#define  I2C_ICR_ALERTCF 2600,193942
#define  I2C_PECR_PEC 2603,194127
#define  I2C_RXDR_RXDATA 2606,194309
#define  I2C_TXDR_TXDATA 2609,194497
#define  IWDG_KR_KEY 2618,195097
#define  IWDG_PR_PR 2621,195300
#define  IWDG_PR_PR_0 2622,195412
#define  IWDG_PR_PR_1 2623,195502
#define  IWDG_PR_PR_2 2624,195592
#define  IWDG_RLR_RL 2627,195766
#define  IWDG_SR_PVU 2630,195964
#define  IWDG_SR_RVU 2631,196080
#define  IWDG_SR_WVU 2632,196201
#define  IWDG_WINR_WIN 2635,196406
#define  PWR_CR_LPDS 2643,197014
#define  PWR_CR_PDDS 2644,197115
#define  PWR_CR_CWUF 2645,197217
#define  PWR_CR_CSBF 2646,197316
#define  PWR_CR_PVDE 2647,197416
#define  PWR_CR_PLS 2649,197529
#define  PWR_CR_PLS_0 2650,197646
#define  PWR_CR_PLS_1 2651,197733
#define  PWR_CR_PLS_2 2652,197820
#define  PWR_CR_PLS_LEV0 2655,197942
#define  PWR_CR_PLS_LEV1 2656,198035
#define  PWR_CR_PLS_LEV2 2657,198128
#define  PWR_CR_PLS_LEV3 2658,198221
#define  PWR_CR_PLS_LEV4 2659,198314
#define  PWR_CR_PLS_LEV5 2660,198407
#define  PWR_CR_PLS_LEV6 2661,198500
#define  PWR_CR_PLS_LEV7 2662,198593
#define  PWR_CR_DBP 2664,198688
#define  PWR_CSR_WUF 2667,198892
#define  PWR_CSR_SBF 2668,198985
#define  PWR_CSR_PVDO 2669,199079
#define  PWR_CSR_VREFINTRDYF 2670,199171
#define  PWR_CSR_EWUP1 2672,199302
#define  PWR_CSR_EWUP2 2673,199401
#define  PWR_CSR_EWUP3 2674,199500
#define  RCC_CR_HSION 2682,200093
#define  RCC_CR_HSIRDY 2683,200162
#define  RCC_CR_HSITRIM 2685,200233
#define  RCC_CR_HSITRIM_0 2686,200302
#define  RCC_CR_HSITRIM_1 2687,200383
#define  RCC_CR_HSITRIM_2 2688,200464
#define  RCC_CR_HSITRIM_3 2689,200545
#define  RCC_CR_HSITRIM_4 2690,200626
#define  RCC_CR_HSICAL 2692,200709
#define  RCC_CR_HSICAL_0 2693,200778
#define  RCC_CR_HSICAL_1 2694,200859
#define  RCC_CR_HSICAL_2 2695,200940
#define  RCC_CR_HSICAL_3 2696,201021
#define  RCC_CR_HSICAL_4 2697,201102
#define  RCC_CR_HSICAL_5 2698,201183
#define  RCC_CR_HSICAL_6 2699,201264
#define  RCC_CR_HSICAL_7 2700,201345
#define  RCC_CR_HSEON 2702,201428
#define  RCC_CR_HSERDY 2703,201497
#define  RCC_CR_HSEBYP 2704,201566
#define  RCC_CR_CSSON 2705,201635
#define  RCC_CR_PLLON 2706,201704
#define  RCC_CR_PLLRDY 2707,201773
#define  RCC_CFGR_SW 2711,201952
#define  RCC_CFGR_SW_0 2712,202071
#define  RCC_CFGR_SW_1 2713,202161
#define  RCC_CFGR_SW_HSI 2715,202253
#define  RCC_CFGR_SW_HSE 2716,202366
#define  RCC_CFGR_SW_PLL 2717,202479
#define  RCC_CFGR_SWS 2720,202621
#define  RCC_CFGR_SWS_0 2721,202748
#define  RCC_CFGR_SWS_1 2722,202838
#define  RCC_CFGR_SWS_HSI 2724,202930
#define  RCC_CFGR_SWS_HSE 2725,203050
#define  RCC_CFGR_SWS_PLL 2726,203170
#define  RCC_CFGR_HPRE 2729,203309
#define  RCC_CFGR_HPRE_0 2730,203424
#define  RCC_CFGR_HPRE_1 2731,203514
#define  RCC_CFGR_HPRE_2 2732,203604
#define  RCC_CFGR_HPRE_3 2733,203694
#define  RCC_CFGR_HPRE_DIV1 2735,203786
#define  RCC_CFGR_HPRE_DIV2 2736,203889
#define  RCC_CFGR_HPRE_DIV4 2737,203993
#define  RCC_CFGR_HPRE_DIV8 2738,204097
#define  RCC_CFGR_HPRE_DIV16 2739,204201
#define  RCC_CFGR_HPRE_DIV64 2740,204306
#define  RCC_CFGR_HPRE_DIV128 2741,204411
#define  RCC_CFGR_HPRE_DIV256 2742,204517
#define  RCC_CFGR_HPRE_DIV512 2743,204623
#define  RCC_CFGR_PPRE1 2746,204760
#define  RCC_CFGR_PPRE1_0 2747,204876
#define  RCC_CFGR_PPRE1_1 2748,204966
#define  RCC_CFGR_PPRE1_2 2749,205056
#define  RCC_CFGR_PPRE1_DIV1 2751,205148
#define  RCC_CFGR_PPRE1_DIV2 2752,205249
#define  RCC_CFGR_PPRE1_DIV4 2753,205351
#define  RCC_CFGR_PPRE1_DIV8 2754,205453
#define  RCC_CFGR_PPRE1_DIV16 2755,205555
#define  RCC_CFGR_PPRE2 2758,205689
#define  RCC_CFGR_PPRE2_0 2759,205805
#define  RCC_CFGR_PPRE2_1 2760,205895
#define  RCC_CFGR_PPRE2_2 2761,205985
#define  RCC_CFGR_PPRE2_DIV1 2763,206077
#define  RCC_CFGR_PPRE2_DIV2 2764,206178
#define  RCC_CFGR_PPRE2_DIV4 2765,206280
#define  RCC_CFGR_PPRE2_DIV8 2766,206382
#define  RCC_CFGR_PPRE2_DIV16 2767,206484
#define  RCC_CFGR_PLLSRC 2769,206589
#define  RCC_CFGR_PLLSRC_HSI_DIV2 2770,206696
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 2771,206838
#define  RCC_CFGR_PLLXTPRE 2773,206976
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 2774,207086
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 2775,207213
#define  RCC_CFGR_PLLMUL 2778,207373
#define  RCC_CFGR_PLLMUL_0 2779,207502
#define  RCC_CFGR_PLLMUL_1 2780,207592
#define  RCC_CFGR_PLLMUL_2 2781,207682
#define  RCC_CFGR_PLLMUL_3 2782,207772
#define  RCC_CFGR_PLLMUL2 2784,207864
#define  RCC_CFGR_PLLMUL3 2785,207966
#define  RCC_CFGR_PLLMUL4 2786,208068
#define  RCC_CFGR_PLLMUL5 2787,208170
#define  RCC_CFGR_PLLMUL6 2788,208272
#define  RCC_CFGR_PLLMUL7 2789,208374
#define  RCC_CFGR_PLLMUL8 2790,208476
#define  RCC_CFGR_PLLMUL9 2791,208578
#define  RCC_CFGR_PLLMUL10 2792,208680
#define  RCC_CFGR_PLLMUL11 2793,208782
#define  RCC_CFGR_PLLMUL12 2794,208885
#define  RCC_CFGR_PLLMUL13 2795,208988
#define  RCC_CFGR_PLLMUL14 2796,209091
#define  RCC_CFGR_PLLMUL15 2797,209194
#define  RCC_CFGR_PLLMUL16 2798,209297
#define  RCC_CFGR_I2SSRC 2801,209429
#define  RCC_CFGR_I2SSRC_SYSCLK 2803,209551
#define  RCC_CFGR_I2SSRC_EXT 2804,209677
#define  RCC_CFGR_MCO 2807,209834
#define  RCC_CFGR_MCO_0 2808,209963
#define  RCC_CFGR_MCO_1 2809,210053
#define  RCC_CFGR_MCO_2 2810,210143
#define  RCC_CFGR_MCO_NOCLOCK 2812,210235
#define  RCC_CFGR_MCO_LSI 2813,210328
#define  RCC_CFGR_MCO_LSE 2814,210445
#define  RCC_CFGR_MCO_SYSCLK 2815,210562
#define  RCC_CFGR_MCO_HSI 2816,210682
#define  RCC_CFGR_MCO_HSE 2817,210799
#define  RCC_CFGR_MCO_PLL 2818,210917
#define  RCC_CFGR_MCOPRE 2820,211049
#define  RCC_CFGR_MCOPRE_0 2821,211191
#define  RCC_CFGR_MCOPRE_1 2822,211281
#define  RCC_CFGR_MCOPRE_2 2823,211371
#define  RCC_CFGR_PLLNODIV 2825,211463
#define  RCC_CIR_LSIRDYF 2828,211658
#define  RCC_CIR_LSERDYF 2829,211767
#define  RCC_CIR_HSIRDYF 2830,211876
#define  RCC_CIR_HSERDYF 2831,211985
#define  RCC_CIR_PLLRDYF 2832,212094
#define  RCC_CIR_CSSF 2833,212203
#define  RCC_CIR_LSIRDYIE 2834,212324
#define  RCC_CIR_LSERDYIE 2835,212435
#define  RCC_CIR_HSIRDYIE 2836,212546
#define  RCC_CIR_HSERDYIE 2837,212657
#define  RCC_CIR_PLLRDYIE 2838,212768
#define  RCC_CIR_LSIRDYC 2839,212879
#define  RCC_CIR_LSERDYC 2840,212989
#define  RCC_CIR_HSIRDYC 2841,213099
#define  RCC_CIR_HSERDYC 2842,213209
#define  RCC_CIR_PLLRDYC 2843,213319
#define  RCC_CIR_CSSC 2844,213429
#define  RCC_APB2RSTR_SYSCFGRST 2847,213636
#define  RCC_APB2RSTR_TIM1RST 2848,213733
#define  RCC_APB2RSTR_USART1RST 2849,213828
#define  RCC_APB2RSTR_TIM15RST 2850,213925
#define  RCC_APB2RSTR_TIM16RST 2851,214021
#define  RCC_APB2RSTR_TIM17RST 2852,214117
#define  RCC_APB1RSTR_TIM2RST 2855,214299
#define  RCC_APB1RSTR_TIM6RST 2856,214397
#define  RCC_APB1RSTR_WWDGRST 2857,214495
#define  RCC_APB1RSTR_SPI2RST 2858,214601
#define  RCC_APB1RSTR_SPI3RST 2859,214696
#define  RCC_APB1RSTR_USART2RST 2860,214791
#define  RCC_APB1RSTR_USART3RST 2861,214889
#define  RCC_APB1RSTR_I2C1RST 2862,214987
#define  RCC_APB1RSTR_I2C2RST 2863,215083
#define  RCC_APB1RSTR_PWRRST 2864,215179
#define  RCC_APB1RSTR_DAC1RST 2865,215273
#define  RCC_APB1RSTR_I2C3RST 2866,215369
#define  RCC_AHBENR_DMA1EN 2869,215549
#define  RCC_AHBENR_SRAMEN 2870,215651
#define  RCC_AHBENR_FLITFEN 2871,215763
#define  RCC_AHBENR_CRCEN 2872,215866
#define  RCC_AHBENR_GPIOAEN 2873,215967
#define  RCC_AHBENR_GPIOBEN 2874,216070
#define  RCC_AHBENR_GPIOCEN 2875,216173
#define  RCC_AHBENR_GPIODEN 2876,216276
#define  RCC_AHBENR_GPIOFEN 2877,216379
#define  RCC_AHBENR_TSCEN 2878,216482
#define  RCC_AHBENR_ADC1EN 2879,216582
#define  RCC_APB2ENR_SYSCFGEN 2882,216767
#define  RCC_APB2ENR_TIM1EN 2883,216871
#define  RCC_APB2ENR_USART1EN 2884,216973
#define  RCC_APB2ENR_TIM15EN 2885,217077
#define  RCC_APB2ENR_TIM16EN 2886,217180
#define  RCC_APB2ENR_TIM17EN 2887,217283
#define  RCC_APB1ENR_TIM2EN 2890,217471
#define  RCC_APB1ENR_TIM6EN 2891,217576
#define  RCC_APB1ENR_WWDGEN 2892,217681
#define  RCC_APB1ENR_SPI2EN 2893,217794
#define  RCC_APB1ENR_SPI3EN 2894,217896
#define  RCC_APB1ENR_USART2EN 2895,217998
#define  RCC_APB1ENR_USART3EN 2896,218103
#define  RCC_APB1ENR_I2C1EN 2897,218208
#define  RCC_APB1ENR_I2C2EN 2898,218311
#define  RCC_APB1ENR_PWREN 2899,218414
#define  RCC_APB1ENR_DAC1EN 2900,218515
#define  RCC_APB1ENR_I2C3EN 2901,218618
#define  RCC_BDCR_LSE 2904,218805
#define  RCC_BDCR_LSEON 2905,218930
#define  RCC_BDCR_LSERDY 2906,219051
#define  RCC_BDCR_LSEBYP 2907,219171
#define  RCC_BDCR_LSEDRV 2909,219294
#define  RCC_BDCR_LSEDRV_0 2910,219423
#define  RCC_BDCR_LSEDRV_1 2911,219513
#define  RCC_BDCR_RTCSEL 2913,219605
#define  RCC_BDCR_RTCSEL_0 2914,219735
#define  RCC_BDCR_RTCSEL_1 2915,219825
#define  RCC_BDCR_RTCSEL_NOCLOCK 2918,219944
#define  RCC_BDCR_RTCSEL_LSE 2919,220037
#define  RCC_BDCR_RTCSEL_LSI 2920,220160
#define  RCC_BDCR_RTCSEL_HSE 2921,220283
#define  RCC_BDCR_RTCEN 2923,220422
#define  RCC_BDCR_BDRST 2924,220523
#define  RCC_CSR_LSION 2927,220721
#define  RCC_CSR_LSIRDY 2928,220842
#define  RCC_CSR_RMVF 2929,220962
#define  RCC_CSR_OBLRSTF 2930,221064
#define  RCC_CSR_PINRSTF 2931,221163
#define  RCC_CSR_PORRSTF 2932,221262
#define  RCC_CSR_SFTRSTF 2933,221365
#define  RCC_CSR_IWDGRSTF 2934,221469
#define  RCC_CSR_WWDGRSTF 2935,221585
#define  RCC_CSR_LPWRRSTF 2936,221696
#define  RCC_AHBRSTR_GPIOARST 2939,221885
#define  RCC_AHBRSTR_GPIOBRST 2940,221982
#define  RCC_AHBRSTR_GPIOCRST 2941,222079
#define  RCC_AHBRSTR_GPIODRST 2942,222176
#define  RCC_AHBRSTR_GPIOFRST 2943,222273
#define  RCC_AHBRSTR_TSCRST 2944,222370
#define  RCC_AHBRSTR_ADC1RST 2945,222465
#define  RCC_CFGR2_PREDIV 2949,222675
#define  RCC_CFGR2_PREDIV_0 2950,222776
#define  RCC_CFGR2_PREDIV_1 2951,222866
#define  RCC_CFGR2_PREDIV_2 2952,222956
#define  RCC_CFGR2_PREDIV_3 2953,223046
#define  RCC_CFGR2_PREDIV_DIV1 2955,223138
#define  RCC_CFGR2_PREDIV_DIV2 2956,223253
#define  RCC_CFGR2_PREDIV_DIV3 2957,223369
#define  RCC_CFGR2_PREDIV_DIV4 2958,223485
#define  RCC_CFGR2_PREDIV_DIV5 2959,223601
#define  RCC_CFGR2_PREDIV_DIV6 2960,223717
#define  RCC_CFGR2_PREDIV_DIV7 2961,223833
#define  RCC_CFGR2_PREDIV_DIV8 2962,223949
#define  RCC_CFGR2_PREDIV_DIV9 2963,224065
#define  RCC_CFGR2_PREDIV_DIV10 2964,224181
#define  RCC_CFGR2_PREDIV_DIV11 2965,224298
#define  RCC_CFGR2_PREDIV_DIV12 2966,224415
#define  RCC_CFGR2_PREDIV_DIV13 2967,224532
#define  RCC_CFGR2_PREDIV_DIV14 2968,224649
#define  RCC_CFGR2_PREDIV_DIV15 2969,224766
#define  RCC_CFGR2_PREDIV_DIV16 2970,224883
#define  RCC_CFGR2_ADC1PRES 2973,225034
#define  RCC_CFGR2_ADC1PRES_0 2974,225137
#define  RCC_CFGR2_ADC1PRES_1 2975,225227
#define  RCC_CFGR2_ADC1PRES_2 2976,225317
#define  RCC_CFGR2_ADC1PRES_3 2977,225407
#define  RCC_CFGR2_ADC1PRES_4 2978,225497
#define  RCC_CFGR2_ADC1PRES_NO 2980,225589
#define  RCC_CFGR2_ADC1PRES_DIV1 2981,225717
#define  RCC_CFGR2_ADC1PRES_DIV2 2982,225829
#define  RCC_CFGR2_ADC1PRES_DIV4 2983,225941
#define  RCC_CFGR2_ADC1PRES_DIV6 2984,226053
#define  RCC_CFGR2_ADC1PRES_DIV8 2985,226165
#define  RCC_CFGR2_ADC1PRES_DIV10 2986,226277
#define  RCC_CFGR2_ADC1PRES_DIV12 2987,226390
#define  RCC_CFGR2_ADC1PRES_DIV16 2988,226503
#define  RCC_CFGR2_ADC1PRES_DIV32 2989,226616
#define  RCC_CFGR2_ADC1PRES_DIV64 2990,226729
#define  RCC_CFGR2_ADC1PRES_DIV128 2991,226842
#define  RCC_CFGR2_ADC1PRES_DIV256 2992,226956
#define  RCC_CFGR3_USART1SW 2995,227154
#define  RCC_CFGR3_USART1SW_0 2996,227257
#define  RCC_CFGR3_USART1SW_1 2997,227347
#define  RCC_CFGR3_USART1SW_PCLK1 2999,227439
#define  RCC_CFGR3_USART1SW_SYSCLK 3000,227563
#define  RCC_CFGR3_USART1SW_LSE 3001,227692
#define  RCC_CFGR3_USART1SW_HSI 3002,227825
#define  RCC_CFGR3_USART1SW_PCLK 3004,227980
#define  RCC_CFGR3_I2CSW 3006,228053
#define  RCC_CFGR3_I2C1SW 3007,228148
#define  RCC_CFGR3_I2C2SW 3008,228244
#define  RCC_CFGR3_I2C3SW 3009,228340
#define  RCC_CFGR3_I2C1SW_HSI 3011,228438
#define  RCC_CFGR3_I2C1SW_SYSCLK 3012,228569
#define  RCC_CFGR3_I2C2SW_HSI 3013,228696
#define  RCC_CFGR3_I2C2SW_SYSCLK 3014,228827
#define  RCC_CFGR3_I2C3SW_HSI 3015,228954
#define  RCC_CFGR3_I2C3SW_SYSCLK 3016,229085
#define  RCC_CFGR3_TIMSW 3018,229214
#define  RCC_CFGR3_TIM1SW 3019,229309
#define  RCC_CFGR3_TIM15SW 3020,229405
#define  RCC_CFGR3_TIM16SW 3021,229502
#define  RCC_CFGR3_TIM17SW 3022,229599
#define  RCC_CFGR3_TIM1SW_HCLK 3023,229696
#define  RCC_CFGR3_TIM1SW_PLL 3024,229811
#define  RCC_CFGR3_TIM15SW_HCLK 3025,229931
#define  RCC_CFGR3_TIM15SW_PLL 3026,230047
#define  RCC_CFGR3_TIM16SW_HCLK 3027,230168
#define  RCC_CFGR3_TIM16SW_PLL 3028,230284
#define  RCC_CFGR3_TIM17SW_HCLK 3029,230405
#define  RCC_CFGR3_TIM17SW_PLL 3030,230521
#define  RCC_CFGR3_USART2SW 3032,230644
#define  RCC_CFGR3_USART2SW_0 3033,230747
#define  RCC_CFGR3_USART2SW_1 3034,230837
#define  RCC_CFGR3_USART2SW_PCLK 3036,230929
#define  RCC_CFGR3_USART2SW_SYSCLK 3037,231053
#define  RCC_CFGR3_USART2SW_LSE 3038,231182
#define  RCC_CFGR3_USART2SW_HSI 3039,231315
#define  RCC_CFGR3_USART3SW 3041,231450
#define  RCC_CFGR3_USART3SW_0 3042,231553
#define  RCC_CFGR3_USART3SW_1 3043,231643
#define  RCC_CFGR3_USART3SW_PCLK 3045,231735
#define  RCC_CFGR3_USART3SW_SYSCLK 3046,231859
#define  RCC_CFGR3_USART3SW_LSE 3047,231988
#define  RCC_CFGR3_USART3SW_HSI 3048,232121
#define RTC_TR_PM 3056,232748
#define RTC_TR_HT 3057,232817
#define RTC_TR_HT_0 3058,232886
#define RTC_TR_HT_1 3059,232955
#define RTC_TR_HU 3060,233024
#define RTC_TR_HU_0 3061,233093
#define RTC_TR_HU_1 3062,233162
#define RTC_TR_HU_2 3063,233231
#define RTC_TR_HU_3 3064,233300
#define RTC_TR_MNT 3065,233369
#define RTC_TR_MNT_0 3066,233438
#define RTC_TR_MNT_1 3067,233507
#define RTC_TR_MNT_2 3068,233576
#define RTC_TR_MNU 3069,233645
#define RTC_TR_MNU_0 3070,233714
#define RTC_TR_MNU_1 3071,233783
#define RTC_TR_MNU_2 3072,233852
#define RTC_TR_MNU_3 3073,233921
#define RTC_TR_ST 3074,233990
#define RTC_TR_ST_0 3075,234059
#define RTC_TR_ST_1 3076,234128
#define RTC_TR_ST_2 3077,234197
#define RTC_TR_SU 3078,234266
#define RTC_TR_SU_0 3079,234335
#define RTC_TR_SU_1 3080,234404
#define RTC_TR_SU_2 3081,234473
#define RTC_TR_SU_3 3082,234542
#define RTC_DR_YT 3085,234695
#define RTC_DR_YT_0 3086,234764
#define RTC_DR_YT_1 3087,234833
#define RTC_DR_YT_2 3088,234902
#define RTC_DR_YT_3 3089,234971
#define RTC_DR_YU 3090,235040
#define RTC_DR_YU_0 3091,235109
#define RTC_DR_YU_1 3092,235178
#define RTC_DR_YU_2 3093,235247
#define RTC_DR_YU_3 3094,235316
#define RTC_DR_WDU 3095,235385
#define RTC_DR_WDU_0 3096,235454
#define RTC_DR_WDU_1 3097,235523
#define RTC_DR_WDU_2 3098,235592
#define RTC_DR_MT 3099,235661
#define RTC_DR_MU 3100,235730
#define RTC_DR_MU_0 3101,235799
#define RTC_DR_MU_1 3102,235868
#define RTC_DR_MU_2 3103,235937
#define RTC_DR_MU_3 3104,236006
#define RTC_DR_DT 3105,236075
#define RTC_DR_DT_0 3106,236144
#define RTC_DR_DT_1 3107,236213
#define RTC_DR_DU 3108,236282
#define RTC_DR_DU_0 3109,236351
#define RTC_DR_DU_1 3110,236420
#define RTC_DR_DU_2 3111,236489
#define RTC_DR_DU_3 3112,236558
#define RTC_CR_COE 3115,236711
#define RTC_CR_OSEL 3116,236780
#define RTC_CR_OSEL_0 3117,236849
#define RTC_CR_OSEL_1 3118,236918
#define RTC_CR_POL 3119,236987
#define RTC_CR_COSEL 3120,237056
#define RTC_CR_BCK 3121,237125
#define RTC_CR_SUB1H 3122,237194
#define RTC_CR_ADD1H 3123,237263
#define RTC_CR_TSIE 3124,237332
#define RTC_CR_WUTIE 3125,237401
#define RTC_CR_ALRBIE 3126,237470
#define RTC_CR_ALRAIE 3127,237539
#define RTC_CR_TSE 3128,237608
#define RTC_CR_WUTE 3129,237677
#define RTC_CR_ALRBE 3130,237746
#define RTC_CR_ALRAE 3131,237815
#define RTC_CR_FMT 3132,237884
#define RTC_CR_BYPSHAD 3133,237953
#define RTC_CR_REFCKON 3134,238022
#define RTC_CR_TSEDGE 3135,238091
#define RTC_CR_WUCKSEL 3136,238160
#define RTC_CR_WUCKSEL_0 3137,238229
#define RTC_CR_WUCKSEL_1 3138,238298
#define RTC_CR_WUCKSEL_2 3139,238367
#define RTC_ISR_RECALPF 3142,238520
#define RTC_ISR_TAMP3F 3143,238589
#define RTC_ISR_TAMP2F 3144,238658
#define RTC_ISR_TAMP1F 3145,238727
#define RTC_ISR_TSOVF 3146,238796
#define RTC_ISR_TSF 3147,238865
#define RTC_ISR_WUTF 3148,238934
#define RTC_ISR_ALRBF 3149,239003
#define RTC_ISR_ALRAF 3150,239072
#define RTC_ISR_INIT 3151,239141
#define RTC_ISR_INITF 3152,239210
#define RTC_ISR_RSF 3153,239279
#define RTC_ISR_INITS 3154,239348
#define RTC_ISR_SHPF 3155,239417
#define RTC_ISR_WUTWF 3156,239486
#define RTC_ISR_ALRBWF 3157,239555
#define RTC_ISR_ALRAWF 3158,239624
#define RTC_PRER_PREDIV_A 3161,239777
#define RTC_PRER_PREDIV_S 3162,239846
#define RTC_WUTR_WUT 3165,239999
#define RTC_ALRMAR_MSK4 3168,240152
#define RTC_ALRMAR_WDSEL 3169,240221
#define RTC_ALRMAR_DT 3170,240290
#define RTC_ALRMAR_DT_0 3171,240359
#define RTC_ALRMAR_DT_1 3172,240428
#define RTC_ALRMAR_DU 3173,240497
#define RTC_ALRMAR_DU_0 3174,240566
#define RTC_ALRMAR_DU_1 3175,240635
#define RTC_ALRMAR_DU_2 3176,240704
#define RTC_ALRMAR_DU_3 3177,240773
#define RTC_ALRMAR_MSK3 3178,240842
#define RTC_ALRMAR_PM 3179,240911
#define RTC_ALRMAR_HT 3180,240980
#define RTC_ALRMAR_HT_0 3181,241049
#define RTC_ALRMAR_HT_1 3182,241118
#define RTC_ALRMAR_HU 3183,241187
#define RTC_ALRMAR_HU_0 3184,241256
#define RTC_ALRMAR_HU_1 3185,241325
#define RTC_ALRMAR_HU_2 3186,241394
#define RTC_ALRMAR_HU_3 3187,241463
#define RTC_ALRMAR_MSK2 3188,241532
#define RTC_ALRMAR_MNT 3189,241601
#define RTC_ALRMAR_MNT_0 3190,241670
#define RTC_ALRMAR_MNT_1 3191,241739
#define RTC_ALRMAR_MNT_2 3192,241808
#define RTC_ALRMAR_MNU 3193,241877
#define RTC_ALRMAR_MNU_0 3194,241946
#define RTC_ALRMAR_MNU_1 3195,242015
#define RTC_ALRMAR_MNU_2 3196,242084
#define RTC_ALRMAR_MNU_3 3197,242153
#define RTC_ALRMAR_MSK1 3198,242222
#define RTC_ALRMAR_ST 3199,242291
#define RTC_ALRMAR_ST_0 3200,242360
#define RTC_ALRMAR_ST_1 3201,242429
#define RTC_ALRMAR_ST_2 3202,242498
#define RTC_ALRMAR_SU 3203,242567
#define RTC_ALRMAR_SU_0 3204,242636
#define RTC_ALRMAR_SU_1 3205,242705
#define RTC_ALRMAR_SU_2 3206,242774
#define RTC_ALRMAR_SU_3 3207,242843
#define RTC_ALRMBR_MSK4 3210,242996
#define RTC_ALRMBR_WDSEL 3211,243065
#define RTC_ALRMBR_DT 3212,243134
#define RTC_ALRMBR_DT_0 3213,243203
#define RTC_ALRMBR_DT_1 3214,243272
#define RTC_ALRMBR_DU 3215,243341
#define RTC_ALRMBR_DU_0 3216,243410
#define RTC_ALRMBR_DU_1 3217,243479
#define RTC_ALRMBR_DU_2 3218,243548
#define RTC_ALRMBR_DU_3 3219,243617
#define RTC_ALRMBR_MSK3 3220,243686
#define RTC_ALRMBR_PM 3221,243755
#define RTC_ALRMBR_HT 3222,243824
#define RTC_ALRMBR_HT_0 3223,243893
#define RTC_ALRMBR_HT_1 3224,243962
#define RTC_ALRMBR_HU 3225,244031
#define RTC_ALRMBR_HU_0 3226,244100
#define RTC_ALRMBR_HU_1 3227,244169
#define RTC_ALRMBR_HU_2 3228,244238
#define RTC_ALRMBR_HU_3 3229,244307
#define RTC_ALRMBR_MSK2 3230,244376
#define RTC_ALRMBR_MNT 3231,244445
#define RTC_ALRMBR_MNT_0 3232,244514
#define RTC_ALRMBR_MNT_1 3233,244583
#define RTC_ALRMBR_MNT_2 3234,244652
#define RTC_ALRMBR_MNU 3235,244721
#define RTC_ALRMBR_MNU_0 3236,244790
#define RTC_ALRMBR_MNU_1 3237,244859
#define RTC_ALRMBR_MNU_2 3238,244928
#define RTC_ALRMBR_MNU_3 3239,244997
#define RTC_ALRMBR_MSK1 3240,245066
#define RTC_ALRMBR_ST 3241,245135
#define RTC_ALRMBR_ST_0 3242,245204
#define RTC_ALRMBR_ST_1 3243,245273
#define RTC_ALRMBR_ST_2 3244,245342
#define RTC_ALRMBR_SU 3245,245411
#define RTC_ALRMBR_SU_0 3246,245480
#define RTC_ALRMBR_SU_1 3247,245549
#define RTC_ALRMBR_SU_2 3248,245618
#define RTC_ALRMBR_SU_3 3249,245687
#define RTC_WPR_KEY 3252,245840
#define RTC_SSR_SS 3255,245993
#define RTC_SHIFTR_SUBFS 3258,246146
#define RTC_SHIFTR_ADD1S 3259,246215
#define RTC_TSTR_PM 3262,246368
#define RTC_TSTR_HT 3263,246437
#define RTC_TSTR_HT_0 3264,246506
#define RTC_TSTR_HT_1 3265,246575
#define RTC_TSTR_HU 3266,246644
#define RTC_TSTR_HU_0 3267,246713
#define RTC_TSTR_HU_1 3268,246782
#define RTC_TSTR_HU_2 3269,246851
#define RTC_TSTR_HU_3 3270,246920
#define RTC_TSTR_MNT 3271,246989
#define RTC_TSTR_MNT_0 3272,247058
#define RTC_TSTR_MNT_1 3273,247127
#define RTC_TSTR_MNT_2 3274,247196
#define RTC_TSTR_MNU 3275,247265
#define RTC_TSTR_MNU_0 3276,247334
#define RTC_TSTR_MNU_1 3277,247403
#define RTC_TSTR_MNU_2 3278,247472
#define RTC_TSTR_MNU_3 3279,247541
#define RTC_TSTR_ST 3280,247610
#define RTC_TSTR_ST_0 3281,247679
#define RTC_TSTR_ST_1 3282,247748
#define RTC_TSTR_ST_2 3283,247817
#define RTC_TSTR_SU 3284,247886
#define RTC_TSTR_SU_0 3285,247955
#define RTC_TSTR_SU_1 3286,248024
#define RTC_TSTR_SU_2 3287,248093
#define RTC_TSTR_SU_3 3288,248162
#define RTC_TSDR_WDU 3291,248315
#define RTC_TSDR_WDU_0 3292,248384
#define RTC_TSDR_WDU_1 3293,248453
#define RTC_TSDR_WDU_2 3294,248522
#define RTC_TSDR_MT 3295,248591
#define RTC_TSDR_MU 3296,248660
#define RTC_TSDR_MU_0 3297,248729
#define RTC_TSDR_MU_1 3298,248798
#define RTC_TSDR_MU_2 3299,248867
#define RTC_TSDR_MU_3 3300,248936
#define RTC_TSDR_DT 3301,249005
#define RTC_TSDR_DT_0 3302,249074
#define RTC_TSDR_DT_1 3303,249143
#define RTC_TSDR_DU 3304,249212
#define RTC_TSDR_DU_0 3305,249281
#define RTC_TSDR_DU_1 3306,249350
#define RTC_TSDR_DU_2 3307,249419
#define RTC_TSDR_DU_3 3308,249488
#define RTC_TSSSR_SS 3311,249641
#define RTC_CALR_CALP 3314,249793
#define RTC_CALR_CALW8 3315,249862
#define RTC_CALR_CALW16 3316,249931
#define RTC_CALR_CALM 3317,250000
#define RTC_CALR_CALM_0 3318,250069
#define RTC_CALR_CALM_1 3319,250138
#define RTC_CALR_CALM_2 3320,250207
#define RTC_CALR_CALM_3 3321,250276
#define RTC_CALR_CALM_4 3322,250345
#define RTC_CALR_CALM_5 3323,250414
#define RTC_CALR_CALM_6 3324,250483
#define RTC_CALR_CALM_7 3325,250552
#define RTC_CALR_CALM_8 3326,250621
#define RTC_TAFCR_ALARMOUTTYPE 3329,250774
#define RTC_TAFCR_TAMPPUDIS 3330,250843
#define RTC_TAFCR_TAMPPRCH 3331,250912
#define RTC_TAFCR_TAMPPRCH_0 3332,250981
#define RTC_TAFCR_TAMPPRCH_1 3333,251050
#define RTC_TAFCR_TAMPFLT 3334,251119
#define RTC_TAFCR_TAMPFLT_0 3335,251188
#define RTC_TAFCR_TAMPFLT_1 3336,251257
#define RTC_TAFCR_TAMPFREQ 3337,251326
#define RTC_TAFCR_TAMPFREQ_0 3338,251395
#define RTC_TAFCR_TAMPFREQ_1 3339,251464
#define RTC_TAFCR_TAMPFREQ_2 3340,251533
#define RTC_TAFCR_TAMPTS 3341,251602
#define RTC_TAFCR_TAMP3TRG 3342,251671
#define RTC_TAFCR_TAMP3E 3343,251740
#define RTC_TAFCR_TAMP2TRG 3344,251809
#define RTC_TAFCR_TAMP2E 3345,251878
#define RTC_TAFCR_TAMPIE 3346,251947
#define RTC_TAFCR_TAMP1TRG 3347,252016
#define RTC_TAFCR_TAMP1E 3348,252085
#define RTC_ALRMASSR_MASKSS 3351,252238
#define RTC_ALRMASSR_MASKSS_0 3352,252307
#define RTC_ALRMASSR_MASKSS_1 3353,252376
#define RTC_ALRMASSR_MASKSS_2 3354,252445
#define RTC_ALRMASSR_MASKSS_3 3355,252514
#define RTC_ALRMASSR_SS 3356,252583
#define RTC_ALRMBSSR_MASKSS 3359,252736
#define RTC_ALRMBSSR_MASKSS_0 3360,252805
#define RTC_ALRMBSSR_MASKSS_1 3361,252874
#define RTC_ALRMBSSR_MASKSS_2 3362,252943
#define RTC_ALRMBSSR_MASKSS_3 3363,253012
#define RTC_ALRMBSSR_SS 3364,253081
#define RTC_BKP0R 3367,253234
#define RTC_BKP1R 3370,253387
#define RTC_BKP2R 3373,253540
#define RTC_BKP3R 3376,253693
#define RTC_BKP4R 3379,253846
#define RTC_BKP5R 3382,253999
#define RTC_BKP6R 3385,254152
#define RTC_BKP7R 3388,254305
#define RTC_BKP8R 3391,254458
#define RTC_BKP9R 3394,254611
#define RTC_BKP10R 3397,254764
#define RTC_BKP11R 3400,254917
#define RTC_BKP12R 3403,255070
#define RTC_BKP13R 3406,255223
#define RTC_BKP14R 3409,255376
#define RTC_BKP15R 3412,255529
#define RTC_BKP16R 3415,255682
#define RTC_BKP17R 3418,255835
#define RTC_BKP18R 3421,255988
#define RTC_BKP19R 3424,256141
#define RTC_BKP_NUMBER 3427,256294
#define  SPI_CR1_CPHA 3435,256837
#define  SPI_CR1_CPOL 3436,256933
#define  SPI_CR1_MSTR 3437,257032
#define  SPI_CR1_BR 3438,257133
#define  SPI_CR1_BR_0 3439,257250
#define  SPI_CR1_BR_1 3440,257340
#define  SPI_CR1_BR_2 3441,257430
#define  SPI_CR1_SPE 3442,257520
#define  SPI_CR1_LSBFIRST 3443,257615
#define  SPI_CR1_SSI 3444,257712
#define  SPI_CR1_SSM 3445,257818
#define  SPI_CR1_RXONLY 3446,257928
#define  SPI_CR1_CRCL 3447,258025
#define  SPI_CR1_CRCNEXT 3448,258120
#define  SPI_CR1_CRCEN 3449,258222
#define  SPI_CR1_BIDIOE 3450,258338
#define  SPI_CR1_BIDIMODE 3451,258458
#define  SPI_CR2_RXDMAEN 3454,258657
#define  SPI_CR2_TXDMAEN 3455,258762
#define  SPI_CR2_SSOE 3456,258867
#define  SPI_CR2_NSSP 3457,258968
#define  SPI_CR2_FRF 3458,259080
#define  SPI_CR2_ERRIE 3459,259184
#define  SPI_CR2_RXNEIE 3460,259291
#define  SPI_CR2_TXEIE 3461,259412
#define  SPI_CR2_DS 3462,259529
#define  SPI_CR2_DS_0 3463,259631
#define  SPI_CR2_DS_1 3464,259721
#define  SPI_CR2_DS_2 3465,259811
#define  SPI_CR2_DS_3 3466,259901
#define  SPI_CR2_FRXTH 3467,259991
#define  SPI_CR2_LDMARX 3468,260100
#define  SPI_CR2_LDMATX 3469,260216
#define  SPI_SR_RXNE 3472,260419
#define  SPI_SR_TXE 3473,260528
#define  SPI_SR_CHSIDE 3474,260634
#define  SPI_SR_UDR 3475,260731
#define  SPI_SR_CRCERR 3476,260829
#define  SPI_SR_MODF 3477,260928
#define  SPI_SR_OVR 3478,261023
#define  SPI_SR_BSY 3479,261120
#define  SPI_SR_FRE 3480,261214
#define  SPI_SR_FRLVL 3481,261320
#define  SPI_SR_FRLVL_0 3482,261425
#define  SPI_SR_FRLVL_1 3483,261515
#define  SPI_SR_FTLVL 3484,261605
#define  SPI_SR_FTLVL_0 3485,261713
#define  SPI_SR_FTLVL_1 3486,261803
#define  SPI_DR_DR 3489,261977
#define  SPI_CRCPR_CRCPOLY 3492,262159
#define  SPI_RXCRCR_RXCRC 3495,262351
#define  SPI_TXCRCR_TXCRC 3498,262535
#define  SPI_I2SCFGR_CHLEN 3501,262719
#define  SPI_I2SCFGR_DATLEN 3502,262852
#define  SPI_I2SCFGR_DATLEN_0 3503,262984
#define  SPI_I2SCFGR_DATLEN_1 3504,263073
#define  SPI_I2SCFGR_CKPOL 3505,263162
#define  SPI_I2SCFGR_I2SSTD 3506,263273
#define  SPI_I2SCFGR_I2SSTD_0 3507,263398
#define  SPI_I2SCFGR_I2SSTD_1 3508,263487
#define  SPI_I2SCFGR_PCMSYNC 3509,263576
#define  SPI_I2SCFGR_I2SCFG 3510,263685
#define  SPI_I2SCFGR_I2SCFG_0 3511,263810
#define  SPI_I2SCFGR_I2SCFG_1 3512,263899
#define  SPI_I2SCFGR_I2SE 3513,263988
#define  SPI_I2SCFGR_I2SMOD 3514,264082
#define  SPI_I2SPR_I2SDIV 3517,264268
#define  SPI_I2SPR_ODD 3518,264372
#define  SPI_I2SPR_MCKOE 3519,264484
#define SYSCFG_CFGR1_MEM_MODE 3527,265087
#define SYSCFG_CFGR1_MEM_MODE_0 3528,265190
#define SYSCFG_CFGR1_MEM_MODE_1 3529,265272
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 3530,265354
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 3531,265453
#define SYSCFG_CFGR1_DMA_RMP 3532,265549
#define SYSCFG_CFGR1_TIM16_DMA_RMP 3533,265640
#define SYSCFG_CFGR1_TIM17_DMA_RMP 3534,265735
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 3535,265830
#define SYSCFG_CFGR1_I2C_PB6_FMP 3536,265935
#define SYSCFG_CFGR1_I2C_PB7_FMP 3537,266034
#define SYSCFG_CFGR1_I2C_PB8_FMP 3538,266133
#define SYSCFG_CFGR1_I2C_PB9_FMP 3539,266232
#define SYSCFG_CFGR1_I2C1_FMP 3540,266331
#define SYSCFG_CFGR1_I2C2_FMP 3541,266427
#define SYSCFG_CFGR1_ENCODER_MODE 3542,266523
#define SYSCFG_CFGR1_ENCODER_MODE_0 3543,266612
#define SYSCFG_CFGR1_ENCODER_MODE_1 3544,266703
#define SYSCFG_CFGR1_I2C3_FMP 3545,266794
#define SYSCFG_CFGR1_FPU_IE 3546,266890
#define SYSCFG_CFGR1_FPU_IE_0 3547,267003
#define SYSCFG_CFGR1_FPU_IE_1 3548,267118
#define SYSCFG_CFGR1_FPU_IE_2 3549,267233
#define SYSCFG_CFGR1_FPU_IE_3 3550,267348
#define SYSCFG_CFGR1_FPU_IE_4 3551,267463
#define SYSCFG_CFGR1_FPU_IE_5 3552,267578
#define SYSCFG_EXTICR1_EXTI0 3555,267777
#define SYSCFG_EXTICR1_EXTI1 3556,267870
#define SYSCFG_EXTICR1_EXTI2 3557,267963
#define SYSCFG_EXTICR1_EXTI3 3558,268056
#define SYSCFG_EXTICR1_EXTI0_PA 3563,268197
#define SYSCFG_EXTICR1_EXTI0_PB 3564,268279
#define SYSCFG_EXTICR1_EXTI0_PC 3565,268361
#define SYSCFG_EXTICR1_EXTI0_PD 3566,268443
#define SYSCFG_EXTICR1_EXTI0_PE 3567,268525
#define SYSCFG_EXTICR1_EXTI0_PF 3568,268607
#define SYSCFG_EXTICR1_EXTI1_PA 3573,268737
#define SYSCFG_EXTICR1_EXTI1_PB 3574,268819
#define SYSCFG_EXTICR1_EXTI1_PC 3575,268901
#define SYSCFG_EXTICR1_EXTI1_PD 3576,268983
#define SYSCFG_EXTICR1_EXTI1_PE 3577,269065
#define SYSCFG_EXTICR1_EXTI1_PF 3578,269147
#define SYSCFG_EXTICR1_EXTI2_PA 3583,269277
#define SYSCFG_EXTICR1_EXTI2_PB 3584,269359
#define SYSCFG_EXTICR1_EXTI2_PC 3585,269441
#define SYSCFG_EXTICR1_EXTI2_PD 3586,269523
#define SYSCFG_EXTICR1_EXTI2_PE 3587,269605
#define SYSCFG_EXTICR1_EXTI2_PF 3588,269687
#define SYSCFG_EXTICR1_EXTI3_PA 3593,269817
#define SYSCFG_EXTICR1_EXTI3_PB 3594,269899
#define SYSCFG_EXTICR1_EXTI3_PC 3595,269981
#define SYSCFG_EXTICR1_EXTI3_PD 3596,270063
#define SYSCFG_EXTICR1_EXTI3_PE 3597,270145
#define SYSCFG_EXTICR2_EXTI4 3600,270311
#define SYSCFG_EXTICR2_EXTI5 3601,270404
#define SYSCFG_EXTICR2_EXTI6 3602,270497
#define SYSCFG_EXTICR2_EXTI7 3603,270590
#define SYSCFG_EXTICR2_EXTI4_PA 3608,270731
#define SYSCFG_EXTICR2_EXTI4_PB 3609,270813
#define SYSCFG_EXTICR2_EXTI4_PC 3610,270895
#define SYSCFG_EXTICR2_EXTI4_PD 3611,270977
#define SYSCFG_EXTICR2_EXTI4_PE 3612,271059
#define SYSCFG_EXTICR2_EXTI4_PF 3613,271141
#define SYSCFG_EXTICR2_EXTI5_PA 3618,271271
#define SYSCFG_EXTICR2_EXTI5_PB 3619,271353
#define SYSCFG_EXTICR2_EXTI5_PC 3620,271435
#define SYSCFG_EXTICR2_EXTI5_PD 3621,271517
#define SYSCFG_EXTICR2_EXTI5_PE 3622,271599
#define SYSCFG_EXTICR2_EXTI5_PF 3623,271681
#define SYSCFG_EXTICR2_EXTI6_PA 3628,271811
#define SYSCFG_EXTICR2_EXTI6_PB 3629,271893
#define SYSCFG_EXTICR2_EXTI6_PC 3630,271975
#define SYSCFG_EXTICR2_EXTI6_PD 3631,272057
#define SYSCFG_EXTICR2_EXTI6_PE 3632,272139
#define SYSCFG_EXTICR2_EXTI6_PF 3633,272221
#define SYSCFG_EXTICR2_EXTI7_PA 3638,272351
#define SYSCFG_EXTICR2_EXTI7_PB 3639,272433
#define SYSCFG_EXTICR2_EXTI7_PC 3640,272515
#define SYSCFG_EXTICR2_EXTI7_PD 3641,272597
#define SYSCFG_EXTICR2_EXTI7_PE 3642,272679
#define SYSCFG_EXTICR3_EXTI8 3645,272845
#define SYSCFG_EXTICR3_EXTI9 3646,272938
#define SYSCFG_EXTICR3_EXTI10 3647,273031
#define SYSCFG_EXTICR3_EXTI11 3648,273125
#define SYSCFG_EXTICR3_EXTI8_PA 3653,273267
#define SYSCFG_EXTICR3_EXTI8_PB 3654,273349
#define SYSCFG_EXTICR3_EXTI8_PC 3655,273431
#define SYSCFG_EXTICR3_EXTI8_PD 3656,273513
#define SYSCFG_EXTICR3_EXTI8_PE 3657,273595
#define SYSCFG_EXTICR3_EXTI9_PA 3662,273725
#define SYSCFG_EXTICR3_EXTI9_PB 3663,273807
#define SYSCFG_EXTICR3_EXTI9_PC 3664,273889
#define SYSCFG_EXTICR3_EXTI9_PD 3665,273971
#define SYSCFG_EXTICR3_EXTI9_PE 3666,274053
#define SYSCFG_EXTICR3_EXTI9_PF 3667,274135
#define SYSCFG_EXTICR3_EXTI10_PA 3672,274266
#define SYSCFG_EXTICR3_EXTI10_PB 3673,274349
#define SYSCFG_EXTICR3_EXTI10_PC 3674,274432
#define SYSCFG_EXTICR3_EXTI10_PD 3675,274515
#define SYSCFG_EXTICR3_EXTI10_PE 3676,274598
#define SYSCFG_EXTICR3_EXTI10_PF 3677,274681
#define SYSCFG_EXTICR3_EXTI11_PA 3682,274813
#define SYSCFG_EXTICR3_EXTI11_PB 3683,274896
#define SYSCFG_EXTICR3_EXTI11_PC 3684,274979
#define SYSCFG_EXTICR3_EXTI11_PD 3685,275062
#define SYSCFG_EXTICR3_EXTI11_PE 3686,275145
#define SYSCFG_EXTICR4_EXTI12 3689,275314
#define SYSCFG_EXTICR4_EXTI13 3690,275408
#define SYSCFG_EXTICR4_EXTI14 3691,275502
#define SYSCFG_EXTICR4_EXTI15 3692,275596
#define SYSCFG_EXTICR4_EXTI12_PA 3697,275739
#define SYSCFG_EXTICR4_EXTI12_PB 3698,275822
#define SYSCFG_EXTICR4_EXTI12_PC 3699,275905
#define SYSCFG_EXTICR4_EXTI12_PD 3700,275988
#define SYSCFG_EXTICR4_EXTI12_PE 3701,276071
#define SYSCFG_EXTICR4_EXTI13_PA 3706,276203
#define SYSCFG_EXTICR4_EXTI13_PB 3707,276286
#define SYSCFG_EXTICR4_EXTI13_PC 3708,276369
#define SYSCFG_EXTICR4_EXTI13_PD 3709,276452
#define SYSCFG_EXTICR4_EXTI13_PE 3710,276535
#define SYSCFG_EXTICR4_EXTI14_PA 3715,276667
#define SYSCFG_EXTICR4_EXTI14_PB 3716,276750
#define SYSCFG_EXTICR4_EXTI14_PC 3717,276833
#define SYSCFG_EXTICR4_EXTI14_PD 3718,276916
#define SYSCFG_EXTICR4_EXTI14_PE 3719,276999
#define SYSCFG_EXTICR4_EXTI15_PA 3724,277131
#define SYSCFG_EXTICR4_EXTI15_PB 3725,277214
#define SYSCFG_EXTICR4_EXTI15_PC 3726,277297
#define SYSCFG_EXTICR4_EXTI15_PD 3727,277380
#define SYSCFG_EXTICR4_EXTI15_PE 3728,277463
#define SYSCFG_CFGR2_LOCKUP_LOCK 3731,277629
#define SYSCFG_CFGR2_PVD_LOCK 3732,277793
#define  TIM_CR1_CEN 3740,278482
#define  TIM_CR1_UDIS 3741,278584
#define  TIM_CR1_URS 3742,278686
#define  TIM_CR1_OPM 3743,278795
#define  TIM_CR1_DIR 3744,278897
#define  TIM_CR1_CMS 3746,278996
#define  TIM_CR1_CMS_0 3747,279129
#define  TIM_CR1_CMS_1 3748,279222
#define  TIM_CR1_ARPE 3750,279317
#define  TIM_CR1_CKD 3752,279433
#define  TIM_CR1_CKD_0 3753,279551
#define  TIM_CR1_CKD_1 3754,279644
#define  TIM_CR1_UIFREMAP 3756,279739
#define  TIM_CR2_CCPC 3759,279938
#define  TIM_CR2_CCUS 3760,280059
#define  TIM_CR2_CCDS 3761,280187
#define  TIM_CR2_MMS 3763,280306
#define  TIM_CR2_MMS_0 3764,280431
#define  TIM_CR2_MMS_1 3765,280524
#define  TIM_CR2_MMS_2 3766,280617
#define  TIM_CR2_TI1S 3768,280712
#define  TIM_CR2_OIS1 3769,280813
#define  TIM_CR2_OIS1N 3770,280933
#define  TIM_CR2_OIS2 3771,281054
#define  TIM_CR2_OIS2N 3772,281174
#define  TIM_CR2_OIS3 3773,281295
#define  TIM_CR2_OIS3N 3774,281415
#define  TIM_CR2_OIS4 3775,281536
#define  TIM_CR2_OIS5 3776,281656
#define  TIM_CR2_OIS6 3777,281776
#define  TIM_CR2_MMS2 3779,281898
#define  TIM_CR2_MMS2_0 3780,282023
#define  TIM_CR2_MMS2_1 3781,282116
#define  TIM_CR2_MMS2_2 3782,282209
#define  TIM_CR2_MMS2_3 3783,282302
#define  TIM_SMCR_SMS 3786,282479
#define  TIM_SMCR_SMS_0 3787,282603
#define  TIM_SMCR_SMS_1 3788,282696
#define  TIM_SMCR_SMS_2 3789,282789
#define  TIM_SMCR_SMS_3 3790,282882
#define  TIM_SMCR_OCCS 3792,282977
#define  TIM_SMCR_TS 3794,283089
#define  TIM_SMCR_TS_0 3795,283209
#define  TIM_SMCR_TS_1 3796,283302
#define  TIM_SMCR_TS_2 3797,283395
#define  TIM_SMCR_MSM 3799,283490
#define  TIM_SMCR_ETF 3801,283597
#define  TIM_SMCR_ETF_0 3802,283724
#define  TIM_SMCR_ETF_1 3803,283817
#define  TIM_SMCR_ETF_2 3804,283910
#define  TIM_SMCR_ETF_3 3805,284003
#define  TIM_SMCR_ETPS 3807,284098
#define  TIM_SMCR_ETPS_0 3808,284229
#define  TIM_SMCR_ETPS_1 3809,284322
#define  TIM_SMCR_ECE 3811,284417
#define  TIM_SMCR_ETP 3812,284526
#define  TIM_DIER_UIE 3815,284723
#define  TIM_DIER_CC1IE 3816,284834
#define  TIM_DIER_CC2IE 3817,284956
#define  TIM_DIER_CC3IE 3818,285078
#define  TIM_DIER_CC4IE 3819,285200
#define  TIM_DIER_COMIE 3820,285322
#define  TIM_DIER_TIE 3821,285430
#define  TIM_DIER_BIE 3822,285542
#define  TIM_DIER_UDE 3823,285652
#define  TIM_DIER_CC1DE 3824,285765
#define  TIM_DIER_CC2DE 3825,285889
#define  TIM_DIER_CC3DE 3826,286013
#define  TIM_DIER_CC4DE 3827,286137
#define  TIM_DIER_COMDE 3828,286261
#define  TIM_DIER_TDE 3829,286371
#define  TIM_SR_UIF 3832,286569
#define  TIM_SR_CC1IF 3833,286678
#define  TIM_SR_CC2IF 3834,286798
#define  TIM_SR_CC3IF 3835,286918
#define  TIM_SR_CC4IF 3836,287038
#define  TIM_SR_COMIF 3837,287158
#define  TIM_SR_TIF 3838,287264
#define  TIM_SR_BIF 3839,287374
#define  TIM_SR_B2IF 3840,287482
#define  TIM_SR_CC1OF 3841,287591
#define  TIM_SR_CC2OF 3842,287713
#define  TIM_SR_CC3OF 3843,287835
#define  TIM_SR_CC4OF 3844,287957
#define  TIM_SR_CC5IF 3845,288079
#define  TIM_SR_CC6IF 3846,288199
#define  TIM_EGR_UG 3849,288403
#define  TIM_EGR_CC1G 3850,288511
#define  TIM_EGR_CC2G 3851,288630
#define  TIM_EGR_CC3G 3852,288749
#define  TIM_EGR_CC4G 3853,288868
#define  TIM_EGR_COMG 3854,288987
#define  TIM_EGR_TG 3855,289119
#define  TIM_EGR_BG 3856,289228
#define  TIM_EGR_B2G 3857,289335
#define  TIM_CCMR1_CC1S 3860,289526
#define  TIM_CCMR1_CC1S_0 3861,289658
#define  TIM_CCMR1_CC1S_1 3862,289751
#define  TIM_CCMR1_OC1FE 3864,289846
#define  TIM_CCMR1_OC1PE 3865,289962
#define  TIM_CCMR1_OC1M 3867,290083
#define  TIM_CCMR1_OC1M_0 3868,290209
#define  TIM_CCMR1_OC1M_1 3869,290302
#define  TIM_CCMR1_OC1M_2 3870,290395
#define  TIM_CCMR1_OC1M_3 3871,290488
#define  TIM_CCMR1_OC1CE 3873,290583
#define  TIM_CCMR1_CC2S 3875,290701
#define  TIM_CCMR1_CC2S_0 3876,290833
#define  TIM_CCMR1_CC2S_1 3877,290926
#define  TIM_CCMR1_OC2FE 3879,291021
#define  TIM_CCMR1_OC2PE 3880,291137
#define  TIM_CCMR1_OC2M 3882,291258
#define  TIM_CCMR1_OC2M_0 3883,291384
#define  TIM_CCMR1_OC2M_1 3884,291477
#define  TIM_CCMR1_OC2M_2 3885,291570
#define  TIM_CCMR1_OC2M_3 3886,291663
#define  TIM_CCMR1_OC2CE 3888,291758
#define  TIM_CCMR1_IC1PSC 3892,291961
#define  TIM_CCMR1_IC1PSC_0 3893,292093
#define  TIM_CCMR1_IC1PSC_1 3894,292186
#define  TIM_CCMR1_IC1F 3896,292281
#define  TIM_CCMR1_IC1F_0 3897,292408
#define  TIM_CCMR1_IC1F_1 3898,292501
#define  TIM_CCMR1_IC1F_2 3899,292594
#define  TIM_CCMR1_IC1F_3 3900,292687
#define  TIM_CCMR1_IC2PSC 3902,292782
#define  TIM_CCMR1_IC2PSC_0 3903,292914
#define  TIM_CCMR1_IC2PSC_1 3904,293007
#define  TIM_CCMR1_IC2F 3906,293102
#define  TIM_CCMR1_IC2F_0 3907,293229
#define  TIM_CCMR1_IC2F_1 3908,293322
#define  TIM_CCMR1_IC2F_2 3909,293415
#define  TIM_CCMR1_IC2F_3 3910,293508
#define  TIM_CCMR2_CC3S 3913,293685
#define  TIM_CCMR2_CC3S_0 3914,293817
#define  TIM_CCMR2_CC3S_1 3915,293910
#define  TIM_CCMR2_OC3FE 3917,294005
#define  TIM_CCMR2_OC3PE 3918,294121
#define  TIM_CCMR2_OC3M 3920,294242
#define  TIM_CCMR2_OC3M_0 3921,294368
#define  TIM_CCMR2_OC3M_1 3922,294461
#define  TIM_CCMR2_OC3M_2 3923,294554
#define  TIM_CCMR2_OC3M_3 3924,294647
#define  TIM_CCMR2_OC3CE 3926,294742
#define  TIM_CCMR2_CC4S 3928,294861
#define  TIM_CCMR2_CC4S_0 3929,294993
#define  TIM_CCMR2_CC4S_1 3930,295086
#define  TIM_CCMR2_OC4FE 3932,295181
#define  TIM_CCMR2_OC4PE 3933,295297
#define  TIM_CCMR2_OC4M 3935,295418
#define  TIM_CCMR2_OC4M_0 3936,295544
#define  TIM_CCMR2_OC4M_1 3937,295637
#define  TIM_CCMR2_OC4M_2 3938,295730
#define  TIM_CCMR2_OC4M_3 3939,295823
#define  TIM_CCMR2_OC4CE 3941,295918
#define  TIM_CCMR2_IC3PSC 3945,296121
#define  TIM_CCMR2_IC3PSC_0 3946,296257
#define  TIM_CCMR2_IC3PSC_1 3947,296354
#define  TIM_CCMR2_IC3F 3949,296453
#define  TIM_CCMR2_IC3F_0 3950,296584
#define  TIM_CCMR2_IC3F_1 3951,296681
#define  TIM_CCMR2_IC3F_2 3952,296778
#define  TIM_CCMR2_IC3F_3 3953,296875
#define  TIM_CCMR2_IC4PSC 3955,296974
#define  TIM_CCMR2_IC4PSC_0 3956,297110
#define  TIM_CCMR2_IC4PSC_1 3957,297207
#define  TIM_CCMR2_IC4F 3959,297306
#define  TIM_CCMR2_IC4F_0 3960,297437
#define  TIM_CCMR2_IC4F_1 3961,297534
#define  TIM_CCMR2_IC4F_2 3962,297631
#define  TIM_CCMR2_IC4F_3 3963,297728
#define  TIM_CCER_CC1E 3966,297909
#define  TIM_CCER_CC1P 3967,298028
#define  TIM_CCER_CC1NE 3968,298149
#define  TIM_CCER_CC1NP 3969,298282
#define  TIM_CCER_CC2E 3970,298417
#define  TIM_CCER_CC2P 3971,298536
#define  TIM_CCER_CC2NE 3972,298657
#define  TIM_CCER_CC2NP 3973,298790
#define  TIM_CCER_CC3E 3974,298925
#define  TIM_CCER_CC3P 3975,299044
#define  TIM_CCER_CC3NE 3976,299165
#define  TIM_CCER_CC3NP 3977,299298
#define  TIM_CCER_CC4E 3978,299433
#define  TIM_CCER_CC4P 3979,299552
#define  TIM_CCER_CC4NP 3980,299673
#define  TIM_CCER_CC5E 3981,299808
#define  TIM_CCER_CC5P 3982,299927
#define  TIM_CCER_CC6E 3983,300048
#define  TIM_CCER_CC6P 3984,300167
#define  TIM_CNT_CNT 3987,300372
#define  TIM_CNT_UIFCPY 3988,300473
#define  TIM_PSC_PSC 3991,300671
#define  TIM_ARR_ARR 3994,300858
#define  TIM_RCR_REP 3997,301054
#define  TIM_CCR1_CCR1 4000,301250
#define  TIM_CCR2_CCR2 4003,301445
#define  TIM_CCR3_CCR3 4006,301640
#define  TIM_CCR4_CCR4 4009,301835
#define  TIM_CCR5_CCR5 4012,302030
#define  TIM_CCR5_GC5C1 4013,302137
#define  TIM_CCR5_GC5C2 4014,302250
#define  TIM_CCR5_GC5C3 4015,302363
#define  TIM_CCR6_CCR6 4018,302560
#define  TIM_BDTR_DTG 4021,302755
#define  TIM_BDTR_DTG_0 4022,302885
#define  TIM_BDTR_DTG_1 4023,302978
#define  TIM_BDTR_DTG_2 4024,303071
#define  TIM_BDTR_DTG_3 4025,303164
#define  TIM_BDTR_DTG_4 4026,303257
#define  TIM_BDTR_DTG_5 4027,303350
#define  TIM_BDTR_DTG_6 4028,303443
#define  TIM_BDTR_DTG_7 4029,303536
#define  TIM_BDTR_LOCK 4031,303631
#define  TIM_BDTR_LOCK_0 4032,303754
#define  TIM_BDTR_LOCK_1 4033,303847
#define  TIM_BDTR_OSSI 4035,303942
#define  TIM_BDTR_OSSR 4036,304063
#define  TIM_BDTR_BKE 4037,304183
#define  TIM_BDTR_BKP 4038,304294
#define  TIM_BDTR_AOE 4039,304407
#define  TIM_BDTR_MOE 4040,304518
#define  TIM_BDTR_BKF 4042,304626
#define  TIM_BDTR_BK2F 4043,304737
#define  TIM_BDTR_BK2E 4045,304850
#define  TIM_BDTR_BK2P 4046,304961
#define  TIM_DCR_DBA 4049,305158
#define  TIM_DCR_DBA_0 4050,305278
#define  TIM_DCR_DBA_1 4051,305371
#define  TIM_DCR_DBA_2 4052,305464
#define  TIM_DCR_DBA_3 4053,305557
#define  TIM_DCR_DBA_4 4054,305650
#define  TIM_DCR_DBL 4056,305745
#define  TIM_DCR_DBL_0 4057,305865
#define  TIM_DCR_DBL_1 4058,305958
#define  TIM_DCR_DBL_2 4059,306051
#define  TIM_DCR_DBL_3 4060,306144
#define  TIM_DCR_DBL_4 4061,306237
#define  TIM_DMAR_DMAB 4064,306414
#define TIM16_OR_TI1_RMP 4067,306619
#define TIM16_OR_TI1_RMP_0 4068,306746
#define TIM16_OR_TI1_RMP_1 4069,306839
#define TIM1_OR_ETR_RMP 4072,307017
#define TIM1_OR_ETR_RMP_0 4073,307139
#define TIM1_OR_ETR_RMP_1 4074,307232
#define TIM1_OR_ETR_RMP_2 4075,307325
#define TIM1_OR_ETR_RMP_3 4076,307418
#define  TIM_CCMR3_OC5FE 4079,307595
#define  TIM_CCMR3_OC5PE 4080,307711
#define  TIM_CCMR3_OC5M 4082,307832
#define  TIM_CCMR3_OC5M_0 4083,307958
#define  TIM_CCMR3_OC5M_1 4084,308051
#define  TIM_CCMR3_OC5M_2 4085,308144
#define  TIM_CCMR3_OC5M_3 4086,308237
#define  TIM_CCMR3_OC5CE 4088,308332
#define  TIM_CCMR3_OC6FE 4090,308451
#define  TIM_CCMR3_OC6PE 4091,308567
#define  TIM_CCMR3_OC6M 4093,308688
#define  TIM_CCMR3_OC6M_0 4094,308814
#define  TIM_CCMR3_OC6M_1 4095,308907
#define  TIM_CCMR3_OC6M_2 4096,309000
#define  TIM_CCMR3_OC6M_3 4097,309093
#define  TIM_CCMR3_OC6CE 4099,309188
#define  TSC_CR_TSCE 4107,309799
#define  TSC_CR_START 4108,309918
#define  TSC_CR_AM 4109,310023
#define  TSC_CR_SYNCPOL 4110,310127
#define  TSC_CR_IODEF 4111,310243
#define  TSC_CR_MCV 4113,310348
#define  TSC_CR_MCV_0 4114,310467
#define  TSC_CR_MCV_1 4115,310560
#define  TSC_CR_MCV_2 4116,310653
#define  TSC_CR_PGPSC 4118,310748
#define  TSC_CR_PGPSC_0 4119,310879
#define  TSC_CR_PGPSC_1 4120,310972
#define  TSC_CR_PGPSC_2 4121,311065
#define  TSC_CR_SSPSC 4123,311160
#define  TSC_CR_SSE 4124,311273
#define  TSC_CR_SSD 4126,311385
#define  TSC_CR_SSD_0 4127,311514
#define  TSC_CR_SSD_1 4128,311607
#define  TSC_CR_SSD_2 4129,311700
#define  TSC_CR_SSD_3 4130,311793
#define  TSC_CR_SSD_4 4131,311886
#define  TSC_CR_SSD_5 4132,311979
#define  TSC_CR_SSD_6 4133,312072
#define  TSC_CR_CTPL 4135,312167
#define  TSC_CR_CTPL_0 4136,312297
#define  TSC_CR_CTPL_1 4137,312390
#define  TSC_CR_CTPL_2 4138,312483
#define  TSC_CR_CTPL_3 4139,312576
#define  TSC_CR_CTPH 4141,312671
#define  TSC_CR_CTPH_0 4142,312802
#define  TSC_CR_CTPH_1 4143,312895
#define  TSC_CR_CTPH_2 4144,312988
#define  TSC_CR_CTPH_3 4145,313081
#define  TSC_IER_EOAIE 4148,313258
#define  TSC_IER_MCEIE 4149,313381
#define  TSC_ICR_EOAIC 4152,313585
#define  TSC_ICR_MCEIC 4153,313707
#define  TSC_ISR_EOAF 4156,313910
#define  TSC_ISR_MCEF 4157,314021
#define  TSC_IOHCR_G1_IO1 4160,314213
#define  TSC_IOHCR_G1_IO2 4161,314343
#define  TSC_IOHCR_G1_IO3 4162,314473
#define  TSC_IOHCR_G1_IO4 4163,314603
#define  TSC_IOHCR_G2_IO1 4164,314733
#define  TSC_IOHCR_G2_IO2 4165,314863
#define  TSC_IOHCR_G2_IO3 4166,314993
#define  TSC_IOHCR_G2_IO4 4167,315123
#define  TSC_IOHCR_G3_IO1 4168,315253
#define  TSC_IOHCR_G3_IO2 4169,315383
#define  TSC_IOHCR_G3_IO3 4170,315513
#define  TSC_IOHCR_G3_IO4 4171,315643
#define  TSC_IOHCR_G4_IO1 4172,315773
#define  TSC_IOHCR_G4_IO2 4173,315903
#define  TSC_IOHCR_G4_IO3 4174,316033
#define  TSC_IOHCR_G4_IO4 4175,316163
#define  TSC_IOHCR_G5_IO1 4176,316293
#define  TSC_IOHCR_G5_IO2 4177,316423
#define  TSC_IOHCR_G5_IO3 4178,316553
#define  TSC_IOHCR_G5_IO4 4179,316683
#define  TSC_IOHCR_G6_IO1 4180,316813
#define  TSC_IOHCR_G6_IO2 4181,316943
#define  TSC_IOHCR_G6_IO3 4182,317073
#define  TSC_IOHCR_G6_IO4 4183,317203
#define  TSC_IOHCR_G7_IO1 4184,317333
#define  TSC_IOHCR_G7_IO2 4185,317463
#define  TSC_IOHCR_G7_IO3 4186,317593
#define  TSC_IOHCR_G7_IO4 4187,317723
#define  TSC_IOHCR_G8_IO1 4188,317853
#define  TSC_IOHCR_G8_IO2 4189,317983
#define  TSC_IOHCR_G8_IO3 4190,318113
#define  TSC_IOHCR_G8_IO4 4191,318243
#define  TSC_IOASCR_G1_IO1 4194,318457
#define  TSC_IOASCR_G1_IO2 4195,318576
#define  TSC_IOASCR_G1_IO3 4196,318695
#define  TSC_IOASCR_G1_IO4 4197,318814
#define  TSC_IOASCR_G2_IO1 4198,318933
#define  TSC_IOASCR_G2_IO2 4199,319052
#define  TSC_IOASCR_G2_IO3 4200,319171
#define  TSC_IOASCR_G2_IO4 4201,319290
#define  TSC_IOASCR_G3_IO1 4202,319409
#define  TSC_IOASCR_G3_IO2 4203,319528
#define  TSC_IOASCR_G3_IO3 4204,319647
#define  TSC_IOASCR_G3_IO4 4205,319766
#define  TSC_IOASCR_G4_IO1 4206,319885
#define  TSC_IOASCR_G4_IO2 4207,320004
#define  TSC_IOASCR_G4_IO3 4208,320123
#define  TSC_IOASCR_G4_IO4 4209,320242
#define  TSC_IOASCR_G5_IO1 4210,320361
#define  TSC_IOASCR_G5_IO2 4211,320480
#define  TSC_IOASCR_G5_IO3 4212,320599
#define  TSC_IOASCR_G5_IO4 4213,320718
#define  TSC_IOASCR_G6_IO1 4214,320837
#define  TSC_IOASCR_G6_IO2 4215,320956
#define  TSC_IOASCR_G6_IO3 4216,321075
#define  TSC_IOASCR_G6_IO4 4217,321194
#define  TSC_IOASCR_G7_IO1 4218,321313
#define  TSC_IOASCR_G7_IO2 4219,321432
#define  TSC_IOASCR_G7_IO3 4220,321551
#define  TSC_IOASCR_G7_IO4 4221,321670
#define  TSC_IOASCR_G8_IO1 4222,321789
#define  TSC_IOASCR_G8_IO2 4223,321908
#define  TSC_IOASCR_G8_IO3 4224,322027
#define  TSC_IOASCR_G8_IO4 4225,322146
#define  TSC_IOSCR_G1_IO1 4228,322349
#define  TSC_IOSCR_G1_IO2 4229,322461
#define  TSC_IOSCR_G1_IO3 4230,322573
#define  TSC_IOSCR_G1_IO4 4231,322685
#define  TSC_IOSCR_G2_IO1 4232,322797
#define  TSC_IOSCR_G2_IO2 4233,322909
#define  TSC_IOSCR_G2_IO3 4234,323021
#define  TSC_IOSCR_G2_IO4 4235,323133
#define  TSC_IOSCR_G3_IO1 4236,323245
#define  TSC_IOSCR_G3_IO2 4237,323357
#define  TSC_IOSCR_G3_IO3 4238,323469
#define  TSC_IOSCR_G3_IO4 4239,323581
#define  TSC_IOSCR_G4_IO1 4240,323693
#define  TSC_IOSCR_G4_IO2 4241,323805
#define  TSC_IOSCR_G4_IO3 4242,323917
#define  TSC_IOSCR_G4_IO4 4243,324029
#define  TSC_IOSCR_G5_IO1 4244,324141
#define  TSC_IOSCR_G5_IO2 4245,324253
#define  TSC_IOSCR_G5_IO3 4246,324365
#define  TSC_IOSCR_G5_IO4 4247,324477
#define  TSC_IOSCR_G6_IO1 4248,324589
#define  TSC_IOSCR_G6_IO2 4249,324701
#define  TSC_IOSCR_G6_IO3 4250,324813
#define  TSC_IOSCR_G6_IO4 4251,324925
#define  TSC_IOSCR_G7_IO1 4252,325037
#define  TSC_IOSCR_G7_IO2 4253,325149
#define  TSC_IOSCR_G7_IO3 4254,325261
#define  TSC_IOSCR_G7_IO4 4255,325373
#define  TSC_IOSCR_G8_IO1 4256,325485
#define  TSC_IOSCR_G8_IO2 4257,325597
#define  TSC_IOSCR_G8_IO3 4258,325709
#define  TSC_IOSCR_G8_IO4 4259,325821
#define  TSC_IOCCR_G1_IO1 4262,326017
#define  TSC_IOCCR_G1_IO2 4263,326128
#define  TSC_IOCCR_G1_IO3 4264,326239
#define  TSC_IOCCR_G1_IO4 4265,326350
#define  TSC_IOCCR_G2_IO1 4266,326461
#define  TSC_IOCCR_G2_IO2 4267,326572
#define  TSC_IOCCR_G2_IO3 4268,326683
#define  TSC_IOCCR_G2_IO4 4269,326794
#define  TSC_IOCCR_G3_IO1 4270,326905
#define  TSC_IOCCR_G3_IO2 4271,327016
#define  TSC_IOCCR_G3_IO3 4272,327127
#define  TSC_IOCCR_G3_IO4 4273,327238
#define  TSC_IOCCR_G4_IO1 4274,327349
#define  TSC_IOCCR_G4_IO2 4275,327460
#define  TSC_IOCCR_G4_IO3 4276,327571
#define  TSC_IOCCR_G4_IO4 4277,327682
#define  TSC_IOCCR_G5_IO1 4278,327793
#define  TSC_IOCCR_G5_IO2 4279,327904
#define  TSC_IOCCR_G5_IO3 4280,328015
#define  TSC_IOCCR_G5_IO4 4281,328126
#define  TSC_IOCCR_G6_IO1 4282,328237
#define  TSC_IOCCR_G6_IO2 4283,328348
#define  TSC_IOCCR_G6_IO3 4284,328459
#define  TSC_IOCCR_G6_IO4 4285,328570
#define  TSC_IOCCR_G7_IO1 4286,328681
#define  TSC_IOCCR_G7_IO2 4287,328792
#define  TSC_IOCCR_G7_IO3 4288,328903
#define  TSC_IOCCR_G7_IO4 4289,329014
#define  TSC_IOCCR_G8_IO1 4290,329125
#define  TSC_IOCCR_G8_IO2 4291,329236
#define  TSC_IOCCR_G8_IO3 4292,329347
#define  TSC_IOCCR_G8_IO4 4293,329458
#define  TSC_IOGCSR_G1E 4296,329653
#define  TSC_IOGCSR_G2E 4297,329764
#define  TSC_IOGCSR_G3E 4298,329875
#define  TSC_IOGCSR_G4E 4299,329986
#define  TSC_IOGCSR_G5E 4300,330097
#define  TSC_IOGCSR_G6E 4301,330208
#define  TSC_IOGCSR_G7E 4302,330319
#define  TSC_IOGCSR_G8E 4303,330430
#define  TSC_IOGCSR_G1S 4304,330541
#define  TSC_IOGCSR_G2S 4305,330652
#define  TSC_IOGCSR_G3S 4306,330763
#define  TSC_IOGCSR_G4S 4307,330874
#define  TSC_IOGCSR_G5S 4308,330985
#define  TSC_IOGCSR_G6S 4309,331096
#define  TSC_IOGCSR_G7S 4310,331207
#define  TSC_IOGCSR_G8S 4311,331318
#define  TSC_IOGXCR_CNT 4314,331513
#define  USART_CR1_UE 4322,332125
#define  USART_CR1_UESM 4323,332226
#define  USART_CR1_RE 4324,332340
#define  USART_CR1_TE 4325,332444
#define  USART_CR1_IDLEIE 4326,332551
#define  USART_CR1_RXNEIE 4327,332661
#define  USART_CR1_TCIE 4328,332771
#define  USART_CR1_TXEIE 4329,332898
#define  USART_CR1_PEIE 4330,333007
#define  USART_CR1_PS 4331,333115
#define  USART_CR1_PCE 4332,333220
#define  USART_CR1_WAKE 4333,333330
#define  USART_CR1_M0 4334,333441
#define  USART_CR1_MME 4335,333547
#define  USART_CR1_CMIE 4336,333652
#define  USART_CR1_OVER8 4337,333773
#define  USART_CR1_DEDT 4338,333898
#define  USART_CR1_DEDT_0 4339,334034
#define  USART_CR1_DEDT_1 4340,334128
#define  USART_CR1_DEDT_2 4341,334222
#define  USART_CR1_DEDT_3 4342,334316
#define  USART_CR1_DEDT_4 4343,334410
#define  USART_CR1_DEAT 4344,334504
#define  USART_CR1_DEAT_0 4345,334638
#define  USART_CR1_DEAT_1 4346,334732
#define  USART_CR1_DEAT_2 4347,334826
#define  USART_CR1_DEAT_3 4348,334920
#define  USART_CR1_DEAT_4 4349,335014
#define  USART_CR1_RTOIE 4350,335108
#define  USART_CR1_EOBIE 4351,335230
#define  USART_CR1_M1 4352,335348
#define  USART_CR1_M 4353,335454
#define  USART_CR2_ADDM7 4356,335646
#define  USART_CR2_LBDL 4357,335767
#define  USART_CR2_LBDIE 4358,335882
#define  USART_CR2_LBCL 4359,336007
#define  USART_CR2_CPHA 4360,336116
#define  USART_CR2_CPOL 4361,336216
#define  USART_CR2_CLKEN 4362,336319
#define  USART_CR2_STOP 4363,336420
#define  USART_CR2_STOP_0 4364,336535
#define  USART_CR2_STOP_1 4365,336629
#define  USART_CR2_LINEN 4366,336723
#define  USART_CR2_SWAP 4367,336827
#define  USART_CR2_RXINV 4368,336931
#define  USART_CR2_TXINV 4369,337049
#define  USART_CR2_DATAINV 4370,337167
#define  USART_CR2_MSBFIRST 4371,337277
#define  USART_CR2_ABREN 4372,337392
#define  USART_CR2_ABRMODE 4373,337501
#define  USART_CR2_ABRMODE_0 4374,337628
#define  USART_CR2_ABRMODE_1 4375,337722
#define  USART_CR2_RTOEN 4376,337816
#define  USART_CR2_ADD 4377,337929
#define  USART_CR3_EIE 4380,338127
#define  USART_CR3_IREN 4381,338238
#define  USART_CR3_IRLP 4382,338343
#define  USART_CR3_HDSEL 4383,338446
#define  USART_CR3_NACK 4384,338556
#define  USART_CR3_SCEN 4385,338666
#define  USART_CR3_DMAR 4386,338776
#define  USART_CR3_DMAT 4387,338884
#define  USART_CR3_RTSE 4388,338995
#define  USART_CR3_CTSE 4389,339094
#define  USART_CR3_CTSIE 4390,339193
#define  USART_CR3_ONEBIT 4391,339302
#define  USART_CR3_OVRDIS 4392,339419
#define  USART_CR3_DDRE 4393,339523
#define  USART_CR3_DEM 4394,339642
#define  USART_CR3_DEP 4395,339749
#define  USART_CR3_SCARCNT 4396,339870
#define  USART_CR3_SCARCNT_0 4397,340005
#define  USART_CR3_SCARCNT_1 4398,340099
#define  USART_CR3_SCARCNT_2 4399,340193
#define  USART_CR3_WUS 4400,340287
#define  USART_CR3_WUS_0 4401,340424
#define  USART_CR3_WUS_1 4402,340518
#define  USART_CR3_WUFIE 4403,340612
#define  USART_BRR_DIV_FRACTION 4406,340809
#define  USART_BRR_DIV_MANTISSA 4407,340918
#define  USART_GTPR_PSC 4410,341111
#define  USART_GTPR_GT 4411,341231
#define  USART_RTOR_RTO 4415,341437
#define  USART_RTOR_BLEN 4416,341549
#define  USART_RQR_ABRRQ 4419,341734
#define  USART_RQR_SBKRQ 4420,341845
#define  USART_RQR_MMRQ 4421,341952
#define  USART_RQR_RXFRQ 4422,342058
#define  USART_RQR_TXFRQ 4423,342173
#define  USART_ISR_PE 4426,342373
#define  USART_ISR_FE 4427,342474
#define  USART_ISR_NE 4428,342576
#define  USART_ISR_ORE 4429,342684
#define  USART_ISR_IDLE 4430,342786
#define  USART_ISR_RXNE 4431,342893
#define  USART_ISR_TC 4432,343010
#define  USART_ISR_TXE 4433,343120
#define  USART_ISR_LBDF 4434,343237
#define  USART_ISR_CTSIF 4435,343350
#define  USART_ISR_CTS 4436,343457
#define  USART_ISR_RTOF 4437,343554
#define  USART_ISR_EOBF 4438,343660
#define  USART_ISR_ABRE 4439,343766
#define  USART_ISR_ABRF 4440,343875
#define  USART_ISR_BUSY 4441,343983
#define  USART_ISR_CMF 4442,344081
#define  USART_ISR_SBKF 4443,344190
#define  USART_ISR_RWU 4444,344294
#define  USART_ISR_WUF 4445,344418
#define  USART_ISR_TEACK 4446,344534
#define  USART_ISR_REACK 4447,344655
#define  USART_ICR_PECF 4450,344859
#define  USART_ICR_FECF 4451,344971
#define  USART_ICR_NCF 4452,345084
#define  USART_ICR_ORECF 4453,345198
#define  USART_ICR_IDLECF 4454,345311
#define  USART_ICR_TCCF 4455,345429
#define  USART_ICR_LBDCF 4456,345550
#define  USART_ICR_CTSCF 4457,345669
#define  USART_ICR_RTOCF 4458,345782
#define  USART_ICR_EOBCF 4459,345899
#define  USART_ICR_CMCF 4460,346011
#define  USART_ICR_WUCF 4461,346126
#define  USART_RDR_RDR 4464,346332
#define  USART_TDR_TDR 4467,346539
#define  WWDG_CR_T 4475,347157
#define  WWDG_CR_T0 4476,347281
#define  WWDG_CR_T1 4477,347370
#define  WWDG_CR_T2 4478,347459
#define  WWDG_CR_T3 4479,347548
#define  WWDG_CR_T4 4480,347637
#define  WWDG_CR_T5 4481,347726
#define  WWDG_CR_T6 4482,347815
#define  WWDG_CR_WDGA 4484,347906
#define  WWDG_CFR_W 4487,348088
#define  WWDG_CFR_W0 4488,348204
#define  WWDG_CFR_W1 4489,348293
#define  WWDG_CFR_W2 4490,348382
#define  WWDG_CFR_W3 4491,348471
#define  WWDG_CFR_W4 4492,348560
#define  WWDG_CFR_W5 4493,348649
#define  WWDG_CFR_W6 4494,348738
#define  WWDG_CFR_WDGTB 4496,348829
#define  WWDG_CFR_WDGTB0 4497,348941
#define  WWDG_CFR_WDGTB1 4498,349030
#define  WWDG_CFR_EWI 4500,349121
#define  WWDG_SR_EWIF 4503,349311
#define IS_ADC_ALL_INSTANCE(4518,349598
#define IS_ADC_COMMON_INSTANCE(4520,349660
#define IS_COMP_ALL_INSTANCE(4523,349814
#define IS_COMP_DAC1SWITCH_INSTANCE(4528,350098
#define IS_COMP_WINDOWMODE_INSTANCE(4531,350251
#define IS_CRC_ALL_INSTANCE(4534,350386
#define IS_DAC_ALL_INSTANCE(4537,350529
#define IS_DAC_CHANNEL_INSTANCE(4539,350591
#define IS_DMA_ALL_INSTANCE(4544,350815
#define IS_GPIO_ALL_INSTANCE(4553,351420
#define IS_GPIO_AF_INSTANCE(4559,351763
#define IS_GPIO_LOCK_INSTANCE(4565,352106
#define IS_I2C_ALL_INSTANCE(4572,352531
#define IS_I2S_ALL_INSTANCE(4577,352809
#define IS_OPAMP_ALL_INSTANCE(4581,353021
#define IS_IWDG_ALL_INSTANCE(4584,353169
#define IS_RTC_ALL_INSTANCE(4587,353315
#define IS_SMBUS_ALL_INSTANCE(4590,353459
#define IS_SPI_ALL_INSTANCE(4595,353743
#define IS_TIM_INSTANCE(4599,353955
#define IS_TIM_CC1_INSTANCE(4608,354267
#define IS_TIM_CC2_INSTANCE(4616,354550
#define IS_TIM_CC3_INSTANCE(4622,354767
#define IS_TIM_CC4_INSTANCE(4627,354950
#define IS_TIM_CC5_INSTANCE(4632,355133
#define IS_TIM_CC6_INSTANCE(4636,355281
#define IS_TIM_CLOCK_SELECT_INSTANCE(4642,355517
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(4648,355749
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(4653,355949
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(4658,356154
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(4664,356388
#define IS_TIM_OCXREF_CLEAR_INSTANCE(4670,356618
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(4675,356810
#define IS_TIM_HALL_INTERFACE_INSTANCE(4680,357007
#define IS_TIM_XOR_INSTANCE(4684,357166
#define IS_TIM_MASTER_INSTANCE(4690,357383
#define IS_TIM_SLAVE_INSTANCE(4697,357636
#define IS_TIM_SYNCHRO_INSTANCE(4703,357855
#define IS_TIM_32B_COUNTER_INSTANCE(4710,358117
#define IS_TIM_DMABURST_INSTANCE(4714,358275
#define IS_TIM_BREAK_INSTANCE(4722,358569
#define IS_TIM_CCX_INSTANCE(4729,358837
#define IS_TIM_CCXN_INSTANCE(4755,360111
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(4771,360895
#define IS_TIM_REPETITION_COUNTER_INSTANCE(4776,361094
#define IS_TIM_CLOCK_DIVISION_INSTANCE(4783,361359
#define IS_TIM_BKIN2_INSTANCE(4791,361653
#define IS_TIM_TRGO2_INSTANCE(4795,361803
#define IS_TIM_DMA_INSTANCE(4799,361953
#define IS_TIM_DMA_CC_INSTANCE(4808,362279
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(4816,362565
#define IS_TIM_REMAP_INSTANCE(4823,362829
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(4828,363015
#define IS_TSC_ALL_INSTANCE(4832,363180
#define IS_USART_INSTANCE(4835,363323
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(4840,363601
#define IS_UART_INSTANCE(4843,363768
#define IS_UART_HALFDUPLEX_INSTANCE(4848,364086
#define IS_UART_LIN_INSTANCE(4853,364429
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(4856,364625
#define IS_UART_HWFLOW_INSTANCE(4859,364786
#define IS_UART_DRIVER_ENABLE_INSTANCE(4864,365082
#define IS_SMARTCARD_INSTANCE(4869,365399
#define IS_IRDA_INSTANCE(4872,365547
#define IS_UART_DMA_INSTANCE(4875,365700
#define IS_WWDG_ALL_INSTANCE(4877,365826
#define ADC1_2_IRQn 4893,366516
#define COMP1_2_IRQn 4894,366552
#define COMP1_2_3_IRQn 4895,366589
#define COMP_IRQn 4896,366626
#define COMP4_5_6_IRQn 4897,366663
#define HRTIM1_FLT_IRQn 4898,366702
#define HRTIM1_TIME_IRQn 4899,366741
#define TIM15_IRQn 4900,366780
#define TIM18_DAC2_IRQn 4901,366826
#define TIM17_IRQn 4902,366865
#define TIM16_IRQn 4903,366915
#define TIM6_DAC1_IRQn 4904,366960
#define ADC1_2_IRQHandler 4908,367036
#define COMP1_2_IRQHandler 4909,367084
#define COMP1_2_3_IRQHandler 4910,367133
#define COMP_IRQHandler 4911,367182
#define COMP4_5_6_IRQHandler 4912,367231
#define HRTIM1_FLT_IRQHandler 4913,367282
#define HRTIM1_TIME_IRQHandler 4914,367333
#define TIM15_IRQHandler 4915,367384
#define TIM18_DAC2_IRQHandler 4916,367442
#define TIM17_IRQHandler 4917,367493
#define TIM16_IRQHandler 4918,367555
#define TIM6_DAC1_IRQHandler 4919,367612

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f358xx.h,189647
#define __STM32F358xx_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  TAMP_STAMP_IRQn 97,4732
  RTC_WKUP_IRQn 98,4847
  FLASH_IRQn 99,4962
  RCC_IRQn 100,5077
  EXTI0_IRQn 101,5192
  EXTI1_IRQn 102,5307
  EXTI2_TSC_IRQn 103,5422
  EXTI3_IRQn 104,5537
  EXTI4_IRQn 105,5652
  DMA1_Channel1_IRQn 106,5767
  DMA1_Channel2_IRQn 107,5882
  DMA1_Channel3_IRQn 108,5997
  DMA1_Channel4_IRQn 109,6112
  DMA1_Channel5_IRQn 110,6227
  DMA1_Channel6_IRQn 111,6342
  DMA1_Channel7_IRQn 112,6457
  ADC1_2_IRQn 113,6572
  CAN_TX_IRQn 114,6687
  CAN_RX0_IRQn 115,6802
  CAN_RX1_IRQn 116,6917
  CAN_SCE_IRQn 117,7032
  EXTI9_5_IRQn 118,7147
  TIM1_BRK_TIM15_IRQn 119,7262
  TIM1_UP_TIM16_IRQn 120,7377
  TIM1_TRG_COM_TIM17_IRQn 121,7492
  TIM1_CC_IRQn 122,7607
  TIM2_IRQn 123,7722
  TIM3_IRQn 124,7837
  TIM4_IRQn 125,7952
  I2C1_EV_IRQn 126,8067
  I2C1_ER_IRQn 127,8182
  I2C2_EV_IRQn 128,8297
  I2C2_ER_IRQn 129,8412
  SPI1_IRQn 130,8527
  SPI2_IRQn 131,8642
  USART1_IRQn 132,8757
  USART2_IRQn 133,8872
  USART3_IRQn 134,8987
  EXTI15_10_IRQn 135,9102
  RTC_Alarm_IRQn 136,9217
  TIM8_BRK_IRQn 137,9333
  TIM8_UP_IRQn 138,9448
  TIM8_TRG_COM_IRQn 139,9563
  TIM8_CC_IRQn 140,9678
  ADC3_IRQn 141,9793
  SPI3_IRQn 142,9908
  UART4_IRQn 143,10023
  UART5_IRQn 144,10138
  TIM6_DAC_IRQn 145,10253
  TIM7_IRQn 146,10359
  DMA2_Channel1_IRQn 147,10474
  DMA2_Channel2_IRQn 148,10589
  DMA2_Channel3_IRQn 149,10704
  DMA2_Channel4_IRQn 150,10819
  DMA2_Channel5_IRQn 151,10934
  ADC4_IRQn 152,11049
  COMP1_2_3_IRQn 153,11164
  COMP4_5_6_IRQn 154,11279
  COMP7_IRQn 155,11394
  FPU_IRQn 156,11509
} IRQn_Type;157,11625
  __IO uint32_t ISR;177,11967
  __IO uint32_t IER;178,12082
  __IO uint32_t CR;179,12197
  __IO uint32_t CFGR;180,12312
  uint32_t      RESERVED0;181,12427
  __IO uint32_t SMPR1;182,12542
  __IO uint32_t SMPR2;183,12657
  uint32_t      RESERVED1;184,12772
  __IO uint32_t TR1;185,12887
  __IO uint32_t TR2;186,13002
  __IO uint32_t TR3;187,13117
  uint32_t      RESERVED2;188,13232
  __IO uint32_t SQR1;189,13347
  __IO uint32_t SQR2;190,13462
  __IO uint32_t SQR3;191,13577
  __IO uint32_t SQR4;192,13692
  __IO uint32_t DR;193,13807
  uint32_t      RESERVED3;194,13922
  uint32_t      RESERVED4;195,14037
  __IO uint32_t JSQR;196,14152
  uint32_t      RESERVED5[RESERVED5197,14267
  __IO uint32_t OFR1;198,14382
  __IO uint32_t OFR2;199,14497
  __IO uint32_t OFR3;200,14612
  __IO uint32_t OFR4;201,14727
  uint32_t      RESERVED6[RESERVED6202,14842
  __IO uint32_t JDR1;203,14957
  __IO uint32_t JDR2;204,15072
  __IO uint32_t JDR3;205,15187
  __IO uint32_t JDR4;206,15302
  uint32_t      RESERVED7[RESERVED7207,15417
  __IO uint32_t AWD2CR;208,15532
  __IO uint32_t AWD3CR;209,15647
  uint32_t      RESERVED8;210,15762
  uint32_t      RESERVED9;211,15877
  __IO uint32_t DIFSEL;212,15992
  __IO uint32_t CALFACT;213,16107
} ADC_TypeDef;215,16224
  __IO uint32_t CSR;219,16261
  uint32_t      RESERVED;220,16391
  __IO uint32_t CCR;221,16521
  __IO uint32_t CDR;222,16651
} ADC_Common_TypeDef;224,16861
  __IO uint32_t TIR;231,16962
  __IO uint32_t TDTR;232,17028
  __IO uint32_t TDLR;233,17115
  __IO uint32_t TDHR;234,17176
} CAN_TxMailBox_TypeDef;235,17238
  __IO uint32_t RIR;242,17344
  __IO uint32_t RDTR;243,17420
  __IO uint32_t RDLR;244,17520
  __IO uint32_t RDHR;245,17594
} CAN_FIFOMailBox_TypeDef;246,17669
  __IO uint32_t FR1;253,17780
  __IO uint32_t FR2;254,17837
} CAN_FilterRegister_TypeDef;255,17894
  __IO uint32_t              MCR;262,17993
  __IO uint32_t              MSR;263,18119
  __IO uint32_t              TSR;264,18245
  __IO uint32_t              RF0R;265,18371
  __IO uint32_t              RF1R;266,18497
  __IO uint32_t              IER;267,18623
  __IO uint32_t              ESR;268,18749
  __IO uint32_t              BTR;269,18875
  uint32_t                   RESERVED0[RESERVED0270,19001
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox271,19127
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox272,19253
  uint32_t                   RESERVED1[RESERVED1273,19379
  __IO uint32_t              FMR;274,19505
  __IO uint32_t              FM1R;275,19631
  uint32_t                   RESERVED2;276,19757
  __IO uint32_t              FS1R;277,19883
  uint32_t                   RESERVED3;278,20009
  __IO uint32_t              FFA1R;279,20135
  uint32_t                   RESERVED4;280,20261
  __IO uint32_t              FA1R;281,20387
  uint32_t                   RESERVED5[RESERVED5282,20513
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister283,20639
} CAN_TypeDef;284,20765
  __IO uint32_t CSR;292,20846
} COMP_TypeDef;293,20936
  __IO uint32_t DR;301,21020
  __IO uint8_t  IDR;302,21124
  uint8_t       RESERVED0;303,21228
  uint16_t      RESERVED1;304,21332
  __IO uint32_t CR;305,21436
  uint32_t      RESERVED2;306,21540
  __IO uint32_t INIT;307,21644
  __IO uint32_t POL;308,21748
} CRC_TypeDef;309,21852
  __IO uint32_t CR;317,21942
  __IO uint32_t SWTRIGR;318,22055
  __IO uint32_t DHR12R1;319,22168
  __IO uint32_t DHR12L1;320,22281
  __IO uint32_t DHR8R1;321,22394
  __IO uint32_t DHR12R2;322,22507
  __IO uint32_t DHR12L2;323,22620
  __IO uint32_t DHR8R2;324,22733
  __IO uint32_t DHR12RD;325,22846
  __IO uint32_t DHR12LD;326,22959
  __IO uint32_t DHR8RD;327,23072
  __IO uint32_t DOR1;328,23185
  __IO uint32_t DOR2;329,23298
  __IO uint32_t SR;330,23411
} DAC_TypeDef;331,23524
  __IO uint32_t IDCODE;339,23596
  __IO uint32_t CR;340,23685
  __IO uint32_t APB1FZ;341,23774
  __IO uint32_t APB2FZ;342,23863
}DBGMCU_TypeDef;DBGMCU_TypeDef343,23952
  __IO uint32_t CCR;351,24031
  __IO uint32_t CNDTR;352,24149
  __IO uint32_t CPAR;353,24267
  __IO uint32_t CMAR;354,24385
} DMA_Channel_TypeDef;355,24503
  __IO uint32_t ISR;359,24548
  __IO uint32_t IFCR;360,24666
} DMA_TypeDef;361,24784
  __IO uint32_t IMR;369,24882
  __IO uint32_t EMR;370,24999
  __IO uint32_t RTSR;371,25116
  __IO uint32_t FTSR;372,25233
  __IO uint32_t SWIER;373,25350
  __IO uint32_t PR;374,25467
  uint32_t      RESERVED1;375,25584
  uint32_t      RESERVED2;376,25701
  __IO uint32_t IMR2;377,25818
  __IO uint32_t EMR2;378,25935
  __IO uint32_t RTSR2;379,26052
  __IO uint32_t FTSR2;380,26169
  __IO uint32_t SWIER2;381,26286
  __IO uint32_t PR2;382,26403
}EXTI_TypeDef;EXTI_TypeDef383,26520
  __IO uint32_t ACR;391,26598
  __IO uint32_t KEYR;392,26702
  __IO uint32_t OPTKEYR;393,26806
  __IO uint32_t SR;394,26910
  __IO uint32_t CR;395,27014
  __IO uint32_t AR;396,27118
  uint32_t      RESERVED;397,27222
  __IO uint32_t OBR;398,27326
  __IO uint32_t WRPR;399,27430
} FLASH_TypeDef;401,27536
  __IO uint16_t RDP;408,27621
  __IO uint16_t USER;409,27727
  uint16_t RESERVED0;410,27833
  uint16_t RESERVED1;411,27939
  __IO uint16_t WRP0;412,28045
  __IO uint16_t WRP1;413,28151
  __IO uint16_t WRP2;414,28257
  __IO uint16_t WRP3;415,28363
} OB_TypeDef;416,28469
  __IO uint32_t MODER;424,28550
  __IO uint32_t OTYPER;425,28654
  __IO uint32_t OSPEEDR;426,28758
  __IO uint32_t PUPDR;427,28862
  __IO uint32_t IDR;428,28966
  __IO uint32_t ODR;429,29070
  __IO uint32_t BSRR;430,29174
  __IO uint32_t LCKR;431,29273
  __IO uint32_t AFR[AFR432,29377
  __IO uint32_t BRR;433,29481
}GPIO_TypeDef;GPIO_TypeDef434,29580
  __IO uint32_t CSR;442,29672
} OPAMP_TypeDef;443,29776
  __IO uint32_t CFGR1;451,29872
  __IO uint32_t RCR;452,29985
  __IO uint32_t EXTICR[EXTICR453,30094
  __IO uint32_t CFGR2;454,30209
} SYSCFG_TypeDef;455,30322
  __IO uint32_t CR1;463,30422
  __IO uint32_t CR2;464,30513
  __IO uint32_t OAR1;465,30604
  __IO uint32_t OAR2;466,30695
  __IO uint32_t TIMINGR;467,30786
  __IO uint32_t TIMEOUTR;468,30877
  __IO uint32_t ISR;469,30968
  __IO uint32_t ICR;470,31059
  __IO uint32_t PECR;471,31150
  __IO uint32_t RXDR;472,31241
  __IO uint32_t TXDR;473,31332
}I2C_TypeDef;I2C_TypeDef474,31423
  __IO uint32_t KR;482,31505
  __IO uint32_t PR;483,31582
  __IO uint32_t RLR;484,31659
  __IO uint32_t SR;485,31736
  __IO uint32_t WINR;486,31813
} IWDG_TypeDef;487,31890
  __IO uint32_t CR;495,31967
  __IO uint32_t CSR;496,32054
} PWR_TypeDef;497,32141
  __IO uint32_t CR;504,32225
  __IO uint32_t CFGR;505,32344
  __IO uint32_t CIR;506,32463
  __IO uint32_t APB2RSTR;507,32582
  __IO uint32_t APB1RSTR;508,32701
  __IO uint32_t AHBENR;509,32820
  __IO uint32_t APB2ENR;510,32939
  __IO uint32_t APB1ENR;511,33058
  __IO uint32_t BDCR;512,33177
  __IO uint32_t CSR;513,33296
  __IO uint32_t AHBRSTR;514,33415
  __IO uint32_t CFGR2;515,33534
  __IO uint32_t CFGR3;516,33653
} RCC_TypeDef;517,33772
  __IO uint32_t TR;525,33850
  __IO uint32_t DR;526,33966
  __IO uint32_t CR;527,34082
  __IO uint32_t ISR;528,34198
  __IO uint32_t PRER;529,34314
  __IO uint32_t WUTR;530,34430
  uint32_t RESERVED0;531,34546
  __IO uint32_t ALRMAR;532,34662
  __IO uint32_t ALRMBR;533,34778
  __IO uint32_t WPR;534,34894
  __IO uint32_t SSR;535,35010
  __IO uint32_t SHIFTR;536,35126
  __IO uint32_t TSTR;537,35242
  __IO uint32_t TSDR;538,35358
  __IO uint32_t TSSSR;539,35474
  __IO uint32_t CALR;540,35590
  __IO uint32_t TAFCR;541,35706
  __IO uint32_t ALRMASSR;542,35822
  __IO uint32_t ALRMBSSR;543,35938
  uint32_t RESERVED7;544,36054
  __IO uint32_t BKP0R;545,36170
  __IO uint32_t BKP1R;546,36286
  __IO uint32_t BKP2R;547,36402
  __IO uint32_t BKP3R;548,36518
  __IO uint32_t BKP4R;549,36634
  __IO uint32_t BKP5R;550,36750
  __IO uint32_t BKP6R;551,36866
  __IO uint32_t BKP7R;552,36982
  __IO uint32_t BKP8R;553,37098
  __IO uint32_t BKP9R;554,37214
  __IO uint32_t BKP10R;555,37330
  __IO uint32_t BKP11R;556,37446
  __IO uint32_t BKP12R;557,37562
  __IO uint32_t BKP13R;558,37678
  __IO uint32_t BKP14R;559,37794
  __IO uint32_t BKP15R;560,37910
} RTC_TypeDef;561,38026
  __IO uint32_t CR1;570,38118
  __IO uint32_t CR2;571,38227
  __IO uint32_t SR;572,38336
  __IO uint32_t DR;573,38445
  __IO uint32_t CRCPR;574,38554
  __IO uint32_t RXCRCR;575,38663
  __IO uint32_t TXCRCR;576,38772
  __IO uint32_t I2SCFGR;577,38881
  __IO uint32_t I2SPR;578,38990
} SPI_TypeDef;579,39099
  __IO uint32_t CR1;586,39163
  __IO uint32_t CR2;587,39259
  __IO uint32_t SMCR;588,39355
  __IO uint32_t DIER;589,39451
  __IO uint32_t SR;590,39547
  __IO uint32_t EGR;591,39643
  __IO uint32_t CCMR1;592,39739
  __IO uint32_t CCMR2;593,39835
  __IO uint32_t CCER;594,39931
  __IO uint32_t CNT;595,40027
  __IO uint32_t PSC;596,40123
  __IO uint32_t ARR;597,40219
  __IO uint32_t RCR;598,40315
  __IO uint32_t CCR1;599,40411
  __IO uint32_t CCR2;600,40507
  __IO uint32_t CCR3;601,40603
  __IO uint32_t CCR4;602,40699
  __IO uint32_t BDTR;603,40795
  __IO uint32_t DCR;604,40891
  __IO uint32_t DMAR;605,40987
  __IO uint32_t OR;606,41083
  __IO uint32_t CCMR3;607,41179
  __IO uint32_t CCR5;608,41275
  __IO uint32_t CCR6;609,41371
} TIM_TypeDef;610,41467
  __IO uint32_t CR;617,41558
  __IO uint32_t IER;618,41677
  __IO uint32_t ICR;619,41796
  __IO uint32_t ISR;620,41915
  __IO uint32_t IOHCR;621,42034
  uint32_t      RESERVED1;622,42153
  __IO uint32_t IOASCR;623,42272
  uint32_t      RESERVED2;624,42391
  __IO uint32_t IOSCR;625,42510
  uint32_t      RESERVED3;626,42629
  __IO uint32_t IOCCR;627,42748
  uint32_t      RESERVED4;628,42867
  __IO uint32_t IOGCSR;629,42986
  __IO uint32_t IOGXCR[IOGXCR630,43105
} TSC_TypeDef;631,43227
  __IO uint32_t CR1;639,43345
  __IO uint32_t CR2;640,43441
  __IO uint32_t CR3;641,43537
  __IO uint32_t BRR;642,43633
  __IO uint32_t GTPR;643,43729
  __IO uint32_t RTOR;644,43825
  __IO uint32_t RQR;645,43921
  __IO uint32_t ISR;646,44017
  __IO uint32_t ICR;647,44113
  __IO uint16_t RDR;648,44209
  uint16_t  RESERVED1;649,44305
  __IO uint16_t TDR;650,44401
  uint16_t  RESERVED2;651,44497
} USART_TypeDef;652,44593
  __IO uint32_t CR;659,44671
  __IO uint32_t CFR;660,44752
  __IO uint32_t SR;661,44833
} WWDG_TypeDef;662,44914
#define FLASH_BASE 668,44988
#define CCMDATARAM_BASE 669,45089
#define SRAM_BASE 670,45222
#define PERIPH_BASE 671,45322
#define SRAM_BB_BASE 672,45428
#define PERIPH_BB_BASE 673,45531
#define APB1PERIPH_BASE 677,45675
#define APB2PERIPH_BASE 678,45718
#define AHB1PERIPH_BASE 679,45776
#define AHB2PERIPH_BASE 680,45834
#define AHB3PERIPH_BASE 681,45892
#define TIM2_BASE 684,45978
#define TIM3_BASE 685,46040
#define TIM4_BASE 686,46102
#define TIM6_BASE 687,46164
#define TIM7_BASE 688,46226
#define RTC_BASE 689,46288
#define WWDG_BASE 690,46350
#define IWDG_BASE 691,46412
#define I2S2ext_BASE 692,46474
#define SPI2_BASE 693,46536
#define SPI3_BASE 694,46598
#define I2S3ext_BASE 695,46660
#define USART2_BASE 696,46722
#define USART3_BASE 697,46784
#define UART4_BASE 698,46846
#define UART5_BASE 699,46908
#define I2C1_BASE 700,46970
#define I2C2_BASE 701,47032
#define CAN_BASE 702,47094
#define PWR_BASE 703,47156
#define DAC1_BASE 704,47218
#define DAC_BASE 705,47280
#define SYSCFG_BASE 708,47350
#define COMP1_BASE 709,47412
#define COMP2_BASE 710,47474
#define COMP3_BASE 711,47536
#define COMP4_BASE 712,47598
#define COMP5_BASE 713,47660
#define COMP6_BASE 714,47722
#define COMP7_BASE 715,47784
#define COMP_BASE 716,47846
#define OPAMP1_BASE 717,47888
#define OPAMP2_BASE 718,47950
#define OPAMP3_BASE 719,48012
#define OPAMP4_BASE 720,48074
#define OPAMP_BASE 721,48136
#define EXTI_BASE 722,48179
#define TIM1_BASE 723,48241
#define SPI1_BASE 724,48303
#define TIM8_BASE 725,48365
#define USART1_BASE 726,48427
#define TIM15_BASE 727,48489
#define TIM16_BASE 728,48551
#define TIM17_BASE 729,48613
#define DMA1_BASE 732,48703
#define DMA1_Channel1_BASE 733,48765
#define DMA1_Channel2_BASE 734,48827
#define DMA1_Channel3_BASE 735,48889
#define DMA1_Channel4_BASE 736,48951
#define DMA1_Channel5_BASE 737,49013
#define DMA1_Channel6_BASE 738,49075
#define DMA1_Channel7_BASE 739,49137
#define DMA2_BASE 740,49199
#define DMA2_Channel1_BASE 741,49261
#define DMA2_Channel2_BASE 742,49323
#define DMA2_Channel3_BASE 743,49385
#define DMA2_Channel4_BASE 744,49447
#define DMA2_Channel5_BASE 745,49509
#define RCC_BASE 746,49571
#define FLASH_R_BASE 747,49633
#define OB_BASE 748,49732
#define CRC_BASE 749,49830
#define TSC_BASE 750,49892
#define GPIOA_BASE 753,49982
#define GPIOB_BASE 754,50044
#define GPIOC_BASE 755,50106
#define GPIOD_BASE 756,50168
#define GPIOE_BASE 757,50230
#define GPIOF_BASE 758,50292
#define ADC1_BASE 761,50382
#define ADC2_BASE 762,50444
#define ADC1_2_COMMON_BASE 763,50506
#define ADC3_BASE 764,50568
#define ADC4_BASE 765,50630
#define ADC3_4_COMMON_BASE 766,50692
#define DBGMCU_BASE 768,50756
#define TIM2 776,50925
#define TIM3 777,50982
#define TIM4 778,51039
#define TIM6 779,51096
#define TIM7 780,51153
#define RTC 781,51210
#define WWDG 782,51266
#define IWDG 783,51324
#define I2S2ext 784,51382
#define SPI2 785,51442
#define SPI3 786,51499
#define I2S3ext 787,51556
#define USART2 788,51616
#define USART3 789,51677
#define UART4 790,51738
#define UART5 791,51798
#define I2C1 792,51858
#define I2C2 793,51915
#define CAN 794,51972
#define PWR 795,52028
#define DAC 796,52084
#define DAC1 797,52140
#define COMP 798,52197
#define COMP1 799,52255
#define COMP2 800,52314
#define COMP3 801,52373
#define COMP4 802,52432
#define COMP5 803,52491
#define COMP6 804,52550
#define COMP7 805,52609
#define OPAMP1 806,52668
#define OPAMP 807,52729
#define OPAMP2 808,52789
#define OPAMP3 809,52850
#define OPAMP4 810,52911
#define SYSCFG 811,52972
#define EXTI 812,53034
#define TIM1 813,53092
#define SPI1 814,53149
#define TIM8 815,53206
#define USART1 816,53263
#define TIM15 817,53324
#define TIM16 818,53382
#define TIM17 819,53440
#define DBGMCU 820,53498
#define DMA1 821,53560
#define DMA1_Channel1 822,53617
#define DMA1_Channel2 823,53691
#define DMA1_Channel3 824,53765
#define DMA1_Channel4 825,53839
#define DMA1_Channel5 826,53913
#define DMA1_Channel6 827,53987
#define DMA1_Channel7 828,54061
#define DMA2 829,54135
#define DMA2_Channel1 830,54192
#define DMA2_Channel2 831,54266
#define DMA2_Channel3 832,54340
#define DMA2_Channel4 833,54414
#define DMA2_Channel5 834,54488
#define RCC 835,54562
#define FLASH 836,54618
#define OB 837,54680
#define CRC 838,54734
#define TSC 839,54790
#define GPIOA 840,54846
#define GPIOB 841,54905
#define GPIOC 842,54964
#define GPIOD 843,55023
#define GPIOE 844,55082
#define GPIOF 845,55141
#define ADC1 846,55200
#define ADC2 847,55257
#define ADC3 848,55314
#define ADC4 849,55371
#define ADC1_2_COMMON 850,55428
#define ADC3_4_COMMON 851,55501
#define ADC_ISR_ADRD 876,56464
#define ADC_ISR_EOSMP 877,56550
#define ADC_ISR_EOC 878,56637
#define ADC_ISR_EOS 879,56734
#define ADC_ISR_OVR 880,56844
#define ADC_ISR_JEOC 881,56923
#define ADC_ISR_JEOS 882,57021
#define ADC_ISR_AWD1 883,57132
#define ADC_ISR_AWD2 884,57221
#define ADC_ISR_AWD3 885,57310
#define ADC_ISR_JQOVF 886,57399
#define ADC_IER_RDY 889,57587
#define ADC_IER_EOSMP 890,57684
#define ADC_IER_EOC 891,57783
#define ADC_IER_EOS 892,57892
#define ADC_IER_OVR 893,58014
#define ADC_IER_JEOC 894,58105
#define ADC_IER_JEOS 895,58215
#define ADC_IER_AWD1 896,58338
#define ADC_IER_AWD2 897,58439
#define ADC_IER_AWD3 898,58540
#define ADC_IER_JQOVF 899,58641
#define ADC_CR_ADEN 902,58840
#define ADC_CR_ADDIS 903,58920
#define ADC_CR_ADSTART 904,59001
#define ADC_CR_JADSTART 905,59094
#define ADC_CR_ADSTP 906,59188
#define ADC_CR_JADSTP 907,59280
#define ADC_CR_ADVREGEN 908,59373
#define ADC_CR_ADVREGEN_0 909,59463
#define ADC_CR_ADVREGEN_1 910,59543
#define ADC_CR_ADCALDIF 911,59623
#define ADC_CR_ADCAL 912,59722
#define ADC_CFGR_DMAEN 915,59885
#define ADC_CFGR_DMACFG 916,59959
#define ADC_CFGR_RES 918,60042
#define ADC_CFGR_RES_0 919,60121
#define ADC_CFGR_RES_1 920,60194
#define ADC_CFGR_ALIGN 922,60269
#define ADC_CFGR_EXTSEL 924,60350
#define ADC_CFGR_EXTSEL_0 925,60457
#define ADC_CFGR_EXTSEL_1 926,60532
#define ADC_CFGR_EXTSEL_2 927,60607
#define ADC_CFGR_EXTSEL_3 928,60682
#define ADC_CFGR_EXTEN 930,60759
#define ADC_CFGR_EXTEN_0 931,60890
#define ADC_CFGR_EXTEN_1 932,60965
#define ADC_CFGR_OVRMOD 934,61042
#define ADC_CFGR_CONT 935,61118
#define ADC_CFGR_AUTDLY 936,61238
#define ADC_CFGR_AUTOFF 937,61324
#define ADC_CFGR_DISCEN 938,61402
#define ADC_CFGR_DISCNUM 940,61507
#define ADC_CFGR_DISCNUM_0 941,61603
#define ADC_CFGR_DISCNUM_1 942,61680
#define ADC_CFGR_DISCNUM_2 943,61757
#define ADC_CFGR_JDISCEN 945,61836
#define ADC_CFGR_JQM 946,61938
#define ADC_CFGR_AWD1SGL 947,62017
#define ADC_CFGR_AWD1EN 948,62137
#define ADC_CFGR_JAWD1EN 949,62245
#define ADC_CFGR_JAUTO 950,62354
#define ADC_CFGR_AWD1CH 952,62455
#define ADC_CFGR_AWD1CH_0 953,62554
#define ADC_CFGR_AWD1CH_1 954,62630
#define ADC_CFGR_AWD1CH_2 955,62707
#define ADC_CFGR_AWD1CH_3 956,62784
#define ADC_CFGR_AWD1CH_4 957,62861
#define ADC_SMPR1_SMP0 960,63025
#define ADC_SMPR1_SMP0_0 961,63123
#define ADC_SMPR1_SMP0_1 962,63197
#define ADC_SMPR1_SMP0_2 963,63271
#define ADC_SMPR1_SMP1 965,63347
#define ADC_SMPR1_SMP1_0 966,63445
#define ADC_SMPR1_SMP1_1 967,63519
#define ADC_SMPR1_SMP1_2 968,63593
#define ADC_SMPR1_SMP2 970,63669
#define ADC_SMPR1_SMP2_0 971,63767
#define ADC_SMPR1_SMP2_1 972,63841
#define ADC_SMPR1_SMP2_2 973,63915
#define ADC_SMPR1_SMP3 975,63991
#define ADC_SMPR1_SMP3_0 976,64089
#define ADC_SMPR1_SMP3_1 977,64163
#define ADC_SMPR1_SMP3_2 978,64237
#define ADC_SMPR1_SMP4 980,64313
#define ADC_SMPR1_SMP4_0 981,64411
#define ADC_SMPR1_SMP4_1 982,64485
#define ADC_SMPR1_SMP4_2 983,64559
#define ADC_SMPR1_SMP5 985,64635
#define ADC_SMPR1_SMP5_0 986,64733
#define ADC_SMPR1_SMP5_1 987,64807
#define ADC_SMPR1_SMP5_2 988,64881
#define ADC_SMPR1_SMP6 990,64957
#define ADC_SMPR1_SMP6_0 991,65055
#define ADC_SMPR1_SMP6_1 992,65129
#define ADC_SMPR1_SMP6_2 993,65203
#define ADC_SMPR1_SMP7 995,65279
#define ADC_SMPR1_SMP7_0 996,65377
#define ADC_SMPR1_SMP7_1 997,65451
#define ADC_SMPR1_SMP7_2 998,65525
#define ADC_SMPR1_SMP8 1000,65601
#define ADC_SMPR1_SMP8_0 1001,65699
#define ADC_SMPR1_SMP8_1 1002,65773
#define ADC_SMPR1_SMP8_2 1003,65847
#define ADC_SMPR1_SMP9 1005,65923
#define ADC_SMPR1_SMP9_0 1006,66021
#define ADC_SMPR1_SMP9_1 1007,66095
#define ADC_SMPR1_SMP9_2 1008,66169
#define ADC_SMPR2_SMP10 1011,66330
#define ADC_SMPR2_SMP10_0 1012,66430
#define ADC_SMPR2_SMP10_1 1013,66506
#define ADC_SMPR2_SMP10_2 1014,66582
#define ADC_SMPR2_SMP11 1016,66660
#define ADC_SMPR2_SMP11_0 1017,66760
#define ADC_SMPR2_SMP11_1 1018,66836
#define ADC_SMPR2_SMP11_2 1019,66912
#define ADC_SMPR2_SMP12 1021,66990
#define ADC_SMPR2_SMP12_0 1022,67090
#define ADC_SMPR2_SMP12_1 1023,67166
#define ADC_SMPR2_SMP12_2 1024,67242
#define ADC_SMPR2_SMP13 1026,67320
#define ADC_SMPR2_SMP13_0 1027,67420
#define ADC_SMPR2_SMP13_1 1028,67496
#define ADC_SMPR2_SMP13_2 1029,67572
#define ADC_SMPR2_SMP14 1031,67650
#define ADC_SMPR2_SMP14_0 1032,67750
#define ADC_SMPR2_SMP14_1 1033,67826
#define ADC_SMPR2_SMP14_2 1034,67902
#define ADC_SMPR2_SMP15 1036,67980
#define ADC_SMPR2_SMP15_0 1037,68080
#define ADC_SMPR2_SMP15_1 1038,68156
#define ADC_SMPR2_SMP15_2 1039,68232
#define ADC_SMPR2_SMP16 1041,68310
#define ADC_SMPR2_SMP16_0 1042,68410
#define ADC_SMPR2_SMP16_1 1043,68486
#define ADC_SMPR2_SMP16_2 1044,68562
#define ADC_SMPR2_SMP17 1046,68640
#define ADC_SMPR2_SMP17_0 1047,68740
#define ADC_SMPR2_SMP17_1 1048,68816
#define ADC_SMPR2_SMP17_2 1049,68892
#define ADC_SMPR2_SMP18 1051,68970
#define ADC_SMPR2_SMP18_0 1052,69070
#define ADC_SMPR2_SMP18_1 1053,69146
#define ADC_SMPR2_SMP18_2 1054,69222
#define ADC_TR1_LT1 1057,69383
#define ADC_TR1_LT1_0 1058,69481
#define ADC_TR1_LT1_1 1059,69555
#define ADC_TR1_LT1_2 1060,69629
#define ADC_TR1_LT1_3 1061,69703
#define ADC_TR1_LT1_4 1062,69777
#define ADC_TR1_LT1_5 1063,69851
#define ADC_TR1_LT1_6 1064,69925
#define ADC_TR1_LT1_7 1065,69999
#define ADC_TR1_LT1_8 1066,70073
#define ADC_TR1_LT1_9 1067,70147
#define ADC_TR1_LT1_10 1068,70221
#define ADC_TR1_LT1_11 1069,70296
#define ADC_TR1_HT1 1071,70373
#define ADC_TR1_HT1_0 1072,70472
#define ADC_TR1_HT1_1 1073,70546
#define ADC_TR1_HT1_2 1074,70620
#define ADC_TR1_HT1_3 1075,70694
#define ADC_TR1_HT1_4 1076,70768
#define ADC_TR1_HT1_5 1077,70842
#define ADC_TR1_HT1_6 1078,70916
#define ADC_TR1_HT1_7 1079,70990
#define ADC_TR1_HT1_8 1080,71064
#define ADC_TR1_HT1_9 1081,71138
#define ADC_TR1_HT1_10 1082,71212
#define ADC_TR1_HT1_11 1083,71287
#define ADC_TR2_LT2 1086,71447
#define ADC_TR2_LT2_0 1087,71545
#define ADC_TR2_LT2_1 1088,71619
#define ADC_TR2_LT2_2 1089,71693
#define ADC_TR2_LT2_3 1090,71767
#define ADC_TR2_LT2_4 1091,71841
#define ADC_TR2_LT2_5 1092,71915
#define ADC_TR2_LT2_6 1093,71989
#define ADC_TR2_LT2_7 1094,72063
#define ADC_TR2_HT2 1096,72139
#define ADC_TR2_HT2_0 1097,72238
#define ADC_TR2_HT2_1 1098,72312
#define ADC_TR2_HT2_2 1099,72386
#define ADC_TR2_HT2_3 1100,72460
#define ADC_TR2_HT2_4 1101,72534
#define ADC_TR2_HT2_5 1102,72608
#define ADC_TR2_HT2_6 1103,72682
#define ADC_TR2_HT2_7 1104,72756
#define ADC_TR3_LT3 1107,72915
#define ADC_TR3_LT3_0 1108,73013
#define ADC_TR3_LT3_1 1109,73087
#define ADC_TR3_LT3_2 1110,73161
#define ADC_TR3_LT3_3 1111,73235
#define ADC_TR3_LT3_4 1112,73309
#define ADC_TR3_LT3_5 1113,73383
#define ADC_TR3_LT3_6 1114,73457
#define ADC_TR3_LT3_7 1115,73531
#define ADC_TR3_HT3 1117,73607
#define ADC_TR3_HT3_0 1118,73706
#define ADC_TR3_HT3_1 1119,73780
#define ADC_TR3_HT3_2 1120,73854
#define ADC_TR3_HT3_3 1121,73928
#define ADC_TR3_HT3_4 1122,74002
#define ADC_TR3_HT3_5 1123,74076
#define ADC_TR3_HT3_6 1124,74150
#define ADC_TR3_HT3_7 1125,74224
#define ADC_SQR1_L 1128,74384
#define ADC_SQR1_L_0 1129,74480
#define ADC_SQR1_L_1 1130,74552
#define ADC_SQR1_L_2 1131,74624
#define ADC_SQR1_L_3 1132,74696
#define ADC_SQR1_SQ1 1134,74770
#define ADC_SQR1_SQ1_0 1135,74869
#define ADC_SQR1_SQ1_1 1136,74943
#define ADC_SQR1_SQ1_2 1137,75017
#define ADC_SQR1_SQ1_3 1138,75091
#define ADC_SQR1_SQ1_4 1139,75165
#define ADC_SQR1_SQ2 1141,75241
#define ADC_SQR1_SQ2_0 1142,75340
#define ADC_SQR1_SQ2_1 1143,75414
#define ADC_SQR1_SQ2_2 1144,75488
#define ADC_SQR1_SQ2_3 1145,75562
#define ADC_SQR1_SQ2_4 1146,75636
#define ADC_SQR1_SQ3 1148,75712
#define ADC_SQR1_SQ3_0 1149,75811
#define ADC_SQR1_SQ3_1 1150,75885
#define ADC_SQR1_SQ3_2 1151,75959
#define ADC_SQR1_SQ3_3 1152,76033
#define ADC_SQR1_SQ3_4 1153,76107
#define ADC_SQR1_SQ4 1155,76183
#define ADC_SQR1_SQ4_0 1156,76282
#define ADC_SQR1_SQ4_1 1157,76356
#define ADC_SQR1_SQ4_2 1158,76430
#define ADC_SQR1_SQ4_3 1159,76504
#define ADC_SQR1_SQ4_4 1160,76578
#define ADC_SQR2_SQ5 1163,76738
#define ADC_SQR2_SQ5_0 1164,76837
#define ADC_SQR2_SQ5_1 1165,76911
#define ADC_SQR2_SQ5_2 1166,76985
#define ADC_SQR2_SQ5_3 1167,77059
#define ADC_SQR2_SQ5_4 1168,77133
#define ADC_SQR2_SQ6 1170,77209
#define ADC_SQR2_SQ6_0 1171,77308
#define ADC_SQR2_SQ6_1 1172,77382
#define ADC_SQR2_SQ6_2 1173,77456
#define ADC_SQR2_SQ6_3 1174,77530
#define ADC_SQR2_SQ6_4 1175,77604
#define ADC_SQR2_SQ7 1177,77680
#define ADC_SQR2_SQ7_0 1178,77779
#define ADC_SQR2_SQ7_1 1179,77853
#define ADC_SQR2_SQ7_2 1180,77927
#define ADC_SQR2_SQ7_3 1181,78001
#define ADC_SQR2_SQ7_4 1182,78075
#define ADC_SQR2_SQ8 1184,78151
#define ADC_SQR2_SQ8_0 1185,78250
#define ADC_SQR2_SQ8_1 1186,78324
#define ADC_SQR2_SQ8_2 1187,78398
#define ADC_SQR2_SQ8_3 1188,78472
#define ADC_SQR2_SQ8_4 1189,78546
#define ADC_SQR2_SQ9 1191,78622
#define ADC_SQR2_SQ9_0 1192,78721
#define ADC_SQR2_SQ9_1 1193,78795
#define ADC_SQR2_SQ9_2 1194,78869
#define ADC_SQR2_SQ9_3 1195,78943
#define ADC_SQR2_SQ9_4 1196,79017
#define ADC_SQR3_SQ10 1199,79177
#define ADC_SQR3_SQ10_0 1200,79277
#define ADC_SQR3_SQ10_1 1201,79352
#define ADC_SQR3_SQ10_2 1202,79427
#define ADC_SQR3_SQ10_3 1203,79502
#define ADC_SQR3_SQ10_4 1204,79577
#define ADC_SQR3_SQ11 1206,79654
#define ADC_SQR3_SQ11_0 1207,79754
#define ADC_SQR3_SQ11_1 1208,79829
#define ADC_SQR3_SQ11_2 1209,79904
#define ADC_SQR3_SQ11_3 1210,79979
#define ADC_SQR3_SQ11_4 1211,80054
#define ADC_SQR3_SQ12 1213,80131
#define ADC_SQR3_SQ12_0 1214,80231
#define ADC_SQR3_SQ12_1 1215,80306
#define ADC_SQR3_SQ12_2 1216,80381
#define ADC_SQR3_SQ12_3 1217,80456
#define ADC_SQR3_SQ12_4 1218,80531
#define ADC_SQR3_SQ13 1220,80608
#define ADC_SQR3_SQ13_0 1221,80708
#define ADC_SQR3_SQ13_1 1222,80783
#define ADC_SQR3_SQ13_2 1223,80858
#define ADC_SQR3_SQ13_3 1224,80933
#define ADC_SQR3_SQ13_4 1225,81008
#define ADC_SQR3_SQ14 1227,81085
#define ADC_SQR3_SQ14_0 1228,81185
#define ADC_SQR3_SQ14_1 1229,81260
#define ADC_SQR3_SQ14_2 1230,81335
#define ADC_SQR3_SQ14_3 1231,81410
#define ADC_SQR3_SQ14_4 1232,81485
#define ADC_SQR4_SQ15 1235,81646
#define ADC_SQR4_SQ15_0 1236,81746
#define ADC_SQR4_SQ15_1 1237,81821
#define ADC_SQR4_SQ15_2 1238,81896
#define ADC_SQR4_SQ15_3 1239,81971
#define ADC_SQR4_SQ15_4 1240,82046
#define ADC_SQR4_SQ16 1242,82124
#define ADC_SQR4_SQ16_0 1243,82224
#define ADC_SQR4_SQ16_1 1244,82299
#define ADC_SQR4_SQ16_2 1245,82374
#define ADC_SQR4_SQ16_3 1246,82449
#define ADC_SQR4_SQ16_4 1247,82524
#define ADC_DR_RDATA 1249,82681
#define ADC_DR_RDATA_0 1250,82768
#define ADC_DR_RDATA_1 1251,82844
#define ADC_DR_RDATA_2 1252,82920
#define ADC_DR_RDATA_3 1253,82996
#define ADC_DR_RDATA_4 1254,83072
#define ADC_DR_RDATA_5 1255,83148
#define ADC_DR_RDATA_6 1256,83224
#define ADC_DR_RDATA_7 1257,83300
#define ADC_DR_RDATA_8 1258,83376
#define ADC_DR_RDATA_9 1259,83452
#define ADC_DR_RDATA_10 1260,83528
#define ADC_DR_RDATA_11 1261,83605
#define ADC_DR_RDATA_12 1262,83682
#define ADC_DR_RDATA_13 1263,83759
#define ADC_DR_RDATA_14 1264,83836
#define ADC_DR_RDATA_15 1265,83913
#define ADC_JSQR_JL 1268,84076
#define ADC_JSQR_JL_0 1269,84173
#define ADC_JSQR_JL_1 1270,84246
#define ADC_JSQR_JEXTSEL 1272,84321
#define ADC_JSQR_JEXTSEL_0 1273,84431
#define ADC_JSQR_JEXTSEL_1 1274,84509
#define ADC_JSQR_JEXTSEL_2 1275,84587
#define ADC_JSQR_JEXTSEL_3 1276,84665
#define ADC_JSQR_JEXTEN 1278,84745
#define ADC_JSQR_JEXTEN_0 1279,84878
#define ADC_JSQR_JEXTEN_1 1280,84955
#define ADC_JSQR_JSQ1 1282,85034
#define ADC_JSQR_JSQ1_0 1283,85134
#define ADC_JSQR_JSQ1_1 1284,85209
#define ADC_JSQR_JSQ1_2 1285,85284
#define ADC_JSQR_JSQ1_3 1286,85359
#define ADC_JSQR_JSQ1_4 1287,85434
#define ADC_JSQR_JSQ2 1289,85511
#define ADC_JSQR_JSQ2_0 1290,85611
#define ADC_JSQR_JSQ2_1 1291,85686
#define ADC_JSQR_JSQ2_2 1292,85761
#define ADC_JSQR_JSQ2_3 1293,85836
#define ADC_JSQR_JSQ2_4 1294,85911
#define ADC_JSQR_JSQ3 1296,85988
#define ADC_JSQR_JSQ3_0 1297,86088
#define ADC_JSQR_JSQ3_1 1298,86163
#define ADC_JSQR_JSQ3_2 1299,86238
#define ADC_JSQR_JSQ3_3 1300,86313
#define ADC_JSQR_JSQ3_4 1301,86388
#define ADC_JSQR_JSQ4 1303,86465
#define ADC_JSQR_JSQ4_0 1304,86565
#define ADC_JSQR_JSQ4_1 1305,86640
#define ADC_JSQR_JSQ4_2 1306,86715
#define ADC_JSQR_JSQ4_3 1307,86790
#define ADC_JSQR_JSQ4_4 1308,86865
#define ADC_OFR1_OFFSET1 1311,87026
#define ADC_OFR1_OFFSET1_0 1312,87153
#define ADC_OFR1_OFFSET1_1 1313,87231
#define ADC_OFR1_OFFSET1_2 1314,87309
#define ADC_OFR1_OFFSET1_3 1315,87387
#define ADC_OFR1_OFFSET1_4 1316,87465
#define ADC_OFR1_OFFSET1_5 1317,87543
#define ADC_OFR1_OFFSET1_6 1318,87621
#define ADC_OFR1_OFFSET1_7 1319,87699
#define ADC_OFR1_OFFSET1_8 1320,87777
#define ADC_OFR1_OFFSET1_9 1321,87855
#define ADC_OFR1_OFFSET1_10 1322,87933
#define ADC_OFR1_OFFSET1_11 1323,88012
#define ADC_OFR1_OFFSET1_CH 1325,88093
#define ADC_OFR1_OFFSET1_CH_0 1326,88201
#define ADC_OFR1_OFFSET1_CH_1 1327,88285
#define ADC_OFR1_OFFSET1_CH_2 1328,88369
#define ADC_OFR1_OFFSET1_CH_3 1329,88453
#define ADC_OFR1_OFFSET1_CH_4 1330,88537
#define ADC_OFR1_OFFSET1_EN 1332,88623
#define ADC_OFR2_OFFSET2 1335,88789
#define ADC_OFR2_OFFSET2_0 1336,88916
#define ADC_OFR2_OFFSET2_1 1337,88994
#define ADC_OFR2_OFFSET2_2 1338,89072
#define ADC_OFR2_OFFSET2_3 1339,89150
#define ADC_OFR2_OFFSET2_4 1340,89228
#define ADC_OFR2_OFFSET2_5 1341,89306
#define ADC_OFR2_OFFSET2_6 1342,89384
#define ADC_OFR2_OFFSET2_7 1343,89462
#define ADC_OFR2_OFFSET2_8 1344,89540
#define ADC_OFR2_OFFSET2_9 1345,89618
#define ADC_OFR2_OFFSET2_10 1346,89696
#define ADC_OFR2_OFFSET2_11 1347,89775
#define ADC_OFR2_OFFSET2_CH 1349,89856
#define ADC_OFR2_OFFSET2_CH_0 1350,89964
#define ADC_OFR2_OFFSET2_CH_1 1351,90048
#define ADC_OFR2_OFFSET2_CH_2 1352,90132
#define ADC_OFR2_OFFSET2_CH_3 1353,90216
#define ADC_OFR2_OFFSET2_CH_4 1354,90300
#define ADC_OFR2_OFFSET2_EN 1356,90386
#define ADC_OFR3_OFFSET3 1359,90552
#define ADC_OFR3_OFFSET3_0 1360,90679
#define ADC_OFR3_OFFSET3_1 1361,90757
#define ADC_OFR3_OFFSET3_2 1362,90835
#define ADC_OFR3_OFFSET3_3 1363,90913
#define ADC_OFR3_OFFSET3_4 1364,90991
#define ADC_OFR3_OFFSET3_5 1365,91069
#define ADC_OFR3_OFFSET3_6 1366,91147
#define ADC_OFR3_OFFSET3_7 1367,91225
#define ADC_OFR3_OFFSET3_8 1368,91303
#define ADC_OFR3_OFFSET3_9 1369,91381
#define ADC_OFR3_OFFSET3_10 1370,91459
#define ADC_OFR3_OFFSET3_11 1371,91538
#define ADC_OFR3_OFFSET3_CH 1373,91619
#define ADC_OFR3_OFFSET3_CH_0 1374,91727
#define ADC_OFR3_OFFSET3_CH_1 1375,91811
#define ADC_OFR3_OFFSET3_CH_2 1376,91895
#define ADC_OFR3_OFFSET3_CH_3 1377,91979
#define ADC_OFR3_OFFSET3_CH_4 1378,92063
#define ADC_OFR3_OFFSET3_EN 1380,92149
#define ADC_OFR4_OFFSET4 1383,92315
#define ADC_OFR4_OFFSET4_0 1384,92442
#define ADC_OFR4_OFFSET4_1 1385,92520
#define ADC_OFR4_OFFSET4_2 1386,92598
#define ADC_OFR4_OFFSET4_3 1387,92676
#define ADC_OFR4_OFFSET4_4 1388,92754
#define ADC_OFR4_OFFSET4_5 1389,92832
#define ADC_OFR4_OFFSET4_6 1390,92910
#define ADC_OFR4_OFFSET4_7 1391,92988
#define ADC_OFR4_OFFSET4_8 1392,93066
#define ADC_OFR4_OFFSET4_9 1393,93144
#define ADC_OFR4_OFFSET4_10 1394,93222
#define ADC_OFR4_OFFSET4_11 1395,93301
#define ADC_OFR4_OFFSET4_CH 1397,93382
#define ADC_OFR4_OFFSET4_CH_0 1398,93490
#define ADC_OFR4_OFFSET4_CH_1 1399,93574
#define ADC_OFR4_OFFSET4_CH_2 1400,93658
#define ADC_OFR4_OFFSET4_CH_3 1401,93742
#define ADC_OFR4_OFFSET4_CH_4 1402,93826
#define ADC_OFR4_OFFSET4_EN 1404,93912
#define ADC_JDR1_JDATA 1407,94078
#define ADC_JDR1_JDATA_0 1408,94156
#define ADC_JDR1_JDATA_1 1409,94232
#define ADC_JDR1_JDATA_2 1410,94308
#define ADC_JDR1_JDATA_3 1411,94384
#define ADC_JDR1_JDATA_4 1412,94460
#define ADC_JDR1_JDATA_5 1413,94536
#define ADC_JDR1_JDATA_6 1414,94612
#define ADC_JDR1_JDATA_7 1415,94688
#define ADC_JDR1_JDATA_8 1416,94764
#define ADC_JDR1_JDATA_9 1417,94840
#define ADC_JDR1_JDATA_10 1418,94916
#define ADC_JDR1_JDATA_11 1419,94993
#define ADC_JDR1_JDATA_12 1420,95070
#define ADC_JDR1_JDATA_13 1421,95147
#define ADC_JDR1_JDATA_14 1422,95224
#define ADC_JDR1_JDATA_15 1423,95301
#define ADC_JDR2_JDATA 1426,95464
#define ADC_JDR2_JDATA_0 1427,95542
#define ADC_JDR2_JDATA_1 1428,95618
#define ADC_JDR2_JDATA_2 1429,95694
#define ADC_JDR2_JDATA_3 1430,95770
#define ADC_JDR2_JDATA_4 1431,95846
#define ADC_JDR2_JDATA_5 1432,95922
#define ADC_JDR2_JDATA_6 1433,95998
#define ADC_JDR2_JDATA_7 1434,96074
#define ADC_JDR2_JDATA_8 1435,96150
#define ADC_JDR2_JDATA_9 1436,96226
#define ADC_JDR2_JDATA_10 1437,96302
#define ADC_JDR2_JDATA_11 1438,96379
#define ADC_JDR2_JDATA_12 1439,96456
#define ADC_JDR2_JDATA_13 1440,96533
#define ADC_JDR2_JDATA_14 1441,96610
#define ADC_JDR2_JDATA_15 1442,96687
#define ADC_JDR3_JDATA 1445,96850
#define ADC_JDR3_JDATA_0 1446,96928
#define ADC_JDR3_JDATA_1 1447,97004
#define ADC_JDR3_JDATA_2 1448,97080
#define ADC_JDR3_JDATA_3 1449,97156
#define ADC_JDR3_JDATA_4 1450,97232
#define ADC_JDR3_JDATA_5 1451,97308
#define ADC_JDR3_JDATA_6 1452,97384
#define ADC_JDR3_JDATA_7 1453,97460
#define ADC_JDR3_JDATA_8 1454,97536
#define ADC_JDR3_JDATA_9 1455,97612
#define ADC_JDR3_JDATA_10 1456,97688
#define ADC_JDR3_JDATA_11 1457,97765
#define ADC_JDR3_JDATA_12 1458,97842
#define ADC_JDR3_JDATA_13 1459,97919
#define ADC_JDR3_JDATA_14 1460,97996
#define ADC_JDR3_JDATA_15 1461,98073
#define ADC_JDR4_JDATA 1464,98236
#define ADC_JDR4_JDATA_0 1465,98314
#define ADC_JDR4_JDATA_1 1466,98390
#define ADC_JDR4_JDATA_2 1467,98466
#define ADC_JDR4_JDATA_3 1468,98542
#define ADC_JDR4_JDATA_4 1469,98618
#define ADC_JDR4_JDATA_5 1470,98694
#define ADC_JDR4_JDATA_6 1471,98770
#define ADC_JDR4_JDATA_7 1472,98846
#define ADC_JDR4_JDATA_8 1473,98922
#define ADC_JDR4_JDATA_9 1474,98998
#define ADC_JDR4_JDATA_10 1475,99074
#define ADC_JDR4_JDATA_11 1476,99151
#define ADC_JDR4_JDATA_12 1477,99228
#define ADC_JDR4_JDATA_13 1478,99305
#define ADC_JDR4_JDATA_14 1479,99382
#define ADC_JDR4_JDATA_15 1480,99459
#define ADC_AWD2CR_AWD2CH 1483,99624
#define ADC_AWD2CR_AWD2CH_0 1484,99725
#define ADC_AWD2CR_AWD2CH_1 1485,99803
#define ADC_AWD2CR_AWD2CH_2 1486,99881
#define ADC_AWD2CR_AWD2CH_3 1487,99959
#define ADC_AWD2CR_AWD2CH_4 1488,100037
#define ADC_AWD2CR_AWD2CH_5 1489,100115
#define ADC_AWD2CR_AWD2CH_6 1490,100193
#define ADC_AWD2CR_AWD2CH_7 1491,100271
#define ADC_AWD2CR_AWD2CH_8 1492,100349
#define ADC_AWD2CR_AWD2CH_9 1493,100427
#define ADC_AWD2CR_AWD2CH_10 1494,100505
#define ADC_AWD2CR_AWD2CH_11 1495,100584
#define ADC_AWD2CR_AWD2CH_12 1496,100663
#define ADC_AWD2CR_AWD2CH_13 1497,100742
#define ADC_AWD2CR_AWD2CH_14 1498,100821
#define ADC_AWD2CR_AWD2CH_15 1499,100900
#define ADC_AWD2CR_AWD2CH_16 1500,100979
#define ADC_AWD2CR_AWD2CH_17 1501,101058
#define ADC_AWD3CR_AWD3CH 1504,101225
#define ADC_AWD3CR_AWD3CH_0 1505,101326
#define ADC_AWD3CR_AWD3CH_1 1506,101404
#define ADC_AWD3CR_AWD3CH_2 1507,101482
#define ADC_AWD3CR_AWD3CH_3 1508,101560
#define ADC_AWD3CR_AWD3CH_4 1509,101638
#define ADC_AWD3CR_AWD3CH_5 1510,101716
#define ADC_AWD3CR_AWD3CH_6 1511,101794
#define ADC_AWD3CR_AWD3CH_7 1512,101872
#define ADC_AWD3CR_AWD3CH_8 1513,101950
#define ADC_AWD3CR_AWD3CH_9 1514,102028
#define ADC_AWD3CR_AWD3CH_10 1515,102106
#define ADC_AWD3CR_AWD3CH_11 1516,102185
#define ADC_AWD3CR_AWD3CH_12 1517,102264
#define ADC_AWD3CR_AWD3CH_13 1518,102343
#define ADC_AWD3CR_AWD3CH_14 1519,102422
#define ADC_AWD3CR_AWD3CH_15 1520,102501
#define ADC_AWD3CR_AWD3CH_16 1521,102580
#define ADC_AWD3CR_AWD3CH_17 1522,102659
#define ADC_DIFSEL_DIFSEL 1525,102826
#define ADC_DIFSEL_DIFSEL_0 1526,102931
#define ADC_DIFSEL_DIFSEL_1 1527,103009
#define ADC_DIFSEL_DIFSEL_2 1528,103087
#define ADC_DIFSEL_DIFSEL_3 1529,103165
#define ADC_DIFSEL_DIFSEL_4 1530,103243
#define ADC_DIFSEL_DIFSEL_5 1531,103321
#define ADC_DIFSEL_DIFSEL_6 1532,103399
#define ADC_DIFSEL_DIFSEL_7 1533,103477
#define ADC_DIFSEL_DIFSEL_8 1534,103555
#define ADC_DIFSEL_DIFSEL_9 1535,103633
#define ADC_DIFSEL_DIFSEL_10 1536,103711
#define ADC_DIFSEL_DIFSEL_11 1537,103790
#define ADC_DIFSEL_DIFSEL_12 1538,103869
#define ADC_DIFSEL_DIFSEL_13 1539,103948
#define ADC_DIFSEL_DIFSEL_14 1540,104027
#define ADC_DIFSEL_DIFSEL_15 1541,104106
#define ADC_DIFSEL_DIFSEL_16 1542,104185
#define ADC_DIFSEL_DIFSEL_17 1543,104264
#define ADC_CALFACT_CALFACT_S 1546,104432
#define ADC_CALFACT_CALFACT_S_0 1547,104541
#define ADC_CALFACT_CALFACT_S_1 1548,104625
#define ADC_CALFACT_CALFACT_S_2 1549,104709
#define ADC_CALFACT_CALFACT_S_3 1550,104793
#define ADC_CALFACT_CALFACT_S_4 1551,104877
#define ADC_CALFACT_CALFACT_S_5 1552,104961
#define ADC_CALFACT_CALFACT_S_6 1553,105045
#define ADC_CALFACT_CALFACT_D 1554,105129
#define ADC_CALFACT_CALFACT_D_0 1555,105238
#define ADC_CALFACT_CALFACT_D_1 1556,105322
#define ADC_CALFACT_CALFACT_D_2 1557,105406
#define ADC_CALFACT_CALFACT_D_3 1558,105490
#define ADC_CALFACT_CALFACT_D_4 1559,105574
#define ADC_CALFACT_CALFACT_D_5 1560,105658
#define ADC_CALFACT_CALFACT_D_6 1561,105742
#define ADC12_CSR_ADRDY_MST 1565,105995
#define ADC12_CSR_ADRDY_EOSMP_MST 1566,106080
#define ADC12_CSR_ADRDY_EOC_MST 1567,106193
#define ADC12_CSR_ADRDY_EOS_MST 1568,106305
#define ADC12_CSR_ADRDY_OVR_MST 1569,106420
#define ADC12_CSR_ADRDY_JEOC_MST 1570,106519
#define ADC12_CSR_ADRDY_JEOS_MST 1571,106632
#define ADC12_CSR_AWD1_MST 1572,106748
#define ADC12_CSR_AWD2_MST 1573,106857
#define ADC12_CSR_AWD3_MST 1574,106966
#define ADC12_CSR_JQOVF_MST 1575,107075
#define ADC12_CSR_ADRDY_SLV 1576,107198
#define ADC12_CSR_ADRDY_EOSMP_SLV 1577,107282
#define ADC12_CSR_ADRDY_EOC_SLV 1578,107394
#define ADC12_CSR_ADRDY_EOS_SLV 1579,107505
#define ADC12_CSR_ADRDY_OVR_SLV 1580,107619
#define ADC12_CSR_ADRDY_JEOC_SLV 1581,107717
#define ADC12_CSR_ADRDY_JEOS_SLV 1582,107829
#define ADC12_CSR_AWD1_SLV 1583,107944
#define ADC12_CSR_AWD2_SLV 1584,108052
#define ADC12_CSR_AWD3_SLV 1585,108160
#define ADC12_CSR_JQOVF_SLV 1586,108268
#define ADC34_CSR_ADRDY_MST 1589,108477
#define ADC34_CSR_ADRDY_EOSMP_MST 1590,108562
#define ADC34_CSR_ADRDY_EOC_MST 1591,108675
#define ADC34_CSR_ADRDY_EOS_MST 1592,108787
#define ADC34_CSR_ADRDY_OVR_MST 1593,108902
#define ADC34_CSR_ADRDY_JEOC_MST 1594,109001
#define ADC34_CSR_ADRDY_JEOS_MST 1595,109114
#define ADC34_CSR_AWD1_MST 1596,109230
#define ADC34_CSR_AWD2_MST 1597,109339
#define ADC34_CSR_AWD3_MST 1598,109448
#define ADC34_CSR_JQOVF_MST 1599,109557
#define ADC34_CSR_ADRDY_SLV 1600,109680
#define ADC34_CSR_ADRDY_EOSMP_SLV 1601,109764
#define ADC34_CSR_ADRDY_EOC_SLV 1602,109876
#define ADC34_CSR_ADRDY_EOS_SLV 1603,109987
#define ADC12_CSR_ADRDY_OVR_SLV 1604,110101
#define ADC34_CSR_ADRDY_JEOC_SLV 1605,110199
#define ADC34_CSR_ADRDY_JEOS_SLV 1606,110311
#define ADC34_CSR_AWD1_SLV 1607,110426
#define ADC34_CSR_AWD2_SLV 1608,110534
#define ADC34_CSR_AWD3_SLV 1609,110642
#define ADC34_CSR_JQOVF_SLV 1610,110750
#define ADC12_CCR_MULTI 1613,110957
#define ADC12_CCR_MULTI_0 1614,111050
#define ADC12_CCR_MULTI_1 1615,111130
#define ADC12_CCR_MULTI_2 1616,111210
#define ADC12_CCR_MULTI_3 1617,111290
#define ADC12_CCR_MULTI_4 1618,111370
#define ADC12_CCR_DELAY 1619,111450
#define ADC12_CCR_DELAY_0 1620,111550
#define ADC12_CCR_DELAY_1 1621,111630
#define ADC12_CCR_DELAY_2 1622,111710
#define ADC12_CCR_DELAY_3 1623,111790
#define ADC12_CCR_DMACFG 1624,111870
#define ADC12_CCR_MDMA 1625,111975
#define ADC12_CCR_MDMA_0 1626,112071
#define ADC12_CCR_MDMA_1 1627,112150
#define ADC12_CCR_CKMODE 1628,112229
#define ADC12_CCR_CKMODE_0 1629,112312
#define ADC12_CCR_CKMODE_1 1630,112393
#define ADC12_CCR_VREFEN 1631,112474
#define ADC12_CCR_TSEN 1632,112557
#define ADC12_CCR_VBATEN 1633,112651
#define ADC34_CCR_MULTI 1636,112816
#define ADC34_CCR_MULTI_0 1637,112909
#define ADC34_CCR_MULTI_1 1638,112989
#define ADC34_CCR_MULTI_2 1639,113069
#define ADC34_CCR_MULTI_3 1640,113149
#define ADC34_CCR_MULTI_4 1641,113229
#define ADC34_CCR_DELAY 1643,113311
#define ADC34_CCR_DELAY_0 1644,113411
#define ADC34_CCR_DELAY_1 1645,113491
#define ADC34_CCR_DELAY_2 1646,113571
#define ADC34_CCR_DELAY_3 1647,113651
#define ADC34_CCR_DMACFG 1649,113733
#define ADC34_CCR_MDMA 1650,113838
#define ADC34_CCR_MDMA_0 1651,113934
#define ADC34_CCR_MDMA_1 1652,114013
#define ADC34_CCR_CKMODE 1654,114094
#define ADC34_CCR_CKMODE_0 1655,114177
#define ADC34_CCR_CKMODE_1 1656,114258
#define ADC34_CCR_VREFEN 1658,114341
#define ADC34_CCR_TSEN 1659,114424
#define ADC34_CCR_VBATEN 1660,114518
#define ADC12_CDR_RDATA_MST 1663,114683
#define ADC12_CDR_RDATA_MST_0 1664,114782
#define ADC12_CDR_RDATA_MST_1 1665,114866
#define ADC12_CDR_RDATA_MST_2 1666,114950
#define ADC12_CDR_RDATA_MST_3 1667,115034
#define ADC12_CDR_RDATA_MST_4 1668,115118
#define ADC12_CDR_RDATA_MST_5 1669,115202
#define ADC12_CDR_RDATA_MST_6 1670,115286
#define ADC12_CDR_RDATA_MST_7 1671,115370
#define ADC12_CDR_RDATA_MST_8 1672,115454
#define ADC12_CDR_RDATA_MST_9 1673,115538
#define ADC12_CDR_RDATA_MST_10 1674,115622
#define ADC12_CDR_RDATA_MST_11 1675,115707
#define ADC12_CDR_RDATA_MST_12 1676,115792
#define ADC12_CDR_RDATA_MST_13 1677,115877
#define ADC12_CDR_RDATA_MST_14 1678,115962
#define ADC12_CDR_RDATA_MST_15 1679,116047
#define ADC12_CDR_RDATA_SLV 1681,116134
#define ADC12_CDR_RDATA_SLV_0 1682,116233
#define ADC12_CDR_RDATA_SLV_1 1683,116317
#define ADC12_CDR_RDATA_SLV_2 1684,116401
#define ADC12_CDR_RDATA_SLV_3 1685,116485
#define ADC12_CDR_RDATA_SLV_4 1686,116569
#define ADC12_CDR_RDATA_SLV_5 1687,116653
#define ADC12_CDR_RDATA_SLV_6 1688,116737
#define ADC12_CDR_RDATA_SLV_7 1689,116821
#define ADC12_CDR_RDATA_SLV_8 1690,116905
#define ADC12_CDR_RDATA_SLV_9 1691,116989
#define ADC12_CDR_RDATA_SLV_10 1692,117073
#define ADC12_CDR_RDATA_SLV_11 1693,117158
#define ADC12_CDR_RDATA_SLV_12 1694,117243
#define ADC12_CDR_RDATA_SLV_13 1695,117328
#define ADC12_CDR_RDATA_SLV_14 1696,117413
#define ADC12_CDR_RDATA_SLV_15 1697,117498
#define ADC34_CDR_RDATA_MST 1700,117668
#define ADC34_CDR_RDATA_MST_0 1701,117767
#define ADC34_CDR_RDATA_MST_1 1702,117851
#define ADC34_CDR_RDATA_MST_2 1703,117935
#define ADC34_CDR_RDATA_MST_3 1704,118019
#define ADC34_CDR_RDATA_MST_4 1705,118103
#define ADC34_CDR_RDATA_MST_5 1706,118187
#define ADC34_CDR_RDATA_MST_6 1707,118271
#define ADC34_CDR_RDATA_MST_7 1708,118355
#define ADC34_CDR_RDATA_MST_8 1709,118439
#define ADC34_CDR_RDATA_MST_9 1710,118523
#define ADC34_CDR_RDATA_MST_10 1711,118607
#define ADC34_CDR_RDATA_MST_11 1712,118692
#define ADC34_CDR_RDATA_MST_12 1713,118777
#define ADC34_CDR_RDATA_MST_13 1714,118862
#define ADC34_CDR_RDATA_MST_14 1715,118947
#define ADC34_CDR_RDATA_MST_15 1716,119032
#define ADC34_CDR_RDATA_SLV 1718,119119
#define ADC34_CDR_RDATA_SLV_0 1719,119218
#define ADC34_CDR_RDATA_SLV_1 1720,119302
#define ADC34_CDR_RDATA_SLV_2 1721,119386
#define ADC34_CDR_RDATA_SLV_3 1722,119470
#define ADC34_CDR_RDATA_SLV_4 1723,119554
#define ADC34_CDR_RDATA_SLV_5 1724,119638
#define ADC34_CDR_RDATA_SLV_6 1725,119722
#define ADC34_CDR_RDATA_SLV_7 1726,119806
#define ADC34_CDR_RDATA_SLV_8 1727,119890
#define ADC34_CDR_RDATA_SLV_9 1728,119974
#define ADC34_CDR_RDATA_SLV_10 1729,120058
#define ADC34_CDR_RDATA_SLV_11 1730,120143
#define ADC34_CDR_RDATA_SLV_12 1731,120228
#define ADC34_CDR_RDATA_SLV_13 1732,120313
#define ADC34_CDR_RDATA_SLV_14 1733,120398
#define ADC34_CDR_RDATA_SLV_15 1734,120483
#define COMP1_CSR_COMP1EN 1743,121064
#define COMP1_CSR_COMP1SW1 1744,121149
#define COMP1_CSR_COMP1MODE 1745,121246
#define COMP1_CSR_COMP1MODE_0 1746,121335
#define COMP1_CSR_COMP1MODE_1 1747,121430
#define COMP1_CSR_COMP1INSEL 1748,121525
#define COMP1_CSR_COMP1INSEL_0 1749,121626
#define COMP1_CSR_COMP1INSEL_1 1750,121733
#define COMP1_CSR_COMP1INSEL_2 1751,121840
#define COMP1_CSR_COMP1NONINSEL 1752,121947
#define COMP1_CSR_COMP1OUTSEL 1753,122052
#define COMP1_CSR_COMP1OUTSEL_0 1754,122144
#define COMP1_CSR_COMP1OUTSEL_1 1755,122242
#define COMP1_CSR_COMP1OUTSEL_2 1756,122340
#define COMP1_CSR_COMP1OUTSEL_3 1757,122438
#define COMP1_CSR_COMP1POL 1758,122536
#define COMP1_CSR_COMP1HYST 1759,122630
#define COMP1_CSR_COMP1HYST_0 1760,122719
#define COMP1_CSR_COMP1HYST_1 1761,122814
#define COMP1_CSR_COMP1BLANKING 1762,122909
#define COMP1_CSR_COMP1BLANKING_0 1763,122996
#define COMP1_CSR_COMP1BLANKING_1 1764,123089
#define COMP1_CSR_COMP1BLANKING_2 1765,123182
#define COMP1_CSR_COMP1OUT 1766,123275
#define COMP1_CSR_COMP1LOCK 1767,123366
#define COMP2_CSR_COMP2EN 1770,123533
#define COMP2_CSR_COMP2MODE 1771,123618
#define COMP2_CSR_COMP2MODE_0 1772,123707
#define COMP2_CSR_COMP2MODE_1 1773,123802
#define COMP2_CSR_COMP2INSEL 1774,123897
#define COMP2_CSR_COMP2INSEL_0 1775,123998
#define COMP2_CSR_COMP2INSEL_1 1776,124105
#define COMP2_CSR_COMP2INSEL_2 1777,124212
#define COMP2_CSR_COMP2INSEL_3 1778,124319
#define COMP2_CSR_COMP2NONINSEL 1779,124426
#define COMP2_CSR_COMP2WNDWEN 1780,124531
#define COMP2_CSR_COMP2OUTSEL 1781,124628
#define COMP2_CSR_COMP2OUTSEL_0 1782,124720
#define COMP2_CSR_COMP2OUTSEL_1 1783,124818
#define COMP2_CSR_COMP2OUTSEL_2 1784,124916
#define COMP2_CSR_COMP2OUTSEL_3 1785,125014
#define COMP2_CSR_COMP2POL 1786,125112
#define COMP2_CSR_COMP2HYST 1787,125206
#define COMP2_CSR_COMP2HYST_0 1788,125295
#define COMP2_CSR_COMP2HYST_1 1789,125390
#define COMP2_CSR_COMP2BLANKING 1790,125485
#define COMP2_CSR_COMP2BLANKING_0 1791,125572
#define COMP2_CSR_COMP2BLANKING_1 1792,125665
#define COMP2_CSR_COMP2BLANKING_2 1793,125758
#define COMP2_CSR_COMP2OUT 1794,125851
#define COMP2_CSR_COMP2LOCK 1795,125942
#define COMP3_CSR_COMP3EN 1798,126109
#define COMP3_CSR_COMP3MODE 1799,126194
#define COMP3_CSR_COMP3MODE_0 1800,126283
#define COMP3_CSR_COMP3MODE_1 1801,126378
#define COMP3_CSR_COMP3INSEL 1802,126473
#define COMP3_CSR_COMP3INSEL_0 1803,126574
#define COMP3_CSR_COMP3INSEL_1 1804,126681
#define COMP3_CSR_COMP3INSEL_2 1805,126788
#define COMP3_CSR_COMP3NONINSEL 1806,126895
#define COMP3_CSR_COMP3OUTSEL 1807,127000
#define COMP3_CSR_COMP3OUTSEL_0 1808,127092
#define COMP3_CSR_COMP3OUTSEL_1 1809,127190
#define COMP3_CSR_COMP3OUTSEL_2 1810,127288
#define COMP3_CSR_COMP3OUTSEL_3 1811,127386
#define COMP3_CSR_COMP3POL 1812,127484
#define COMP3_CSR_COMP3HYST 1813,127578
#define COMP3_CSR_COMP3HYST_0 1814,127667
#define COMP3_CSR_COMP3HYST_1 1815,127762
#define COMP3_CSR_COMP3BLANKING 1816,127857
#define COMP3_CSR_COMP3BLANKING_0 1817,127944
#define COMP3_CSR_COMP3BLANKING_1 1818,128037
#define COMP3_CSR_COMP3BLANKING_2 1819,128130
#define COMP3_CSR_COMP3OUT 1820,128223
#define COMP3_CSR_COMP3LOCK 1821,128314
#define COMP4_CSR_COMP4EN 1824,128481
#define COMP4_CSR_COMP4MODE 1825,128566
#define COMP4_CSR_COMP4MODE_0 1826,128655
#define COMP4_CSR_COMP4MODE_1 1827,128750
#define COMP4_CSR_COMP4INSEL 1828,128845
#define COMP4_CSR_COMP4INSEL_0 1829,128946
#define COMP4_CSR_COMP4INSEL_1 1830,129053
#define COMP4_CSR_COMP4INSEL_2 1831,129160
#define COMP4_CSR_COMP4INSEL_3 1832,129267
#define COMP4_CSR_COMP4NONINSEL 1833,129374
#define COMP4_CSR_COMP4WNDWEN 1834,129479
#define COMP4_CSR_COMP4OUTSEL 1835,129576
#define COMP4_CSR_COMP4OUTSEL_0 1836,129668
#define COMP4_CSR_COMP4OUTSEL_1 1837,129766
#define COMP4_CSR_COMP4OUTSEL_2 1838,129864
#define COMP4_CSR_COMP4OUTSEL_3 1839,129962
#define COMP4_CSR_COMP4POL 1840,130060
#define COMP4_CSR_COMP4HYST 1841,130154
#define COMP4_CSR_COMP4HYST_0 1842,130243
#define COMP4_CSR_COMP4HYST_1 1843,130338
#define COMP4_CSR_COMP4BLANKING 1844,130433
#define COMP4_CSR_COMP4BLANKING_0 1845,130520
#define COMP4_CSR_COMP4BLANKING_1 1846,130613
#define COMP4_CSR_COMP4BLANKING_2 1847,130706
#define COMP4_CSR_COMP4OUT 1848,130799
#define COMP4_CSR_COMP4LOCK 1849,130890
#define COMP5_CSR_COMP5EN 1852,131057
#define COMP5_CSR_COMP5MODE 1853,131142
#define COMP5_CSR_COMP5MODE_0 1854,131231
#define COMP5_CSR_COMP5MODE_1 1855,131326
#define COMP5_CSR_COMP5INSEL 1856,131421
#define COMP5_CSR_COMP5INSEL_0 1857,131522
#define COMP5_CSR_COMP5INSEL_1 1858,131629
#define COMP5_CSR_COMP5INSEL_2 1859,131736
#define COMP5_CSR_COMP5NONINSEL 1860,131843
#define COMP5_CSR_COMP5OUTSEL 1861,131948
#define COMP5_CSR_COMP5OUTSEL_0 1862,132040
#define COMP5_CSR_COMP5OUTSEL_1 1863,132138
#define COMP5_CSR_COMP5OUTSEL_2 1864,132236
#define COMP5_CSR_COMP5OUTSEL_3 1865,132334
#define COMP5_CSR_COMP5POL 1866,132432
#define COMP5_CSR_COMP5HYST 1867,132526
#define COMP5_CSR_COMP5HYST_0 1868,132615
#define COMP5_CSR_COMP5HYST_1 1869,132710
#define COMP5_CSR_COMP5BLANKING 1870,132805
#define COMP5_CSR_COMP5BLANKING_0 1871,132892
#define COMP5_CSR_COMP5BLANKING_1 1872,132985
#define COMP5_CSR_COMP5BLANKING_2 1873,133078
#define COMP5_CSR_COMP5OUT 1874,133171
#define COMP5_CSR_COMP5LOCK 1875,133262
#define COMP6_CSR_COMP6EN 1878,133429
#define COMP6_CSR_COMP6MODE 1879,133514
#define COMP6_CSR_COMP6MODE_0 1880,133603
#define COMP6_CSR_COMP6MODE_1 1881,133698
#define COMP6_CSR_COMP6INSEL 1882,133793
#define COMP6_CSR_COMP6INSEL_0 1883,133894
#define COMP6_CSR_COMP6INSEL_1 1884,134001
#define COMP6_CSR_COMP6INSEL_2 1885,134108
#define COMP6_CSR_COMP6INSEL_3 1886,134215
#define COMP6_CSR_COMP6NONINSEL 1887,134322
#define COMP6_CSR_COMP6WNDWEN 1888,134427
#define COMP6_CSR_COMP6OUTSEL 1889,134524
#define COMP6_CSR_COMP6OUTSEL_0 1890,134616
#define COMP6_CSR_COMP6OUTSEL_1 1891,134714
#define COMP6_CSR_COMP6OUTSEL_2 1892,134812
#define COMP6_CSR_COMP6OUTSEL_3 1893,134910
#define COMP6_CSR_COMP6POL 1894,135008
#define COMP6_CSR_COMP6HYST 1895,135102
#define COMP6_CSR_COMP6HYST_0 1896,135191
#define COMP6_CSR_COMP6HYST_1 1897,135286
#define COMP6_CSR_COMP6BLANKING 1898,135381
#define COMP6_CSR_COMP6BLANKING_0 1899,135468
#define COMP6_CSR_COMP6BLANKING_1 1900,135561
#define COMP6_CSR_COMP6BLANKING_2 1901,135654
#define COMP6_CSR_COMP6OUT 1902,135747
#define COMP6_CSR_COMP6LOCK 1903,135838
#define COMP7_CSR_COMP7EN 1906,136005
#define COMP7_CSR_COMP7MODE 1907,136090
#define COMP7_CSR_COMP7MODE_0 1908,136179
#define COMP7_CSR_COMP7MODE_1 1909,136274
#define COMP7_CSR_COMP7INSEL 1910,136369
#define COMP7_CSR_COMP7INSEL_0 1911,136470
#define COMP7_CSR_COMP7INSEL_1 1912,136577
#define COMP7_CSR_COMP7INSEL_2 1913,136684
#define COMP7_CSR_COMP7NONINSEL 1914,136791
#define COMP7_CSR_COMP7OUTSEL 1915,136896
#define COMP7_CSR_COMP7OUTSEL_0 1916,136988
#define COMP7_CSR_COMP7OUTSEL_1 1917,137086
#define COMP7_CSR_COMP7OUTSEL_2 1918,137184
#define COMP7_CSR_COMP7OUTSEL_3 1919,137282
#define COMP7_CSR_COMP7POL 1920,137380
#define COMP7_CSR_COMP7HYST 1921,137474
#define COMP7_CSR_COMP7HYST_0 1922,137563
#define COMP7_CSR_COMP7HYST_1 1923,137658
#define COMP7_CSR_COMP7BLANKING 1924,137753
#define COMP7_CSR_COMP7BLANKING_0 1925,137840
#define COMP7_CSR_COMP7BLANKING_1 1926,137933
#define COMP7_CSR_COMP7BLANKING_2 1927,138026
#define COMP7_CSR_COMP7OUT 1928,138119
#define COMP7_CSR_COMP7LOCK 1929,138210
#define COMP_CSR_COMPxEN 1932,138377
#define COMP_CSR_COMP1SW1 1933,138461
#define COMP_CSR_COMPxMODE 1934,138557
#define COMP_CSR_COMPxMODE_0 1935,138645
#define COMP_CSR_COMPxMODE_1 1936,138739
#define COMP_CSR_COMPxINSEL 1937,138833
#define COMP_CSR_COMPxINSEL_0 1938,138933
#define COMP_CSR_COMPxINSEL_1 1939,139039
#define COMP_CSR_COMPxINSEL_2 1940,139145
#define COMP_CSR_COMPxINSEL_3 1941,139251
#define COMP_CSR_COMPxNONINSEL 1942,139357
#define COMP_CSR_COMPxWNDWEN 1943,139461
#define COMP_CSR_COMPxOUTSEL 1944,139557
#define COMP_CSR_COMPxOUTSEL_0 1945,139648
#define COMP_CSR_COMPxOUTSEL_1 1946,139745
#define COMP_CSR_COMPxOUTSEL_2 1947,139842
#define COMP_CSR_COMPxOUTSEL_3 1948,139939
#define COMP_CSR_COMPxPOL 1949,140036
#define COMP_CSR_COMPxHYST 1950,140129
#define COMP_CSR_COMPxHYST_0 1951,140217
#define COMP_CSR_COMPxHYST_1 1952,140311
#define COMP_CSR_COMPxBLANKING 1953,140405
#define COMP_CSR_COMPxBLANKING_0 1954,140491
#define COMP_CSR_COMPxBLANKING_1 1955,140583
#define COMP_CSR_COMPxBLANKING_2 1956,140675
#define COMP_CSR_COMPxOUT 1957,140767
#define COMP_CSR_COMPxLOCK 1958,140857
#define OPAMP1_CSR_OPAMP1EN 1966,141433
#define OPAMP1_CSR_FORCEVP 1967,141521
#define OPAMP1_CSR_VPSEL 1968,141659
#define OPAMP1_CSR_VPSEL_0 1969,141763
#define OPAMP1_CSR_VPSEL_1 1970,141843
#define OPAMP1_CSR_VMSEL 1971,141923
#define OPAMP1_CSR_VMSEL_0 1972,142023
#define OPAMP1_CSR_VMSEL_1 1973,142103
#define OPAMP1_CSR_TCMEN 1974,142183
#define OPAMP1_CSR_VMSSEL 1975,142290
#define OPAMP1_CSR_VPSSEL 1976,142400
#define OPAMP1_CSR_VPSSEL_0 1977,142514
#define OPAMP1_CSR_VPSSEL_1 1978,142594
#define OPAMP1_CSR_CALON 1979,142674
#define OPAMP1_CSR_CALSEL 1980,142772
#define OPAMP1_CSR_CALSEL_0 1981,142868
#define OPAMP1_CSR_CALSEL_1 1982,142948
#define OPAMP1_CSR_PGGAIN 1983,143028
#define OPAMP1_CSR_PGGAIN_0 1984,143119
#define OPAMP1_CSR_PGGAIN_1 1985,143199
#define OPAMP1_CSR_PGGAIN_2 1986,143279
#define OPAMP1_CSR_PGGAIN_3 1987,143359
#define OPAMP1_CSR_USERTRIM 1988,143439
#define OPAMP1_CSR_TRIMOFFSETP 1989,143534
#define OPAMP1_CSR_TRIMOFFSETN 1990,143637
#define OPAMP1_CSR_TSTREF 1991,143740
#define OPAMP1_CSR_OUTCAL 1992,143870
#define OPAMP1_CSR_LOCK 1993,143968
#define OPAMP2_CSR_OPAMP2EN 1996,144137
#define OPAMP2_CSR_FORCEVP 1997,144225
#define OPAMP2_CSR_VPSEL 1998,144363
#define OPAMP2_CSR_VPSEL_0 1999,144467
#define OPAMP2_CSR_VPSEL_1 2000,144547
#define OPAMP2_CSR_VMSEL 2001,144627
#define OPAMP2_CSR_VMSEL_0 2002,144727
#define OPAMP2_CSR_VMSEL_1 2003,144807
#define OPAMP2_CSR_TCMEN 2004,144887
#define OPAMP2_CSR_VMSSEL 2005,144994
#define OPAMP2_CSR_VPSSEL 2006,145104
#define OPAMP2_CSR_VPSSEL_0 2007,145218
#define OPAMP2_CSR_VPSSEL_1 2008,145298
#define OPAMP2_CSR_CALON 2009,145378
#define OPAMP2_CSR_CALSEL 2010,145476
#define OPAMP2_CSR_CALSEL_0 2011,145572
#define OPAMP2_CSR_CALSEL_1 2012,145652
#define OPAMP2_CSR_PGGAIN 2013,145732
#define OPAMP2_CSR_PGGAIN_0 2014,145823
#define OPAMP2_CSR_PGGAIN_1 2015,145903
#define OPAMP2_CSR_PGGAIN_2 2016,145983
#define OPAMP2_CSR_PGGAIN_3 2017,146063
#define OPAMP2_CSR_USERTRIM 2018,146143
#define OPAMP2_CSR_TRIMOFFSETP 2019,146238
#define OPAMP2_CSR_TRIMOFFSETN 2020,146341
#define OPAMP2_CSR_TSTREF 2021,146444
#define OPAMP2_CSR_OUTCAL 2022,146574
#define OPAMP2_CSR_LOCK 2023,146672
#define OPAMP3_CSR_OPAMP3EN 2026,146841
#define OPAMP3_CSR_FORCEVP 2027,146929
#define OPAMP3_CSR_VPSEL 2028,147067
#define OPAMP3_CSR_VPSEL_0 2029,147171
#define OPAMP3_CSR_VPSEL_1 2030,147251
#define OPAMP3_CSR_VMSEL 2031,147331
#define OPAMP3_CSR_VMSEL_0 2032,147431
#define OPAMP3_CSR_VMSEL_1 2033,147511
#define OPAMP3_CSR_TCMEN 2034,147591
#define OPAMP3_CSR_VMSSEL 2035,147698
#define OPAMP3_CSR_VPSSEL 2036,147808
#define OPAMP3_CSR_VPSSEL_0 2037,147922
#define OPAMP3_CSR_VPSSEL_1 2038,148002
#define OPAMP3_CSR_CALON 2039,148082
#define OPAMP3_CSR_CALSEL 2040,148180
#define OPAMP3_CSR_CALSEL_0 2041,148276
#define OPAMP3_CSR_CALSEL_1 2042,148356
#define OPAMP3_CSR_PGGAIN 2043,148436
#define OPAMP3_CSR_PGGAIN_0 2044,148527
#define OPAMP3_CSR_PGGAIN_1 2045,148607
#define OPAMP3_CSR_PGGAIN_2 2046,148687
#define OPAMP3_CSR_PGGAIN_3 2047,148767
#define OPAMP3_CSR_USERTRIM 2048,148847
#define OPAMP3_CSR_TRIMOFFSETP 2049,148942
#define OPAMP3_CSR_TRIMOFFSETN 2050,149045
#define OPAMP3_CSR_TSTREF 2051,149148
#define OPAMP3_CSR_OUTCAL 2052,149278
#define OPAMP3_CSR_LOCK 2053,149376
#define OPAMP4_CSR_OPAMP4EN 2056,149545
#define OPAMP4_CSR_FORCEVP 2057,149633
#define OPAMP4_CSR_VPSEL 2058,149771
#define OPAMP4_CSR_VPSEL_0 2059,149875
#define OPAMP4_CSR_VPSEL_1 2060,149955
#define OPAMP4_CSR_VMSEL 2061,150035
#define OPAMP4_CSR_VMSEL_0 2062,150135
#define OPAMP4_CSR_VMSEL_1 2063,150215
#define OPAMP4_CSR_TCMEN 2064,150295
#define OPAMP4_CSR_VMSSEL 2065,150402
#define OPAMP4_CSR_VPSSEL 2066,150512
#define OPAMP4_CSR_VPSSEL_0 2067,150626
#define OPAMP4_CSR_VPSSEL_1 2068,150706
#define OPAMP4_CSR_CALON 2069,150786
#define OPAMP4_CSR_CALSEL 2070,150884
#define OPAMP4_CSR_CALSEL_0 2071,150980
#define OPAMP4_CSR_CALSEL_1 2072,151060
#define OPAMP4_CSR_PGGAIN 2073,151140
#define OPAMP4_CSR_PGGAIN_0 2074,151231
#define OPAMP4_CSR_PGGAIN_1 2075,151311
#define OPAMP4_CSR_PGGAIN_2 2076,151391
#define OPAMP4_CSR_PGGAIN_3 2077,151471
#define OPAMP4_CSR_USERTRIM 2078,151551
#define OPAMP4_CSR_TRIMOFFSETP 2079,151646
#define OPAMP4_CSR_TRIMOFFSETN 2080,151749
#define OPAMP4_CSR_TSTREF 2081,151852
#define OPAMP4_CSR_OUTCAL 2082,151982
#define OPAMP4_CSR_LOCK 2083,152080
#define OPAMP_CSR_OPAMPxEN 2086,152249
#define OPAMP_CSR_FORCEVP 2087,152335
#define OPAMP_CSR_VPSEL 2088,152472
#define OPAMP_CSR_VPSEL_0 2089,152575
#define OPAMP_CSR_VPSEL_1 2090,152654
#define OPAMP_CSR_VMSEL 2091,152733
#define OPAMP_CSR_VMSEL_0 2092,152832
#define OPAMP_CSR_VMSEL_1 2093,152911
#define OPAMP_CSR_TCMEN 2094,152990
#define OPAMP_CSR_VMSSEL 2095,153096
#define OPAMP_CSR_VPSSEL 2096,153205
#define OPAMP_CSR_VPSSEL_0 2097,153318
#define OPAMP_CSR_VPSSEL_1 2098,153397
#define OPAMP_CSR_CALON 2099,153476
#define OPAMP_CSR_CALSEL 2100,153573
#define OPAMP_CSR_CALSEL_0 2101,153668
#define OPAMP_CSR_CALSEL_1 2102,153747
#define OPAMP_CSR_PGGAIN 2103,153826
#define OPAMP_CSR_PGGAIN_0 2104,153916
#define OPAMP_CSR_PGGAIN_1 2105,153995
#define OPAMP_CSR_PGGAIN_2 2106,154074
#define OPAMP_CSR_PGGAIN_3 2107,154153
#define OPAMP_CSR_USERTRIM 2108,154232
#define OPAMP_CSR_TRIMOFFSETP 2109,154326
#define OPAMP_CSR_TRIMOFFSETN 2110,154428
#define OPAMP_CSR_TSTREF 2111,154530
#define OPAMP_CSR_OUTCAL 2112,154659
#define OPAMP_CSR_LOCK 2113,154756
#define  CAN_MCR_INRQ 2121,155334
#define  CAN_MCR_SLEEP 2122,155440
#define  CAN_MCR_TXFP 2123,155542
#define  CAN_MCR_RFLM 2124,155648
#define  CAN_MCR_NART 2125,155756
#define  CAN_MCR_AWUM 2126,155867
#define  CAN_MCR_ABOM 2127,155972
#define  CAN_MCR_TTCM 2128,156084
#define  CAN_MCR_RESET 2129,156201
#define  CAN_MSR_INAK 2132,156396
#define  CAN_MSR_SLAK 2133,156506
#define  CAN_MSR_ERRI 2134,156607
#define  CAN_MSR_WKUI 2135,156706
#define  CAN_MSR_SLAKI 2136,156806
#define  CAN_MSR_TXM 2137,156917
#define  CAN_MSR_RXM 2138,157014
#define  CAN_MSR_SAMP 2139,157110
#define  CAN_MSR_RX 2140,157211
#define  CAN_TSR_RQCP0 2143,157392
#define  CAN_TSR_TXOK0 2144,157502
#define  CAN_TSR_ALST0 2145,157613
#define  CAN_TSR_TERR0 2146,157726
#define  CAN_TSR_ABRQ0 2147,157840
#define  CAN_TSR_RQCP1 2148,157950
#define  CAN_TSR_TXOK1 2149,158060
#define  CAN_TSR_ALST1 2150,158171
#define  CAN_TSR_TERR1 2151,158284
#define  CAN_TSR_ABRQ1 2152,158398
#define  CAN_TSR_RQCP2 2153,158509
#define  CAN_TSR_TXOK2 2154,158619
#define  CAN_TSR_ALST2 2155,158731
#define  CAN_TSR_TERR2 2156,158845
#define  CAN_TSR_ABRQ2 2157,158960
#define  CAN_TSR_CODE 2158,159071
#define  CAN_TSR_TME 2160,159169
#define  CAN_TSR_TME0 2161,159266
#define  CAN_TSR_TME1 2162,159374
#define  CAN_TSR_TME2 2163,159482
#define  CAN_TSR_LOW 2165,159592
#define  CAN_TSR_LOW0 2166,159689
#define  CAN_TSR_LOW1 2167,159807
#define  CAN_TSR_LOW2 2168,159925
#define  CAN_RF0R_FMP0 2171,160127
#define  CAN_RF0R_FULL0 2172,160233
#define  CAN_RF0R_FOVR0 2173,160328
#define  CAN_RF0R_RFOM0 2174,160426
#define  CAN_RF1R_FMP1 2177,160623
#define  CAN_RF1R_FULL1 2178,160729
#define  CAN_RF1R_FOVR1 2179,160824
#define  CAN_RF1R_RFOM1 2180,160922
#define  CAN_IER_TMEIE 2183,161119
#define  CAN_IER_FMPIE0 2184,161242
#define  CAN_IER_FFIE0 2185,161363
#define  CAN_IER_FOVIE0 2186,161473
#define  CAN_IER_FMPIE1 2187,161586
#define  CAN_IER_FFIE1 2188,161707
#define  CAN_IER_FOVIE1 2189,161817
#define  CAN_IER_EWGIE 2190,161930
#define  CAN_IER_EPVIE 2191,162044
#define  CAN_IER_BOFIE 2192,162158
#define  CAN_IER_LECIE 2193,162266
#define  CAN_IER_ERRIE 2194,162382
#define  CAN_IER_WKUIE 2195,162488
#define  CAN_IER_SLKIE 2196,162595
#define  CAN_ESR_EWGF 2199,162785
#define  CAN_ESR_EPVF 2200,162887
#define  CAN_ESR_BOFF 2201,162989
#define  CAN_ESR_LEC 2203,163087
#define  CAN_ESR_LEC_0 2204,163202
#define  CAN_ESR_LEC_1 2205,163291
#define  CAN_ESR_LEC_2 2206,163380
#define  CAN_ESR_TEC 2208,163471
#define  CAN_ESR_REC 2209,163613
#define  CAN_BTR_BRP 2212,163802
#define  CAN_BTR_TS1 2213,163905
#define  CAN_BTR_TS1_0 2214,164003
#define  CAN_BTR_TS1_1 2215,164109
#define  CAN_BTR_TS1_2 2216,164215
#define  CAN_BTR_TS1_3 2217,164321
#define  CAN_BTR_TS2 2218,164427
#define  CAN_BTR_TS2_0 2219,164525
#define  CAN_BTR_TS2_1 2220,164631
#define  CAN_BTR_TS2_2 2221,164737
#define  CAN_BTR_SJW 2222,164843
#define  CAN_BTR_SJW_0 2223,164955
#define  CAN_BTR_SJW_1 2224,165075
#define  CAN_BTR_LBKM 2225,165195
#define  CAN_BTR_SILM 2226,165301
#define  CAN_TI0R_TXRQ 2230,165506
#define  CAN_TI0R_RTR 2231,165614
#define  CAN_TI0R_IDE 2232,165725
#define  CAN_TI0R_EXID 2233,165829
#define  CAN_TI0R_STID 2234,165932
#define  CAN_TDT0R_DLC 2237,166142
#define  CAN_TDT0R_TGT 2238,166242
#define  CAN_TDT0R_TIME 2239,166346
#define  CAN_TDL0R_DATA0 2242,166532
#define  CAN_TDL0R_DATA1 2243,166627
#define  CAN_TDL0R_DATA2 2244,166722
#define  CAN_TDL0R_DATA3 2245,166817
#define  CAN_TDH0R_DATA4 2248,166996
#define  CAN_TDH0R_DATA5 2249,167091
#define  CAN_TDH0R_DATA6 2250,167186
#define  CAN_TDH0R_DATA7 2251,167281
#define  CAN_TI1R_TXRQ 2254,167460
#define  CAN_TI1R_RTR 2255,167568
#define  CAN_TI1R_IDE 2256,167679
#define  CAN_TI1R_EXID 2257,167783
#define  CAN_TI1R_STID 2258,167886
#define  CAN_TDT1R_DLC 2261,168096
#define  CAN_TDT1R_TGT 2262,168196
#define  CAN_TDT1R_TIME 2263,168300
#define  CAN_TDL1R_DATA0 2266,168486
#define  CAN_TDL1R_DATA1 2267,168581
#define  CAN_TDL1R_DATA2 2268,168676
#define  CAN_TDL1R_DATA3 2269,168771
#define  CAN_TDH1R_DATA4 2272,168950
#define  CAN_TDH1R_DATA5 2273,169045
#define  CAN_TDH1R_DATA6 2274,169140
#define  CAN_TDH1R_DATA7 2275,169235
#define  CAN_TI2R_TXRQ 2278,169414
#define  CAN_TI2R_RTR 2279,169522
#define  CAN_TI2R_IDE 2280,169633
#define  CAN_TI2R_EXID 2281,169737
#define  CAN_TI2R_STID 2282,169840
#define  CAN_TDT2R_DLC 2285,170050
#define  CAN_TDT2R_TGT 2286,170150
#define  CAN_TDT2R_TIME 2287,170254
#define  CAN_TDL2R_DATA0 2290,170440
#define  CAN_TDL2R_DATA1 2291,170535
#define  CAN_TDL2R_DATA2 2292,170630
#define  CAN_TDL2R_DATA3 2293,170725
#define  CAN_TDH2R_DATA4 2296,170904
#define  CAN_TDH2R_DATA5 2297,170999
#define  CAN_TDH2R_DATA6 2298,171094
#define  CAN_TDH2R_DATA7 2299,171189
#define  CAN_RI0R_RTR 2302,171368
#define  CAN_RI0R_IDE 2303,171479
#define  CAN_RI0R_EXID 2304,171583
#define  CAN_RI0R_STID 2305,171686
#define  CAN_RDT0R_DLC 2308,171896
#define  CAN_RDT0R_FMI 2309,171996
#define  CAN_RDT0R_TIME 2310,172098
#define  CAN_RDL0R_DATA0 2313,172284
#define  CAN_RDL0R_DATA1 2314,172379
#define  CAN_RDL0R_DATA2 2315,172474
#define  CAN_RDL0R_DATA3 2316,172569
#define  CAN_RDH0R_DATA4 2319,172748
#define  CAN_RDH0R_DATA5 2320,172843
#define  CAN_RDH0R_DATA6 2321,172938
#define  CAN_RDH0R_DATA7 2322,173033
#define  CAN_RI1R_RTR 2325,173212
#define  CAN_RI1R_IDE 2326,173323
#define  CAN_RI1R_EXID 2327,173427
#define  CAN_RI1R_STID 2328,173530
#define  CAN_RDT1R_DLC 2331,173740
#define  CAN_RDT1R_FMI 2332,173840
#define  CAN_RDT1R_TIME 2333,173942
#define  CAN_RDL1R_DATA0 2336,174128
#define  CAN_RDL1R_DATA1 2337,174223
#define  CAN_RDL1R_DATA2 2338,174318
#define  CAN_RDL1R_DATA3 2339,174413
#define  CAN_RDH1R_DATA4 2342,174592
#define  CAN_RDH1R_DATA5 2343,174687
#define  CAN_RDH1R_DATA6 2344,174782
#define  CAN_RDH1R_DATA7 2345,174877
#define  CAN_FMR_FINIT 2349,175085
#define  CAN_FM1R_FBM 2352,175269
#define  CAN_FM1R_FBM0 2353,175364
#define  CAN_FM1R_FBM1 2354,175470
#define  CAN_FM1R_FBM2 2355,175576
#define  CAN_FM1R_FBM3 2356,175682
#define  CAN_FM1R_FBM4 2357,175788
#define  CAN_FM1R_FBM5 2358,175894
#define  CAN_FM1R_FBM6 2359,176000
#define  CAN_FM1R_FBM7 2360,176106
#define  CAN_FM1R_FBM8 2361,176212
#define  CAN_FM1R_FBM9 2362,176318
#define  CAN_FM1R_FBM10 2363,176424
#define  CAN_FM1R_FBM11 2364,176531
#define  CAN_FM1R_FBM12 2365,176638
#define  CAN_FM1R_FBM13 2366,176745
#define  CAN_FS1R_FSC 2369,176936
#define  CAN_FS1R_FSC0 2370,177046
#define  CAN_FS1R_FSC1 2371,177162
#define  CAN_FS1R_FSC2 2372,177278
#define  CAN_FS1R_FSC3 2373,177394
#define  CAN_FS1R_FSC4 2374,177510
#define  CAN_FS1R_FSC5 2375,177626
#define  CAN_FS1R_FSC6 2376,177742
#define  CAN_FS1R_FSC7 2377,177858
#define  CAN_FS1R_FSC8 2378,177974
#define  CAN_FS1R_FSC9 2379,178090
#define  CAN_FS1R_FSC10 2380,178206
#define  CAN_FS1R_FSC11 2381,178323
#define  CAN_FS1R_FSC12 2382,178440
#define  CAN_FS1R_FSC13 2383,178557
#define  CAN_FFA1R_FFA 2386,178758
#define  CAN_FFA1R_FFA0 2387,178864
#define  CAN_FFA1R_FFA1 2388,178983
#define  CAN_FFA1R_FFA2 2389,179102
#define  CAN_FFA1R_FFA3 2390,179221
#define  CAN_FFA1R_FFA4 2391,179340
#define  CAN_FFA1R_FFA5 2392,179459
#define  CAN_FFA1R_FFA6 2393,179578
#define  CAN_FFA1R_FFA7 2394,179697
#define  CAN_FFA1R_FFA8 2395,179816
#define  CAN_FFA1R_FFA9 2396,179935
#define  CAN_FFA1R_FFA10 2397,180054
#define  CAN_FFA1R_FFA11 2398,180174
#define  CAN_FFA1R_FFA12 2399,180294
#define  CAN_FFA1R_FFA13 2400,180414
#define  CAN_FA1R_FACT 2403,180618
#define  CAN_FA1R_FACT0 2404,180715
#define  CAN_FA1R_FACT1 2405,180814
#define  CAN_FA1R_FACT2 2406,180913
#define  CAN_FA1R_FACT3 2407,181012
#define  CAN_FA1R_FACT4 2408,181111
#define  CAN_FA1R_FACT5 2409,181210
#define  CAN_FA1R_FACT6 2410,181309
#define  CAN_FA1R_FACT7 2411,181408
#define  CAN_FA1R_FACT8 2412,181507
#define  CAN_FA1R_FACT9 2413,181606
#define  CAN_FA1R_FACT10 2414,181705
#define  CAN_FA1R_FACT11 2415,181805
#define  CAN_FA1R_FACT12 2416,181905
#define  CAN_FA1R_FACT13 2417,182005
#define  CAN_F0R1_FB0 2420,182189
#define  CAN_F0R1_FB1 2421,182285
#define  CAN_F0R1_FB2 2422,182381
#define  CAN_F0R1_FB3 2423,182477
#define  CAN_F0R1_FB4 2424,182573
#define  CAN_F0R1_FB5 2425,182669
#define  CAN_F0R1_FB6 2426,182765
#define  CAN_F0R1_FB7 2427,182861
#define  CAN_F0R1_FB8 2428,182957
#define  CAN_F0R1_FB9 2429,183053
#define  CAN_F0R1_FB10 2430,183149
#define  CAN_F0R1_FB11 2431,183246
#define  CAN_F0R1_FB12 2432,183343
#define  CAN_F0R1_FB13 2433,183440
#define  CAN_F0R1_FB14 2434,183537
#define  CAN_F0R1_FB15 2435,183634
#define  CAN_F0R1_FB16 2436,183731
#define  CAN_F0R1_FB17 2437,183828
#define  CAN_F0R1_FB18 2438,183925
#define  CAN_F0R1_FB19 2439,184022
#define  CAN_F0R1_FB20 2440,184119
#define  CAN_F0R1_FB21 2441,184216
#define  CAN_F0R1_FB22 2442,184313
#define  CAN_F0R1_FB23 2443,184410
#define  CAN_F0R1_FB24 2444,184507
#define  CAN_F0R1_FB25 2445,184604
#define  CAN_F0R1_FB26 2446,184701
#define  CAN_F0R1_FB27 2447,184798
#define  CAN_F0R1_FB28 2448,184895
#define  CAN_F0R1_FB29 2449,184992
#define  CAN_F0R1_FB30 2450,185089
#define  CAN_F0R1_FB31 2451,185186
#define  CAN_F1R1_FB0 2454,185367
#define  CAN_F1R1_FB1 2455,185463
#define  CAN_F1R1_FB2 2456,185559
#define  CAN_F1R1_FB3 2457,185655
#define  CAN_F1R1_FB4 2458,185751
#define  CAN_F1R1_FB5 2459,185847
#define  CAN_F1R1_FB6 2460,185943
#define  CAN_F1R1_FB7 2461,186039
#define  CAN_F1R1_FB8 2462,186135
#define  CAN_F1R1_FB9 2463,186231
#define  CAN_F1R1_FB10 2464,186327
#define  CAN_F1R1_FB11 2465,186424
#define  CAN_F1R1_FB12 2466,186521
#define  CAN_F1R1_FB13 2467,186618
#define  CAN_F1R1_FB14 2468,186715
#define  CAN_F1R1_FB15 2469,186812
#define  CAN_F1R1_FB16 2470,186909
#define  CAN_F1R1_FB17 2471,187006
#define  CAN_F1R1_FB18 2472,187103
#define  CAN_F1R1_FB19 2473,187200
#define  CAN_F1R1_FB20 2474,187297
#define  CAN_F1R1_FB21 2475,187394
#define  CAN_F1R1_FB22 2476,187491
#define  CAN_F1R1_FB23 2477,187588
#define  CAN_F1R1_FB24 2478,187685
#define  CAN_F1R1_FB25 2479,187782
#define  CAN_F1R1_FB26 2480,187879
#define  CAN_F1R1_FB27 2481,187976
#define  CAN_F1R1_FB28 2482,188073
#define  CAN_F1R1_FB29 2483,188170
#define  CAN_F1R1_FB30 2484,188267
#define  CAN_F1R1_FB31 2485,188364
#define  CAN_F2R1_FB0 2488,188545
#define  CAN_F2R1_FB1 2489,188641
#define  CAN_F2R1_FB2 2490,188737
#define  CAN_F2R1_FB3 2491,188833
#define  CAN_F2R1_FB4 2492,188929
#define  CAN_F2R1_FB5 2493,189025
#define  CAN_F2R1_FB6 2494,189121
#define  CAN_F2R1_FB7 2495,189217
#define  CAN_F2R1_FB8 2496,189313
#define  CAN_F2R1_FB9 2497,189409
#define  CAN_F2R1_FB10 2498,189505
#define  CAN_F2R1_FB11 2499,189602
#define  CAN_F2R1_FB12 2500,189699
#define  CAN_F2R1_FB13 2501,189796
#define  CAN_F2R1_FB14 2502,189893
#define  CAN_F2R1_FB15 2503,189990
#define  CAN_F2R1_FB16 2504,190087
#define  CAN_F2R1_FB17 2505,190184
#define  CAN_F2R1_FB18 2506,190281
#define  CAN_F2R1_FB19 2507,190378
#define  CAN_F2R1_FB20 2508,190475
#define  CAN_F2R1_FB21 2509,190572
#define  CAN_F2R1_FB22 2510,190669
#define  CAN_F2R1_FB23 2511,190766
#define  CAN_F2R1_FB24 2512,190863
#define  CAN_F2R1_FB25 2513,190960
#define  CAN_F2R1_FB26 2514,191057
#define  CAN_F2R1_FB27 2515,191154
#define  CAN_F2R1_FB28 2516,191251
#define  CAN_F2R1_FB29 2517,191348
#define  CAN_F2R1_FB30 2518,191445
#define  CAN_F2R1_FB31 2519,191542
#define  CAN_F3R1_FB0 2522,191723
#define  CAN_F3R1_FB1 2523,191819
#define  CAN_F3R1_FB2 2524,191915
#define  CAN_F3R1_FB3 2525,192011
#define  CAN_F3R1_FB4 2526,192107
#define  CAN_F3R1_FB5 2527,192203
#define  CAN_F3R1_FB6 2528,192299
#define  CAN_F3R1_FB7 2529,192395
#define  CAN_F3R1_FB8 2530,192491
#define  CAN_F3R1_FB9 2531,192587
#define  CAN_F3R1_FB10 2532,192683
#define  CAN_F3R1_FB11 2533,192780
#define  CAN_F3R1_FB12 2534,192877
#define  CAN_F3R1_FB13 2535,192974
#define  CAN_F3R1_FB14 2536,193071
#define  CAN_F3R1_FB15 2537,193168
#define  CAN_F3R1_FB16 2538,193265
#define  CAN_F3R1_FB17 2539,193362
#define  CAN_F3R1_FB18 2540,193459
#define  CAN_F3R1_FB19 2541,193556
#define  CAN_F3R1_FB20 2542,193653
#define  CAN_F3R1_FB21 2543,193750
#define  CAN_F3R1_FB22 2544,193847
#define  CAN_F3R1_FB23 2545,193944
#define  CAN_F3R1_FB24 2546,194041
#define  CAN_F3R1_FB25 2547,194138
#define  CAN_F3R1_FB26 2548,194235
#define  CAN_F3R1_FB27 2549,194332
#define  CAN_F3R1_FB28 2550,194429
#define  CAN_F3R1_FB29 2551,194526
#define  CAN_F3R1_FB30 2552,194623
#define  CAN_F3R1_FB31 2553,194720
#define  CAN_F4R1_FB0 2556,194901
#define  CAN_F4R1_FB1 2557,194997
#define  CAN_F4R1_FB2 2558,195093
#define  CAN_F4R1_FB3 2559,195189
#define  CAN_F4R1_FB4 2560,195285
#define  CAN_F4R1_FB5 2561,195381
#define  CAN_F4R1_FB6 2562,195477
#define  CAN_F4R1_FB7 2563,195573
#define  CAN_F4R1_FB8 2564,195669
#define  CAN_F4R1_FB9 2565,195765
#define  CAN_F4R1_FB10 2566,195861
#define  CAN_F4R1_FB11 2567,195958
#define  CAN_F4R1_FB12 2568,196055
#define  CAN_F4R1_FB13 2569,196152
#define  CAN_F4R1_FB14 2570,196249
#define  CAN_F4R1_FB15 2571,196346
#define  CAN_F4R1_FB16 2572,196443
#define  CAN_F4R1_FB17 2573,196540
#define  CAN_F4R1_FB18 2574,196637
#define  CAN_F4R1_FB19 2575,196734
#define  CAN_F4R1_FB20 2576,196831
#define  CAN_F4R1_FB21 2577,196928
#define  CAN_F4R1_FB22 2578,197025
#define  CAN_F4R1_FB23 2579,197122
#define  CAN_F4R1_FB24 2580,197219
#define  CAN_F4R1_FB25 2581,197316
#define  CAN_F4R1_FB26 2582,197413
#define  CAN_F4R1_FB27 2583,197510
#define  CAN_F4R1_FB28 2584,197607
#define  CAN_F4R1_FB29 2585,197704
#define  CAN_F4R1_FB30 2586,197801
#define  CAN_F4R1_FB31 2587,197898
#define  CAN_F5R1_FB0 2590,198079
#define  CAN_F5R1_FB1 2591,198175
#define  CAN_F5R1_FB2 2592,198271
#define  CAN_F5R1_FB3 2593,198367
#define  CAN_F5R1_FB4 2594,198463
#define  CAN_F5R1_FB5 2595,198559
#define  CAN_F5R1_FB6 2596,198655
#define  CAN_F5R1_FB7 2597,198751
#define  CAN_F5R1_FB8 2598,198847
#define  CAN_F5R1_FB9 2599,198943
#define  CAN_F5R1_FB10 2600,199039
#define  CAN_F5R1_FB11 2601,199136
#define  CAN_F5R1_FB12 2602,199233
#define  CAN_F5R1_FB13 2603,199330
#define  CAN_F5R1_FB14 2604,199427
#define  CAN_F5R1_FB15 2605,199524
#define  CAN_F5R1_FB16 2606,199621
#define  CAN_F5R1_FB17 2607,199718
#define  CAN_F5R1_FB18 2608,199815
#define  CAN_F5R1_FB19 2609,199912
#define  CAN_F5R1_FB20 2610,200009
#define  CAN_F5R1_FB21 2611,200106
#define  CAN_F5R1_FB22 2612,200203
#define  CAN_F5R1_FB23 2613,200300
#define  CAN_F5R1_FB24 2614,200397
#define  CAN_F5R1_FB25 2615,200494
#define  CAN_F5R1_FB26 2616,200591
#define  CAN_F5R1_FB27 2617,200688
#define  CAN_F5R1_FB28 2618,200785
#define  CAN_F5R1_FB29 2619,200882
#define  CAN_F5R1_FB30 2620,200979
#define  CAN_F5R1_FB31 2621,201076
#define  CAN_F6R1_FB0 2624,201257
#define  CAN_F6R1_FB1 2625,201353
#define  CAN_F6R1_FB2 2626,201449
#define  CAN_F6R1_FB3 2627,201545
#define  CAN_F6R1_FB4 2628,201641
#define  CAN_F6R1_FB5 2629,201737
#define  CAN_F6R1_FB6 2630,201833
#define  CAN_F6R1_FB7 2631,201929
#define  CAN_F6R1_FB8 2632,202025
#define  CAN_F6R1_FB9 2633,202121
#define  CAN_F6R1_FB10 2634,202217
#define  CAN_F6R1_FB11 2635,202314
#define  CAN_F6R1_FB12 2636,202411
#define  CAN_F6R1_FB13 2637,202508
#define  CAN_F6R1_FB14 2638,202605
#define  CAN_F6R1_FB15 2639,202702
#define  CAN_F6R1_FB16 2640,202799
#define  CAN_F6R1_FB17 2641,202896
#define  CAN_F6R1_FB18 2642,202993
#define  CAN_F6R1_FB19 2643,203090
#define  CAN_F6R1_FB20 2644,203187
#define  CAN_F6R1_FB21 2645,203284
#define  CAN_F6R1_FB22 2646,203381
#define  CAN_F6R1_FB23 2647,203478
#define  CAN_F6R1_FB24 2648,203575
#define  CAN_F6R1_FB25 2649,203672
#define  CAN_F6R1_FB26 2650,203769
#define  CAN_F6R1_FB27 2651,203866
#define  CAN_F6R1_FB28 2652,203963
#define  CAN_F6R1_FB29 2653,204060
#define  CAN_F6R1_FB30 2654,204157
#define  CAN_F6R1_FB31 2655,204254
#define  CAN_F7R1_FB0 2658,204435
#define  CAN_F7R1_FB1 2659,204531
#define  CAN_F7R1_FB2 2660,204627
#define  CAN_F7R1_FB3 2661,204723
#define  CAN_F7R1_FB4 2662,204819
#define  CAN_F7R1_FB5 2663,204915
#define  CAN_F7R1_FB6 2664,205011
#define  CAN_F7R1_FB7 2665,205107
#define  CAN_F7R1_FB8 2666,205203
#define  CAN_F7R1_FB9 2667,205299
#define  CAN_F7R1_FB10 2668,205395
#define  CAN_F7R1_FB11 2669,205492
#define  CAN_F7R1_FB12 2670,205589
#define  CAN_F7R1_FB13 2671,205686
#define  CAN_F7R1_FB14 2672,205783
#define  CAN_F7R1_FB15 2673,205880
#define  CAN_F7R1_FB16 2674,205977
#define  CAN_F7R1_FB17 2675,206074
#define  CAN_F7R1_FB18 2676,206171
#define  CAN_F7R1_FB19 2677,206268
#define  CAN_F7R1_FB20 2678,206365
#define  CAN_F7R1_FB21 2679,206462
#define  CAN_F7R1_FB22 2680,206559
#define  CAN_F7R1_FB23 2681,206656
#define  CAN_F7R1_FB24 2682,206753
#define  CAN_F7R1_FB25 2683,206850
#define  CAN_F7R1_FB26 2684,206947
#define  CAN_F7R1_FB27 2685,207044
#define  CAN_F7R1_FB28 2686,207141
#define  CAN_F7R1_FB29 2687,207238
#define  CAN_F7R1_FB30 2688,207335
#define  CAN_F7R1_FB31 2689,207432
#define  CAN_F8R1_FB0 2692,207613
#define  CAN_F8R1_FB1 2693,207709
#define  CAN_F8R1_FB2 2694,207805
#define  CAN_F8R1_FB3 2695,207901
#define  CAN_F8R1_FB4 2696,207997
#define  CAN_F8R1_FB5 2697,208093
#define  CAN_F8R1_FB6 2698,208189
#define  CAN_F8R1_FB7 2699,208285
#define  CAN_F8R1_FB8 2700,208381
#define  CAN_F8R1_FB9 2701,208477
#define  CAN_F8R1_FB10 2702,208573
#define  CAN_F8R1_FB11 2703,208670
#define  CAN_F8R1_FB12 2704,208767
#define  CAN_F8R1_FB13 2705,208864
#define  CAN_F8R1_FB14 2706,208961
#define  CAN_F8R1_FB15 2707,209058
#define  CAN_F8R1_FB16 2708,209155
#define  CAN_F8R1_FB17 2709,209252
#define  CAN_F8R1_FB18 2710,209349
#define  CAN_F8R1_FB19 2711,209446
#define  CAN_F8R1_FB20 2712,209543
#define  CAN_F8R1_FB21 2713,209640
#define  CAN_F8R1_FB22 2714,209737
#define  CAN_F8R1_FB23 2715,209834
#define  CAN_F8R1_FB24 2716,209931
#define  CAN_F8R1_FB25 2717,210028
#define  CAN_F8R1_FB26 2718,210125
#define  CAN_F8R1_FB27 2719,210222
#define  CAN_F8R1_FB28 2720,210319
#define  CAN_F8R1_FB29 2721,210416
#define  CAN_F8R1_FB30 2722,210513
#define  CAN_F8R1_FB31 2723,210610
#define  CAN_F9R1_FB0 2726,210791
#define  CAN_F9R1_FB1 2727,210887
#define  CAN_F9R1_FB2 2728,210983
#define  CAN_F9R1_FB3 2729,211079
#define  CAN_F9R1_FB4 2730,211175
#define  CAN_F9R1_FB5 2731,211271
#define  CAN_F9R1_FB6 2732,211367
#define  CAN_F9R1_FB7 2733,211463
#define  CAN_F9R1_FB8 2734,211559
#define  CAN_F9R1_FB9 2735,211655
#define  CAN_F9R1_FB10 2736,211751
#define  CAN_F9R1_FB11 2737,211848
#define  CAN_F9R1_FB12 2738,211945
#define  CAN_F9R1_FB13 2739,212042
#define  CAN_F9R1_FB14 2740,212139
#define  CAN_F9R1_FB15 2741,212236
#define  CAN_F9R1_FB16 2742,212333
#define  CAN_F9R1_FB17 2743,212430
#define  CAN_F9R1_FB18 2744,212527
#define  CAN_F9R1_FB19 2745,212624
#define  CAN_F9R1_FB20 2746,212721
#define  CAN_F9R1_FB21 2747,212818
#define  CAN_F9R1_FB22 2748,212915
#define  CAN_F9R1_FB23 2749,213012
#define  CAN_F9R1_FB24 2750,213109
#define  CAN_F9R1_FB25 2751,213206
#define  CAN_F9R1_FB26 2752,213303
#define  CAN_F9R1_FB27 2753,213400
#define  CAN_F9R1_FB28 2754,213497
#define  CAN_F9R1_FB29 2755,213594
#define  CAN_F9R1_FB30 2756,213691
#define  CAN_F9R1_FB31 2757,213788
#define  CAN_F10R1_FB0 2760,213969
#define  CAN_F10R1_FB1 2761,214065
#define  CAN_F10R1_FB2 2762,214161
#define  CAN_F10R1_FB3 2763,214257
#define  CAN_F10R1_FB4 2764,214353
#define  CAN_F10R1_FB5 2765,214449
#define  CAN_F10R1_FB6 2766,214545
#define  CAN_F10R1_FB7 2767,214641
#define  CAN_F10R1_FB8 2768,214737
#define  CAN_F10R1_FB9 2769,214833
#define  CAN_F10R1_FB10 2770,214929
#define  CAN_F10R1_FB11 2771,215026
#define  CAN_F10R1_FB12 2772,215123
#define  CAN_F10R1_FB13 2773,215220
#define  CAN_F10R1_FB14 2774,215317
#define  CAN_F10R1_FB15 2775,215414
#define  CAN_F10R1_FB16 2776,215511
#define  CAN_F10R1_FB17 2777,215608
#define  CAN_F10R1_FB18 2778,215705
#define  CAN_F10R1_FB19 2779,215802
#define  CAN_F10R1_FB20 2780,215899
#define  CAN_F10R1_FB21 2781,215996
#define  CAN_F10R1_FB22 2782,216093
#define  CAN_F10R1_FB23 2783,216190
#define  CAN_F10R1_FB24 2784,216287
#define  CAN_F10R1_FB25 2785,216384
#define  CAN_F10R1_FB26 2786,216481
#define  CAN_F10R1_FB27 2787,216578
#define  CAN_F10R1_FB28 2788,216675
#define  CAN_F10R1_FB29 2789,216772
#define  CAN_F10R1_FB30 2790,216869
#define  CAN_F10R1_FB31 2791,216966
#define  CAN_F11R1_FB0 2794,217147
#define  CAN_F11R1_FB1 2795,217243
#define  CAN_F11R1_FB2 2796,217339
#define  CAN_F11R1_FB3 2797,217435
#define  CAN_F11R1_FB4 2798,217531
#define  CAN_F11R1_FB5 2799,217627
#define  CAN_F11R1_FB6 2800,217723
#define  CAN_F11R1_FB7 2801,217819
#define  CAN_F11R1_FB8 2802,217915
#define  CAN_F11R1_FB9 2803,218011
#define  CAN_F11R1_FB10 2804,218107
#define  CAN_F11R1_FB11 2805,218204
#define  CAN_F11R1_FB12 2806,218301
#define  CAN_F11R1_FB13 2807,218398
#define  CAN_F11R1_FB14 2808,218495
#define  CAN_F11R1_FB15 2809,218592
#define  CAN_F11R1_FB16 2810,218689
#define  CAN_F11R1_FB17 2811,218786
#define  CAN_F11R1_FB18 2812,218883
#define  CAN_F11R1_FB19 2813,218980
#define  CAN_F11R1_FB20 2814,219077
#define  CAN_F11R1_FB21 2815,219174
#define  CAN_F11R1_FB22 2816,219271
#define  CAN_F11R1_FB23 2817,219368
#define  CAN_F11R1_FB24 2818,219465
#define  CAN_F11R1_FB25 2819,219562
#define  CAN_F11R1_FB26 2820,219659
#define  CAN_F11R1_FB27 2821,219756
#define  CAN_F11R1_FB28 2822,219853
#define  CAN_F11R1_FB29 2823,219950
#define  CAN_F11R1_FB30 2824,220047
#define  CAN_F11R1_FB31 2825,220144
#define  CAN_F12R1_FB0 2828,220325
#define  CAN_F12R1_FB1 2829,220421
#define  CAN_F12R1_FB2 2830,220517
#define  CAN_F12R1_FB3 2831,220613
#define  CAN_F12R1_FB4 2832,220709
#define  CAN_F12R1_FB5 2833,220805
#define  CAN_F12R1_FB6 2834,220901
#define  CAN_F12R1_FB7 2835,220997
#define  CAN_F12R1_FB8 2836,221093
#define  CAN_F12R1_FB9 2837,221189
#define  CAN_F12R1_FB10 2838,221285
#define  CAN_F12R1_FB11 2839,221382
#define  CAN_F12R1_FB12 2840,221479
#define  CAN_F12R1_FB13 2841,221576
#define  CAN_F12R1_FB14 2842,221673
#define  CAN_F12R1_FB15 2843,221770
#define  CAN_F12R1_FB16 2844,221867
#define  CAN_F12R1_FB17 2845,221964
#define  CAN_F12R1_FB18 2846,222061
#define  CAN_F12R1_FB19 2847,222158
#define  CAN_F12R1_FB20 2848,222255
#define  CAN_F12R1_FB21 2849,222352
#define  CAN_F12R1_FB22 2850,222449
#define  CAN_F12R1_FB23 2851,222546
#define  CAN_F12R1_FB24 2852,222643
#define  CAN_F12R1_FB25 2853,222740
#define  CAN_F12R1_FB26 2854,222837
#define  CAN_F12R1_FB27 2855,222934
#define  CAN_F12R1_FB28 2856,223031
#define  CAN_F12R1_FB29 2857,223128
#define  CAN_F12R1_FB30 2858,223225
#define  CAN_F12R1_FB31 2859,223322
#define  CAN_F13R1_FB0 2862,223503
#define  CAN_F13R1_FB1 2863,223599
#define  CAN_F13R1_FB2 2864,223695
#define  CAN_F13R1_FB3 2865,223791
#define  CAN_F13R1_FB4 2866,223887
#define  CAN_F13R1_FB5 2867,223983
#define  CAN_F13R1_FB6 2868,224079
#define  CAN_F13R1_FB7 2869,224175
#define  CAN_F13R1_FB8 2870,224271
#define  CAN_F13R1_FB9 2871,224367
#define  CAN_F13R1_FB10 2872,224463
#define  CAN_F13R1_FB11 2873,224560
#define  CAN_F13R1_FB12 2874,224657
#define  CAN_F13R1_FB13 2875,224754
#define  CAN_F13R1_FB14 2876,224851
#define  CAN_F13R1_FB15 2877,224948
#define  CAN_F13R1_FB16 2878,225045
#define  CAN_F13R1_FB17 2879,225142
#define  CAN_F13R1_FB18 2880,225239
#define  CAN_F13R1_FB19 2881,225336
#define  CAN_F13R1_FB20 2882,225433
#define  CAN_F13R1_FB21 2883,225530
#define  CAN_F13R1_FB22 2884,225627
#define  CAN_F13R1_FB23 2885,225724
#define  CAN_F13R1_FB24 2886,225821
#define  CAN_F13R1_FB25 2887,225918
#define  CAN_F13R1_FB26 2888,226015
#define  CAN_F13R1_FB27 2889,226112
#define  CAN_F13R1_FB28 2890,226209
#define  CAN_F13R1_FB29 2891,226306
#define  CAN_F13R1_FB30 2892,226403
#define  CAN_F13R1_FB31 2893,226500
#define  CAN_F0R2_FB0 2896,226681
#define  CAN_F0R2_FB1 2897,226777
#define  CAN_F0R2_FB2 2898,226873
#define  CAN_F0R2_FB3 2899,226969
#define  CAN_F0R2_FB4 2900,227065
#define  CAN_F0R2_FB5 2901,227161
#define  CAN_F0R2_FB6 2902,227257
#define  CAN_F0R2_FB7 2903,227353
#define  CAN_F0R2_FB8 2904,227449
#define  CAN_F0R2_FB9 2905,227545
#define  CAN_F0R2_FB10 2906,227641
#define  CAN_F0R2_FB11 2907,227738
#define  CAN_F0R2_FB12 2908,227835
#define  CAN_F0R2_FB13 2909,227932
#define  CAN_F0R2_FB14 2910,228029
#define  CAN_F0R2_FB15 2911,228126
#define  CAN_F0R2_FB16 2912,228223
#define  CAN_F0R2_FB17 2913,228320
#define  CAN_F0R2_FB18 2914,228417
#define  CAN_F0R2_FB19 2915,228514
#define  CAN_F0R2_FB20 2916,228611
#define  CAN_F0R2_FB21 2917,228708
#define  CAN_F0R2_FB22 2918,228805
#define  CAN_F0R2_FB23 2919,228902
#define  CAN_F0R2_FB24 2920,228999
#define  CAN_F0R2_FB25 2921,229096
#define  CAN_F0R2_FB26 2922,229193
#define  CAN_F0R2_FB27 2923,229290
#define  CAN_F0R2_FB28 2924,229387
#define  CAN_F0R2_FB29 2925,229484
#define  CAN_F0R2_FB30 2926,229581
#define  CAN_F0R2_FB31 2927,229678
#define  CAN_F1R2_FB0 2930,229859
#define  CAN_F1R2_FB1 2931,229955
#define  CAN_F1R2_FB2 2932,230051
#define  CAN_F1R2_FB3 2933,230147
#define  CAN_F1R2_FB4 2934,230243
#define  CAN_F1R2_FB5 2935,230339
#define  CAN_F1R2_FB6 2936,230435
#define  CAN_F1R2_FB7 2937,230531
#define  CAN_F1R2_FB8 2938,230627
#define  CAN_F1R2_FB9 2939,230723
#define  CAN_F1R2_FB10 2940,230819
#define  CAN_F1R2_FB11 2941,230916
#define  CAN_F1R2_FB12 2942,231013
#define  CAN_F1R2_FB13 2943,231110
#define  CAN_F1R2_FB14 2944,231207
#define  CAN_F1R2_FB15 2945,231304
#define  CAN_F1R2_FB16 2946,231401
#define  CAN_F1R2_FB17 2947,231498
#define  CAN_F1R2_FB18 2948,231595
#define  CAN_F1R2_FB19 2949,231692
#define  CAN_F1R2_FB20 2950,231789
#define  CAN_F1R2_FB21 2951,231886
#define  CAN_F1R2_FB22 2952,231983
#define  CAN_F1R2_FB23 2953,232080
#define  CAN_F1R2_FB24 2954,232177
#define  CAN_F1R2_FB25 2955,232274
#define  CAN_F1R2_FB26 2956,232371
#define  CAN_F1R2_FB27 2957,232468
#define  CAN_F1R2_FB28 2958,232565
#define  CAN_F1R2_FB29 2959,232662
#define  CAN_F1R2_FB30 2960,232759
#define  CAN_F1R2_FB31 2961,232856
#define  CAN_F2R2_FB0 2964,233037
#define  CAN_F2R2_FB1 2965,233133
#define  CAN_F2R2_FB2 2966,233229
#define  CAN_F2R2_FB3 2967,233325
#define  CAN_F2R2_FB4 2968,233421
#define  CAN_F2R2_FB5 2969,233517
#define  CAN_F2R2_FB6 2970,233613
#define  CAN_F2R2_FB7 2971,233709
#define  CAN_F2R2_FB8 2972,233805
#define  CAN_F2R2_FB9 2973,233901
#define  CAN_F2R2_FB10 2974,233997
#define  CAN_F2R2_FB11 2975,234094
#define  CAN_F2R2_FB12 2976,234191
#define  CAN_F2R2_FB13 2977,234288
#define  CAN_F2R2_FB14 2978,234385
#define  CAN_F2R2_FB15 2979,234482
#define  CAN_F2R2_FB16 2980,234579
#define  CAN_F2R2_FB17 2981,234676
#define  CAN_F2R2_FB18 2982,234773
#define  CAN_F2R2_FB19 2983,234870
#define  CAN_F2R2_FB20 2984,234967
#define  CAN_F2R2_FB21 2985,235064
#define  CAN_F2R2_FB22 2986,235161
#define  CAN_F2R2_FB23 2987,235258
#define  CAN_F2R2_FB24 2988,235355
#define  CAN_F2R2_FB25 2989,235452
#define  CAN_F2R2_FB26 2990,235549
#define  CAN_F2R2_FB27 2991,235646
#define  CAN_F2R2_FB28 2992,235743
#define  CAN_F2R2_FB29 2993,235840
#define  CAN_F2R2_FB30 2994,235937
#define  CAN_F2R2_FB31 2995,236034
#define  CAN_F3R2_FB0 2998,236215
#define  CAN_F3R2_FB1 2999,236311
#define  CAN_F3R2_FB2 3000,236407
#define  CAN_F3R2_FB3 3001,236503
#define  CAN_F3R2_FB4 3002,236599
#define  CAN_F3R2_FB5 3003,236695
#define  CAN_F3R2_FB6 3004,236791
#define  CAN_F3R2_FB7 3005,236887
#define  CAN_F3R2_FB8 3006,236983
#define  CAN_F3R2_FB9 3007,237079
#define  CAN_F3R2_FB10 3008,237175
#define  CAN_F3R2_FB11 3009,237272
#define  CAN_F3R2_FB12 3010,237369
#define  CAN_F3R2_FB13 3011,237466
#define  CAN_F3R2_FB14 3012,237563
#define  CAN_F3R2_FB15 3013,237660
#define  CAN_F3R2_FB16 3014,237757
#define  CAN_F3R2_FB17 3015,237854
#define  CAN_F3R2_FB18 3016,237951
#define  CAN_F3R2_FB19 3017,238048
#define  CAN_F3R2_FB20 3018,238145
#define  CAN_F3R2_FB21 3019,238242
#define  CAN_F3R2_FB22 3020,238339
#define  CAN_F3R2_FB23 3021,238436
#define  CAN_F3R2_FB24 3022,238533
#define  CAN_F3R2_FB25 3023,238630
#define  CAN_F3R2_FB26 3024,238727
#define  CAN_F3R2_FB27 3025,238824
#define  CAN_F3R2_FB28 3026,238921
#define  CAN_F3R2_FB29 3027,239018
#define  CAN_F3R2_FB30 3028,239115
#define  CAN_F3R2_FB31 3029,239212
#define  CAN_F4R2_FB0 3032,239393
#define  CAN_F4R2_FB1 3033,239489
#define  CAN_F4R2_FB2 3034,239585
#define  CAN_F4R2_FB3 3035,239681
#define  CAN_F4R2_FB4 3036,239777
#define  CAN_F4R2_FB5 3037,239873
#define  CAN_F4R2_FB6 3038,239969
#define  CAN_F4R2_FB7 3039,240065
#define  CAN_F4R2_FB8 3040,240161
#define  CAN_F4R2_FB9 3041,240257
#define  CAN_F4R2_FB10 3042,240353
#define  CAN_F4R2_FB11 3043,240450
#define  CAN_F4R2_FB12 3044,240547
#define  CAN_F4R2_FB13 3045,240644
#define  CAN_F4R2_FB14 3046,240741
#define  CAN_F4R2_FB15 3047,240838
#define  CAN_F4R2_FB16 3048,240935
#define  CAN_F4R2_FB17 3049,241032
#define  CAN_F4R2_FB18 3050,241129
#define  CAN_F4R2_FB19 3051,241226
#define  CAN_F4R2_FB20 3052,241323
#define  CAN_F4R2_FB21 3053,241420
#define  CAN_F4R2_FB22 3054,241517
#define  CAN_F4R2_FB23 3055,241614
#define  CAN_F4R2_FB24 3056,241711
#define  CAN_F4R2_FB25 3057,241808
#define  CAN_F4R2_FB26 3058,241905
#define  CAN_F4R2_FB27 3059,242002
#define  CAN_F4R2_FB28 3060,242099
#define  CAN_F4R2_FB29 3061,242196
#define  CAN_F4R2_FB30 3062,242293
#define  CAN_F4R2_FB31 3063,242390
#define  CAN_F5R2_FB0 3066,242571
#define  CAN_F5R2_FB1 3067,242667
#define  CAN_F5R2_FB2 3068,242763
#define  CAN_F5R2_FB3 3069,242859
#define  CAN_F5R2_FB4 3070,242955
#define  CAN_F5R2_FB5 3071,243051
#define  CAN_F5R2_FB6 3072,243147
#define  CAN_F5R2_FB7 3073,243243
#define  CAN_F5R2_FB8 3074,243339
#define  CAN_F5R2_FB9 3075,243435
#define  CAN_F5R2_FB10 3076,243531
#define  CAN_F5R2_FB11 3077,243628
#define  CAN_F5R2_FB12 3078,243725
#define  CAN_F5R2_FB13 3079,243822
#define  CAN_F5R2_FB14 3080,243919
#define  CAN_F5R2_FB15 3081,244016
#define  CAN_F5R2_FB16 3082,244113
#define  CAN_F5R2_FB17 3083,244210
#define  CAN_F5R2_FB18 3084,244307
#define  CAN_F5R2_FB19 3085,244404
#define  CAN_F5R2_FB20 3086,244501
#define  CAN_F5R2_FB21 3087,244598
#define  CAN_F5R2_FB22 3088,244695
#define  CAN_F5R2_FB23 3089,244792
#define  CAN_F5R2_FB24 3090,244889
#define  CAN_F5R2_FB25 3091,244986
#define  CAN_F5R2_FB26 3092,245083
#define  CAN_F5R2_FB27 3093,245180
#define  CAN_F5R2_FB28 3094,245277
#define  CAN_F5R2_FB29 3095,245374
#define  CAN_F5R2_FB30 3096,245471
#define  CAN_F5R2_FB31 3097,245568
#define  CAN_F6R2_FB0 3100,245749
#define  CAN_F6R2_FB1 3101,245845
#define  CAN_F6R2_FB2 3102,245941
#define  CAN_F6R2_FB3 3103,246037
#define  CAN_F6R2_FB4 3104,246133
#define  CAN_F6R2_FB5 3105,246229
#define  CAN_F6R2_FB6 3106,246325
#define  CAN_F6R2_FB7 3107,246421
#define  CAN_F6R2_FB8 3108,246517
#define  CAN_F6R2_FB9 3109,246613
#define  CAN_F6R2_FB10 3110,246709
#define  CAN_F6R2_FB11 3111,246806
#define  CAN_F6R2_FB12 3112,246903
#define  CAN_F6R2_FB13 3113,247000
#define  CAN_F6R2_FB14 3114,247097
#define  CAN_F6R2_FB15 3115,247194
#define  CAN_F6R2_FB16 3116,247291
#define  CAN_F6R2_FB17 3117,247388
#define  CAN_F6R2_FB18 3118,247485
#define  CAN_F6R2_FB19 3119,247582
#define  CAN_F6R2_FB20 3120,247679
#define  CAN_F6R2_FB21 3121,247776
#define  CAN_F6R2_FB22 3122,247873
#define  CAN_F6R2_FB23 3123,247970
#define  CAN_F6R2_FB24 3124,248067
#define  CAN_F6R2_FB25 3125,248164
#define  CAN_F6R2_FB26 3126,248261
#define  CAN_F6R2_FB27 3127,248358
#define  CAN_F6R2_FB28 3128,248455
#define  CAN_F6R2_FB29 3129,248552
#define  CAN_F6R2_FB30 3130,248649
#define  CAN_F6R2_FB31 3131,248746
#define  CAN_F7R2_FB0 3134,248927
#define  CAN_F7R2_FB1 3135,249023
#define  CAN_F7R2_FB2 3136,249119
#define  CAN_F7R2_FB3 3137,249215
#define  CAN_F7R2_FB4 3138,249311
#define  CAN_F7R2_FB5 3139,249407
#define  CAN_F7R2_FB6 3140,249503
#define  CAN_F7R2_FB7 3141,249599
#define  CAN_F7R2_FB8 3142,249695
#define  CAN_F7R2_FB9 3143,249791
#define  CAN_F7R2_FB10 3144,249887
#define  CAN_F7R2_FB11 3145,249984
#define  CAN_F7R2_FB12 3146,250081
#define  CAN_F7R2_FB13 3147,250178
#define  CAN_F7R2_FB14 3148,250275
#define  CAN_F7R2_FB15 3149,250372
#define  CAN_F7R2_FB16 3150,250469
#define  CAN_F7R2_FB17 3151,250566
#define  CAN_F7R2_FB18 3152,250663
#define  CAN_F7R2_FB19 3153,250760
#define  CAN_F7R2_FB20 3154,250857
#define  CAN_F7R2_FB21 3155,250954
#define  CAN_F7R2_FB22 3156,251051
#define  CAN_F7R2_FB23 3157,251148
#define  CAN_F7R2_FB24 3158,251245
#define  CAN_F7R2_FB25 3159,251342
#define  CAN_F7R2_FB26 3160,251439
#define  CAN_F7R2_FB27 3161,251536
#define  CAN_F7R2_FB28 3162,251633
#define  CAN_F7R2_FB29 3163,251730
#define  CAN_F7R2_FB30 3164,251827
#define  CAN_F7R2_FB31 3165,251924
#define  CAN_F8R2_FB0 3168,252105
#define  CAN_F8R2_FB1 3169,252201
#define  CAN_F8R2_FB2 3170,252297
#define  CAN_F8R2_FB3 3171,252393
#define  CAN_F8R2_FB4 3172,252489
#define  CAN_F8R2_FB5 3173,252585
#define  CAN_F8R2_FB6 3174,252681
#define  CAN_F8R2_FB7 3175,252777
#define  CAN_F8R2_FB8 3176,252873
#define  CAN_F8R2_FB9 3177,252969
#define  CAN_F8R2_FB10 3178,253065
#define  CAN_F8R2_FB11 3179,253162
#define  CAN_F8R2_FB12 3180,253259
#define  CAN_F8R2_FB13 3181,253356
#define  CAN_F8R2_FB14 3182,253453
#define  CAN_F8R2_FB15 3183,253550
#define  CAN_F8R2_FB16 3184,253647
#define  CAN_F8R2_FB17 3185,253744
#define  CAN_F8R2_FB18 3186,253841
#define  CAN_F8R2_FB19 3187,253938
#define  CAN_F8R2_FB20 3188,254035
#define  CAN_F8R2_FB21 3189,254132
#define  CAN_F8R2_FB22 3190,254229
#define  CAN_F8R2_FB23 3191,254326
#define  CAN_F8R2_FB24 3192,254423
#define  CAN_F8R2_FB25 3193,254520
#define  CAN_F8R2_FB26 3194,254617
#define  CAN_F8R2_FB27 3195,254714
#define  CAN_F8R2_FB28 3196,254811
#define  CAN_F8R2_FB29 3197,254908
#define  CAN_F8R2_FB30 3198,255005
#define  CAN_F8R2_FB31 3199,255102
#define  CAN_F9R2_FB0 3202,255283
#define  CAN_F9R2_FB1 3203,255379
#define  CAN_F9R2_FB2 3204,255475
#define  CAN_F9R2_FB3 3205,255571
#define  CAN_F9R2_FB4 3206,255667
#define  CAN_F9R2_FB5 3207,255763
#define  CAN_F9R2_FB6 3208,255859
#define  CAN_F9R2_FB7 3209,255955
#define  CAN_F9R2_FB8 3210,256051
#define  CAN_F9R2_FB9 3211,256147
#define  CAN_F9R2_FB10 3212,256243
#define  CAN_F9R2_FB11 3213,256340
#define  CAN_F9R2_FB12 3214,256437
#define  CAN_F9R2_FB13 3215,256534
#define  CAN_F9R2_FB14 3216,256631
#define  CAN_F9R2_FB15 3217,256728
#define  CAN_F9R2_FB16 3218,256825
#define  CAN_F9R2_FB17 3219,256922
#define  CAN_F9R2_FB18 3220,257019
#define  CAN_F9R2_FB19 3221,257116
#define  CAN_F9R2_FB20 3222,257213
#define  CAN_F9R2_FB21 3223,257310
#define  CAN_F9R2_FB22 3224,257407
#define  CAN_F9R2_FB23 3225,257504
#define  CAN_F9R2_FB24 3226,257601
#define  CAN_F9R2_FB25 3227,257698
#define  CAN_F9R2_FB26 3228,257795
#define  CAN_F9R2_FB27 3229,257892
#define  CAN_F9R2_FB28 3230,257989
#define  CAN_F9R2_FB29 3231,258086
#define  CAN_F9R2_FB30 3232,258183
#define  CAN_F9R2_FB31 3233,258280
#define  CAN_F10R2_FB0 3236,258461
#define  CAN_F10R2_FB1 3237,258557
#define  CAN_F10R2_FB2 3238,258653
#define  CAN_F10R2_FB3 3239,258749
#define  CAN_F10R2_FB4 3240,258845
#define  CAN_F10R2_FB5 3241,258941
#define  CAN_F10R2_FB6 3242,259037
#define  CAN_F10R2_FB7 3243,259133
#define  CAN_F10R2_FB8 3244,259229
#define  CAN_F10R2_FB9 3245,259325
#define  CAN_F10R2_FB10 3246,259421
#define  CAN_F10R2_FB11 3247,259518
#define  CAN_F10R2_FB12 3248,259615
#define  CAN_F10R2_FB13 3249,259712
#define  CAN_F10R2_FB14 3250,259809
#define  CAN_F10R2_FB15 3251,259906
#define  CAN_F10R2_FB16 3252,260003
#define  CAN_F10R2_FB17 3253,260100
#define  CAN_F10R2_FB18 3254,260197
#define  CAN_F10R2_FB19 3255,260294
#define  CAN_F10R2_FB20 3256,260391
#define  CAN_F10R2_FB21 3257,260488
#define  CAN_F10R2_FB22 3258,260585
#define  CAN_F10R2_FB23 3259,260682
#define  CAN_F10R2_FB24 3260,260779
#define  CAN_F10R2_FB25 3261,260876
#define  CAN_F10R2_FB26 3262,260973
#define  CAN_F10R2_FB27 3263,261070
#define  CAN_F10R2_FB28 3264,261167
#define  CAN_F10R2_FB29 3265,261264
#define  CAN_F10R2_FB30 3266,261361
#define  CAN_F10R2_FB31 3267,261458
#define  CAN_F11R2_FB0 3270,261639
#define  CAN_F11R2_FB1 3271,261735
#define  CAN_F11R2_FB2 3272,261831
#define  CAN_F11R2_FB3 3273,261927
#define  CAN_F11R2_FB4 3274,262023
#define  CAN_F11R2_FB5 3275,262119
#define  CAN_F11R2_FB6 3276,262215
#define  CAN_F11R2_FB7 3277,262311
#define  CAN_F11R2_FB8 3278,262407
#define  CAN_F11R2_FB9 3279,262503
#define  CAN_F11R2_FB10 3280,262599
#define  CAN_F11R2_FB11 3281,262696
#define  CAN_F11R2_FB12 3282,262793
#define  CAN_F11R2_FB13 3283,262890
#define  CAN_F11R2_FB14 3284,262987
#define  CAN_F11R2_FB15 3285,263084
#define  CAN_F11R2_FB16 3286,263181
#define  CAN_F11R2_FB17 3287,263278
#define  CAN_F11R2_FB18 3288,263375
#define  CAN_F11R2_FB19 3289,263472
#define  CAN_F11R2_FB20 3290,263569
#define  CAN_F11R2_FB21 3291,263666
#define  CAN_F11R2_FB22 3292,263763
#define  CAN_F11R2_FB23 3293,263860
#define  CAN_F11R2_FB24 3294,263957
#define  CAN_F11R2_FB25 3295,264054
#define  CAN_F11R2_FB26 3296,264151
#define  CAN_F11R2_FB27 3297,264248
#define  CAN_F11R2_FB28 3298,264345
#define  CAN_F11R2_FB29 3299,264442
#define  CAN_F11R2_FB30 3300,264539
#define  CAN_F11R2_FB31 3301,264636
#define  CAN_F12R2_FB0 3304,264817
#define  CAN_F12R2_FB1 3305,264913
#define  CAN_F12R2_FB2 3306,265009
#define  CAN_F12R2_FB3 3307,265105
#define  CAN_F12R2_FB4 3308,265201
#define  CAN_F12R2_FB5 3309,265297
#define  CAN_F12R2_FB6 3310,265393
#define  CAN_F12R2_FB7 3311,265489
#define  CAN_F12R2_FB8 3312,265585
#define  CAN_F12R2_FB9 3313,265681
#define  CAN_F12R2_FB10 3314,265777
#define  CAN_F12R2_FB11 3315,265874
#define  CAN_F12R2_FB12 3316,265971
#define  CAN_F12R2_FB13 3317,266068
#define  CAN_F12R2_FB14 3318,266165
#define  CAN_F12R2_FB15 3319,266262
#define  CAN_F12R2_FB16 3320,266359
#define  CAN_F12R2_FB17 3321,266456
#define  CAN_F12R2_FB18 3322,266553
#define  CAN_F12R2_FB19 3323,266650
#define  CAN_F12R2_FB20 3324,266747
#define  CAN_F12R2_FB21 3325,266844
#define  CAN_F12R2_FB22 3326,266941
#define  CAN_F12R2_FB23 3327,267038
#define  CAN_F12R2_FB24 3328,267135
#define  CAN_F12R2_FB25 3329,267232
#define  CAN_F12R2_FB26 3330,267329
#define  CAN_F12R2_FB27 3331,267426
#define  CAN_F12R2_FB28 3332,267523
#define  CAN_F12R2_FB29 3333,267620
#define  CAN_F12R2_FB30 3334,267717
#define  CAN_F12R2_FB31 3335,267814
#define  CAN_F13R2_FB0 3338,267995
#define  CAN_F13R2_FB1 3339,268091
#define  CAN_F13R2_FB2 3340,268187
#define  CAN_F13R2_FB3 3341,268283
#define  CAN_F13R2_FB4 3342,268379
#define  CAN_F13R2_FB5 3343,268475
#define  CAN_F13R2_FB6 3344,268571
#define  CAN_F13R2_FB7 3345,268667
#define  CAN_F13R2_FB8 3346,268763
#define  CAN_F13R2_FB9 3347,268859
#define  CAN_F13R2_FB10 3348,268955
#define  CAN_F13R2_FB11 3349,269052
#define  CAN_F13R2_FB12 3350,269149
#define  CAN_F13R2_FB13 3351,269246
#define  CAN_F13R2_FB14 3352,269343
#define  CAN_F13R2_FB15 3353,269440
#define  CAN_F13R2_FB16 3354,269537
#define  CAN_F13R2_FB17 3355,269634
#define  CAN_F13R2_FB18 3356,269731
#define  CAN_F13R2_FB19 3357,269828
#define  CAN_F13R2_FB20 3358,269925
#define  CAN_F13R2_FB21 3359,270022
#define  CAN_F13R2_FB22 3360,270119
#define  CAN_F13R2_FB23 3361,270216
#define  CAN_F13R2_FB24 3362,270313
#define  CAN_F13R2_FB25 3363,270410
#define  CAN_F13R2_FB26 3364,270507
#define  CAN_F13R2_FB27 3365,270604
#define  CAN_F13R2_FB28 3366,270701
#define  CAN_F13R2_FB29 3367,270798
#define  CAN_F13R2_FB30 3368,270895
#define  CAN_F13R2_FB31 3369,270992
#define  CRC_DR_DR 3377,271583
#define  CRC_IDR_IDR 3380,271763
#define  CRC_CR_RESET 3383,271964
#define  CRC_CR_POLYSIZE 3384,272076
#define  CRC_CR_POLYSIZE_0 3385,272174
#define  CRC_CR_POLYSIZE_1 3386,272273
#define  CRC_CR_REV_IN 3387,272372
#define  CRC_CR_REV_IN_0 3388,272480
#define  CRC_CR_REV_IN_1 3389,272563
#define  CRC_CR_REV_OUT 3390,272646
#define  CRC_INIT_INIT 3393,272840
#define  CRC_POL_POL 3396,273024
#define  DAC_CR_EN1 3404,273626
#define  DAC_CR_BOFF1 3405,273730
#define  DAC_CR_TEN1 3406,273849
#define  DAC_CR_TSEL1 3408,273963
#define  DAC_CR_TSEL1_0 3409,274091
#define  DAC_CR_TSEL1_1 3410,274181
#define  DAC_CR_TSEL1_2 3411,274271
#define  DAC_CR_WAVE1 3413,274363
#define  DAC_CR_WAVE1_0 3414,274511
#define  DAC_CR_WAVE1_1 3415,274601
#define  DAC_CR_MAMP1 3417,274693
#define  DAC_CR_MAMP1_0 3418,274827
#define  DAC_CR_MAMP1_1 3419,274917
#define  DAC_CR_MAMP1_2 3420,275007
#define  DAC_CR_MAMP1_3 3421,275097
#define  DAC_CR_DMAEN1 3423,275189
#define  DAC_CR_DMAUDRIE1 3424,275297
#define  DAC_CR_EN2 3425,275418
#define  DAC_CR_BOFF2 3426,275522
#define  DAC_CR_TEN2 3427,275641
#define  DAC_CR_TSEL2 3429,275755
#define  DAC_CR_TSEL2_0 3430,275883
#define  DAC_CR_TSEL2_1 3431,275973
#define  DAC_CR_TSEL2_2 3432,276063
#define  DAC_CR_WAVE2 3434,276155
#define  DAC_CR_WAVE2_0 3435,276303
#define  DAC_CR_WAVE2_1 3436,276393
#define  DAC_CR_MAMP2 3438,276485
#define  DAC_CR_MAMP2_0 3439,276619
#define  DAC_CR_MAMP2_1 3440,276709
#define  DAC_CR_MAMP2_2 3441,276799
#define  DAC_CR_MAMP2_3 3442,276889
#define  DAC_CR_DMAEN2 3444,276981
#define  DAC_CR_DMAUDRIE2 3445,277090
#define  DAC_SWTRIGR_SWTRIG1 3448,277295
#define  DAC_SWTRIGR_SWTRIG2 3449,277409
#define  DAC_DHR12R1_DACC1DHR 3452,277607
#define  DAC_DHR12L1_DACC1DHR 3455,277814
#define  DAC_DHR8R1_DACC1DHR 3458,278020
#define  DAC_DHR12R2_DACC2DHR 3461,278226
#define  DAC_DHR12L2_DACC2DHR 3464,278433
#define  DAC_DHR8R2_DACC2DHR 3467,278639
#define  DAC_DHR12RD_DACC1DHR 3470,278845
#define  DAC_DHR12RD_DACC2DHR 3471,278968
#define  DAC_DHR12LD_DACC1DHR 3474,279175
#define  DAC_DHR12LD_DACC2DHR 3475,279297
#define  DAC_DHR8RD_DACC1DHR 3478,279503
#define  DAC_DHR8RD_DACC2DHR 3479,279625
#define  DAC_DOR1_DACC1DOR 3482,279831
#define  DAC_DOR2_DACC2DOR 3485,280024
#define  DAC_SR_DMAUDR1 3488,280217
#define  DAC_SR_DMAUDR2 3489,280332
#define  DBGMCU_IDCODE_DEV_ID 3497,280941
#define  DBGMCU_IDCODE_REV_ID 3498,281010
#define  DBGMCU_CR_DBG_SLEEP 3501,281163
#define  DBGMCU_CR_DBG_STOP 3502,281232
#define  DBGMCU_CR_DBG_STANDBY 3503,281301
#define  DBGMCU_CR_TRACE_IOEN 3504,281370
#define  DBGMCU_CR_TRACE_MODE 3506,281441
#define  DBGMCU_CR_TRACE_MODE_0 3507,281510
#define  DBGMCU_CR_TRACE_MODE_1 3508,281591
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3511,281756
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3512,281825
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3513,281894
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3514,281963
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3515,282032
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3516,282101
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3517,282170
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3518,282239
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3519,282308
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3520,282381
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3521,282454
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3524,282607
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3525,282676
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3526,282745
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3527,282814
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3528,282883
#define  DMA_ISR_GIF1 3536,283446
#define  DMA_ISR_TCIF1 3537,283562
#define  DMA_ISR_HTIF1 3538,283679
#define  DMA_ISR_TEIF1 3539,283792
#define  DMA_ISR_GIF2 3540,283906
#define  DMA_ISR_TCIF2 3541,284022
#define  DMA_ISR_HTIF2 3542,284139
#define  DMA_ISR_TEIF2 3543,284252
#define  DMA_ISR_GIF3 3544,284366
#define  DMA_ISR_TCIF3 3545,284482
#define  DMA_ISR_HTIF3 3546,284599
#define  DMA_ISR_TEIF3 3547,284712
#define  DMA_ISR_GIF4 3548,284826
#define  DMA_ISR_TCIF4 3549,284942
#define  DMA_ISR_HTIF4 3550,285059
#define  DMA_ISR_TEIF4 3551,285172
#define  DMA_ISR_GIF5 3552,285286
#define  DMA_ISR_TCIF5 3553,285402
#define  DMA_ISR_HTIF5 3554,285519
#define  DMA_ISR_TEIF5 3555,285632
#define  DMA_ISR_GIF6 3556,285746
#define  DMA_ISR_TCIF6 3557,285862
#define  DMA_ISR_HTIF6 3558,285979
#define  DMA_ISR_TEIF6 3559,286092
#define  DMA_ISR_GIF7 3560,286206
#define  DMA_ISR_TCIF7 3561,286322
#define  DMA_ISR_HTIF7 3562,286439
#define  DMA_ISR_TEIF7 3563,286552
#define  DMA_IFCR_CGIF1 3566,286750
#define  DMA_IFCR_CTCIF1 3567,286867
#define  DMA_IFCR_CHTIF1 3568,286985
#define  DMA_IFCR_CTEIF1 3569,287099
#define  DMA_IFCR_CGIF2 3570,287214
#define  DMA_IFCR_CTCIF2 3571,287331
#define  DMA_IFCR_CHTIF2 3572,287449
#define  DMA_IFCR_CTEIF2 3573,287563
#define  DMA_IFCR_CGIF3 3574,287678
#define  DMA_IFCR_CTCIF3 3575,287795
#define  DMA_IFCR_CHTIF3 3576,287913
#define  DMA_IFCR_CTEIF3 3577,288027
#define  DMA_IFCR_CGIF4 3578,288142
#define  DMA_IFCR_CTCIF4 3579,288259
#define  DMA_IFCR_CHTIF4 3580,288377
#define  DMA_IFCR_CTEIF4 3581,288491
#define  DMA_IFCR_CGIF5 3582,288606
#define  DMA_IFCR_CTCIF5 3583,288723
#define  DMA_IFCR_CHTIF5 3584,288841
#define  DMA_IFCR_CTEIF5 3585,288955
#define  DMA_IFCR_CGIF6 3586,289070
#define  DMA_IFCR_CTCIF6 3587,289187
#define  DMA_IFCR_CHTIF6 3588,289305
#define  DMA_IFCR_CTEIF6 3589,289419
#define  DMA_IFCR_CGIF7 3590,289534
#define  DMA_IFCR_CTCIF7 3591,289651
#define  DMA_IFCR_CHTIF7 3592,289769
#define  DMA_IFCR_CTEIF7 3593,289883
#define  DMA_CCR_EN 3596,290082
#define  DMA_CCR_TCIE 3597,290202
#define  DMA_CCR_HTIE 3598,290322
#define  DMA_CCR_TEIE 3599,290442
#define  DMA_CCR_DIR 3600,290562
#define  DMA_CCR_CIRC 3601,290682
#define  DMA_CCR_PINC 3602,290802
#define  DMA_CCR_MINC 3603,290922
#define  DMA_CCR_PSIZE 3605,291044
#define  DMA_CCR_PSIZE_0 3606,291164
#define  DMA_CCR_PSIZE_1 3607,291284
#define  DMA_CCR_MSIZE 3609,291406
#define  DMA_CCR_MSIZE_0 3610,291526
#define  DMA_CCR_MSIZE_1 3611,291646
#define  DMA_CCR_PL 3613,291768
#define  DMA_CCR_PL_0 3614,291888
#define  DMA_CCR_PL_1 3615,292008
#define  DMA_CCR_MEM2MEM 3617,292130
#define  DMA_CNDTR_NDT 3620,292334
#define  DMA_CPAR_PA 3623,292538
#define  DMA_CMAR_MA 3626,292742
#define  EXTI_IMR_MR0 3634,293356
#define  EXTI_IMR_MR1 3635,293465
#define  EXTI_IMR_MR2 3636,293574
#define  EXTI_IMR_MR3 3637,293683
#define  EXTI_IMR_MR4 3638,293792
#define  EXTI_IMR_MR5 3639,293901
#define  EXTI_IMR_MR6 3640,294010
#define  EXTI_IMR_MR7 3641,294119
#define  EXTI_IMR_MR8 3642,294228
#define  EXTI_IMR_MR9 3643,294337
#define  EXTI_IMR_MR10 3644,294446
#define  EXTI_IMR_MR11 3645,294556
#define  EXTI_IMR_MR12 3646,294666
#define  EXTI_IMR_MR13 3647,294776
#define  EXTI_IMR_MR14 3648,294886
#define  EXTI_IMR_MR15 3649,294996
#define  EXTI_IMR_MR16 3650,295106
#define  EXTI_IMR_MR17 3651,295216
#define  EXTI_IMR_MR18 3652,295326
#define  EXTI_IMR_MR19 3653,295436
#define  EXTI_IMR_MR20 3654,295546
#define  EXTI_IMR_MR21 3655,295656
#define  EXTI_IMR_MR22 3656,295766
#define  EXTI_IMR_MR23 3657,295876
#define  EXTI_IMR_MR24 3658,295986
#define  EXTI_IMR_MR25 3659,296096
#define  EXTI_IMR_MR26 3660,296206
#define  EXTI_IMR_MR27 3661,296316
#define  EXTI_IMR_MR28 3662,296426
#define  EXTI_IMR_MR29 3663,296536
#define  EXTI_IMR_MR30 3664,296646
#define  EXTI_IMR_MR31 3665,296756
#define  EXTI_EMR_MR0 3668,296950
#define  EXTI_EMR_MR1 3669,297055
#define  EXTI_EMR_MR2 3670,297160
#define  EXTI_EMR_MR3 3671,297265
#define  EXTI_EMR_MR4 3672,297370
#define  EXTI_EMR_MR5 3673,297475
#define  EXTI_EMR_MR6 3674,297580
#define  EXTI_EMR_MR7 3675,297685
#define  EXTI_EMR_MR8 3676,297790
#define  EXTI_EMR_MR9 3677,297895
#define  EXTI_EMR_MR10 3678,298000
#define  EXTI_EMR_MR11 3679,298106
#define  EXTI_EMR_MR12 3680,298212
#define  EXTI_EMR_MR13 3681,298318
#define  EXTI_EMR_MR14 3682,298424
#define  EXTI_EMR_MR15 3683,298530
#define  EXTI_EMR_MR16 3684,298636
#define  EXTI_EMR_MR17 3685,298742
#define  EXTI_EMR_MR18 3686,298848
#define  EXTI_EMR_MR19 3687,298954
#define  EXTI_EMR_MR20 3688,299060
#define  EXTI_EMR_MR21 3689,299166
#define  EXTI_EMR_MR22 3690,299272
#define  EXTI_EMR_MR23 3691,299378
#define  EXTI_EMR_MR24 3692,299484
#define  EXTI_EMR_MR25 3693,299590
#define  EXTI_EMR_MR26 3694,299696
#define  EXTI_EMR_MR27 3695,299802
#define  EXTI_EMR_MR28 3696,299908
#define  EXTI_EMR_MR29 3697,300014
#define  EXTI_EMR_MR30 3698,300120
#define  EXTI_EMR_MR31 3699,300226
#define  EXTI_RTSR_TR0 3702,300416
#define  EXTI_RTSR_TR1 3703,300549
#define  EXTI_RTSR_TR2 3704,300682
#define  EXTI_RTSR_TR3 3705,300815
#define  EXTI_RTSR_TR4 3706,300948
#define  EXTI_RTSR_TR5 3707,301081
#define  EXTI_RTSR_TR6 3708,301214
#define  EXTI_RTSR_TR7 3709,301347
#define  EXTI_RTSR_TR8 3710,301480
#define  EXTI_RTSR_TR9 3711,301613
#define  EXTI_RTSR_TR10 3712,301746
#define  EXTI_RTSR_TR11 3713,301880
#define  EXTI_RTSR_TR12 3714,302014
#define  EXTI_RTSR_TR13 3715,302148
#define  EXTI_RTSR_TR14 3716,302282
#define  EXTI_RTSR_TR15 3717,302416
#define  EXTI_RTSR_TR16 3718,302550
#define  EXTI_RTSR_TR17 3719,302684
#define  EXTI_RTSR_TR18 3720,302818
#define  EXTI_RTSR_TR19 3721,302952
#define  EXTI_RTSR_TR20 3722,303086
#define  EXTI_RTSR_TR21 3723,303220
#define  EXTI_RTSR_TR22 3724,303354
#define  EXTI_RTSR_TR29 3725,303488
#define  EXTI_RTSR_TR30 3726,303622
#define  EXTI_RTSR_TR31 3727,303756
#define  EXTI_FTSR_TR0 3730,303974
#define  EXTI_FTSR_TR1 3731,304108
#define  EXTI_FTSR_TR2 3732,304242
#define  EXTI_FTSR_TR3 3733,304376
#define  EXTI_FTSR_TR4 3734,304510
#define  EXTI_FTSR_TR5 3735,304644
#define  EXTI_FTSR_TR6 3736,304778
#define  EXTI_FTSR_TR7 3737,304912
#define  EXTI_FTSR_TR8 3738,305046
#define  EXTI_FTSR_TR9 3739,305180
#define  EXTI_FTSR_TR10 3740,305314
#define  EXTI_FTSR_TR11 3741,305449
#define  EXTI_FTSR_TR12 3742,305584
#define  EXTI_FTSR_TR13 3743,305719
#define  EXTI_FTSR_TR14 3744,305854
#define  EXTI_FTSR_TR15 3745,305989
#define  EXTI_FTSR_TR16 3746,306124
#define  EXTI_FTSR_TR17 3747,306259
#define  EXTI_FTSR_TR18 3748,306394
#define  EXTI_FTSR_TR19 3749,306529
#define  EXTI_FTSR_TR20 3750,306664
#define  EXTI_FTSR_TR21 3751,306799
#define  EXTI_FTSR_TR22 3752,306934
#define  EXTI_FTSR_TR29 3753,307069
#define  EXTI_FTSR_TR30 3754,307204
#define  EXTI_FTSR_TR31 3755,307339
#define  EXTI_SWIER_SWIER0 3758,307558
#define  EXTI_SWIER_SWIER1 3759,307671
#define  EXTI_SWIER_SWIER2 3760,307784
#define  EXTI_SWIER_SWIER3 3761,307897
#define  EXTI_SWIER_SWIER4 3762,308010
#define  EXTI_SWIER_SWIER5 3763,308123
#define  EXTI_SWIER_SWIER6 3764,308236
#define  EXTI_SWIER_SWIER7 3765,308349
#define  EXTI_SWIER_SWIER8 3766,308462
#define  EXTI_SWIER_SWIER9 3767,308575
#define  EXTI_SWIER_SWIER10 3768,308688
#define  EXTI_SWIER_SWIER11 3769,308802
#define  EXTI_SWIER_SWIER12 3770,308916
#define  EXTI_SWIER_SWIER13 3771,309030
#define  EXTI_SWIER_SWIER14 3772,309144
#define  EXTI_SWIER_SWIER15 3773,309258
#define  EXTI_SWIER_SWIER16 3774,309372
#define  EXTI_SWIER_SWIER17 3775,309486
#define  EXTI_SWIER_SWIER18 3776,309600
#define  EXTI_SWIER_SWIER19 3777,309714
#define  EXTI_SWIER_SWIER20 3778,309828
#define  EXTI_SWIER_SWIER21 3779,309942
#define  EXTI_SWIER_SWIER22 3780,310056
#define  EXTI_SWIER_SWIER29 3781,310170
#define  EXTI_SWIER_SWIER30 3782,310284
#define  EXTI_SWIER_SWIER31 3783,310398
#define  EXTI_PR_PR0 3786,310596
#define  EXTI_PR_PR1 3787,310703
#define  EXTI_PR_PR2 3788,310810
#define  EXTI_PR_PR3 3789,310917
#define  EXTI_PR_PR4 3790,311024
#define  EXTI_PR_PR5 3791,311131
#define  EXTI_PR_PR6 3792,311238
#define  EXTI_PR_PR7 3793,311345
#define  EXTI_PR_PR8 3794,311452
#define  EXTI_PR_PR9 3795,311559
#define  EXTI_PR_PR10 3796,311666
#define  EXTI_PR_PR11 3797,311774
#define  EXTI_PR_PR12 3798,311882
#define  EXTI_PR_PR13 3799,311990
#define  EXTI_PR_PR14 3800,312098
#define  EXTI_PR_PR15 3801,312206
#define  EXTI_PR_PR16 3802,312314
#define  EXTI_PR_PR17 3803,312422
#define  EXTI_PR_PR18 3804,312530
#define  EXTI_PR_PR19 3805,312638
#define  EXTI_PR_PR20 3806,312746
#define  EXTI_PR_PR21 3807,312854
#define  EXTI_PR_PR22 3808,312962
#define  EXTI_PR_PR29 3809,313070
#define  EXTI_PR_PR30 3810,313178
#define  EXTI_PR_PR31 3811,313286
#define  EXTI_IMR2_MR32 3814,313478
#define  EXTI_IMR2_MR33 3815,313588
#define  EXTI_IMR2_MR34 3816,313698
#define  EXTI_IMR2_MR35 3817,313808
#define  EXTI_EMR2_MR32 3820,314002
#define  EXTI_EMR2_MR33 3821,314108
#define  EXTI_EMR2_MR34 3822,314214
#define  EXTI_EMR2_MR35 3823,314320
#define  EXTI_RTSR2_TR32 3826,314511
#define  EXTI_RTSR2_TR33 3827,314646
#define  EXTI_FTSR2_TR32 3830,314865
#define  EXTI_FTSR2_TR33 3831,315000
#define  EXTI_SWIER2_SWIER32 3834,315219
#define  EXTI_SWIER2_SWIER33 3835,315333
#define  EXTI_PR2_PR32 3838,315531
#define  EXTI_PR2_PR33 3839,315639
#define  FLASH_ACR_LATENCY 3847,316241
#define  FLASH_ACR_LATENCY_0 3848,316353
#define  FLASH_ACR_LATENCY_1 3849,316443
#define  FLASH_ACR_LATENCY_2 3850,316533
#define  FLASH_ACR_HLFCYA 3852,316625
#define  FLASH_ACR_PRFTBE 3853,316740
#define  FLASH_ACR_PRFTBS 3854,316847
#define  FLASH_KEYR_FKEYR 3857,317038
#define  RDP_KEY 3859,317133
#define  FLASH_KEY1 3860,317225
#define  FLASH_KEY2 3861,317319
#define  FLASH_OPTKEYR_OPTKEYR 3864,317497
#define  FLASH_OPTKEY1 3866,317599
#define  FLASH_OPTKEY2 3867,317700
#define  FLASH_SR_BSY 3870,317884
#define  FLASH_SR_PGERR 3871,317973
#define  FLASH_SR_WRPERR 3872,318075
#define  FLASH_SR_EOP 3873,318182
#define  FLASH_CR_PG 3876,318367
#define  FLASH_CR_PER 3877,318463
#define  FLASH_CR_MER 3878,318558
#define  FLASH_CR_OPTPG 3879,318653
#define  FLASH_CR_OPTER 3880,318761
#define  FLASH_CR_STRT 3881,318863
#define  FLASH_CR_LOCK 3882,318953
#define  FLASH_CR_OPTWRE 3883,319042
#define  FLASH_CR_ERRIE 3884,319152
#define  FLASH_CR_EOPIE 3885,319259
#define  FLASH_CR_OBL_LAUNCH 3886,319377
#define  FLASH_AR_FAR 3889,319571
#define  FLASH_OBR_OPTERR 3892,319753
#define  FLASH_OBR_RDPRT 3893,319855
#define  FLASH_OBR_RDPRT_1 3894,319955
#define  FLASH_OBR_RDPRT_2 3895,320063
#define  FLASH_OBR_USER 3897,320173
#define  FLASH_OBR_IWDG_SW 3898,320275
#define  FLASH_OBR_nRST_STOP 3899,320367
#define  FLASH_OBR_nRST_STDBY 3900,320461
#define  FLASH_OBR_nBOOT1 3901,320556
#define  FLASH_OBR_VDDA_MONITOR 3902,320647
#define  FLASH_OBR_SRAM_PE 3903,320744
#define  FLASH_OBR_DATA0 3904,320836
#define  FLASH_OBR_DATA1 3905,320919
#define FLASH_OBR_WDG_SW 3908,321026
#define  FLASH_WRPR_WRP 3911,321154
#define  OB_RDP_RDP 3916,321420
#define  OB_RDP_nRDP 3917,321532
#define  OB_USER_USER 3920,321741
#define  OB_USER_nUSER 3921,321842
#define  OB_WRP0_WRP0 3924,322040
#define  OB_WRP0_nWRP0 3925,322167
#define  OB_WRP1_WRP1 3928,322391
#define  OB_WRP1_nWRP1 3929,322518
#define  OB_WRP2_WRP2 3932,322742
#define  OB_WRP2_nWRP2 3933,322869
#define  OB_WRP3_WRP3 3936,323093
#define  OB_WRP3_nWRP3 3937,323220
#define GPIO_MODER_MODER0 3945,323854
#define GPIO_MODER_MODER0_0 3946,323913
#define GPIO_MODER_MODER0_1 3947,323972
#define GPIO_MODER_MODER1 3948,324031
#define GPIO_MODER_MODER1_0 3949,324090
#define GPIO_MODER_MODER1_1 3950,324149
#define GPIO_MODER_MODER2 3951,324208
#define GPIO_MODER_MODER2_0 3952,324267
#define GPIO_MODER_MODER2_1 3953,324326
#define GPIO_MODER_MODER3 3954,324385
#define GPIO_MODER_MODER3_0 3955,324444
#define GPIO_MODER_MODER3_1 3956,324503
#define GPIO_MODER_MODER4 3957,324562
#define GPIO_MODER_MODER4_0 3958,324621
#define GPIO_MODER_MODER4_1 3959,324680
#define GPIO_MODER_MODER5 3960,324739
#define GPIO_MODER_MODER5_0 3961,324798
#define GPIO_MODER_MODER5_1 3962,324857
#define GPIO_MODER_MODER6 3963,324916
#define GPIO_MODER_MODER6_0 3964,324975
#define GPIO_MODER_MODER6_1 3965,325034
#define GPIO_MODER_MODER7 3966,325093
#define GPIO_MODER_MODER7_0 3967,325152
#define GPIO_MODER_MODER7_1 3968,325211
#define GPIO_MODER_MODER8 3969,325270
#define GPIO_MODER_MODER8_0 3970,325329
#define GPIO_MODER_MODER8_1 3971,325388
#define GPIO_MODER_MODER9 3972,325447
#define GPIO_MODER_MODER9_0 3973,325506
#define GPIO_MODER_MODER9_1 3974,325565
#define GPIO_MODER_MODER10 3975,325624
#define GPIO_MODER_MODER10_0 3976,325683
#define GPIO_MODER_MODER10_1 3977,325742
#define GPIO_MODER_MODER11 3978,325801
#define GPIO_MODER_MODER11_0 3979,325860
#define GPIO_MODER_MODER11_1 3980,325919
#define GPIO_MODER_MODER12 3981,325978
#define GPIO_MODER_MODER12_0 3982,326037
#define GPIO_MODER_MODER12_1 3983,326096
#define GPIO_MODER_MODER13 3984,326155
#define GPIO_MODER_MODER13_0 3985,326214
#define GPIO_MODER_MODER13_1 3986,326273
#define GPIO_MODER_MODER14 3987,326332
#define GPIO_MODER_MODER14_0 3988,326391
#define GPIO_MODER_MODER14_1 3989,326450
#define GPIO_MODER_MODER15 3990,326509
#define GPIO_MODER_MODER15_0 3991,326568
#define GPIO_MODER_MODER15_1 3992,326627
#define GPIO_OTYPER_OT_0 3995,326770
#define GPIO_OTYPER_OT_1 3996,326829
#define GPIO_OTYPER_OT_2 3997,326888
#define GPIO_OTYPER_OT_3 3998,326947
#define GPIO_OTYPER_OT_4 3999,327006
#define GPIO_OTYPER_OT_5 4000,327065
#define GPIO_OTYPER_OT_6 4001,327124
#define GPIO_OTYPER_OT_7 4002,327183
#define GPIO_OTYPER_OT_8 4003,327242
#define GPIO_OTYPER_OT_9 4004,327301
#define GPIO_OTYPER_OT_10 4005,327360
#define GPIO_OTYPER_OT_11 4006,327419
#define GPIO_OTYPER_OT_12 4007,327478
#define GPIO_OTYPER_OT_13 4008,327537
#define GPIO_OTYPER_OT_14 4009,327596
#define GPIO_OTYPER_OT_15 4010,327655
#define GPIO_OSPEEDER_OSPEEDR0 4013,327798
#define GPIO_OSPEEDER_OSPEEDR0_0 4014,327857
#define GPIO_OSPEEDER_OSPEEDR0_1 4015,327916
#define GPIO_OSPEEDER_OSPEEDR1 4016,327975
#define GPIO_OSPEEDER_OSPEEDR1_0 4017,328034
#define GPIO_OSPEEDER_OSPEEDR1_1 4018,328093
#define GPIO_OSPEEDER_OSPEEDR2 4019,328152
#define GPIO_OSPEEDER_OSPEEDR2_0 4020,328211
#define GPIO_OSPEEDER_OSPEEDR2_1 4021,328270
#define GPIO_OSPEEDER_OSPEEDR3 4022,328329
#define GPIO_OSPEEDER_OSPEEDR3_0 4023,328388
#define GPIO_OSPEEDER_OSPEEDR3_1 4024,328447
#define GPIO_OSPEEDER_OSPEEDR4 4025,328506
#define GPIO_OSPEEDER_OSPEEDR4_0 4026,328565
#define GPIO_OSPEEDER_OSPEEDR4_1 4027,328624
#define GPIO_OSPEEDER_OSPEEDR5 4028,328683
#define GPIO_OSPEEDER_OSPEEDR5_0 4029,328742
#define GPIO_OSPEEDER_OSPEEDR5_1 4030,328801
#define GPIO_OSPEEDER_OSPEEDR6 4031,328860
#define GPIO_OSPEEDER_OSPEEDR6_0 4032,328919
#define GPIO_OSPEEDER_OSPEEDR6_1 4033,328978
#define GPIO_OSPEEDER_OSPEEDR7 4034,329037
#define GPIO_OSPEEDER_OSPEEDR7_0 4035,329096
#define GPIO_OSPEEDER_OSPEEDR7_1 4036,329155
#define GPIO_OSPEEDER_OSPEEDR8 4037,329214
#define GPIO_OSPEEDER_OSPEEDR8_0 4038,329273
#define GPIO_OSPEEDER_OSPEEDR8_1 4039,329332
#define GPIO_OSPEEDER_OSPEEDR9 4040,329391
#define GPIO_OSPEEDER_OSPEEDR9_0 4041,329450
#define GPIO_OSPEEDER_OSPEEDR9_1 4042,329509
#define GPIO_OSPEEDER_OSPEEDR10 4043,329568
#define GPIO_OSPEEDER_OSPEEDR10_0 4044,329627
#define GPIO_OSPEEDER_OSPEEDR10_1 4045,329686
#define GPIO_OSPEEDER_OSPEEDR11 4046,329745
#define GPIO_OSPEEDER_OSPEEDR11_0 4047,329804
#define GPIO_OSPEEDER_OSPEEDR11_1 4048,329863
#define GPIO_OSPEEDER_OSPEEDR12 4049,329922
#define GPIO_OSPEEDER_OSPEEDR12_0 4050,329981
#define GPIO_OSPEEDER_OSPEEDR12_1 4051,330040
#define GPIO_OSPEEDER_OSPEEDR13 4052,330099
#define GPIO_OSPEEDER_OSPEEDR13_0 4053,330158
#define GPIO_OSPEEDER_OSPEEDR13_1 4054,330217
#define GPIO_OSPEEDER_OSPEEDR14 4055,330276
#define GPIO_OSPEEDER_OSPEEDR14_0 4056,330335
#define GPIO_OSPEEDER_OSPEEDR14_1 4057,330394
#define GPIO_OSPEEDER_OSPEEDR15 4058,330453
#define GPIO_OSPEEDER_OSPEEDR15_0 4059,330512
#define GPIO_OSPEEDER_OSPEEDR15_1 4060,330571
#define GPIO_PUPDR_PUPDR0 4063,330714
#define GPIO_PUPDR_PUPDR0_0 4064,330773
#define GPIO_PUPDR_PUPDR0_1 4065,330832
#define GPIO_PUPDR_PUPDR1 4066,330891
#define GPIO_PUPDR_PUPDR1_0 4067,330950
#define GPIO_PUPDR_PUPDR1_1 4068,331009
#define GPIO_PUPDR_PUPDR2 4069,331068
#define GPIO_PUPDR_PUPDR2_0 4070,331127
#define GPIO_PUPDR_PUPDR2_1 4071,331186
#define GPIO_PUPDR_PUPDR3 4072,331245
#define GPIO_PUPDR_PUPDR3_0 4073,331304
#define GPIO_PUPDR_PUPDR3_1 4074,331363
#define GPIO_PUPDR_PUPDR4 4075,331422
#define GPIO_PUPDR_PUPDR4_0 4076,331481
#define GPIO_PUPDR_PUPDR4_1 4077,331540
#define GPIO_PUPDR_PUPDR5 4078,331599
#define GPIO_PUPDR_PUPDR5_0 4079,331658
#define GPIO_PUPDR_PUPDR5_1 4080,331717
#define GPIO_PUPDR_PUPDR6 4081,331776
#define GPIO_PUPDR_PUPDR6_0 4082,331835
#define GPIO_PUPDR_PUPDR6_1 4083,331894
#define GPIO_PUPDR_PUPDR7 4084,331953
#define GPIO_PUPDR_PUPDR7_0 4085,332012
#define GPIO_PUPDR_PUPDR7_1 4086,332071
#define GPIO_PUPDR_PUPDR8 4087,332130
#define GPIO_PUPDR_PUPDR8_0 4088,332189
#define GPIO_PUPDR_PUPDR8_1 4089,332248
#define GPIO_PUPDR_PUPDR9 4090,332307
#define GPIO_PUPDR_PUPDR9_0 4091,332366
#define GPIO_PUPDR_PUPDR9_1 4092,332425
#define GPIO_PUPDR_PUPDR10 4093,332484
#define GPIO_PUPDR_PUPDR10_0 4094,332543
#define GPIO_PUPDR_PUPDR10_1 4095,332602
#define GPIO_PUPDR_PUPDR11 4096,332661
#define GPIO_PUPDR_PUPDR11_0 4097,332720
#define GPIO_PUPDR_PUPDR11_1 4098,332779
#define GPIO_PUPDR_PUPDR12 4099,332838
#define GPIO_PUPDR_PUPDR12_0 4100,332897
#define GPIO_PUPDR_PUPDR12_1 4101,332956
#define GPIO_PUPDR_PUPDR13 4102,333015
#define GPIO_PUPDR_PUPDR13_0 4103,333074
#define GPIO_PUPDR_PUPDR13_1 4104,333133
#define GPIO_PUPDR_PUPDR14 4105,333192
#define GPIO_PUPDR_PUPDR14_0 4106,333251
#define GPIO_PUPDR_PUPDR14_1 4107,333310
#define GPIO_PUPDR_PUPDR15 4108,333369
#define GPIO_PUPDR_PUPDR15_0 4109,333428
#define GPIO_PUPDR_PUPDR15_1 4110,333487
#define GPIO_IDR_0 4113,333630
#define GPIO_IDR_1 4114,333689
#define GPIO_IDR_2 4115,333748
#define GPIO_IDR_3 4116,333807
#define GPIO_IDR_4 4117,333866
#define GPIO_IDR_5 4118,333925
#define GPIO_IDR_6 4119,333984
#define GPIO_IDR_7 4120,334043
#define GPIO_IDR_8 4121,334102
#define GPIO_IDR_9 4122,334161
#define GPIO_IDR_10 4123,334220
#define GPIO_IDR_11 4124,334279
#define GPIO_IDR_12 4125,334338
#define GPIO_IDR_13 4126,334397
#define GPIO_IDR_14 4127,334456
#define GPIO_IDR_15 4128,334515
#define GPIO_ODR_0 4131,334658
#define GPIO_ODR_1 4132,334717
#define GPIO_ODR_2 4133,334776
#define GPIO_ODR_3 4134,334835
#define GPIO_ODR_4 4135,334894
#define GPIO_ODR_5 4136,334953
#define GPIO_ODR_6 4137,335012
#define GPIO_ODR_7 4138,335071
#define GPIO_ODR_8 4139,335130
#define GPIO_ODR_9 4140,335189
#define GPIO_ODR_10 4141,335248
#define GPIO_ODR_11 4142,335307
#define GPIO_ODR_12 4143,335366
#define GPIO_ODR_13 4144,335425
#define GPIO_ODR_14 4145,335484
#define GPIO_ODR_15 4146,335543
#define GPIO_BSRR_BS_0 4149,335686
#define GPIO_BSRR_BS_1 4150,335745
#define GPIO_BSRR_BS_2 4151,335804
#define GPIO_BSRR_BS_3 4152,335863
#define GPIO_BSRR_BS_4 4153,335922
#define GPIO_BSRR_BS_5 4154,335981
#define GPIO_BSRR_BS_6 4155,336040
#define GPIO_BSRR_BS_7 4156,336099
#define GPIO_BSRR_BS_8 4157,336158
#define GPIO_BSRR_BS_9 4158,336217
#define GPIO_BSRR_BS_10 4159,336276
#define GPIO_BSRR_BS_11 4160,336335
#define GPIO_BSRR_BS_12 4161,336394
#define GPIO_BSRR_BS_13 4162,336453
#define GPIO_BSRR_BS_14 4163,336512
#define GPIO_BSRR_BS_15 4164,336571
#define GPIO_BSRR_BR_0 4165,336630
#define GPIO_BSRR_BR_1 4166,336689
#define GPIO_BSRR_BR_2 4167,336748
#define GPIO_BSRR_BR_3 4168,336807
#define GPIO_BSRR_BR_4 4169,336866
#define GPIO_BSRR_BR_5 4170,336925
#define GPIO_BSRR_BR_6 4171,336984
#define GPIO_BSRR_BR_7 4172,337043
#define GPIO_BSRR_BR_8 4173,337102
#define GPIO_BSRR_BR_9 4174,337161
#define GPIO_BSRR_BR_10 4175,337220
#define GPIO_BSRR_BR_11 4176,337279
#define GPIO_BSRR_BR_12 4177,337338
#define GPIO_BSRR_BR_13 4178,337397
#define GPIO_BSRR_BR_14 4179,337456
#define GPIO_BSRR_BR_15 4180,337515
#define GPIO_LCKR_LCK0 4183,337658
#define GPIO_LCKR_LCK1 4184,337717
#define GPIO_LCKR_LCK2 4185,337776
#define GPIO_LCKR_LCK3 4186,337835
#define GPIO_LCKR_LCK4 4187,337894
#define GPIO_LCKR_LCK5 4188,337953
#define GPIO_LCKR_LCK6 4189,338012
#define GPIO_LCKR_LCK7 4190,338071
#define GPIO_LCKR_LCK8 4191,338130
#define GPIO_LCKR_LCK9 4192,338189
#define GPIO_LCKR_LCK10 4193,338248
#define GPIO_LCKR_LCK11 4194,338307
#define GPIO_LCKR_LCK12 4195,338366
#define GPIO_LCKR_LCK13 4196,338425
#define GPIO_LCKR_LCK14 4197,338484
#define GPIO_LCKR_LCK15 4198,338543
#define GPIO_LCKR_LCKK 4199,338602
#define GPIO_AFRL_AFRL0 4202,338745
#define GPIO_AFRL_AFRL1 4203,338804
#define GPIO_AFRL_AFRL2 4204,338863
#define GPIO_AFRL_AFRL3 4205,338922
#define GPIO_AFRL_AFRL4 4206,338981
#define GPIO_AFRL_AFRL5 4207,339040
#define GPIO_AFRL_AFRL6 4208,339099
#define GPIO_AFRL_AFRL7 4209,339158
#define GPIO_AFRH_AFRH0 4212,339301
#define GPIO_AFRH_AFRH1 4213,339360
#define GPIO_AFRH_AFRH2 4214,339419
#define GPIO_AFRH_AFRH3 4215,339478
#define GPIO_AFRH_AFRH4 4216,339537
#define GPIO_AFRH_AFRH5 4217,339596
#define GPIO_AFRH_AFRH6 4218,339655
#define GPIO_AFRH_AFRH7 4219,339714
#define GPIO_BRR_BR_0 4222,339857
#define GPIO_BRR_BR_1 4223,339916
#define GPIO_BRR_BR_2 4224,339975
#define GPIO_BRR_BR_3 4225,340034
#define GPIO_BRR_BR_4 4226,340093
#define GPIO_BRR_BR_5 4227,340152
#define GPIO_BRR_BR_6 4228,340211
#define GPIO_BRR_BR_7 4229,340270
#define GPIO_BRR_BR_8 4230,340329
#define GPIO_BRR_BR_9 4231,340388
#define GPIO_BRR_BR_10 4232,340447
#define GPIO_BRR_BR_11 4233,340506
#define GPIO_BRR_BR_12 4234,340565
#define GPIO_BRR_BR_13 4235,340624
#define GPIO_BRR_BR_14 4236,340683
#define GPIO_BRR_BR_15 4237,340742
#define  I2C_CR1_PE 4245,341294
#define  I2C_CR1_TXIE 4246,341396
#define  I2C_CR1_RXIE 4247,341500
#define  I2C_CR1_ADDRIE 4248,341604
#define  I2C_CR1_NACKIE 4249,341719
#define  I2C_CR1_STOPIE 4250,341834
#define  I2C_CR1_TCIE 4251,341950
#define  I2C_CR1_ERRIE 4252,342069
#define  I2C_CR1_DNF 4253,342177
#define  I2C_CR1_ANFOFF 4254,342282
#define  I2C_CR1_SWRST 4255,342390
#define  I2C_CR1_TXDMAEN 4256,342489
#define  I2C_CR1_RXDMAEN 4257,342606
#define  I2C_CR1_SBC 4258,342720
#define  I2C_CR1_NOSTRETCH 4259,342823
#define  I2C_CR1_WUPEN 4260,342932
#define  I2C_CR1_GCEN 4261,343040
#define  I2C_CR1_SMBHEN 4262,343144
#define  I2C_CR1_SMBDEN 4263,343254
#define  I2C_CR1_ALERTEN 4264,343374
#define  I2C_CR1_PECEN 4265,343477
#define I2C_CR1_DFN 4268,343596
#define  I2C_CR2_SADD 4271,343712
#define  I2C_CR2_RD_WRN 4272,343824
#define  I2C_CR2_ADD10 4273,343941
#define  I2C_CR2_HEAD10R 4274,344062
#define  I2C_CR2_START 4275,344202
#define  I2C_CR2_STOP 4276,344303
#define  I2C_CR2_NACK 4277,344417
#define  I2C_CR2_NBYTES 4278,344530
#define  I2C_CR2_RELOAD 4279,344630
#define  I2C_CR2_AUTOEND 4280,344733
#define  I2C_CR2_PECBYTE 4281,344850
#define  I2C_OAR1_OA1 4284,345044
#define  I2C_OAR1_OA1MODE 4285,345152
#define  I2C_OAR1_OA1EN 4286,345262
#define  I2C_OAR2_OA2 4289,345451
#define  I2C_OAR2_OA2MSK 4290,345582
#define  I2C_OAR2_OA2NOMASK 4291,345713
#define  I2C_OAR2_OA2MASK01 4292,345844
#define  I2C_OAR2_OA2MASK02 4293,345975
#define  I2C_OAR2_OA2MASK03 4294,346106
#define  I2C_OAR2_OA2MASK04 4295,346237
#define  I2C_OAR2_OA2MASK05 4296,346368
#define  I2C_OAR2_OA2MASK06 4297,346499
#define  I2C_OAR2_OA2MASK07 4298,346630
#define  I2C_OAR2_OA2EN 4299,346761
#define  I2C_TIMINGR_SCLL 4302,346976
#define  I2C_TIMINGR_SCLH 4303,347089
#define  I2C_TIMINGR_SDADEL 4304,347203
#define  I2C_TIMINGR_SCLDEL 4305,347302
#define  I2C_TIMINGR_PRESC 4306,347402
#define  I2C_TIMEOUTR_TIMEOUTA 4309,347588
#define  I2C_TIMEOUTR_TIDLE 4310,347686
#define  I2C_TIMEOUTR_TIMOUTEN 4311,347799
#define  I2C_TIMEOUTR_TIMEOUTB 4312,347904
#define  I2C_TIMEOUTR_TEXTEN 4313,348001
#define  I2C_ISR_TXE 4316,348199
#define  I2C_ISR_TXIS 4317,348312
#define  I2C_ISR_RXNE 4318,348422
#define  I2C_ISR_ADDR 4319,348538
#define  I2C_ISR_NACKF 4320,348650
#define  I2C_ISR_STOPF 4321,348753
#define  I2C_ISR_TC 4322,348857
#define  I2C_ISR_TCR 4323,348973
#define  I2C_ISR_BERR 4324,349082
#define  I2C_ISR_ARLO 4325,349176
#define  I2C_ISR_OVR 4326,349277
#define  I2C_ISR_PECERR 4327,349378
#define  I2C_ISR_TIMEOUT 4328,349485
#define  I2C_ISR_ALERT 4329,349600
#define  I2C_ISR_BUSY 4330,349696
#define  I2C_ISR_DIR 4331,349789
#define  I2C_ISR_ADDCODE 4332,349905
#define  I2C_ICR_ADDRCF 4335,350105
#define  I2C_ICR_NACKCF 4336,350216
#define  I2C_ICR_STOPCF 4337,350316
#define  I2C_ICR_BERRCF 4338,350426
#define  I2C_ICR_ARLOCF 4339,350531
#define  I2C_ICR_OVRCF 4340,350643
#define  I2C_ICR_PECCF 4341,350755
#define  I2C_ICR_TIMOUTCF 4342,350860
#define  I2C_ICR_ALERTCF 4343,350963
#define  I2C_PECR_PEC 4346,351148
#define  I2C_RXDR_RXDATA 4349,351330
#define  I2C_TXDR_TXDATA 4352,351518
#define  IWDG_KR_KEY 4361,352118
#define  IWDG_PR_PR 4364,352321
#define  IWDG_PR_PR_0 4365,352433
#define  IWDG_PR_PR_1 4366,352523
#define  IWDG_PR_PR_2 4367,352613
#define  IWDG_RLR_RL 4370,352787
#define  IWDG_SR_PVU 4373,352985
#define  IWDG_SR_RVU 4374,353101
#define  IWDG_SR_WVU 4375,353222
#define  IWDG_WINR_WIN 4378,353427
#define  PWR_CR_LPDS 4386,354035
#define  PWR_CR_PDDS 4387,354136
#define  PWR_CR_CWUF 4388,354238
#define  PWR_CR_CSBF 4389,354337
#define  PWR_CR_DBP 4391,354439
#define  PWR_CSR_WUF 4394,354643
#define  PWR_CSR_SBF 4395,354736
#define  PWR_CSR_VREFINTRDYF 4396,354830
#define  PWR_CSR_EWUP1 4398,354961
#define  PWR_CSR_EWUP2 4399,355060
#define  PWR_CSR_EWUP3 4400,355159
#define  RCC_CR_HSION 4408,355752
#define  RCC_CR_HSIRDY 4409,355821
#define  RCC_CR_HSITRIM 4411,355892
#define  RCC_CR_HSITRIM_0 4412,355961
#define  RCC_CR_HSITRIM_1 4413,356042
#define  RCC_CR_HSITRIM_2 4414,356123
#define  RCC_CR_HSITRIM_3 4415,356204
#define  RCC_CR_HSITRIM_4 4416,356285
#define  RCC_CR_HSICAL 4418,356368
#define  RCC_CR_HSICAL_0 4419,356437
#define  RCC_CR_HSICAL_1 4420,356518
#define  RCC_CR_HSICAL_2 4421,356599
#define  RCC_CR_HSICAL_3 4422,356680
#define  RCC_CR_HSICAL_4 4423,356761
#define  RCC_CR_HSICAL_5 4424,356842
#define  RCC_CR_HSICAL_6 4425,356923
#define  RCC_CR_HSICAL_7 4426,357004
#define  RCC_CR_HSEON 4428,357087
#define  RCC_CR_HSERDY 4429,357156
#define  RCC_CR_HSEBYP 4430,357225
#define  RCC_CR_CSSON 4431,357294
#define  RCC_CR_PLLON 4432,357363
#define  RCC_CR_PLLRDY 4433,357432
#define  RCC_CFGR_SW 4437,357611
#define  RCC_CFGR_SW_0 4438,357730
#define  RCC_CFGR_SW_1 4439,357820
#define  RCC_CFGR_SW_HSI 4441,357912
#define  RCC_CFGR_SW_HSE 4442,358025
#define  RCC_CFGR_SW_PLL 4443,358138
#define  RCC_CFGR_SWS 4446,358280
#define  RCC_CFGR_SWS_0 4447,358407
#define  RCC_CFGR_SWS_1 4448,358497
#define  RCC_CFGR_SWS_HSI 4450,358589
#define  RCC_CFGR_SWS_HSE 4451,358709
#define  RCC_CFGR_SWS_PLL 4452,358829
#define  RCC_CFGR_HPRE 4455,358968
#define  RCC_CFGR_HPRE_0 4456,359083
#define  RCC_CFGR_HPRE_1 4457,359173
#define  RCC_CFGR_HPRE_2 4458,359263
#define  RCC_CFGR_HPRE_3 4459,359353
#define  RCC_CFGR_HPRE_DIV1 4461,359445
#define  RCC_CFGR_HPRE_DIV2 4462,359548
#define  RCC_CFGR_HPRE_DIV4 4463,359652
#define  RCC_CFGR_HPRE_DIV8 4464,359756
#define  RCC_CFGR_HPRE_DIV16 4465,359860
#define  RCC_CFGR_HPRE_DIV64 4466,359965
#define  RCC_CFGR_HPRE_DIV128 4467,360070
#define  RCC_CFGR_HPRE_DIV256 4468,360176
#define  RCC_CFGR_HPRE_DIV512 4469,360282
#define  RCC_CFGR_PPRE1 4472,360419
#define  RCC_CFGR_PPRE1_0 4473,360535
#define  RCC_CFGR_PPRE1_1 4474,360625
#define  RCC_CFGR_PPRE1_2 4475,360715
#define  RCC_CFGR_PPRE1_DIV1 4477,360807
#define  RCC_CFGR_PPRE1_DIV2 4478,360908
#define  RCC_CFGR_PPRE1_DIV4 4479,361010
#define  RCC_CFGR_PPRE1_DIV8 4480,361112
#define  RCC_CFGR_PPRE1_DIV16 4481,361214
#define  RCC_CFGR_PPRE2 4484,361348
#define  RCC_CFGR_PPRE2_0 4485,361464
#define  RCC_CFGR_PPRE2_1 4486,361554
#define  RCC_CFGR_PPRE2_2 4487,361644
#define  RCC_CFGR_PPRE2_DIV1 4489,361736
#define  RCC_CFGR_PPRE2_DIV2 4490,361837
#define  RCC_CFGR_PPRE2_DIV4 4491,361939
#define  RCC_CFGR_PPRE2_DIV8 4492,362041
#define  RCC_CFGR_PPRE2_DIV16 4493,362143
#define  RCC_CFGR_PLLSRC 4495,362248
#define  RCC_CFGR_PLLSRC_HSI_DIV2 4496,362355
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 4497,362497
#define  RCC_CFGR_PLLXTPRE 4499,362635
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 4500,362745
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 4501,362872
#define  RCC_CFGR_PLLMUL 4504,363032
#define  RCC_CFGR_PLLMUL_0 4505,363161
#define  RCC_CFGR_PLLMUL_1 4506,363251
#define  RCC_CFGR_PLLMUL_2 4507,363341
#define  RCC_CFGR_PLLMUL_3 4508,363431
#define  RCC_CFGR_PLLMUL2 4510,363523
#define  RCC_CFGR_PLLMUL3 4511,363625
#define  RCC_CFGR_PLLMUL4 4512,363727
#define  RCC_CFGR_PLLMUL5 4513,363829
#define  RCC_CFGR_PLLMUL6 4514,363931
#define  RCC_CFGR_PLLMUL7 4515,364033
#define  RCC_CFGR_PLLMUL8 4516,364135
#define  RCC_CFGR_PLLMUL9 4517,364237
#define  RCC_CFGR_PLLMUL10 4518,364339
#define  RCC_CFGR_PLLMUL11 4519,364441
#define  RCC_CFGR_PLLMUL12 4520,364544
#define  RCC_CFGR_PLLMUL13 4521,364647
#define  RCC_CFGR_PLLMUL14 4522,364750
#define  RCC_CFGR_PLLMUL15 4523,364853
#define  RCC_CFGR_PLLMUL16 4524,364956
#define  RCC_CFGR_I2SSRC 4527,365088
#define  RCC_CFGR_I2SSRC_SYSCLK 4529,365210
#define  RCC_CFGR_I2SSRC_EXT 4530,365336
#define  RCC_CFGR_MCO 4533,365493
#define  RCC_CFGR_MCO_0 4534,365622
#define  RCC_CFGR_MCO_1 4535,365712
#define  RCC_CFGR_MCO_2 4536,365802
#define  RCC_CFGR_MCO_NOCLOCK 4538,365894
#define  RCC_CFGR_MCO_LSI 4539,365987
#define  RCC_CFGR_MCO_LSE 4540,366104
#define  RCC_CFGR_MCO_SYSCLK 4541,366221
#define  RCC_CFGR_MCO_HSI 4542,366341
#define  RCC_CFGR_MCO_HSE 4543,366458
#define  RCC_CFGR_MCO_PLL 4544,366576
#define  RCC_CFGR_MCOF 4546,366708
#define  RCC_CFGR_PLLNODIV 4547,366826
#define  RCC_CIR_LSIRDYF 4550,367021
#define  RCC_CIR_LSERDYF 4551,367130
#define  RCC_CIR_HSIRDYF 4552,367239
#define  RCC_CIR_HSERDYF 4553,367348
#define  RCC_CIR_PLLRDYF 4554,367457
#define  RCC_CIR_CSSF 4555,367566
#define  RCC_CIR_LSIRDYIE 4556,367687
#define  RCC_CIR_LSERDYIE 4557,367798
#define  RCC_CIR_HSIRDYIE 4558,367909
#define  RCC_CIR_HSERDYIE 4559,368020
#define  RCC_CIR_PLLRDYIE 4560,368131
#define  RCC_CIR_LSIRDYC 4561,368242
#define  RCC_CIR_LSERDYC 4562,368352
#define  RCC_CIR_HSIRDYC 4563,368462
#define  RCC_CIR_HSERDYC 4564,368572
#define  RCC_CIR_PLLRDYC 4565,368682
#define  RCC_CIR_CSSC 4566,368792
#define  RCC_APB2RSTR_SYSCFGRST 4569,368999
#define  RCC_APB2RSTR_TIM1RST 4570,369096
#define  RCC_APB2RSTR_SPI1RST 4571,369191
#define  RCC_APB2RSTR_TIM8RST 4572,369286
#define  RCC_APB2RSTR_USART1RST 4573,369381
#define  RCC_APB2RSTR_TIM15RST 4574,369478
#define  RCC_APB2RSTR_TIM16RST 4575,369574
#define  RCC_APB2RSTR_TIM17RST 4576,369670
#define  RCC_APB1RSTR_TIM2RST 4579,369852
#define  RCC_APB1RSTR_TIM3RST 4580,369950
#define  RCC_APB1RSTR_TIM4RST 4581,370048
#define  RCC_APB1RSTR_TIM6RST 4582,370146
#define  RCC_APB1RSTR_TIM7RST 4583,370244
#define  RCC_APB1RSTR_WWDGRST 4584,370342
#define  RCC_APB1RSTR_SPI2RST 4585,370448
#define  RCC_APB1RSTR_SPI3RST 4586,370543
#define  RCC_APB1RSTR_USART2RST 4587,370638
#define  RCC_APB1RSTR_USART3RST 4588,370736
#define  RCC_APB1RSTR_UART4RST 4589,370834
#define  RCC_APB1RSTR_UART5RST 4590,370931
#define  RCC_APB1RSTR_I2C1RST 4591,371028
#define  RCC_APB1RSTR_I2C2RST 4592,371124
#define  RCC_APB1RSTR_CANRST 4593,371220
#define  RCC_APB1RSTR_PWRRST 4594,371314
#define  RCC_APB1RSTR_DAC1RST 4595,371408
#define  RCC_AHBENR_DMA1EN 4598,371588
#define  RCC_AHBENR_DMA2EN 4599,371690
#define  RCC_AHBENR_SRAMEN 4600,371792
#define  RCC_AHBENR_FLITFEN 4601,371904
#define  RCC_AHBENR_CRCEN 4602,372007
#define  RCC_AHBENR_GPIOAEN 4603,372108
#define  RCC_AHBENR_GPIOBEN 4604,372211
#define  RCC_AHBENR_GPIOCEN 4605,372314
#define  RCC_AHBENR_GPIODEN 4606,372417
#define  RCC_AHBENR_GPIOEEN 4607,372520
#define  RCC_AHBENR_GPIOFEN 4608,372623
#define  RCC_AHBENR_TSCEN 4609,372726
#define  RCC_AHBENR_ADC12EN 4610,372826
#define  RCC_AHBENR_ADC34EN 4611,372934
#define  RCC_APB2ENR_SYSCFGEN 4614,373126
#define  RCC_APB2ENR_TIM1EN 4615,373230
#define  RCC_APB2ENR_SPI1EN 4616,373332
#define  RCC_APB2ENR_TIM8EN 4617,373434
#define  RCC_APB2ENR_USART1EN 4618,373536
#define  RCC_APB2ENR_TIM15EN 4619,373640
#define  RCC_APB2ENR_TIM16EN 4620,373743
#define  RCC_APB2ENR_TIM17EN 4621,373846
#define  RCC_APB1ENR_TIM2EN 4624,374034
#define  RCC_APB1ENR_TIM3EN 4625,374139
#define  RCC_APB1ENR_TIM4EN 4626,374244
#define  RCC_APB1ENR_TIM6EN 4627,374349
#define  RCC_APB1ENR_TIM7EN 4628,374454
#define  RCC_APB1ENR_WWDGEN 4629,374559
#define  RCC_APB1ENR_SPI2EN 4630,374672
#define  RCC_APB1ENR_SPI3EN 4631,374774
#define  RCC_APB1ENR_USART2EN 4632,374876
#define  RCC_APB1ENR_USART3EN 4633,374981
#define  RCC_APB1ENR_UART4EN 4634,375086
#define  RCC_APB1ENR_UART5EN 4635,375190
#define  RCC_APB1ENR_I2C1EN 4636,375294
#define  RCC_APB1ENR_I2C2EN 4637,375397
#define  RCC_APB1ENR_CANEN 4638,375500
#define  RCC_APB1ENR_PWREN 4639,375601
#define  RCC_APB1ENR_DAC1EN 4640,375702
#define  RCC_BDCR_LSE 4643,375889
#define  RCC_BDCR_LSEON 4644,376014
#define  RCC_BDCR_LSERDY 4645,376135
#define  RCC_BDCR_LSEBYP 4646,376255
#define  RCC_BDCR_LSEDRV 4648,376378
#define  RCC_BDCR_LSEDRV_0 4649,376507
#define  RCC_BDCR_LSEDRV_1 4650,376597
#define  RCC_BDCR_RTCSEL 4652,376689
#define  RCC_BDCR_RTCSEL_0 4653,376819
#define  RCC_BDCR_RTCSEL_1 4654,376909
#define  RCC_BDCR_RTCSEL_NOCLOCK 4657,377028
#define  RCC_BDCR_RTCSEL_LSE 4658,377121
#define  RCC_BDCR_RTCSEL_LSI 4659,377244
#define  RCC_BDCR_RTCSEL_HSE 4660,377367
#define  RCC_BDCR_RTCEN 4662,377506
#define  RCC_BDCR_BDRST 4663,377607
#define  RCC_CSR_LSION 4666,377805
#define  RCC_CSR_LSIRDY 4667,377926
#define  RCC_CSR_RMVF 4668,378046
#define  RCC_CSR_OBLRSTF 4669,378148
#define  RCC_CSR_PINRSTF 4670,378247
#define  RCC_CSR_PORRSTF 4671,378346
#define  RCC_CSR_SFTRSTF 4672,378449
#define  RCC_CSR_IWDGRSTF 4673,378553
#define  RCC_CSR_WWDGRSTF 4674,378669
#define  RCC_CSR_LPWRRSTF 4675,378780
#define  RCC_AHBRSTR_GPIOARST 4678,378969
#define  RCC_AHBRSTR_GPIOBRST 4679,379066
#define  RCC_AHBRSTR_GPIOCRST 4680,379163
#define  RCC_AHBRSTR_GPIODRST 4681,379260
#define  RCC_AHBRSTR_GPIOERST 4682,379357
#define  RCC_AHBRSTR_GPIOFRST 4683,379454
#define  RCC_AHBRSTR_TSCRST 4684,379551
#define  RCC_AHBRSTR_ADC12RST 4685,379646
#define  RCC_AHBRSTR_ADC34RST 4686,379749
#define  RCC_CFGR2_PREDIV 4690,379966
#define  RCC_CFGR2_PREDIV_0 4691,380067
#define  RCC_CFGR2_PREDIV_1 4692,380157
#define  RCC_CFGR2_PREDIV_2 4693,380247
#define  RCC_CFGR2_PREDIV_3 4694,380337
#define  RCC_CFGR2_PREDIV_DIV1 4696,380429
#define  RCC_CFGR2_PREDIV_DIV2 4697,380544
#define  RCC_CFGR2_PREDIV_DIV3 4698,380660
#define  RCC_CFGR2_PREDIV_DIV4 4699,380776
#define  RCC_CFGR2_PREDIV_DIV5 4700,380892
#define  RCC_CFGR2_PREDIV_DIV6 4701,381008
#define  RCC_CFGR2_PREDIV_DIV7 4702,381124
#define  RCC_CFGR2_PREDIV_DIV8 4703,381240
#define  RCC_CFGR2_PREDIV_DIV9 4704,381356
#define  RCC_CFGR2_PREDIV_DIV10 4705,381472
#define  RCC_CFGR2_PREDIV_DIV11 4706,381589
#define  RCC_CFGR2_PREDIV_DIV12 4707,381706
#define  RCC_CFGR2_PREDIV_DIV13 4708,381823
#define  RCC_CFGR2_PREDIV_DIV14 4709,381940
#define  RCC_CFGR2_PREDIV_DIV15 4710,382057
#define  RCC_CFGR2_PREDIV_DIV16 4711,382174
#define  RCC_CFGR2_ADCPRE12 4714,382325
#define  RCC_CFGR2_ADCPRE12_0 4715,382428
#define  RCC_CFGR2_ADCPRE12_1 4716,382518
#define  RCC_CFGR2_ADCPRE12_2 4717,382608
#define  RCC_CFGR2_ADCPRE12_3 4718,382698
#define  RCC_CFGR2_ADCPRE12_4 4719,382788
#define  RCC_CFGR2_ADCPRE12_NO 4721,382880
#define  RCC_CFGR2_ADCPRE12_DIV1 4722,383010
#define  RCC_CFGR2_ADCPRE12_DIV2 4723,383123
#define  RCC_CFGR2_ADCPRE12_DIV4 4724,383236
#define  RCC_CFGR2_ADCPRE12_DIV6 4725,383349
#define  RCC_CFGR2_ADCPRE12_DIV8 4726,383462
#define  RCC_CFGR2_ADCPRE12_DIV10 4727,383575
#define  RCC_CFGR2_ADCPRE12_DIV12 4728,383689
#define  RCC_CFGR2_ADCPRE12_DIV16 4729,383803
#define  RCC_CFGR2_ADCPRE12_DIV32 4730,383917
#define  RCC_CFGR2_ADCPRE12_DIV64 4731,384031
#define  RCC_CFGR2_ADCPRE12_DIV128 4732,384145
#define  RCC_CFGR2_ADCPRE12_DIV256 4733,384260
#define  RCC_CFGR2_ADCPRE34 4736,384409
#define  RCC_CFGR2_ADCPRE34_0 4737,384513
#define  RCC_CFGR2_ADCPRE34_1 4738,384603
#define  RCC_CFGR2_ADCPRE34_2 4739,384693
#define  RCC_CFGR2_ADCPRE34_3 4740,384783
#define  RCC_CFGR2_ADCPRE34_4 4741,384873
#define  RCC_CFGR2_ADCPRE34_NO 4743,384965
#define  RCC_CFGR2_ADCPRE34_DIV1 4744,385095
#define  RCC_CFGR2_ADCPRE34_DIV2 4745,385208
#define  RCC_CFGR2_ADCPRE34_DIV4 4746,385321
#define  RCC_CFGR2_ADCPRE34_DIV6 4747,385434
#define  RCC_CFGR2_ADCPRE34_DIV8 4748,385547
#define  RCC_CFGR2_ADCPRE34_DIV10 4749,385660
#define  RCC_CFGR2_ADCPRE34_DIV12 4750,385774
#define  RCC_CFGR2_ADCPRE34_DIV16 4751,385888
#define  RCC_CFGR2_ADCPRE34_DIV32 4752,386002
#define  RCC_CFGR2_ADCPRE34_DIV64 4753,386116
#define  RCC_CFGR2_ADCPRE34_DIV128 4754,386230
#define  RCC_CFGR2_ADCPRE34_DIV256 4755,386345
#define  RCC_CFGR3_USART1SW 4758,386544
#define  RCC_CFGR3_USART1SW_0 4759,386647
#define  RCC_CFGR3_USART1SW_1 4760,386737
#define  RCC_CFGR3_USART1SW_PCLK2 4762,386829
#define  RCC_CFGR3_USART1SW_SYSCLK 4763,386953
#define  RCC_CFGR3_USART1SW_LSE 4764,387082
#define  RCC_CFGR3_USART1SW_HSI 4765,387215
#define  RCC_CFGR3_USART1SW_PCLK 4767,387370
#define  RCC_CFGR3_I2CSW 4769,387443
#define  RCC_CFGR3_I2C1SW 4770,387538
#define  RCC_CFGR3_I2C2SW 4771,387634
#define  RCC_CFGR3_I2C1SW_HSI 4773,387732
#define  RCC_CFGR3_I2C1SW_SYSCLK 4774,387863
#define  RCC_CFGR3_I2C2SW_HSI 4775,387990
#define  RCC_CFGR3_I2C2SW_SYSCLK 4776,388121
#define  RCC_CFGR3_TIMSW 4777,388248
#define  RCC_CFGR3_TIM1SW 4778,388343
#define  RCC_CFGR3_TIM8SW 4779,388439
#define  RCC_CFGR3_TIM1SW_HCLK 4780,388535
#define  RCC_CFGR3_TIM1SW_PLL 4781,388650
#define  RCC_CFGR3_TIM8SW_HCLK 4782,388770
#define  RCC_CFGR3_TIM8SW_PLL 4783,388885
#define  RCC_CFGR3_USART2SW 4785,389007
#define  RCC_CFGR3_USART2SW_0 4786,389110
#define  RCC_CFGR3_USART2SW_1 4787,389200
#define  RCC_CFGR3_USART2SW_PCLK 4789,389292
#define  RCC_CFGR3_USART2SW_SYSCLK 4790,389416
#define  RCC_CFGR3_USART2SW_LSE 4791,389545
#define  RCC_CFGR3_USART2SW_HSI 4792,389678
#define  RCC_CFGR3_USART3SW 4794,389813
#define  RCC_CFGR3_USART3SW_0 4795,389916
#define  RCC_CFGR3_USART3SW_1 4796,390006
#define  RCC_CFGR3_USART3SW_PCLK 4798,390098
#define  RCC_CFGR3_USART3SW_SYSCLK 4799,390222
#define  RCC_CFGR3_USART3SW_LSE 4800,390351
#define  RCC_CFGR3_USART3SW_HSI 4801,390484
#define  RCC_CFGR3_UART4SW 4803,390619
#define  RCC_CFGR3_UART4SW_0 4804,390721
#define  RCC_CFGR3_UART4SW_1 4805,390811
#define  RCC_CFGR3_UART4SW_PCLK 4807,390903
#define  RCC_CFGR3_UART4SW_SYSCLK 4808,391026
#define  RCC_CFGR3_UART4SW_LSE 4809,391154
#define  RCC_CFGR3_UART4SW_HSI 4810,391286
#define  RCC_CFGR3_UART5SW 4812,391420
#define  RCC_CFGR3_UART5SW_0 4813,391522
#define  RCC_CFGR3_UART5SW_1 4814,391612
#define  RCC_CFGR3_UART5SW_PCLK 4816,391704
#define  RCC_CFGR3_UART5SW_SYSCLK 4817,391827
#define  RCC_CFGR3_UART5SW_LSE 4818,391955
#define  RCC_CFGR3_UART5SW_HSI 4819,392087
#define RTC_TR_PM 4827,392713
#define RTC_TR_HT 4828,392782
#define RTC_TR_HT_0 4829,392851
#define RTC_TR_HT_1 4830,392920
#define RTC_TR_HU 4831,392989
#define RTC_TR_HU_0 4832,393058
#define RTC_TR_HU_1 4833,393127
#define RTC_TR_HU_2 4834,393196
#define RTC_TR_HU_3 4835,393265
#define RTC_TR_MNT 4836,393334
#define RTC_TR_MNT_0 4837,393403
#define RTC_TR_MNT_1 4838,393472
#define RTC_TR_MNT_2 4839,393541
#define RTC_TR_MNU 4840,393610
#define RTC_TR_MNU_0 4841,393679
#define RTC_TR_MNU_1 4842,393748
#define RTC_TR_MNU_2 4843,393817
#define RTC_TR_MNU_3 4844,393886
#define RTC_TR_ST 4845,393955
#define RTC_TR_ST_0 4846,394024
#define RTC_TR_ST_1 4847,394093
#define RTC_TR_ST_2 4848,394162
#define RTC_TR_SU 4849,394231
#define RTC_TR_SU_0 4850,394300
#define RTC_TR_SU_1 4851,394369
#define RTC_TR_SU_2 4852,394438
#define RTC_TR_SU_3 4853,394507
#define RTC_DR_YT 4856,394660
#define RTC_DR_YT_0 4857,394729
#define RTC_DR_YT_1 4858,394798
#define RTC_DR_YT_2 4859,394867
#define RTC_DR_YT_3 4860,394936
#define RTC_DR_YU 4861,395005
#define RTC_DR_YU_0 4862,395074
#define RTC_DR_YU_1 4863,395143
#define RTC_DR_YU_2 4864,395212
#define RTC_DR_YU_3 4865,395281
#define RTC_DR_WDU 4866,395350
#define RTC_DR_WDU_0 4867,395419
#define RTC_DR_WDU_1 4868,395488
#define RTC_DR_WDU_2 4869,395557
#define RTC_DR_MT 4870,395626
#define RTC_DR_MU 4871,395695
#define RTC_DR_MU_0 4872,395764
#define RTC_DR_MU_1 4873,395833
#define RTC_DR_MU_2 4874,395902
#define RTC_DR_MU_3 4875,395971
#define RTC_DR_DT 4876,396040
#define RTC_DR_DT_0 4877,396109
#define RTC_DR_DT_1 4878,396178
#define RTC_DR_DU 4879,396247
#define RTC_DR_DU_0 4880,396316
#define RTC_DR_DU_1 4881,396385
#define RTC_DR_DU_2 4882,396454
#define RTC_DR_DU_3 4883,396523
#define RTC_CR_COE 4886,396676
#define RTC_CR_OSEL 4887,396745
#define RTC_CR_OSEL_0 4888,396814
#define RTC_CR_OSEL_1 4889,396883
#define RTC_CR_POL 4890,396952
#define RTC_CR_COSEL 4891,397021
#define RTC_CR_BCK 4892,397090
#define RTC_CR_SUB1H 4893,397159
#define RTC_CR_ADD1H 4894,397228
#define RTC_CR_TSIE 4895,397297
#define RTC_CR_WUTIE 4896,397366
#define RTC_CR_ALRBIE 4897,397435
#define RTC_CR_ALRAIE 4898,397504
#define RTC_CR_TSE 4899,397573
#define RTC_CR_WUTE 4900,397642
#define RTC_CR_ALRBE 4901,397711
#define RTC_CR_ALRAE 4902,397780
#define RTC_CR_FMT 4903,397849
#define RTC_CR_BYPSHAD 4904,397918
#define RTC_CR_REFCKON 4905,397987
#define RTC_CR_TSEDGE 4906,398056
#define RTC_CR_WUCKSEL 4907,398125
#define RTC_CR_WUCKSEL_0 4908,398194
#define RTC_CR_WUCKSEL_1 4909,398263
#define RTC_CR_WUCKSEL_2 4910,398332
#define RTC_ISR_RECALPF 4913,398485
#define RTC_ISR_TAMP3F 4914,398554
#define RTC_ISR_TAMP2F 4915,398623
#define RTC_ISR_TAMP1F 4916,398692
#define RTC_ISR_TSOVF 4917,398761
#define RTC_ISR_TSF 4918,398830
#define RTC_ISR_WUTF 4919,398899
#define RTC_ISR_ALRBF 4920,398968
#define RTC_ISR_ALRAF 4921,399037
#define RTC_ISR_INIT 4922,399106
#define RTC_ISR_INITF 4923,399175
#define RTC_ISR_RSF 4924,399244
#define RTC_ISR_INITS 4925,399313
#define RTC_ISR_SHPF 4926,399382
#define RTC_ISR_WUTWF 4927,399451
#define RTC_ISR_ALRBWF 4928,399520
#define RTC_ISR_ALRAWF 4929,399589
#define RTC_PRER_PREDIV_A 4932,399742
#define RTC_PRER_PREDIV_S 4933,399811
#define RTC_WUTR_WUT 4936,399964
#define RTC_ALRMAR_MSK4 4939,400117
#define RTC_ALRMAR_WDSEL 4940,400186
#define RTC_ALRMAR_DT 4941,400255
#define RTC_ALRMAR_DT_0 4942,400324
#define RTC_ALRMAR_DT_1 4943,400393
#define RTC_ALRMAR_DU 4944,400462
#define RTC_ALRMAR_DU_0 4945,400531
#define RTC_ALRMAR_DU_1 4946,400600
#define RTC_ALRMAR_DU_2 4947,400669
#define RTC_ALRMAR_DU_3 4948,400738
#define RTC_ALRMAR_MSK3 4949,400807
#define RTC_ALRMAR_PM 4950,400876
#define RTC_ALRMAR_HT 4951,400945
#define RTC_ALRMAR_HT_0 4952,401014
#define RTC_ALRMAR_HT_1 4953,401083
#define RTC_ALRMAR_HU 4954,401152
#define RTC_ALRMAR_HU_0 4955,401221
#define RTC_ALRMAR_HU_1 4956,401290
#define RTC_ALRMAR_HU_2 4957,401359
#define RTC_ALRMAR_HU_3 4958,401428
#define RTC_ALRMAR_MSK2 4959,401497
#define RTC_ALRMAR_MNT 4960,401566
#define RTC_ALRMAR_MNT_0 4961,401635
#define RTC_ALRMAR_MNT_1 4962,401704
#define RTC_ALRMAR_MNT_2 4963,401773
#define RTC_ALRMAR_MNU 4964,401842
#define RTC_ALRMAR_MNU_0 4965,401911
#define RTC_ALRMAR_MNU_1 4966,401980
#define RTC_ALRMAR_MNU_2 4967,402049
#define RTC_ALRMAR_MNU_3 4968,402118
#define RTC_ALRMAR_MSK1 4969,402187
#define RTC_ALRMAR_ST 4970,402256
#define RTC_ALRMAR_ST_0 4971,402325
#define RTC_ALRMAR_ST_1 4972,402394
#define RTC_ALRMAR_ST_2 4973,402463
#define RTC_ALRMAR_SU 4974,402532
#define RTC_ALRMAR_SU_0 4975,402601
#define RTC_ALRMAR_SU_1 4976,402670
#define RTC_ALRMAR_SU_2 4977,402739
#define RTC_ALRMAR_SU_3 4978,402808
#define RTC_ALRMBR_MSK4 4981,402961
#define RTC_ALRMBR_WDSEL 4982,403030
#define RTC_ALRMBR_DT 4983,403099
#define RTC_ALRMBR_DT_0 4984,403168
#define RTC_ALRMBR_DT_1 4985,403237
#define RTC_ALRMBR_DU 4986,403306
#define RTC_ALRMBR_DU_0 4987,403375
#define RTC_ALRMBR_DU_1 4988,403444
#define RTC_ALRMBR_DU_2 4989,403513
#define RTC_ALRMBR_DU_3 4990,403582
#define RTC_ALRMBR_MSK3 4991,403651
#define RTC_ALRMBR_PM 4992,403720
#define RTC_ALRMBR_HT 4993,403789
#define RTC_ALRMBR_HT_0 4994,403858
#define RTC_ALRMBR_HT_1 4995,403927
#define RTC_ALRMBR_HU 4996,403996
#define RTC_ALRMBR_HU_0 4997,404065
#define RTC_ALRMBR_HU_1 4998,404134
#define RTC_ALRMBR_HU_2 4999,404203
#define RTC_ALRMBR_HU_3 5000,404272
#define RTC_ALRMBR_MSK2 5001,404341
#define RTC_ALRMBR_MNT 5002,404410
#define RTC_ALRMBR_MNT_0 5003,404479
#define RTC_ALRMBR_MNT_1 5004,404548
#define RTC_ALRMBR_MNT_2 5005,404617
#define RTC_ALRMBR_MNU 5006,404686
#define RTC_ALRMBR_MNU_0 5007,404755
#define RTC_ALRMBR_MNU_1 5008,404824
#define RTC_ALRMBR_MNU_2 5009,404893
#define RTC_ALRMBR_MNU_3 5010,404962
#define RTC_ALRMBR_MSK1 5011,405031
#define RTC_ALRMBR_ST 5012,405100
#define RTC_ALRMBR_ST_0 5013,405169
#define RTC_ALRMBR_ST_1 5014,405238
#define RTC_ALRMBR_ST_2 5015,405307
#define RTC_ALRMBR_SU 5016,405376
#define RTC_ALRMBR_SU_0 5017,405445
#define RTC_ALRMBR_SU_1 5018,405514
#define RTC_ALRMBR_SU_2 5019,405583
#define RTC_ALRMBR_SU_3 5020,405652
#define RTC_WPR_KEY 5023,405805
#define RTC_SSR_SS 5026,405958
#define RTC_SHIFTR_SUBFS 5029,406111
#define RTC_SHIFTR_ADD1S 5030,406180
#define RTC_TSTR_PM 5033,406333
#define RTC_TSTR_HT 5034,406402
#define RTC_TSTR_HT_0 5035,406471
#define RTC_TSTR_HT_1 5036,406540
#define RTC_TSTR_HU 5037,406609
#define RTC_TSTR_HU_0 5038,406678
#define RTC_TSTR_HU_1 5039,406747
#define RTC_TSTR_HU_2 5040,406816
#define RTC_TSTR_HU_3 5041,406885
#define RTC_TSTR_MNT 5042,406954
#define RTC_TSTR_MNT_0 5043,407023
#define RTC_TSTR_MNT_1 5044,407092
#define RTC_TSTR_MNT_2 5045,407161
#define RTC_TSTR_MNU 5046,407230
#define RTC_TSTR_MNU_0 5047,407299
#define RTC_TSTR_MNU_1 5048,407368
#define RTC_TSTR_MNU_2 5049,407437
#define RTC_TSTR_MNU_3 5050,407506
#define RTC_TSTR_ST 5051,407575
#define RTC_TSTR_ST_0 5052,407644
#define RTC_TSTR_ST_1 5053,407713
#define RTC_TSTR_ST_2 5054,407782
#define RTC_TSTR_SU 5055,407851
#define RTC_TSTR_SU_0 5056,407920
#define RTC_TSTR_SU_1 5057,407989
#define RTC_TSTR_SU_2 5058,408058
#define RTC_TSTR_SU_3 5059,408127
#define RTC_TSDR_WDU 5062,408280
#define RTC_TSDR_WDU_0 5063,408349
#define RTC_TSDR_WDU_1 5064,408418
#define RTC_TSDR_WDU_2 5065,408487
#define RTC_TSDR_MT 5066,408556
#define RTC_TSDR_MU 5067,408625
#define RTC_TSDR_MU_0 5068,408694
#define RTC_TSDR_MU_1 5069,408763
#define RTC_TSDR_MU_2 5070,408832
#define RTC_TSDR_MU_3 5071,408901
#define RTC_TSDR_DT 5072,408970
#define RTC_TSDR_DT_0 5073,409039
#define RTC_TSDR_DT_1 5074,409108
#define RTC_TSDR_DU 5075,409177
#define RTC_TSDR_DU_0 5076,409246
#define RTC_TSDR_DU_1 5077,409315
#define RTC_TSDR_DU_2 5078,409384
#define RTC_TSDR_DU_3 5079,409453
#define RTC_TSSSR_SS 5082,409606
#define RTC_CALR_CALP 5085,409758
#define RTC_CALR_CALW8 5086,409827
#define RTC_CALR_CALW16 5087,409896
#define RTC_CALR_CALM 5088,409965
#define RTC_CALR_CALM_0 5089,410034
#define RTC_CALR_CALM_1 5090,410103
#define RTC_CALR_CALM_2 5091,410172
#define RTC_CALR_CALM_3 5092,410241
#define RTC_CALR_CALM_4 5093,410310
#define RTC_CALR_CALM_5 5094,410379
#define RTC_CALR_CALM_6 5095,410448
#define RTC_CALR_CALM_7 5096,410517
#define RTC_CALR_CALM_8 5097,410586
#define RTC_TAFCR_ALARMOUTTYPE 5100,410739
#define RTC_TAFCR_TAMPPUDIS 5101,410808
#define RTC_TAFCR_TAMPPRCH 5102,410877
#define RTC_TAFCR_TAMPPRCH_0 5103,410946
#define RTC_TAFCR_TAMPPRCH_1 5104,411015
#define RTC_TAFCR_TAMPFLT 5105,411084
#define RTC_TAFCR_TAMPFLT_0 5106,411153
#define RTC_TAFCR_TAMPFLT_1 5107,411222
#define RTC_TAFCR_TAMPFREQ 5108,411291
#define RTC_TAFCR_TAMPFREQ_0 5109,411360
#define RTC_TAFCR_TAMPFREQ_1 5110,411429
#define RTC_TAFCR_TAMPFREQ_2 5111,411498
#define RTC_TAFCR_TAMPTS 5112,411567
#define RTC_TAFCR_TAMP3TRG 5113,411636
#define RTC_TAFCR_TAMP3E 5114,411705
#define RTC_TAFCR_TAMP2TRG 5115,411774
#define RTC_TAFCR_TAMP2E 5116,411843
#define RTC_TAFCR_TAMPIE 5117,411912
#define RTC_TAFCR_TAMP1TRG 5118,411981
#define RTC_TAFCR_TAMP1E 5119,412050
#define RTC_ALRMASSR_MASKSS 5122,412203
#define RTC_ALRMASSR_MASKSS_0 5123,412272
#define RTC_ALRMASSR_MASKSS_1 5124,412341
#define RTC_ALRMASSR_MASKSS_2 5125,412410
#define RTC_ALRMASSR_MASKSS_3 5126,412479
#define RTC_ALRMASSR_SS 5127,412548
#define RTC_ALRMBSSR_MASKSS 5130,412701
#define RTC_ALRMBSSR_MASKSS_0 5131,412770
#define RTC_ALRMBSSR_MASKSS_1 5132,412839
#define RTC_ALRMBSSR_MASKSS_2 5133,412908
#define RTC_ALRMBSSR_MASKSS_3 5134,412977
#define RTC_ALRMBSSR_SS 5135,413046
#define RTC_BKP0R 5138,413199
#define RTC_BKP1R 5141,413352
#define RTC_BKP2R 5144,413505
#define RTC_BKP3R 5147,413658
#define RTC_BKP4R 5150,413811
#define RTC_BKP5R 5153,413964
#define RTC_BKP6R 5156,414117
#define RTC_BKP7R 5159,414270
#define RTC_BKP8R 5162,414423
#define RTC_BKP9R 5165,414576
#define RTC_BKP10R 5168,414729
#define RTC_BKP11R 5171,414882
#define RTC_BKP12R 5174,415035
#define RTC_BKP13R 5177,415188
#define RTC_BKP14R 5180,415341
#define RTC_BKP15R 5183,415494
#define RTC_BKP_NUMBER 5186,415647
#define  SPI_CR1_CPHA 5194,416190
#define  SPI_CR1_CPOL 5195,416286
#define  SPI_CR1_MSTR 5196,416385
#define  SPI_CR1_BR 5197,416486
#define  SPI_CR1_BR_0 5198,416603
#define  SPI_CR1_BR_1 5199,416693
#define  SPI_CR1_BR_2 5200,416783
#define  SPI_CR1_SPE 5201,416873
#define  SPI_CR1_LSBFIRST 5202,416968
#define  SPI_CR1_SSI 5203,417065
#define  SPI_CR1_SSM 5204,417171
#define  SPI_CR1_RXONLY 5205,417281
#define  SPI_CR1_CRCL 5206,417378
#define  SPI_CR1_CRCNEXT 5207,417473
#define  SPI_CR1_CRCEN 5208,417575
#define  SPI_CR1_BIDIOE 5209,417691
#define  SPI_CR1_BIDIMODE 5210,417811
#define  SPI_CR2_RXDMAEN 5213,418010
#define  SPI_CR2_TXDMAEN 5214,418115
#define  SPI_CR2_SSOE 5215,418220
#define  SPI_CR2_NSSP 5216,418321
#define  SPI_CR2_FRF 5217,418433
#define  SPI_CR2_ERRIE 5218,418537
#define  SPI_CR2_RXNEIE 5219,418644
#define  SPI_CR2_TXEIE 5220,418765
#define  SPI_CR2_DS 5221,418882
#define  SPI_CR2_DS_0 5222,418984
#define  SPI_CR2_DS_1 5223,419074
#define  SPI_CR2_DS_2 5224,419164
#define  SPI_CR2_DS_3 5225,419254
#define  SPI_CR2_FRXTH 5226,419344
#define  SPI_CR2_LDMARX 5227,419453
#define  SPI_CR2_LDMATX 5228,419569
#define  SPI_SR_RXNE 5231,419772
#define  SPI_SR_TXE 5232,419881
#define  SPI_SR_CHSIDE 5233,419987
#define  SPI_SR_UDR 5234,420084
#define  SPI_SR_CRCERR 5235,420182
#define  SPI_SR_MODF 5236,420281
#define  SPI_SR_OVR 5237,420376
#define  SPI_SR_BSY 5238,420473
#define  SPI_SR_FRE 5239,420567
#define  SPI_SR_FRLVL 5240,420673
#define  SPI_SR_FRLVL_0 5241,420778
#define  SPI_SR_FRLVL_1 5242,420868
#define  SPI_SR_FTLVL 5243,420958
#define  SPI_SR_FTLVL_0 5244,421066
#define  SPI_SR_FTLVL_1 5245,421156
#define  SPI_DR_DR 5248,421330
#define  SPI_CRCPR_CRCPOLY 5251,421512
#define  SPI_RXCRCR_RXCRC 5254,421704
#define  SPI_TXCRCR_TXCRC 5257,421888
#define  SPI_I2SCFGR_CHLEN 5260,422072
#define  SPI_I2SCFGR_DATLEN 5261,422205
#define  SPI_I2SCFGR_DATLEN_0 5262,422337
#define  SPI_I2SCFGR_DATLEN_1 5263,422426
#define  SPI_I2SCFGR_CKPOL 5264,422515
#define  SPI_I2SCFGR_I2SSTD 5265,422626
#define  SPI_I2SCFGR_I2SSTD_0 5266,422751
#define  SPI_I2SCFGR_I2SSTD_1 5267,422840
#define  SPI_I2SCFGR_PCMSYNC 5268,422929
#define  SPI_I2SCFGR_I2SCFG 5269,423038
#define  SPI_I2SCFGR_I2SCFG_0 5270,423163
#define  SPI_I2SCFGR_I2SCFG_1 5271,423252
#define  SPI_I2SCFGR_I2SE 5272,423341
#define  SPI_I2SCFGR_I2SMOD 5273,423435
#define  SPI_I2SPR_I2SDIV 5276,423621
#define  SPI_I2SPR_ODD 5277,423725
#define  SPI_I2SPR_MCKOE 5278,423837
#define SYSCFG_CFGR1_MEM_MODE 5286,424440
#define SYSCFG_CFGR1_MEM_MODE_0 5287,424543
#define SYSCFG_CFGR1_MEM_MODE_1 5288,424625
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 5289,424707
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 5290,424806
#define SYSCFG_CFGR1_DMA_RMP 5291,424902
#define SYSCFG_CFGR1_ADC24_DMA_RMP 5292,424993
#define SYSCFG_CFGR1_TIM16_DMA_RMP 5293,425093
#define SYSCFG_CFGR1_TIM17_DMA_RMP 5294,425188
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 5295,425283
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 5296,425388
#define SYSCFG_CFGR1_I2C_PB6_FMP 5297,425493
#define SYSCFG_CFGR1_I2C_PB7_FMP 5298,425592
#define SYSCFG_CFGR1_I2C_PB8_FMP 5299,425691
#define SYSCFG_CFGR1_I2C_PB9_FMP 5300,425790
#define SYSCFG_CFGR1_I2C1_FMP 5301,425889
#define SYSCFG_CFGR1_I2C2_FMP 5302,425985
#define SYSCFG_CFGR1_ENCODER_MODE 5303,426081
#define SYSCFG_CFGR1_ENCODER_MODE_0 5304,426170
#define SYSCFG_CFGR1_ENCODER_MODE_1 5305,426261
#define SYSCFG_CFGR1_FPU_IE 5306,426352
#define SYSCFG_CFGR1_FPU_IE_0 5307,426465
#define SYSCFG_CFGR1_FPU_IE_1 5308,426580
#define SYSCFG_CFGR1_FPU_IE_2 5309,426695
#define SYSCFG_CFGR1_FPU_IE_3 5310,426810
#define SYSCFG_CFGR1_FPU_IE_4 5311,426925
#define SYSCFG_CFGR1_FPU_IE_5 5312,427040
#define SYSCFG_RCR_PAGE0 5315,427239
#define SYSCFG_RCR_PAGE1 5316,427340
#define SYSCFG_RCR_PAGE2 5317,427441
#define SYSCFG_RCR_PAGE3 5318,427542
#define SYSCFG_RCR_PAGE4 5319,427643
#define SYSCFG_RCR_PAGE5 5320,427744
#define SYSCFG_RCR_PAGE6 5321,427845
#define SYSCFG_RCR_PAGE7 5322,427946
#define SYSCFG_EXTICR1_EXTI0 5325,428131
#define SYSCFG_EXTICR1_EXTI1 5326,428224
#define SYSCFG_EXTICR1_EXTI2 5327,428317
#define SYSCFG_EXTICR1_EXTI3 5328,428410
#define SYSCFG_EXTICR1_EXTI0_PA 5333,428551
#define SYSCFG_EXTICR1_EXTI0_PB 5334,428633
#define SYSCFG_EXTICR1_EXTI0_PC 5335,428715
#define SYSCFG_EXTICR1_EXTI0_PD 5336,428797
#define SYSCFG_EXTICR1_EXTI0_PE 5337,428879
#define SYSCFG_EXTICR1_EXTI0_PF 5338,428961
#define SYSCFG_EXTICR1_EXTI1_PA 5343,429091
#define SYSCFG_EXTICR1_EXTI1_PB 5344,429173
#define SYSCFG_EXTICR1_EXTI1_PC 5345,429255
#define SYSCFG_EXTICR1_EXTI1_PD 5346,429337
#define SYSCFG_EXTICR1_EXTI1_PE 5347,429419
#define SYSCFG_EXTICR1_EXTI1_PF 5348,429501
#define SYSCFG_EXTICR1_EXTI2_PA 5353,429631
#define SYSCFG_EXTICR1_EXTI2_PB 5354,429713
#define SYSCFG_EXTICR1_EXTI2_PC 5355,429795
#define SYSCFG_EXTICR1_EXTI2_PD 5356,429877
#define SYSCFG_EXTICR1_EXTI2_PE 5357,429959
#define SYSCFG_EXTICR1_EXTI2_PF 5358,430041
#define SYSCFG_EXTICR1_EXTI3_PA 5363,430171
#define SYSCFG_EXTICR1_EXTI3_PB 5364,430253
#define SYSCFG_EXTICR1_EXTI3_PC 5365,430335
#define SYSCFG_EXTICR1_EXTI3_PD 5366,430417
#define SYSCFG_EXTICR1_EXTI3_PE 5367,430499
#define SYSCFG_EXTICR2_EXTI4 5370,430665
#define SYSCFG_EXTICR2_EXTI5 5371,430758
#define SYSCFG_EXTICR2_EXTI6 5372,430851
#define SYSCFG_EXTICR2_EXTI7 5373,430944
#define SYSCFG_EXTICR2_EXTI4_PA 5378,431085
#define SYSCFG_EXTICR2_EXTI4_PB 5379,431167
#define SYSCFG_EXTICR2_EXTI4_PC 5380,431249
#define SYSCFG_EXTICR2_EXTI4_PD 5381,431331
#define SYSCFG_EXTICR2_EXTI4_PE 5382,431413
#define SYSCFG_EXTICR2_EXTI4_PF 5383,431495
#define SYSCFG_EXTICR2_EXTI5_PA 5388,431625
#define SYSCFG_EXTICR2_EXTI5_PB 5389,431707
#define SYSCFG_EXTICR2_EXTI5_PC 5390,431789
#define SYSCFG_EXTICR2_EXTI5_PD 5391,431871
#define SYSCFG_EXTICR2_EXTI5_PE 5392,431953
#define SYSCFG_EXTICR2_EXTI5_PF 5393,432035
#define SYSCFG_EXTICR2_EXTI6_PA 5398,432165
#define SYSCFG_EXTICR2_EXTI6_PB 5399,432247
#define SYSCFG_EXTICR2_EXTI6_PC 5400,432329
#define SYSCFG_EXTICR2_EXTI6_PD 5401,432411
#define SYSCFG_EXTICR2_EXTI6_PE 5402,432493
#define SYSCFG_EXTICR2_EXTI6_PF 5403,432575
#define SYSCFG_EXTICR2_EXTI7_PA 5408,432705
#define SYSCFG_EXTICR2_EXTI7_PB 5409,432787
#define SYSCFG_EXTICR2_EXTI7_PC 5410,432869
#define SYSCFG_EXTICR2_EXTI7_PD 5411,432951
#define SYSCFG_EXTICR2_EXTI7_PE 5412,433033
#define SYSCFG_EXTICR3_EXTI8 5415,433199
#define SYSCFG_EXTICR3_EXTI9 5416,433292
#define SYSCFG_EXTICR3_EXTI10 5417,433385
#define SYSCFG_EXTICR3_EXTI11 5418,433479
#define SYSCFG_EXTICR3_EXTI8_PA 5423,433621
#define SYSCFG_EXTICR3_EXTI8_PB 5424,433703
#define SYSCFG_EXTICR3_EXTI8_PC 5425,433785
#define SYSCFG_EXTICR3_EXTI8_PD 5426,433867
#define SYSCFG_EXTICR3_EXTI8_PE 5427,433949
#define SYSCFG_EXTICR3_EXTI9_PA 5432,434079
#define SYSCFG_EXTICR3_EXTI9_PB 5433,434161
#define SYSCFG_EXTICR3_EXTI9_PC 5434,434243
#define SYSCFG_EXTICR3_EXTI9_PD 5435,434325
#define SYSCFG_EXTICR3_EXTI9_PE 5436,434407
#define SYSCFG_EXTICR3_EXTI9_PF 5437,434489
#define SYSCFG_EXTICR3_EXTI10_PA 5442,434620
#define SYSCFG_EXTICR3_EXTI10_PB 5443,434703
#define SYSCFG_EXTICR3_EXTI10_PC 5444,434786
#define SYSCFG_EXTICR3_EXTI10_PD 5445,434869
#define SYSCFG_EXTICR3_EXTI10_PE 5446,434952
#define SYSCFG_EXTICR3_EXTI10_PF 5447,435035
#define SYSCFG_EXTICR3_EXTI11_PA 5452,435167
#define SYSCFG_EXTICR3_EXTI11_PB 5453,435250
#define SYSCFG_EXTICR3_EXTI11_PC 5454,435333
#define SYSCFG_EXTICR3_EXTI11_PD 5455,435416
#define SYSCFG_EXTICR3_EXTI11_PE 5456,435499
#define SYSCFG_EXTICR4_EXTI12 5459,435668
#define SYSCFG_EXTICR4_EXTI13 5460,435762
#define SYSCFG_EXTICR4_EXTI14 5461,435856
#define SYSCFG_EXTICR4_EXTI15 5462,435950
#define SYSCFG_EXTICR4_EXTI12_PA 5467,436093
#define SYSCFG_EXTICR4_EXTI12_PB 5468,436176
#define SYSCFG_EXTICR4_EXTI12_PC 5469,436259
#define SYSCFG_EXTICR4_EXTI12_PD 5470,436342
#define SYSCFG_EXTICR4_EXTI12_PE 5471,436425
#define SYSCFG_EXTICR4_EXTI13_PA 5476,436557
#define SYSCFG_EXTICR4_EXTI13_PB 5477,436640
#define SYSCFG_EXTICR4_EXTI13_PC 5478,436723
#define SYSCFG_EXTICR4_EXTI13_PD 5479,436806
#define SYSCFG_EXTICR4_EXTI13_PE 5480,436889
#define SYSCFG_EXTICR4_EXTI14_PA 5485,437021
#define SYSCFG_EXTICR4_EXTI14_PB 5486,437104
#define SYSCFG_EXTICR4_EXTI14_PC 5487,437187
#define SYSCFG_EXTICR4_EXTI14_PD 5488,437270
#define SYSCFG_EXTICR4_EXTI14_PE 5489,437353
#define SYSCFG_EXTICR4_EXTI15_PA 5494,437485
#define SYSCFG_EXTICR4_EXTI15_PB 5495,437568
#define SYSCFG_EXTICR4_EXTI15_PC 5496,437651
#define SYSCFG_EXTICR4_EXTI15_PD 5497,437734
#define SYSCFG_EXTICR4_EXTI15_PE 5498,437817
#define SYSCFG_CFGR2_LOCKUP_LOCK 5501,437983
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5502,438147
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5503,438298
#define SYSCFG_CFGR2_SRAM_PE 5504,438419
#define  TIM_CR1_CEN 5512,439015
#define  TIM_CR1_UDIS 5513,439117
#define  TIM_CR1_URS 5514,439219
#define  TIM_CR1_OPM 5515,439328
#define  TIM_CR1_DIR 5516,439430
#define  TIM_CR1_CMS 5518,439529
#define  TIM_CR1_CMS_0 5519,439662
#define  TIM_CR1_CMS_1 5520,439755
#define  TIM_CR1_ARPE 5522,439850
#define  TIM_CR1_CKD 5524,439966
#define  TIM_CR1_CKD_0 5525,440084
#define  TIM_CR1_CKD_1 5526,440177
#define  TIM_CR1_UIFREMAP 5528,440272
#define  TIM_CR2_CCPC 5531,440471
#define  TIM_CR2_CCUS 5532,440592
#define  TIM_CR2_CCDS 5533,440720
#define  TIM_CR2_MMS 5535,440839
#define  TIM_CR2_MMS_0 5536,440964
#define  TIM_CR2_MMS_1 5537,441057
#define  TIM_CR2_MMS_2 5538,441150
#define  TIM_CR2_TI1S 5540,441245
#define  TIM_CR2_OIS1 5541,441346
#define  TIM_CR2_OIS1N 5542,441466
#define  TIM_CR2_OIS2 5543,441587
#define  TIM_CR2_OIS2N 5544,441707
#define  TIM_CR2_OIS3 5545,441828
#define  TIM_CR2_OIS3N 5546,441948
#define  TIM_CR2_OIS4 5547,442069
#define  TIM_CR2_OIS5 5548,442189
#define  TIM_CR2_OIS6 5549,442309
#define  TIM_CR2_MMS2 5551,442431
#define  TIM_CR2_MMS2_0 5552,442556
#define  TIM_CR2_MMS2_1 5553,442649
#define  TIM_CR2_MMS2_2 5554,442742
#define  TIM_CR2_MMS2_3 5555,442835
#define  TIM_SMCR_SMS 5558,443012
#define  TIM_SMCR_SMS_0 5559,443136
#define  TIM_SMCR_SMS_1 5560,443229
#define  TIM_SMCR_SMS_2 5561,443322
#define  TIM_SMCR_SMS_3 5562,443415
#define  TIM_SMCR_OCCS 5564,443510
#define  TIM_SMCR_TS 5566,443622
#define  TIM_SMCR_TS_0 5567,443742
#define  TIM_SMCR_TS_1 5568,443835
#define  TIM_SMCR_TS_2 5569,443928
#define  TIM_SMCR_MSM 5571,444023
#define  TIM_SMCR_ETF 5573,444130
#define  TIM_SMCR_ETF_0 5574,444257
#define  TIM_SMCR_ETF_1 5575,444350
#define  TIM_SMCR_ETF_2 5576,444443
#define  TIM_SMCR_ETF_3 5577,444536
#define  TIM_SMCR_ETPS 5579,444631
#define  TIM_SMCR_ETPS_0 5580,444762
#define  TIM_SMCR_ETPS_1 5581,444855
#define  TIM_SMCR_ECE 5583,444950
#define  TIM_SMCR_ETP 5584,445059
#define  TIM_DIER_UIE 5587,445256
#define  TIM_DIER_CC1IE 5588,445367
#define  TIM_DIER_CC2IE 5589,445489
#define  TIM_DIER_CC3IE 5590,445611
#define  TIM_DIER_CC4IE 5591,445733
#define  TIM_DIER_COMIE 5592,445855
#define  TIM_DIER_TIE 5593,445963
#define  TIM_DIER_BIE 5594,446075
#define  TIM_DIER_UDE 5595,446185
#define  TIM_DIER_CC1DE 5596,446298
#define  TIM_DIER_CC2DE 5597,446422
#define  TIM_DIER_CC3DE 5598,446546
#define  TIM_DIER_CC4DE 5599,446670
#define  TIM_DIER_COMDE 5600,446794
#define  TIM_DIER_TDE 5601,446904
#define  TIM_SR_UIF 5604,447102
#define  TIM_SR_CC1IF 5605,447211
#define  TIM_SR_CC2IF 5606,447331
#define  TIM_SR_CC3IF 5607,447451
#define  TIM_SR_CC4IF 5608,447571
#define  TIM_SR_COMIF 5609,447691
#define  TIM_SR_TIF 5610,447797
#define  TIM_SR_BIF 5611,447907
#define  TIM_SR_B2IF 5612,448015
#define  TIM_SR_CC1OF 5613,448124
#define  TIM_SR_CC2OF 5614,448246
#define  TIM_SR_CC3OF 5615,448368
#define  TIM_SR_CC4OF 5616,448490
#define  TIM_SR_CC5IF 5617,448612
#define  TIM_SR_CC6IF 5618,448732
#define  TIM_EGR_UG 5621,448936
#define  TIM_EGR_CC1G 5622,449044
#define  TIM_EGR_CC2G 5623,449163
#define  TIM_EGR_CC3G 5624,449282
#define  TIM_EGR_CC4G 5625,449401
#define  TIM_EGR_COMG 5626,449520
#define  TIM_EGR_TG 5627,449652
#define  TIM_EGR_BG 5628,449761
#define  TIM_EGR_B2G 5629,449868
#define  TIM_CCMR1_CC1S 5632,450059
#define  TIM_CCMR1_CC1S_0 5633,450191
#define  TIM_CCMR1_CC1S_1 5634,450284
#define  TIM_CCMR1_OC1FE 5636,450379
#define  TIM_CCMR1_OC1PE 5637,450495
#define  TIM_CCMR1_OC1M 5639,450616
#define  TIM_CCMR1_OC1M_0 5640,450742
#define  TIM_CCMR1_OC1M_1 5641,450835
#define  TIM_CCMR1_OC1M_2 5642,450928
#define  TIM_CCMR1_OC1M_3 5643,451021
#define  TIM_CCMR1_OC1CE 5645,451116
#define  TIM_CCMR1_CC2S 5647,451234
#define  TIM_CCMR1_CC2S_0 5648,451366
#define  TIM_CCMR1_CC2S_1 5649,451459
#define  TIM_CCMR1_OC2FE 5651,451554
#define  TIM_CCMR1_OC2PE 5652,451670
#define  TIM_CCMR1_OC2M 5654,451791
#define  TIM_CCMR1_OC2M_0 5655,451917
#define  TIM_CCMR1_OC2M_1 5656,452010
#define  TIM_CCMR1_OC2M_2 5657,452103
#define  TIM_CCMR1_OC2M_3 5658,452196
#define  TIM_CCMR1_OC2CE 5660,452291
#define  TIM_CCMR1_IC1PSC 5664,452494
#define  TIM_CCMR1_IC1PSC_0 5665,452626
#define  TIM_CCMR1_IC1PSC_1 5666,452719
#define  TIM_CCMR1_IC1F 5668,452814
#define  TIM_CCMR1_IC1F_0 5669,452941
#define  TIM_CCMR1_IC1F_1 5670,453034
#define  TIM_CCMR1_IC1F_2 5671,453127
#define  TIM_CCMR1_IC1F_3 5672,453220
#define  TIM_CCMR1_IC2PSC 5674,453315
#define  TIM_CCMR1_IC2PSC_0 5675,453447
#define  TIM_CCMR1_IC2PSC_1 5676,453540
#define  TIM_CCMR1_IC2F 5678,453635
#define  TIM_CCMR1_IC2F_0 5679,453762
#define  TIM_CCMR1_IC2F_1 5680,453855
#define  TIM_CCMR1_IC2F_2 5681,453948
#define  TIM_CCMR1_IC2F_3 5682,454041
#define  TIM_CCMR2_CC3S 5685,454218
#define  TIM_CCMR2_CC3S_0 5686,454350
#define  TIM_CCMR2_CC3S_1 5687,454443
#define  TIM_CCMR2_OC3FE 5689,454538
#define  TIM_CCMR2_OC3PE 5690,454654
#define  TIM_CCMR2_OC3M 5692,454775
#define  TIM_CCMR2_OC3M_0 5693,454901
#define  TIM_CCMR2_OC3M_1 5694,454994
#define  TIM_CCMR2_OC3M_2 5695,455087
#define  TIM_CCMR2_OC3M_3 5696,455180
#define  TIM_CCMR2_OC3CE 5698,455275
#define  TIM_CCMR2_CC4S 5700,455394
#define  TIM_CCMR2_CC4S_0 5701,455526
#define  TIM_CCMR2_CC4S_1 5702,455619
#define  TIM_CCMR2_OC4FE 5704,455714
#define  TIM_CCMR2_OC4PE 5705,455830
#define  TIM_CCMR2_OC4M 5707,455951
#define  TIM_CCMR2_OC4M_0 5708,456077
#define  TIM_CCMR2_OC4M_1 5709,456170
#define  TIM_CCMR2_OC4M_2 5710,456263
#define  TIM_CCMR2_OC4M_3 5711,456356
#define  TIM_CCMR2_OC4CE 5713,456451
#define  TIM_CCMR2_IC3PSC 5717,456654
#define  TIM_CCMR2_IC3PSC_0 5718,456790
#define  TIM_CCMR2_IC3PSC_1 5719,456887
#define  TIM_CCMR2_IC3F 5721,456986
#define  TIM_CCMR2_IC3F_0 5722,457117
#define  TIM_CCMR2_IC3F_1 5723,457214
#define  TIM_CCMR2_IC3F_2 5724,457311
#define  TIM_CCMR2_IC3F_3 5725,457408
#define  TIM_CCMR2_IC4PSC 5727,457507
#define  TIM_CCMR2_IC4PSC_0 5728,457643
#define  TIM_CCMR2_IC4PSC_1 5729,457740
#define  TIM_CCMR2_IC4F 5731,457839
#define  TIM_CCMR2_IC4F_0 5732,457970
#define  TIM_CCMR2_IC4F_1 5733,458067
#define  TIM_CCMR2_IC4F_2 5734,458164
#define  TIM_CCMR2_IC4F_3 5735,458261
#define  TIM_CCER_CC1E 5738,458442
#define  TIM_CCER_CC1P 5739,458561
#define  TIM_CCER_CC1NE 5740,458682
#define  TIM_CCER_CC1NP 5741,458815
#define  TIM_CCER_CC2E 5742,458950
#define  TIM_CCER_CC2P 5743,459069
#define  TIM_CCER_CC2NE 5744,459190
#define  TIM_CCER_CC2NP 5745,459323
#define  TIM_CCER_CC3E 5746,459458
#define  TIM_CCER_CC3P 5747,459577
#define  TIM_CCER_CC3NE 5748,459698
#define  TIM_CCER_CC3NP 5749,459831
#define  TIM_CCER_CC4E 5750,459966
#define  TIM_CCER_CC4P 5751,460085
#define  TIM_CCER_CC4NP 5752,460206
#define  TIM_CCER_CC5E 5753,460341
#define  TIM_CCER_CC5P 5754,460460
#define  TIM_CCER_CC6E 5755,460581
#define  TIM_CCER_CC6P 5756,460700
#define  TIM_CNT_CNT 5759,460905
#define  TIM_CNT_UIFCPY 5760,461006
#define  TIM_PSC_PSC 5763,461204
#define  TIM_ARR_ARR 5766,461391
#define  TIM_RCR_REP 5769,461587
#define  TIM_CCR1_CCR1 5772,461783
#define  TIM_CCR2_CCR2 5775,461978
#define  TIM_CCR3_CCR3 5778,462173
#define  TIM_CCR4_CCR4 5781,462368
#define  TIM_CCR5_CCR5 5784,462563
#define  TIM_CCR5_GC5C1 5785,462670
#define  TIM_CCR5_GC5C2 5786,462783
#define  TIM_CCR5_GC5C3 5787,462896
#define  TIM_CCR6_CCR6 5790,463093
#define  TIM_BDTR_DTG 5793,463288
#define  TIM_BDTR_DTG_0 5794,463418
#define  TIM_BDTR_DTG_1 5795,463511
#define  TIM_BDTR_DTG_2 5796,463604
#define  TIM_BDTR_DTG_3 5797,463697
#define  TIM_BDTR_DTG_4 5798,463790
#define  TIM_BDTR_DTG_5 5799,463883
#define  TIM_BDTR_DTG_6 5800,463976
#define  TIM_BDTR_DTG_7 5801,464069
#define  TIM_BDTR_LOCK 5803,464164
#define  TIM_BDTR_LOCK_0 5804,464287
#define  TIM_BDTR_LOCK_1 5805,464380
#define  TIM_BDTR_OSSI 5807,464475
#define  TIM_BDTR_OSSR 5808,464596
#define  TIM_BDTR_BKE 5809,464716
#define  TIM_BDTR_BKP 5810,464827
#define  TIM_BDTR_AOE 5811,464940
#define  TIM_BDTR_MOE 5812,465051
#define  TIM_BDTR_BKF 5814,465159
#define  TIM_BDTR_BK2F 5815,465270
#define  TIM_BDTR_BK2E 5817,465383
#define  TIM_BDTR_BK2P 5818,465494
#define  TIM_DCR_DBA 5821,465691
#define  TIM_DCR_DBA_0 5822,465811
#define  TIM_DCR_DBA_1 5823,465904
#define  TIM_DCR_DBA_2 5824,465997
#define  TIM_DCR_DBA_3 5825,466090
#define  TIM_DCR_DBA_4 5826,466183
#define  TIM_DCR_DBL 5828,466278
#define  TIM_DCR_DBL_0 5829,466398
#define  TIM_DCR_DBL_1 5830,466491
#define  TIM_DCR_DBL_2 5831,466584
#define  TIM_DCR_DBL_3 5832,466677
#define  TIM_DCR_DBL_4 5833,466770
#define  TIM_DMAR_DMAB 5836,466947
#define TIM16_OR_TI1_RMP 5839,467152
#define TIM16_OR_TI1_RMP_0 5840,467279
#define TIM16_OR_TI1_RMP_1 5841,467372
#define TIM1_OR_ETR_RMP 5844,467550
#define TIM1_OR_ETR_RMP_0 5845,467672
#define TIM1_OR_ETR_RMP_1 5846,467765
#define TIM1_OR_ETR_RMP_2 5847,467858
#define TIM1_OR_ETR_RMP_3 5848,467951
#define TIM8_OR_ETR_RMP 5851,468129
#define TIM8_OR_ETR_RMP_0 5852,468251
#define TIM8_OR_ETR_RMP_1 5853,468344
#define TIM8_OR_ETR_RMP_2 5854,468437
#define TIM8_OR_ETR_RMP_3 5855,468530
#define  TIM_CCMR3_OC5FE 5858,468707
#define  TIM_CCMR3_OC5PE 5859,468823
#define  TIM_CCMR3_OC5M 5861,468944
#define  TIM_CCMR3_OC5M_0 5862,469070
#define  TIM_CCMR3_OC5M_1 5863,469163
#define  TIM_CCMR3_OC5M_2 5864,469256
#define  TIM_CCMR3_OC5M_3 5865,469349
#define  TIM_CCMR3_OC5CE 5867,469444
#define  TIM_CCMR3_OC6FE 5869,469563
#define  TIM_CCMR3_OC6PE 5870,469679
#define  TIM_CCMR3_OC6M 5872,469800
#define  TIM_CCMR3_OC6M_0 5873,469926
#define  TIM_CCMR3_OC6M_1 5874,470019
#define  TIM_CCMR3_OC6M_2 5875,470112
#define  TIM_CCMR3_OC6M_3 5876,470205
#define  TIM_CCMR3_OC6CE 5878,470300
#define  TSC_CR_TSCE 5886,470911
#define  TSC_CR_START 5887,471030
#define  TSC_CR_AM 5888,471135
#define  TSC_CR_SYNCPOL 5889,471239
#define  TSC_CR_IODEF 5890,471355
#define  TSC_CR_MCV 5892,471460
#define  TSC_CR_MCV_0 5893,471579
#define  TSC_CR_MCV_1 5894,471672
#define  TSC_CR_MCV_2 5895,471765
#define  TSC_CR_PGPSC 5897,471860
#define  TSC_CR_PGPSC_0 5898,471991
#define  TSC_CR_PGPSC_1 5899,472084
#define  TSC_CR_PGPSC_2 5900,472177
#define  TSC_CR_SSPSC 5902,472272
#define  TSC_CR_SSE 5903,472385
#define  TSC_CR_SSD 5905,472497
#define  TSC_CR_SSD_0 5906,472626
#define  TSC_CR_SSD_1 5907,472719
#define  TSC_CR_SSD_2 5908,472812
#define  TSC_CR_SSD_3 5909,472905
#define  TSC_CR_SSD_4 5910,472998
#define  TSC_CR_SSD_5 5911,473091
#define  TSC_CR_SSD_6 5912,473184
#define  TSC_CR_CTPL 5914,473279
#define  TSC_CR_CTPL_0 5915,473409
#define  TSC_CR_CTPL_1 5916,473502
#define  TSC_CR_CTPL_2 5917,473595
#define  TSC_CR_CTPL_3 5918,473688
#define  TSC_CR_CTPH 5920,473783
#define  TSC_CR_CTPH_0 5921,473914
#define  TSC_CR_CTPH_1 5922,474007
#define  TSC_CR_CTPH_2 5923,474100
#define  TSC_CR_CTPH_3 5924,474193
#define  TSC_IER_EOAIE 5927,474370
#define  TSC_IER_MCEIE 5928,474493
#define  TSC_ICR_EOAIC 5931,474697
#define  TSC_ICR_MCEIC 5932,474819
#define  TSC_ISR_EOAF 5935,475022
#define  TSC_ISR_MCEF 5936,475133
#define  TSC_IOHCR_G1_IO1 5939,475325
#define  TSC_IOHCR_G1_IO2 5940,475455
#define  TSC_IOHCR_G1_IO3 5941,475585
#define  TSC_IOHCR_G1_IO4 5942,475715
#define  TSC_IOHCR_G2_IO1 5943,475845
#define  TSC_IOHCR_G2_IO2 5944,475975
#define  TSC_IOHCR_G2_IO3 5945,476105
#define  TSC_IOHCR_G2_IO4 5946,476235
#define  TSC_IOHCR_G3_IO1 5947,476365
#define  TSC_IOHCR_G3_IO2 5948,476495
#define  TSC_IOHCR_G3_IO3 5949,476625
#define  TSC_IOHCR_G3_IO4 5950,476755
#define  TSC_IOHCR_G4_IO1 5951,476885
#define  TSC_IOHCR_G4_IO2 5952,477015
#define  TSC_IOHCR_G4_IO3 5953,477145
#define  TSC_IOHCR_G4_IO4 5954,477275
#define  TSC_IOHCR_G5_IO1 5955,477405
#define  TSC_IOHCR_G5_IO2 5956,477535
#define  TSC_IOHCR_G5_IO3 5957,477665
#define  TSC_IOHCR_G5_IO4 5958,477795
#define  TSC_IOHCR_G6_IO1 5959,477925
#define  TSC_IOHCR_G6_IO2 5960,478055
#define  TSC_IOHCR_G6_IO3 5961,478185
#define  TSC_IOHCR_G6_IO4 5962,478315
#define  TSC_IOHCR_G7_IO1 5963,478445
#define  TSC_IOHCR_G7_IO2 5964,478575
#define  TSC_IOHCR_G7_IO3 5965,478705
#define  TSC_IOHCR_G7_IO4 5966,478835
#define  TSC_IOHCR_G8_IO1 5967,478965
#define  TSC_IOHCR_G8_IO2 5968,479095
#define  TSC_IOHCR_G8_IO3 5969,479225
#define  TSC_IOHCR_G8_IO4 5970,479355
#define  TSC_IOASCR_G1_IO1 5973,479569
#define  TSC_IOASCR_G1_IO2 5974,479688
#define  TSC_IOASCR_G1_IO3 5975,479807
#define  TSC_IOASCR_G1_IO4 5976,479926
#define  TSC_IOASCR_G2_IO1 5977,480045
#define  TSC_IOASCR_G2_IO2 5978,480164
#define  TSC_IOASCR_G2_IO3 5979,480283
#define  TSC_IOASCR_G2_IO4 5980,480402
#define  TSC_IOASCR_G3_IO1 5981,480521
#define  TSC_IOASCR_G3_IO2 5982,480640
#define  TSC_IOASCR_G3_IO3 5983,480759
#define  TSC_IOASCR_G3_IO4 5984,480878
#define  TSC_IOASCR_G4_IO1 5985,480997
#define  TSC_IOASCR_G4_IO2 5986,481116
#define  TSC_IOASCR_G4_IO3 5987,481235
#define  TSC_IOASCR_G4_IO4 5988,481354
#define  TSC_IOASCR_G5_IO1 5989,481473
#define  TSC_IOASCR_G5_IO2 5990,481592
#define  TSC_IOASCR_G5_IO3 5991,481711
#define  TSC_IOASCR_G5_IO4 5992,481830
#define  TSC_IOASCR_G6_IO1 5993,481949
#define  TSC_IOASCR_G6_IO2 5994,482068
#define  TSC_IOASCR_G6_IO3 5995,482187
#define  TSC_IOASCR_G6_IO4 5996,482306
#define  TSC_IOASCR_G7_IO1 5997,482425
#define  TSC_IOASCR_G7_IO2 5998,482544
#define  TSC_IOASCR_G7_IO3 5999,482663
#define  TSC_IOASCR_G7_IO4 6000,482782
#define  TSC_IOASCR_G8_IO1 6001,482901
#define  TSC_IOASCR_G8_IO2 6002,483020
#define  TSC_IOASCR_G8_IO3 6003,483139
#define  TSC_IOASCR_G8_IO4 6004,483258
#define  TSC_IOSCR_G1_IO1 6007,483461
#define  TSC_IOSCR_G1_IO2 6008,483573
#define  TSC_IOSCR_G1_IO3 6009,483685
#define  TSC_IOSCR_G1_IO4 6010,483797
#define  TSC_IOSCR_G2_IO1 6011,483909
#define  TSC_IOSCR_G2_IO2 6012,484021
#define  TSC_IOSCR_G2_IO3 6013,484133
#define  TSC_IOSCR_G2_IO4 6014,484245
#define  TSC_IOSCR_G3_IO1 6015,484357
#define  TSC_IOSCR_G3_IO2 6016,484469
#define  TSC_IOSCR_G3_IO3 6017,484581
#define  TSC_IOSCR_G3_IO4 6018,484693
#define  TSC_IOSCR_G4_IO1 6019,484805
#define  TSC_IOSCR_G4_IO2 6020,484917
#define  TSC_IOSCR_G4_IO3 6021,485029
#define  TSC_IOSCR_G4_IO4 6022,485141
#define  TSC_IOSCR_G5_IO1 6023,485253
#define  TSC_IOSCR_G5_IO2 6024,485365
#define  TSC_IOSCR_G5_IO3 6025,485477
#define  TSC_IOSCR_G5_IO4 6026,485589
#define  TSC_IOSCR_G6_IO1 6027,485701
#define  TSC_IOSCR_G6_IO2 6028,485813
#define  TSC_IOSCR_G6_IO3 6029,485925
#define  TSC_IOSCR_G6_IO4 6030,486037
#define  TSC_IOSCR_G7_IO1 6031,486149
#define  TSC_IOSCR_G7_IO2 6032,486261
#define  TSC_IOSCR_G7_IO3 6033,486373
#define  TSC_IOSCR_G7_IO4 6034,486485
#define  TSC_IOSCR_G8_IO1 6035,486597
#define  TSC_IOSCR_G8_IO2 6036,486709
#define  TSC_IOSCR_G8_IO3 6037,486821
#define  TSC_IOSCR_G8_IO4 6038,486933
#define  TSC_IOCCR_G1_IO1 6041,487129
#define  TSC_IOCCR_G1_IO2 6042,487240
#define  TSC_IOCCR_G1_IO3 6043,487351
#define  TSC_IOCCR_G1_IO4 6044,487462
#define  TSC_IOCCR_G2_IO1 6045,487573
#define  TSC_IOCCR_G2_IO2 6046,487684
#define  TSC_IOCCR_G2_IO3 6047,487795
#define  TSC_IOCCR_G2_IO4 6048,487906
#define  TSC_IOCCR_G3_IO1 6049,488017
#define  TSC_IOCCR_G3_IO2 6050,488128
#define  TSC_IOCCR_G3_IO3 6051,488239
#define  TSC_IOCCR_G3_IO4 6052,488350
#define  TSC_IOCCR_G4_IO1 6053,488461
#define  TSC_IOCCR_G4_IO2 6054,488572
#define  TSC_IOCCR_G4_IO3 6055,488683
#define  TSC_IOCCR_G4_IO4 6056,488794
#define  TSC_IOCCR_G5_IO1 6057,488905
#define  TSC_IOCCR_G5_IO2 6058,489016
#define  TSC_IOCCR_G5_IO3 6059,489127
#define  TSC_IOCCR_G5_IO4 6060,489238
#define  TSC_IOCCR_G6_IO1 6061,489349
#define  TSC_IOCCR_G6_IO2 6062,489460
#define  TSC_IOCCR_G6_IO3 6063,489571
#define  TSC_IOCCR_G6_IO4 6064,489682
#define  TSC_IOCCR_G7_IO1 6065,489793
#define  TSC_IOCCR_G7_IO2 6066,489904
#define  TSC_IOCCR_G7_IO3 6067,490015
#define  TSC_IOCCR_G7_IO4 6068,490126
#define  TSC_IOCCR_G8_IO1 6069,490237
#define  TSC_IOCCR_G8_IO2 6070,490348
#define  TSC_IOCCR_G8_IO3 6071,490459
#define  TSC_IOCCR_G8_IO4 6072,490570
#define  TSC_IOGCSR_G1E 6075,490765
#define  TSC_IOGCSR_G2E 6076,490876
#define  TSC_IOGCSR_G3E 6077,490987
#define  TSC_IOGCSR_G4E 6078,491098
#define  TSC_IOGCSR_G5E 6079,491209
#define  TSC_IOGCSR_G6E 6080,491320
#define  TSC_IOGCSR_G7E 6081,491431
#define  TSC_IOGCSR_G8E 6082,491542
#define  TSC_IOGCSR_G1S 6083,491653
#define  TSC_IOGCSR_G2S 6084,491764
#define  TSC_IOGCSR_G3S 6085,491875
#define  TSC_IOGCSR_G4S 6086,491986
#define  TSC_IOGCSR_G5S 6087,492097
#define  TSC_IOGCSR_G6S 6088,492208
#define  TSC_IOGCSR_G7S 6089,492319
#define  TSC_IOGCSR_G8S 6090,492430
#define  TSC_IOGXCR_CNT 6093,492625
#define  USART_CR1_UE 6101,493237
#define  USART_CR1_UESM 6102,493338
#define  USART_CR1_RE 6103,493452
#define  USART_CR1_TE 6104,493556
#define  USART_CR1_IDLEIE 6105,493663
#define  USART_CR1_RXNEIE 6106,493773
#define  USART_CR1_TCIE 6107,493883
#define  USART_CR1_TXEIE 6108,494010
#define  USART_CR1_PEIE 6109,494119
#define  USART_CR1_PS 6110,494227
#define  USART_CR1_PCE 6111,494332
#define  USART_CR1_WAKE 6112,494442
#define  USART_CR1_M 6113,494553
#define  USART_CR1_M0 6114,494653
#define  USART_CR1_MME 6115,494763
#define  USART_CR1_CMIE 6116,494868
#define  USART_CR1_OVER8 6117,494989
#define  USART_CR1_DEDT 6118,495114
#define  USART_CR1_DEDT_0 6119,495250
#define  USART_CR1_DEDT_1 6120,495344
#define  USART_CR1_DEDT_2 6121,495438
#define  USART_CR1_DEDT_3 6122,495532
#define  USART_CR1_DEDT_4 6123,495626
#define  USART_CR1_DEAT 6124,495720
#define  USART_CR1_DEAT_0 6125,495854
#define  USART_CR1_DEAT_1 6126,495948
#define  USART_CR1_DEAT_2 6127,496042
#define  USART_CR1_DEAT_3 6128,496136
#define  USART_CR1_DEAT_4 6129,496230
#define  USART_CR1_RTOIE 6130,496324
#define  USART_CR1_EOBIE 6131,496446
#define  USART_CR2_ADDM7 6134,496648
#define  USART_CR2_LBDL 6135,496769
#define  USART_CR2_LBDIE 6136,496884
#define  USART_CR2_LBCL 6137,497009
#define  USART_CR2_CPHA 6138,497118
#define  USART_CR2_CPOL 6139,497218
#define  USART_CR2_CLKEN 6140,497321
#define  USART_CR2_STOP 6141,497422
#define  USART_CR2_STOP_0 6142,497537
#define  USART_CR2_STOP_1 6143,497631
#define  USART_CR2_LINEN 6144,497725
#define  USART_CR2_SWAP 6145,497829
#define  USART_CR2_RXINV 6146,497933
#define  USART_CR2_TXINV 6147,498051
#define  USART_CR2_DATAINV 6148,498169
#define  USART_CR2_MSBFIRST 6149,498279
#define  USART_CR2_ABREN 6150,498394
#define  USART_CR2_ABRMODE 6151,498503
#define  USART_CR2_ABRMODE_0 6152,498630
#define  USART_CR2_ABRMODE_1 6153,498724
#define  USART_CR2_RTOEN 6154,498818
#define  USART_CR2_ADD 6155,498931
#define  USART_CR3_EIE 6158,499129
#define  USART_CR3_IREN 6159,499240
#define  USART_CR3_IRLP 6160,499345
#define  USART_CR3_HDSEL 6161,499448
#define  USART_CR3_NACK 6162,499558
#define  USART_CR3_SCEN 6163,499668
#define  USART_CR3_DMAR 6164,499778
#define  USART_CR3_DMAT 6165,499886
#define  USART_CR3_RTSE 6166,499997
#define  USART_CR3_CTSE 6167,500096
#define  USART_CR3_CTSIE 6168,500195
#define  USART_CR3_ONEBIT 6169,500304
#define  USART_CR3_OVRDIS 6170,500421
#define  USART_CR3_DDRE 6171,500525
#define  USART_CR3_DEM 6172,500644
#define  USART_CR3_DEP 6173,500751
#define  USART_CR3_SCARCNT 6174,500872
#define  USART_CR3_SCARCNT_0 6175,501007
#define  USART_CR3_SCARCNT_1 6176,501101
#define  USART_CR3_SCARCNT_2 6177,501195
#define  USART_CR3_WUS 6178,501289
#define  USART_CR3_WUS_0 6179,501426
#define  USART_CR3_WUS_1 6180,501520
#define  USART_CR3_WUFIE 6181,501614
#define  USART_BRR_DIV_FRACTION 6184,501811
#define  USART_BRR_DIV_MANTISSA 6185,501920
#define  USART_GTPR_PSC 6188,502113
#define  USART_GTPR_GT 6189,502233
#define  USART_RTOR_RTO 6193,502439
#define  USART_RTOR_BLEN 6194,502551
#define  USART_RQR_ABRRQ 6197,502736
#define  USART_RQR_SBKRQ 6198,502847
#define  USART_RQR_MMRQ 6199,502954
#define  USART_RQR_RXFRQ 6200,503060
#define  USART_RQR_TXFRQ 6201,503175
#define  USART_ISR_PE 6204,503375
#define  USART_ISR_FE 6205,503476
#define  USART_ISR_NE 6206,503578
#define  USART_ISR_ORE 6207,503686
#define  USART_ISR_IDLE 6208,503788
#define  USART_ISR_RXNE 6209,503895
#define  USART_ISR_TC 6210,504012
#define  USART_ISR_TXE 6211,504122
#define  USART_ISR_LBDF 6212,504239
#define  USART_ISR_CTSIF 6213,504352
#define  USART_ISR_CTS 6214,504459
#define  USART_ISR_RTOF 6215,504556
#define  USART_ISR_EOBF 6216,504662
#define  USART_ISR_ABRE 6217,504768
#define  USART_ISR_ABRF 6218,504877
#define  USART_ISR_BUSY 6219,504985
#define  USART_ISR_CMF 6220,505083
#define  USART_ISR_SBKF 6221,505192
#define  USART_ISR_RWU 6222,505296
#define  USART_ISR_WUF 6223,505420
#define  USART_ISR_TEACK 6224,505536
#define  USART_ISR_REACK 6225,505657
#define  USART_ICR_PECF 6228,505861
#define  USART_ICR_FECF 6229,505973
#define  USART_ICR_NCF 6230,506086
#define  USART_ICR_ORECF 6231,506200
#define  USART_ICR_IDLECF 6232,506313
#define  USART_ICR_TCCF 6233,506431
#define  USART_ICR_LBDCF 6234,506552
#define  USART_ICR_CTSCF 6235,506671
#define  USART_ICR_RTOCF 6236,506784
#define  USART_ICR_EOBCF 6237,506901
#define  USART_ICR_CMCF 6238,507013
#define  USART_ICR_WUCF 6239,507128
#define  USART_RDR_RDR 6242,507334
#define  USART_TDR_TDR 6245,507541
#define  WWDG_CR_T 6253,508159
#define  WWDG_CR_T0 6254,508283
#define  WWDG_CR_T1 6255,508372
#define  WWDG_CR_T2 6256,508461
#define  WWDG_CR_T3 6257,508550
#define  WWDG_CR_T4 6258,508639
#define  WWDG_CR_T5 6259,508728
#define  WWDG_CR_T6 6260,508817
#define  WWDG_CR_WDGA 6262,508908
#define  WWDG_CFR_W 6265,509090
#define  WWDG_CFR_W0 6266,509206
#define  WWDG_CFR_W1 6267,509295
#define  WWDG_CFR_W2 6268,509384
#define  WWDG_CFR_W3 6269,509473
#define  WWDG_CFR_W4 6270,509562
#define  WWDG_CFR_W5 6271,509651
#define  WWDG_CFR_W6 6272,509740
#define  WWDG_CFR_WDGTB 6274,509831
#define  WWDG_CFR_WDGTB0 6275,509943
#define  WWDG_CFR_WDGTB1 6276,510032
#define  WWDG_CFR_EWI 6278,510123
#define  WWDG_SR_EWIF 6281,510313
#define IS_ADC_ALL_INSTANCE(6296,510600
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(6301,510862
#define IS_ADC_COMMON_INSTANCE(6304,511018
#define IS_CAN_ALL_INSTANCE(6308,511254
#define IS_COMP_ALL_INSTANCE(6311,511397
#define IS_COMP_DAC1SWITCH_INSTANCE(6320,511953
#define IS_COMP_WINDOWMODE_INSTANCE(6323,512106
#define IS_CRC_ALL_INSTANCE(6328,512411
#define IS_DAC_ALL_INSTANCE(6331,512554
#define IS_DAC_CHANNEL_INSTANCE(6333,512616
#define IS_DMA_ALL_INSTANCE(6339,512894
#define IS_GPIO_ALL_INSTANCE(6353,513874
#define IS_GPIO_AF_INSTANCE(6360,514286
#define IS_GPIO_LOCK_INSTANCE(6367,514698
#define IS_I2C_ALL_INSTANCE(6372,514985
#define IS_I2S_ALL_INSTANCE(6376,515197
#define IS_OPAMP_ALL_INSTANCE(6380,515409
#define IS_IWDG_ALL_INSTANCE(6386,515769
#define IS_RTC_ALL_INSTANCE(6389,515915
#define IS_SMBUS_ALL_INSTANCE(6392,516059
#define IS_SPI_ALL_INSTANCE(6396,516275
#define IS_TIM_INSTANCE(6401,516553
#define IS_TIM_CC1_INSTANCE(6414,516997
#define IS_TIM_CC2_INSTANCE(6425,517379
#define IS_TIM_CC3_INSTANCE(6434,517695
#define IS_TIM_CC4_INSTANCE(6442,517977
#define IS_TIM_CC5_INSTANCE(6450,518259
#define IS_TIM_CC6_INSTANCE(6455,518442
#define IS_TIM_CLOCK_SELECT_INSTANCE(6462,518713
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(6471,519044
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(6479,519343
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(6487,519647
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(6496,519980
#define IS_TIM_OCXREF_CLEAR_INSTANCE(6505,520309
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(6513,520600
#define IS_TIM_HALL_INTERFACE_INSTANCE(6521,520896
#define IS_TIM_XOR_INSTANCE(6526,521090
#define IS_TIM_MASTER_INSTANCE(6535,521406
#define IS_TIM_SLAVE_INSTANCE(6546,521790
#define IS_TIM_SYNCHRO_INSTANCE(6555,522107
#define IS_TIM_32B_COUNTER_INSTANCE(6566,522509
#define IS_TIM_DMABURST_INSTANCE(6570,522667
#define IS_TIM_BREAK_INSTANCE(6581,523062
#define IS_TIM_CCX_INSTANCE(6589,523367
#define IS_TIM_CCXN_INSTANCE(6635,525641
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(6656,526677
#define IS_TIM_REPETITION_COUNTER_INSTANCE(6664,526975
#define IS_TIM_CLOCK_DIVISION_INSTANCE(6672,527273
#define IS_TIM_BKIN2_INSTANCE(6683,527666
#define IS_TIM_TRGO2_INSTANCE(6688,527851
#define IS_TIM_DMA_INSTANCE(6693,528036
#define IS_TIM_DMA_CC_INSTANCE(6706,528494
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(6717,528879
#define IS_TIM_REMAP_INSTANCE(6725,529176
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(6731,529394
#define IS_TSC_ALL_INSTANCE(6736,529592
#define IS_USART_INSTANCE(6739,529735
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(6744,530013
#define IS_UART_INSTANCE(6749,530360
#define IS_UART_HALFDUPLEX_INSTANCE(6756,530811
#define IS_UART_LIN_INSTANCE(6763,531348
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(6770,531829
#define IS_UART_HWFLOW_INSTANCE(6777,532323
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(6782,532619
#define IS_UART_DRIVER_ENABLE_INSTANCE(6787,532963
#define IS_SMARTCARD_INSTANCE(6792,533280
#define IS_IRDA_INSTANCE(6797,533570
#define IS_UART_DMA_INSTANCE(6804,533984
#define IS_WWDG_ALL_INSTANCE(6807,534112
#define ADC1_IRQn 6823,534802
#define SDADC1_IRQn 6824,534843
#define USB_LP_CAN_RX0_IRQn 6825,534882
#define USB_HP_CAN_TX_IRQn 6826,534924
#define COMP1_2_IRQn 6827,534965
#define COMP2_IRQn 6828,535009
#define COMP_IRQn 6829,535053
#define COMP4_6_IRQn 6830,535097
#define TIM15_IRQn 6831,535141
#define TIM18_DAC2_IRQn 6832,535190
#define TIM17_IRQn 6833,535232
#define TIM16_IRQn 6834,535285
#define TIM6_DAC1_IRQn 6835,535333
#define TIM7_DAC2_IRQn 6836,535376
#define TIM12_IRQn 6837,535415
#define TIM14_IRQn 6838,535458
#define TIM13_IRQn 6839,535505
#define ADC1_IRQHandler 6843,535583
#define SDADC1_IRQHandler 6844,535636
#define USB_LP_CAN_RX0_IRQHandler 6845,535687
#define USB_HP_CAN_TX_IRQHandler 6846,535741
#define COMP1_2_IRQHandler 6847,535794
#define COMP2_IRQHandler 6848,535850
#define COMP_IRQHandler 6849,535906
#define COMP4_6_IRQHandler 6850,535962
#define TIM15_IRQHandler 6851,536018
#define TIM18_DAC2_IRQHandler 6852,536079
#define TIM17_IRQHandler 6853,536133
#define TIM16_IRQHandler 6854,536198
#define TIM6_DAC1_IRQHandler 6855,536258
#define TIM7_DAC2_IRQHandler 6856,536313
#define TIM12_IRQHandler 6857,536364
#define TIM14_IRQHandler 6858,536419
#define TIM13_IRQHandler 6859,536478

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f303x8.h,172720
#define __STM32F303x8_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2919
#define __Vendor_SysTickConfig 69,3025
#define __FPU_PRESENT 70,3121
  NonMaskableInt_IRQn 87,3589
  MemoryManagement_IRQn 88,3704
  BusFault_IRQn 89,3819
  UsageFault_IRQn 90,3934
  SVCall_IRQn 91,4049
  DebugMonitor_IRQn 92,4164
  PendSV_IRQn 93,4279
  SysTick_IRQn 94,4394
  WWDG_IRQn 96,4624
  PVD_IRQn 97,4739
  TAMP_STAMP_IRQn 98,4854
  RTC_WKUP_IRQn 99,4969
  FLASH_IRQn 100,5084
  RCC_IRQn 101,5199
  EXTI0_IRQn 102,5314
  EXTI1_IRQn 103,5429
  EXTI2_TSC_IRQn 104,5544
  EXTI3_IRQn 105,5659
  EXTI4_IRQn 106,5774
  DMA1_Channel1_IRQn 107,5889
  DMA1_Channel2_IRQn 108,6004
  DMA1_Channel3_IRQn 109,6119
  DMA1_Channel4_IRQn 110,6234
  DMA1_Channel5_IRQn 111,6349
  DMA1_Channel6_IRQn 112,6464
  DMA1_Channel7_IRQn 113,6579
  ADC1_2_IRQn 114,6694
  CAN_TX_IRQn 115,6809
  CAN_RX0_IRQn 116,6924
  CAN_RX1_IRQn 117,7039
  CAN_SCE_IRQn 118,7154
  EXTI9_5_IRQn 119,7269
  TIM1_BRK_TIM15_IRQn 120,7384
  TIM1_UP_TIM16_IRQn 121,7499
  TIM1_TRG_COM_TIM17_IRQn 122,7614
  TIM1_CC_IRQn 123,7729
  TIM2_IRQn 124,7844
  TIM3_IRQn 125,7959
  I2C1_EV_IRQn 126,8074
  I2C1_ER_IRQn 127,8189
  SPI1_IRQn 128,8304
  USART1_IRQn 129,8419
  USART2_IRQn 130,8534
  USART3_IRQn 131,8649
  EXTI15_10_IRQn 132,8764
  RTC_Alarm_IRQn 133,8879
  TIM6_DAC1_IRQn 134,8995
  TIM7_DAC2_IRQn 135,9090
  COMP2_IRQn 136,9205
  COMP4_6_IRQn 137,9320
  FPU_IRQn 138,9435
} IRQn_Type;139,9551
  __IO uint32_t ISR;159,9893
  __IO uint32_t IER;160,10008
  __IO uint32_t CR;161,10123
  __IO uint32_t CFGR;162,10238
  uint32_t      RESERVED0;163,10353
  __IO uint32_t SMPR1;164,10468
  __IO uint32_t SMPR2;165,10583
  uint32_t      RESERVED1;166,10698
  __IO uint32_t TR1;167,10813
  __IO uint32_t TR2;168,10928
  __IO uint32_t TR3;169,11043
  uint32_t      RESERVED2;170,11158
  __IO uint32_t SQR1;171,11273
  __IO uint32_t SQR2;172,11388
  __IO uint32_t SQR3;173,11503
  __IO uint32_t SQR4;174,11618
  __IO uint32_t DR;175,11733
  uint32_t      RESERVED3;176,11848
  uint32_t      RESERVED4;177,11963
  __IO uint32_t JSQR;178,12078
  uint32_t      RESERVED5[RESERVED5179,12193
  __IO uint32_t OFR1;180,12308
  __IO uint32_t OFR2;181,12423
  __IO uint32_t OFR3;182,12538
  __IO uint32_t OFR4;183,12653
  uint32_t      RESERVED6[RESERVED6184,12768
  __IO uint32_t JDR1;185,12883
  __IO uint32_t JDR2;186,12998
  __IO uint32_t JDR3;187,13113
  __IO uint32_t JDR4;188,13228
  uint32_t      RESERVED7[RESERVED7189,13343
  __IO uint32_t AWD2CR;190,13458
  __IO uint32_t AWD3CR;191,13573
  uint32_t      RESERVED8;192,13688
  uint32_t      RESERVED9;193,13803
  __IO uint32_t DIFSEL;194,13918
  __IO uint32_t CALFACT;195,14033
} ADC_TypeDef;197,14150
  __IO uint32_t CSR;201,14187
  uint32_t      RESERVED;202,14317
  __IO uint32_t CCR;203,14447
  __IO uint32_t CDR;204,14577
} ADC_Common_TypeDef;206,14787
  __IO uint32_t TIR;213,14888
  __IO uint32_t TDTR;214,14954
  __IO uint32_t TDLR;215,15041
  __IO uint32_t TDHR;216,15102
} CAN_TxMailBox_TypeDef;217,15164
  __IO uint32_t RIR;224,15270
  __IO uint32_t RDTR;225,15346
  __IO uint32_t RDLR;226,15446
  __IO uint32_t RDHR;227,15520
} CAN_FIFOMailBox_TypeDef;228,15595
  __IO uint32_t FR1;235,15706
  __IO uint32_t FR2;236,15763
} CAN_FilterRegister_TypeDef;237,15820
  __IO uint32_t              MCR;244,15919
  __IO uint32_t              MSR;245,16045
  __IO uint32_t              TSR;246,16171
  __IO uint32_t              RF0R;247,16297
  __IO uint32_t              RF1R;248,16423
  __IO uint32_t              IER;249,16549
  __IO uint32_t              ESR;250,16675
  __IO uint32_t              BTR;251,16801
  uint32_t                   RESERVED0[RESERVED0252,16927
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox253,17053
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox254,17179
  uint32_t                   RESERVED1[RESERVED1255,17305
  __IO uint32_t              FMR;256,17431
  __IO uint32_t              FM1R;257,17557
  uint32_t                   RESERVED2;258,17683
  __IO uint32_t              FS1R;259,17809
  uint32_t                   RESERVED3;260,17935
  __IO uint32_t              FFA1R;261,18061
  uint32_t                   RESERVED4;262,18187
  __IO uint32_t              FA1R;263,18313
  uint32_t                   RESERVED5[RESERVED5264,18439
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister265,18565
} CAN_TypeDef;266,18691
  __IO uint32_t CSR;274,18772
} COMP_TypeDef;275,18862
  __IO uint32_t DR;283,18946
  __IO uint8_t  IDR;284,19050
  uint8_t       RESERVED0;285,19154
  uint16_t      RESERVED1;286,19258
  __IO uint32_t CR;287,19362
  uint32_t      RESERVED2;288,19466
  __IO uint32_t INIT;289,19570
  __IO uint32_t POL;290,19674
} CRC_TypeDef;291,19778
  __IO uint32_t CR;299,19868
  __IO uint32_t SWTRIGR;300,19981
  __IO uint32_t DHR12R1;301,20094
  __IO uint32_t DHR12L1;302,20207
  __IO uint32_t DHR8R1;303,20320
  __IO uint32_t DHR12R2;304,20433
  __IO uint32_t DHR12L2;305,20546
  __IO uint32_t DHR8R2;306,20659
  __IO uint32_t DHR12RD;307,20772
  __IO uint32_t DHR12LD;308,20885
  __IO uint32_t DHR8RD;309,20998
  __IO uint32_t DOR1;310,21111
  __IO uint32_t DOR2;311,21224
  __IO uint32_t SR;312,21337
} DAC_TypeDef;313,21450
  __IO uint32_t IDCODE;321,21522
  __IO uint32_t CR;322,21611
  __IO uint32_t APB1FZ;323,21700
  __IO uint32_t APB2FZ;324,21789
}DBGMCU_TypeDef;DBGMCU_TypeDef325,21878
  __IO uint32_t CCR;333,21957
  __IO uint32_t CNDTR;334,22075
  __IO uint32_t CPAR;335,22193
  __IO uint32_t CMAR;336,22311
} DMA_Channel_TypeDef;337,22429
  __IO uint32_t ISR;341,22474
  __IO uint32_t IFCR;342,22592
} DMA_TypeDef;343,22710
  __IO uint32_t IMR;351,22808
  __IO uint32_t EMR;352,22925
  __IO uint32_t RTSR;353,23042
  __IO uint32_t FTSR;354,23159
  __IO uint32_t SWIER;355,23276
  __IO uint32_t PR;356,23393
  uint32_t      RESERVED1;357,23510
  uint32_t      RESERVED2;358,23627
  __IO uint32_t IMR2;359,23744
  __IO uint32_t EMR2;360,23861
  __IO uint32_t RTSR2;361,23978
  __IO uint32_t FTSR2;362,24095
  __IO uint32_t SWIER2;363,24212
  __IO uint32_t PR2;364,24329
}EXTI_TypeDef;EXTI_TypeDef365,24446
  __IO uint32_t ACR;373,24524
  __IO uint32_t KEYR;374,24628
  __IO uint32_t OPTKEYR;375,24732
  __IO uint32_t SR;376,24836
  __IO uint32_t CR;377,24940
  __IO uint32_t AR;378,25044
  uint32_t      RESERVED;379,25148
  __IO uint32_t OBR;380,25252
  __IO uint32_t WRPR;381,25356
} FLASH_TypeDef;383,25462
  __IO uint16_t RDP;390,25547
  __IO uint16_t USER;391,25653
  uint16_t RESERVED0;392,25759
  uint16_t RESERVED1;393,25865
  __IO uint16_t WRP0;394,25971
  __IO uint16_t WRP1;395,26077
  __IO uint16_t WRP2;396,26183
  __IO uint16_t WRP3;397,26289
} OB_TypeDef;398,26395
  __IO uint32_t MODER;406,26476
  __IO uint32_t OTYPER;407,26580
  __IO uint32_t OSPEEDR;408,26684
  __IO uint32_t PUPDR;409,26788
  __IO uint32_t IDR;410,26892
  __IO uint32_t ODR;411,26996
  __IO uint32_t BSRR;412,27100
  __IO uint32_t LCKR;413,27199
  __IO uint32_t AFR[AFR414,27303
  __IO uint32_t BRR;415,27407
}GPIO_TypeDef;GPIO_TypeDef416,27506
  __IO uint32_t CSR;424,27598
} OPAMP_TypeDef;425,27702
  __IO uint32_t CFGR1;433,27798
  __IO uint32_t RCR;434,27911
  __IO uint32_t EXTICR[EXTICR435,28020
  __IO uint32_t CFGR2;436,28135
  __IO uint32_t RESERVED0;437,28248
  __IO uint32_t RESERVED1;438,28359
  __IO uint32_t RESERVED2;439,28469
  __IO uint32_t RESERVED4;440,28579
  __IO uint32_t RESERVED5;441,28689
  __IO uint32_t RESERVED6;442,28798
  __IO uint32_t RESERVED7;443,28908
  __IO uint32_t RESERVED8;444,29017
  __IO uint32_t RESERVED9;445,29126
  __IO uint32_t RESERVED10;446,29236
  __IO uint32_t RESERVED11;447,29346
  __IO uint32_t RESERVED12;448,29456
  __IO uint32_t RESERVED13;449,29566
  __IO uint32_t CFGR3;450,29676
} SYSCFG_TypeDef;451,29786
  __IO uint32_t CR1;459,29886
  __IO uint32_t CR2;460,29977
  __IO uint32_t OAR1;461,30068
  __IO uint32_t OAR2;462,30159
  __IO uint32_t TIMINGR;463,30250
  __IO uint32_t TIMEOUTR;464,30341
  __IO uint32_t ISR;465,30432
  __IO uint32_t ICR;466,30523
  __IO uint32_t PECR;467,30614
  __IO uint32_t RXDR;468,30705
  __IO uint32_t TXDR;469,30796
}I2C_TypeDef;I2C_TypeDef470,30887
  __IO uint32_t KR;478,30969
  __IO uint32_t PR;479,31046
  __IO uint32_t RLR;480,31123
  __IO uint32_t SR;481,31200
  __IO uint32_t WINR;482,31277
} IWDG_TypeDef;483,31354
  __IO uint32_t CR;491,31431
  __IO uint32_t CSR;492,31518
} PWR_TypeDef;493,31605
  __IO uint32_t CR;500,31689
  __IO uint32_t CFGR;501,31808
  __IO uint32_t CIR;502,31927
  __IO uint32_t APB2RSTR;503,32046
  __IO uint32_t APB1RSTR;504,32165
  __IO uint32_t AHBENR;505,32284
  __IO uint32_t APB2ENR;506,32403
  __IO uint32_t APB1ENR;507,32522
  __IO uint32_t BDCR;508,32641
  __IO uint32_t CSR;509,32760
  __IO uint32_t AHBRSTR;510,32879
  __IO uint32_t CFGR2;511,32998
  __IO uint32_t CFGR3;512,33117
} RCC_TypeDef;513,33236
  __IO uint32_t TR;521,33314
  __IO uint32_t DR;522,33430
  __IO uint32_t CR;523,33546
  __IO uint32_t ISR;524,33662
  __IO uint32_t PRER;525,33778
  __IO uint32_t WUTR;526,33894
  uint32_t RESERVED0;527,34010
  __IO uint32_t ALRMAR;528,34126
  __IO uint32_t ALRMBR;529,34242
  __IO uint32_t WPR;530,34358
  __IO uint32_t SSR;531,34474
  __IO uint32_t SHIFTR;532,34590
  __IO uint32_t TSTR;533,34706
  __IO uint32_t TSDR;534,34822
  __IO uint32_t TSSSR;535,34938
  __IO uint32_t CALR;536,35054
  __IO uint32_t TAFCR;537,35170
  __IO uint32_t ALRMASSR;538,35286
  __IO uint32_t ALRMBSSR;539,35402
  uint32_t RESERVED7;540,35518
  __IO uint32_t BKP0R;541,35634
  __IO uint32_t BKP1R;542,35750
  __IO uint32_t BKP2R;543,35866
  __IO uint32_t BKP3R;544,35982
  __IO uint32_t BKP4R;545,36098
} RTC_TypeDef;546,36214
  __IO uint32_t CR1;555,36306
  __IO uint32_t CR2;556,36415
  __IO uint32_t SR;557,36524
  __IO uint32_t DR;558,36633
  __IO uint32_t CRCPR;559,36742
  __IO uint32_t RXCRCR;560,36851
  __IO uint32_t TXCRCR;561,36960
} SPI_TypeDef;562,37069
  __IO uint32_t CR1;569,37133
  __IO uint32_t CR2;570,37229
  __IO uint32_t SMCR;571,37325
  __IO uint32_t DIER;572,37421
  __IO uint32_t SR;573,37517
  __IO uint32_t EGR;574,37613
  __IO uint32_t CCMR1;575,37709
  __IO uint32_t CCMR2;576,37805
  __IO uint32_t CCER;577,37901
  __IO uint32_t CNT;578,37997
  __IO uint32_t PSC;579,38093
  __IO uint32_t ARR;580,38189
  __IO uint32_t RCR;581,38285
  __IO uint32_t CCR1;582,38381
  __IO uint32_t CCR2;583,38477
  __IO uint32_t CCR3;584,38573
  __IO uint32_t CCR4;585,38669
  __IO uint32_t BDTR;586,38765
  __IO uint32_t DCR;587,38861
  __IO uint32_t DMAR;588,38957
  __IO uint32_t OR;589,39053
  __IO uint32_t CCMR3;590,39149
  __IO uint32_t CCR5;591,39245
  __IO uint32_t CCR6;592,39341
} TIM_TypeDef;593,39437
  __IO uint32_t CR;600,39528
  __IO uint32_t IER;601,39647
  __IO uint32_t ICR;602,39766
  __IO uint32_t ISR;603,39885
  __IO uint32_t IOHCR;604,40004
  uint32_t      RESERVED1;605,40123
  __IO uint32_t IOASCR;606,40242
  uint32_t      RESERVED2;607,40361
  __IO uint32_t IOSCR;608,40480
  uint32_t      RESERVED3;609,40599
  __IO uint32_t IOCCR;610,40718
  uint32_t      RESERVED4;611,40837
  __IO uint32_t IOGCSR;612,40956
  __IO uint32_t IOGXCR[IOGXCR613,41075
} TSC_TypeDef;614,41197
  __IO uint32_t CR1;622,41315
  __IO uint32_t CR2;623,41411
  __IO uint32_t CR3;624,41507
  __IO uint32_t BRR;625,41603
  __IO uint32_t GTPR;626,41699
  __IO uint32_t RTOR;627,41795
  __IO uint32_t RQR;628,41891
  __IO uint32_t ISR;629,41987
  __IO uint32_t ICR;630,42083
  __IO uint16_t RDR;631,42179
  uint16_t  RESERVED1;632,42275
  __IO uint16_t TDR;633,42371
  uint16_t  RESERVED2;634,42467
} USART_TypeDef;635,42563
  __IO uint32_t CR;642,42641
  __IO uint32_t CFR;643,42722
  __IO uint32_t SR;644,42803
} WWDG_TypeDef;645,42884
#define FLASH_BASE 651,42958
#define CCMDATARAM_BASE 652,43059
#define SRAM_BASE 653,43192
#define PERIPH_BASE 654,43292
#define SRAM_BB_BASE 655,43398
#define PERIPH_BB_BASE 656,43501
#define APB1PERIPH_BASE 660,43645
#define APB2PERIPH_BASE 661,43688
#define AHB1PERIPH_BASE 662,43746
#define AHB2PERIPH_BASE 663,43804
#define AHB3PERIPH_BASE 664,43862
#define TIM2_BASE 667,43948
#define TIM3_BASE 668,44010
#define TIM6_BASE 669,44072
#define TIM7_BASE 670,44134
#define RTC_BASE 671,44196
#define WWDG_BASE 672,44258
#define IWDG_BASE 673,44320
#define USART2_BASE 674,44382
#define USART3_BASE 675,44444
#define I2C1_BASE 676,44506
#define CAN_BASE 677,44568
#define PWR_BASE 678,44630
#define DAC1_BASE 679,44692
#define DAC2_BASE 680,44754
#define DAC_BASE 681,44816
#define SYSCFG_BASE 684,44886
#define COMP2_BASE 685,44948
#define COMP4_BASE 686,45010
#define COMP6_BASE 687,45072
#define COMP_BASE 688,45134
#define OPAMP2_BASE 689,45176
#define OPAMP_BASE 690,45238
#define EXTI_BASE 691,45281
#define TIM1_BASE 692,45343
#define SPI1_BASE 693,45405
#define USART1_BASE 694,45467
#define TIM15_BASE 695,45529
#define TIM16_BASE 696,45591
#define TIM17_BASE 697,45653
#define DMA1_BASE 700,45743
#define DMA1_Channel1_BASE 701,45805
#define DMA1_Channel2_BASE 702,45867
#define DMA1_Channel3_BASE 703,45929
#define DMA1_Channel4_BASE 704,45991
#define DMA1_Channel5_BASE 705,46053
#define DMA1_Channel6_BASE 706,46115
#define DMA1_Channel7_BASE 707,46177
#define RCC_BASE 708,46239
#define FLASH_R_BASE 709,46301
#define OB_BASE 710,46400
#define CRC_BASE 711,46498
#define TSC_BASE 712,46560
#define GPIOA_BASE 715,46650
#define GPIOB_BASE 716,46712
#define GPIOC_BASE 717,46774
#define GPIOD_BASE 718,46836
#define GPIOF_BASE 719,46898
#define ADC1_BASE 722,46988
#define ADC2_BASE 723,47050
#define ADC1_2_COMMON_BASE 724,47112
#define DBGMCU_BASE 726,47176
#define TIM2 734,47345
#define TIM3 735,47402
#define TIM6 736,47459
#define TIM7 737,47516
#define RTC 738,47573
#define WWDG 739,47629
#define IWDG 740,47687
#define USART2 741,47745
#define USART3 742,47806
#define I2C1 743,47867
#define CAN 744,47924
#define PWR 745,47980
#define DAC 746,48036
#define DAC1 747,48092
#define DAC2 748,48149
#define COMP 749,48206
#define COMP2 750,48264
#define COMP4 751,48323
#define COMP6 752,48382
#define OPAMP 753,48441
#define OPAMP2 754,48501
#define SYSCFG 755,48562
#define EXTI 756,48624
#define TIM1 757,48682
#define SPI1 758,48739
#define USART1 759,48796
#define TIM15 760,48857
#define TIM16 761,48915
#define TIM17 762,48973
#define DBGMCU 763,49031
#define DMA1 764,49093
#define DMA1_Channel1 765,49150
#define DMA1_Channel2 766,49224
#define DMA1_Channel3 767,49298
#define DMA1_Channel4 768,49372
#define DMA1_Channel5 769,49446
#define DMA1_Channel6 770,49520
#define DMA1_Channel7 771,49594
#define RCC 772,49668
#define FLASH 773,49724
#define OB 774,49786
#define CRC 775,49840
#define TSC 776,49896
#define GPIOA 777,49952
#define GPIOB 778,50011
#define GPIOC 779,50070
#define GPIOD 780,50129
#define GPIOF 781,50188
#define ADC1 782,50247
#define ADC2 783,50304
#define ADC1_2_COMMON 784,50361
#define ADC_ISR_ADRD 809,51324
#define ADC_ISR_EOSMP 810,51410
#define ADC_ISR_EOC 811,51497
#define ADC_ISR_EOS 812,51594
#define ADC_ISR_OVR 813,51704
#define ADC_ISR_JEOC 814,51783
#define ADC_ISR_JEOS 815,51881
#define ADC_ISR_AWD1 816,51992
#define ADC_ISR_AWD2 817,52081
#define ADC_ISR_AWD3 818,52170
#define ADC_ISR_JQOVF 819,52259
#define ADC_IER_RDY 822,52447
#define ADC_IER_EOSMP 823,52544
#define ADC_IER_EOC 824,52643
#define ADC_IER_EOS 825,52752
#define ADC_IER_OVR 826,52874
#define ADC_IER_JEOC 827,52965
#define ADC_IER_JEOS 828,53075
#define ADC_IER_AWD1 829,53198
#define ADC_IER_AWD2 830,53299
#define ADC_IER_AWD3 831,53400
#define ADC_IER_JQOVF 832,53501
#define ADC_CR_ADEN 835,53700
#define ADC_CR_ADDIS 836,53780
#define ADC_CR_ADSTART 837,53861
#define ADC_CR_JADSTART 838,53954
#define ADC_CR_ADSTP 839,54048
#define ADC_CR_JADSTP 840,54140
#define ADC_CR_ADVREGEN 841,54233
#define ADC_CR_ADVREGEN_0 842,54323
#define ADC_CR_ADVREGEN_1 843,54403
#define ADC_CR_ADCALDIF 844,54483
#define ADC_CR_ADCAL 845,54582
#define ADC_CFGR_DMAEN 848,54745
#define ADC_CFGR_DMACFG 849,54819
#define ADC_CFGR_RES 851,54902
#define ADC_CFGR_RES_0 852,54981
#define ADC_CFGR_RES_1 853,55054
#define ADC_CFGR_ALIGN 855,55129
#define ADC_CFGR_EXTSEL 857,55210
#define ADC_CFGR_EXTSEL_0 858,55317
#define ADC_CFGR_EXTSEL_1 859,55392
#define ADC_CFGR_EXTSEL_2 860,55467
#define ADC_CFGR_EXTSEL_3 861,55542
#define ADC_CFGR_EXTEN 863,55619
#define ADC_CFGR_EXTEN_0 864,55750
#define ADC_CFGR_EXTEN_1 865,55825
#define ADC_CFGR_OVRMOD 867,55902
#define ADC_CFGR_CONT 868,55978
#define ADC_CFGR_AUTDLY 869,56098
#define ADC_CFGR_AUTOFF 870,56184
#define ADC_CFGR_DISCEN 871,56262
#define ADC_CFGR_DISCNUM 873,56367
#define ADC_CFGR_DISCNUM_0 874,56463
#define ADC_CFGR_DISCNUM_1 875,56540
#define ADC_CFGR_DISCNUM_2 876,56617
#define ADC_CFGR_JDISCEN 878,56696
#define ADC_CFGR_JQM 879,56798
#define ADC_CFGR_AWD1SGL 880,56877
#define ADC_CFGR_AWD1EN 881,56997
#define ADC_CFGR_JAWD1EN 882,57105
#define ADC_CFGR_JAUTO 883,57214
#define ADC_CFGR_AWD1CH 885,57315
#define ADC_CFGR_AWD1CH_0 886,57414
#define ADC_CFGR_AWD1CH_1 887,57490
#define ADC_CFGR_AWD1CH_2 888,57567
#define ADC_CFGR_AWD1CH_3 889,57644
#define ADC_CFGR_AWD1CH_4 890,57721
#define ADC_SMPR1_SMP0 893,57885
#define ADC_SMPR1_SMP0_0 894,57983
#define ADC_SMPR1_SMP0_1 895,58057
#define ADC_SMPR1_SMP0_2 896,58131
#define ADC_SMPR1_SMP1 898,58207
#define ADC_SMPR1_SMP1_0 899,58305
#define ADC_SMPR1_SMP1_1 900,58379
#define ADC_SMPR1_SMP1_2 901,58453
#define ADC_SMPR1_SMP2 903,58529
#define ADC_SMPR1_SMP2_0 904,58627
#define ADC_SMPR1_SMP2_1 905,58701
#define ADC_SMPR1_SMP2_2 906,58775
#define ADC_SMPR1_SMP3 908,58851
#define ADC_SMPR1_SMP3_0 909,58949
#define ADC_SMPR1_SMP3_1 910,59023
#define ADC_SMPR1_SMP3_2 911,59097
#define ADC_SMPR1_SMP4 913,59173
#define ADC_SMPR1_SMP4_0 914,59271
#define ADC_SMPR1_SMP4_1 915,59345
#define ADC_SMPR1_SMP4_2 916,59419
#define ADC_SMPR1_SMP5 918,59495
#define ADC_SMPR1_SMP5_0 919,59593
#define ADC_SMPR1_SMP5_1 920,59667
#define ADC_SMPR1_SMP5_2 921,59741
#define ADC_SMPR1_SMP6 923,59817
#define ADC_SMPR1_SMP6_0 924,59915
#define ADC_SMPR1_SMP6_1 925,59989
#define ADC_SMPR1_SMP6_2 926,60063
#define ADC_SMPR1_SMP7 928,60139
#define ADC_SMPR1_SMP7_0 929,60237
#define ADC_SMPR1_SMP7_1 930,60311
#define ADC_SMPR1_SMP7_2 931,60385
#define ADC_SMPR1_SMP8 933,60461
#define ADC_SMPR1_SMP8_0 934,60559
#define ADC_SMPR1_SMP8_1 935,60633
#define ADC_SMPR1_SMP8_2 936,60707
#define ADC_SMPR1_SMP9 938,60783
#define ADC_SMPR1_SMP9_0 939,60881
#define ADC_SMPR1_SMP9_1 940,60955
#define ADC_SMPR1_SMP9_2 941,61029
#define ADC_SMPR2_SMP10 944,61190
#define ADC_SMPR2_SMP10_0 945,61290
#define ADC_SMPR2_SMP10_1 946,61366
#define ADC_SMPR2_SMP10_2 947,61442
#define ADC_SMPR2_SMP11 949,61520
#define ADC_SMPR2_SMP11_0 950,61620
#define ADC_SMPR2_SMP11_1 951,61696
#define ADC_SMPR2_SMP11_2 952,61772
#define ADC_SMPR2_SMP12 954,61850
#define ADC_SMPR2_SMP12_0 955,61950
#define ADC_SMPR2_SMP12_1 956,62026
#define ADC_SMPR2_SMP12_2 957,62102
#define ADC_SMPR2_SMP13 959,62180
#define ADC_SMPR2_SMP13_0 960,62280
#define ADC_SMPR2_SMP13_1 961,62356
#define ADC_SMPR2_SMP13_2 962,62432
#define ADC_SMPR2_SMP14 964,62510
#define ADC_SMPR2_SMP14_0 965,62610
#define ADC_SMPR2_SMP14_1 966,62686
#define ADC_SMPR2_SMP14_2 967,62762
#define ADC_SMPR2_SMP15 969,62840
#define ADC_SMPR2_SMP15_0 970,62940
#define ADC_SMPR2_SMP15_1 971,63016
#define ADC_SMPR2_SMP15_2 972,63092
#define ADC_SMPR2_SMP16 974,63170
#define ADC_SMPR2_SMP16_0 975,63270
#define ADC_SMPR2_SMP16_1 976,63346
#define ADC_SMPR2_SMP16_2 977,63422
#define ADC_SMPR2_SMP17 979,63500
#define ADC_SMPR2_SMP17_0 980,63600
#define ADC_SMPR2_SMP17_1 981,63676
#define ADC_SMPR2_SMP17_2 982,63752
#define ADC_SMPR2_SMP18 984,63830
#define ADC_SMPR2_SMP18_0 985,63930
#define ADC_SMPR2_SMP18_1 986,64006
#define ADC_SMPR2_SMP18_2 987,64082
#define ADC_TR1_LT1 990,64243
#define ADC_TR1_LT1_0 991,64341
#define ADC_TR1_LT1_1 992,64415
#define ADC_TR1_LT1_2 993,64489
#define ADC_TR1_LT1_3 994,64563
#define ADC_TR1_LT1_4 995,64637
#define ADC_TR1_LT1_5 996,64711
#define ADC_TR1_LT1_6 997,64785
#define ADC_TR1_LT1_7 998,64859
#define ADC_TR1_LT1_8 999,64933
#define ADC_TR1_LT1_9 1000,65007
#define ADC_TR1_LT1_10 1001,65081
#define ADC_TR1_LT1_11 1002,65156
#define ADC_TR1_HT1 1004,65233
#define ADC_TR1_HT1_0 1005,65332
#define ADC_TR1_HT1_1 1006,65406
#define ADC_TR1_HT1_2 1007,65480
#define ADC_TR1_HT1_3 1008,65554
#define ADC_TR1_HT1_4 1009,65628
#define ADC_TR1_HT1_5 1010,65702
#define ADC_TR1_HT1_6 1011,65776
#define ADC_TR1_HT1_7 1012,65850
#define ADC_TR1_HT1_8 1013,65924
#define ADC_TR1_HT1_9 1014,65998
#define ADC_TR1_HT1_10 1015,66072
#define ADC_TR1_HT1_11 1016,66147
#define ADC_TR2_LT2 1019,66307
#define ADC_TR2_LT2_0 1020,66405
#define ADC_TR2_LT2_1 1021,66479
#define ADC_TR2_LT2_2 1022,66553
#define ADC_TR2_LT2_3 1023,66627
#define ADC_TR2_LT2_4 1024,66701
#define ADC_TR2_LT2_5 1025,66775
#define ADC_TR2_LT2_6 1026,66849
#define ADC_TR2_LT2_7 1027,66923
#define ADC_TR2_HT2 1029,66999
#define ADC_TR2_HT2_0 1030,67098
#define ADC_TR2_HT2_1 1031,67172
#define ADC_TR2_HT2_2 1032,67246
#define ADC_TR2_HT2_3 1033,67320
#define ADC_TR2_HT2_4 1034,67394
#define ADC_TR2_HT2_5 1035,67468
#define ADC_TR2_HT2_6 1036,67542
#define ADC_TR2_HT2_7 1037,67616
#define ADC_TR3_LT3 1040,67775
#define ADC_TR3_LT3_0 1041,67873
#define ADC_TR3_LT3_1 1042,67947
#define ADC_TR3_LT3_2 1043,68021
#define ADC_TR3_LT3_3 1044,68095
#define ADC_TR3_LT3_4 1045,68169
#define ADC_TR3_LT3_5 1046,68243
#define ADC_TR3_LT3_6 1047,68317
#define ADC_TR3_LT3_7 1048,68391
#define ADC_TR3_HT3 1050,68467
#define ADC_TR3_HT3_0 1051,68566
#define ADC_TR3_HT3_1 1052,68640
#define ADC_TR3_HT3_2 1053,68714
#define ADC_TR3_HT3_3 1054,68788
#define ADC_TR3_HT3_4 1055,68862
#define ADC_TR3_HT3_5 1056,68936
#define ADC_TR3_HT3_6 1057,69010
#define ADC_TR3_HT3_7 1058,69084
#define ADC_SQR1_L 1061,69244
#define ADC_SQR1_L_0 1062,69340
#define ADC_SQR1_L_1 1063,69412
#define ADC_SQR1_L_2 1064,69484
#define ADC_SQR1_L_3 1065,69556
#define ADC_SQR1_SQ1 1067,69630
#define ADC_SQR1_SQ1_0 1068,69729
#define ADC_SQR1_SQ1_1 1069,69803
#define ADC_SQR1_SQ1_2 1070,69877
#define ADC_SQR1_SQ1_3 1071,69951
#define ADC_SQR1_SQ1_4 1072,70025
#define ADC_SQR1_SQ2 1074,70101
#define ADC_SQR1_SQ2_0 1075,70200
#define ADC_SQR1_SQ2_1 1076,70274
#define ADC_SQR1_SQ2_2 1077,70348
#define ADC_SQR1_SQ2_3 1078,70422
#define ADC_SQR1_SQ2_4 1079,70496
#define ADC_SQR1_SQ3 1081,70572
#define ADC_SQR1_SQ3_0 1082,70671
#define ADC_SQR1_SQ3_1 1083,70745
#define ADC_SQR1_SQ3_2 1084,70819
#define ADC_SQR1_SQ3_3 1085,70893
#define ADC_SQR1_SQ3_4 1086,70967
#define ADC_SQR1_SQ4 1088,71043
#define ADC_SQR1_SQ4_0 1089,71142
#define ADC_SQR1_SQ4_1 1090,71216
#define ADC_SQR1_SQ4_2 1091,71290
#define ADC_SQR1_SQ4_3 1092,71364
#define ADC_SQR1_SQ4_4 1093,71438
#define ADC_SQR2_SQ5 1096,71598
#define ADC_SQR2_SQ5_0 1097,71697
#define ADC_SQR2_SQ5_1 1098,71771
#define ADC_SQR2_SQ5_2 1099,71845
#define ADC_SQR2_SQ5_3 1100,71919
#define ADC_SQR2_SQ5_4 1101,71993
#define ADC_SQR2_SQ6 1103,72069
#define ADC_SQR2_SQ6_0 1104,72168
#define ADC_SQR2_SQ6_1 1105,72242
#define ADC_SQR2_SQ6_2 1106,72316
#define ADC_SQR2_SQ6_3 1107,72390
#define ADC_SQR2_SQ6_4 1108,72464
#define ADC_SQR2_SQ7 1110,72540
#define ADC_SQR2_SQ7_0 1111,72639
#define ADC_SQR2_SQ7_1 1112,72713
#define ADC_SQR2_SQ7_2 1113,72787
#define ADC_SQR2_SQ7_3 1114,72861
#define ADC_SQR2_SQ7_4 1115,72935
#define ADC_SQR2_SQ8 1117,73011
#define ADC_SQR2_SQ8_0 1118,73110
#define ADC_SQR2_SQ8_1 1119,73184
#define ADC_SQR2_SQ8_2 1120,73258
#define ADC_SQR2_SQ8_3 1121,73332
#define ADC_SQR2_SQ8_4 1122,73406
#define ADC_SQR2_SQ9 1124,73482
#define ADC_SQR2_SQ9_0 1125,73581
#define ADC_SQR2_SQ9_1 1126,73655
#define ADC_SQR2_SQ9_2 1127,73729
#define ADC_SQR2_SQ9_3 1128,73803
#define ADC_SQR2_SQ9_4 1129,73877
#define ADC_SQR3_SQ10 1132,74037
#define ADC_SQR3_SQ10_0 1133,74137
#define ADC_SQR3_SQ10_1 1134,74212
#define ADC_SQR3_SQ10_2 1135,74287
#define ADC_SQR3_SQ10_3 1136,74362
#define ADC_SQR3_SQ10_4 1137,74437
#define ADC_SQR3_SQ11 1139,74514
#define ADC_SQR3_SQ11_0 1140,74614
#define ADC_SQR3_SQ11_1 1141,74689
#define ADC_SQR3_SQ11_2 1142,74764
#define ADC_SQR3_SQ11_3 1143,74839
#define ADC_SQR3_SQ11_4 1144,74914
#define ADC_SQR3_SQ12 1146,74991
#define ADC_SQR3_SQ12_0 1147,75091
#define ADC_SQR3_SQ12_1 1148,75166
#define ADC_SQR3_SQ12_2 1149,75241
#define ADC_SQR3_SQ12_3 1150,75316
#define ADC_SQR3_SQ12_4 1151,75391
#define ADC_SQR3_SQ13 1153,75468
#define ADC_SQR3_SQ13_0 1154,75568
#define ADC_SQR3_SQ13_1 1155,75643
#define ADC_SQR3_SQ13_2 1156,75718
#define ADC_SQR3_SQ13_3 1157,75793
#define ADC_SQR3_SQ13_4 1158,75868
#define ADC_SQR3_SQ14 1160,75945
#define ADC_SQR3_SQ14_0 1161,76045
#define ADC_SQR3_SQ14_1 1162,76120
#define ADC_SQR3_SQ14_2 1163,76195
#define ADC_SQR3_SQ14_3 1164,76270
#define ADC_SQR3_SQ14_4 1165,76345
#define ADC_SQR4_SQ15 1168,76506
#define ADC_SQR4_SQ15_0 1169,76606
#define ADC_SQR4_SQ15_1 1170,76681
#define ADC_SQR4_SQ15_2 1171,76756
#define ADC_SQR4_SQ15_3 1172,76831
#define ADC_SQR4_SQ15_4 1173,76906
#define ADC_SQR4_SQ16 1175,76984
#define ADC_SQR4_SQ16_0 1176,77084
#define ADC_SQR4_SQ16_1 1177,77159
#define ADC_SQR4_SQ16_2 1178,77234
#define ADC_SQR4_SQ16_3 1179,77309
#define ADC_SQR4_SQ16_4 1180,77384
#define ADC_DR_RDATA 1182,77541
#define ADC_DR_RDATA_0 1183,77628
#define ADC_DR_RDATA_1 1184,77704
#define ADC_DR_RDATA_2 1185,77780
#define ADC_DR_RDATA_3 1186,77856
#define ADC_DR_RDATA_4 1187,77932
#define ADC_DR_RDATA_5 1188,78008
#define ADC_DR_RDATA_6 1189,78084
#define ADC_DR_RDATA_7 1190,78160
#define ADC_DR_RDATA_8 1191,78236
#define ADC_DR_RDATA_9 1192,78312
#define ADC_DR_RDATA_10 1193,78388
#define ADC_DR_RDATA_11 1194,78465
#define ADC_DR_RDATA_12 1195,78542
#define ADC_DR_RDATA_13 1196,78619
#define ADC_DR_RDATA_14 1197,78696
#define ADC_DR_RDATA_15 1198,78773
#define ADC_JSQR_JL 1201,78936
#define ADC_JSQR_JL_0 1202,79033
#define ADC_JSQR_JL_1 1203,79106
#define ADC_JSQR_JEXTSEL 1205,79181
#define ADC_JSQR_JEXTSEL_0 1206,79291
#define ADC_JSQR_JEXTSEL_1 1207,79369
#define ADC_JSQR_JEXTSEL_2 1208,79447
#define ADC_JSQR_JEXTSEL_3 1209,79525
#define ADC_JSQR_JEXTEN 1211,79605
#define ADC_JSQR_JEXTEN_0 1212,79738
#define ADC_JSQR_JEXTEN_1 1213,79815
#define ADC_JSQR_JSQ1 1215,79894
#define ADC_JSQR_JSQ1_0 1216,79994
#define ADC_JSQR_JSQ1_1 1217,80069
#define ADC_JSQR_JSQ1_2 1218,80144
#define ADC_JSQR_JSQ1_3 1219,80219
#define ADC_JSQR_JSQ1_4 1220,80294
#define ADC_JSQR_JSQ2 1222,80371
#define ADC_JSQR_JSQ2_0 1223,80471
#define ADC_JSQR_JSQ2_1 1224,80546
#define ADC_JSQR_JSQ2_2 1225,80621
#define ADC_JSQR_JSQ2_3 1226,80696
#define ADC_JSQR_JSQ2_4 1227,80771
#define ADC_JSQR_JSQ3 1229,80848
#define ADC_JSQR_JSQ3_0 1230,80948
#define ADC_JSQR_JSQ3_1 1231,81023
#define ADC_JSQR_JSQ3_2 1232,81098
#define ADC_JSQR_JSQ3_3 1233,81173
#define ADC_JSQR_JSQ3_4 1234,81248
#define ADC_JSQR_JSQ4 1236,81325
#define ADC_JSQR_JSQ4_0 1237,81425
#define ADC_JSQR_JSQ4_1 1238,81500
#define ADC_JSQR_JSQ4_2 1239,81575
#define ADC_JSQR_JSQ4_3 1240,81650
#define ADC_JSQR_JSQ4_4 1241,81725
#define ADC_OFR1_OFFSET1 1244,81886
#define ADC_OFR1_OFFSET1_0 1245,82013
#define ADC_OFR1_OFFSET1_1 1246,82091
#define ADC_OFR1_OFFSET1_2 1247,82169
#define ADC_OFR1_OFFSET1_3 1248,82247
#define ADC_OFR1_OFFSET1_4 1249,82325
#define ADC_OFR1_OFFSET1_5 1250,82403
#define ADC_OFR1_OFFSET1_6 1251,82481
#define ADC_OFR1_OFFSET1_7 1252,82559
#define ADC_OFR1_OFFSET1_8 1253,82637
#define ADC_OFR1_OFFSET1_9 1254,82715
#define ADC_OFR1_OFFSET1_10 1255,82793
#define ADC_OFR1_OFFSET1_11 1256,82872
#define ADC_OFR1_OFFSET1_CH 1258,82953
#define ADC_OFR1_OFFSET1_CH_0 1259,83061
#define ADC_OFR1_OFFSET1_CH_1 1260,83145
#define ADC_OFR1_OFFSET1_CH_2 1261,83229
#define ADC_OFR1_OFFSET1_CH_3 1262,83313
#define ADC_OFR1_OFFSET1_CH_4 1263,83397
#define ADC_OFR1_OFFSET1_EN 1265,83483
#define ADC_OFR2_OFFSET2 1268,83649
#define ADC_OFR2_OFFSET2_0 1269,83776
#define ADC_OFR2_OFFSET2_1 1270,83854
#define ADC_OFR2_OFFSET2_2 1271,83932
#define ADC_OFR2_OFFSET2_3 1272,84010
#define ADC_OFR2_OFFSET2_4 1273,84088
#define ADC_OFR2_OFFSET2_5 1274,84166
#define ADC_OFR2_OFFSET2_6 1275,84244
#define ADC_OFR2_OFFSET2_7 1276,84322
#define ADC_OFR2_OFFSET2_8 1277,84400
#define ADC_OFR2_OFFSET2_9 1278,84478
#define ADC_OFR2_OFFSET2_10 1279,84556
#define ADC_OFR2_OFFSET2_11 1280,84635
#define ADC_OFR2_OFFSET2_CH 1282,84716
#define ADC_OFR2_OFFSET2_CH_0 1283,84824
#define ADC_OFR2_OFFSET2_CH_1 1284,84908
#define ADC_OFR2_OFFSET2_CH_2 1285,84992
#define ADC_OFR2_OFFSET2_CH_3 1286,85076
#define ADC_OFR2_OFFSET2_CH_4 1287,85160
#define ADC_OFR2_OFFSET2_EN 1289,85246
#define ADC_OFR3_OFFSET3 1292,85412
#define ADC_OFR3_OFFSET3_0 1293,85539
#define ADC_OFR3_OFFSET3_1 1294,85617
#define ADC_OFR3_OFFSET3_2 1295,85695
#define ADC_OFR3_OFFSET3_3 1296,85773
#define ADC_OFR3_OFFSET3_4 1297,85851
#define ADC_OFR3_OFFSET3_5 1298,85929
#define ADC_OFR3_OFFSET3_6 1299,86007
#define ADC_OFR3_OFFSET3_7 1300,86085
#define ADC_OFR3_OFFSET3_8 1301,86163
#define ADC_OFR3_OFFSET3_9 1302,86241
#define ADC_OFR3_OFFSET3_10 1303,86319
#define ADC_OFR3_OFFSET3_11 1304,86398
#define ADC_OFR3_OFFSET3_CH 1306,86479
#define ADC_OFR3_OFFSET3_CH_0 1307,86587
#define ADC_OFR3_OFFSET3_CH_1 1308,86671
#define ADC_OFR3_OFFSET3_CH_2 1309,86755
#define ADC_OFR3_OFFSET3_CH_3 1310,86839
#define ADC_OFR3_OFFSET3_CH_4 1311,86923
#define ADC_OFR3_OFFSET3_EN 1313,87009
#define ADC_OFR4_OFFSET4 1316,87175
#define ADC_OFR4_OFFSET4_0 1317,87302
#define ADC_OFR4_OFFSET4_1 1318,87380
#define ADC_OFR4_OFFSET4_2 1319,87458
#define ADC_OFR4_OFFSET4_3 1320,87536
#define ADC_OFR4_OFFSET4_4 1321,87614
#define ADC_OFR4_OFFSET4_5 1322,87692
#define ADC_OFR4_OFFSET4_6 1323,87770
#define ADC_OFR4_OFFSET4_7 1324,87848
#define ADC_OFR4_OFFSET4_8 1325,87926
#define ADC_OFR4_OFFSET4_9 1326,88004
#define ADC_OFR4_OFFSET4_10 1327,88082
#define ADC_OFR4_OFFSET4_11 1328,88161
#define ADC_OFR4_OFFSET4_CH 1330,88242
#define ADC_OFR4_OFFSET4_CH_0 1331,88350
#define ADC_OFR4_OFFSET4_CH_1 1332,88434
#define ADC_OFR4_OFFSET4_CH_2 1333,88518
#define ADC_OFR4_OFFSET4_CH_3 1334,88602
#define ADC_OFR4_OFFSET4_CH_4 1335,88686
#define ADC_OFR4_OFFSET4_EN 1337,88772
#define ADC_JDR1_JDATA 1340,88938
#define ADC_JDR1_JDATA_0 1341,89016
#define ADC_JDR1_JDATA_1 1342,89092
#define ADC_JDR1_JDATA_2 1343,89168
#define ADC_JDR1_JDATA_3 1344,89244
#define ADC_JDR1_JDATA_4 1345,89320
#define ADC_JDR1_JDATA_5 1346,89396
#define ADC_JDR1_JDATA_6 1347,89472
#define ADC_JDR1_JDATA_7 1348,89548
#define ADC_JDR1_JDATA_8 1349,89624
#define ADC_JDR1_JDATA_9 1350,89700
#define ADC_JDR1_JDATA_10 1351,89776
#define ADC_JDR1_JDATA_11 1352,89853
#define ADC_JDR1_JDATA_12 1353,89930
#define ADC_JDR1_JDATA_13 1354,90007
#define ADC_JDR1_JDATA_14 1355,90084
#define ADC_JDR1_JDATA_15 1356,90161
#define ADC_JDR2_JDATA 1359,90324
#define ADC_JDR2_JDATA_0 1360,90402
#define ADC_JDR2_JDATA_1 1361,90478
#define ADC_JDR2_JDATA_2 1362,90554
#define ADC_JDR2_JDATA_3 1363,90630
#define ADC_JDR2_JDATA_4 1364,90706
#define ADC_JDR2_JDATA_5 1365,90782
#define ADC_JDR2_JDATA_6 1366,90858
#define ADC_JDR2_JDATA_7 1367,90934
#define ADC_JDR2_JDATA_8 1368,91010
#define ADC_JDR2_JDATA_9 1369,91086
#define ADC_JDR2_JDATA_10 1370,91162
#define ADC_JDR2_JDATA_11 1371,91239
#define ADC_JDR2_JDATA_12 1372,91316
#define ADC_JDR2_JDATA_13 1373,91393
#define ADC_JDR2_JDATA_14 1374,91470
#define ADC_JDR2_JDATA_15 1375,91547
#define ADC_JDR3_JDATA 1378,91710
#define ADC_JDR3_JDATA_0 1379,91788
#define ADC_JDR3_JDATA_1 1380,91864
#define ADC_JDR3_JDATA_2 1381,91940
#define ADC_JDR3_JDATA_3 1382,92016
#define ADC_JDR3_JDATA_4 1383,92092
#define ADC_JDR3_JDATA_5 1384,92168
#define ADC_JDR3_JDATA_6 1385,92244
#define ADC_JDR3_JDATA_7 1386,92320
#define ADC_JDR3_JDATA_8 1387,92396
#define ADC_JDR3_JDATA_9 1388,92472
#define ADC_JDR3_JDATA_10 1389,92548
#define ADC_JDR3_JDATA_11 1390,92625
#define ADC_JDR3_JDATA_12 1391,92702
#define ADC_JDR3_JDATA_13 1392,92779
#define ADC_JDR3_JDATA_14 1393,92856
#define ADC_JDR3_JDATA_15 1394,92933
#define ADC_JDR4_JDATA 1397,93096
#define ADC_JDR4_JDATA_0 1398,93174
#define ADC_JDR4_JDATA_1 1399,93250
#define ADC_JDR4_JDATA_2 1400,93326
#define ADC_JDR4_JDATA_3 1401,93402
#define ADC_JDR4_JDATA_4 1402,93478
#define ADC_JDR4_JDATA_5 1403,93554
#define ADC_JDR4_JDATA_6 1404,93630
#define ADC_JDR4_JDATA_7 1405,93706
#define ADC_JDR4_JDATA_8 1406,93782
#define ADC_JDR4_JDATA_9 1407,93858
#define ADC_JDR4_JDATA_10 1408,93934
#define ADC_JDR4_JDATA_11 1409,94011
#define ADC_JDR4_JDATA_12 1410,94088
#define ADC_JDR4_JDATA_13 1411,94165
#define ADC_JDR4_JDATA_14 1412,94242
#define ADC_JDR4_JDATA_15 1413,94319
#define ADC_AWD2CR_AWD2CH 1416,94484
#define ADC_AWD2CR_AWD2CH_0 1417,94585
#define ADC_AWD2CR_AWD2CH_1 1418,94663
#define ADC_AWD2CR_AWD2CH_2 1419,94741
#define ADC_AWD2CR_AWD2CH_3 1420,94819
#define ADC_AWD2CR_AWD2CH_4 1421,94897
#define ADC_AWD2CR_AWD2CH_5 1422,94975
#define ADC_AWD2CR_AWD2CH_6 1423,95053
#define ADC_AWD2CR_AWD2CH_7 1424,95131
#define ADC_AWD2CR_AWD2CH_8 1425,95209
#define ADC_AWD2CR_AWD2CH_9 1426,95287
#define ADC_AWD2CR_AWD2CH_10 1427,95365
#define ADC_AWD2CR_AWD2CH_11 1428,95444
#define ADC_AWD2CR_AWD2CH_12 1429,95523
#define ADC_AWD2CR_AWD2CH_13 1430,95602
#define ADC_AWD2CR_AWD2CH_14 1431,95681
#define ADC_AWD2CR_AWD2CH_15 1432,95760
#define ADC_AWD2CR_AWD2CH_16 1433,95839
#define ADC_AWD2CR_AWD2CH_17 1434,95918
#define ADC_AWD3CR_AWD3CH 1437,96085
#define ADC_AWD3CR_AWD3CH_0 1438,96186
#define ADC_AWD3CR_AWD3CH_1 1439,96264
#define ADC_AWD3CR_AWD3CH_2 1440,96342
#define ADC_AWD3CR_AWD3CH_3 1441,96420
#define ADC_AWD3CR_AWD3CH_4 1442,96498
#define ADC_AWD3CR_AWD3CH_5 1443,96576
#define ADC_AWD3CR_AWD3CH_6 1444,96654
#define ADC_AWD3CR_AWD3CH_7 1445,96732
#define ADC_AWD3CR_AWD3CH_8 1446,96810
#define ADC_AWD3CR_AWD3CH_9 1447,96888
#define ADC_AWD3CR_AWD3CH_10 1448,96966
#define ADC_AWD3CR_AWD3CH_11 1449,97045
#define ADC_AWD3CR_AWD3CH_12 1450,97124
#define ADC_AWD3CR_AWD3CH_13 1451,97203
#define ADC_AWD3CR_AWD3CH_14 1452,97282
#define ADC_AWD3CR_AWD3CH_15 1453,97361
#define ADC_AWD3CR_AWD3CH_16 1454,97440
#define ADC_AWD3CR_AWD3CH_17 1455,97519
#define ADC_DIFSEL_DIFSEL 1458,97686
#define ADC_DIFSEL_DIFSEL_0 1459,97791
#define ADC_DIFSEL_DIFSEL_1 1460,97869
#define ADC_DIFSEL_DIFSEL_2 1461,97947
#define ADC_DIFSEL_DIFSEL_3 1462,98025
#define ADC_DIFSEL_DIFSEL_4 1463,98103
#define ADC_DIFSEL_DIFSEL_5 1464,98181
#define ADC_DIFSEL_DIFSEL_6 1465,98259
#define ADC_DIFSEL_DIFSEL_7 1466,98337
#define ADC_DIFSEL_DIFSEL_8 1467,98415
#define ADC_DIFSEL_DIFSEL_9 1468,98493
#define ADC_DIFSEL_DIFSEL_10 1469,98571
#define ADC_DIFSEL_DIFSEL_11 1470,98650
#define ADC_DIFSEL_DIFSEL_12 1471,98729
#define ADC_DIFSEL_DIFSEL_13 1472,98808
#define ADC_DIFSEL_DIFSEL_14 1473,98887
#define ADC_DIFSEL_DIFSEL_15 1474,98966
#define ADC_DIFSEL_DIFSEL_16 1475,99045
#define ADC_DIFSEL_DIFSEL_17 1476,99124
#define ADC_CALFACT_CALFACT_S 1479,99292
#define ADC_CALFACT_CALFACT_S_0 1480,99401
#define ADC_CALFACT_CALFACT_S_1 1481,99485
#define ADC_CALFACT_CALFACT_S_2 1482,99569
#define ADC_CALFACT_CALFACT_S_3 1483,99653
#define ADC_CALFACT_CALFACT_S_4 1484,99737
#define ADC_CALFACT_CALFACT_S_5 1485,99821
#define ADC_CALFACT_CALFACT_S_6 1486,99905
#define ADC_CALFACT_CALFACT_D 1487,99989
#define ADC_CALFACT_CALFACT_D_0 1488,100098
#define ADC_CALFACT_CALFACT_D_1 1489,100182
#define ADC_CALFACT_CALFACT_D_2 1490,100266
#define ADC_CALFACT_CALFACT_D_3 1491,100350
#define ADC_CALFACT_CALFACT_D_4 1492,100434
#define ADC_CALFACT_CALFACT_D_5 1493,100518
#define ADC_CALFACT_CALFACT_D_6 1494,100602
#define ADC12_CSR_ADRDY_MST 1498,100855
#define ADC12_CSR_ADRDY_EOSMP_MST 1499,100940
#define ADC12_CSR_ADRDY_EOC_MST 1500,101053
#define ADC12_CSR_ADRDY_EOS_MST 1501,101165
#define ADC12_CSR_ADRDY_OVR_MST 1502,101280
#define ADC12_CSR_ADRDY_JEOC_MST 1503,101379
#define ADC12_CSR_ADRDY_JEOS_MST 1504,101492
#define ADC12_CSR_AWD1_MST 1505,101608
#define ADC12_CSR_AWD2_MST 1506,101717
#define ADC12_CSR_AWD3_MST 1507,101826
#define ADC12_CSR_JQOVF_MST 1508,101935
#define ADC12_CSR_ADRDY_SLV 1509,102058
#define ADC12_CSR_ADRDY_EOSMP_SLV 1510,102142
#define ADC12_CSR_ADRDY_EOC_SLV 1511,102254
#define ADC12_CSR_ADRDY_EOS_SLV 1512,102365
#define ADC12_CSR_ADRDY_OVR_SLV 1513,102479
#define ADC12_CSR_ADRDY_JEOC_SLV 1514,102577
#define ADC12_CSR_ADRDY_JEOS_SLV 1515,102689
#define ADC12_CSR_AWD1_SLV 1516,102804
#define ADC12_CSR_AWD2_SLV 1517,102912
#define ADC12_CSR_AWD3_SLV 1518,103020
#define ADC12_CSR_JQOVF_SLV 1519,103128
#define ADC12_CCR_MULTI 1522,103335
#define ADC12_CCR_MULTI_0 1523,103428
#define ADC12_CCR_MULTI_1 1524,103508
#define ADC12_CCR_MULTI_2 1525,103588
#define ADC12_CCR_MULTI_3 1526,103668
#define ADC12_CCR_MULTI_4 1527,103748
#define ADC12_CCR_DELAY 1528,103828
#define ADC12_CCR_DELAY_0 1529,103928
#define ADC12_CCR_DELAY_1 1530,104008
#define ADC12_CCR_DELAY_2 1531,104088
#define ADC12_CCR_DELAY_3 1532,104168
#define ADC12_CCR_DMACFG 1533,104248
#define ADC12_CCR_MDMA 1534,104353
#define ADC12_CCR_MDMA_0 1535,104449
#define ADC12_CCR_MDMA_1 1536,104528
#define ADC12_CCR_CKMODE 1537,104607
#define ADC12_CCR_CKMODE_0 1538,104690
#define ADC12_CCR_CKMODE_1 1539,104771
#define ADC12_CCR_VREFEN 1540,104852
#define ADC12_CCR_TSEN 1541,104935
#define ADC12_CCR_VBATEN 1542,105029
#define ADC12_CDR_RDATA_MST 1545,105194
#define ADC12_CDR_RDATA_MST_0 1546,105293
#define ADC12_CDR_RDATA_MST_1 1547,105377
#define ADC12_CDR_RDATA_MST_2 1548,105461
#define ADC12_CDR_RDATA_MST_3 1549,105545
#define ADC12_CDR_RDATA_MST_4 1550,105629
#define ADC12_CDR_RDATA_MST_5 1551,105713
#define ADC12_CDR_RDATA_MST_6 1552,105797
#define ADC12_CDR_RDATA_MST_7 1553,105881
#define ADC12_CDR_RDATA_MST_8 1554,105965
#define ADC12_CDR_RDATA_MST_9 1555,106049
#define ADC12_CDR_RDATA_MST_10 1556,106133
#define ADC12_CDR_RDATA_MST_11 1557,106218
#define ADC12_CDR_RDATA_MST_12 1558,106303
#define ADC12_CDR_RDATA_MST_13 1559,106388
#define ADC12_CDR_RDATA_MST_14 1560,106473
#define ADC12_CDR_RDATA_MST_15 1561,106558
#define ADC12_CDR_RDATA_SLV 1563,106645
#define ADC12_CDR_RDATA_SLV_0 1564,106744
#define ADC12_CDR_RDATA_SLV_1 1565,106828
#define ADC12_CDR_RDATA_SLV_2 1566,106912
#define ADC12_CDR_RDATA_SLV_3 1567,106996
#define ADC12_CDR_RDATA_SLV_4 1568,107080
#define ADC12_CDR_RDATA_SLV_5 1569,107164
#define ADC12_CDR_RDATA_SLV_6 1570,107248
#define ADC12_CDR_RDATA_SLV_7 1571,107332
#define ADC12_CDR_RDATA_SLV_8 1572,107416
#define ADC12_CDR_RDATA_SLV_9 1573,107500
#define ADC12_CDR_RDATA_SLV_10 1574,107584
#define ADC12_CDR_RDATA_SLV_11 1575,107669
#define ADC12_CDR_RDATA_SLV_12 1576,107754
#define ADC12_CDR_RDATA_SLV_13 1577,107839
#define ADC12_CDR_RDATA_SLV_14 1578,107924
#define ADC12_CDR_RDATA_SLV_15 1579,108009
#define COMP2_CSR_COMP2EN 1588,108590
#define COMP2_CSR_COMP2INSEL 1589,108675
#define COMP2_CSR_COMP2INSEL_0 1590,108776
#define COMP2_CSR_COMP2INSEL_1 1591,108883
#define COMP2_CSR_COMP2INSEL_2 1592,108990
#define COMP2_CSR_COMP2INSEL_3 1593,109097
#define COMP2_CSR_COMP2OUTSEL 1594,109204
#define COMP2_CSR_COMP2OUTSEL_0 1595,109296
#define COMP2_CSR_COMP2OUTSEL_1 1596,109394
#define COMP2_CSR_COMP2OUTSEL_2 1597,109492
#define COMP2_CSR_COMP2OUTSEL_3 1598,109590
#define COMP2_CSR_COMP2POL 1599,109688
#define COMP2_CSR_COMP2BLANKING 1600,109782
#define COMP2_CSR_COMP2BLANKING_0 1601,109869
#define COMP2_CSR_COMP2BLANKING_1 1602,109962
#define COMP2_CSR_COMP2BLANKING_2 1603,110055
#define COMP2_CSR_COMP2OUT 1604,110148
#define COMP2_CSR_COMP2LOCK 1605,110239
#define COMP4_CSR_COMP4EN 1608,110406
#define COMP4_CSR_COMP4INSEL 1609,110491
#define COMP4_CSR_COMP4INSEL_0 1610,110592
#define COMP4_CSR_COMP4INSEL_1 1611,110699
#define COMP4_CSR_COMP4INSEL_2 1612,110806
#define COMP4_CSR_COMP4INSEL_3 1613,110913
#define COMP4_CSR_COMP4OUTSEL 1614,111020
#define COMP4_CSR_COMP4OUTSEL_0 1615,111112
#define COMP4_CSR_COMP4OUTSEL_1 1616,111210
#define COMP4_CSR_COMP4OUTSEL_2 1617,111308
#define COMP4_CSR_COMP4OUTSEL_3 1618,111406
#define COMP4_CSR_COMP4POL 1619,111504
#define COMP4_CSR_COMP4BLANKING 1620,111598
#define COMP4_CSR_COMP4BLANKING_0 1621,111685
#define COMP4_CSR_COMP4BLANKING_1 1622,111778
#define COMP4_CSR_COMP4BLANKING_2 1623,111871
#define COMP4_CSR_COMP4OUT 1624,111964
#define COMP4_CSR_COMP4LOCK 1625,112055
#define COMP6_CSR_COMP6EN 1628,112222
#define COMP6_CSR_COMP6INSEL 1629,112307
#define COMP6_CSR_COMP6INSEL_0 1630,112408
#define COMP6_CSR_COMP6INSEL_1 1631,112515
#define COMP6_CSR_COMP6INSEL_2 1632,112622
#define COMP6_CSR_COMP6INSEL_3 1633,112729
#define COMP6_CSR_COMP6OUTSEL 1634,112836
#define COMP6_CSR_COMP6OUTSEL_0 1635,112928
#define COMP6_CSR_COMP6OUTSEL_1 1636,113026
#define COMP6_CSR_COMP6OUTSEL_2 1637,113124
#define COMP6_CSR_COMP6OUTSEL_3 1638,113222
#define COMP6_CSR_COMP6POL 1639,113320
#define COMP6_CSR_COMP6BLANKING 1640,113414
#define COMP6_CSR_COMP6BLANKING_0 1641,113501
#define COMP6_CSR_COMP6BLANKING_1 1642,113594
#define COMP6_CSR_COMP6BLANKING_2 1643,113687
#define COMP6_CSR_COMP6OUT 1644,113780
#define COMP6_CSR_COMP6LOCK 1645,113871
#define COMP_CSR_COMPxEN 1648,114038
#define COMP_CSR_COMPxINSEL 1649,114122
#define COMP_CSR_COMPxINSEL_0 1650,114222
#define COMP_CSR_COMPxINSEL_1 1651,114328
#define COMP_CSR_COMPxINSEL_2 1652,114434
#define COMP_CSR_COMPxINSEL_3 1653,114540
#define COMP_CSR_COMPxOUTSEL 1654,114646
#define COMP_CSR_COMPxOUTSEL_0 1655,114737
#define COMP_CSR_COMPxOUTSEL_1 1656,114834
#define COMP_CSR_COMPxOUTSEL_2 1657,114931
#define COMP_CSR_COMPxOUTSEL_3 1658,115028
#define COMP_CSR_COMPxPOL 1659,115125
#define COMP_CSR_COMPxBLANKING 1660,115218
#define COMP_CSR_COMPxBLANKING_0 1661,115304
#define COMP_CSR_COMPxBLANKING_1 1662,115396
#define COMP_CSR_COMPxBLANKING_2 1663,115488
#define COMP_CSR_COMPxOUT 1664,115580
#define COMP_CSR_COMPxLOCK 1665,115670
#define OPAMP2_CSR_OPAMP2EN 1673,116246
#define OPAMP2_CSR_FORCEVP 1674,116334
#define OPAMP2_CSR_VPSEL 1675,116472
#define OPAMP2_CSR_VPSEL_0 1676,116576
#define OPAMP2_CSR_VPSEL_1 1677,116656
#define OPAMP2_CSR_VMSEL 1678,116736
#define OPAMP2_CSR_VMSEL_0 1679,116836
#define OPAMP2_CSR_VMSEL_1 1680,116916
#define OPAMP2_CSR_TCMEN 1681,116996
#define OPAMP2_CSR_VMSSEL 1682,117103
#define OPAMP2_CSR_VPSSEL 1683,117213
#define OPAMP2_CSR_VPSSEL_0 1684,117327
#define OPAMP2_CSR_VPSSEL_1 1685,117407
#define OPAMP2_CSR_CALON 1686,117487
#define OPAMP2_CSR_CALSEL 1687,117585
#define OPAMP2_CSR_CALSEL_0 1688,117681
#define OPAMP2_CSR_CALSEL_1 1689,117761
#define OPAMP2_CSR_PGGAIN 1690,117841
#define OPAMP2_CSR_PGGAIN_0 1691,117932
#define OPAMP2_CSR_PGGAIN_1 1692,118012
#define OPAMP2_CSR_PGGAIN_2 1693,118092
#define OPAMP2_CSR_PGGAIN_3 1694,118172
#define OPAMP2_CSR_USERTRIM 1695,118252
#define OPAMP2_CSR_TRIMOFFSETP 1696,118347
#define OPAMP2_CSR_TRIMOFFSETN 1697,118450
#define OPAMP2_CSR_TSTREF 1698,118553
#define OPAMP2_CSR_OUTCAL 1699,118683
#define OPAMP2_CSR_LOCK 1700,118781
#define OPAMP_CSR_OPAMPxEN 1703,118950
#define OPAMP_CSR_FORCEVP 1704,119036
#define OPAMP_CSR_VPSEL 1705,119173
#define OPAMP_CSR_VPSEL_0 1706,119276
#define OPAMP_CSR_VPSEL_1 1707,119355
#define OPAMP_CSR_VMSEL 1708,119434
#define OPAMP_CSR_VMSEL_0 1709,119533
#define OPAMP_CSR_VMSEL_1 1710,119612
#define OPAMP_CSR_TCMEN 1711,119691
#define OPAMP_CSR_VMSSEL 1712,119797
#define OPAMP_CSR_VPSSEL 1713,119906
#define OPAMP_CSR_VPSSEL_0 1714,120019
#define OPAMP_CSR_VPSSEL_1 1715,120098
#define OPAMP_CSR_CALON 1716,120177
#define OPAMP_CSR_CALSEL 1717,120274
#define OPAMP_CSR_CALSEL_0 1718,120369
#define OPAMP_CSR_CALSEL_1 1719,120448
#define OPAMP_CSR_PGGAIN 1720,120527
#define OPAMP_CSR_PGGAIN_0 1721,120617
#define OPAMP_CSR_PGGAIN_1 1722,120696
#define OPAMP_CSR_PGGAIN_2 1723,120775
#define OPAMP_CSR_PGGAIN_3 1724,120854
#define OPAMP_CSR_USERTRIM 1725,120933
#define OPAMP_CSR_TRIMOFFSETP 1726,121027
#define OPAMP_CSR_TRIMOFFSETN 1727,121129
#define OPAMP_CSR_TSTREF 1728,121231
#define OPAMP_CSR_OUTCAL 1729,121360
#define OPAMP_CSR_LOCK 1730,121457
#define  CAN_MCR_INRQ 1738,122035
#define  CAN_MCR_SLEEP 1739,122141
#define  CAN_MCR_TXFP 1740,122243
#define  CAN_MCR_RFLM 1741,122349
#define  CAN_MCR_NART 1742,122457
#define  CAN_MCR_AWUM 1743,122568
#define  CAN_MCR_ABOM 1744,122673
#define  CAN_MCR_TTCM 1745,122785
#define  CAN_MCR_RESET 1746,122902
#define  CAN_MSR_INAK 1749,123097
#define  CAN_MSR_SLAK 1750,123207
#define  CAN_MSR_ERRI 1751,123308
#define  CAN_MSR_WKUI 1752,123407
#define  CAN_MSR_SLAKI 1753,123507
#define  CAN_MSR_TXM 1754,123618
#define  CAN_MSR_RXM 1755,123715
#define  CAN_MSR_SAMP 1756,123811
#define  CAN_MSR_RX 1757,123912
#define  CAN_TSR_RQCP0 1760,124093
#define  CAN_TSR_TXOK0 1761,124203
#define  CAN_TSR_ALST0 1762,124314
#define  CAN_TSR_TERR0 1763,124427
#define  CAN_TSR_ABRQ0 1764,124541
#define  CAN_TSR_RQCP1 1765,124651
#define  CAN_TSR_TXOK1 1766,124761
#define  CAN_TSR_ALST1 1767,124872
#define  CAN_TSR_TERR1 1768,124985
#define  CAN_TSR_ABRQ1 1769,125099
#define  CAN_TSR_RQCP2 1770,125210
#define  CAN_TSR_TXOK2 1771,125320
#define  CAN_TSR_ALST2 1772,125432
#define  CAN_TSR_TERR2 1773,125546
#define  CAN_TSR_ABRQ2 1774,125661
#define  CAN_TSR_CODE 1775,125772
#define  CAN_TSR_TME 1777,125870
#define  CAN_TSR_TME0 1778,125967
#define  CAN_TSR_TME1 1779,126075
#define  CAN_TSR_TME2 1780,126183
#define  CAN_TSR_LOW 1782,126293
#define  CAN_TSR_LOW0 1783,126390
#define  CAN_TSR_LOW1 1784,126508
#define  CAN_TSR_LOW2 1785,126626
#define  CAN_RF0R_FMP0 1788,126828
#define  CAN_RF0R_FULL0 1789,126934
#define  CAN_RF0R_FOVR0 1790,127029
#define  CAN_RF0R_RFOM0 1791,127127
#define  CAN_RF1R_FMP1 1794,127324
#define  CAN_RF1R_FULL1 1795,127430
#define  CAN_RF1R_FOVR1 1796,127525
#define  CAN_RF1R_RFOM1 1797,127623
#define  CAN_IER_TMEIE 1800,127820
#define  CAN_IER_FMPIE0 1801,127943
#define  CAN_IER_FFIE0 1802,128064
#define  CAN_IER_FOVIE0 1803,128174
#define  CAN_IER_FMPIE1 1804,128287
#define  CAN_IER_FFIE1 1805,128408
#define  CAN_IER_FOVIE1 1806,128518
#define  CAN_IER_EWGIE 1807,128631
#define  CAN_IER_EPVIE 1808,128745
#define  CAN_IER_BOFIE 1809,128859
#define  CAN_IER_LECIE 1810,128967
#define  CAN_IER_ERRIE 1811,129083
#define  CAN_IER_WKUIE 1812,129189
#define  CAN_IER_SLKIE 1813,129296
#define  CAN_ESR_EWGF 1816,129486
#define  CAN_ESR_EPVF 1817,129588
#define  CAN_ESR_BOFF 1818,129690
#define  CAN_ESR_LEC 1820,129788
#define  CAN_ESR_LEC_0 1821,129903
#define  CAN_ESR_LEC_1 1822,129992
#define  CAN_ESR_LEC_2 1823,130081
#define  CAN_ESR_TEC 1825,130172
#define  CAN_ESR_REC 1826,130314
#define  CAN_BTR_BRP 1829,130503
#define  CAN_BTR_TS1 1830,130606
#define  CAN_BTR_TS1_0 1831,130704
#define  CAN_BTR_TS1_1 1832,130810
#define  CAN_BTR_TS1_2 1833,130916
#define  CAN_BTR_TS1_3 1834,131022
#define  CAN_BTR_TS2 1835,131128
#define  CAN_BTR_TS2_0 1836,131226
#define  CAN_BTR_TS2_1 1837,131332
#define  CAN_BTR_TS2_2 1838,131438
#define  CAN_BTR_SJW 1839,131544
#define  CAN_BTR_SJW_0 1840,131656
#define  CAN_BTR_SJW_1 1841,131776
#define  CAN_BTR_LBKM 1842,131896
#define  CAN_BTR_SILM 1843,132002
#define  CAN_TI0R_TXRQ 1847,132207
#define  CAN_TI0R_RTR 1848,132315
#define  CAN_TI0R_IDE 1849,132426
#define  CAN_TI0R_EXID 1850,132530
#define  CAN_TI0R_STID 1851,132633
#define  CAN_TDT0R_DLC 1854,132843
#define  CAN_TDT0R_TGT 1855,132943
#define  CAN_TDT0R_TIME 1856,133047
#define  CAN_TDL0R_DATA0 1859,133233
#define  CAN_TDL0R_DATA1 1860,133328
#define  CAN_TDL0R_DATA2 1861,133423
#define  CAN_TDL0R_DATA3 1862,133518
#define  CAN_TDH0R_DATA4 1865,133697
#define  CAN_TDH0R_DATA5 1866,133792
#define  CAN_TDH0R_DATA6 1867,133887
#define  CAN_TDH0R_DATA7 1868,133982
#define  CAN_TI1R_TXRQ 1871,134161
#define  CAN_TI1R_RTR 1872,134269
#define  CAN_TI1R_IDE 1873,134380
#define  CAN_TI1R_EXID 1874,134484
#define  CAN_TI1R_STID 1875,134587
#define  CAN_TDT1R_DLC 1878,134797
#define  CAN_TDT1R_TGT 1879,134897
#define  CAN_TDT1R_TIME 1880,135001
#define  CAN_TDL1R_DATA0 1883,135187
#define  CAN_TDL1R_DATA1 1884,135282
#define  CAN_TDL1R_DATA2 1885,135377
#define  CAN_TDL1R_DATA3 1886,135472
#define  CAN_TDH1R_DATA4 1889,135651
#define  CAN_TDH1R_DATA5 1890,135746
#define  CAN_TDH1R_DATA6 1891,135841
#define  CAN_TDH1R_DATA7 1892,135936
#define  CAN_TI2R_TXRQ 1895,136115
#define  CAN_TI2R_RTR 1896,136223
#define  CAN_TI2R_IDE 1897,136334
#define  CAN_TI2R_EXID 1898,136438
#define  CAN_TI2R_STID 1899,136541
#define  CAN_TDT2R_DLC 1902,136751
#define  CAN_TDT2R_TGT 1903,136851
#define  CAN_TDT2R_TIME 1904,136955
#define  CAN_TDL2R_DATA0 1907,137141
#define  CAN_TDL2R_DATA1 1908,137236
#define  CAN_TDL2R_DATA2 1909,137331
#define  CAN_TDL2R_DATA3 1910,137426
#define  CAN_TDH2R_DATA4 1913,137605
#define  CAN_TDH2R_DATA5 1914,137700
#define  CAN_TDH2R_DATA6 1915,137795
#define  CAN_TDH2R_DATA7 1916,137890
#define  CAN_RI0R_RTR 1919,138069
#define  CAN_RI0R_IDE 1920,138180
#define  CAN_RI0R_EXID 1921,138284
#define  CAN_RI0R_STID 1922,138387
#define  CAN_RDT0R_DLC 1925,138597
#define  CAN_RDT0R_FMI 1926,138697
#define  CAN_RDT0R_TIME 1927,138799
#define  CAN_RDL0R_DATA0 1930,138985
#define  CAN_RDL0R_DATA1 1931,139080
#define  CAN_RDL0R_DATA2 1932,139175
#define  CAN_RDL0R_DATA3 1933,139270
#define  CAN_RDH0R_DATA4 1936,139449
#define  CAN_RDH0R_DATA5 1937,139544
#define  CAN_RDH0R_DATA6 1938,139639
#define  CAN_RDH0R_DATA7 1939,139734
#define  CAN_RI1R_RTR 1942,139913
#define  CAN_RI1R_IDE 1943,140024
#define  CAN_RI1R_EXID 1944,140128
#define  CAN_RI1R_STID 1945,140231
#define  CAN_RDT1R_DLC 1948,140441
#define  CAN_RDT1R_FMI 1949,140541
#define  CAN_RDT1R_TIME 1950,140643
#define  CAN_RDL1R_DATA0 1953,140829
#define  CAN_RDL1R_DATA1 1954,140924
#define  CAN_RDL1R_DATA2 1955,141019
#define  CAN_RDL1R_DATA3 1956,141114
#define  CAN_RDH1R_DATA4 1959,141293
#define  CAN_RDH1R_DATA5 1960,141388
#define  CAN_RDH1R_DATA6 1961,141483
#define  CAN_RDH1R_DATA7 1962,141578
#define  CAN_FMR_FINIT 1966,141786
#define  CAN_FM1R_FBM 1969,141970
#define  CAN_FM1R_FBM0 1970,142065
#define  CAN_FM1R_FBM1 1971,142171
#define  CAN_FM1R_FBM2 1972,142277
#define  CAN_FM1R_FBM3 1973,142383
#define  CAN_FM1R_FBM4 1974,142489
#define  CAN_FM1R_FBM5 1975,142595
#define  CAN_FM1R_FBM6 1976,142701
#define  CAN_FM1R_FBM7 1977,142807
#define  CAN_FM1R_FBM8 1978,142913
#define  CAN_FM1R_FBM9 1979,143019
#define  CAN_FM1R_FBM10 1980,143125
#define  CAN_FM1R_FBM11 1981,143232
#define  CAN_FM1R_FBM12 1982,143339
#define  CAN_FM1R_FBM13 1983,143446
#define  CAN_FS1R_FSC 1986,143637
#define  CAN_FS1R_FSC0 1987,143747
#define  CAN_FS1R_FSC1 1988,143863
#define  CAN_FS1R_FSC2 1989,143979
#define  CAN_FS1R_FSC3 1990,144095
#define  CAN_FS1R_FSC4 1991,144211
#define  CAN_FS1R_FSC5 1992,144327
#define  CAN_FS1R_FSC6 1993,144443
#define  CAN_FS1R_FSC7 1994,144559
#define  CAN_FS1R_FSC8 1995,144675
#define  CAN_FS1R_FSC9 1996,144791
#define  CAN_FS1R_FSC10 1997,144907
#define  CAN_FS1R_FSC11 1998,145024
#define  CAN_FS1R_FSC12 1999,145141
#define  CAN_FS1R_FSC13 2000,145258
#define  CAN_FFA1R_FFA 2003,145459
#define  CAN_FFA1R_FFA0 2004,145565
#define  CAN_FFA1R_FFA1 2005,145684
#define  CAN_FFA1R_FFA2 2006,145803
#define  CAN_FFA1R_FFA3 2007,145922
#define  CAN_FFA1R_FFA4 2008,146041
#define  CAN_FFA1R_FFA5 2009,146160
#define  CAN_FFA1R_FFA6 2010,146279
#define  CAN_FFA1R_FFA7 2011,146398
#define  CAN_FFA1R_FFA8 2012,146517
#define  CAN_FFA1R_FFA9 2013,146636
#define  CAN_FFA1R_FFA10 2014,146755
#define  CAN_FFA1R_FFA11 2015,146875
#define  CAN_FFA1R_FFA12 2016,146995
#define  CAN_FFA1R_FFA13 2017,147115
#define  CAN_FA1R_FACT 2020,147319
#define  CAN_FA1R_FACT0 2021,147416
#define  CAN_FA1R_FACT1 2022,147515
#define  CAN_FA1R_FACT2 2023,147614
#define  CAN_FA1R_FACT3 2024,147713
#define  CAN_FA1R_FACT4 2025,147812
#define  CAN_FA1R_FACT5 2026,147911
#define  CAN_FA1R_FACT6 2027,148010
#define  CAN_FA1R_FACT7 2028,148109
#define  CAN_FA1R_FACT8 2029,148208
#define  CAN_FA1R_FACT9 2030,148307
#define  CAN_FA1R_FACT10 2031,148406
#define  CAN_FA1R_FACT11 2032,148506
#define  CAN_FA1R_FACT12 2033,148606
#define  CAN_FA1R_FACT13 2034,148706
#define  CAN_F0R1_FB0 2037,148890
#define  CAN_F0R1_FB1 2038,148986
#define  CAN_F0R1_FB2 2039,149082
#define  CAN_F0R1_FB3 2040,149178
#define  CAN_F0R1_FB4 2041,149274
#define  CAN_F0R1_FB5 2042,149370
#define  CAN_F0R1_FB6 2043,149466
#define  CAN_F0R1_FB7 2044,149562
#define  CAN_F0R1_FB8 2045,149658
#define  CAN_F0R1_FB9 2046,149754
#define  CAN_F0R1_FB10 2047,149850
#define  CAN_F0R1_FB11 2048,149947
#define  CAN_F0R1_FB12 2049,150044
#define  CAN_F0R1_FB13 2050,150141
#define  CAN_F0R1_FB14 2051,150238
#define  CAN_F0R1_FB15 2052,150335
#define  CAN_F0R1_FB16 2053,150432
#define  CAN_F0R1_FB17 2054,150529
#define  CAN_F0R1_FB18 2055,150626
#define  CAN_F0R1_FB19 2056,150723
#define  CAN_F0R1_FB20 2057,150820
#define  CAN_F0R1_FB21 2058,150917
#define  CAN_F0R1_FB22 2059,151014
#define  CAN_F0R1_FB23 2060,151111
#define  CAN_F0R1_FB24 2061,151208
#define  CAN_F0R1_FB25 2062,151305
#define  CAN_F0R1_FB26 2063,151402
#define  CAN_F0R1_FB27 2064,151499
#define  CAN_F0R1_FB28 2065,151596
#define  CAN_F0R1_FB29 2066,151693
#define  CAN_F0R1_FB30 2067,151790
#define  CAN_F0R1_FB31 2068,151887
#define  CAN_F1R1_FB0 2071,152068
#define  CAN_F1R1_FB1 2072,152164
#define  CAN_F1R1_FB2 2073,152260
#define  CAN_F1R1_FB3 2074,152356
#define  CAN_F1R1_FB4 2075,152452
#define  CAN_F1R1_FB5 2076,152548
#define  CAN_F1R1_FB6 2077,152644
#define  CAN_F1R1_FB7 2078,152740
#define  CAN_F1R1_FB8 2079,152836
#define  CAN_F1R1_FB9 2080,152932
#define  CAN_F1R1_FB10 2081,153028
#define  CAN_F1R1_FB11 2082,153125
#define  CAN_F1R1_FB12 2083,153222
#define  CAN_F1R1_FB13 2084,153319
#define  CAN_F1R1_FB14 2085,153416
#define  CAN_F1R1_FB15 2086,153513
#define  CAN_F1R1_FB16 2087,153610
#define  CAN_F1R1_FB17 2088,153707
#define  CAN_F1R1_FB18 2089,153804
#define  CAN_F1R1_FB19 2090,153901
#define  CAN_F1R1_FB20 2091,153998
#define  CAN_F1R1_FB21 2092,154095
#define  CAN_F1R1_FB22 2093,154192
#define  CAN_F1R1_FB23 2094,154289
#define  CAN_F1R1_FB24 2095,154386
#define  CAN_F1R1_FB25 2096,154483
#define  CAN_F1R1_FB26 2097,154580
#define  CAN_F1R1_FB27 2098,154677
#define  CAN_F1R1_FB28 2099,154774
#define  CAN_F1R1_FB29 2100,154871
#define  CAN_F1R1_FB30 2101,154968
#define  CAN_F1R1_FB31 2102,155065
#define  CAN_F2R1_FB0 2105,155246
#define  CAN_F2R1_FB1 2106,155342
#define  CAN_F2R1_FB2 2107,155438
#define  CAN_F2R1_FB3 2108,155534
#define  CAN_F2R1_FB4 2109,155630
#define  CAN_F2R1_FB5 2110,155726
#define  CAN_F2R1_FB6 2111,155822
#define  CAN_F2R1_FB7 2112,155918
#define  CAN_F2R1_FB8 2113,156014
#define  CAN_F2R1_FB9 2114,156110
#define  CAN_F2R1_FB10 2115,156206
#define  CAN_F2R1_FB11 2116,156303
#define  CAN_F2R1_FB12 2117,156400
#define  CAN_F2R1_FB13 2118,156497
#define  CAN_F2R1_FB14 2119,156594
#define  CAN_F2R1_FB15 2120,156691
#define  CAN_F2R1_FB16 2121,156788
#define  CAN_F2R1_FB17 2122,156885
#define  CAN_F2R1_FB18 2123,156982
#define  CAN_F2R1_FB19 2124,157079
#define  CAN_F2R1_FB20 2125,157176
#define  CAN_F2R1_FB21 2126,157273
#define  CAN_F2R1_FB22 2127,157370
#define  CAN_F2R1_FB23 2128,157467
#define  CAN_F2R1_FB24 2129,157564
#define  CAN_F2R1_FB25 2130,157661
#define  CAN_F2R1_FB26 2131,157758
#define  CAN_F2R1_FB27 2132,157855
#define  CAN_F2R1_FB28 2133,157952
#define  CAN_F2R1_FB29 2134,158049
#define  CAN_F2R1_FB30 2135,158146
#define  CAN_F2R1_FB31 2136,158243
#define  CAN_F3R1_FB0 2139,158424
#define  CAN_F3R1_FB1 2140,158520
#define  CAN_F3R1_FB2 2141,158616
#define  CAN_F3R1_FB3 2142,158712
#define  CAN_F3R1_FB4 2143,158808
#define  CAN_F3R1_FB5 2144,158904
#define  CAN_F3R1_FB6 2145,159000
#define  CAN_F3R1_FB7 2146,159096
#define  CAN_F3R1_FB8 2147,159192
#define  CAN_F3R1_FB9 2148,159288
#define  CAN_F3R1_FB10 2149,159384
#define  CAN_F3R1_FB11 2150,159481
#define  CAN_F3R1_FB12 2151,159578
#define  CAN_F3R1_FB13 2152,159675
#define  CAN_F3R1_FB14 2153,159772
#define  CAN_F3R1_FB15 2154,159869
#define  CAN_F3R1_FB16 2155,159966
#define  CAN_F3R1_FB17 2156,160063
#define  CAN_F3R1_FB18 2157,160160
#define  CAN_F3R1_FB19 2158,160257
#define  CAN_F3R1_FB20 2159,160354
#define  CAN_F3R1_FB21 2160,160451
#define  CAN_F3R1_FB22 2161,160548
#define  CAN_F3R1_FB23 2162,160645
#define  CAN_F3R1_FB24 2163,160742
#define  CAN_F3R1_FB25 2164,160839
#define  CAN_F3R1_FB26 2165,160936
#define  CAN_F3R1_FB27 2166,161033
#define  CAN_F3R1_FB28 2167,161130
#define  CAN_F3R1_FB29 2168,161227
#define  CAN_F3R1_FB30 2169,161324
#define  CAN_F3R1_FB31 2170,161421
#define  CAN_F4R1_FB0 2173,161602
#define  CAN_F4R1_FB1 2174,161698
#define  CAN_F4R1_FB2 2175,161794
#define  CAN_F4R1_FB3 2176,161890
#define  CAN_F4R1_FB4 2177,161986
#define  CAN_F4R1_FB5 2178,162082
#define  CAN_F4R1_FB6 2179,162178
#define  CAN_F4R1_FB7 2180,162274
#define  CAN_F4R1_FB8 2181,162370
#define  CAN_F4R1_FB9 2182,162466
#define  CAN_F4R1_FB10 2183,162562
#define  CAN_F4R1_FB11 2184,162659
#define  CAN_F4R1_FB12 2185,162756
#define  CAN_F4R1_FB13 2186,162853
#define  CAN_F4R1_FB14 2187,162950
#define  CAN_F4R1_FB15 2188,163047
#define  CAN_F4R1_FB16 2189,163144
#define  CAN_F4R1_FB17 2190,163241
#define  CAN_F4R1_FB18 2191,163338
#define  CAN_F4R1_FB19 2192,163435
#define  CAN_F4R1_FB20 2193,163532
#define  CAN_F4R1_FB21 2194,163629
#define  CAN_F4R1_FB22 2195,163726
#define  CAN_F4R1_FB23 2196,163823
#define  CAN_F4R1_FB24 2197,163920
#define  CAN_F4R1_FB25 2198,164017
#define  CAN_F4R1_FB26 2199,164114
#define  CAN_F4R1_FB27 2200,164211
#define  CAN_F4R1_FB28 2201,164308
#define  CAN_F4R1_FB29 2202,164405
#define  CAN_F4R1_FB30 2203,164502
#define  CAN_F4R1_FB31 2204,164599
#define  CAN_F5R1_FB0 2207,164780
#define  CAN_F5R1_FB1 2208,164876
#define  CAN_F5R1_FB2 2209,164972
#define  CAN_F5R1_FB3 2210,165068
#define  CAN_F5R1_FB4 2211,165164
#define  CAN_F5R1_FB5 2212,165260
#define  CAN_F5R1_FB6 2213,165356
#define  CAN_F5R1_FB7 2214,165452
#define  CAN_F5R1_FB8 2215,165548
#define  CAN_F5R1_FB9 2216,165644
#define  CAN_F5R1_FB10 2217,165740
#define  CAN_F5R1_FB11 2218,165837
#define  CAN_F5R1_FB12 2219,165934
#define  CAN_F5R1_FB13 2220,166031
#define  CAN_F5R1_FB14 2221,166128
#define  CAN_F5R1_FB15 2222,166225
#define  CAN_F5R1_FB16 2223,166322
#define  CAN_F5R1_FB17 2224,166419
#define  CAN_F5R1_FB18 2225,166516
#define  CAN_F5R1_FB19 2226,166613
#define  CAN_F5R1_FB20 2227,166710
#define  CAN_F5R1_FB21 2228,166807
#define  CAN_F5R1_FB22 2229,166904
#define  CAN_F5R1_FB23 2230,167001
#define  CAN_F5R1_FB24 2231,167098
#define  CAN_F5R1_FB25 2232,167195
#define  CAN_F5R1_FB26 2233,167292
#define  CAN_F5R1_FB27 2234,167389
#define  CAN_F5R1_FB28 2235,167486
#define  CAN_F5R1_FB29 2236,167583
#define  CAN_F5R1_FB30 2237,167680
#define  CAN_F5R1_FB31 2238,167777
#define  CAN_F6R1_FB0 2241,167958
#define  CAN_F6R1_FB1 2242,168054
#define  CAN_F6R1_FB2 2243,168150
#define  CAN_F6R1_FB3 2244,168246
#define  CAN_F6R1_FB4 2245,168342
#define  CAN_F6R1_FB5 2246,168438
#define  CAN_F6R1_FB6 2247,168534
#define  CAN_F6R1_FB7 2248,168630
#define  CAN_F6R1_FB8 2249,168726
#define  CAN_F6R1_FB9 2250,168822
#define  CAN_F6R1_FB10 2251,168918
#define  CAN_F6R1_FB11 2252,169015
#define  CAN_F6R1_FB12 2253,169112
#define  CAN_F6R1_FB13 2254,169209
#define  CAN_F6R1_FB14 2255,169306
#define  CAN_F6R1_FB15 2256,169403
#define  CAN_F6R1_FB16 2257,169500
#define  CAN_F6R1_FB17 2258,169597
#define  CAN_F6R1_FB18 2259,169694
#define  CAN_F6R1_FB19 2260,169791
#define  CAN_F6R1_FB20 2261,169888
#define  CAN_F6R1_FB21 2262,169985
#define  CAN_F6R1_FB22 2263,170082
#define  CAN_F6R1_FB23 2264,170179
#define  CAN_F6R1_FB24 2265,170276
#define  CAN_F6R1_FB25 2266,170373
#define  CAN_F6R1_FB26 2267,170470
#define  CAN_F6R1_FB27 2268,170567
#define  CAN_F6R1_FB28 2269,170664
#define  CAN_F6R1_FB29 2270,170761
#define  CAN_F6R1_FB30 2271,170858
#define  CAN_F6R1_FB31 2272,170955
#define  CAN_F7R1_FB0 2275,171136
#define  CAN_F7R1_FB1 2276,171232
#define  CAN_F7R1_FB2 2277,171328
#define  CAN_F7R1_FB3 2278,171424
#define  CAN_F7R1_FB4 2279,171520
#define  CAN_F7R1_FB5 2280,171616
#define  CAN_F7R1_FB6 2281,171712
#define  CAN_F7R1_FB7 2282,171808
#define  CAN_F7R1_FB8 2283,171904
#define  CAN_F7R1_FB9 2284,172000
#define  CAN_F7R1_FB10 2285,172096
#define  CAN_F7R1_FB11 2286,172193
#define  CAN_F7R1_FB12 2287,172290
#define  CAN_F7R1_FB13 2288,172387
#define  CAN_F7R1_FB14 2289,172484
#define  CAN_F7R1_FB15 2290,172581
#define  CAN_F7R1_FB16 2291,172678
#define  CAN_F7R1_FB17 2292,172775
#define  CAN_F7R1_FB18 2293,172872
#define  CAN_F7R1_FB19 2294,172969
#define  CAN_F7R1_FB20 2295,173066
#define  CAN_F7R1_FB21 2296,173163
#define  CAN_F7R1_FB22 2297,173260
#define  CAN_F7R1_FB23 2298,173357
#define  CAN_F7R1_FB24 2299,173454
#define  CAN_F7R1_FB25 2300,173551
#define  CAN_F7R1_FB26 2301,173648
#define  CAN_F7R1_FB27 2302,173745
#define  CAN_F7R1_FB28 2303,173842
#define  CAN_F7R1_FB29 2304,173939
#define  CAN_F7R1_FB30 2305,174036
#define  CAN_F7R1_FB31 2306,174133
#define  CAN_F8R1_FB0 2309,174314
#define  CAN_F8R1_FB1 2310,174410
#define  CAN_F8R1_FB2 2311,174506
#define  CAN_F8R1_FB3 2312,174602
#define  CAN_F8R1_FB4 2313,174698
#define  CAN_F8R1_FB5 2314,174794
#define  CAN_F8R1_FB6 2315,174890
#define  CAN_F8R1_FB7 2316,174986
#define  CAN_F8R1_FB8 2317,175082
#define  CAN_F8R1_FB9 2318,175178
#define  CAN_F8R1_FB10 2319,175274
#define  CAN_F8R1_FB11 2320,175371
#define  CAN_F8R1_FB12 2321,175468
#define  CAN_F8R1_FB13 2322,175565
#define  CAN_F8R1_FB14 2323,175662
#define  CAN_F8R1_FB15 2324,175759
#define  CAN_F8R1_FB16 2325,175856
#define  CAN_F8R1_FB17 2326,175953
#define  CAN_F8R1_FB18 2327,176050
#define  CAN_F8R1_FB19 2328,176147
#define  CAN_F8R1_FB20 2329,176244
#define  CAN_F8R1_FB21 2330,176341
#define  CAN_F8R1_FB22 2331,176438
#define  CAN_F8R1_FB23 2332,176535
#define  CAN_F8R1_FB24 2333,176632
#define  CAN_F8R1_FB25 2334,176729
#define  CAN_F8R1_FB26 2335,176826
#define  CAN_F8R1_FB27 2336,176923
#define  CAN_F8R1_FB28 2337,177020
#define  CAN_F8R1_FB29 2338,177117
#define  CAN_F8R1_FB30 2339,177214
#define  CAN_F8R1_FB31 2340,177311
#define  CAN_F9R1_FB0 2343,177492
#define  CAN_F9R1_FB1 2344,177588
#define  CAN_F9R1_FB2 2345,177684
#define  CAN_F9R1_FB3 2346,177780
#define  CAN_F9R1_FB4 2347,177876
#define  CAN_F9R1_FB5 2348,177972
#define  CAN_F9R1_FB6 2349,178068
#define  CAN_F9R1_FB7 2350,178164
#define  CAN_F9R1_FB8 2351,178260
#define  CAN_F9R1_FB9 2352,178356
#define  CAN_F9R1_FB10 2353,178452
#define  CAN_F9R1_FB11 2354,178549
#define  CAN_F9R1_FB12 2355,178646
#define  CAN_F9R1_FB13 2356,178743
#define  CAN_F9R1_FB14 2357,178840
#define  CAN_F9R1_FB15 2358,178937
#define  CAN_F9R1_FB16 2359,179034
#define  CAN_F9R1_FB17 2360,179131
#define  CAN_F9R1_FB18 2361,179228
#define  CAN_F9R1_FB19 2362,179325
#define  CAN_F9R1_FB20 2363,179422
#define  CAN_F9R1_FB21 2364,179519
#define  CAN_F9R1_FB22 2365,179616
#define  CAN_F9R1_FB23 2366,179713
#define  CAN_F9R1_FB24 2367,179810
#define  CAN_F9R1_FB25 2368,179907
#define  CAN_F9R1_FB26 2369,180004
#define  CAN_F9R1_FB27 2370,180101
#define  CAN_F9R1_FB28 2371,180198
#define  CAN_F9R1_FB29 2372,180295
#define  CAN_F9R1_FB30 2373,180392
#define  CAN_F9R1_FB31 2374,180489
#define  CAN_F10R1_FB0 2377,180670
#define  CAN_F10R1_FB1 2378,180766
#define  CAN_F10R1_FB2 2379,180862
#define  CAN_F10R1_FB3 2380,180958
#define  CAN_F10R1_FB4 2381,181054
#define  CAN_F10R1_FB5 2382,181150
#define  CAN_F10R1_FB6 2383,181246
#define  CAN_F10R1_FB7 2384,181342
#define  CAN_F10R1_FB8 2385,181438
#define  CAN_F10R1_FB9 2386,181534
#define  CAN_F10R1_FB10 2387,181630
#define  CAN_F10R1_FB11 2388,181727
#define  CAN_F10R1_FB12 2389,181824
#define  CAN_F10R1_FB13 2390,181921
#define  CAN_F10R1_FB14 2391,182018
#define  CAN_F10R1_FB15 2392,182115
#define  CAN_F10R1_FB16 2393,182212
#define  CAN_F10R1_FB17 2394,182309
#define  CAN_F10R1_FB18 2395,182406
#define  CAN_F10R1_FB19 2396,182503
#define  CAN_F10R1_FB20 2397,182600
#define  CAN_F10R1_FB21 2398,182697
#define  CAN_F10R1_FB22 2399,182794
#define  CAN_F10R1_FB23 2400,182891
#define  CAN_F10R1_FB24 2401,182988
#define  CAN_F10R1_FB25 2402,183085
#define  CAN_F10R1_FB26 2403,183182
#define  CAN_F10R1_FB27 2404,183279
#define  CAN_F10R1_FB28 2405,183376
#define  CAN_F10R1_FB29 2406,183473
#define  CAN_F10R1_FB30 2407,183570
#define  CAN_F10R1_FB31 2408,183667
#define  CAN_F11R1_FB0 2411,183848
#define  CAN_F11R1_FB1 2412,183944
#define  CAN_F11R1_FB2 2413,184040
#define  CAN_F11R1_FB3 2414,184136
#define  CAN_F11R1_FB4 2415,184232
#define  CAN_F11R1_FB5 2416,184328
#define  CAN_F11R1_FB6 2417,184424
#define  CAN_F11R1_FB7 2418,184520
#define  CAN_F11R1_FB8 2419,184616
#define  CAN_F11R1_FB9 2420,184712
#define  CAN_F11R1_FB10 2421,184808
#define  CAN_F11R1_FB11 2422,184905
#define  CAN_F11R1_FB12 2423,185002
#define  CAN_F11R1_FB13 2424,185099
#define  CAN_F11R1_FB14 2425,185196
#define  CAN_F11R1_FB15 2426,185293
#define  CAN_F11R1_FB16 2427,185390
#define  CAN_F11R1_FB17 2428,185487
#define  CAN_F11R1_FB18 2429,185584
#define  CAN_F11R1_FB19 2430,185681
#define  CAN_F11R1_FB20 2431,185778
#define  CAN_F11R1_FB21 2432,185875
#define  CAN_F11R1_FB22 2433,185972
#define  CAN_F11R1_FB23 2434,186069
#define  CAN_F11R1_FB24 2435,186166
#define  CAN_F11R1_FB25 2436,186263
#define  CAN_F11R1_FB26 2437,186360
#define  CAN_F11R1_FB27 2438,186457
#define  CAN_F11R1_FB28 2439,186554
#define  CAN_F11R1_FB29 2440,186651
#define  CAN_F11R1_FB30 2441,186748
#define  CAN_F11R1_FB31 2442,186845
#define  CAN_F12R1_FB0 2445,187026
#define  CAN_F12R1_FB1 2446,187122
#define  CAN_F12R1_FB2 2447,187218
#define  CAN_F12R1_FB3 2448,187314
#define  CAN_F12R1_FB4 2449,187410
#define  CAN_F12R1_FB5 2450,187506
#define  CAN_F12R1_FB6 2451,187602
#define  CAN_F12R1_FB7 2452,187698
#define  CAN_F12R1_FB8 2453,187794
#define  CAN_F12R1_FB9 2454,187890
#define  CAN_F12R1_FB10 2455,187986
#define  CAN_F12R1_FB11 2456,188083
#define  CAN_F12R1_FB12 2457,188180
#define  CAN_F12R1_FB13 2458,188277
#define  CAN_F12R1_FB14 2459,188374
#define  CAN_F12R1_FB15 2460,188471
#define  CAN_F12R1_FB16 2461,188568
#define  CAN_F12R1_FB17 2462,188665
#define  CAN_F12R1_FB18 2463,188762
#define  CAN_F12R1_FB19 2464,188859
#define  CAN_F12R1_FB20 2465,188956
#define  CAN_F12R1_FB21 2466,189053
#define  CAN_F12R1_FB22 2467,189150
#define  CAN_F12R1_FB23 2468,189247
#define  CAN_F12R1_FB24 2469,189344
#define  CAN_F12R1_FB25 2470,189441
#define  CAN_F12R1_FB26 2471,189538
#define  CAN_F12R1_FB27 2472,189635
#define  CAN_F12R1_FB28 2473,189732
#define  CAN_F12R1_FB29 2474,189829
#define  CAN_F12R1_FB30 2475,189926
#define  CAN_F12R1_FB31 2476,190023
#define  CAN_F13R1_FB0 2479,190204
#define  CAN_F13R1_FB1 2480,190300
#define  CAN_F13R1_FB2 2481,190396
#define  CAN_F13R1_FB3 2482,190492
#define  CAN_F13R1_FB4 2483,190588
#define  CAN_F13R1_FB5 2484,190684
#define  CAN_F13R1_FB6 2485,190780
#define  CAN_F13R1_FB7 2486,190876
#define  CAN_F13R1_FB8 2487,190972
#define  CAN_F13R1_FB9 2488,191068
#define  CAN_F13R1_FB10 2489,191164
#define  CAN_F13R1_FB11 2490,191261
#define  CAN_F13R1_FB12 2491,191358
#define  CAN_F13R1_FB13 2492,191455
#define  CAN_F13R1_FB14 2493,191552
#define  CAN_F13R1_FB15 2494,191649
#define  CAN_F13R1_FB16 2495,191746
#define  CAN_F13R1_FB17 2496,191843
#define  CAN_F13R1_FB18 2497,191940
#define  CAN_F13R1_FB19 2498,192037
#define  CAN_F13R1_FB20 2499,192134
#define  CAN_F13R1_FB21 2500,192231
#define  CAN_F13R1_FB22 2501,192328
#define  CAN_F13R1_FB23 2502,192425
#define  CAN_F13R1_FB24 2503,192522
#define  CAN_F13R1_FB25 2504,192619
#define  CAN_F13R1_FB26 2505,192716
#define  CAN_F13R1_FB27 2506,192813
#define  CAN_F13R1_FB28 2507,192910
#define  CAN_F13R1_FB29 2508,193007
#define  CAN_F13R1_FB30 2509,193104
#define  CAN_F13R1_FB31 2510,193201
#define  CAN_F0R2_FB0 2513,193382
#define  CAN_F0R2_FB1 2514,193478
#define  CAN_F0R2_FB2 2515,193574
#define  CAN_F0R2_FB3 2516,193670
#define  CAN_F0R2_FB4 2517,193766
#define  CAN_F0R2_FB5 2518,193862
#define  CAN_F0R2_FB6 2519,193958
#define  CAN_F0R2_FB7 2520,194054
#define  CAN_F0R2_FB8 2521,194150
#define  CAN_F0R2_FB9 2522,194246
#define  CAN_F0R2_FB10 2523,194342
#define  CAN_F0R2_FB11 2524,194439
#define  CAN_F0R2_FB12 2525,194536
#define  CAN_F0R2_FB13 2526,194633
#define  CAN_F0R2_FB14 2527,194730
#define  CAN_F0R2_FB15 2528,194827
#define  CAN_F0R2_FB16 2529,194924
#define  CAN_F0R2_FB17 2530,195021
#define  CAN_F0R2_FB18 2531,195118
#define  CAN_F0R2_FB19 2532,195215
#define  CAN_F0R2_FB20 2533,195312
#define  CAN_F0R2_FB21 2534,195409
#define  CAN_F0R2_FB22 2535,195506
#define  CAN_F0R2_FB23 2536,195603
#define  CAN_F0R2_FB24 2537,195700
#define  CAN_F0R2_FB25 2538,195797
#define  CAN_F0R2_FB26 2539,195894
#define  CAN_F0R2_FB27 2540,195991
#define  CAN_F0R2_FB28 2541,196088
#define  CAN_F0R2_FB29 2542,196185
#define  CAN_F0R2_FB30 2543,196282
#define  CAN_F0R2_FB31 2544,196379
#define  CAN_F1R2_FB0 2547,196560
#define  CAN_F1R2_FB1 2548,196656
#define  CAN_F1R2_FB2 2549,196752
#define  CAN_F1R2_FB3 2550,196848
#define  CAN_F1R2_FB4 2551,196944
#define  CAN_F1R2_FB5 2552,197040
#define  CAN_F1R2_FB6 2553,197136
#define  CAN_F1R2_FB7 2554,197232
#define  CAN_F1R2_FB8 2555,197328
#define  CAN_F1R2_FB9 2556,197424
#define  CAN_F1R2_FB10 2557,197520
#define  CAN_F1R2_FB11 2558,197617
#define  CAN_F1R2_FB12 2559,197714
#define  CAN_F1R2_FB13 2560,197811
#define  CAN_F1R2_FB14 2561,197908
#define  CAN_F1R2_FB15 2562,198005
#define  CAN_F1R2_FB16 2563,198102
#define  CAN_F1R2_FB17 2564,198199
#define  CAN_F1R2_FB18 2565,198296
#define  CAN_F1R2_FB19 2566,198393
#define  CAN_F1R2_FB20 2567,198490
#define  CAN_F1R2_FB21 2568,198587
#define  CAN_F1R2_FB22 2569,198684
#define  CAN_F1R2_FB23 2570,198781
#define  CAN_F1R2_FB24 2571,198878
#define  CAN_F1R2_FB25 2572,198975
#define  CAN_F1R2_FB26 2573,199072
#define  CAN_F1R2_FB27 2574,199169
#define  CAN_F1R2_FB28 2575,199266
#define  CAN_F1R2_FB29 2576,199363
#define  CAN_F1R2_FB30 2577,199460
#define  CAN_F1R2_FB31 2578,199557
#define  CAN_F2R2_FB0 2581,199738
#define  CAN_F2R2_FB1 2582,199834
#define  CAN_F2R2_FB2 2583,199930
#define  CAN_F2R2_FB3 2584,200026
#define  CAN_F2R2_FB4 2585,200122
#define  CAN_F2R2_FB5 2586,200218
#define  CAN_F2R2_FB6 2587,200314
#define  CAN_F2R2_FB7 2588,200410
#define  CAN_F2R2_FB8 2589,200506
#define  CAN_F2R2_FB9 2590,200602
#define  CAN_F2R2_FB10 2591,200698
#define  CAN_F2R2_FB11 2592,200795
#define  CAN_F2R2_FB12 2593,200892
#define  CAN_F2R2_FB13 2594,200989
#define  CAN_F2R2_FB14 2595,201086
#define  CAN_F2R2_FB15 2596,201183
#define  CAN_F2R2_FB16 2597,201280
#define  CAN_F2R2_FB17 2598,201377
#define  CAN_F2R2_FB18 2599,201474
#define  CAN_F2R2_FB19 2600,201571
#define  CAN_F2R2_FB20 2601,201668
#define  CAN_F2R2_FB21 2602,201765
#define  CAN_F2R2_FB22 2603,201862
#define  CAN_F2R2_FB23 2604,201959
#define  CAN_F2R2_FB24 2605,202056
#define  CAN_F2R2_FB25 2606,202153
#define  CAN_F2R2_FB26 2607,202250
#define  CAN_F2R2_FB27 2608,202347
#define  CAN_F2R2_FB28 2609,202444
#define  CAN_F2R2_FB29 2610,202541
#define  CAN_F2R2_FB30 2611,202638
#define  CAN_F2R2_FB31 2612,202735
#define  CAN_F3R2_FB0 2615,202916
#define  CAN_F3R2_FB1 2616,203012
#define  CAN_F3R2_FB2 2617,203108
#define  CAN_F3R2_FB3 2618,203204
#define  CAN_F3R2_FB4 2619,203300
#define  CAN_F3R2_FB5 2620,203396
#define  CAN_F3R2_FB6 2621,203492
#define  CAN_F3R2_FB7 2622,203588
#define  CAN_F3R2_FB8 2623,203684
#define  CAN_F3R2_FB9 2624,203780
#define  CAN_F3R2_FB10 2625,203876
#define  CAN_F3R2_FB11 2626,203973
#define  CAN_F3R2_FB12 2627,204070
#define  CAN_F3R2_FB13 2628,204167
#define  CAN_F3R2_FB14 2629,204264
#define  CAN_F3R2_FB15 2630,204361
#define  CAN_F3R2_FB16 2631,204458
#define  CAN_F3R2_FB17 2632,204555
#define  CAN_F3R2_FB18 2633,204652
#define  CAN_F3R2_FB19 2634,204749
#define  CAN_F3R2_FB20 2635,204846
#define  CAN_F3R2_FB21 2636,204943
#define  CAN_F3R2_FB22 2637,205040
#define  CAN_F3R2_FB23 2638,205137
#define  CAN_F3R2_FB24 2639,205234
#define  CAN_F3R2_FB25 2640,205331
#define  CAN_F3R2_FB26 2641,205428
#define  CAN_F3R2_FB27 2642,205525
#define  CAN_F3R2_FB28 2643,205622
#define  CAN_F3R2_FB29 2644,205719
#define  CAN_F3R2_FB30 2645,205816
#define  CAN_F3R2_FB31 2646,205913
#define  CAN_F4R2_FB0 2649,206094
#define  CAN_F4R2_FB1 2650,206190
#define  CAN_F4R2_FB2 2651,206286
#define  CAN_F4R2_FB3 2652,206382
#define  CAN_F4R2_FB4 2653,206478
#define  CAN_F4R2_FB5 2654,206574
#define  CAN_F4R2_FB6 2655,206670
#define  CAN_F4R2_FB7 2656,206766
#define  CAN_F4R2_FB8 2657,206862
#define  CAN_F4R2_FB9 2658,206958
#define  CAN_F4R2_FB10 2659,207054
#define  CAN_F4R2_FB11 2660,207151
#define  CAN_F4R2_FB12 2661,207248
#define  CAN_F4R2_FB13 2662,207345
#define  CAN_F4R2_FB14 2663,207442
#define  CAN_F4R2_FB15 2664,207539
#define  CAN_F4R2_FB16 2665,207636
#define  CAN_F4R2_FB17 2666,207733
#define  CAN_F4R2_FB18 2667,207830
#define  CAN_F4R2_FB19 2668,207927
#define  CAN_F4R2_FB20 2669,208024
#define  CAN_F4R2_FB21 2670,208121
#define  CAN_F4R2_FB22 2671,208218
#define  CAN_F4R2_FB23 2672,208315
#define  CAN_F4R2_FB24 2673,208412
#define  CAN_F4R2_FB25 2674,208509
#define  CAN_F4R2_FB26 2675,208606
#define  CAN_F4R2_FB27 2676,208703
#define  CAN_F4R2_FB28 2677,208800
#define  CAN_F4R2_FB29 2678,208897
#define  CAN_F4R2_FB30 2679,208994
#define  CAN_F4R2_FB31 2680,209091
#define  CAN_F5R2_FB0 2683,209272
#define  CAN_F5R2_FB1 2684,209368
#define  CAN_F5R2_FB2 2685,209464
#define  CAN_F5R2_FB3 2686,209560
#define  CAN_F5R2_FB4 2687,209656
#define  CAN_F5R2_FB5 2688,209752
#define  CAN_F5R2_FB6 2689,209848
#define  CAN_F5R2_FB7 2690,209944
#define  CAN_F5R2_FB8 2691,210040
#define  CAN_F5R2_FB9 2692,210136
#define  CAN_F5R2_FB10 2693,210232
#define  CAN_F5R2_FB11 2694,210329
#define  CAN_F5R2_FB12 2695,210426
#define  CAN_F5R2_FB13 2696,210523
#define  CAN_F5R2_FB14 2697,210620
#define  CAN_F5R2_FB15 2698,210717
#define  CAN_F5R2_FB16 2699,210814
#define  CAN_F5R2_FB17 2700,210911
#define  CAN_F5R2_FB18 2701,211008
#define  CAN_F5R2_FB19 2702,211105
#define  CAN_F5R2_FB20 2703,211202
#define  CAN_F5R2_FB21 2704,211299
#define  CAN_F5R2_FB22 2705,211396
#define  CAN_F5R2_FB23 2706,211493
#define  CAN_F5R2_FB24 2707,211590
#define  CAN_F5R2_FB25 2708,211687
#define  CAN_F5R2_FB26 2709,211784
#define  CAN_F5R2_FB27 2710,211881
#define  CAN_F5R2_FB28 2711,211978
#define  CAN_F5R2_FB29 2712,212075
#define  CAN_F5R2_FB30 2713,212172
#define  CAN_F5R2_FB31 2714,212269
#define  CAN_F6R2_FB0 2717,212450
#define  CAN_F6R2_FB1 2718,212546
#define  CAN_F6R2_FB2 2719,212642
#define  CAN_F6R2_FB3 2720,212738
#define  CAN_F6R2_FB4 2721,212834
#define  CAN_F6R2_FB5 2722,212930
#define  CAN_F6R2_FB6 2723,213026
#define  CAN_F6R2_FB7 2724,213122
#define  CAN_F6R2_FB8 2725,213218
#define  CAN_F6R2_FB9 2726,213314
#define  CAN_F6R2_FB10 2727,213410
#define  CAN_F6R2_FB11 2728,213507
#define  CAN_F6R2_FB12 2729,213604
#define  CAN_F6R2_FB13 2730,213701
#define  CAN_F6R2_FB14 2731,213798
#define  CAN_F6R2_FB15 2732,213895
#define  CAN_F6R2_FB16 2733,213992
#define  CAN_F6R2_FB17 2734,214089
#define  CAN_F6R2_FB18 2735,214186
#define  CAN_F6R2_FB19 2736,214283
#define  CAN_F6R2_FB20 2737,214380
#define  CAN_F6R2_FB21 2738,214477
#define  CAN_F6R2_FB22 2739,214574
#define  CAN_F6R2_FB23 2740,214671
#define  CAN_F6R2_FB24 2741,214768
#define  CAN_F6R2_FB25 2742,214865
#define  CAN_F6R2_FB26 2743,214962
#define  CAN_F6R2_FB27 2744,215059
#define  CAN_F6R2_FB28 2745,215156
#define  CAN_F6R2_FB29 2746,215253
#define  CAN_F6R2_FB30 2747,215350
#define  CAN_F6R2_FB31 2748,215447
#define  CAN_F7R2_FB0 2751,215628
#define  CAN_F7R2_FB1 2752,215724
#define  CAN_F7R2_FB2 2753,215820
#define  CAN_F7R2_FB3 2754,215916
#define  CAN_F7R2_FB4 2755,216012
#define  CAN_F7R2_FB5 2756,216108
#define  CAN_F7R2_FB6 2757,216204
#define  CAN_F7R2_FB7 2758,216300
#define  CAN_F7R2_FB8 2759,216396
#define  CAN_F7R2_FB9 2760,216492
#define  CAN_F7R2_FB10 2761,216588
#define  CAN_F7R2_FB11 2762,216685
#define  CAN_F7R2_FB12 2763,216782
#define  CAN_F7R2_FB13 2764,216879
#define  CAN_F7R2_FB14 2765,216976
#define  CAN_F7R2_FB15 2766,217073
#define  CAN_F7R2_FB16 2767,217170
#define  CAN_F7R2_FB17 2768,217267
#define  CAN_F7R2_FB18 2769,217364
#define  CAN_F7R2_FB19 2770,217461
#define  CAN_F7R2_FB20 2771,217558
#define  CAN_F7R2_FB21 2772,217655
#define  CAN_F7R2_FB22 2773,217752
#define  CAN_F7R2_FB23 2774,217849
#define  CAN_F7R2_FB24 2775,217946
#define  CAN_F7R2_FB25 2776,218043
#define  CAN_F7R2_FB26 2777,218140
#define  CAN_F7R2_FB27 2778,218237
#define  CAN_F7R2_FB28 2779,218334
#define  CAN_F7R2_FB29 2780,218431
#define  CAN_F7R2_FB30 2781,218528
#define  CAN_F7R2_FB31 2782,218625
#define  CAN_F8R2_FB0 2785,218806
#define  CAN_F8R2_FB1 2786,218902
#define  CAN_F8R2_FB2 2787,218998
#define  CAN_F8R2_FB3 2788,219094
#define  CAN_F8R2_FB4 2789,219190
#define  CAN_F8R2_FB5 2790,219286
#define  CAN_F8R2_FB6 2791,219382
#define  CAN_F8R2_FB7 2792,219478
#define  CAN_F8R2_FB8 2793,219574
#define  CAN_F8R2_FB9 2794,219670
#define  CAN_F8R2_FB10 2795,219766
#define  CAN_F8R2_FB11 2796,219863
#define  CAN_F8R2_FB12 2797,219960
#define  CAN_F8R2_FB13 2798,220057
#define  CAN_F8R2_FB14 2799,220154
#define  CAN_F8R2_FB15 2800,220251
#define  CAN_F8R2_FB16 2801,220348
#define  CAN_F8R2_FB17 2802,220445
#define  CAN_F8R2_FB18 2803,220542
#define  CAN_F8R2_FB19 2804,220639
#define  CAN_F8R2_FB20 2805,220736
#define  CAN_F8R2_FB21 2806,220833
#define  CAN_F8R2_FB22 2807,220930
#define  CAN_F8R2_FB23 2808,221027
#define  CAN_F8R2_FB24 2809,221124
#define  CAN_F8R2_FB25 2810,221221
#define  CAN_F8R2_FB26 2811,221318
#define  CAN_F8R2_FB27 2812,221415
#define  CAN_F8R2_FB28 2813,221512
#define  CAN_F8R2_FB29 2814,221609
#define  CAN_F8R2_FB30 2815,221706
#define  CAN_F8R2_FB31 2816,221803
#define  CAN_F9R2_FB0 2819,221984
#define  CAN_F9R2_FB1 2820,222080
#define  CAN_F9R2_FB2 2821,222176
#define  CAN_F9R2_FB3 2822,222272
#define  CAN_F9R2_FB4 2823,222368
#define  CAN_F9R2_FB5 2824,222464
#define  CAN_F9R2_FB6 2825,222560
#define  CAN_F9R2_FB7 2826,222656
#define  CAN_F9R2_FB8 2827,222752
#define  CAN_F9R2_FB9 2828,222848
#define  CAN_F9R2_FB10 2829,222944
#define  CAN_F9R2_FB11 2830,223041
#define  CAN_F9R2_FB12 2831,223138
#define  CAN_F9R2_FB13 2832,223235
#define  CAN_F9R2_FB14 2833,223332
#define  CAN_F9R2_FB15 2834,223429
#define  CAN_F9R2_FB16 2835,223526
#define  CAN_F9R2_FB17 2836,223623
#define  CAN_F9R2_FB18 2837,223720
#define  CAN_F9R2_FB19 2838,223817
#define  CAN_F9R2_FB20 2839,223914
#define  CAN_F9R2_FB21 2840,224011
#define  CAN_F9R2_FB22 2841,224108
#define  CAN_F9R2_FB23 2842,224205
#define  CAN_F9R2_FB24 2843,224302
#define  CAN_F9R2_FB25 2844,224399
#define  CAN_F9R2_FB26 2845,224496
#define  CAN_F9R2_FB27 2846,224593
#define  CAN_F9R2_FB28 2847,224690
#define  CAN_F9R2_FB29 2848,224787
#define  CAN_F9R2_FB30 2849,224884
#define  CAN_F9R2_FB31 2850,224981
#define  CAN_F10R2_FB0 2853,225162
#define  CAN_F10R2_FB1 2854,225258
#define  CAN_F10R2_FB2 2855,225354
#define  CAN_F10R2_FB3 2856,225450
#define  CAN_F10R2_FB4 2857,225546
#define  CAN_F10R2_FB5 2858,225642
#define  CAN_F10R2_FB6 2859,225738
#define  CAN_F10R2_FB7 2860,225834
#define  CAN_F10R2_FB8 2861,225930
#define  CAN_F10R2_FB9 2862,226026
#define  CAN_F10R2_FB10 2863,226122
#define  CAN_F10R2_FB11 2864,226219
#define  CAN_F10R2_FB12 2865,226316
#define  CAN_F10R2_FB13 2866,226413
#define  CAN_F10R2_FB14 2867,226510
#define  CAN_F10R2_FB15 2868,226607
#define  CAN_F10R2_FB16 2869,226704
#define  CAN_F10R2_FB17 2870,226801
#define  CAN_F10R2_FB18 2871,226898
#define  CAN_F10R2_FB19 2872,226995
#define  CAN_F10R2_FB20 2873,227092
#define  CAN_F10R2_FB21 2874,227189
#define  CAN_F10R2_FB22 2875,227286
#define  CAN_F10R2_FB23 2876,227383
#define  CAN_F10R2_FB24 2877,227480
#define  CAN_F10R2_FB25 2878,227577
#define  CAN_F10R2_FB26 2879,227674
#define  CAN_F10R2_FB27 2880,227771
#define  CAN_F10R2_FB28 2881,227868
#define  CAN_F10R2_FB29 2882,227965
#define  CAN_F10R2_FB30 2883,228062
#define  CAN_F10R2_FB31 2884,228159
#define  CAN_F11R2_FB0 2887,228340
#define  CAN_F11R2_FB1 2888,228436
#define  CAN_F11R2_FB2 2889,228532
#define  CAN_F11R2_FB3 2890,228628
#define  CAN_F11R2_FB4 2891,228724
#define  CAN_F11R2_FB5 2892,228820
#define  CAN_F11R2_FB6 2893,228916
#define  CAN_F11R2_FB7 2894,229012
#define  CAN_F11R2_FB8 2895,229108
#define  CAN_F11R2_FB9 2896,229204
#define  CAN_F11R2_FB10 2897,229300
#define  CAN_F11R2_FB11 2898,229397
#define  CAN_F11R2_FB12 2899,229494
#define  CAN_F11R2_FB13 2900,229591
#define  CAN_F11R2_FB14 2901,229688
#define  CAN_F11R2_FB15 2902,229785
#define  CAN_F11R2_FB16 2903,229882
#define  CAN_F11R2_FB17 2904,229979
#define  CAN_F11R2_FB18 2905,230076
#define  CAN_F11R2_FB19 2906,230173
#define  CAN_F11R2_FB20 2907,230270
#define  CAN_F11R2_FB21 2908,230367
#define  CAN_F11R2_FB22 2909,230464
#define  CAN_F11R2_FB23 2910,230561
#define  CAN_F11R2_FB24 2911,230658
#define  CAN_F11R2_FB25 2912,230755
#define  CAN_F11R2_FB26 2913,230852
#define  CAN_F11R2_FB27 2914,230949
#define  CAN_F11R2_FB28 2915,231046
#define  CAN_F11R2_FB29 2916,231143
#define  CAN_F11R2_FB30 2917,231240
#define  CAN_F11R2_FB31 2918,231337
#define  CAN_F12R2_FB0 2921,231518
#define  CAN_F12R2_FB1 2922,231614
#define  CAN_F12R2_FB2 2923,231710
#define  CAN_F12R2_FB3 2924,231806
#define  CAN_F12R2_FB4 2925,231902
#define  CAN_F12R2_FB5 2926,231998
#define  CAN_F12R2_FB6 2927,232094
#define  CAN_F12R2_FB7 2928,232190
#define  CAN_F12R2_FB8 2929,232286
#define  CAN_F12R2_FB9 2930,232382
#define  CAN_F12R2_FB10 2931,232478
#define  CAN_F12R2_FB11 2932,232575
#define  CAN_F12R2_FB12 2933,232672
#define  CAN_F12R2_FB13 2934,232769
#define  CAN_F12R2_FB14 2935,232866
#define  CAN_F12R2_FB15 2936,232963
#define  CAN_F12R2_FB16 2937,233060
#define  CAN_F12R2_FB17 2938,233157
#define  CAN_F12R2_FB18 2939,233254
#define  CAN_F12R2_FB19 2940,233351
#define  CAN_F12R2_FB20 2941,233448
#define  CAN_F12R2_FB21 2942,233545
#define  CAN_F12R2_FB22 2943,233642
#define  CAN_F12R2_FB23 2944,233739
#define  CAN_F12R2_FB24 2945,233836
#define  CAN_F12R2_FB25 2946,233933
#define  CAN_F12R2_FB26 2947,234030
#define  CAN_F12R2_FB27 2948,234127
#define  CAN_F12R2_FB28 2949,234224
#define  CAN_F12R2_FB29 2950,234321
#define  CAN_F12R2_FB30 2951,234418
#define  CAN_F12R2_FB31 2952,234515
#define  CAN_F13R2_FB0 2955,234696
#define  CAN_F13R2_FB1 2956,234792
#define  CAN_F13R2_FB2 2957,234888
#define  CAN_F13R2_FB3 2958,234984
#define  CAN_F13R2_FB4 2959,235080
#define  CAN_F13R2_FB5 2960,235176
#define  CAN_F13R2_FB6 2961,235272
#define  CAN_F13R2_FB7 2962,235368
#define  CAN_F13R2_FB8 2963,235464
#define  CAN_F13R2_FB9 2964,235560
#define  CAN_F13R2_FB10 2965,235656
#define  CAN_F13R2_FB11 2966,235753
#define  CAN_F13R2_FB12 2967,235850
#define  CAN_F13R2_FB13 2968,235947
#define  CAN_F13R2_FB14 2969,236044
#define  CAN_F13R2_FB15 2970,236141
#define  CAN_F13R2_FB16 2971,236238
#define  CAN_F13R2_FB17 2972,236335
#define  CAN_F13R2_FB18 2973,236432
#define  CAN_F13R2_FB19 2974,236529
#define  CAN_F13R2_FB20 2975,236626
#define  CAN_F13R2_FB21 2976,236723
#define  CAN_F13R2_FB22 2977,236820
#define  CAN_F13R2_FB23 2978,236917
#define  CAN_F13R2_FB24 2979,237014
#define  CAN_F13R2_FB25 2980,237111
#define  CAN_F13R2_FB26 2981,237208
#define  CAN_F13R2_FB27 2982,237305
#define  CAN_F13R2_FB28 2983,237402
#define  CAN_F13R2_FB29 2984,237499
#define  CAN_F13R2_FB30 2985,237596
#define  CAN_F13R2_FB31 2986,237693
#define  CRC_DR_DR 2994,238284
#define  CRC_IDR_IDR 2997,238464
#define  CRC_CR_RESET 3000,238665
#define  CRC_CR_POLYSIZE 3001,238777
#define  CRC_CR_POLYSIZE_0 3002,238875
#define  CRC_CR_POLYSIZE_1 3003,238974
#define  CRC_CR_REV_IN 3004,239073
#define  CRC_CR_REV_IN_0 3005,239181
#define  CRC_CR_REV_IN_1 3006,239264
#define  CRC_CR_REV_OUT 3007,239347
#define  CRC_INIT_INIT 3010,239541
#define  CRC_POL_POL 3013,239725
#define  DAC_CR_EN1 3021,240327
#define  DAC_CR_BOFF1 3022,240431
#define  DAC_CR_OUTEN1 3023,240550
#define  DAC_CR_TEN1 3024,240668
#define  DAC_CR_TSEL1 3026,240782
#define  DAC_CR_TSEL1_0 3027,240910
#define  DAC_CR_TSEL1_1 3028,241000
#define  DAC_CR_TSEL1_2 3029,241090
#define  DAC_CR_WAVE1 3031,241182
#define  DAC_CR_WAVE1_0 3032,241330
#define  DAC_CR_WAVE1_1 3033,241420
#define  DAC_CR_MAMP1 3035,241512
#define  DAC_CR_MAMP1_0 3036,241646
#define  DAC_CR_MAMP1_1 3037,241736
#define  DAC_CR_MAMP1_2 3038,241826
#define  DAC_CR_MAMP1_3 3039,241916
#define  DAC_CR_DMAEN1 3041,242008
#define  DAC_CR_DMAUDRIE1 3042,242116
#define  DAC_CR_EN2 3043,242237
#define  DAC_CR_OUTEN2 3044,242341
#define  DAC_CR_TEN2 3045,242459
#define  DAC_CR_TSEL2 3047,242573
#define  DAC_CR_TSEL2_0 3048,242701
#define  DAC_CR_TSEL2_1 3049,242791
#define  DAC_CR_TSEL2_2 3050,242881
#define  DAC_CR_WAVE2 3052,242973
#define  DAC_CR_WAVE2_0 3053,243121
#define  DAC_CR_WAVE2_1 3054,243211
#define  DAC_CR_MAMP2 3056,243303
#define  DAC_CR_MAMP2_0 3057,243437
#define  DAC_CR_MAMP2_1 3058,243527
#define  DAC_CR_MAMP2_2 3059,243617
#define  DAC_CR_MAMP2_3 3060,243707
#define  DAC_CR_DMAEN2 3062,243799
#define  DAC_CR_DMAUDRIE2 3063,243908
#define  DAC_SWTRIGR_SWTRIG1 3066,244113
#define  DAC_SWTRIGR_SWTRIG2 3067,244227
#define  DAC_DHR12R1_DACC1DHR 3070,244425
#define  DAC_DHR12L1_DACC1DHR 3073,244632
#define  DAC_DHR8R1_DACC1DHR 3076,244838
#define  DAC_DHR12R2_DACC2DHR 3079,245044
#define  DAC_DHR12L2_DACC2DHR 3082,245251
#define  DAC_DHR8R2_DACC2DHR 3085,245457
#define  DAC_DHR12RD_DACC1DHR 3088,245663
#define  DAC_DHR12RD_DACC2DHR 3089,245786
#define  DAC_DHR12LD_DACC1DHR 3092,245993
#define  DAC_DHR12LD_DACC2DHR 3093,246115
#define  DAC_DHR8RD_DACC1DHR 3096,246321
#define  DAC_DHR8RD_DACC2DHR 3097,246443
#define  DAC_DOR1_DACC1DOR 3100,246649
#define  DAC_DOR2_DACC2DOR 3103,246842
#define  DAC_SR_DMAUDR1 3106,247035
#define  DAC_SR_DMAUDR2 3107,247150
#define  DBGMCU_IDCODE_DEV_ID 3115,247759
#define  DBGMCU_IDCODE_REV_ID 3116,247828
#define  DBGMCU_CR_DBG_SLEEP 3119,247981
#define  DBGMCU_CR_DBG_STOP 3120,248050
#define  DBGMCU_CR_DBG_STANDBY 3121,248119
#define  DBGMCU_CR_TRACE_IOEN 3122,248188
#define  DBGMCU_CR_TRACE_MODE 3124,248259
#define  DBGMCU_CR_TRACE_MODE_0 3125,248328
#define  DBGMCU_CR_TRACE_MODE_1 3126,248409
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3129,248574
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3130,248643
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3131,248712
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3132,248781
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3133,248850
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3134,248919
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3135,248988
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3136,249057
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3137,249130
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3140,249283
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3141,249352
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3142,249421
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3143,249490
#define  DMA_ISR_GIF1 3151,250053
#define  DMA_ISR_TCIF1 3152,250169
#define  DMA_ISR_HTIF1 3153,250286
#define  DMA_ISR_TEIF1 3154,250399
#define  DMA_ISR_GIF2 3155,250513
#define  DMA_ISR_TCIF2 3156,250629
#define  DMA_ISR_HTIF2 3157,250746
#define  DMA_ISR_TEIF2 3158,250859
#define  DMA_ISR_GIF3 3159,250973
#define  DMA_ISR_TCIF3 3160,251089
#define  DMA_ISR_HTIF3 3161,251206
#define  DMA_ISR_TEIF3 3162,251319
#define  DMA_ISR_GIF4 3163,251433
#define  DMA_ISR_TCIF4 3164,251549
#define  DMA_ISR_HTIF4 3165,251666
#define  DMA_ISR_TEIF4 3166,251779
#define  DMA_ISR_GIF5 3167,251893
#define  DMA_ISR_TCIF5 3168,252009
#define  DMA_ISR_HTIF5 3169,252126
#define  DMA_ISR_TEIF5 3170,252239
#define  DMA_ISR_GIF6 3171,252353
#define  DMA_ISR_TCIF6 3172,252469
#define  DMA_ISR_HTIF6 3173,252586
#define  DMA_ISR_TEIF6 3174,252699
#define  DMA_ISR_GIF7 3175,252813
#define  DMA_ISR_TCIF7 3176,252929
#define  DMA_ISR_HTIF7 3177,253046
#define  DMA_ISR_TEIF7 3178,253159
#define  DMA_IFCR_CGIF1 3181,253357
#define  DMA_IFCR_CTCIF1 3182,253474
#define  DMA_IFCR_CHTIF1 3183,253592
#define  DMA_IFCR_CTEIF1 3184,253706
#define  DMA_IFCR_CGIF2 3185,253821
#define  DMA_IFCR_CTCIF2 3186,253938
#define  DMA_IFCR_CHTIF2 3187,254056
#define  DMA_IFCR_CTEIF2 3188,254170
#define  DMA_IFCR_CGIF3 3189,254285
#define  DMA_IFCR_CTCIF3 3190,254402
#define  DMA_IFCR_CHTIF3 3191,254520
#define  DMA_IFCR_CTEIF3 3192,254634
#define  DMA_IFCR_CGIF4 3193,254749
#define  DMA_IFCR_CTCIF4 3194,254866
#define  DMA_IFCR_CHTIF4 3195,254984
#define  DMA_IFCR_CTEIF4 3196,255098
#define  DMA_IFCR_CGIF5 3197,255213
#define  DMA_IFCR_CTCIF5 3198,255330
#define  DMA_IFCR_CHTIF5 3199,255448
#define  DMA_IFCR_CTEIF5 3200,255562
#define  DMA_IFCR_CGIF6 3201,255677
#define  DMA_IFCR_CTCIF6 3202,255794
#define  DMA_IFCR_CHTIF6 3203,255912
#define  DMA_IFCR_CTEIF6 3204,256026
#define  DMA_IFCR_CGIF7 3205,256141
#define  DMA_IFCR_CTCIF7 3206,256258
#define  DMA_IFCR_CHTIF7 3207,256376
#define  DMA_IFCR_CTEIF7 3208,256490
#define  DMA_CCR_EN 3211,256689
#define  DMA_CCR_TCIE 3212,256809
#define  DMA_CCR_HTIE 3213,256929
#define  DMA_CCR_TEIE 3214,257049
#define  DMA_CCR_DIR 3215,257169
#define  DMA_CCR_CIRC 3216,257289
#define  DMA_CCR_PINC 3217,257409
#define  DMA_CCR_MINC 3218,257529
#define  DMA_CCR_PSIZE 3220,257651
#define  DMA_CCR_PSIZE_0 3221,257771
#define  DMA_CCR_PSIZE_1 3222,257891
#define  DMA_CCR_MSIZE 3224,258013
#define  DMA_CCR_MSIZE_0 3225,258133
#define  DMA_CCR_MSIZE_1 3226,258253
#define  DMA_CCR_PL 3228,258375
#define  DMA_CCR_PL_0 3229,258495
#define  DMA_CCR_PL_1 3230,258615
#define  DMA_CCR_MEM2MEM 3232,258737
#define  DMA_CNDTR_NDT 3235,258941
#define  DMA_CPAR_PA 3238,259145
#define  DMA_CMAR_MA 3241,259349
#define  EXTI_IMR_MR0 3249,259963
#define  EXTI_IMR_MR1 3250,260072
#define  EXTI_IMR_MR2 3251,260181
#define  EXTI_IMR_MR3 3252,260290
#define  EXTI_IMR_MR4 3253,260399
#define  EXTI_IMR_MR5 3254,260508
#define  EXTI_IMR_MR6 3255,260617
#define  EXTI_IMR_MR7 3256,260726
#define  EXTI_IMR_MR8 3257,260835
#define  EXTI_IMR_MR9 3258,260944
#define  EXTI_IMR_MR10 3259,261053
#define  EXTI_IMR_MR11 3260,261163
#define  EXTI_IMR_MR12 3261,261273
#define  EXTI_IMR_MR13 3262,261383
#define  EXTI_IMR_MR14 3263,261493
#define  EXTI_IMR_MR15 3264,261603
#define  EXTI_IMR_MR16 3265,261713
#define  EXTI_IMR_MR17 3266,261823
#define  EXTI_IMR_MR18 3267,261933
#define  EXTI_IMR_MR19 3268,262043
#define  EXTI_IMR_MR20 3269,262153
#define  EXTI_IMR_MR21 3270,262263
#define  EXTI_IMR_MR22 3271,262373
#define  EXTI_IMR_MR23 3272,262483
#define  EXTI_IMR_MR24 3273,262593
#define  EXTI_IMR_MR25 3274,262703
#define  EXTI_IMR_MR26 3275,262813
#define  EXTI_IMR_MR27 3276,262923
#define  EXTI_IMR_MR28 3277,263033
#define  EXTI_IMR_MR29 3278,263143
#define  EXTI_IMR_MR30 3279,263253
#define  EXTI_IMR_MR31 3280,263363
#define  EXTI_EMR_MR0 3283,263557
#define  EXTI_EMR_MR1 3284,263662
#define  EXTI_EMR_MR2 3285,263767
#define  EXTI_EMR_MR3 3286,263872
#define  EXTI_EMR_MR4 3287,263977
#define  EXTI_EMR_MR5 3288,264082
#define  EXTI_EMR_MR6 3289,264187
#define  EXTI_EMR_MR7 3290,264292
#define  EXTI_EMR_MR8 3291,264397
#define  EXTI_EMR_MR9 3292,264502
#define  EXTI_EMR_MR10 3293,264607
#define  EXTI_EMR_MR11 3294,264713
#define  EXTI_EMR_MR12 3295,264819
#define  EXTI_EMR_MR13 3296,264925
#define  EXTI_EMR_MR14 3297,265031
#define  EXTI_EMR_MR15 3298,265137
#define  EXTI_EMR_MR16 3299,265243
#define  EXTI_EMR_MR17 3300,265349
#define  EXTI_EMR_MR18 3301,265455
#define  EXTI_EMR_MR19 3302,265561
#define  EXTI_EMR_MR20 3303,265667
#define  EXTI_EMR_MR21 3304,265773
#define  EXTI_EMR_MR22 3305,265879
#define  EXTI_EMR_MR23 3306,265985
#define  EXTI_EMR_MR24 3307,266091
#define  EXTI_EMR_MR25 3308,266197
#define  EXTI_EMR_MR26 3309,266303
#define  EXTI_EMR_MR27 3310,266409
#define  EXTI_EMR_MR28 3311,266515
#define  EXTI_EMR_MR29 3312,266621
#define  EXTI_EMR_MR30 3313,266727
#define  EXTI_EMR_MR31 3314,266833
#define  EXTI_RTSR_TR0 3317,267023
#define  EXTI_RTSR_TR1 3318,267156
#define  EXTI_RTSR_TR2 3319,267289
#define  EXTI_RTSR_TR3 3320,267422
#define  EXTI_RTSR_TR4 3321,267555
#define  EXTI_RTSR_TR5 3322,267688
#define  EXTI_RTSR_TR6 3323,267821
#define  EXTI_RTSR_TR7 3324,267954
#define  EXTI_RTSR_TR8 3325,268087
#define  EXTI_RTSR_TR9 3326,268220
#define  EXTI_RTSR_TR10 3327,268353
#define  EXTI_RTSR_TR11 3328,268487
#define  EXTI_RTSR_TR12 3329,268621
#define  EXTI_RTSR_TR13 3330,268755
#define  EXTI_RTSR_TR14 3331,268889
#define  EXTI_RTSR_TR15 3332,269023
#define  EXTI_RTSR_TR16 3333,269157
#define  EXTI_RTSR_TR17 3334,269291
#define  EXTI_RTSR_TR18 3335,269425
#define  EXTI_RTSR_TR19 3336,269559
#define  EXTI_RTSR_TR20 3337,269693
#define  EXTI_RTSR_TR21 3338,269827
#define  EXTI_RTSR_TR22 3339,269961
#define  EXTI_RTSR_TR29 3340,270095
#define  EXTI_RTSR_TR30 3341,270229
#define  EXTI_RTSR_TR31 3342,270363
#define  EXTI_FTSR_TR0 3345,270581
#define  EXTI_FTSR_TR1 3346,270715
#define  EXTI_FTSR_TR2 3347,270849
#define  EXTI_FTSR_TR3 3348,270983
#define  EXTI_FTSR_TR4 3349,271117
#define  EXTI_FTSR_TR5 3350,271251
#define  EXTI_FTSR_TR6 3351,271385
#define  EXTI_FTSR_TR7 3352,271519
#define  EXTI_FTSR_TR8 3353,271653
#define  EXTI_FTSR_TR9 3354,271787
#define  EXTI_FTSR_TR10 3355,271921
#define  EXTI_FTSR_TR11 3356,272056
#define  EXTI_FTSR_TR12 3357,272191
#define  EXTI_FTSR_TR13 3358,272326
#define  EXTI_FTSR_TR14 3359,272461
#define  EXTI_FTSR_TR15 3360,272596
#define  EXTI_FTSR_TR16 3361,272731
#define  EXTI_FTSR_TR17 3362,272866
#define  EXTI_FTSR_TR18 3363,273001
#define  EXTI_FTSR_TR19 3364,273136
#define  EXTI_FTSR_TR20 3365,273271
#define  EXTI_FTSR_TR21 3366,273406
#define  EXTI_FTSR_TR22 3367,273541
#define  EXTI_FTSR_TR29 3368,273676
#define  EXTI_FTSR_TR30 3369,273811
#define  EXTI_FTSR_TR31 3370,273946
#define  EXTI_SWIER_SWIER0 3373,274165
#define  EXTI_SWIER_SWIER1 3374,274278
#define  EXTI_SWIER_SWIER2 3375,274391
#define  EXTI_SWIER_SWIER3 3376,274504
#define  EXTI_SWIER_SWIER4 3377,274617
#define  EXTI_SWIER_SWIER5 3378,274730
#define  EXTI_SWIER_SWIER6 3379,274843
#define  EXTI_SWIER_SWIER7 3380,274956
#define  EXTI_SWIER_SWIER8 3381,275069
#define  EXTI_SWIER_SWIER9 3382,275182
#define  EXTI_SWIER_SWIER10 3383,275295
#define  EXTI_SWIER_SWIER11 3384,275409
#define  EXTI_SWIER_SWIER12 3385,275523
#define  EXTI_SWIER_SWIER13 3386,275637
#define  EXTI_SWIER_SWIER14 3387,275751
#define  EXTI_SWIER_SWIER15 3388,275865
#define  EXTI_SWIER_SWIER16 3389,275979
#define  EXTI_SWIER_SWIER17 3390,276093
#define  EXTI_SWIER_SWIER18 3391,276207
#define  EXTI_SWIER_SWIER19 3392,276321
#define  EXTI_SWIER_SWIER20 3393,276435
#define  EXTI_SWIER_SWIER21 3394,276549
#define  EXTI_SWIER_SWIER22 3395,276663
#define  EXTI_SWIER_SWIER29 3396,276777
#define  EXTI_SWIER_SWIER30 3397,276891
#define  EXTI_SWIER_SWIER31 3398,277005
#define  EXTI_PR_PR0 3401,277203
#define  EXTI_PR_PR1 3402,277310
#define  EXTI_PR_PR2 3403,277417
#define  EXTI_PR_PR3 3404,277524
#define  EXTI_PR_PR4 3405,277631
#define  EXTI_PR_PR5 3406,277738
#define  EXTI_PR_PR6 3407,277845
#define  EXTI_PR_PR7 3408,277952
#define  EXTI_PR_PR8 3409,278059
#define  EXTI_PR_PR9 3410,278166
#define  EXTI_PR_PR10 3411,278273
#define  EXTI_PR_PR11 3412,278381
#define  EXTI_PR_PR12 3413,278489
#define  EXTI_PR_PR13 3414,278597
#define  EXTI_PR_PR14 3415,278705
#define  EXTI_PR_PR15 3416,278813
#define  EXTI_PR_PR16 3417,278921
#define  EXTI_PR_PR17 3418,279029
#define  EXTI_PR_PR18 3419,279137
#define  EXTI_PR_PR19 3420,279245
#define  EXTI_PR_PR20 3421,279353
#define  EXTI_PR_PR21 3422,279461
#define  EXTI_PR_PR22 3423,279569
#define  EXTI_PR_PR29 3424,279677
#define  EXTI_PR_PR30 3425,279785
#define  EXTI_PR_PR31 3426,279893
#define  EXTI_IMR2_MR32 3429,280085
#define  EXTI_IMR2_MR33 3430,280195
#define  EXTI_IMR2_MR34 3431,280305
#define  EXTI_IMR2_MR35 3432,280415
#define  EXTI_EMR2_MR32 3435,280609
#define  EXTI_EMR2_MR33 3436,280715
#define  EXTI_EMR2_MR34 3437,280821
#define  EXTI_EMR2_MR35 3438,280927
#define  EXTI_RTSR2_TR32 3441,281118
#define  EXTI_RTSR2_TR33 3442,281253
#define  EXTI_FTSR2_TR32 3445,281472
#define  EXTI_FTSR2_TR33 3446,281607
#define  EXTI_SWIER2_SWIER32 3449,281826
#define  EXTI_SWIER2_SWIER33 3450,281940
#define  EXTI_PR2_PR32 3453,282138
#define  EXTI_PR2_PR33 3454,282246
#define  FLASH_ACR_LATENCY 3462,282848
#define  FLASH_ACR_LATENCY_0 3463,282960
#define  FLASH_ACR_LATENCY_1 3464,283050
#define  FLASH_ACR_LATENCY_2 3465,283140
#define  FLASH_ACR_HLFCYA 3467,283232
#define  FLASH_ACR_PRFTBE 3468,283347
#define  FLASH_ACR_PRFTBS 3469,283454
#define  FLASH_KEYR_FKEYR 3472,283645
#define  RDP_KEY 3474,283740
#define  FLASH_KEY1 3475,283832
#define  FLASH_KEY2 3476,283926
#define  FLASH_OPTKEYR_OPTKEYR 3479,284104
#define  FLASH_OPTKEY1 3481,284206
#define  FLASH_OPTKEY2 3482,284307
#define  FLASH_SR_BSY 3485,284491
#define  FLASH_SR_PGERR 3486,284580
#define  FLASH_SR_WRPERR 3487,284682
#define  FLASH_SR_EOP 3488,284789
#define  FLASH_CR_PG 3491,284974
#define  FLASH_CR_PER 3492,285070
#define  FLASH_CR_MER 3493,285165
#define  FLASH_CR_OPTPG 3494,285260
#define  FLASH_CR_OPTER 3495,285368
#define  FLASH_CR_STRT 3496,285470
#define  FLASH_CR_LOCK 3497,285560
#define  FLASH_CR_OPTWRE 3498,285649
#define  FLASH_CR_ERRIE 3499,285759
#define  FLASH_CR_EOPIE 3500,285866
#define  FLASH_CR_OBL_LAUNCH 3501,285984
#define  FLASH_AR_FAR 3504,286178
#define  FLASH_OBR_OPTERR 3507,286360
#define  FLASH_OBR_RDPRT 3508,286462
#define  FLASH_OBR_RDPRT_1 3509,286562
#define  FLASH_OBR_RDPRT_2 3510,286670
#define  FLASH_OBR_USER 3512,286780
#define  FLASH_OBR_IWDG_SW 3513,286882
#define  FLASH_OBR_nRST_STOP 3514,286974
#define  FLASH_OBR_nRST_STDBY 3515,287068
#define  FLASH_OBR_nBOOT1 3516,287163
#define  FLASH_OBR_VDDA_MONITOR 3517,287254
#define  FLASH_OBR_SRAM_PE 3518,287351
#define  FLASH_OBR_DATA0 3519,287443
#define  FLASH_OBR_DATA1 3520,287526
#define FLASH_OBR_WDG_SW 3523,287633
#define  FLASH_WRPR_WRP 3526,287761
#define  OB_RDP_RDP 3531,288027
#define  OB_RDP_nRDP 3532,288139
#define  OB_USER_USER 3535,288348
#define  OB_USER_nUSER 3536,288449
#define  OB_WRP0_WRP0 3539,288647
#define  OB_WRP0_nWRP0 3540,288774
#define  OB_WRP1_WRP1 3543,288998
#define  OB_WRP1_nWRP1 3544,289125
#define  OB_WRP2_WRP2 3547,289349
#define  OB_WRP2_nWRP2 3548,289476
#define  OB_WRP3_WRP3 3551,289700
#define  OB_WRP3_nWRP3 3552,289827
#define GPIO_MODER_MODER0 3560,290461
#define GPIO_MODER_MODER0_0 3561,290520
#define GPIO_MODER_MODER0_1 3562,290579
#define GPIO_MODER_MODER1 3563,290638
#define GPIO_MODER_MODER1_0 3564,290697
#define GPIO_MODER_MODER1_1 3565,290756
#define GPIO_MODER_MODER2 3566,290815
#define GPIO_MODER_MODER2_0 3567,290874
#define GPIO_MODER_MODER2_1 3568,290933
#define GPIO_MODER_MODER3 3569,290992
#define GPIO_MODER_MODER3_0 3570,291051
#define GPIO_MODER_MODER3_1 3571,291110
#define GPIO_MODER_MODER4 3572,291169
#define GPIO_MODER_MODER4_0 3573,291228
#define GPIO_MODER_MODER4_1 3574,291287
#define GPIO_MODER_MODER5 3575,291346
#define GPIO_MODER_MODER5_0 3576,291405
#define GPIO_MODER_MODER5_1 3577,291464
#define GPIO_MODER_MODER6 3578,291523
#define GPIO_MODER_MODER6_0 3579,291582
#define GPIO_MODER_MODER6_1 3580,291641
#define GPIO_MODER_MODER7 3581,291700
#define GPIO_MODER_MODER7_0 3582,291759
#define GPIO_MODER_MODER7_1 3583,291818
#define GPIO_MODER_MODER8 3584,291877
#define GPIO_MODER_MODER8_0 3585,291936
#define GPIO_MODER_MODER8_1 3586,291995
#define GPIO_MODER_MODER9 3587,292054
#define GPIO_MODER_MODER9_0 3588,292113
#define GPIO_MODER_MODER9_1 3589,292172
#define GPIO_MODER_MODER10 3590,292231
#define GPIO_MODER_MODER10_0 3591,292290
#define GPIO_MODER_MODER10_1 3592,292349
#define GPIO_MODER_MODER11 3593,292408
#define GPIO_MODER_MODER11_0 3594,292467
#define GPIO_MODER_MODER11_1 3595,292526
#define GPIO_MODER_MODER12 3596,292585
#define GPIO_MODER_MODER12_0 3597,292644
#define GPIO_MODER_MODER12_1 3598,292703
#define GPIO_MODER_MODER13 3599,292762
#define GPIO_MODER_MODER13_0 3600,292821
#define GPIO_MODER_MODER13_1 3601,292880
#define GPIO_MODER_MODER14 3602,292939
#define GPIO_MODER_MODER14_0 3603,292998
#define GPIO_MODER_MODER14_1 3604,293057
#define GPIO_MODER_MODER15 3605,293116
#define GPIO_MODER_MODER15_0 3606,293175
#define GPIO_MODER_MODER15_1 3607,293234
#define GPIO_OTYPER_OT_0 3610,293377
#define GPIO_OTYPER_OT_1 3611,293436
#define GPIO_OTYPER_OT_2 3612,293495
#define GPIO_OTYPER_OT_3 3613,293554
#define GPIO_OTYPER_OT_4 3614,293613
#define GPIO_OTYPER_OT_5 3615,293672
#define GPIO_OTYPER_OT_6 3616,293731
#define GPIO_OTYPER_OT_7 3617,293790
#define GPIO_OTYPER_OT_8 3618,293849
#define GPIO_OTYPER_OT_9 3619,293908
#define GPIO_OTYPER_OT_10 3620,293967
#define GPIO_OTYPER_OT_11 3621,294026
#define GPIO_OTYPER_OT_12 3622,294085
#define GPIO_OTYPER_OT_13 3623,294144
#define GPIO_OTYPER_OT_14 3624,294203
#define GPIO_OTYPER_OT_15 3625,294262
#define GPIO_OSPEEDER_OSPEEDR0 3628,294405
#define GPIO_OSPEEDER_OSPEEDR0_0 3629,294464
#define GPIO_OSPEEDER_OSPEEDR0_1 3630,294523
#define GPIO_OSPEEDER_OSPEEDR1 3631,294582
#define GPIO_OSPEEDER_OSPEEDR1_0 3632,294641
#define GPIO_OSPEEDER_OSPEEDR1_1 3633,294700
#define GPIO_OSPEEDER_OSPEEDR2 3634,294759
#define GPIO_OSPEEDER_OSPEEDR2_0 3635,294818
#define GPIO_OSPEEDER_OSPEEDR2_1 3636,294877
#define GPIO_OSPEEDER_OSPEEDR3 3637,294936
#define GPIO_OSPEEDER_OSPEEDR3_0 3638,294995
#define GPIO_OSPEEDER_OSPEEDR3_1 3639,295054
#define GPIO_OSPEEDER_OSPEEDR4 3640,295113
#define GPIO_OSPEEDER_OSPEEDR4_0 3641,295172
#define GPIO_OSPEEDER_OSPEEDR4_1 3642,295231
#define GPIO_OSPEEDER_OSPEEDR5 3643,295290
#define GPIO_OSPEEDER_OSPEEDR5_0 3644,295349
#define GPIO_OSPEEDER_OSPEEDR5_1 3645,295408
#define GPIO_OSPEEDER_OSPEEDR6 3646,295467
#define GPIO_OSPEEDER_OSPEEDR6_0 3647,295526
#define GPIO_OSPEEDER_OSPEEDR6_1 3648,295585
#define GPIO_OSPEEDER_OSPEEDR7 3649,295644
#define GPIO_OSPEEDER_OSPEEDR7_0 3650,295703
#define GPIO_OSPEEDER_OSPEEDR7_1 3651,295762
#define GPIO_OSPEEDER_OSPEEDR8 3652,295821
#define GPIO_OSPEEDER_OSPEEDR8_0 3653,295880
#define GPIO_OSPEEDER_OSPEEDR8_1 3654,295939
#define GPIO_OSPEEDER_OSPEEDR9 3655,295998
#define GPIO_OSPEEDER_OSPEEDR9_0 3656,296057
#define GPIO_OSPEEDER_OSPEEDR9_1 3657,296116
#define GPIO_OSPEEDER_OSPEEDR10 3658,296175
#define GPIO_OSPEEDER_OSPEEDR10_0 3659,296234
#define GPIO_OSPEEDER_OSPEEDR10_1 3660,296293
#define GPIO_OSPEEDER_OSPEEDR11 3661,296352
#define GPIO_OSPEEDER_OSPEEDR11_0 3662,296411
#define GPIO_OSPEEDER_OSPEEDR11_1 3663,296470
#define GPIO_OSPEEDER_OSPEEDR12 3664,296529
#define GPIO_OSPEEDER_OSPEEDR12_0 3665,296588
#define GPIO_OSPEEDER_OSPEEDR12_1 3666,296647
#define GPIO_OSPEEDER_OSPEEDR13 3667,296706
#define GPIO_OSPEEDER_OSPEEDR13_0 3668,296765
#define GPIO_OSPEEDER_OSPEEDR13_1 3669,296824
#define GPIO_OSPEEDER_OSPEEDR14 3670,296883
#define GPIO_OSPEEDER_OSPEEDR14_0 3671,296942
#define GPIO_OSPEEDER_OSPEEDR14_1 3672,297001
#define GPIO_OSPEEDER_OSPEEDR15 3673,297060
#define GPIO_OSPEEDER_OSPEEDR15_0 3674,297119
#define GPIO_OSPEEDER_OSPEEDR15_1 3675,297178
#define GPIO_PUPDR_PUPDR0 3678,297321
#define GPIO_PUPDR_PUPDR0_0 3679,297380
#define GPIO_PUPDR_PUPDR0_1 3680,297439
#define GPIO_PUPDR_PUPDR1 3681,297498
#define GPIO_PUPDR_PUPDR1_0 3682,297557
#define GPIO_PUPDR_PUPDR1_1 3683,297616
#define GPIO_PUPDR_PUPDR2 3684,297675
#define GPIO_PUPDR_PUPDR2_0 3685,297734
#define GPIO_PUPDR_PUPDR2_1 3686,297793
#define GPIO_PUPDR_PUPDR3 3687,297852
#define GPIO_PUPDR_PUPDR3_0 3688,297911
#define GPIO_PUPDR_PUPDR3_1 3689,297970
#define GPIO_PUPDR_PUPDR4 3690,298029
#define GPIO_PUPDR_PUPDR4_0 3691,298088
#define GPIO_PUPDR_PUPDR4_1 3692,298147
#define GPIO_PUPDR_PUPDR5 3693,298206
#define GPIO_PUPDR_PUPDR5_0 3694,298265
#define GPIO_PUPDR_PUPDR5_1 3695,298324
#define GPIO_PUPDR_PUPDR6 3696,298383
#define GPIO_PUPDR_PUPDR6_0 3697,298442
#define GPIO_PUPDR_PUPDR6_1 3698,298501
#define GPIO_PUPDR_PUPDR7 3699,298560
#define GPIO_PUPDR_PUPDR7_0 3700,298619
#define GPIO_PUPDR_PUPDR7_1 3701,298678
#define GPIO_PUPDR_PUPDR8 3702,298737
#define GPIO_PUPDR_PUPDR8_0 3703,298796
#define GPIO_PUPDR_PUPDR8_1 3704,298855
#define GPIO_PUPDR_PUPDR9 3705,298914
#define GPIO_PUPDR_PUPDR9_0 3706,298973
#define GPIO_PUPDR_PUPDR9_1 3707,299032
#define GPIO_PUPDR_PUPDR10 3708,299091
#define GPIO_PUPDR_PUPDR10_0 3709,299150
#define GPIO_PUPDR_PUPDR10_1 3710,299209
#define GPIO_PUPDR_PUPDR11 3711,299268
#define GPIO_PUPDR_PUPDR11_0 3712,299327
#define GPIO_PUPDR_PUPDR11_1 3713,299386
#define GPIO_PUPDR_PUPDR12 3714,299445
#define GPIO_PUPDR_PUPDR12_0 3715,299504
#define GPIO_PUPDR_PUPDR12_1 3716,299563
#define GPIO_PUPDR_PUPDR13 3717,299622
#define GPIO_PUPDR_PUPDR13_0 3718,299681
#define GPIO_PUPDR_PUPDR13_1 3719,299740
#define GPIO_PUPDR_PUPDR14 3720,299799
#define GPIO_PUPDR_PUPDR14_0 3721,299858
#define GPIO_PUPDR_PUPDR14_1 3722,299917
#define GPIO_PUPDR_PUPDR15 3723,299976
#define GPIO_PUPDR_PUPDR15_0 3724,300035
#define GPIO_PUPDR_PUPDR15_1 3725,300094
#define GPIO_IDR_0 3728,300237
#define GPIO_IDR_1 3729,300296
#define GPIO_IDR_2 3730,300355
#define GPIO_IDR_3 3731,300414
#define GPIO_IDR_4 3732,300473
#define GPIO_IDR_5 3733,300532
#define GPIO_IDR_6 3734,300591
#define GPIO_IDR_7 3735,300650
#define GPIO_IDR_8 3736,300709
#define GPIO_IDR_9 3737,300768
#define GPIO_IDR_10 3738,300827
#define GPIO_IDR_11 3739,300886
#define GPIO_IDR_12 3740,300945
#define GPIO_IDR_13 3741,301004
#define GPIO_IDR_14 3742,301063
#define GPIO_IDR_15 3743,301122
#define GPIO_ODR_0 3746,301265
#define GPIO_ODR_1 3747,301324
#define GPIO_ODR_2 3748,301383
#define GPIO_ODR_3 3749,301442
#define GPIO_ODR_4 3750,301501
#define GPIO_ODR_5 3751,301560
#define GPIO_ODR_6 3752,301619
#define GPIO_ODR_7 3753,301678
#define GPIO_ODR_8 3754,301737
#define GPIO_ODR_9 3755,301796
#define GPIO_ODR_10 3756,301855
#define GPIO_ODR_11 3757,301914
#define GPIO_ODR_12 3758,301973
#define GPIO_ODR_13 3759,302032
#define GPIO_ODR_14 3760,302091
#define GPIO_ODR_15 3761,302150
#define GPIO_BSRR_BS_0 3764,302293
#define GPIO_BSRR_BS_1 3765,302352
#define GPIO_BSRR_BS_2 3766,302411
#define GPIO_BSRR_BS_3 3767,302470
#define GPIO_BSRR_BS_4 3768,302529
#define GPIO_BSRR_BS_5 3769,302588
#define GPIO_BSRR_BS_6 3770,302647
#define GPIO_BSRR_BS_7 3771,302706
#define GPIO_BSRR_BS_8 3772,302765
#define GPIO_BSRR_BS_9 3773,302824
#define GPIO_BSRR_BS_10 3774,302883
#define GPIO_BSRR_BS_11 3775,302942
#define GPIO_BSRR_BS_12 3776,303001
#define GPIO_BSRR_BS_13 3777,303060
#define GPIO_BSRR_BS_14 3778,303119
#define GPIO_BSRR_BS_15 3779,303178
#define GPIO_BSRR_BR_0 3780,303237
#define GPIO_BSRR_BR_1 3781,303296
#define GPIO_BSRR_BR_2 3782,303355
#define GPIO_BSRR_BR_3 3783,303414
#define GPIO_BSRR_BR_4 3784,303473
#define GPIO_BSRR_BR_5 3785,303532
#define GPIO_BSRR_BR_6 3786,303591
#define GPIO_BSRR_BR_7 3787,303650
#define GPIO_BSRR_BR_8 3788,303709
#define GPIO_BSRR_BR_9 3789,303768
#define GPIO_BSRR_BR_10 3790,303827
#define GPIO_BSRR_BR_11 3791,303886
#define GPIO_BSRR_BR_12 3792,303945
#define GPIO_BSRR_BR_13 3793,304004
#define GPIO_BSRR_BR_14 3794,304063
#define GPIO_BSRR_BR_15 3795,304122
#define GPIO_LCKR_LCK0 3798,304265
#define GPIO_LCKR_LCK1 3799,304324
#define GPIO_LCKR_LCK2 3800,304383
#define GPIO_LCKR_LCK3 3801,304442
#define GPIO_LCKR_LCK4 3802,304501
#define GPIO_LCKR_LCK5 3803,304560
#define GPIO_LCKR_LCK6 3804,304619
#define GPIO_LCKR_LCK7 3805,304678
#define GPIO_LCKR_LCK8 3806,304737
#define GPIO_LCKR_LCK9 3807,304796
#define GPIO_LCKR_LCK10 3808,304855
#define GPIO_LCKR_LCK11 3809,304914
#define GPIO_LCKR_LCK12 3810,304973
#define GPIO_LCKR_LCK13 3811,305032
#define GPIO_LCKR_LCK14 3812,305091
#define GPIO_LCKR_LCK15 3813,305150
#define GPIO_LCKR_LCKK 3814,305209
#define GPIO_AFRL_AFRL0 3817,305352
#define GPIO_AFRL_AFRL1 3818,305411
#define GPIO_AFRL_AFRL2 3819,305470
#define GPIO_AFRL_AFRL3 3820,305529
#define GPIO_AFRL_AFRL4 3821,305588
#define GPIO_AFRL_AFRL5 3822,305647
#define GPIO_AFRL_AFRL6 3823,305706
#define GPIO_AFRL_AFRL7 3824,305765
#define GPIO_AFRH_AFRH0 3827,305908
#define GPIO_AFRH_AFRH1 3828,305967
#define GPIO_AFRH_AFRH2 3829,306026
#define GPIO_AFRH_AFRH3 3830,306085
#define GPIO_AFRH_AFRH4 3831,306144
#define GPIO_AFRH_AFRH5 3832,306203
#define GPIO_AFRH_AFRH6 3833,306262
#define GPIO_AFRH_AFRH7 3834,306321
#define GPIO_BRR_BR_0 3837,306464
#define GPIO_BRR_BR_1 3838,306523
#define GPIO_BRR_BR_2 3839,306582
#define GPIO_BRR_BR_3 3840,306641
#define GPIO_BRR_BR_4 3841,306700
#define GPIO_BRR_BR_5 3842,306759
#define GPIO_BRR_BR_6 3843,306818
#define GPIO_BRR_BR_7 3844,306877
#define GPIO_BRR_BR_8 3845,306936
#define GPIO_BRR_BR_9 3846,306995
#define GPIO_BRR_BR_10 3847,307054
#define GPIO_BRR_BR_11 3848,307113
#define GPIO_BRR_BR_12 3849,307172
#define GPIO_BRR_BR_13 3850,307231
#define GPIO_BRR_BR_14 3851,307290
#define GPIO_BRR_BR_15 3852,307349
#define  I2C_CR1_PE 3860,307901
#define  I2C_CR1_TXIE 3861,308003
#define  I2C_CR1_RXIE 3862,308107
#define  I2C_CR1_ADDRIE 3863,308211
#define  I2C_CR1_NACKIE 3864,308326
#define  I2C_CR1_STOPIE 3865,308441
#define  I2C_CR1_TCIE 3866,308557
#define  I2C_CR1_ERRIE 3867,308676
#define  I2C_CR1_DNF 3868,308784
#define  I2C_CR1_ANFOFF 3869,308889
#define  I2C_CR1_SWRST 3870,308997
#define  I2C_CR1_TXDMAEN 3871,309096
#define  I2C_CR1_RXDMAEN 3872,309213
#define  I2C_CR1_SBC 3873,309327
#define  I2C_CR1_NOSTRETCH 3874,309430
#define  I2C_CR1_WUPEN 3875,309539
#define  I2C_CR1_GCEN 3876,309647
#define  I2C_CR1_SMBHEN 3877,309751
#define  I2C_CR1_SMBDEN 3878,309861
#define  I2C_CR1_ALERTEN 3879,309981
#define  I2C_CR1_PECEN 3880,310084
#define I2C_CR1_DFN 3883,310203
#define  I2C_CR2_SADD 3886,310319
#define  I2C_CR2_RD_WRN 3887,310431
#define  I2C_CR2_ADD10 3888,310548
#define  I2C_CR2_HEAD10R 3889,310669
#define  I2C_CR2_START 3890,310809
#define  I2C_CR2_STOP 3891,310910
#define  I2C_CR2_NACK 3892,311024
#define  I2C_CR2_NBYTES 3893,311137
#define  I2C_CR2_RELOAD 3894,311237
#define  I2C_CR2_AUTOEND 3895,311340
#define  I2C_CR2_PECBYTE 3896,311457
#define  I2C_OAR1_OA1 3899,311651
#define  I2C_OAR1_OA1MODE 3900,311759
#define  I2C_OAR1_OA1EN 3901,311869
#define  I2C_OAR2_OA2 3904,312058
#define  I2C_OAR2_OA2MSK 3905,312189
#define  I2C_OAR2_OA2NOMASK 3906,312320
#define  I2C_OAR2_OA2MASK01 3907,312451
#define  I2C_OAR2_OA2MASK02 3908,312582
#define  I2C_OAR2_OA2MASK03 3909,312713
#define  I2C_OAR2_OA2MASK04 3910,312844
#define  I2C_OAR2_OA2MASK05 3911,312975
#define  I2C_OAR2_OA2MASK06 3912,313106
#define  I2C_OAR2_OA2MASK07 3913,313237
#define  I2C_OAR2_OA2EN 3914,313368
#define  I2C_TIMINGR_SCLL 3917,313583
#define  I2C_TIMINGR_SCLH 3918,313696
#define  I2C_TIMINGR_SDADEL 3919,313810
#define  I2C_TIMINGR_SCLDEL 3920,313909
#define  I2C_TIMINGR_PRESC 3921,314009
#define  I2C_TIMEOUTR_TIMEOUTA 3924,314195
#define  I2C_TIMEOUTR_TIDLE 3925,314293
#define  I2C_TIMEOUTR_TIMOUTEN 3926,314406
#define  I2C_TIMEOUTR_TIMEOUTB 3927,314511
#define  I2C_TIMEOUTR_TEXTEN 3928,314608
#define  I2C_ISR_TXE 3931,314806
#define  I2C_ISR_TXIS 3932,314919
#define  I2C_ISR_RXNE 3933,315029
#define  I2C_ISR_ADDR 3934,315145
#define  I2C_ISR_NACKF 3935,315257
#define  I2C_ISR_STOPF 3936,315360
#define  I2C_ISR_TC 3937,315464
#define  I2C_ISR_TCR 3938,315580
#define  I2C_ISR_BERR 3939,315689
#define  I2C_ISR_ARLO 3940,315783
#define  I2C_ISR_OVR 3941,315884
#define  I2C_ISR_PECERR 3942,315985
#define  I2C_ISR_TIMEOUT 3943,316092
#define  I2C_ISR_ALERT 3944,316207
#define  I2C_ISR_BUSY 3945,316303
#define  I2C_ISR_DIR 3946,316396
#define  I2C_ISR_ADDCODE 3947,316512
#define  I2C_ICR_ADDRCF 3950,316712
#define  I2C_ICR_NACKCF 3951,316823
#define  I2C_ICR_STOPCF 3952,316923
#define  I2C_ICR_BERRCF 3953,317033
#define  I2C_ICR_ARLOCF 3954,317138
#define  I2C_ICR_OVRCF 3955,317250
#define  I2C_ICR_PECCF 3956,317362
#define  I2C_ICR_TIMOUTCF 3957,317467
#define  I2C_ICR_ALERTCF 3958,317570
#define  I2C_PECR_PEC 3961,317755
#define  I2C_RXDR_RXDATA 3964,317937
#define  I2C_TXDR_TXDATA 3967,318125
#define  IWDG_KR_KEY 3976,318725
#define  IWDG_PR_PR 3979,318928
#define  IWDG_PR_PR_0 3980,319040
#define  IWDG_PR_PR_1 3981,319130
#define  IWDG_PR_PR_2 3982,319220
#define  IWDG_RLR_RL 3985,319394
#define  IWDG_SR_PVU 3988,319592
#define  IWDG_SR_RVU 3989,319708
#define  IWDG_SR_WVU 3990,319829
#define  IWDG_WINR_WIN 3993,320034
#define  PWR_CR_LPDS 4001,320642
#define  PWR_CR_PDDS 4002,320743
#define  PWR_CR_CWUF 4003,320845
#define  PWR_CR_CSBF 4004,320944
#define  PWR_CR_PVDE 4005,321044
#define  PWR_CR_PLS 4007,321157
#define  PWR_CR_PLS_0 4008,321274
#define  PWR_CR_PLS_1 4009,321361
#define  PWR_CR_PLS_2 4010,321448
#define  PWR_CR_PLS_LEV0 4013,321570
#define  PWR_CR_PLS_LEV1 4014,321663
#define  PWR_CR_PLS_LEV2 4015,321756
#define  PWR_CR_PLS_LEV3 4016,321849
#define  PWR_CR_PLS_LEV4 4017,321942
#define  PWR_CR_PLS_LEV5 4018,322035
#define  PWR_CR_PLS_LEV6 4019,322128
#define  PWR_CR_PLS_LEV7 4020,322221
#define  PWR_CR_DBP 4022,322316
#define  PWR_CSR_WUF 4025,322520
#define  PWR_CSR_SBF 4026,322613
#define  PWR_CSR_PVDO 4027,322707
#define  PWR_CSR_EWUP1 4029,322801
#define  PWR_CSR_EWUP2 4030,322900
#define  PWR_CSR_EWUP3 4031,322999
#define  RCC_CR_HSION 4039,323592
#define  RCC_CR_HSIRDY 4040,323661
#define  RCC_CR_HSITRIM 4042,323732
#define  RCC_CR_HSITRIM_0 4043,323801
#define  RCC_CR_HSITRIM_1 4044,323882
#define  RCC_CR_HSITRIM_2 4045,323963
#define  RCC_CR_HSITRIM_3 4046,324044
#define  RCC_CR_HSITRIM_4 4047,324125
#define  RCC_CR_HSICAL 4049,324208
#define  RCC_CR_HSICAL_0 4050,324277
#define  RCC_CR_HSICAL_1 4051,324358
#define  RCC_CR_HSICAL_2 4052,324439
#define  RCC_CR_HSICAL_3 4053,324520
#define  RCC_CR_HSICAL_4 4054,324601
#define  RCC_CR_HSICAL_5 4055,324682
#define  RCC_CR_HSICAL_6 4056,324763
#define  RCC_CR_HSICAL_7 4057,324844
#define  RCC_CR_HSEON 4059,324927
#define  RCC_CR_HSERDY 4060,324996
#define  RCC_CR_HSEBYP 4061,325065
#define  RCC_CR_CSSON 4062,325134
#define  RCC_CR_PLLON 4063,325203
#define  RCC_CR_PLLRDY 4064,325272
#define  RCC_CFGR_SW 4068,325451
#define  RCC_CFGR_SW_0 4069,325570
#define  RCC_CFGR_SW_1 4070,325660
#define  RCC_CFGR_SW_HSI 4072,325752
#define  RCC_CFGR_SW_HSE 4073,325865
#define  RCC_CFGR_SW_PLL 4074,325978
#define  RCC_CFGR_SWS 4077,326120
#define  RCC_CFGR_SWS_0 4078,326247
#define  RCC_CFGR_SWS_1 4079,326337
#define  RCC_CFGR_SWS_HSI 4081,326429
#define  RCC_CFGR_SWS_HSE 4082,326549
#define  RCC_CFGR_SWS_PLL 4083,326669
#define  RCC_CFGR_HPRE 4086,326808
#define  RCC_CFGR_HPRE_0 4087,326923
#define  RCC_CFGR_HPRE_1 4088,327013
#define  RCC_CFGR_HPRE_2 4089,327103
#define  RCC_CFGR_HPRE_3 4090,327193
#define  RCC_CFGR_HPRE_DIV1 4092,327285
#define  RCC_CFGR_HPRE_DIV2 4093,327388
#define  RCC_CFGR_HPRE_DIV4 4094,327492
#define  RCC_CFGR_HPRE_DIV8 4095,327596
#define  RCC_CFGR_HPRE_DIV16 4096,327700
#define  RCC_CFGR_HPRE_DIV64 4097,327805
#define  RCC_CFGR_HPRE_DIV128 4098,327910
#define  RCC_CFGR_HPRE_DIV256 4099,328016
#define  RCC_CFGR_HPRE_DIV512 4100,328122
#define  RCC_CFGR_PPRE1 4103,328259
#define  RCC_CFGR_PPRE1_0 4104,328375
#define  RCC_CFGR_PPRE1_1 4105,328465
#define  RCC_CFGR_PPRE1_2 4106,328555
#define  RCC_CFGR_PPRE1_DIV1 4108,328647
#define  RCC_CFGR_PPRE1_DIV2 4109,328748
#define  RCC_CFGR_PPRE1_DIV4 4110,328850
#define  RCC_CFGR_PPRE1_DIV8 4111,328952
#define  RCC_CFGR_PPRE1_DIV16 4112,329054
#define  RCC_CFGR_PPRE2 4115,329188
#define  RCC_CFGR_PPRE2_0 4116,329304
#define  RCC_CFGR_PPRE2_1 4117,329394
#define  RCC_CFGR_PPRE2_2 4118,329484
#define  RCC_CFGR_PPRE2_DIV1 4120,329576
#define  RCC_CFGR_PPRE2_DIV2 4121,329677
#define  RCC_CFGR_PPRE2_DIV4 4122,329779
#define  RCC_CFGR_PPRE2_DIV8 4123,329881
#define  RCC_CFGR_PPRE2_DIV16 4124,329983
#define  RCC_CFGR_PLLSRC 4126,330088
#define  RCC_CFGR_PLLSRC_HSI_DIV2 4127,330195
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 4128,330337
#define  RCC_CFGR_PLLXTPRE 4130,330475
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 4131,330585
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 4132,330712
#define  RCC_CFGR_PLLMUL 4135,330872
#define  RCC_CFGR_PLLMUL_0 4136,331001
#define  RCC_CFGR_PLLMUL_1 4137,331091
#define  RCC_CFGR_PLLMUL_2 4138,331181
#define  RCC_CFGR_PLLMUL_3 4139,331271
#define  RCC_CFGR_PLLMUL2 4141,331363
#define  RCC_CFGR_PLLMUL3 4142,331465
#define  RCC_CFGR_PLLMUL4 4143,331567
#define  RCC_CFGR_PLLMUL5 4144,331669
#define  RCC_CFGR_PLLMUL6 4145,331771
#define  RCC_CFGR_PLLMUL7 4146,331873
#define  RCC_CFGR_PLLMUL8 4147,331975
#define  RCC_CFGR_PLLMUL9 4148,332077
#define  RCC_CFGR_PLLMUL10 4149,332179
#define  RCC_CFGR_PLLMUL11 4150,332281
#define  RCC_CFGR_PLLMUL12 4151,332384
#define  RCC_CFGR_PLLMUL13 4152,332487
#define  RCC_CFGR_PLLMUL14 4153,332590
#define  RCC_CFGR_PLLMUL15 4154,332693
#define  RCC_CFGR_PLLMUL16 4155,332796
#define  RCC_CFGR_MCO 4158,332928
#define  RCC_CFGR_MCO_0 4159,333057
#define  RCC_CFGR_MCO_1 4160,333147
#define  RCC_CFGR_MCO_2 4161,333237
#define  RCC_CFGR_MCO_NOCLOCK 4163,333329
#define  RCC_CFGR_MCO_LSI 4164,333422
#define  RCC_CFGR_MCO_LSE 4165,333539
#define  RCC_CFGR_MCO_SYSCLK 4166,333656
#define  RCC_CFGR_MCO_HSI 4167,333776
#define  RCC_CFGR_MCO_HSE 4168,333893
#define  RCC_CFGR_MCO_PLL 4169,334011
#define  RCC_CFGR_MCOPRE 4171,334143
#define  RCC_CFGR_MCOPRE_DIV1 4172,334241
#define  RCC_CFGR_MCOPRE_DIV2 4173,334345
#define  RCC_CFGR_MCOPRE_DIV4 4174,334449
#define  RCC_CFGR_MCOPRE_DIV8 4175,334553
#define  RCC_CFGR_MCOPRE_DIV16 4176,334657
#define  RCC_CFGR_MCOPRE_DIV32 4177,334762
#define  RCC_CFGR_MCOPRE_DIV64 4178,334867
#define  RCC_CFGR_MCOPRE_DIV128 4179,334972
#define  RCC_CFGR_PLLNODIV 4181,335080
#define  RCC_CIR_LSIRDYF 4184,335275
#define  RCC_CIR_LSERDYF 4185,335384
#define  RCC_CIR_HSIRDYF 4186,335493
#define  RCC_CIR_HSERDYF 4187,335602
#define  RCC_CIR_PLLRDYF 4188,335711
#define  RCC_CIR_CSSF 4189,335820
#define  RCC_CIR_LSIRDYIE 4190,335941
#define  RCC_CIR_LSERDYIE 4191,336052
#define  RCC_CIR_HSIRDYIE 4192,336163
#define  RCC_CIR_HSERDYIE 4193,336274
#define  RCC_CIR_PLLRDYIE 4194,336385
#define  RCC_CIR_LSIRDYC 4195,336496
#define  RCC_CIR_LSERDYC 4196,336606
#define  RCC_CIR_HSIRDYC 4197,336716
#define  RCC_CIR_HSERDYC 4198,336826
#define  RCC_CIR_PLLRDYC 4199,336936
#define  RCC_CIR_CSSC 4200,337046
#define  RCC_APB2RSTR_SYSCFGRST 4203,337253
#define  RCC_APB2RSTR_TIM1RST 4204,337350
#define  RCC_APB2RSTR_SPI1RST 4205,337445
#define  RCC_APB2RSTR_USART1RST 4206,337540
#define  RCC_APB2RSTR_TIM15RST 4207,337637
#define  RCC_APB2RSTR_TIM16RST 4208,337733
#define  RCC_APB2RSTR_TIM17RST 4209,337829
#define  RCC_APB1RSTR_TIM2RST 4212,338011
#define  RCC_APB1RSTR_TIM3RST 4213,338109
#define  RCC_APB1RSTR_TIM6RST 4214,338207
#define  RCC_APB1RSTR_TIM7RST 4215,338305
#define  RCC_APB1RSTR_WWDGRST 4216,338403
#define  RCC_APB1RSTR_USART2RST 4217,338509
#define  RCC_APB1RSTR_USART3RST 4218,338607
#define  RCC_APB1RSTR_I2C1RST 4219,338705
#define  RCC_APB1RSTR_CANRST 4220,338801
#define  RCC_APB1RSTR_DAC2RST 4221,338895
#define  RCC_APB1RSTR_PWRRST 4222,338991
#define  RCC_APB1RSTR_DAC1RST 4223,339085
#define  RCC_AHBENR_DMA1EN 4226,339265
#define  RCC_AHBENR_SRAMEN 4227,339367
#define  RCC_AHBENR_FLITFEN 4228,339479
#define  RCC_AHBENR_CRCEN 4229,339582
#define  RCC_AHBENR_GPIOAEN 4230,339683
#define  RCC_AHBENR_GPIOBEN 4231,339786
#define  RCC_AHBENR_GPIOCEN 4232,339889
#define  RCC_AHBENR_GPIODEN 4233,339992
#define  RCC_AHBENR_GPIOFEN 4234,340095
#define  RCC_AHBENR_TSCEN 4235,340198
#define  RCC_AHBENR_ADC12EN 4236,340298
#define  RCC_APB2ENR_SYSCFGEN 4239,340490
#define  RCC_APB2ENR_TIM1EN 4240,340594
#define  RCC_APB2ENR_SPI1EN 4241,340696
#define  RCC_APB2ENR_USART1EN 4242,340798
#define  RCC_APB2ENR_TIM15EN 4243,340902
#define  RCC_APB2ENR_TIM16EN 4244,341005
#define  RCC_APB2ENR_TIM17EN 4245,341108
#define  RCC_APB1ENR_TIM2EN 4248,341296
#define  RCC_APB1ENR_TIM3EN 4249,341401
#define  RCC_APB1ENR_TIM6EN 4250,341506
#define  RCC_APB1ENR_TIM7EN 4251,341611
#define  RCC_APB1ENR_WWDGEN 4252,341716
#define  RCC_APB1ENR_USART2EN 4253,341829
#define  RCC_APB1ENR_USART3EN 4254,341934
#define  RCC_APB1ENR_I2C1EN 4255,342039
#define  RCC_APB1ENR_CANEN 4256,342142
#define  RCC_APB1ENR_DAC2EN 4257,342243
#define  RCC_APB1ENR_PWREN 4258,342346
#define  RCC_APB1ENR_DAC1EN 4259,342447
#define  RCC_BDCR_LSE 4262,342634
#define  RCC_BDCR_LSEON 4263,342759
#define  RCC_BDCR_LSERDY 4264,342880
#define  RCC_BDCR_LSEBYP 4265,343000
#define  RCC_BDCR_LSEDRV 4267,343123
#define  RCC_BDCR_LSEDRV_0 4268,343252
#define  RCC_BDCR_LSEDRV_1 4269,343342
#define  RCC_BDCR_RTCSEL 4271,343434
#define  RCC_BDCR_RTCSEL_0 4272,343564
#define  RCC_BDCR_RTCSEL_1 4273,343654
#define  RCC_BDCR_RTCSEL_NOCLOCK 4276,343773
#define  RCC_BDCR_RTCSEL_LSE 4277,343866
#define  RCC_BDCR_RTCSEL_LSI 4278,343989
#define  RCC_BDCR_RTCSEL_HSE 4279,344112
#define  RCC_BDCR_RTCEN 4281,344251
#define  RCC_BDCR_BDRST 4282,344352
#define  RCC_CSR_LSION 4285,344550
#define  RCC_CSR_LSIRDY 4286,344671
#define  RCC_CSR_RMVF 4287,344791
#define  RCC_CSR_OBLRSTF 4288,344893
#define  RCC_CSR_PINRSTF 4289,344992
#define  RCC_CSR_PORRSTF 4290,345091
#define  RCC_CSR_SFTRSTF 4291,345194
#define  RCC_CSR_IWDGRSTF 4292,345298
#define  RCC_CSR_WWDGRSTF 4293,345414
#define  RCC_CSR_LPWRRSTF 4294,345525
#define  RCC_AHBRSTR_GPIOARST 4297,345714
#define  RCC_AHBRSTR_GPIOBRST 4298,345811
#define  RCC_AHBRSTR_GPIOCRST 4299,345908
#define  RCC_AHBRSTR_GPIODRST 4300,346005
#define  RCC_AHBRSTR_GPIOFRST 4301,346102
#define  RCC_AHBRSTR_TSCRST 4302,346199
#define  RCC_AHBRSTR_ADC12RST 4303,346294
#define  RCC_CFGR2_PREDIV 4307,346511
#define  RCC_CFGR2_PREDIV_0 4308,346612
#define  RCC_CFGR2_PREDIV_1 4309,346702
#define  RCC_CFGR2_PREDIV_2 4310,346792
#define  RCC_CFGR2_PREDIV_3 4311,346882
#define  RCC_CFGR2_PREDIV_DIV1 4313,346974
#define  RCC_CFGR2_PREDIV_DIV2 4314,347089
#define  RCC_CFGR2_PREDIV_DIV3 4315,347205
#define  RCC_CFGR2_PREDIV_DIV4 4316,347321
#define  RCC_CFGR2_PREDIV_DIV5 4317,347437
#define  RCC_CFGR2_PREDIV_DIV6 4318,347553
#define  RCC_CFGR2_PREDIV_DIV7 4319,347669
#define  RCC_CFGR2_PREDIV_DIV8 4320,347785
#define  RCC_CFGR2_PREDIV_DIV9 4321,347901
#define  RCC_CFGR2_PREDIV_DIV10 4322,348017
#define  RCC_CFGR2_PREDIV_DIV11 4323,348134
#define  RCC_CFGR2_PREDIV_DIV12 4324,348251
#define  RCC_CFGR2_PREDIV_DIV13 4325,348368
#define  RCC_CFGR2_PREDIV_DIV14 4326,348485
#define  RCC_CFGR2_PREDIV_DIV15 4327,348602
#define  RCC_CFGR2_PREDIV_DIV16 4328,348719
#define  RCC_CFGR2_ADCPRE12 4331,348870
#define  RCC_CFGR2_ADCPRE12_0 4332,348973
#define  RCC_CFGR2_ADCPRE12_1 4333,349063
#define  RCC_CFGR2_ADCPRE12_2 4334,349153
#define  RCC_CFGR2_ADCPRE12_3 4335,349243
#define  RCC_CFGR2_ADCPRE12_4 4336,349333
#define  RCC_CFGR2_ADCPRE12_NO 4338,349425
#define  RCC_CFGR2_ADCPRE12_DIV1 4339,349555
#define  RCC_CFGR2_ADCPRE12_DIV2 4340,349668
#define  RCC_CFGR2_ADCPRE12_DIV4 4341,349781
#define  RCC_CFGR2_ADCPRE12_DIV6 4342,349894
#define  RCC_CFGR2_ADCPRE12_DIV8 4343,350007
#define  RCC_CFGR2_ADCPRE12_DIV10 4344,350120
#define  RCC_CFGR2_ADCPRE12_DIV12 4345,350234
#define  RCC_CFGR2_ADCPRE12_DIV16 4346,350348
#define  RCC_CFGR2_ADCPRE12_DIV32 4347,350462
#define  RCC_CFGR2_ADCPRE12_DIV64 4348,350576
#define  RCC_CFGR2_ADCPRE12_DIV128 4349,350690
#define  RCC_CFGR2_ADCPRE12_DIV256 4350,350805
#define  RCC_CFGR3_USART1SW 4353,351004
#define  RCC_CFGR3_USART1SW_0 4354,351107
#define  RCC_CFGR3_USART1SW_1 4355,351197
#define  RCC_CFGR3_USART1SW_PCLK1 4357,351289
#define  RCC_CFGR3_USART1SW_SYSCLK 4358,351413
#define  RCC_CFGR3_USART1SW_LSE 4359,351542
#define  RCC_CFGR3_USART1SW_HSI 4360,351675
#define  RCC_CFGR3_USART1SW_PCLK 4362,351830
#define  RCC_CFGR3_I2CSW 4364,351903
#define  RCC_CFGR3_I2C1SW 4365,351998
#define  RCC_CFGR3_I2C1SW_HSI 4367,352096
#define  RCC_CFGR3_I2C1SW_SYSCLK 4368,352227
#define  RCC_CFGR3_TIMSW 4369,352354
#define  RCC_CFGR3_TIM1SW 4370,352449
#define  RCC_CFGR3_TIM1SW_HCLK 4371,352545
#define  RCC_CFGR3_TIM1SW_PLL 4372,352660
#define  RCC_CFGR3_USART2SW 4374,352782
#define  RCC_CFGR3_USART2SW_0 4375,352885
#define  RCC_CFGR3_USART2SW_1 4376,352975
#define  RCC_CFGR3_USART2SW_PCLK 4378,353067
#define  RCC_CFGR3_USART2SW_SYSCLK 4379,353191
#define  RCC_CFGR3_USART2SW_LSE 4380,353320
#define  RCC_CFGR3_USART2SW_HSI 4381,353453
#define  RCC_CFGR3_USART3SW 4383,353588
#define  RCC_CFGR3_USART3SW_0 4384,353691
#define  RCC_CFGR3_USART3SW_1 4385,353781
#define  RCC_CFGR3_USART3SW_PCLK 4387,353873
#define  RCC_CFGR3_USART3SW_SYSCLK 4388,353997
#define  RCC_CFGR3_USART3SW_LSE 4389,354126
#define  RCC_CFGR3_USART3SW_HSI 4390,354259
#define RTC_TR_PM 4398,354886
#define RTC_TR_HT 4399,354955
#define RTC_TR_HT_0 4400,355024
#define RTC_TR_HT_1 4401,355093
#define RTC_TR_HU 4402,355162
#define RTC_TR_HU_0 4403,355231
#define RTC_TR_HU_1 4404,355300
#define RTC_TR_HU_2 4405,355369
#define RTC_TR_HU_3 4406,355438
#define RTC_TR_MNT 4407,355507
#define RTC_TR_MNT_0 4408,355576
#define RTC_TR_MNT_1 4409,355645
#define RTC_TR_MNT_2 4410,355714
#define RTC_TR_MNU 4411,355783
#define RTC_TR_MNU_0 4412,355852
#define RTC_TR_MNU_1 4413,355921
#define RTC_TR_MNU_2 4414,355990
#define RTC_TR_MNU_3 4415,356059
#define RTC_TR_ST 4416,356128
#define RTC_TR_ST_0 4417,356197
#define RTC_TR_ST_1 4418,356266
#define RTC_TR_ST_2 4419,356335
#define RTC_TR_SU 4420,356404
#define RTC_TR_SU_0 4421,356473
#define RTC_TR_SU_1 4422,356542
#define RTC_TR_SU_2 4423,356611
#define RTC_TR_SU_3 4424,356680
#define RTC_DR_YT 4427,356833
#define RTC_DR_YT_0 4428,356902
#define RTC_DR_YT_1 4429,356971
#define RTC_DR_YT_2 4430,357040
#define RTC_DR_YT_3 4431,357109
#define RTC_DR_YU 4432,357178
#define RTC_DR_YU_0 4433,357247
#define RTC_DR_YU_1 4434,357316
#define RTC_DR_YU_2 4435,357385
#define RTC_DR_YU_3 4436,357454
#define RTC_DR_WDU 4437,357523
#define RTC_DR_WDU_0 4438,357592
#define RTC_DR_WDU_1 4439,357661
#define RTC_DR_WDU_2 4440,357730
#define RTC_DR_MT 4441,357799
#define RTC_DR_MU 4442,357868
#define RTC_DR_MU_0 4443,357937
#define RTC_DR_MU_1 4444,358006
#define RTC_DR_MU_2 4445,358075
#define RTC_DR_MU_3 4446,358144
#define RTC_DR_DT 4447,358213
#define RTC_DR_DT_0 4448,358282
#define RTC_DR_DT_1 4449,358351
#define RTC_DR_DU 4450,358420
#define RTC_DR_DU_0 4451,358489
#define RTC_DR_DU_1 4452,358558
#define RTC_DR_DU_2 4453,358627
#define RTC_DR_DU_3 4454,358696
#define RTC_CR_COE 4457,358849
#define RTC_CR_OSEL 4458,358918
#define RTC_CR_OSEL_0 4459,358987
#define RTC_CR_OSEL_1 4460,359056
#define RTC_CR_POL 4461,359125
#define RTC_CR_COSEL 4462,359194
#define RTC_CR_BCK 4463,359263
#define RTC_CR_SUB1H 4464,359332
#define RTC_CR_ADD1H 4465,359401
#define RTC_CR_TSIE 4466,359470
#define RTC_CR_WUTIE 4467,359539
#define RTC_CR_ALRBIE 4468,359608
#define RTC_CR_ALRAIE 4469,359677
#define RTC_CR_TSE 4470,359746
#define RTC_CR_WUTE 4471,359815
#define RTC_CR_ALRBE 4472,359884
#define RTC_CR_ALRAE 4473,359953
#define RTC_CR_FMT 4474,360022
#define RTC_CR_BYPSHAD 4475,360091
#define RTC_CR_REFCKON 4476,360160
#define RTC_CR_TSEDGE 4477,360229
#define RTC_CR_WUCKSEL 4478,360298
#define RTC_CR_WUCKSEL_0 4479,360367
#define RTC_CR_WUCKSEL_1 4480,360436
#define RTC_CR_WUCKSEL_2 4481,360505
#define RTC_ISR_RECALPF 4484,360658
#define RTC_ISR_TAMP3F 4485,360727
#define RTC_ISR_TAMP2F 4486,360796
#define RTC_ISR_TAMP1F 4487,360865
#define RTC_ISR_TSOVF 4488,360934
#define RTC_ISR_TSF 4489,361003
#define RTC_ISR_WUTF 4490,361072
#define RTC_ISR_ALRBF 4491,361141
#define RTC_ISR_ALRAF 4492,361210
#define RTC_ISR_INIT 4493,361279
#define RTC_ISR_INITF 4494,361348
#define RTC_ISR_RSF 4495,361417
#define RTC_ISR_INITS 4496,361486
#define RTC_ISR_SHPF 4497,361555
#define RTC_ISR_WUTWF 4498,361624
#define RTC_ISR_ALRBWF 4499,361693
#define RTC_ISR_ALRAWF 4500,361762
#define RTC_PRER_PREDIV_A 4503,361915
#define RTC_PRER_PREDIV_S 4504,361984
#define RTC_WUTR_WUT 4507,362137
#define RTC_ALRMAR_MSK4 4510,362290
#define RTC_ALRMAR_WDSEL 4511,362359
#define RTC_ALRMAR_DT 4512,362428
#define RTC_ALRMAR_DT_0 4513,362497
#define RTC_ALRMAR_DT_1 4514,362566
#define RTC_ALRMAR_DU 4515,362635
#define RTC_ALRMAR_DU_0 4516,362704
#define RTC_ALRMAR_DU_1 4517,362773
#define RTC_ALRMAR_DU_2 4518,362842
#define RTC_ALRMAR_DU_3 4519,362911
#define RTC_ALRMAR_MSK3 4520,362980
#define RTC_ALRMAR_PM 4521,363049
#define RTC_ALRMAR_HT 4522,363118
#define RTC_ALRMAR_HT_0 4523,363187
#define RTC_ALRMAR_HT_1 4524,363256
#define RTC_ALRMAR_HU 4525,363325
#define RTC_ALRMAR_HU_0 4526,363394
#define RTC_ALRMAR_HU_1 4527,363463
#define RTC_ALRMAR_HU_2 4528,363532
#define RTC_ALRMAR_HU_3 4529,363601
#define RTC_ALRMAR_MSK2 4530,363670
#define RTC_ALRMAR_MNT 4531,363739
#define RTC_ALRMAR_MNT_0 4532,363808
#define RTC_ALRMAR_MNT_1 4533,363877
#define RTC_ALRMAR_MNT_2 4534,363946
#define RTC_ALRMAR_MNU 4535,364015
#define RTC_ALRMAR_MNU_0 4536,364084
#define RTC_ALRMAR_MNU_1 4537,364153
#define RTC_ALRMAR_MNU_2 4538,364222
#define RTC_ALRMAR_MNU_3 4539,364291
#define RTC_ALRMAR_MSK1 4540,364360
#define RTC_ALRMAR_ST 4541,364429
#define RTC_ALRMAR_ST_0 4542,364498
#define RTC_ALRMAR_ST_1 4543,364567
#define RTC_ALRMAR_ST_2 4544,364636
#define RTC_ALRMAR_SU 4545,364705
#define RTC_ALRMAR_SU_0 4546,364774
#define RTC_ALRMAR_SU_1 4547,364843
#define RTC_ALRMAR_SU_2 4548,364912
#define RTC_ALRMAR_SU_3 4549,364981
#define RTC_ALRMBR_MSK4 4552,365134
#define RTC_ALRMBR_WDSEL 4553,365203
#define RTC_ALRMBR_DT 4554,365272
#define RTC_ALRMBR_DT_0 4555,365341
#define RTC_ALRMBR_DT_1 4556,365410
#define RTC_ALRMBR_DU 4557,365479
#define RTC_ALRMBR_DU_0 4558,365548
#define RTC_ALRMBR_DU_1 4559,365617
#define RTC_ALRMBR_DU_2 4560,365686
#define RTC_ALRMBR_DU_3 4561,365755
#define RTC_ALRMBR_MSK3 4562,365824
#define RTC_ALRMBR_PM 4563,365893
#define RTC_ALRMBR_HT 4564,365962
#define RTC_ALRMBR_HT_0 4565,366031
#define RTC_ALRMBR_HT_1 4566,366100
#define RTC_ALRMBR_HU 4567,366169
#define RTC_ALRMBR_HU_0 4568,366238
#define RTC_ALRMBR_HU_1 4569,366307
#define RTC_ALRMBR_HU_2 4570,366376
#define RTC_ALRMBR_HU_3 4571,366445
#define RTC_ALRMBR_MSK2 4572,366514
#define RTC_ALRMBR_MNT 4573,366583
#define RTC_ALRMBR_MNT_0 4574,366652
#define RTC_ALRMBR_MNT_1 4575,366721
#define RTC_ALRMBR_MNT_2 4576,366790
#define RTC_ALRMBR_MNU 4577,366859
#define RTC_ALRMBR_MNU_0 4578,366928
#define RTC_ALRMBR_MNU_1 4579,366997
#define RTC_ALRMBR_MNU_2 4580,367066
#define RTC_ALRMBR_MNU_3 4581,367135
#define RTC_ALRMBR_MSK1 4582,367204
#define RTC_ALRMBR_ST 4583,367273
#define RTC_ALRMBR_ST_0 4584,367342
#define RTC_ALRMBR_ST_1 4585,367411
#define RTC_ALRMBR_ST_2 4586,367480
#define RTC_ALRMBR_SU 4587,367549
#define RTC_ALRMBR_SU_0 4588,367618
#define RTC_ALRMBR_SU_1 4589,367687
#define RTC_ALRMBR_SU_2 4590,367756
#define RTC_ALRMBR_SU_3 4591,367825
#define RTC_WPR_KEY 4594,367978
#define RTC_SSR_SS 4597,368131
#define RTC_SHIFTR_SUBFS 4600,368284
#define RTC_SHIFTR_ADD1S 4601,368353
#define RTC_TSTR_PM 4604,368506
#define RTC_TSTR_HT 4605,368575
#define RTC_TSTR_HT_0 4606,368644
#define RTC_TSTR_HT_1 4607,368713
#define RTC_TSTR_HU 4608,368782
#define RTC_TSTR_HU_0 4609,368851
#define RTC_TSTR_HU_1 4610,368920
#define RTC_TSTR_HU_2 4611,368989
#define RTC_TSTR_HU_3 4612,369058
#define RTC_TSTR_MNT 4613,369127
#define RTC_TSTR_MNT_0 4614,369196
#define RTC_TSTR_MNT_1 4615,369265
#define RTC_TSTR_MNT_2 4616,369334
#define RTC_TSTR_MNU 4617,369403
#define RTC_TSTR_MNU_0 4618,369472
#define RTC_TSTR_MNU_1 4619,369541
#define RTC_TSTR_MNU_2 4620,369610
#define RTC_TSTR_MNU_3 4621,369679
#define RTC_TSTR_ST 4622,369748
#define RTC_TSTR_ST_0 4623,369817
#define RTC_TSTR_ST_1 4624,369886
#define RTC_TSTR_ST_2 4625,369955
#define RTC_TSTR_SU 4626,370024
#define RTC_TSTR_SU_0 4627,370093
#define RTC_TSTR_SU_1 4628,370162
#define RTC_TSTR_SU_2 4629,370231
#define RTC_TSTR_SU_3 4630,370300
#define RTC_TSDR_WDU 4633,370453
#define RTC_TSDR_WDU_0 4634,370522
#define RTC_TSDR_WDU_1 4635,370591
#define RTC_TSDR_WDU_2 4636,370660
#define RTC_TSDR_MT 4637,370729
#define RTC_TSDR_MU 4638,370798
#define RTC_TSDR_MU_0 4639,370867
#define RTC_TSDR_MU_1 4640,370936
#define RTC_TSDR_MU_2 4641,371005
#define RTC_TSDR_MU_3 4642,371074
#define RTC_TSDR_DT 4643,371143
#define RTC_TSDR_DT_0 4644,371212
#define RTC_TSDR_DT_1 4645,371281
#define RTC_TSDR_DU 4646,371350
#define RTC_TSDR_DU_0 4647,371419
#define RTC_TSDR_DU_1 4648,371488
#define RTC_TSDR_DU_2 4649,371557
#define RTC_TSDR_DU_3 4650,371626
#define RTC_TSSSR_SS 4653,371779
#define RTC_CALR_CALP 4656,371931
#define RTC_CALR_CALW8 4657,372000
#define RTC_CALR_CALW16 4658,372069
#define RTC_CALR_CALM 4659,372138
#define RTC_CALR_CALM_0 4660,372207
#define RTC_CALR_CALM_1 4661,372276
#define RTC_CALR_CALM_2 4662,372345
#define RTC_CALR_CALM_3 4663,372414
#define RTC_CALR_CALM_4 4664,372483
#define RTC_CALR_CALM_5 4665,372552
#define RTC_CALR_CALM_6 4666,372621
#define RTC_CALR_CALM_7 4667,372690
#define RTC_CALR_CALM_8 4668,372759
#define RTC_TAFCR_ALARMOUTTYPE 4671,372912
#define RTC_TAFCR_TAMPPUDIS 4672,372981
#define RTC_TAFCR_TAMPPRCH 4673,373050
#define RTC_TAFCR_TAMPPRCH_0 4674,373119
#define RTC_TAFCR_TAMPPRCH_1 4675,373188
#define RTC_TAFCR_TAMPFLT 4676,373257
#define RTC_TAFCR_TAMPFLT_0 4677,373326
#define RTC_TAFCR_TAMPFLT_1 4678,373395
#define RTC_TAFCR_TAMPFREQ 4679,373464
#define RTC_TAFCR_TAMPFREQ_0 4680,373533
#define RTC_TAFCR_TAMPFREQ_1 4681,373602
#define RTC_TAFCR_TAMPFREQ_2 4682,373671
#define RTC_TAFCR_TAMPTS 4683,373740
#define RTC_TAFCR_TAMP3TRG 4684,373809
#define RTC_TAFCR_TAMP3E 4685,373878
#define RTC_TAFCR_TAMP2TRG 4686,373947
#define RTC_TAFCR_TAMP2E 4687,374016
#define RTC_TAFCR_TAMPIE 4688,374085
#define RTC_TAFCR_TAMP1TRG 4689,374154
#define RTC_TAFCR_TAMP1E 4690,374223
#define RTC_ALRMASSR_MASKSS 4693,374376
#define RTC_ALRMASSR_MASKSS_0 4694,374445
#define RTC_ALRMASSR_MASKSS_1 4695,374514
#define RTC_ALRMASSR_MASKSS_2 4696,374583
#define RTC_ALRMASSR_MASKSS_3 4697,374652
#define RTC_ALRMASSR_SS 4698,374721
#define RTC_ALRMBSSR_MASKSS 4701,374874
#define RTC_ALRMBSSR_MASKSS_0 4702,374943
#define RTC_ALRMBSSR_MASKSS_1 4703,375012
#define RTC_ALRMBSSR_MASKSS_2 4704,375081
#define RTC_ALRMBSSR_MASKSS_3 4705,375150
#define RTC_ALRMBSSR_SS 4706,375219
#define RTC_BKP0R 4709,375372
#define RTC_BKP1R 4712,375525
#define RTC_BKP2R 4715,375678
#define RTC_BKP3R 4718,375831
#define RTC_BKP4R 4721,375984
#define RTC_BKP_NUMBER 4724,376137
#define  SPI_CR1_CPHA 4732,376679
#define  SPI_CR1_CPOL 4733,376775
#define  SPI_CR1_MSTR 4734,376874
#define  SPI_CR1_BR 4735,376975
#define  SPI_CR1_BR_0 4736,377092
#define  SPI_CR1_BR_1 4737,377182
#define  SPI_CR1_BR_2 4738,377272
#define  SPI_CR1_SPE 4739,377362
#define  SPI_CR1_LSBFIRST 4740,377457
#define  SPI_CR1_SSI 4741,377554
#define  SPI_CR1_SSM 4742,377660
#define  SPI_CR1_RXONLY 4743,377770
#define  SPI_CR1_CRCL 4744,377867
#define  SPI_CR1_CRCNEXT 4745,377962
#define  SPI_CR1_CRCEN 4746,378064
#define  SPI_CR1_BIDIOE 4747,378180
#define  SPI_CR1_BIDIMODE 4748,378300
#define  SPI_CR2_RXDMAEN 4751,378499
#define  SPI_CR2_TXDMAEN 4752,378604
#define  SPI_CR2_SSOE 4753,378709
#define  SPI_CR2_NSSP 4754,378810
#define  SPI_CR2_FRF 4755,378922
#define  SPI_CR2_ERRIE 4756,379026
#define  SPI_CR2_RXNEIE 4757,379133
#define  SPI_CR2_TXEIE 4758,379254
#define  SPI_CR2_DS 4759,379371
#define  SPI_CR2_DS_0 4760,379473
#define  SPI_CR2_DS_1 4761,379563
#define  SPI_CR2_DS_2 4762,379653
#define  SPI_CR2_DS_3 4763,379743
#define  SPI_CR2_FRXTH 4764,379833
#define  SPI_CR2_LDMARX 4765,379942
#define  SPI_CR2_LDMATX 4766,380058
#define  SPI_SR_RXNE 4769,380261
#define  SPI_SR_TXE 4770,380370
#define  SPI_SR_CHSIDE 4771,380476
#define  SPI_SR_UDR 4772,380573
#define  SPI_SR_CRCERR 4773,380671
#define  SPI_SR_MODF 4774,380770
#define  SPI_SR_OVR 4775,380865
#define  SPI_SR_BSY 4776,380962
#define  SPI_SR_FRE 4777,381056
#define  SPI_SR_FRLVL 4778,381162
#define  SPI_SR_FRLVL_0 4779,381267
#define  SPI_SR_FRLVL_1 4780,381357
#define  SPI_SR_FTLVL 4781,381447
#define  SPI_SR_FTLVL_0 4782,381555
#define  SPI_SR_FTLVL_1 4783,381645
#define  SPI_DR_DR 4786,381819
#define  SPI_CRCPR_CRCPOLY 4789,382001
#define  SPI_RXCRCR_RXCRC 4792,382193
#define  SPI_TXCRCR_TXCRC 4795,382377
#define SYSCFG_CFGR1_MEM_MODE 4803,382970
#define SYSCFG_CFGR1_MEM_MODE_0 4804,383073
#define SYSCFG_CFGR1_MEM_MODE_1 4805,383155
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 4806,383237
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 4807,383336
#define SYSCFG_CFGR1_DMA_RMP 4808,383432
#define SYSCFG_CFGR1_TIM16_DMA_RMP 4809,383523
#define SYSCFG_CFGR1_TIM17_DMA_RMP 4810,383618
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 4811,383713
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 4812,383818
#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP 4813,383923
#define SYSCFG_CFGR1_I2C_PB6_FMP 4814,384018
#define SYSCFG_CFGR1_I2C_PB7_FMP 4815,384117
#define SYSCFG_CFGR1_I2C_PB8_FMP 4816,384216
#define SYSCFG_CFGR1_I2C_PB9_FMP 4817,384315
#define SYSCFG_CFGR1_I2C1_FMP 4818,384414
#define SYSCFG_CFGR1_ENCODER_MODE 4819,384510
#define SYSCFG_CFGR1_ENCODER_MODE_0 4820,384599
#define SYSCFG_CFGR1_ENCODER_MODE_1 4821,384690
#define SYSCFG_CFGR1_FPU_IE 4822,384781
#define SYSCFG_CFGR1_FPU_IE_0 4823,384894
#define SYSCFG_CFGR1_FPU_IE_1 4824,385009
#define SYSCFG_CFGR1_FPU_IE_2 4825,385124
#define SYSCFG_CFGR1_FPU_IE_3 4826,385239
#define SYSCFG_CFGR1_FPU_IE_4 4827,385354
#define SYSCFG_CFGR1_FPU_IE_5 4828,385469
#define SYSCFG_RCR_PAGE0 4831,385668
#define SYSCFG_RCR_PAGE1 4832,385769
#define SYSCFG_RCR_PAGE2 4833,385870
#define SYSCFG_RCR_PAGE3 4834,385971
#define SYSCFG_EXTICR1_EXTI0 4837,386156
#define SYSCFG_EXTICR1_EXTI1 4838,386249
#define SYSCFG_EXTICR1_EXTI2 4839,386342
#define SYSCFG_EXTICR1_EXTI3 4840,386435
#define SYSCFG_EXTICR1_EXTI0_PA 4845,386576
#define SYSCFG_EXTICR1_EXTI0_PB 4846,386658
#define SYSCFG_EXTICR1_EXTI0_PC 4847,386740
#define SYSCFG_EXTICR1_EXTI0_PD 4848,386822
#define SYSCFG_EXTICR1_EXTI0_PE 4849,386904
#define SYSCFG_EXTICR1_EXTI0_PF 4850,386986
#define SYSCFG_EXTICR1_EXTI1_PA 4855,387116
#define SYSCFG_EXTICR1_EXTI1_PB 4856,387198
#define SYSCFG_EXTICR1_EXTI1_PC 4857,387280
#define SYSCFG_EXTICR1_EXTI1_PD 4858,387362
#define SYSCFG_EXTICR1_EXTI1_PE 4859,387444
#define SYSCFG_EXTICR1_EXTI1_PF 4860,387526
#define SYSCFG_EXTICR1_EXTI2_PA 4865,387656
#define SYSCFG_EXTICR1_EXTI2_PB 4866,387738
#define SYSCFG_EXTICR1_EXTI2_PC 4867,387820
#define SYSCFG_EXTICR1_EXTI2_PD 4868,387902
#define SYSCFG_EXTICR1_EXTI2_PE 4869,387984
#define SYSCFG_EXTICR1_EXTI2_PF 4870,388066
#define SYSCFG_EXTICR1_EXTI3_PA 4875,388196
#define SYSCFG_EXTICR1_EXTI3_PB 4876,388278
#define SYSCFG_EXTICR1_EXTI3_PC 4877,388360
#define SYSCFG_EXTICR1_EXTI3_PD 4878,388442
#define SYSCFG_EXTICR1_EXTI3_PE 4879,388524
#define SYSCFG_EXTICR2_EXTI4 4882,388690
#define SYSCFG_EXTICR2_EXTI5 4883,388783
#define SYSCFG_EXTICR2_EXTI6 4884,388876
#define SYSCFG_EXTICR2_EXTI7 4885,388969
#define SYSCFG_EXTICR2_EXTI4_PA 4890,389110
#define SYSCFG_EXTICR2_EXTI4_PB 4891,389192
#define SYSCFG_EXTICR2_EXTI4_PC 4892,389274
#define SYSCFG_EXTICR2_EXTI4_PD 4893,389356
#define SYSCFG_EXTICR2_EXTI4_PE 4894,389438
#define SYSCFG_EXTICR2_EXTI4_PF 4895,389520
#define SYSCFG_EXTICR2_EXTI5_PA 4900,389650
#define SYSCFG_EXTICR2_EXTI5_PB 4901,389732
#define SYSCFG_EXTICR2_EXTI5_PC 4902,389814
#define SYSCFG_EXTICR2_EXTI5_PD 4903,389896
#define SYSCFG_EXTICR2_EXTI5_PE 4904,389978
#define SYSCFG_EXTICR2_EXTI5_PF 4905,390060
#define SYSCFG_EXTICR2_EXTI6_PA 4910,390190
#define SYSCFG_EXTICR2_EXTI6_PB 4911,390272
#define SYSCFG_EXTICR2_EXTI6_PC 4912,390354
#define SYSCFG_EXTICR2_EXTI6_PD 4913,390436
#define SYSCFG_EXTICR2_EXTI6_PE 4914,390518
#define SYSCFG_EXTICR2_EXTI6_PF 4915,390600
#define SYSCFG_EXTICR2_EXTI7_PA 4920,390730
#define SYSCFG_EXTICR2_EXTI7_PB 4921,390812
#define SYSCFG_EXTICR2_EXTI7_PC 4922,390894
#define SYSCFG_EXTICR2_EXTI7_PD 4923,390976
#define SYSCFG_EXTICR2_EXTI7_PE 4924,391058
#define SYSCFG_EXTICR3_EXTI8 4927,391224
#define SYSCFG_EXTICR3_EXTI9 4928,391317
#define SYSCFG_EXTICR3_EXTI10 4929,391410
#define SYSCFG_EXTICR3_EXTI11 4930,391504
#define SYSCFG_EXTICR3_EXTI8_PA 4935,391646
#define SYSCFG_EXTICR3_EXTI8_PB 4936,391728
#define SYSCFG_EXTICR3_EXTI8_PC 4937,391810
#define SYSCFG_EXTICR3_EXTI8_PD 4938,391892
#define SYSCFG_EXTICR3_EXTI8_PE 4939,391974
#define SYSCFG_EXTICR3_EXTI9_PA 4944,392104
#define SYSCFG_EXTICR3_EXTI9_PB 4945,392186
#define SYSCFG_EXTICR3_EXTI9_PC 4946,392268
#define SYSCFG_EXTICR3_EXTI9_PD 4947,392350
#define SYSCFG_EXTICR3_EXTI9_PE 4948,392432
#define SYSCFG_EXTICR3_EXTI9_PF 4949,392514
#define SYSCFG_EXTICR3_EXTI10_PA 4954,392645
#define SYSCFG_EXTICR3_EXTI10_PB 4955,392728
#define SYSCFG_EXTICR3_EXTI10_PC 4956,392811
#define SYSCFG_EXTICR3_EXTI10_PD 4957,392894
#define SYSCFG_EXTICR3_EXTI10_PE 4958,392977
#define SYSCFG_EXTICR3_EXTI10_PF 4959,393060
#define SYSCFG_EXTICR3_EXTI11_PA 4964,393192
#define SYSCFG_EXTICR3_EXTI11_PB 4965,393275
#define SYSCFG_EXTICR3_EXTI11_PC 4966,393358
#define SYSCFG_EXTICR3_EXTI11_PD 4967,393441
#define SYSCFG_EXTICR3_EXTI11_PE 4968,393524
#define SYSCFG_EXTICR4_EXTI12 4971,393693
#define SYSCFG_EXTICR4_EXTI13 4972,393787
#define SYSCFG_EXTICR4_EXTI14 4973,393881
#define SYSCFG_EXTICR4_EXTI15 4974,393975
#define SYSCFG_EXTICR4_EXTI12_PA 4979,394118
#define SYSCFG_EXTICR4_EXTI12_PB 4980,394201
#define SYSCFG_EXTICR4_EXTI12_PC 4981,394284
#define SYSCFG_EXTICR4_EXTI12_PD 4982,394367
#define SYSCFG_EXTICR4_EXTI12_PE 4983,394450
#define SYSCFG_EXTICR4_EXTI13_PA 4988,394582
#define SYSCFG_EXTICR4_EXTI13_PB 4989,394665
#define SYSCFG_EXTICR4_EXTI13_PC 4990,394748
#define SYSCFG_EXTICR4_EXTI13_PD 4991,394831
#define SYSCFG_EXTICR4_EXTI13_PE 4992,394914
#define SYSCFG_EXTICR4_EXTI14_PA 4997,395046
#define SYSCFG_EXTICR4_EXTI14_PB 4998,395129
#define SYSCFG_EXTICR4_EXTI14_PC 4999,395212
#define SYSCFG_EXTICR4_EXTI14_PD 5000,395295
#define SYSCFG_EXTICR4_EXTI14_PE 5001,395378
#define SYSCFG_EXTICR4_EXTI15_PA 5006,395510
#define SYSCFG_EXTICR4_EXTI15_PB 5007,395593
#define SYSCFG_EXTICR4_EXTI15_PC 5008,395676
#define SYSCFG_EXTICR4_EXTI15_PD 5009,395759
#define SYSCFG_EXTICR4_EXTI15_PE 5010,395842
#define SYSCFG_CFGR2_LOCKUP_LOCK 5013,396008
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5014,396172
#define SYSCFG_CFGR2_PVD_LOCK 5015,396323
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5016,396518
#define SYSCFG_CFGR2_SRAM_PE 5017,396639
#define SYSCFG_CFGR3_DMA_RMP 5020,396825
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP 5021,396919
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0 5022,397016
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1 5023,397119
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP 5024,397222
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0 5025,397319
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1 5026,397422
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP 5027,397525
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0 5028,397622
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1 5029,397725
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP 5030,397828
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0 5031,397925
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1 5032,398028
#define SYSCFG_CFGR3_ADC2_DMA_RMP 5033,398131
#define SYSCFG_CFGR3_ADC2_DMA_RMP_0 5034,398225
#define SYSCFG_CFGR3_ADC2_DMA_RMP_1 5035,398325
#define  TIM_CR1_CEN 5043,398919
#define  TIM_CR1_UDIS 5044,399021
#define  TIM_CR1_URS 5045,399123
#define  TIM_CR1_OPM 5046,399232
#define  TIM_CR1_DIR 5047,399334
#define  TIM_CR1_CMS 5049,399433
#define  TIM_CR1_CMS_0 5050,399566
#define  TIM_CR1_CMS_1 5051,399659
#define  TIM_CR1_ARPE 5053,399754
#define  TIM_CR1_CKD 5055,399870
#define  TIM_CR1_CKD_0 5056,399988
#define  TIM_CR1_CKD_1 5057,400081
#define  TIM_CR1_UIFREMAP 5059,400176
#define  TIM_CR2_CCPC 5062,400375
#define  TIM_CR2_CCUS 5063,400496
#define  TIM_CR2_CCDS 5064,400624
#define  TIM_CR2_MMS 5066,400743
#define  TIM_CR2_MMS_0 5067,400868
#define  TIM_CR2_MMS_1 5068,400961
#define  TIM_CR2_MMS_2 5069,401054
#define  TIM_CR2_TI1S 5071,401149
#define  TIM_CR2_OIS1 5072,401250
#define  TIM_CR2_OIS1N 5073,401370
#define  TIM_CR2_OIS2 5074,401491
#define  TIM_CR2_OIS2N 5075,401611
#define  TIM_CR2_OIS3 5076,401732
#define  TIM_CR2_OIS3N 5077,401852
#define  TIM_CR2_OIS4 5078,401973
#define  TIM_CR2_OIS5 5079,402093
#define  TIM_CR2_OIS6 5080,402213
#define  TIM_CR2_MMS2 5082,402335
#define  TIM_CR2_MMS2_0 5083,402460
#define  TIM_CR2_MMS2_1 5084,402553
#define  TIM_CR2_MMS2_2 5085,402646
#define  TIM_CR2_MMS2_3 5086,402739
#define  TIM_SMCR_SMS 5089,402916
#define  TIM_SMCR_SMS_0 5090,403040
#define  TIM_SMCR_SMS_1 5091,403133
#define  TIM_SMCR_SMS_2 5092,403226
#define  TIM_SMCR_SMS_3 5093,403319
#define  TIM_SMCR_OCCS 5095,403414
#define  TIM_SMCR_TS 5097,403526
#define  TIM_SMCR_TS_0 5098,403646
#define  TIM_SMCR_TS_1 5099,403739
#define  TIM_SMCR_TS_2 5100,403832
#define  TIM_SMCR_MSM 5102,403927
#define  TIM_SMCR_ETF 5104,404034
#define  TIM_SMCR_ETF_0 5105,404161
#define  TIM_SMCR_ETF_1 5106,404254
#define  TIM_SMCR_ETF_2 5107,404347
#define  TIM_SMCR_ETF_3 5108,404440
#define  TIM_SMCR_ETPS 5110,404535
#define  TIM_SMCR_ETPS_0 5111,404666
#define  TIM_SMCR_ETPS_1 5112,404759
#define  TIM_SMCR_ECE 5114,404854
#define  TIM_SMCR_ETP 5115,404963
#define  TIM_DIER_UIE 5118,405160
#define  TIM_DIER_CC1IE 5119,405271
#define  TIM_DIER_CC2IE 5120,405393
#define  TIM_DIER_CC3IE 5121,405515
#define  TIM_DIER_CC4IE 5122,405637
#define  TIM_DIER_COMIE 5123,405759
#define  TIM_DIER_TIE 5124,405867
#define  TIM_DIER_BIE 5125,405979
#define  TIM_DIER_UDE 5126,406089
#define  TIM_DIER_CC1DE 5127,406202
#define  TIM_DIER_CC2DE 5128,406326
#define  TIM_DIER_CC3DE 5129,406450
#define  TIM_DIER_CC4DE 5130,406574
#define  TIM_DIER_COMDE 5131,406698
#define  TIM_DIER_TDE 5132,406808
#define  TIM_SR_UIF 5135,407006
#define  TIM_SR_CC1IF 5136,407115
#define  TIM_SR_CC2IF 5137,407235
#define  TIM_SR_CC3IF 5138,407355
#define  TIM_SR_CC4IF 5139,407475
#define  TIM_SR_COMIF 5140,407595
#define  TIM_SR_TIF 5141,407701
#define  TIM_SR_BIF 5142,407811
#define  TIM_SR_B2IF 5143,407919
#define  TIM_SR_CC1OF 5144,408028
#define  TIM_SR_CC2OF 5145,408150
#define  TIM_SR_CC3OF 5146,408272
#define  TIM_SR_CC4OF 5147,408394
#define  TIM_SR_CC5IF 5148,408516
#define  TIM_SR_CC6IF 5149,408636
#define  TIM_EGR_UG 5152,408840
#define  TIM_EGR_CC1G 5153,408948
#define  TIM_EGR_CC2G 5154,409067
#define  TIM_EGR_CC3G 5155,409186
#define  TIM_EGR_CC4G 5156,409305
#define  TIM_EGR_COMG 5157,409424
#define  TIM_EGR_TG 5158,409556
#define  TIM_EGR_BG 5159,409665
#define  TIM_EGR_B2G 5160,409772
#define  TIM_CCMR1_CC1S 5163,409963
#define  TIM_CCMR1_CC1S_0 5164,410095
#define  TIM_CCMR1_CC1S_1 5165,410188
#define  TIM_CCMR1_OC1FE 5167,410283
#define  TIM_CCMR1_OC1PE 5168,410399
#define  TIM_CCMR1_OC1M 5170,410520
#define  TIM_CCMR1_OC1M_0 5171,410646
#define  TIM_CCMR1_OC1M_1 5172,410739
#define  TIM_CCMR1_OC1M_2 5173,410832
#define  TIM_CCMR1_OC1M_3 5174,410925
#define  TIM_CCMR1_OC1CE 5176,411020
#define  TIM_CCMR1_CC2S 5178,411138
#define  TIM_CCMR1_CC2S_0 5179,411270
#define  TIM_CCMR1_CC2S_1 5180,411363
#define  TIM_CCMR1_OC2FE 5182,411458
#define  TIM_CCMR1_OC2PE 5183,411574
#define  TIM_CCMR1_OC2M 5185,411695
#define  TIM_CCMR1_OC2M_0 5186,411821
#define  TIM_CCMR1_OC2M_1 5187,411914
#define  TIM_CCMR1_OC2M_2 5188,412007
#define  TIM_CCMR1_OC2M_3 5189,412100
#define  TIM_CCMR1_OC2CE 5191,412195
#define  TIM_CCMR1_IC1PSC 5195,412398
#define  TIM_CCMR1_IC1PSC_0 5196,412530
#define  TIM_CCMR1_IC1PSC_1 5197,412623
#define  TIM_CCMR1_IC1F 5199,412718
#define  TIM_CCMR1_IC1F_0 5200,412845
#define  TIM_CCMR1_IC1F_1 5201,412938
#define  TIM_CCMR1_IC1F_2 5202,413031
#define  TIM_CCMR1_IC1F_3 5203,413124
#define  TIM_CCMR1_IC2PSC 5205,413219
#define  TIM_CCMR1_IC2PSC_0 5206,413351
#define  TIM_CCMR1_IC2PSC_1 5207,413444
#define  TIM_CCMR1_IC2F 5209,413539
#define  TIM_CCMR1_IC2F_0 5210,413666
#define  TIM_CCMR1_IC2F_1 5211,413759
#define  TIM_CCMR1_IC2F_2 5212,413852
#define  TIM_CCMR1_IC2F_3 5213,413945
#define  TIM_CCMR2_CC3S 5216,414122
#define  TIM_CCMR2_CC3S_0 5217,414254
#define  TIM_CCMR2_CC3S_1 5218,414347
#define  TIM_CCMR2_OC3FE 5220,414442
#define  TIM_CCMR2_OC3PE 5221,414558
#define  TIM_CCMR2_OC3M 5223,414679
#define  TIM_CCMR2_OC3M_0 5224,414805
#define  TIM_CCMR2_OC3M_1 5225,414898
#define  TIM_CCMR2_OC3M_2 5226,414991
#define  TIM_CCMR2_OC3M_3 5227,415084
#define  TIM_CCMR2_OC3CE 5229,415179
#define  TIM_CCMR2_CC4S 5231,415298
#define  TIM_CCMR2_CC4S_0 5232,415430
#define  TIM_CCMR2_CC4S_1 5233,415523
#define  TIM_CCMR2_OC4FE 5235,415618
#define  TIM_CCMR2_OC4PE 5236,415734
#define  TIM_CCMR2_OC4M 5238,415855
#define  TIM_CCMR2_OC4M_0 5239,415981
#define  TIM_CCMR2_OC4M_1 5240,416074
#define  TIM_CCMR2_OC4M_2 5241,416167
#define  TIM_CCMR2_OC4M_3 5242,416260
#define  TIM_CCMR2_OC4CE 5244,416355
#define  TIM_CCMR2_IC3PSC 5248,416558
#define  TIM_CCMR2_IC3PSC_0 5249,416694
#define  TIM_CCMR2_IC3PSC_1 5250,416791
#define  TIM_CCMR2_IC3F 5252,416890
#define  TIM_CCMR2_IC3F_0 5253,417021
#define  TIM_CCMR2_IC3F_1 5254,417118
#define  TIM_CCMR2_IC3F_2 5255,417215
#define  TIM_CCMR2_IC3F_3 5256,417312
#define  TIM_CCMR2_IC4PSC 5258,417411
#define  TIM_CCMR2_IC4PSC_0 5259,417547
#define  TIM_CCMR2_IC4PSC_1 5260,417644
#define  TIM_CCMR2_IC4F 5262,417743
#define  TIM_CCMR2_IC4F_0 5263,417874
#define  TIM_CCMR2_IC4F_1 5264,417971
#define  TIM_CCMR2_IC4F_2 5265,418068
#define  TIM_CCMR2_IC4F_3 5266,418165
#define  TIM_CCER_CC1E 5269,418346
#define  TIM_CCER_CC1P 5270,418465
#define  TIM_CCER_CC1NE 5271,418586
#define  TIM_CCER_CC1NP 5272,418719
#define  TIM_CCER_CC2E 5273,418854
#define  TIM_CCER_CC2P 5274,418973
#define  TIM_CCER_CC2NE 5275,419094
#define  TIM_CCER_CC2NP 5276,419227
#define  TIM_CCER_CC3E 5277,419362
#define  TIM_CCER_CC3P 5278,419481
#define  TIM_CCER_CC3NE 5279,419602
#define  TIM_CCER_CC3NP 5280,419735
#define  TIM_CCER_CC4E 5281,419870
#define  TIM_CCER_CC4P 5282,419989
#define  TIM_CCER_CC4NP 5283,420110
#define  TIM_CCER_CC5E 5284,420245
#define  TIM_CCER_CC5P 5285,420364
#define  TIM_CCER_CC6E 5286,420485
#define  TIM_CCER_CC6P 5287,420604
#define  TIM_CNT_CNT 5290,420809
#define  TIM_CNT_UIFCPY 5291,420910
#define  TIM_PSC_PSC 5294,421108
#define  TIM_ARR_ARR 5297,421295
#define  TIM_RCR_REP 5300,421491
#define  TIM_CCR1_CCR1 5303,421687
#define  TIM_CCR2_CCR2 5306,421882
#define  TIM_CCR3_CCR3 5309,422077
#define  TIM_CCR4_CCR4 5312,422272
#define  TIM_CCR5_CCR5 5315,422467
#define  TIM_CCR5_GC5C1 5316,422574
#define  TIM_CCR5_GC5C2 5317,422687
#define  TIM_CCR5_GC5C3 5318,422800
#define  TIM_CCR6_CCR6 5321,422997
#define  TIM_BDTR_DTG 5324,423192
#define  TIM_BDTR_DTG_0 5325,423322
#define  TIM_BDTR_DTG_1 5326,423415
#define  TIM_BDTR_DTG_2 5327,423508
#define  TIM_BDTR_DTG_3 5328,423601
#define  TIM_BDTR_DTG_4 5329,423694
#define  TIM_BDTR_DTG_5 5330,423787
#define  TIM_BDTR_DTG_6 5331,423880
#define  TIM_BDTR_DTG_7 5332,423973
#define  TIM_BDTR_LOCK 5334,424068
#define  TIM_BDTR_LOCK_0 5335,424191
#define  TIM_BDTR_LOCK_1 5336,424284
#define  TIM_BDTR_OSSI 5338,424379
#define  TIM_BDTR_OSSR 5339,424500
#define  TIM_BDTR_BKE 5340,424620
#define  TIM_BDTR_BKP 5341,424731
#define  TIM_BDTR_AOE 5342,424844
#define  TIM_BDTR_MOE 5343,424955
#define  TIM_BDTR_BKF 5345,425063
#define  TIM_BDTR_BK2F 5346,425174
#define  TIM_BDTR_BK2E 5348,425287
#define  TIM_BDTR_BK2P 5349,425398
#define  TIM_DCR_DBA 5352,425595
#define  TIM_DCR_DBA_0 5353,425715
#define  TIM_DCR_DBA_1 5354,425808
#define  TIM_DCR_DBA_2 5355,425901
#define  TIM_DCR_DBA_3 5356,425994
#define  TIM_DCR_DBA_4 5357,426087
#define  TIM_DCR_DBL 5359,426182
#define  TIM_DCR_DBL_0 5360,426302
#define  TIM_DCR_DBL_1 5361,426395
#define  TIM_DCR_DBL_2 5362,426488
#define  TIM_DCR_DBL_3 5363,426581
#define  TIM_DCR_DBL_4 5364,426674
#define  TIM_DMAR_DMAB 5367,426851
#define TIM16_OR_TI1_RMP 5370,427056
#define TIM16_OR_TI1_RMP_0 5371,427183
#define TIM16_OR_TI1_RMP_1 5372,427276
#define TIM1_OR_ETR_RMP 5375,427454
#define TIM1_OR_ETR_RMP_0 5376,427576
#define TIM1_OR_ETR_RMP_1 5377,427669
#define TIM1_OR_ETR_RMP_2 5378,427762
#define TIM1_OR_ETR_RMP_3 5379,427855
#define  TIM_CCMR3_OC5FE 5382,428032
#define  TIM_CCMR3_OC5PE 5383,428148
#define  TIM_CCMR3_OC5M 5385,428269
#define  TIM_CCMR3_OC5M_0 5386,428395
#define  TIM_CCMR3_OC5M_1 5387,428488
#define  TIM_CCMR3_OC5M_2 5388,428581
#define  TIM_CCMR3_OC5M_3 5389,428674
#define  TIM_CCMR3_OC5CE 5391,428769
#define  TIM_CCMR3_OC6FE 5393,428888
#define  TIM_CCMR3_OC6PE 5394,429004
#define  TIM_CCMR3_OC6M 5396,429125
#define  TIM_CCMR3_OC6M_0 5397,429251
#define  TIM_CCMR3_OC6M_1 5398,429344
#define  TIM_CCMR3_OC6M_2 5399,429437
#define  TIM_CCMR3_OC6M_3 5400,429530
#define  TIM_CCMR3_OC6CE 5402,429625
#define  TSC_CR_TSCE 5410,430236
#define  TSC_CR_START 5411,430355
#define  TSC_CR_AM 5412,430460
#define  TSC_CR_SYNCPOL 5413,430564
#define  TSC_CR_IODEF 5414,430680
#define  TSC_CR_MCV 5416,430785
#define  TSC_CR_MCV_0 5417,430904
#define  TSC_CR_MCV_1 5418,430997
#define  TSC_CR_MCV_2 5419,431090
#define  TSC_CR_PGPSC 5421,431185
#define  TSC_CR_PGPSC_0 5422,431316
#define  TSC_CR_PGPSC_1 5423,431409
#define  TSC_CR_PGPSC_2 5424,431502
#define  TSC_CR_SSPSC 5426,431597
#define  TSC_CR_SSE 5427,431710
#define  TSC_CR_SSD 5429,431822
#define  TSC_CR_SSD_0 5430,431951
#define  TSC_CR_SSD_1 5431,432044
#define  TSC_CR_SSD_2 5432,432137
#define  TSC_CR_SSD_3 5433,432230
#define  TSC_CR_SSD_4 5434,432323
#define  TSC_CR_SSD_5 5435,432416
#define  TSC_CR_SSD_6 5436,432509
#define  TSC_CR_CTPL 5438,432604
#define  TSC_CR_CTPL_0 5439,432734
#define  TSC_CR_CTPL_1 5440,432827
#define  TSC_CR_CTPL_2 5441,432920
#define  TSC_CR_CTPL_3 5442,433013
#define  TSC_CR_CTPH 5444,433108
#define  TSC_CR_CTPH_0 5445,433239
#define  TSC_CR_CTPH_1 5446,433332
#define  TSC_CR_CTPH_2 5447,433425
#define  TSC_CR_CTPH_3 5448,433518
#define  TSC_IER_EOAIE 5451,433695
#define  TSC_IER_MCEIE 5452,433818
#define  TSC_ICR_EOAIC 5455,434022
#define  TSC_ICR_MCEIC 5456,434144
#define  TSC_ISR_EOAF 5459,434347
#define  TSC_ISR_MCEF 5460,434458
#define  TSC_IOHCR_G1_IO1 5463,434650
#define  TSC_IOHCR_G1_IO2 5464,434780
#define  TSC_IOHCR_G1_IO3 5465,434910
#define  TSC_IOHCR_G1_IO4 5466,435040
#define  TSC_IOHCR_G2_IO1 5467,435170
#define  TSC_IOHCR_G2_IO2 5468,435300
#define  TSC_IOHCR_G2_IO3 5469,435430
#define  TSC_IOHCR_G2_IO4 5470,435560
#define  TSC_IOHCR_G3_IO1 5471,435690
#define  TSC_IOHCR_G3_IO2 5472,435820
#define  TSC_IOHCR_G3_IO3 5473,435950
#define  TSC_IOHCR_G3_IO4 5474,436080
#define  TSC_IOHCR_G4_IO1 5475,436210
#define  TSC_IOHCR_G4_IO2 5476,436340
#define  TSC_IOHCR_G4_IO3 5477,436470
#define  TSC_IOHCR_G4_IO4 5478,436600
#define  TSC_IOHCR_G5_IO1 5479,436730
#define  TSC_IOHCR_G5_IO2 5480,436860
#define  TSC_IOHCR_G5_IO3 5481,436990
#define  TSC_IOHCR_G5_IO4 5482,437120
#define  TSC_IOHCR_G6_IO1 5483,437250
#define  TSC_IOHCR_G6_IO2 5484,437380
#define  TSC_IOHCR_G6_IO3 5485,437510
#define  TSC_IOHCR_G6_IO4 5486,437640
#define  TSC_IOHCR_G7_IO1 5487,437770
#define  TSC_IOHCR_G7_IO2 5488,437900
#define  TSC_IOHCR_G7_IO3 5489,438030
#define  TSC_IOHCR_G7_IO4 5490,438160
#define  TSC_IOHCR_G8_IO1 5491,438290
#define  TSC_IOHCR_G8_IO2 5492,438420
#define  TSC_IOHCR_G8_IO3 5493,438550
#define  TSC_IOHCR_G8_IO4 5494,438680
#define  TSC_IOASCR_G1_IO1 5497,438894
#define  TSC_IOASCR_G1_IO2 5498,439013
#define  TSC_IOASCR_G1_IO3 5499,439132
#define  TSC_IOASCR_G1_IO4 5500,439251
#define  TSC_IOASCR_G2_IO1 5501,439370
#define  TSC_IOASCR_G2_IO2 5502,439489
#define  TSC_IOASCR_G2_IO3 5503,439608
#define  TSC_IOASCR_G2_IO4 5504,439727
#define  TSC_IOASCR_G3_IO1 5505,439846
#define  TSC_IOASCR_G3_IO2 5506,439965
#define  TSC_IOASCR_G3_IO3 5507,440084
#define  TSC_IOASCR_G3_IO4 5508,440203
#define  TSC_IOASCR_G4_IO1 5509,440322
#define  TSC_IOASCR_G4_IO2 5510,440441
#define  TSC_IOASCR_G4_IO3 5511,440560
#define  TSC_IOASCR_G4_IO4 5512,440679
#define  TSC_IOASCR_G5_IO1 5513,440798
#define  TSC_IOASCR_G5_IO2 5514,440917
#define  TSC_IOASCR_G5_IO3 5515,441036
#define  TSC_IOASCR_G5_IO4 5516,441155
#define  TSC_IOASCR_G6_IO1 5517,441274
#define  TSC_IOASCR_G6_IO2 5518,441393
#define  TSC_IOASCR_G6_IO3 5519,441512
#define  TSC_IOASCR_G6_IO4 5520,441631
#define  TSC_IOASCR_G7_IO1 5521,441750
#define  TSC_IOASCR_G7_IO2 5522,441869
#define  TSC_IOASCR_G7_IO3 5523,441988
#define  TSC_IOASCR_G7_IO4 5524,442107
#define  TSC_IOASCR_G8_IO1 5525,442226
#define  TSC_IOASCR_G8_IO2 5526,442345
#define  TSC_IOASCR_G8_IO3 5527,442464
#define  TSC_IOASCR_G8_IO4 5528,442583
#define  TSC_IOSCR_G1_IO1 5531,442786
#define  TSC_IOSCR_G1_IO2 5532,442898
#define  TSC_IOSCR_G1_IO3 5533,443010
#define  TSC_IOSCR_G1_IO4 5534,443122
#define  TSC_IOSCR_G2_IO1 5535,443234
#define  TSC_IOSCR_G2_IO2 5536,443346
#define  TSC_IOSCR_G2_IO3 5537,443458
#define  TSC_IOSCR_G2_IO4 5538,443570
#define  TSC_IOSCR_G3_IO1 5539,443682
#define  TSC_IOSCR_G3_IO2 5540,443794
#define  TSC_IOSCR_G3_IO3 5541,443906
#define  TSC_IOSCR_G3_IO4 5542,444018
#define  TSC_IOSCR_G4_IO1 5543,444130
#define  TSC_IOSCR_G4_IO2 5544,444242
#define  TSC_IOSCR_G4_IO3 5545,444354
#define  TSC_IOSCR_G4_IO4 5546,444466
#define  TSC_IOSCR_G5_IO1 5547,444578
#define  TSC_IOSCR_G5_IO2 5548,444690
#define  TSC_IOSCR_G5_IO3 5549,444802
#define  TSC_IOSCR_G5_IO4 5550,444914
#define  TSC_IOSCR_G6_IO1 5551,445026
#define  TSC_IOSCR_G6_IO2 5552,445138
#define  TSC_IOSCR_G6_IO3 5553,445250
#define  TSC_IOSCR_G6_IO4 5554,445362
#define  TSC_IOSCR_G7_IO1 5555,445474
#define  TSC_IOSCR_G7_IO2 5556,445586
#define  TSC_IOSCR_G7_IO3 5557,445698
#define  TSC_IOSCR_G7_IO4 5558,445810
#define  TSC_IOSCR_G8_IO1 5559,445922
#define  TSC_IOSCR_G8_IO2 5560,446034
#define  TSC_IOSCR_G8_IO3 5561,446146
#define  TSC_IOSCR_G8_IO4 5562,446258
#define  TSC_IOCCR_G1_IO1 5565,446454
#define  TSC_IOCCR_G1_IO2 5566,446565
#define  TSC_IOCCR_G1_IO3 5567,446676
#define  TSC_IOCCR_G1_IO4 5568,446787
#define  TSC_IOCCR_G2_IO1 5569,446898
#define  TSC_IOCCR_G2_IO2 5570,447009
#define  TSC_IOCCR_G2_IO3 5571,447120
#define  TSC_IOCCR_G2_IO4 5572,447231
#define  TSC_IOCCR_G3_IO1 5573,447342
#define  TSC_IOCCR_G3_IO2 5574,447453
#define  TSC_IOCCR_G3_IO3 5575,447564
#define  TSC_IOCCR_G3_IO4 5576,447675
#define  TSC_IOCCR_G4_IO1 5577,447786
#define  TSC_IOCCR_G4_IO2 5578,447897
#define  TSC_IOCCR_G4_IO3 5579,448008
#define  TSC_IOCCR_G4_IO4 5580,448119
#define  TSC_IOCCR_G5_IO1 5581,448230
#define  TSC_IOCCR_G5_IO2 5582,448341
#define  TSC_IOCCR_G5_IO3 5583,448452
#define  TSC_IOCCR_G5_IO4 5584,448563
#define  TSC_IOCCR_G6_IO1 5585,448674
#define  TSC_IOCCR_G6_IO2 5586,448785
#define  TSC_IOCCR_G6_IO3 5587,448896
#define  TSC_IOCCR_G6_IO4 5588,449007
#define  TSC_IOCCR_G7_IO1 5589,449118
#define  TSC_IOCCR_G7_IO2 5590,449229
#define  TSC_IOCCR_G7_IO3 5591,449340
#define  TSC_IOCCR_G7_IO4 5592,449451
#define  TSC_IOCCR_G8_IO1 5593,449562
#define  TSC_IOCCR_G8_IO2 5594,449673
#define  TSC_IOCCR_G8_IO3 5595,449784
#define  TSC_IOCCR_G8_IO4 5596,449895
#define  TSC_IOGCSR_G1E 5599,450090
#define  TSC_IOGCSR_G2E 5600,450201
#define  TSC_IOGCSR_G3E 5601,450312
#define  TSC_IOGCSR_G4E 5602,450423
#define  TSC_IOGCSR_G5E 5603,450534
#define  TSC_IOGCSR_G6E 5604,450645
#define  TSC_IOGCSR_G7E 5605,450756
#define  TSC_IOGCSR_G8E 5606,450867
#define  TSC_IOGCSR_G1S 5607,450978
#define  TSC_IOGCSR_G2S 5608,451089
#define  TSC_IOGCSR_G3S 5609,451200
#define  TSC_IOGCSR_G4S 5610,451311
#define  TSC_IOGCSR_G5S 5611,451422
#define  TSC_IOGCSR_G6S 5612,451533
#define  TSC_IOGCSR_G7S 5613,451644
#define  TSC_IOGCSR_G8S 5614,451755
#define  TSC_IOGXCR_CNT 5617,451950
#define  USART_CR1_UE 5625,452562
#define  USART_CR1_UESM 5626,452663
#define  USART_CR1_RE 5627,452777
#define  USART_CR1_TE 5628,452881
#define  USART_CR1_IDLEIE 5629,452988
#define  USART_CR1_RXNEIE 5630,453098
#define  USART_CR1_TCIE 5631,453208
#define  USART_CR1_TXEIE 5632,453335
#define  USART_CR1_PEIE 5633,453444
#define  USART_CR1_PS 5634,453552
#define  USART_CR1_PCE 5635,453657
#define  USART_CR1_WAKE 5636,453767
#define  USART_CR1_M0 5637,453878
#define  USART_CR1_MME 5638,453984
#define  USART_CR1_CMIE 5639,454089
#define  USART_CR1_OVER8 5640,454210
#define  USART_CR1_DEDT 5641,454335
#define  USART_CR1_DEDT_0 5642,454471
#define  USART_CR1_DEDT_1 5643,454565
#define  USART_CR1_DEDT_2 5644,454659
#define  USART_CR1_DEDT_3 5645,454753
#define  USART_CR1_DEDT_4 5646,454847
#define  USART_CR1_DEAT 5647,454941
#define  USART_CR1_DEAT_0 5648,455075
#define  USART_CR1_DEAT_1 5649,455169
#define  USART_CR1_DEAT_2 5650,455263
#define  USART_CR1_DEAT_3 5651,455357
#define  USART_CR1_DEAT_4 5652,455451
#define  USART_CR1_RTOIE 5653,455545
#define  USART_CR1_EOBIE 5654,455667
#define  USART_CR1_M1 5655,455785
#define  USART_CR1_M 5656,455891
#define  USART_CR2_ADDM7 5659,456083
#define  USART_CR2_LBDL 5660,456204
#define  USART_CR2_LBDIE 5661,456319
#define  USART_CR2_LBCL 5662,456444
#define  USART_CR2_CPHA 5663,456553
#define  USART_CR2_CPOL 5664,456653
#define  USART_CR2_CLKEN 5665,456756
#define  USART_CR2_STOP 5666,456857
#define  USART_CR2_STOP_0 5667,456972
#define  USART_CR2_STOP_1 5668,457066
#define  USART_CR2_LINEN 5669,457160
#define  USART_CR2_SWAP 5670,457264
#define  USART_CR2_RXINV 5671,457368
#define  USART_CR2_TXINV 5672,457486
#define  USART_CR2_DATAINV 5673,457604
#define  USART_CR2_MSBFIRST 5674,457714
#define  USART_CR2_ABREN 5675,457829
#define  USART_CR2_ABRMODE 5676,457938
#define  USART_CR2_ABRMODE_0 5677,458065
#define  USART_CR2_ABRMODE_1 5678,458159
#define  USART_CR2_RTOEN 5679,458253
#define  USART_CR2_ADD 5680,458366
#define  USART_CR3_EIE 5683,458564
#define  USART_CR3_IREN 5684,458675
#define  USART_CR3_IRLP 5685,458780
#define  USART_CR3_HDSEL 5686,458883
#define  USART_CR3_NACK 5687,458993
#define  USART_CR3_SCEN 5688,459103
#define  USART_CR3_DMAR 5689,459213
#define  USART_CR3_DMAT 5690,459321
#define  USART_CR3_RTSE 5691,459432
#define  USART_CR3_CTSE 5692,459531
#define  USART_CR3_CTSIE 5693,459630
#define  USART_CR3_ONEBIT 5694,459739
#define  USART_CR3_OVRDIS 5695,459856
#define  USART_CR3_DDRE 5696,459960
#define  USART_CR3_DEM 5697,460079
#define  USART_CR3_DEP 5698,460186
#define  USART_CR3_SCARCNT 5699,460307
#define  USART_CR3_SCARCNT_0 5700,460442
#define  USART_CR3_SCARCNT_1 5701,460536
#define  USART_CR3_SCARCNT_2 5702,460630
#define  USART_CR3_WUS 5703,460724
#define  USART_CR3_WUS_0 5704,460861
#define  USART_CR3_WUS_1 5705,460955
#define  USART_CR3_WUFIE 5706,461049
#define  USART_BRR_DIV_FRACTION 5709,461246
#define  USART_BRR_DIV_MANTISSA 5710,461355
#define  USART_GTPR_PSC 5713,461548
#define  USART_GTPR_GT 5714,461668
#define  USART_RTOR_RTO 5718,461874
#define  USART_RTOR_BLEN 5719,461986
#define  USART_RQR_ABRRQ 5722,462171
#define  USART_RQR_SBKRQ 5723,462282
#define  USART_RQR_MMRQ 5724,462389
#define  USART_RQR_RXFRQ 5725,462495
#define  USART_RQR_TXFRQ 5726,462610
#define  USART_ISR_PE 5729,462810
#define  USART_ISR_FE 5730,462911
#define  USART_ISR_NE 5731,463013
#define  USART_ISR_ORE 5732,463121
#define  USART_ISR_IDLE 5733,463223
#define  USART_ISR_RXNE 5734,463330
#define  USART_ISR_TC 5735,463447
#define  USART_ISR_TXE 5736,463557
#define  USART_ISR_LBDF 5737,463674
#define  USART_ISR_CTSIF 5738,463787
#define  USART_ISR_CTS 5739,463894
#define  USART_ISR_RTOF 5740,463991
#define  USART_ISR_EOBF 5741,464097
#define  USART_ISR_ABRE 5742,464203
#define  USART_ISR_ABRF 5743,464312
#define  USART_ISR_BUSY 5744,464420
#define  USART_ISR_CMF 5745,464518
#define  USART_ISR_SBKF 5746,464627
#define  USART_ISR_RWU 5747,464731
#define  USART_ISR_WUF 5748,464855
#define  USART_ISR_TEACK 5749,464971
#define  USART_ISR_REACK 5750,465092
#define  USART_ICR_PECF 5753,465296
#define  USART_ICR_FECF 5754,465408
#define  USART_ICR_NCF 5755,465521
#define  USART_ICR_ORECF 5756,465635
#define  USART_ICR_IDLECF 5757,465748
#define  USART_ICR_TCCF 5758,465866
#define  USART_ICR_LBDCF 5759,465987
#define  USART_ICR_CTSCF 5760,466106
#define  USART_ICR_RTOCF 5761,466219
#define  USART_ICR_EOBCF 5762,466336
#define  USART_ICR_CMCF 5763,466448
#define  USART_ICR_WUCF 5764,466563
#define  USART_RDR_RDR 5767,466769
#define  USART_TDR_TDR 5770,466976
#define  WWDG_CR_T 5778,467594
#define  WWDG_CR_T0 5779,467718
#define  WWDG_CR_T1 5780,467807
#define  WWDG_CR_T2 5781,467896
#define  WWDG_CR_T3 5782,467985
#define  WWDG_CR_T4 5783,468074
#define  WWDG_CR_T5 5784,468163
#define  WWDG_CR_T6 5785,468252
#define  WWDG_CR_WDGA 5787,468343
#define  WWDG_CFR_W 5790,468525
#define  WWDG_CFR_W0 5791,468641
#define  WWDG_CFR_W1 5792,468730
#define  WWDG_CFR_W2 5793,468819
#define  WWDG_CFR_W3 5794,468908
#define  WWDG_CFR_W4 5795,468997
#define  WWDG_CFR_W5 5796,469086
#define  WWDG_CFR_W6 5797,469175
#define  WWDG_CFR_WDGTB 5799,469266
#define  WWDG_CFR_WDGTB0 5800,469378
#define  WWDG_CFR_WDGTB1 5801,469467
#define  WWDG_CFR_EWI 5803,469558
#define  WWDG_SR_EWIF 5806,469748
#define IS_ADC_ALL_INSTANCE(5821,470035
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(5824,470204
#define IS_ADC_COMMON_INSTANCE(5826,470281
#define IS_CAN_ALL_INSTANCE(5828,470435
#define IS_COMP_ALL_INSTANCE(5831,470578
#define IS_COMP_DAC1SWITCH_INSTANCE(5836,470862
#define IS_COMP_WINDOWMODE_INSTANCE(5839,470997
#define IS_CRC_ALL_INSTANCE(5842,471132
#define IS_DAC_ALL_INSTANCE(5845,471275
#define IS_DAC_CHANNEL_INSTANCE(5848,471405
#define IS_DMA_ALL_INSTANCE(5857,471835
#define IS_GPIO_ALL_INSTANCE(5866,472440
#define IS_GPIO_AF_INSTANCE(5872,472783
#define IS_GPIO_LOCK_INSTANCE(5878,473126
#define IS_I2C_ALL_INSTANCE(5885,473551
#define IS_OPAMP_ALL_INSTANCE(5889,473697
#define IS_IWDG_ALL_INSTANCE(5892,473845
#define IS_RTC_ALL_INSTANCE(5895,473991
#define IS_SMBUS_ALL_INSTANCE(5898,474135
#define IS_SPI_ALL_INSTANCE(5901,474281
#define IS_TIM_INSTANCE(5904,474425
#define IS_TIM_CC1_INSTANCE(5915,474803
#define IS_TIM_CC2_INSTANCE(5924,475119
#define IS_TIM_CC3_INSTANCE(5931,475369
#define IS_TIM_CC4_INSTANCE(5937,475585
#define IS_TIM_CC5_INSTANCE(5943,475801
#define IS_TIM_CC6_INSTANCE(5947,475951
#define IS_TIM_CLOCK_SELECT_INSTANCE(5953,476189
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(5960,476454
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(5966,476687
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(5972,476925
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(5979,477192
#define IS_TIM_OCXREF_CLEAR_INSTANCE(5986,477455
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(5992,477680
#define IS_TIM_HALL_INTERFACE_INSTANCE(5998,477910
#define IS_TIM_XOR_INSTANCE(6002,478071
#define IS_TIM_MASTER_INSTANCE(6009,478321
#define IS_TIM_SLAVE_INSTANCE(6018,478640
#define IS_TIM_SYNCHRO_INSTANCE(6025,478892
#define IS_TIM_32B_COUNTER_INSTANCE(6034,479224
#define IS_TIM_DMABURST_INSTANCE(6038,479382
#define IS_TIM_BREAK_INSTANCE(6047,479709
#define IS_TIM_CCX_INSTANCE(6054,479977
#define IS_TIM_CCXN_INSTANCE(6086,481551
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(6102,482335
#define IS_TIM_REPETITION_COUNTER_INSTANCE(6108,482567
#define IS_TIM_CLOCK_DIVISION_INSTANCE(6115,482832
#define IS_TIM_BKIN2_INSTANCE(6124,483159
#define IS_TIM_TRGO2_INSTANCE(6128,483311
#define IS_TIM_DMA_INSTANCE(6132,483463
#define IS_TIM_DMA_CC_INSTANCE(6143,483855
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(6152,484174
#define IS_TIM_REMAP_INSTANCE(6159,484438
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(6164,484624
#define IS_TSC_ALL_INSTANCE(6168,484789
#define IS_USART_INSTANCE(6171,484932
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(6176,485210
#define IS_UART_INSTANCE(6179,485377
#define IS_UART_HALFDUPLEX_INSTANCE(6184,485695
#define IS_UART_LIN_INSTANCE(6189,486038
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(6192,486234
#define IS_UART_HWFLOW_INSTANCE(6195,486395
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(6200,486691
#define IS_UART_DRIVER_ENABLE_INSTANCE(6203,486857
#define IS_SMARTCARD_INSTANCE(6208,487174
#define IS_IRDA_INSTANCE(6211,487322
#define IS_UART_DMA_INSTANCE(6214,487475
#define IS_WWDG_ALL_INSTANCE(6216,487601
#define ADC1_IRQn 6232,488291
#define USB_LP_CAN_RX0_IRQn 6233,488332
#define USB_HP_CAN_TX_IRQn 6234,488374
#define COMP1_2_IRQn 6235,488415
#define COMP1_2_3_IRQn 6236,488455
#define COMP_IRQn 6237,488495
#define COMP4_5_6_IRQn 6238,488535
#define TIM15_IRQn 6239,488577
#define TIM18_DAC2_IRQn 6240,488626
#define TIM17_IRQn 6241,488668
#define TIM16_IRQn 6242,488721
#define TIM6_DAC_IRQn 6243,488769
#define TIM7_IRQn 6244,488813
#define ADC1_IRQHandler 6248,488893
#define USB_LP_CAN_RX0_IRQHandler 6249,488946
#define USB_HP_CAN_TX_IRQHandler 6250,489000
#define COMP1_2_IRQHandler 6251,489053
#define COMP1_2_3_IRQHandler 6252,489105
#define COMP_IRQHandler 6253,489157
#define COMP4_5_6_IRQHandler 6254,489209
#define TIM15_IRQHandler 6255,489263
#define TIM18_DAC2_IRQHandler 6256,489324
#define TIM17_IRQHandler 6257,489378
#define TIM16_IRQHandler 6258,489443
#define TIM6_DAC_IRQHandler 6259,489503
#define TIM7_IRQHandler 6260,489559

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f328xx.h,172249
#define __STM32F328xx_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2919
#define __Vendor_SysTickConfig 69,3025
#define __FPU_PRESENT 70,3121
  NonMaskableInt_IRQn 87,3589
  MemoryManagement_IRQn 88,3704
  BusFault_IRQn 89,3819
  UsageFault_IRQn 90,3934
  SVCall_IRQn 91,4049
  DebugMonitor_IRQn 92,4164
  PendSV_IRQn 93,4279
  SysTick_IRQn 94,4394
  WWDG_IRQn 96,4624
  TAMP_STAMP_IRQn 97,4739
  RTC_WKUP_IRQn 98,4854
  FLASH_IRQn 99,4969
  RCC_IRQn 100,5084
  EXTI0_IRQn 101,5199
  EXTI1_IRQn 102,5314
  EXTI2_TSC_IRQn 103,5429
  EXTI3_IRQn 104,5544
  EXTI4_IRQn 105,5659
  DMA1_Channel1_IRQn 106,5774
  DMA1_Channel2_IRQn 107,5889
  DMA1_Channel3_IRQn 108,6004
  DMA1_Channel4_IRQn 109,6119
  DMA1_Channel5_IRQn 110,6234
  DMA1_Channel6_IRQn 111,6349
  DMA1_Channel7_IRQn 112,6464
  ADC1_2_IRQn 113,6579
  CAN_TX_IRQn 114,6694
  CAN_RX0_IRQn 115,6809
  CAN_RX1_IRQn 116,6924
  CAN_SCE_IRQn 117,7039
  EXTI9_5_IRQn 118,7154
  TIM1_BRK_TIM15_IRQn 119,7269
  TIM1_UP_TIM16_IRQn 120,7384
  TIM1_TRG_COM_TIM17_IRQn 121,7499
  TIM1_CC_IRQn 122,7614
  TIM2_IRQn 123,7729
  TIM3_IRQn 124,7844
  I2C1_EV_IRQn 125,7959
  I2C1_ER_IRQn 126,8074
  SPI1_IRQn 127,8189
  USART1_IRQn 128,8304
  USART2_IRQn 129,8419
  USART3_IRQn 130,8534
  EXTI15_10_IRQn 131,8649
  RTC_Alarm_IRQn 132,8764
  TIM6_DAC1_IRQn 133,8880
  TIM7_DAC2_IRQn 134,8975
  COMP2_IRQn 135,9090
  COMP4_6_IRQn 136,9205
  FPU_IRQn 137,9320
} IRQn_Type;138,9436
  __IO uint32_t ISR;158,9778
  __IO uint32_t IER;159,9893
  __IO uint32_t CR;160,10008
  __IO uint32_t CFGR;161,10123
  uint32_t      RESERVED0;162,10238
  __IO uint32_t SMPR1;163,10353
  __IO uint32_t SMPR2;164,10468
  uint32_t      RESERVED1;165,10583
  __IO uint32_t TR1;166,10698
  __IO uint32_t TR2;167,10813
  __IO uint32_t TR3;168,10928
  uint32_t      RESERVED2;169,11043
  __IO uint32_t SQR1;170,11158
  __IO uint32_t SQR2;171,11273
  __IO uint32_t SQR3;172,11388
  __IO uint32_t SQR4;173,11503
  __IO uint32_t DR;174,11618
  uint32_t      RESERVED3;175,11733
  uint32_t      RESERVED4;176,11848
  __IO uint32_t JSQR;177,11963
  uint32_t      RESERVED5[RESERVED5178,12078
  __IO uint32_t OFR1;179,12193
  __IO uint32_t OFR2;180,12308
  __IO uint32_t OFR3;181,12423
  __IO uint32_t OFR4;182,12538
  uint32_t      RESERVED6[RESERVED6183,12653
  __IO uint32_t JDR1;184,12768
  __IO uint32_t JDR2;185,12883
  __IO uint32_t JDR3;186,12998
  __IO uint32_t JDR4;187,13113
  uint32_t      RESERVED7[RESERVED7188,13228
  __IO uint32_t AWD2CR;189,13343
  __IO uint32_t AWD3CR;190,13458
  uint32_t      RESERVED8;191,13573
  uint32_t      RESERVED9;192,13688
  __IO uint32_t DIFSEL;193,13803
  __IO uint32_t CALFACT;194,13918
} ADC_TypeDef;196,14035
  __IO uint32_t CSR;200,14072
  uint32_t      RESERVED;201,14202
  __IO uint32_t CCR;202,14332
  __IO uint32_t CDR;203,14462
} ADC_Common_TypeDef;205,14672
  __IO uint32_t TIR;212,14773
  __IO uint32_t TDTR;213,14839
  __IO uint32_t TDLR;214,14926
  __IO uint32_t TDHR;215,14987
} CAN_TxMailBox_TypeDef;216,15049
  __IO uint32_t RIR;223,15155
  __IO uint32_t RDTR;224,15231
  __IO uint32_t RDLR;225,15331
  __IO uint32_t RDHR;226,15405
} CAN_FIFOMailBox_TypeDef;227,15480
  __IO uint32_t FR1;234,15591
  __IO uint32_t FR2;235,15648
} CAN_FilterRegister_TypeDef;236,15705
  __IO uint32_t              MCR;243,15804
  __IO uint32_t              MSR;244,15930
  __IO uint32_t              TSR;245,16056
  __IO uint32_t              RF0R;246,16182
  __IO uint32_t              RF1R;247,16308
  __IO uint32_t              IER;248,16434
  __IO uint32_t              ESR;249,16560
  __IO uint32_t              BTR;250,16686
  uint32_t                   RESERVED0[RESERVED0251,16812
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox252,16938
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox253,17064
  uint32_t                   RESERVED1[RESERVED1254,17190
  __IO uint32_t              FMR;255,17316
  __IO uint32_t              FM1R;256,17442
  uint32_t                   RESERVED2;257,17568
  __IO uint32_t              FS1R;258,17694
  uint32_t                   RESERVED3;259,17820
  __IO uint32_t              FFA1R;260,17946
  uint32_t                   RESERVED4;261,18072
  __IO uint32_t              FA1R;262,18198
  uint32_t                   RESERVED5[RESERVED5263,18324
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister264,18450
} CAN_TypeDef;265,18576
  __IO uint32_t CSR;273,18657
} COMP_TypeDef;274,18747
  __IO uint32_t DR;282,18831
  __IO uint8_t  IDR;283,18935
  uint8_t       RESERVED0;284,19039
  uint16_t      RESERVED1;285,19143
  __IO uint32_t CR;286,19247
  uint32_t      RESERVED2;287,19351
  __IO uint32_t INIT;288,19455
  __IO uint32_t POL;289,19559
} CRC_TypeDef;290,19663
  __IO uint32_t CR;298,19753
  __IO uint32_t SWTRIGR;299,19866
  __IO uint32_t DHR12R1;300,19979
  __IO uint32_t DHR12L1;301,20092
  __IO uint32_t DHR8R1;302,20205
  __IO uint32_t DHR12R2;303,20318
  __IO uint32_t DHR12L2;304,20431
  __IO uint32_t DHR8R2;305,20544
  __IO uint32_t DHR12RD;306,20657
  __IO uint32_t DHR12LD;307,20770
  __IO uint32_t DHR8RD;308,20883
  __IO uint32_t DOR1;309,20996
  __IO uint32_t DOR2;310,21109
  __IO uint32_t SR;311,21222
} DAC_TypeDef;312,21335
  __IO uint32_t IDCODE;320,21407
  __IO uint32_t CR;321,21496
  __IO uint32_t APB1FZ;322,21585
  __IO uint32_t APB2FZ;323,21674
}DBGMCU_TypeDef;DBGMCU_TypeDef324,21763
  __IO uint32_t CCR;332,21842
  __IO uint32_t CNDTR;333,21960
  __IO uint32_t CPAR;334,22078
  __IO uint32_t CMAR;335,22196
} DMA_Channel_TypeDef;336,22314
  __IO uint32_t ISR;340,22359
  __IO uint32_t IFCR;341,22477
} DMA_TypeDef;342,22595
  __IO uint32_t IMR;350,22693
  __IO uint32_t EMR;351,22810
  __IO uint32_t RTSR;352,22927
  __IO uint32_t FTSR;353,23044
  __IO uint32_t SWIER;354,23161
  __IO uint32_t PR;355,23278
  uint32_t      RESERVED1;356,23395
  uint32_t      RESERVED2;357,23512
  __IO uint32_t IMR2;358,23629
  __IO uint32_t EMR2;359,23746
  __IO uint32_t RTSR2;360,23863
  __IO uint32_t FTSR2;361,23980
  __IO uint32_t SWIER2;362,24097
  __IO uint32_t PR2;363,24214
}EXTI_TypeDef;EXTI_TypeDef364,24331
  __IO uint32_t ACR;372,24409
  __IO uint32_t KEYR;373,24513
  __IO uint32_t OPTKEYR;374,24617
  __IO uint32_t SR;375,24721
  __IO uint32_t CR;376,24825
  __IO uint32_t AR;377,24929
  uint32_t      RESERVED;378,25033
  __IO uint32_t OBR;379,25137
  __IO uint32_t WRPR;380,25241
} FLASH_TypeDef;382,25347
  __IO uint16_t RDP;389,25432
  __IO uint16_t USER;390,25538
  uint16_t RESERVED0;391,25644
  uint16_t RESERVED1;392,25750
  __IO uint16_t WRP0;393,25856
  __IO uint16_t WRP1;394,25962
  __IO uint16_t WRP2;395,26068
  __IO uint16_t WRP3;396,26174
} OB_TypeDef;397,26280
  __IO uint32_t MODER;405,26361
  __IO uint32_t OTYPER;406,26465
  __IO uint32_t OSPEEDR;407,26569
  __IO uint32_t PUPDR;408,26673
  __IO uint32_t IDR;409,26777
  __IO uint32_t ODR;410,26881
  __IO uint32_t BSRR;411,26985
  __IO uint32_t LCKR;412,27084
  __IO uint32_t AFR[AFR413,27188
  __IO uint32_t BRR;414,27292
}GPIO_TypeDef;GPIO_TypeDef415,27391
  __IO uint32_t CSR;423,27483
} OPAMP_TypeDef;424,27587
  __IO uint32_t CFGR1;432,27683
  __IO uint32_t RCR;433,27796
  __IO uint32_t EXTICR[EXTICR434,27905
  __IO uint32_t CFGR2;435,28020
  __IO uint32_t RESERVED0;436,28133
  __IO uint32_t RESERVED1;437,28244
  __IO uint32_t RESERVED2;438,28354
  __IO uint32_t RESERVED4;439,28464
  __IO uint32_t RESERVED5;440,28574
  __IO uint32_t RESERVED6;441,28683
  __IO uint32_t RESERVED7;442,28793
  __IO uint32_t RESERVED8;443,28902
  __IO uint32_t RESERVED9;444,29011
  __IO uint32_t RESERVED10;445,29121
  __IO uint32_t RESERVED11;446,29231
  __IO uint32_t RESERVED12;447,29341
  __IO uint32_t RESERVED13;448,29451
  __IO uint32_t CFGR3;449,29561
} SYSCFG_TypeDef;450,29671
  __IO uint32_t CR1;458,29771
  __IO uint32_t CR2;459,29862
  __IO uint32_t OAR1;460,29953
  __IO uint32_t OAR2;461,30044
  __IO uint32_t TIMINGR;462,30135
  __IO uint32_t TIMEOUTR;463,30226
  __IO uint32_t ISR;464,30317
  __IO uint32_t ICR;465,30408
  __IO uint32_t PECR;466,30499
  __IO uint32_t RXDR;467,30590
  __IO uint32_t TXDR;468,30681
}I2C_TypeDef;I2C_TypeDef469,30772
  __IO uint32_t KR;477,30854
  __IO uint32_t PR;478,30931
  __IO uint32_t RLR;479,31008
  __IO uint32_t SR;480,31085
  __IO uint32_t WINR;481,31162
} IWDG_TypeDef;482,31239
  __IO uint32_t CR;490,31316
  __IO uint32_t CSR;491,31403
} PWR_TypeDef;492,31490
  __IO uint32_t CR;499,31574
  __IO uint32_t CFGR;500,31693
  __IO uint32_t CIR;501,31812
  __IO uint32_t APB2RSTR;502,31931
  __IO uint32_t APB1RSTR;503,32050
  __IO uint32_t AHBENR;504,32169
  __IO uint32_t APB2ENR;505,32288
  __IO uint32_t APB1ENR;506,32407
  __IO uint32_t BDCR;507,32526
  __IO uint32_t CSR;508,32645
  __IO uint32_t AHBRSTR;509,32764
  __IO uint32_t CFGR2;510,32883
  __IO uint32_t CFGR3;511,33002
} RCC_TypeDef;512,33121
  __IO uint32_t TR;520,33199
  __IO uint32_t DR;521,33315
  __IO uint32_t CR;522,33431
  __IO uint32_t ISR;523,33547
  __IO uint32_t PRER;524,33663
  __IO uint32_t WUTR;525,33779
  uint32_t RESERVED0;526,33895
  __IO uint32_t ALRMAR;527,34011
  __IO uint32_t ALRMBR;528,34127
  __IO uint32_t WPR;529,34243
  __IO uint32_t SSR;530,34359
  __IO uint32_t SHIFTR;531,34475
  __IO uint32_t TSTR;532,34591
  __IO uint32_t TSDR;533,34707
  __IO uint32_t TSSSR;534,34823
  __IO uint32_t CALR;535,34939
  __IO uint32_t TAFCR;536,35055
  __IO uint32_t ALRMASSR;537,35171
  __IO uint32_t ALRMBSSR;538,35287
  uint32_t RESERVED7;539,35403
  __IO uint32_t BKP0R;540,35519
  __IO uint32_t BKP1R;541,35635
  __IO uint32_t BKP2R;542,35751
  __IO uint32_t BKP3R;543,35867
  __IO uint32_t BKP4R;544,35983
} RTC_TypeDef;545,36099
  __IO uint32_t CR1;554,36191
  __IO uint32_t CR2;555,36300
  __IO uint32_t SR;556,36409
  __IO uint32_t DR;557,36518
  __IO uint32_t CRCPR;558,36627
  __IO uint32_t RXCRCR;559,36736
  __IO uint32_t TXCRCR;560,36845
} SPI_TypeDef;561,36954
  __IO uint32_t CR1;568,37018
  __IO uint32_t CR2;569,37114
  __IO uint32_t SMCR;570,37210
  __IO uint32_t DIER;571,37306
  __IO uint32_t SR;572,37402
  __IO uint32_t EGR;573,37498
  __IO uint32_t CCMR1;574,37594
  __IO uint32_t CCMR2;575,37690
  __IO uint32_t CCER;576,37786
  __IO uint32_t CNT;577,37882
  __IO uint32_t PSC;578,37978
  __IO uint32_t ARR;579,38074
  __IO uint32_t RCR;580,38170
  __IO uint32_t CCR1;581,38266
  __IO uint32_t CCR2;582,38362
  __IO uint32_t CCR3;583,38458
  __IO uint32_t CCR4;584,38554
  __IO uint32_t BDTR;585,38650
  __IO uint32_t DCR;586,38746
  __IO uint32_t DMAR;587,38842
  __IO uint32_t OR;588,38938
  __IO uint32_t CCMR3;589,39034
  __IO uint32_t CCR5;590,39130
  __IO uint32_t CCR6;591,39226
} TIM_TypeDef;592,39322
  __IO uint32_t CR;599,39413
  __IO uint32_t IER;600,39532
  __IO uint32_t ICR;601,39651
  __IO uint32_t ISR;602,39770
  __IO uint32_t IOHCR;603,39889
  uint32_t      RESERVED1;604,40008
  __IO uint32_t IOASCR;605,40127
  uint32_t      RESERVED2;606,40246
  __IO uint32_t IOSCR;607,40365
  uint32_t      RESERVED3;608,40484
  __IO uint32_t IOCCR;609,40603
  uint32_t      RESERVED4;610,40722
  __IO uint32_t IOGCSR;611,40841
  __IO uint32_t IOGXCR[IOGXCR612,40960
} TSC_TypeDef;613,41082
  __IO uint32_t CR1;621,41200
  __IO uint32_t CR2;622,41296
  __IO uint32_t CR3;623,41392
  __IO uint32_t BRR;624,41488
  __IO uint32_t GTPR;625,41584
  __IO uint32_t RTOR;626,41680
  __IO uint32_t RQR;627,41776
  __IO uint32_t ISR;628,41872
  __IO uint32_t ICR;629,41968
  __IO uint16_t RDR;630,42064
  uint16_t  RESERVED1;631,42160
  __IO uint16_t TDR;632,42256
  uint16_t  RESERVED2;633,42352
} USART_TypeDef;634,42448
  __IO uint32_t CR;641,42526
  __IO uint32_t CFR;642,42607
  __IO uint32_t SR;643,42688
} WWDG_TypeDef;644,42769
#define FLASH_BASE 650,42843
#define CCMDATARAM_BASE 651,42944
#define SRAM_BASE 652,43077
#define PERIPH_BASE 653,43177
#define SRAM_BB_BASE 654,43283
#define PERIPH_BB_BASE 655,43386
#define APB1PERIPH_BASE 659,43530
#define APB2PERIPH_BASE 660,43573
#define AHB1PERIPH_BASE 661,43631
#define AHB2PERIPH_BASE 662,43689
#define AHB3PERIPH_BASE 663,43747
#define TIM2_BASE 666,43833
#define TIM3_BASE 667,43895
#define TIM6_BASE 668,43957
#define TIM7_BASE 669,44019
#define RTC_BASE 670,44081
#define WWDG_BASE 671,44143
#define IWDG_BASE 672,44205
#define USART2_BASE 673,44267
#define USART3_BASE 674,44329
#define I2C1_BASE 675,44391
#define CAN_BASE 676,44453
#define PWR_BASE 677,44515
#define DAC1_BASE 678,44577
#define DAC2_BASE 679,44639
#define DAC_BASE 680,44701
#define SYSCFG_BASE 683,44771
#define COMP2_BASE 684,44833
#define COMP4_BASE 685,44895
#define COMP6_BASE 686,44957
#define COMP_BASE 687,45019
#define OPAMP2_BASE 688,45061
#define OPAMP_BASE 689,45123
#define EXTI_BASE 690,45166
#define TIM1_BASE 691,45228
#define SPI1_BASE 692,45290
#define USART1_BASE 693,45352
#define TIM15_BASE 694,45414
#define TIM16_BASE 695,45476
#define TIM17_BASE 696,45538
#define DMA1_BASE 699,45628
#define DMA1_Channel1_BASE 700,45690
#define DMA1_Channel2_BASE 701,45752
#define DMA1_Channel3_BASE 702,45814
#define DMA1_Channel4_BASE 703,45876
#define DMA1_Channel5_BASE 704,45938
#define DMA1_Channel6_BASE 705,46000
#define DMA1_Channel7_BASE 706,46062
#define RCC_BASE 707,46124
#define FLASH_R_BASE 708,46186
#define OB_BASE 709,46285
#define CRC_BASE 710,46383
#define TSC_BASE 711,46445
#define GPIOA_BASE 714,46535
#define GPIOB_BASE 715,46597
#define GPIOC_BASE 716,46659
#define GPIOD_BASE 717,46721
#define GPIOF_BASE 718,46783
#define ADC1_BASE 721,46873
#define ADC2_BASE 722,46935
#define ADC1_2_COMMON_BASE 723,46997
#define DBGMCU_BASE 725,47061
#define TIM2 733,47230
#define TIM3 734,47287
#define TIM6 735,47344
#define TIM7 736,47401
#define RTC 737,47458
#define WWDG 738,47514
#define IWDG 739,47572
#define USART2 740,47630
#define USART3 741,47691
#define I2C1 742,47752
#define CAN 743,47809
#define PWR 744,47865
#define DAC 745,47921
#define DAC1 746,47977
#define DAC2 747,48034
#define COMP 748,48091
#define COMP2 749,48149
#define COMP4 750,48208
#define COMP6 751,48267
#define OPAMP 752,48326
#define OPAMP2 753,48386
#define SYSCFG 754,48447
#define EXTI 755,48509
#define TIM1 756,48567
#define SPI1 757,48624
#define USART1 758,48681
#define TIM15 759,48742
#define TIM16 760,48800
#define TIM17 761,48858
#define DBGMCU 762,48916
#define DMA1 763,48978
#define DMA1_Channel1 764,49035
#define DMA1_Channel2 765,49109
#define DMA1_Channel3 766,49183
#define DMA1_Channel4 767,49257
#define DMA1_Channel5 768,49331
#define DMA1_Channel6 769,49405
#define DMA1_Channel7 770,49479
#define RCC 771,49553
#define FLASH 772,49609
#define OB 773,49671
#define CRC 774,49725
#define TSC 775,49781
#define GPIOA 776,49837
#define GPIOB 777,49896
#define GPIOC 778,49955
#define GPIOD 779,50014
#define GPIOF 780,50073
#define ADC1 781,50132
#define ADC2 782,50189
#define ADC1_2_COMMON 783,50246
#define ADC_ISR_ADRD 808,51209
#define ADC_ISR_EOSMP 809,51295
#define ADC_ISR_EOC 810,51382
#define ADC_ISR_EOS 811,51479
#define ADC_ISR_OVR 812,51589
#define ADC_ISR_JEOC 813,51668
#define ADC_ISR_JEOS 814,51766
#define ADC_ISR_AWD1 815,51877
#define ADC_ISR_AWD2 816,51966
#define ADC_ISR_AWD3 817,52055
#define ADC_ISR_JQOVF 818,52144
#define ADC_IER_RDY 821,52332
#define ADC_IER_EOSMP 822,52429
#define ADC_IER_EOC 823,52528
#define ADC_IER_EOS 824,52637
#define ADC_IER_OVR 825,52759
#define ADC_IER_JEOC 826,52850
#define ADC_IER_JEOS 827,52960
#define ADC_IER_AWD1 828,53083
#define ADC_IER_AWD2 829,53184
#define ADC_IER_AWD3 830,53285
#define ADC_IER_JQOVF 831,53386
#define ADC_CR_ADEN 834,53585
#define ADC_CR_ADDIS 835,53665
#define ADC_CR_ADSTART 836,53746
#define ADC_CR_JADSTART 837,53839
#define ADC_CR_ADSTP 838,53933
#define ADC_CR_JADSTP 839,54025
#define ADC_CR_ADVREGEN 840,54118
#define ADC_CR_ADVREGEN_0 841,54208
#define ADC_CR_ADVREGEN_1 842,54288
#define ADC_CR_ADCALDIF 843,54368
#define ADC_CR_ADCAL 844,54467
#define ADC_CFGR_DMAEN 847,54630
#define ADC_CFGR_DMACFG 848,54704
#define ADC_CFGR_RES 850,54787
#define ADC_CFGR_RES_0 851,54866
#define ADC_CFGR_RES_1 852,54939
#define ADC_CFGR_ALIGN 854,55014
#define ADC_CFGR_EXTSEL 856,55095
#define ADC_CFGR_EXTSEL_0 857,55202
#define ADC_CFGR_EXTSEL_1 858,55277
#define ADC_CFGR_EXTSEL_2 859,55352
#define ADC_CFGR_EXTSEL_3 860,55427
#define ADC_CFGR_EXTEN 862,55504
#define ADC_CFGR_EXTEN_0 863,55635
#define ADC_CFGR_EXTEN_1 864,55710
#define ADC_CFGR_OVRMOD 866,55787
#define ADC_CFGR_CONT 867,55863
#define ADC_CFGR_AUTDLY 868,55983
#define ADC_CFGR_AUTOFF 869,56069
#define ADC_CFGR_DISCEN 870,56147
#define ADC_CFGR_DISCNUM 872,56252
#define ADC_CFGR_DISCNUM_0 873,56348
#define ADC_CFGR_DISCNUM_1 874,56425
#define ADC_CFGR_DISCNUM_2 875,56502
#define ADC_CFGR_JDISCEN 877,56581
#define ADC_CFGR_JQM 878,56683
#define ADC_CFGR_AWD1SGL 879,56762
#define ADC_CFGR_AWD1EN 880,56882
#define ADC_CFGR_JAWD1EN 881,56990
#define ADC_CFGR_JAUTO 882,57099
#define ADC_CFGR_AWD1CH 884,57200
#define ADC_CFGR_AWD1CH_0 885,57299
#define ADC_CFGR_AWD1CH_1 886,57375
#define ADC_CFGR_AWD1CH_2 887,57452
#define ADC_CFGR_AWD1CH_3 888,57529
#define ADC_CFGR_AWD1CH_4 889,57606
#define ADC_SMPR1_SMP0 892,57770
#define ADC_SMPR1_SMP0_0 893,57868
#define ADC_SMPR1_SMP0_1 894,57942
#define ADC_SMPR1_SMP0_2 895,58016
#define ADC_SMPR1_SMP1 897,58092
#define ADC_SMPR1_SMP1_0 898,58190
#define ADC_SMPR1_SMP1_1 899,58264
#define ADC_SMPR1_SMP1_2 900,58338
#define ADC_SMPR1_SMP2 902,58414
#define ADC_SMPR1_SMP2_0 903,58512
#define ADC_SMPR1_SMP2_1 904,58586
#define ADC_SMPR1_SMP2_2 905,58660
#define ADC_SMPR1_SMP3 907,58736
#define ADC_SMPR1_SMP3_0 908,58834
#define ADC_SMPR1_SMP3_1 909,58908
#define ADC_SMPR1_SMP3_2 910,58982
#define ADC_SMPR1_SMP4 912,59058
#define ADC_SMPR1_SMP4_0 913,59156
#define ADC_SMPR1_SMP4_1 914,59230
#define ADC_SMPR1_SMP4_2 915,59304
#define ADC_SMPR1_SMP5 917,59380
#define ADC_SMPR1_SMP5_0 918,59478
#define ADC_SMPR1_SMP5_1 919,59552
#define ADC_SMPR1_SMP5_2 920,59626
#define ADC_SMPR1_SMP6 922,59702
#define ADC_SMPR1_SMP6_0 923,59800
#define ADC_SMPR1_SMP6_1 924,59874
#define ADC_SMPR1_SMP6_2 925,59948
#define ADC_SMPR1_SMP7 927,60024
#define ADC_SMPR1_SMP7_0 928,60122
#define ADC_SMPR1_SMP7_1 929,60196
#define ADC_SMPR1_SMP7_2 930,60270
#define ADC_SMPR1_SMP8 932,60346
#define ADC_SMPR1_SMP8_0 933,60444
#define ADC_SMPR1_SMP8_1 934,60518
#define ADC_SMPR1_SMP8_2 935,60592
#define ADC_SMPR1_SMP9 937,60668
#define ADC_SMPR1_SMP9_0 938,60766
#define ADC_SMPR1_SMP9_1 939,60840
#define ADC_SMPR1_SMP9_2 940,60914
#define ADC_SMPR2_SMP10 943,61075
#define ADC_SMPR2_SMP10_0 944,61175
#define ADC_SMPR2_SMP10_1 945,61251
#define ADC_SMPR2_SMP10_2 946,61327
#define ADC_SMPR2_SMP11 948,61405
#define ADC_SMPR2_SMP11_0 949,61505
#define ADC_SMPR2_SMP11_1 950,61581
#define ADC_SMPR2_SMP11_2 951,61657
#define ADC_SMPR2_SMP12 953,61735
#define ADC_SMPR2_SMP12_0 954,61835
#define ADC_SMPR2_SMP12_1 955,61911
#define ADC_SMPR2_SMP12_2 956,61987
#define ADC_SMPR2_SMP13 958,62065
#define ADC_SMPR2_SMP13_0 959,62165
#define ADC_SMPR2_SMP13_1 960,62241
#define ADC_SMPR2_SMP13_2 961,62317
#define ADC_SMPR2_SMP14 963,62395
#define ADC_SMPR2_SMP14_0 964,62495
#define ADC_SMPR2_SMP14_1 965,62571
#define ADC_SMPR2_SMP14_2 966,62647
#define ADC_SMPR2_SMP15 968,62725
#define ADC_SMPR2_SMP15_0 969,62825
#define ADC_SMPR2_SMP15_1 970,62901
#define ADC_SMPR2_SMP15_2 971,62977
#define ADC_SMPR2_SMP16 973,63055
#define ADC_SMPR2_SMP16_0 974,63155
#define ADC_SMPR2_SMP16_1 975,63231
#define ADC_SMPR2_SMP16_2 976,63307
#define ADC_SMPR2_SMP17 978,63385
#define ADC_SMPR2_SMP17_0 979,63485
#define ADC_SMPR2_SMP17_1 980,63561
#define ADC_SMPR2_SMP17_2 981,63637
#define ADC_SMPR2_SMP18 983,63715
#define ADC_SMPR2_SMP18_0 984,63815
#define ADC_SMPR2_SMP18_1 985,63891
#define ADC_SMPR2_SMP18_2 986,63967
#define ADC_TR1_LT1 989,64128
#define ADC_TR1_LT1_0 990,64226
#define ADC_TR1_LT1_1 991,64300
#define ADC_TR1_LT1_2 992,64374
#define ADC_TR1_LT1_3 993,64448
#define ADC_TR1_LT1_4 994,64522
#define ADC_TR1_LT1_5 995,64596
#define ADC_TR1_LT1_6 996,64670
#define ADC_TR1_LT1_7 997,64744
#define ADC_TR1_LT1_8 998,64818
#define ADC_TR1_LT1_9 999,64892
#define ADC_TR1_LT1_10 1000,64966
#define ADC_TR1_LT1_11 1001,65041
#define ADC_TR1_HT1 1003,65118
#define ADC_TR1_HT1_0 1004,65217
#define ADC_TR1_HT1_1 1005,65291
#define ADC_TR1_HT1_2 1006,65365
#define ADC_TR1_HT1_3 1007,65439
#define ADC_TR1_HT1_4 1008,65513
#define ADC_TR1_HT1_5 1009,65587
#define ADC_TR1_HT1_6 1010,65661
#define ADC_TR1_HT1_7 1011,65735
#define ADC_TR1_HT1_8 1012,65809
#define ADC_TR1_HT1_9 1013,65883
#define ADC_TR1_HT1_10 1014,65957
#define ADC_TR1_HT1_11 1015,66032
#define ADC_TR2_LT2 1018,66192
#define ADC_TR2_LT2_0 1019,66290
#define ADC_TR2_LT2_1 1020,66364
#define ADC_TR2_LT2_2 1021,66438
#define ADC_TR2_LT2_3 1022,66512
#define ADC_TR2_LT2_4 1023,66586
#define ADC_TR2_LT2_5 1024,66660
#define ADC_TR2_LT2_6 1025,66734
#define ADC_TR2_LT2_7 1026,66808
#define ADC_TR2_HT2 1028,66884
#define ADC_TR2_HT2_0 1029,66983
#define ADC_TR2_HT2_1 1030,67057
#define ADC_TR2_HT2_2 1031,67131
#define ADC_TR2_HT2_3 1032,67205
#define ADC_TR2_HT2_4 1033,67279
#define ADC_TR2_HT2_5 1034,67353
#define ADC_TR2_HT2_6 1035,67427
#define ADC_TR2_HT2_7 1036,67501
#define ADC_TR3_LT3 1039,67660
#define ADC_TR3_LT3_0 1040,67758
#define ADC_TR3_LT3_1 1041,67832
#define ADC_TR3_LT3_2 1042,67906
#define ADC_TR3_LT3_3 1043,67980
#define ADC_TR3_LT3_4 1044,68054
#define ADC_TR3_LT3_5 1045,68128
#define ADC_TR3_LT3_6 1046,68202
#define ADC_TR3_LT3_7 1047,68276
#define ADC_TR3_HT3 1049,68352
#define ADC_TR3_HT3_0 1050,68451
#define ADC_TR3_HT3_1 1051,68525
#define ADC_TR3_HT3_2 1052,68599
#define ADC_TR3_HT3_3 1053,68673
#define ADC_TR3_HT3_4 1054,68747
#define ADC_TR3_HT3_5 1055,68821
#define ADC_TR3_HT3_6 1056,68895
#define ADC_TR3_HT3_7 1057,68969
#define ADC_SQR1_L 1060,69129
#define ADC_SQR1_L_0 1061,69225
#define ADC_SQR1_L_1 1062,69297
#define ADC_SQR1_L_2 1063,69369
#define ADC_SQR1_L_3 1064,69441
#define ADC_SQR1_SQ1 1066,69515
#define ADC_SQR1_SQ1_0 1067,69614
#define ADC_SQR1_SQ1_1 1068,69688
#define ADC_SQR1_SQ1_2 1069,69762
#define ADC_SQR1_SQ1_3 1070,69836
#define ADC_SQR1_SQ1_4 1071,69910
#define ADC_SQR1_SQ2 1073,69986
#define ADC_SQR1_SQ2_0 1074,70085
#define ADC_SQR1_SQ2_1 1075,70159
#define ADC_SQR1_SQ2_2 1076,70233
#define ADC_SQR1_SQ2_3 1077,70307
#define ADC_SQR1_SQ2_4 1078,70381
#define ADC_SQR1_SQ3 1080,70457
#define ADC_SQR1_SQ3_0 1081,70556
#define ADC_SQR1_SQ3_1 1082,70630
#define ADC_SQR1_SQ3_2 1083,70704
#define ADC_SQR1_SQ3_3 1084,70778
#define ADC_SQR1_SQ3_4 1085,70852
#define ADC_SQR1_SQ4 1087,70928
#define ADC_SQR1_SQ4_0 1088,71027
#define ADC_SQR1_SQ4_1 1089,71101
#define ADC_SQR1_SQ4_2 1090,71175
#define ADC_SQR1_SQ4_3 1091,71249
#define ADC_SQR1_SQ4_4 1092,71323
#define ADC_SQR2_SQ5 1095,71483
#define ADC_SQR2_SQ5_0 1096,71582
#define ADC_SQR2_SQ5_1 1097,71656
#define ADC_SQR2_SQ5_2 1098,71730
#define ADC_SQR2_SQ5_3 1099,71804
#define ADC_SQR2_SQ5_4 1100,71878
#define ADC_SQR2_SQ6 1102,71954
#define ADC_SQR2_SQ6_0 1103,72053
#define ADC_SQR2_SQ6_1 1104,72127
#define ADC_SQR2_SQ6_2 1105,72201
#define ADC_SQR2_SQ6_3 1106,72275
#define ADC_SQR2_SQ6_4 1107,72349
#define ADC_SQR2_SQ7 1109,72425
#define ADC_SQR2_SQ7_0 1110,72524
#define ADC_SQR2_SQ7_1 1111,72598
#define ADC_SQR2_SQ7_2 1112,72672
#define ADC_SQR2_SQ7_3 1113,72746
#define ADC_SQR2_SQ7_4 1114,72820
#define ADC_SQR2_SQ8 1116,72896
#define ADC_SQR2_SQ8_0 1117,72995
#define ADC_SQR2_SQ8_1 1118,73069
#define ADC_SQR2_SQ8_2 1119,73143
#define ADC_SQR2_SQ8_3 1120,73217
#define ADC_SQR2_SQ8_4 1121,73291
#define ADC_SQR2_SQ9 1123,73367
#define ADC_SQR2_SQ9_0 1124,73466
#define ADC_SQR2_SQ9_1 1125,73540
#define ADC_SQR2_SQ9_2 1126,73614
#define ADC_SQR2_SQ9_3 1127,73688
#define ADC_SQR2_SQ9_4 1128,73762
#define ADC_SQR3_SQ10 1131,73922
#define ADC_SQR3_SQ10_0 1132,74022
#define ADC_SQR3_SQ10_1 1133,74097
#define ADC_SQR3_SQ10_2 1134,74172
#define ADC_SQR3_SQ10_3 1135,74247
#define ADC_SQR3_SQ10_4 1136,74322
#define ADC_SQR3_SQ11 1138,74399
#define ADC_SQR3_SQ11_0 1139,74499
#define ADC_SQR3_SQ11_1 1140,74574
#define ADC_SQR3_SQ11_2 1141,74649
#define ADC_SQR3_SQ11_3 1142,74724
#define ADC_SQR3_SQ11_4 1143,74799
#define ADC_SQR3_SQ12 1145,74876
#define ADC_SQR3_SQ12_0 1146,74976
#define ADC_SQR3_SQ12_1 1147,75051
#define ADC_SQR3_SQ12_2 1148,75126
#define ADC_SQR3_SQ12_3 1149,75201
#define ADC_SQR3_SQ12_4 1150,75276
#define ADC_SQR3_SQ13 1152,75353
#define ADC_SQR3_SQ13_0 1153,75453
#define ADC_SQR3_SQ13_1 1154,75528
#define ADC_SQR3_SQ13_2 1155,75603
#define ADC_SQR3_SQ13_3 1156,75678
#define ADC_SQR3_SQ13_4 1157,75753
#define ADC_SQR3_SQ14 1159,75830
#define ADC_SQR3_SQ14_0 1160,75930
#define ADC_SQR3_SQ14_1 1161,76005
#define ADC_SQR3_SQ14_2 1162,76080
#define ADC_SQR3_SQ14_3 1163,76155
#define ADC_SQR3_SQ14_4 1164,76230
#define ADC_SQR4_SQ15 1167,76391
#define ADC_SQR4_SQ15_0 1168,76491
#define ADC_SQR4_SQ15_1 1169,76566
#define ADC_SQR4_SQ15_2 1170,76641
#define ADC_SQR4_SQ15_3 1171,76716
#define ADC_SQR4_SQ15_4 1172,76791
#define ADC_SQR4_SQ16 1174,76869
#define ADC_SQR4_SQ16_0 1175,76969
#define ADC_SQR4_SQ16_1 1176,77044
#define ADC_SQR4_SQ16_2 1177,77119
#define ADC_SQR4_SQ16_3 1178,77194
#define ADC_SQR4_SQ16_4 1179,77269
#define ADC_DR_RDATA 1181,77426
#define ADC_DR_RDATA_0 1182,77513
#define ADC_DR_RDATA_1 1183,77589
#define ADC_DR_RDATA_2 1184,77665
#define ADC_DR_RDATA_3 1185,77741
#define ADC_DR_RDATA_4 1186,77817
#define ADC_DR_RDATA_5 1187,77893
#define ADC_DR_RDATA_6 1188,77969
#define ADC_DR_RDATA_7 1189,78045
#define ADC_DR_RDATA_8 1190,78121
#define ADC_DR_RDATA_9 1191,78197
#define ADC_DR_RDATA_10 1192,78273
#define ADC_DR_RDATA_11 1193,78350
#define ADC_DR_RDATA_12 1194,78427
#define ADC_DR_RDATA_13 1195,78504
#define ADC_DR_RDATA_14 1196,78581
#define ADC_DR_RDATA_15 1197,78658
#define ADC_JSQR_JL 1200,78821
#define ADC_JSQR_JL_0 1201,78918
#define ADC_JSQR_JL_1 1202,78991
#define ADC_JSQR_JEXTSEL 1204,79066
#define ADC_JSQR_JEXTSEL_0 1205,79176
#define ADC_JSQR_JEXTSEL_1 1206,79254
#define ADC_JSQR_JEXTSEL_2 1207,79332
#define ADC_JSQR_JEXTSEL_3 1208,79410
#define ADC_JSQR_JEXTEN 1210,79490
#define ADC_JSQR_JEXTEN_0 1211,79623
#define ADC_JSQR_JEXTEN_1 1212,79700
#define ADC_JSQR_JSQ1 1214,79779
#define ADC_JSQR_JSQ1_0 1215,79879
#define ADC_JSQR_JSQ1_1 1216,79954
#define ADC_JSQR_JSQ1_2 1217,80029
#define ADC_JSQR_JSQ1_3 1218,80104
#define ADC_JSQR_JSQ1_4 1219,80179
#define ADC_JSQR_JSQ2 1221,80256
#define ADC_JSQR_JSQ2_0 1222,80356
#define ADC_JSQR_JSQ2_1 1223,80431
#define ADC_JSQR_JSQ2_2 1224,80506
#define ADC_JSQR_JSQ2_3 1225,80581
#define ADC_JSQR_JSQ2_4 1226,80656
#define ADC_JSQR_JSQ3 1228,80733
#define ADC_JSQR_JSQ3_0 1229,80833
#define ADC_JSQR_JSQ3_1 1230,80908
#define ADC_JSQR_JSQ3_2 1231,80983
#define ADC_JSQR_JSQ3_3 1232,81058
#define ADC_JSQR_JSQ3_4 1233,81133
#define ADC_JSQR_JSQ4 1235,81210
#define ADC_JSQR_JSQ4_0 1236,81310
#define ADC_JSQR_JSQ4_1 1237,81385
#define ADC_JSQR_JSQ4_2 1238,81460
#define ADC_JSQR_JSQ4_3 1239,81535
#define ADC_JSQR_JSQ4_4 1240,81610
#define ADC_OFR1_OFFSET1 1243,81771
#define ADC_OFR1_OFFSET1_0 1244,81898
#define ADC_OFR1_OFFSET1_1 1245,81976
#define ADC_OFR1_OFFSET1_2 1246,82054
#define ADC_OFR1_OFFSET1_3 1247,82132
#define ADC_OFR1_OFFSET1_4 1248,82210
#define ADC_OFR1_OFFSET1_5 1249,82288
#define ADC_OFR1_OFFSET1_6 1250,82366
#define ADC_OFR1_OFFSET1_7 1251,82444
#define ADC_OFR1_OFFSET1_8 1252,82522
#define ADC_OFR1_OFFSET1_9 1253,82600
#define ADC_OFR1_OFFSET1_10 1254,82678
#define ADC_OFR1_OFFSET1_11 1255,82757
#define ADC_OFR1_OFFSET1_CH 1257,82838
#define ADC_OFR1_OFFSET1_CH_0 1258,82946
#define ADC_OFR1_OFFSET1_CH_1 1259,83030
#define ADC_OFR1_OFFSET1_CH_2 1260,83114
#define ADC_OFR1_OFFSET1_CH_3 1261,83198
#define ADC_OFR1_OFFSET1_CH_4 1262,83282
#define ADC_OFR1_OFFSET1_EN 1264,83368
#define ADC_OFR2_OFFSET2 1267,83534
#define ADC_OFR2_OFFSET2_0 1268,83661
#define ADC_OFR2_OFFSET2_1 1269,83739
#define ADC_OFR2_OFFSET2_2 1270,83817
#define ADC_OFR2_OFFSET2_3 1271,83895
#define ADC_OFR2_OFFSET2_4 1272,83973
#define ADC_OFR2_OFFSET2_5 1273,84051
#define ADC_OFR2_OFFSET2_6 1274,84129
#define ADC_OFR2_OFFSET2_7 1275,84207
#define ADC_OFR2_OFFSET2_8 1276,84285
#define ADC_OFR2_OFFSET2_9 1277,84363
#define ADC_OFR2_OFFSET2_10 1278,84441
#define ADC_OFR2_OFFSET2_11 1279,84520
#define ADC_OFR2_OFFSET2_CH 1281,84601
#define ADC_OFR2_OFFSET2_CH_0 1282,84709
#define ADC_OFR2_OFFSET2_CH_1 1283,84793
#define ADC_OFR2_OFFSET2_CH_2 1284,84877
#define ADC_OFR2_OFFSET2_CH_3 1285,84961
#define ADC_OFR2_OFFSET2_CH_4 1286,85045
#define ADC_OFR2_OFFSET2_EN 1288,85131
#define ADC_OFR3_OFFSET3 1291,85297
#define ADC_OFR3_OFFSET3_0 1292,85424
#define ADC_OFR3_OFFSET3_1 1293,85502
#define ADC_OFR3_OFFSET3_2 1294,85580
#define ADC_OFR3_OFFSET3_3 1295,85658
#define ADC_OFR3_OFFSET3_4 1296,85736
#define ADC_OFR3_OFFSET3_5 1297,85814
#define ADC_OFR3_OFFSET3_6 1298,85892
#define ADC_OFR3_OFFSET3_7 1299,85970
#define ADC_OFR3_OFFSET3_8 1300,86048
#define ADC_OFR3_OFFSET3_9 1301,86126
#define ADC_OFR3_OFFSET3_10 1302,86204
#define ADC_OFR3_OFFSET3_11 1303,86283
#define ADC_OFR3_OFFSET3_CH 1305,86364
#define ADC_OFR3_OFFSET3_CH_0 1306,86472
#define ADC_OFR3_OFFSET3_CH_1 1307,86556
#define ADC_OFR3_OFFSET3_CH_2 1308,86640
#define ADC_OFR3_OFFSET3_CH_3 1309,86724
#define ADC_OFR3_OFFSET3_CH_4 1310,86808
#define ADC_OFR3_OFFSET3_EN 1312,86894
#define ADC_OFR4_OFFSET4 1315,87060
#define ADC_OFR4_OFFSET4_0 1316,87187
#define ADC_OFR4_OFFSET4_1 1317,87265
#define ADC_OFR4_OFFSET4_2 1318,87343
#define ADC_OFR4_OFFSET4_3 1319,87421
#define ADC_OFR4_OFFSET4_4 1320,87499
#define ADC_OFR4_OFFSET4_5 1321,87577
#define ADC_OFR4_OFFSET4_6 1322,87655
#define ADC_OFR4_OFFSET4_7 1323,87733
#define ADC_OFR4_OFFSET4_8 1324,87811
#define ADC_OFR4_OFFSET4_9 1325,87889
#define ADC_OFR4_OFFSET4_10 1326,87967
#define ADC_OFR4_OFFSET4_11 1327,88046
#define ADC_OFR4_OFFSET4_CH 1329,88127
#define ADC_OFR4_OFFSET4_CH_0 1330,88235
#define ADC_OFR4_OFFSET4_CH_1 1331,88319
#define ADC_OFR4_OFFSET4_CH_2 1332,88403
#define ADC_OFR4_OFFSET4_CH_3 1333,88487
#define ADC_OFR4_OFFSET4_CH_4 1334,88571
#define ADC_OFR4_OFFSET4_EN 1336,88657
#define ADC_JDR1_JDATA 1339,88823
#define ADC_JDR1_JDATA_0 1340,88901
#define ADC_JDR1_JDATA_1 1341,88977
#define ADC_JDR1_JDATA_2 1342,89053
#define ADC_JDR1_JDATA_3 1343,89129
#define ADC_JDR1_JDATA_4 1344,89205
#define ADC_JDR1_JDATA_5 1345,89281
#define ADC_JDR1_JDATA_6 1346,89357
#define ADC_JDR1_JDATA_7 1347,89433
#define ADC_JDR1_JDATA_8 1348,89509
#define ADC_JDR1_JDATA_9 1349,89585
#define ADC_JDR1_JDATA_10 1350,89661
#define ADC_JDR1_JDATA_11 1351,89738
#define ADC_JDR1_JDATA_12 1352,89815
#define ADC_JDR1_JDATA_13 1353,89892
#define ADC_JDR1_JDATA_14 1354,89969
#define ADC_JDR1_JDATA_15 1355,90046
#define ADC_JDR2_JDATA 1358,90209
#define ADC_JDR2_JDATA_0 1359,90287
#define ADC_JDR2_JDATA_1 1360,90363
#define ADC_JDR2_JDATA_2 1361,90439
#define ADC_JDR2_JDATA_3 1362,90515
#define ADC_JDR2_JDATA_4 1363,90591
#define ADC_JDR2_JDATA_5 1364,90667
#define ADC_JDR2_JDATA_6 1365,90743
#define ADC_JDR2_JDATA_7 1366,90819
#define ADC_JDR2_JDATA_8 1367,90895
#define ADC_JDR2_JDATA_9 1368,90971
#define ADC_JDR2_JDATA_10 1369,91047
#define ADC_JDR2_JDATA_11 1370,91124
#define ADC_JDR2_JDATA_12 1371,91201
#define ADC_JDR2_JDATA_13 1372,91278
#define ADC_JDR2_JDATA_14 1373,91355
#define ADC_JDR2_JDATA_15 1374,91432
#define ADC_JDR3_JDATA 1377,91595
#define ADC_JDR3_JDATA_0 1378,91673
#define ADC_JDR3_JDATA_1 1379,91749
#define ADC_JDR3_JDATA_2 1380,91825
#define ADC_JDR3_JDATA_3 1381,91901
#define ADC_JDR3_JDATA_4 1382,91977
#define ADC_JDR3_JDATA_5 1383,92053
#define ADC_JDR3_JDATA_6 1384,92129
#define ADC_JDR3_JDATA_7 1385,92205
#define ADC_JDR3_JDATA_8 1386,92281
#define ADC_JDR3_JDATA_9 1387,92357
#define ADC_JDR3_JDATA_10 1388,92433
#define ADC_JDR3_JDATA_11 1389,92510
#define ADC_JDR3_JDATA_12 1390,92587
#define ADC_JDR3_JDATA_13 1391,92664
#define ADC_JDR3_JDATA_14 1392,92741
#define ADC_JDR3_JDATA_15 1393,92818
#define ADC_JDR4_JDATA 1396,92981
#define ADC_JDR4_JDATA_0 1397,93059
#define ADC_JDR4_JDATA_1 1398,93135
#define ADC_JDR4_JDATA_2 1399,93211
#define ADC_JDR4_JDATA_3 1400,93287
#define ADC_JDR4_JDATA_4 1401,93363
#define ADC_JDR4_JDATA_5 1402,93439
#define ADC_JDR4_JDATA_6 1403,93515
#define ADC_JDR4_JDATA_7 1404,93591
#define ADC_JDR4_JDATA_8 1405,93667
#define ADC_JDR4_JDATA_9 1406,93743
#define ADC_JDR4_JDATA_10 1407,93819
#define ADC_JDR4_JDATA_11 1408,93896
#define ADC_JDR4_JDATA_12 1409,93973
#define ADC_JDR4_JDATA_13 1410,94050
#define ADC_JDR4_JDATA_14 1411,94127
#define ADC_JDR4_JDATA_15 1412,94204
#define ADC_AWD2CR_AWD2CH 1415,94369
#define ADC_AWD2CR_AWD2CH_0 1416,94470
#define ADC_AWD2CR_AWD2CH_1 1417,94548
#define ADC_AWD2CR_AWD2CH_2 1418,94626
#define ADC_AWD2CR_AWD2CH_3 1419,94704
#define ADC_AWD2CR_AWD2CH_4 1420,94782
#define ADC_AWD2CR_AWD2CH_5 1421,94860
#define ADC_AWD2CR_AWD2CH_6 1422,94938
#define ADC_AWD2CR_AWD2CH_7 1423,95016
#define ADC_AWD2CR_AWD2CH_8 1424,95094
#define ADC_AWD2CR_AWD2CH_9 1425,95172
#define ADC_AWD2CR_AWD2CH_10 1426,95250
#define ADC_AWD2CR_AWD2CH_11 1427,95329
#define ADC_AWD2CR_AWD2CH_12 1428,95408
#define ADC_AWD2CR_AWD2CH_13 1429,95487
#define ADC_AWD2CR_AWD2CH_14 1430,95566
#define ADC_AWD2CR_AWD2CH_15 1431,95645
#define ADC_AWD2CR_AWD2CH_16 1432,95724
#define ADC_AWD2CR_AWD2CH_17 1433,95803
#define ADC_AWD3CR_AWD3CH 1436,95970
#define ADC_AWD3CR_AWD3CH_0 1437,96071
#define ADC_AWD3CR_AWD3CH_1 1438,96149
#define ADC_AWD3CR_AWD3CH_2 1439,96227
#define ADC_AWD3CR_AWD3CH_3 1440,96305
#define ADC_AWD3CR_AWD3CH_4 1441,96383
#define ADC_AWD3CR_AWD3CH_5 1442,96461
#define ADC_AWD3CR_AWD3CH_6 1443,96539
#define ADC_AWD3CR_AWD3CH_7 1444,96617
#define ADC_AWD3CR_AWD3CH_8 1445,96695
#define ADC_AWD3CR_AWD3CH_9 1446,96773
#define ADC_AWD3CR_AWD3CH_10 1447,96851
#define ADC_AWD3CR_AWD3CH_11 1448,96930
#define ADC_AWD3CR_AWD3CH_12 1449,97009
#define ADC_AWD3CR_AWD3CH_13 1450,97088
#define ADC_AWD3CR_AWD3CH_14 1451,97167
#define ADC_AWD3CR_AWD3CH_15 1452,97246
#define ADC_AWD3CR_AWD3CH_16 1453,97325
#define ADC_AWD3CR_AWD3CH_17 1454,97404
#define ADC_DIFSEL_DIFSEL 1457,97571
#define ADC_DIFSEL_DIFSEL_0 1458,97676
#define ADC_DIFSEL_DIFSEL_1 1459,97754
#define ADC_DIFSEL_DIFSEL_2 1460,97832
#define ADC_DIFSEL_DIFSEL_3 1461,97910
#define ADC_DIFSEL_DIFSEL_4 1462,97988
#define ADC_DIFSEL_DIFSEL_5 1463,98066
#define ADC_DIFSEL_DIFSEL_6 1464,98144
#define ADC_DIFSEL_DIFSEL_7 1465,98222
#define ADC_DIFSEL_DIFSEL_8 1466,98300
#define ADC_DIFSEL_DIFSEL_9 1467,98378
#define ADC_DIFSEL_DIFSEL_10 1468,98456
#define ADC_DIFSEL_DIFSEL_11 1469,98535
#define ADC_DIFSEL_DIFSEL_12 1470,98614
#define ADC_DIFSEL_DIFSEL_13 1471,98693
#define ADC_DIFSEL_DIFSEL_14 1472,98772
#define ADC_DIFSEL_DIFSEL_15 1473,98851
#define ADC_DIFSEL_DIFSEL_16 1474,98930
#define ADC_DIFSEL_DIFSEL_17 1475,99009
#define ADC_CALFACT_CALFACT_S 1478,99177
#define ADC_CALFACT_CALFACT_S_0 1479,99286
#define ADC_CALFACT_CALFACT_S_1 1480,99370
#define ADC_CALFACT_CALFACT_S_2 1481,99454
#define ADC_CALFACT_CALFACT_S_3 1482,99538
#define ADC_CALFACT_CALFACT_S_4 1483,99622
#define ADC_CALFACT_CALFACT_S_5 1484,99706
#define ADC_CALFACT_CALFACT_S_6 1485,99790
#define ADC_CALFACT_CALFACT_D 1486,99874
#define ADC_CALFACT_CALFACT_D_0 1487,99983
#define ADC_CALFACT_CALFACT_D_1 1488,100067
#define ADC_CALFACT_CALFACT_D_2 1489,100151
#define ADC_CALFACT_CALFACT_D_3 1490,100235
#define ADC_CALFACT_CALFACT_D_4 1491,100319
#define ADC_CALFACT_CALFACT_D_5 1492,100403
#define ADC_CALFACT_CALFACT_D_6 1493,100487
#define ADC12_CSR_ADRDY_MST 1497,100740
#define ADC12_CSR_ADRDY_EOSMP_MST 1498,100825
#define ADC12_CSR_ADRDY_EOC_MST 1499,100938
#define ADC12_CSR_ADRDY_EOS_MST 1500,101050
#define ADC12_CSR_ADRDY_OVR_MST 1501,101165
#define ADC12_CSR_ADRDY_JEOC_MST 1502,101264
#define ADC12_CSR_ADRDY_JEOS_MST 1503,101377
#define ADC12_CSR_AWD1_MST 1504,101493
#define ADC12_CSR_AWD2_MST 1505,101602
#define ADC12_CSR_AWD3_MST 1506,101711
#define ADC12_CSR_JQOVF_MST 1507,101820
#define ADC12_CSR_ADRDY_SLV 1508,101943
#define ADC12_CSR_ADRDY_EOSMP_SLV 1509,102027
#define ADC12_CSR_ADRDY_EOC_SLV 1510,102139
#define ADC12_CSR_ADRDY_EOS_SLV 1511,102250
#define ADC12_CSR_ADRDY_OVR_SLV 1512,102364
#define ADC12_CSR_ADRDY_JEOC_SLV 1513,102462
#define ADC12_CSR_ADRDY_JEOS_SLV 1514,102574
#define ADC12_CSR_AWD1_SLV 1515,102689
#define ADC12_CSR_AWD2_SLV 1516,102797
#define ADC12_CSR_AWD3_SLV 1517,102905
#define ADC12_CSR_JQOVF_SLV 1518,103013
#define ADC12_CCR_MULTI 1521,103220
#define ADC12_CCR_MULTI_0 1522,103313
#define ADC12_CCR_MULTI_1 1523,103393
#define ADC12_CCR_MULTI_2 1524,103473
#define ADC12_CCR_MULTI_3 1525,103553
#define ADC12_CCR_MULTI_4 1526,103633
#define ADC12_CCR_DELAY 1527,103713
#define ADC12_CCR_DELAY_0 1528,103813
#define ADC12_CCR_DELAY_1 1529,103893
#define ADC12_CCR_DELAY_2 1530,103973
#define ADC12_CCR_DELAY_3 1531,104053
#define ADC12_CCR_DMACFG 1532,104133
#define ADC12_CCR_MDMA 1533,104238
#define ADC12_CCR_MDMA_0 1534,104334
#define ADC12_CCR_MDMA_1 1535,104413
#define ADC12_CCR_CKMODE 1536,104492
#define ADC12_CCR_CKMODE_0 1537,104575
#define ADC12_CCR_CKMODE_1 1538,104656
#define ADC12_CCR_VREFEN 1539,104737
#define ADC12_CCR_TSEN 1540,104820
#define ADC12_CCR_VBATEN 1541,104914
#define ADC12_CDR_RDATA_MST 1544,105079
#define ADC12_CDR_RDATA_MST_0 1545,105178
#define ADC12_CDR_RDATA_MST_1 1546,105262
#define ADC12_CDR_RDATA_MST_2 1547,105346
#define ADC12_CDR_RDATA_MST_3 1548,105430
#define ADC12_CDR_RDATA_MST_4 1549,105514
#define ADC12_CDR_RDATA_MST_5 1550,105598
#define ADC12_CDR_RDATA_MST_6 1551,105682
#define ADC12_CDR_RDATA_MST_7 1552,105766
#define ADC12_CDR_RDATA_MST_8 1553,105850
#define ADC12_CDR_RDATA_MST_9 1554,105934
#define ADC12_CDR_RDATA_MST_10 1555,106018
#define ADC12_CDR_RDATA_MST_11 1556,106103
#define ADC12_CDR_RDATA_MST_12 1557,106188
#define ADC12_CDR_RDATA_MST_13 1558,106273
#define ADC12_CDR_RDATA_MST_14 1559,106358
#define ADC12_CDR_RDATA_MST_15 1560,106443
#define ADC12_CDR_RDATA_SLV 1562,106530
#define ADC12_CDR_RDATA_SLV_0 1563,106629
#define ADC12_CDR_RDATA_SLV_1 1564,106713
#define ADC12_CDR_RDATA_SLV_2 1565,106797
#define ADC12_CDR_RDATA_SLV_3 1566,106881
#define ADC12_CDR_RDATA_SLV_4 1567,106965
#define ADC12_CDR_RDATA_SLV_5 1568,107049
#define ADC12_CDR_RDATA_SLV_6 1569,107133
#define ADC12_CDR_RDATA_SLV_7 1570,107217
#define ADC12_CDR_RDATA_SLV_8 1571,107301
#define ADC12_CDR_RDATA_SLV_9 1572,107385
#define ADC12_CDR_RDATA_SLV_10 1573,107469
#define ADC12_CDR_RDATA_SLV_11 1574,107554
#define ADC12_CDR_RDATA_SLV_12 1575,107639
#define ADC12_CDR_RDATA_SLV_13 1576,107724
#define ADC12_CDR_RDATA_SLV_14 1577,107809
#define ADC12_CDR_RDATA_SLV_15 1578,107894
#define COMP2_CSR_COMP2EN 1587,108475
#define COMP2_CSR_COMP2INSEL 1588,108560
#define COMP2_CSR_COMP2INSEL_0 1589,108661
#define COMP2_CSR_COMP2INSEL_1 1590,108768
#define COMP2_CSR_COMP2INSEL_2 1591,108875
#define COMP2_CSR_COMP2INSEL_3 1592,108982
#define COMP2_CSR_COMP2OUTSEL 1593,109089
#define COMP2_CSR_COMP2OUTSEL_0 1594,109181
#define COMP2_CSR_COMP2OUTSEL_1 1595,109279
#define COMP2_CSR_COMP2OUTSEL_2 1596,109377
#define COMP2_CSR_COMP2OUTSEL_3 1597,109475
#define COMP2_CSR_COMP2POL 1598,109573
#define COMP2_CSR_COMP2BLANKING 1599,109667
#define COMP2_CSR_COMP2BLANKING_0 1600,109754
#define COMP2_CSR_COMP2BLANKING_1 1601,109847
#define COMP2_CSR_COMP2BLANKING_2 1602,109940
#define COMP2_CSR_COMP2OUT 1603,110033
#define COMP2_CSR_COMP2LOCK 1604,110124
#define COMP4_CSR_COMP4EN 1607,110291
#define COMP4_CSR_COMP4INSEL 1608,110376
#define COMP4_CSR_COMP4INSEL_0 1609,110477
#define COMP4_CSR_COMP4INSEL_1 1610,110584
#define COMP4_CSR_COMP4INSEL_2 1611,110691
#define COMP4_CSR_COMP4INSEL_3 1612,110798
#define COMP4_CSR_COMP4OUTSEL 1613,110905
#define COMP4_CSR_COMP4OUTSEL_0 1614,110997
#define COMP4_CSR_COMP4OUTSEL_1 1615,111095
#define COMP4_CSR_COMP4OUTSEL_2 1616,111193
#define COMP4_CSR_COMP4OUTSEL_3 1617,111291
#define COMP4_CSR_COMP4POL 1618,111389
#define COMP4_CSR_COMP4BLANKING 1619,111483
#define COMP4_CSR_COMP4BLANKING_0 1620,111570
#define COMP4_CSR_COMP4BLANKING_1 1621,111663
#define COMP4_CSR_COMP4BLANKING_2 1622,111756
#define COMP4_CSR_COMP4OUT 1623,111849
#define COMP4_CSR_COMP4LOCK 1624,111940
#define COMP6_CSR_COMP6EN 1627,112107
#define COMP6_CSR_COMP6INSEL 1628,112192
#define COMP6_CSR_COMP6INSEL_0 1629,112293
#define COMP6_CSR_COMP6INSEL_1 1630,112400
#define COMP6_CSR_COMP6INSEL_2 1631,112507
#define COMP6_CSR_COMP6INSEL_3 1632,112614
#define COMP6_CSR_COMP6OUTSEL 1633,112721
#define COMP6_CSR_COMP6OUTSEL_0 1634,112813
#define COMP6_CSR_COMP6OUTSEL_1 1635,112911
#define COMP6_CSR_COMP6OUTSEL_2 1636,113009
#define COMP6_CSR_COMP6OUTSEL_3 1637,113107
#define COMP6_CSR_COMP6POL 1638,113205
#define COMP6_CSR_COMP6BLANKING 1639,113299
#define COMP6_CSR_COMP6BLANKING_0 1640,113386
#define COMP6_CSR_COMP6BLANKING_1 1641,113479
#define COMP6_CSR_COMP6BLANKING_2 1642,113572
#define COMP6_CSR_COMP6OUT 1643,113665
#define COMP6_CSR_COMP6LOCK 1644,113756
#define COMP_CSR_COMPxEN 1647,113923
#define COMP_CSR_COMPxINSEL 1648,114007
#define COMP_CSR_COMPxINSEL_0 1649,114107
#define COMP_CSR_COMPxINSEL_1 1650,114213
#define COMP_CSR_COMPxINSEL_2 1651,114319
#define COMP_CSR_COMPxINSEL_3 1652,114425
#define COMP_CSR_COMPxOUTSEL 1653,114531
#define COMP_CSR_COMPxOUTSEL_0 1654,114622
#define COMP_CSR_COMPxOUTSEL_1 1655,114719
#define COMP_CSR_COMPxOUTSEL_2 1656,114816
#define COMP_CSR_COMPxOUTSEL_3 1657,114913
#define COMP_CSR_COMPxPOL 1658,115010
#define COMP_CSR_COMPxBLANKING 1659,115103
#define COMP_CSR_COMPxBLANKING_0 1660,115189
#define COMP_CSR_COMPxBLANKING_1 1661,115281
#define COMP_CSR_COMPxBLANKING_2 1662,115373
#define COMP_CSR_COMPxOUT 1663,115465
#define COMP_CSR_COMPxLOCK 1664,115555
#define OPAMP2_CSR_OPAMP2EN 1672,116131
#define OPAMP2_CSR_FORCEVP 1673,116219
#define OPAMP2_CSR_VPSEL 1674,116357
#define OPAMP2_CSR_VPSEL_0 1675,116461
#define OPAMP2_CSR_VPSEL_1 1676,116541
#define OPAMP2_CSR_VMSEL 1677,116621
#define OPAMP2_CSR_VMSEL_0 1678,116721
#define OPAMP2_CSR_VMSEL_1 1679,116801
#define OPAMP2_CSR_TCMEN 1680,116881
#define OPAMP2_CSR_VMSSEL 1681,116988
#define OPAMP2_CSR_VPSSEL 1682,117098
#define OPAMP2_CSR_VPSSEL_0 1683,117212
#define OPAMP2_CSR_VPSSEL_1 1684,117292
#define OPAMP2_CSR_CALON 1685,117372
#define OPAMP2_CSR_CALSEL 1686,117470
#define OPAMP2_CSR_CALSEL_0 1687,117566
#define OPAMP2_CSR_CALSEL_1 1688,117646
#define OPAMP2_CSR_PGGAIN 1689,117726
#define OPAMP2_CSR_PGGAIN_0 1690,117817
#define OPAMP2_CSR_PGGAIN_1 1691,117897
#define OPAMP2_CSR_PGGAIN_2 1692,117977
#define OPAMP2_CSR_PGGAIN_3 1693,118057
#define OPAMP2_CSR_USERTRIM 1694,118137
#define OPAMP2_CSR_TRIMOFFSETP 1695,118232
#define OPAMP2_CSR_TRIMOFFSETN 1696,118335
#define OPAMP2_CSR_TSTREF 1697,118438
#define OPAMP2_CSR_OUTCAL 1698,118568
#define OPAMP2_CSR_LOCK 1699,118666
#define OPAMP_CSR_OPAMPxEN 1702,118835
#define OPAMP_CSR_FORCEVP 1703,118921
#define OPAMP_CSR_VPSEL 1704,119058
#define OPAMP_CSR_VPSEL_0 1705,119161
#define OPAMP_CSR_VPSEL_1 1706,119240
#define OPAMP_CSR_VMSEL 1707,119319
#define OPAMP_CSR_VMSEL_0 1708,119418
#define OPAMP_CSR_VMSEL_1 1709,119497
#define OPAMP_CSR_TCMEN 1710,119576
#define OPAMP_CSR_VMSSEL 1711,119682
#define OPAMP_CSR_VPSSEL 1712,119791
#define OPAMP_CSR_VPSSEL_0 1713,119904
#define OPAMP_CSR_VPSSEL_1 1714,119983
#define OPAMP_CSR_CALON 1715,120062
#define OPAMP_CSR_CALSEL 1716,120159
#define OPAMP_CSR_CALSEL_0 1717,120254
#define OPAMP_CSR_CALSEL_1 1718,120333
#define OPAMP_CSR_PGGAIN 1719,120412
#define OPAMP_CSR_PGGAIN_0 1720,120502
#define OPAMP_CSR_PGGAIN_1 1721,120581
#define OPAMP_CSR_PGGAIN_2 1722,120660
#define OPAMP_CSR_PGGAIN_3 1723,120739
#define OPAMP_CSR_USERTRIM 1724,120818
#define OPAMP_CSR_TRIMOFFSETP 1725,120912
#define OPAMP_CSR_TRIMOFFSETN 1726,121014
#define OPAMP_CSR_TSTREF 1727,121116
#define OPAMP_CSR_OUTCAL 1728,121245
#define OPAMP_CSR_LOCK 1729,121342
#define  CAN_MCR_INRQ 1737,121920
#define  CAN_MCR_SLEEP 1738,122026
#define  CAN_MCR_TXFP 1739,122128
#define  CAN_MCR_RFLM 1740,122234
#define  CAN_MCR_NART 1741,122342
#define  CAN_MCR_AWUM 1742,122453
#define  CAN_MCR_ABOM 1743,122558
#define  CAN_MCR_TTCM 1744,122670
#define  CAN_MCR_RESET 1745,122787
#define  CAN_MSR_INAK 1748,122982
#define  CAN_MSR_SLAK 1749,123092
#define  CAN_MSR_ERRI 1750,123193
#define  CAN_MSR_WKUI 1751,123292
#define  CAN_MSR_SLAKI 1752,123392
#define  CAN_MSR_TXM 1753,123503
#define  CAN_MSR_RXM 1754,123600
#define  CAN_MSR_SAMP 1755,123696
#define  CAN_MSR_RX 1756,123797
#define  CAN_TSR_RQCP0 1759,123978
#define  CAN_TSR_TXOK0 1760,124088
#define  CAN_TSR_ALST0 1761,124199
#define  CAN_TSR_TERR0 1762,124312
#define  CAN_TSR_ABRQ0 1763,124426
#define  CAN_TSR_RQCP1 1764,124536
#define  CAN_TSR_TXOK1 1765,124646
#define  CAN_TSR_ALST1 1766,124757
#define  CAN_TSR_TERR1 1767,124870
#define  CAN_TSR_ABRQ1 1768,124984
#define  CAN_TSR_RQCP2 1769,125095
#define  CAN_TSR_TXOK2 1770,125205
#define  CAN_TSR_ALST2 1771,125317
#define  CAN_TSR_TERR2 1772,125431
#define  CAN_TSR_ABRQ2 1773,125546
#define  CAN_TSR_CODE 1774,125657
#define  CAN_TSR_TME 1776,125755
#define  CAN_TSR_TME0 1777,125852
#define  CAN_TSR_TME1 1778,125960
#define  CAN_TSR_TME2 1779,126068
#define  CAN_TSR_LOW 1781,126178
#define  CAN_TSR_LOW0 1782,126275
#define  CAN_TSR_LOW1 1783,126393
#define  CAN_TSR_LOW2 1784,126511
#define  CAN_RF0R_FMP0 1787,126713
#define  CAN_RF0R_FULL0 1788,126819
#define  CAN_RF0R_FOVR0 1789,126914
#define  CAN_RF0R_RFOM0 1790,127012
#define  CAN_RF1R_FMP1 1793,127209
#define  CAN_RF1R_FULL1 1794,127315
#define  CAN_RF1R_FOVR1 1795,127410
#define  CAN_RF1R_RFOM1 1796,127508
#define  CAN_IER_TMEIE 1799,127705
#define  CAN_IER_FMPIE0 1800,127828
#define  CAN_IER_FFIE0 1801,127949
#define  CAN_IER_FOVIE0 1802,128059
#define  CAN_IER_FMPIE1 1803,128172
#define  CAN_IER_FFIE1 1804,128293
#define  CAN_IER_FOVIE1 1805,128403
#define  CAN_IER_EWGIE 1806,128516
#define  CAN_IER_EPVIE 1807,128630
#define  CAN_IER_BOFIE 1808,128744
#define  CAN_IER_LECIE 1809,128852
#define  CAN_IER_ERRIE 1810,128968
#define  CAN_IER_WKUIE 1811,129074
#define  CAN_IER_SLKIE 1812,129181
#define  CAN_ESR_EWGF 1815,129371
#define  CAN_ESR_EPVF 1816,129473
#define  CAN_ESR_BOFF 1817,129575
#define  CAN_ESR_LEC 1819,129673
#define  CAN_ESR_LEC_0 1820,129788
#define  CAN_ESR_LEC_1 1821,129877
#define  CAN_ESR_LEC_2 1822,129966
#define  CAN_ESR_TEC 1824,130057
#define  CAN_ESR_REC 1825,130199
#define  CAN_BTR_BRP 1828,130388
#define  CAN_BTR_TS1 1829,130491
#define  CAN_BTR_TS1_0 1830,130589
#define  CAN_BTR_TS1_1 1831,130695
#define  CAN_BTR_TS1_2 1832,130801
#define  CAN_BTR_TS1_3 1833,130907
#define  CAN_BTR_TS2 1834,131013
#define  CAN_BTR_TS2_0 1835,131111
#define  CAN_BTR_TS2_1 1836,131217
#define  CAN_BTR_TS2_2 1837,131323
#define  CAN_BTR_SJW 1838,131429
#define  CAN_BTR_SJW_0 1839,131541
#define  CAN_BTR_SJW_1 1840,131661
#define  CAN_BTR_LBKM 1841,131781
#define  CAN_BTR_SILM 1842,131887
#define  CAN_TI0R_TXRQ 1846,132092
#define  CAN_TI0R_RTR 1847,132200
#define  CAN_TI0R_IDE 1848,132311
#define  CAN_TI0R_EXID 1849,132415
#define  CAN_TI0R_STID 1850,132518
#define  CAN_TDT0R_DLC 1853,132728
#define  CAN_TDT0R_TGT 1854,132828
#define  CAN_TDT0R_TIME 1855,132932
#define  CAN_TDL0R_DATA0 1858,133118
#define  CAN_TDL0R_DATA1 1859,133213
#define  CAN_TDL0R_DATA2 1860,133308
#define  CAN_TDL0R_DATA3 1861,133403
#define  CAN_TDH0R_DATA4 1864,133582
#define  CAN_TDH0R_DATA5 1865,133677
#define  CAN_TDH0R_DATA6 1866,133772
#define  CAN_TDH0R_DATA7 1867,133867
#define  CAN_TI1R_TXRQ 1870,134046
#define  CAN_TI1R_RTR 1871,134154
#define  CAN_TI1R_IDE 1872,134265
#define  CAN_TI1R_EXID 1873,134369
#define  CAN_TI1R_STID 1874,134472
#define  CAN_TDT1R_DLC 1877,134682
#define  CAN_TDT1R_TGT 1878,134782
#define  CAN_TDT1R_TIME 1879,134886
#define  CAN_TDL1R_DATA0 1882,135072
#define  CAN_TDL1R_DATA1 1883,135167
#define  CAN_TDL1R_DATA2 1884,135262
#define  CAN_TDL1R_DATA3 1885,135357
#define  CAN_TDH1R_DATA4 1888,135536
#define  CAN_TDH1R_DATA5 1889,135631
#define  CAN_TDH1R_DATA6 1890,135726
#define  CAN_TDH1R_DATA7 1891,135821
#define  CAN_TI2R_TXRQ 1894,136000
#define  CAN_TI2R_RTR 1895,136108
#define  CAN_TI2R_IDE 1896,136219
#define  CAN_TI2R_EXID 1897,136323
#define  CAN_TI2R_STID 1898,136426
#define  CAN_TDT2R_DLC 1901,136636
#define  CAN_TDT2R_TGT 1902,136736
#define  CAN_TDT2R_TIME 1903,136840
#define  CAN_TDL2R_DATA0 1906,137026
#define  CAN_TDL2R_DATA1 1907,137121
#define  CAN_TDL2R_DATA2 1908,137216
#define  CAN_TDL2R_DATA3 1909,137311
#define  CAN_TDH2R_DATA4 1912,137490
#define  CAN_TDH2R_DATA5 1913,137585
#define  CAN_TDH2R_DATA6 1914,137680
#define  CAN_TDH2R_DATA7 1915,137775
#define  CAN_RI0R_RTR 1918,137954
#define  CAN_RI0R_IDE 1919,138065
#define  CAN_RI0R_EXID 1920,138169
#define  CAN_RI0R_STID 1921,138272
#define  CAN_RDT0R_DLC 1924,138482
#define  CAN_RDT0R_FMI 1925,138582
#define  CAN_RDT0R_TIME 1926,138684
#define  CAN_RDL0R_DATA0 1929,138870
#define  CAN_RDL0R_DATA1 1930,138965
#define  CAN_RDL0R_DATA2 1931,139060
#define  CAN_RDL0R_DATA3 1932,139155
#define  CAN_RDH0R_DATA4 1935,139334
#define  CAN_RDH0R_DATA5 1936,139429
#define  CAN_RDH0R_DATA6 1937,139524
#define  CAN_RDH0R_DATA7 1938,139619
#define  CAN_RI1R_RTR 1941,139798
#define  CAN_RI1R_IDE 1942,139909
#define  CAN_RI1R_EXID 1943,140013
#define  CAN_RI1R_STID 1944,140116
#define  CAN_RDT1R_DLC 1947,140326
#define  CAN_RDT1R_FMI 1948,140426
#define  CAN_RDT1R_TIME 1949,140528
#define  CAN_RDL1R_DATA0 1952,140714
#define  CAN_RDL1R_DATA1 1953,140809
#define  CAN_RDL1R_DATA2 1954,140904
#define  CAN_RDL1R_DATA3 1955,140999
#define  CAN_RDH1R_DATA4 1958,141178
#define  CAN_RDH1R_DATA5 1959,141273
#define  CAN_RDH1R_DATA6 1960,141368
#define  CAN_RDH1R_DATA7 1961,141463
#define  CAN_FMR_FINIT 1965,141671
#define  CAN_FM1R_FBM 1968,141855
#define  CAN_FM1R_FBM0 1969,141950
#define  CAN_FM1R_FBM1 1970,142056
#define  CAN_FM1R_FBM2 1971,142162
#define  CAN_FM1R_FBM3 1972,142268
#define  CAN_FM1R_FBM4 1973,142374
#define  CAN_FM1R_FBM5 1974,142480
#define  CAN_FM1R_FBM6 1975,142586
#define  CAN_FM1R_FBM7 1976,142692
#define  CAN_FM1R_FBM8 1977,142798
#define  CAN_FM1R_FBM9 1978,142904
#define  CAN_FM1R_FBM10 1979,143010
#define  CAN_FM1R_FBM11 1980,143117
#define  CAN_FM1R_FBM12 1981,143224
#define  CAN_FM1R_FBM13 1982,143331
#define  CAN_FS1R_FSC 1985,143522
#define  CAN_FS1R_FSC0 1986,143632
#define  CAN_FS1R_FSC1 1987,143748
#define  CAN_FS1R_FSC2 1988,143864
#define  CAN_FS1R_FSC3 1989,143980
#define  CAN_FS1R_FSC4 1990,144096
#define  CAN_FS1R_FSC5 1991,144212
#define  CAN_FS1R_FSC6 1992,144328
#define  CAN_FS1R_FSC7 1993,144444
#define  CAN_FS1R_FSC8 1994,144560
#define  CAN_FS1R_FSC9 1995,144676
#define  CAN_FS1R_FSC10 1996,144792
#define  CAN_FS1R_FSC11 1997,144909
#define  CAN_FS1R_FSC12 1998,145026
#define  CAN_FS1R_FSC13 1999,145143
#define  CAN_FFA1R_FFA 2002,145344
#define  CAN_FFA1R_FFA0 2003,145450
#define  CAN_FFA1R_FFA1 2004,145569
#define  CAN_FFA1R_FFA2 2005,145688
#define  CAN_FFA1R_FFA3 2006,145807
#define  CAN_FFA1R_FFA4 2007,145926
#define  CAN_FFA1R_FFA5 2008,146045
#define  CAN_FFA1R_FFA6 2009,146164
#define  CAN_FFA1R_FFA7 2010,146283
#define  CAN_FFA1R_FFA8 2011,146402
#define  CAN_FFA1R_FFA9 2012,146521
#define  CAN_FFA1R_FFA10 2013,146640
#define  CAN_FFA1R_FFA11 2014,146760
#define  CAN_FFA1R_FFA12 2015,146880
#define  CAN_FFA1R_FFA13 2016,147000
#define  CAN_FA1R_FACT 2019,147204
#define  CAN_FA1R_FACT0 2020,147301
#define  CAN_FA1R_FACT1 2021,147400
#define  CAN_FA1R_FACT2 2022,147499
#define  CAN_FA1R_FACT3 2023,147598
#define  CAN_FA1R_FACT4 2024,147697
#define  CAN_FA1R_FACT5 2025,147796
#define  CAN_FA1R_FACT6 2026,147895
#define  CAN_FA1R_FACT7 2027,147994
#define  CAN_FA1R_FACT8 2028,148093
#define  CAN_FA1R_FACT9 2029,148192
#define  CAN_FA1R_FACT10 2030,148291
#define  CAN_FA1R_FACT11 2031,148391
#define  CAN_FA1R_FACT12 2032,148491
#define  CAN_FA1R_FACT13 2033,148591
#define  CAN_F0R1_FB0 2036,148775
#define  CAN_F0R1_FB1 2037,148871
#define  CAN_F0R1_FB2 2038,148967
#define  CAN_F0R1_FB3 2039,149063
#define  CAN_F0R1_FB4 2040,149159
#define  CAN_F0R1_FB5 2041,149255
#define  CAN_F0R1_FB6 2042,149351
#define  CAN_F0R1_FB7 2043,149447
#define  CAN_F0R1_FB8 2044,149543
#define  CAN_F0R1_FB9 2045,149639
#define  CAN_F0R1_FB10 2046,149735
#define  CAN_F0R1_FB11 2047,149832
#define  CAN_F0R1_FB12 2048,149929
#define  CAN_F0R1_FB13 2049,150026
#define  CAN_F0R1_FB14 2050,150123
#define  CAN_F0R1_FB15 2051,150220
#define  CAN_F0R1_FB16 2052,150317
#define  CAN_F0R1_FB17 2053,150414
#define  CAN_F0R1_FB18 2054,150511
#define  CAN_F0R1_FB19 2055,150608
#define  CAN_F0R1_FB20 2056,150705
#define  CAN_F0R1_FB21 2057,150802
#define  CAN_F0R1_FB22 2058,150899
#define  CAN_F0R1_FB23 2059,150996
#define  CAN_F0R1_FB24 2060,151093
#define  CAN_F0R1_FB25 2061,151190
#define  CAN_F0R1_FB26 2062,151287
#define  CAN_F0R1_FB27 2063,151384
#define  CAN_F0R1_FB28 2064,151481
#define  CAN_F0R1_FB29 2065,151578
#define  CAN_F0R1_FB30 2066,151675
#define  CAN_F0R1_FB31 2067,151772
#define  CAN_F1R1_FB0 2070,151953
#define  CAN_F1R1_FB1 2071,152049
#define  CAN_F1R1_FB2 2072,152145
#define  CAN_F1R1_FB3 2073,152241
#define  CAN_F1R1_FB4 2074,152337
#define  CAN_F1R1_FB5 2075,152433
#define  CAN_F1R1_FB6 2076,152529
#define  CAN_F1R1_FB7 2077,152625
#define  CAN_F1R1_FB8 2078,152721
#define  CAN_F1R1_FB9 2079,152817
#define  CAN_F1R1_FB10 2080,152913
#define  CAN_F1R1_FB11 2081,153010
#define  CAN_F1R1_FB12 2082,153107
#define  CAN_F1R1_FB13 2083,153204
#define  CAN_F1R1_FB14 2084,153301
#define  CAN_F1R1_FB15 2085,153398
#define  CAN_F1R1_FB16 2086,153495
#define  CAN_F1R1_FB17 2087,153592
#define  CAN_F1R1_FB18 2088,153689
#define  CAN_F1R1_FB19 2089,153786
#define  CAN_F1R1_FB20 2090,153883
#define  CAN_F1R1_FB21 2091,153980
#define  CAN_F1R1_FB22 2092,154077
#define  CAN_F1R1_FB23 2093,154174
#define  CAN_F1R1_FB24 2094,154271
#define  CAN_F1R1_FB25 2095,154368
#define  CAN_F1R1_FB26 2096,154465
#define  CAN_F1R1_FB27 2097,154562
#define  CAN_F1R1_FB28 2098,154659
#define  CAN_F1R1_FB29 2099,154756
#define  CAN_F1R1_FB30 2100,154853
#define  CAN_F1R1_FB31 2101,154950
#define  CAN_F2R1_FB0 2104,155131
#define  CAN_F2R1_FB1 2105,155227
#define  CAN_F2R1_FB2 2106,155323
#define  CAN_F2R1_FB3 2107,155419
#define  CAN_F2R1_FB4 2108,155515
#define  CAN_F2R1_FB5 2109,155611
#define  CAN_F2R1_FB6 2110,155707
#define  CAN_F2R1_FB7 2111,155803
#define  CAN_F2R1_FB8 2112,155899
#define  CAN_F2R1_FB9 2113,155995
#define  CAN_F2R1_FB10 2114,156091
#define  CAN_F2R1_FB11 2115,156188
#define  CAN_F2R1_FB12 2116,156285
#define  CAN_F2R1_FB13 2117,156382
#define  CAN_F2R1_FB14 2118,156479
#define  CAN_F2R1_FB15 2119,156576
#define  CAN_F2R1_FB16 2120,156673
#define  CAN_F2R1_FB17 2121,156770
#define  CAN_F2R1_FB18 2122,156867
#define  CAN_F2R1_FB19 2123,156964
#define  CAN_F2R1_FB20 2124,157061
#define  CAN_F2R1_FB21 2125,157158
#define  CAN_F2R1_FB22 2126,157255
#define  CAN_F2R1_FB23 2127,157352
#define  CAN_F2R1_FB24 2128,157449
#define  CAN_F2R1_FB25 2129,157546
#define  CAN_F2R1_FB26 2130,157643
#define  CAN_F2R1_FB27 2131,157740
#define  CAN_F2R1_FB28 2132,157837
#define  CAN_F2R1_FB29 2133,157934
#define  CAN_F2R1_FB30 2134,158031
#define  CAN_F2R1_FB31 2135,158128
#define  CAN_F3R1_FB0 2138,158309
#define  CAN_F3R1_FB1 2139,158405
#define  CAN_F3R1_FB2 2140,158501
#define  CAN_F3R1_FB3 2141,158597
#define  CAN_F3R1_FB4 2142,158693
#define  CAN_F3R1_FB5 2143,158789
#define  CAN_F3R1_FB6 2144,158885
#define  CAN_F3R1_FB7 2145,158981
#define  CAN_F3R1_FB8 2146,159077
#define  CAN_F3R1_FB9 2147,159173
#define  CAN_F3R1_FB10 2148,159269
#define  CAN_F3R1_FB11 2149,159366
#define  CAN_F3R1_FB12 2150,159463
#define  CAN_F3R1_FB13 2151,159560
#define  CAN_F3R1_FB14 2152,159657
#define  CAN_F3R1_FB15 2153,159754
#define  CAN_F3R1_FB16 2154,159851
#define  CAN_F3R1_FB17 2155,159948
#define  CAN_F3R1_FB18 2156,160045
#define  CAN_F3R1_FB19 2157,160142
#define  CAN_F3R1_FB20 2158,160239
#define  CAN_F3R1_FB21 2159,160336
#define  CAN_F3R1_FB22 2160,160433
#define  CAN_F3R1_FB23 2161,160530
#define  CAN_F3R1_FB24 2162,160627
#define  CAN_F3R1_FB25 2163,160724
#define  CAN_F3R1_FB26 2164,160821
#define  CAN_F3R1_FB27 2165,160918
#define  CAN_F3R1_FB28 2166,161015
#define  CAN_F3R1_FB29 2167,161112
#define  CAN_F3R1_FB30 2168,161209
#define  CAN_F3R1_FB31 2169,161306
#define  CAN_F4R1_FB0 2172,161487
#define  CAN_F4R1_FB1 2173,161583
#define  CAN_F4R1_FB2 2174,161679
#define  CAN_F4R1_FB3 2175,161775
#define  CAN_F4R1_FB4 2176,161871
#define  CAN_F4R1_FB5 2177,161967
#define  CAN_F4R1_FB6 2178,162063
#define  CAN_F4R1_FB7 2179,162159
#define  CAN_F4R1_FB8 2180,162255
#define  CAN_F4R1_FB9 2181,162351
#define  CAN_F4R1_FB10 2182,162447
#define  CAN_F4R1_FB11 2183,162544
#define  CAN_F4R1_FB12 2184,162641
#define  CAN_F4R1_FB13 2185,162738
#define  CAN_F4R1_FB14 2186,162835
#define  CAN_F4R1_FB15 2187,162932
#define  CAN_F4R1_FB16 2188,163029
#define  CAN_F4R1_FB17 2189,163126
#define  CAN_F4R1_FB18 2190,163223
#define  CAN_F4R1_FB19 2191,163320
#define  CAN_F4R1_FB20 2192,163417
#define  CAN_F4R1_FB21 2193,163514
#define  CAN_F4R1_FB22 2194,163611
#define  CAN_F4R1_FB23 2195,163708
#define  CAN_F4R1_FB24 2196,163805
#define  CAN_F4R1_FB25 2197,163902
#define  CAN_F4R1_FB26 2198,163999
#define  CAN_F4R1_FB27 2199,164096
#define  CAN_F4R1_FB28 2200,164193
#define  CAN_F4R1_FB29 2201,164290
#define  CAN_F4R1_FB30 2202,164387
#define  CAN_F4R1_FB31 2203,164484
#define  CAN_F5R1_FB0 2206,164665
#define  CAN_F5R1_FB1 2207,164761
#define  CAN_F5R1_FB2 2208,164857
#define  CAN_F5R1_FB3 2209,164953
#define  CAN_F5R1_FB4 2210,165049
#define  CAN_F5R1_FB5 2211,165145
#define  CAN_F5R1_FB6 2212,165241
#define  CAN_F5R1_FB7 2213,165337
#define  CAN_F5R1_FB8 2214,165433
#define  CAN_F5R1_FB9 2215,165529
#define  CAN_F5R1_FB10 2216,165625
#define  CAN_F5R1_FB11 2217,165722
#define  CAN_F5R1_FB12 2218,165819
#define  CAN_F5R1_FB13 2219,165916
#define  CAN_F5R1_FB14 2220,166013
#define  CAN_F5R1_FB15 2221,166110
#define  CAN_F5R1_FB16 2222,166207
#define  CAN_F5R1_FB17 2223,166304
#define  CAN_F5R1_FB18 2224,166401
#define  CAN_F5R1_FB19 2225,166498
#define  CAN_F5R1_FB20 2226,166595
#define  CAN_F5R1_FB21 2227,166692
#define  CAN_F5R1_FB22 2228,166789
#define  CAN_F5R1_FB23 2229,166886
#define  CAN_F5R1_FB24 2230,166983
#define  CAN_F5R1_FB25 2231,167080
#define  CAN_F5R1_FB26 2232,167177
#define  CAN_F5R1_FB27 2233,167274
#define  CAN_F5R1_FB28 2234,167371
#define  CAN_F5R1_FB29 2235,167468
#define  CAN_F5R1_FB30 2236,167565
#define  CAN_F5R1_FB31 2237,167662
#define  CAN_F6R1_FB0 2240,167843
#define  CAN_F6R1_FB1 2241,167939
#define  CAN_F6R1_FB2 2242,168035
#define  CAN_F6R1_FB3 2243,168131
#define  CAN_F6R1_FB4 2244,168227
#define  CAN_F6R1_FB5 2245,168323
#define  CAN_F6R1_FB6 2246,168419
#define  CAN_F6R1_FB7 2247,168515
#define  CAN_F6R1_FB8 2248,168611
#define  CAN_F6R1_FB9 2249,168707
#define  CAN_F6R1_FB10 2250,168803
#define  CAN_F6R1_FB11 2251,168900
#define  CAN_F6R1_FB12 2252,168997
#define  CAN_F6R1_FB13 2253,169094
#define  CAN_F6R1_FB14 2254,169191
#define  CAN_F6R1_FB15 2255,169288
#define  CAN_F6R1_FB16 2256,169385
#define  CAN_F6R1_FB17 2257,169482
#define  CAN_F6R1_FB18 2258,169579
#define  CAN_F6R1_FB19 2259,169676
#define  CAN_F6R1_FB20 2260,169773
#define  CAN_F6R1_FB21 2261,169870
#define  CAN_F6R1_FB22 2262,169967
#define  CAN_F6R1_FB23 2263,170064
#define  CAN_F6R1_FB24 2264,170161
#define  CAN_F6R1_FB25 2265,170258
#define  CAN_F6R1_FB26 2266,170355
#define  CAN_F6R1_FB27 2267,170452
#define  CAN_F6R1_FB28 2268,170549
#define  CAN_F6R1_FB29 2269,170646
#define  CAN_F6R1_FB30 2270,170743
#define  CAN_F6R1_FB31 2271,170840
#define  CAN_F7R1_FB0 2274,171021
#define  CAN_F7R1_FB1 2275,171117
#define  CAN_F7R1_FB2 2276,171213
#define  CAN_F7R1_FB3 2277,171309
#define  CAN_F7R1_FB4 2278,171405
#define  CAN_F7R1_FB5 2279,171501
#define  CAN_F7R1_FB6 2280,171597
#define  CAN_F7R1_FB7 2281,171693
#define  CAN_F7R1_FB8 2282,171789
#define  CAN_F7R1_FB9 2283,171885
#define  CAN_F7R1_FB10 2284,171981
#define  CAN_F7R1_FB11 2285,172078
#define  CAN_F7R1_FB12 2286,172175
#define  CAN_F7R1_FB13 2287,172272
#define  CAN_F7R1_FB14 2288,172369
#define  CAN_F7R1_FB15 2289,172466
#define  CAN_F7R1_FB16 2290,172563
#define  CAN_F7R1_FB17 2291,172660
#define  CAN_F7R1_FB18 2292,172757
#define  CAN_F7R1_FB19 2293,172854
#define  CAN_F7R1_FB20 2294,172951
#define  CAN_F7R1_FB21 2295,173048
#define  CAN_F7R1_FB22 2296,173145
#define  CAN_F7R1_FB23 2297,173242
#define  CAN_F7R1_FB24 2298,173339
#define  CAN_F7R1_FB25 2299,173436
#define  CAN_F7R1_FB26 2300,173533
#define  CAN_F7R1_FB27 2301,173630
#define  CAN_F7R1_FB28 2302,173727
#define  CAN_F7R1_FB29 2303,173824
#define  CAN_F7R1_FB30 2304,173921
#define  CAN_F7R1_FB31 2305,174018
#define  CAN_F8R1_FB0 2308,174199
#define  CAN_F8R1_FB1 2309,174295
#define  CAN_F8R1_FB2 2310,174391
#define  CAN_F8R1_FB3 2311,174487
#define  CAN_F8R1_FB4 2312,174583
#define  CAN_F8R1_FB5 2313,174679
#define  CAN_F8R1_FB6 2314,174775
#define  CAN_F8R1_FB7 2315,174871
#define  CAN_F8R1_FB8 2316,174967
#define  CAN_F8R1_FB9 2317,175063
#define  CAN_F8R1_FB10 2318,175159
#define  CAN_F8R1_FB11 2319,175256
#define  CAN_F8R1_FB12 2320,175353
#define  CAN_F8R1_FB13 2321,175450
#define  CAN_F8R1_FB14 2322,175547
#define  CAN_F8R1_FB15 2323,175644
#define  CAN_F8R1_FB16 2324,175741
#define  CAN_F8R1_FB17 2325,175838
#define  CAN_F8R1_FB18 2326,175935
#define  CAN_F8R1_FB19 2327,176032
#define  CAN_F8R1_FB20 2328,176129
#define  CAN_F8R1_FB21 2329,176226
#define  CAN_F8R1_FB22 2330,176323
#define  CAN_F8R1_FB23 2331,176420
#define  CAN_F8R1_FB24 2332,176517
#define  CAN_F8R1_FB25 2333,176614
#define  CAN_F8R1_FB26 2334,176711
#define  CAN_F8R1_FB27 2335,176808
#define  CAN_F8R1_FB28 2336,176905
#define  CAN_F8R1_FB29 2337,177002
#define  CAN_F8R1_FB30 2338,177099
#define  CAN_F8R1_FB31 2339,177196
#define  CAN_F9R1_FB0 2342,177377
#define  CAN_F9R1_FB1 2343,177473
#define  CAN_F9R1_FB2 2344,177569
#define  CAN_F9R1_FB3 2345,177665
#define  CAN_F9R1_FB4 2346,177761
#define  CAN_F9R1_FB5 2347,177857
#define  CAN_F9R1_FB6 2348,177953
#define  CAN_F9R1_FB7 2349,178049
#define  CAN_F9R1_FB8 2350,178145
#define  CAN_F9R1_FB9 2351,178241
#define  CAN_F9R1_FB10 2352,178337
#define  CAN_F9R1_FB11 2353,178434
#define  CAN_F9R1_FB12 2354,178531
#define  CAN_F9R1_FB13 2355,178628
#define  CAN_F9R1_FB14 2356,178725
#define  CAN_F9R1_FB15 2357,178822
#define  CAN_F9R1_FB16 2358,178919
#define  CAN_F9R1_FB17 2359,179016
#define  CAN_F9R1_FB18 2360,179113
#define  CAN_F9R1_FB19 2361,179210
#define  CAN_F9R1_FB20 2362,179307
#define  CAN_F9R1_FB21 2363,179404
#define  CAN_F9R1_FB22 2364,179501
#define  CAN_F9R1_FB23 2365,179598
#define  CAN_F9R1_FB24 2366,179695
#define  CAN_F9R1_FB25 2367,179792
#define  CAN_F9R1_FB26 2368,179889
#define  CAN_F9R1_FB27 2369,179986
#define  CAN_F9R1_FB28 2370,180083
#define  CAN_F9R1_FB29 2371,180180
#define  CAN_F9R1_FB30 2372,180277
#define  CAN_F9R1_FB31 2373,180374
#define  CAN_F10R1_FB0 2376,180555
#define  CAN_F10R1_FB1 2377,180651
#define  CAN_F10R1_FB2 2378,180747
#define  CAN_F10R1_FB3 2379,180843
#define  CAN_F10R1_FB4 2380,180939
#define  CAN_F10R1_FB5 2381,181035
#define  CAN_F10R1_FB6 2382,181131
#define  CAN_F10R1_FB7 2383,181227
#define  CAN_F10R1_FB8 2384,181323
#define  CAN_F10R1_FB9 2385,181419
#define  CAN_F10R1_FB10 2386,181515
#define  CAN_F10R1_FB11 2387,181612
#define  CAN_F10R1_FB12 2388,181709
#define  CAN_F10R1_FB13 2389,181806
#define  CAN_F10R1_FB14 2390,181903
#define  CAN_F10R1_FB15 2391,182000
#define  CAN_F10R1_FB16 2392,182097
#define  CAN_F10R1_FB17 2393,182194
#define  CAN_F10R1_FB18 2394,182291
#define  CAN_F10R1_FB19 2395,182388
#define  CAN_F10R1_FB20 2396,182485
#define  CAN_F10R1_FB21 2397,182582
#define  CAN_F10R1_FB22 2398,182679
#define  CAN_F10R1_FB23 2399,182776
#define  CAN_F10R1_FB24 2400,182873
#define  CAN_F10R1_FB25 2401,182970
#define  CAN_F10R1_FB26 2402,183067
#define  CAN_F10R1_FB27 2403,183164
#define  CAN_F10R1_FB28 2404,183261
#define  CAN_F10R1_FB29 2405,183358
#define  CAN_F10R1_FB30 2406,183455
#define  CAN_F10R1_FB31 2407,183552
#define  CAN_F11R1_FB0 2410,183733
#define  CAN_F11R1_FB1 2411,183829
#define  CAN_F11R1_FB2 2412,183925
#define  CAN_F11R1_FB3 2413,184021
#define  CAN_F11R1_FB4 2414,184117
#define  CAN_F11R1_FB5 2415,184213
#define  CAN_F11R1_FB6 2416,184309
#define  CAN_F11R1_FB7 2417,184405
#define  CAN_F11R1_FB8 2418,184501
#define  CAN_F11R1_FB9 2419,184597
#define  CAN_F11R1_FB10 2420,184693
#define  CAN_F11R1_FB11 2421,184790
#define  CAN_F11R1_FB12 2422,184887
#define  CAN_F11R1_FB13 2423,184984
#define  CAN_F11R1_FB14 2424,185081
#define  CAN_F11R1_FB15 2425,185178
#define  CAN_F11R1_FB16 2426,185275
#define  CAN_F11R1_FB17 2427,185372
#define  CAN_F11R1_FB18 2428,185469
#define  CAN_F11R1_FB19 2429,185566
#define  CAN_F11R1_FB20 2430,185663
#define  CAN_F11R1_FB21 2431,185760
#define  CAN_F11R1_FB22 2432,185857
#define  CAN_F11R1_FB23 2433,185954
#define  CAN_F11R1_FB24 2434,186051
#define  CAN_F11R1_FB25 2435,186148
#define  CAN_F11R1_FB26 2436,186245
#define  CAN_F11R1_FB27 2437,186342
#define  CAN_F11R1_FB28 2438,186439
#define  CAN_F11R1_FB29 2439,186536
#define  CAN_F11R1_FB30 2440,186633
#define  CAN_F11R1_FB31 2441,186730
#define  CAN_F12R1_FB0 2444,186911
#define  CAN_F12R1_FB1 2445,187007
#define  CAN_F12R1_FB2 2446,187103
#define  CAN_F12R1_FB3 2447,187199
#define  CAN_F12R1_FB4 2448,187295
#define  CAN_F12R1_FB5 2449,187391
#define  CAN_F12R1_FB6 2450,187487
#define  CAN_F12R1_FB7 2451,187583
#define  CAN_F12R1_FB8 2452,187679
#define  CAN_F12R1_FB9 2453,187775
#define  CAN_F12R1_FB10 2454,187871
#define  CAN_F12R1_FB11 2455,187968
#define  CAN_F12R1_FB12 2456,188065
#define  CAN_F12R1_FB13 2457,188162
#define  CAN_F12R1_FB14 2458,188259
#define  CAN_F12R1_FB15 2459,188356
#define  CAN_F12R1_FB16 2460,188453
#define  CAN_F12R1_FB17 2461,188550
#define  CAN_F12R1_FB18 2462,188647
#define  CAN_F12R1_FB19 2463,188744
#define  CAN_F12R1_FB20 2464,188841
#define  CAN_F12R1_FB21 2465,188938
#define  CAN_F12R1_FB22 2466,189035
#define  CAN_F12R1_FB23 2467,189132
#define  CAN_F12R1_FB24 2468,189229
#define  CAN_F12R1_FB25 2469,189326
#define  CAN_F12R1_FB26 2470,189423
#define  CAN_F12R1_FB27 2471,189520
#define  CAN_F12R1_FB28 2472,189617
#define  CAN_F12R1_FB29 2473,189714
#define  CAN_F12R1_FB30 2474,189811
#define  CAN_F12R1_FB31 2475,189908
#define  CAN_F13R1_FB0 2478,190089
#define  CAN_F13R1_FB1 2479,190185
#define  CAN_F13R1_FB2 2480,190281
#define  CAN_F13R1_FB3 2481,190377
#define  CAN_F13R1_FB4 2482,190473
#define  CAN_F13R1_FB5 2483,190569
#define  CAN_F13R1_FB6 2484,190665
#define  CAN_F13R1_FB7 2485,190761
#define  CAN_F13R1_FB8 2486,190857
#define  CAN_F13R1_FB9 2487,190953
#define  CAN_F13R1_FB10 2488,191049
#define  CAN_F13R1_FB11 2489,191146
#define  CAN_F13R1_FB12 2490,191243
#define  CAN_F13R1_FB13 2491,191340
#define  CAN_F13R1_FB14 2492,191437
#define  CAN_F13R1_FB15 2493,191534
#define  CAN_F13R1_FB16 2494,191631
#define  CAN_F13R1_FB17 2495,191728
#define  CAN_F13R1_FB18 2496,191825
#define  CAN_F13R1_FB19 2497,191922
#define  CAN_F13R1_FB20 2498,192019
#define  CAN_F13R1_FB21 2499,192116
#define  CAN_F13R1_FB22 2500,192213
#define  CAN_F13R1_FB23 2501,192310
#define  CAN_F13R1_FB24 2502,192407
#define  CAN_F13R1_FB25 2503,192504
#define  CAN_F13R1_FB26 2504,192601
#define  CAN_F13R1_FB27 2505,192698
#define  CAN_F13R1_FB28 2506,192795
#define  CAN_F13R1_FB29 2507,192892
#define  CAN_F13R1_FB30 2508,192989
#define  CAN_F13R1_FB31 2509,193086
#define  CAN_F0R2_FB0 2512,193267
#define  CAN_F0R2_FB1 2513,193363
#define  CAN_F0R2_FB2 2514,193459
#define  CAN_F0R2_FB3 2515,193555
#define  CAN_F0R2_FB4 2516,193651
#define  CAN_F0R2_FB5 2517,193747
#define  CAN_F0R2_FB6 2518,193843
#define  CAN_F0R2_FB7 2519,193939
#define  CAN_F0R2_FB8 2520,194035
#define  CAN_F0R2_FB9 2521,194131
#define  CAN_F0R2_FB10 2522,194227
#define  CAN_F0R2_FB11 2523,194324
#define  CAN_F0R2_FB12 2524,194421
#define  CAN_F0R2_FB13 2525,194518
#define  CAN_F0R2_FB14 2526,194615
#define  CAN_F0R2_FB15 2527,194712
#define  CAN_F0R2_FB16 2528,194809
#define  CAN_F0R2_FB17 2529,194906
#define  CAN_F0R2_FB18 2530,195003
#define  CAN_F0R2_FB19 2531,195100
#define  CAN_F0R2_FB20 2532,195197
#define  CAN_F0R2_FB21 2533,195294
#define  CAN_F0R2_FB22 2534,195391
#define  CAN_F0R2_FB23 2535,195488
#define  CAN_F0R2_FB24 2536,195585
#define  CAN_F0R2_FB25 2537,195682
#define  CAN_F0R2_FB26 2538,195779
#define  CAN_F0R2_FB27 2539,195876
#define  CAN_F0R2_FB28 2540,195973
#define  CAN_F0R2_FB29 2541,196070
#define  CAN_F0R2_FB30 2542,196167
#define  CAN_F0R2_FB31 2543,196264
#define  CAN_F1R2_FB0 2546,196445
#define  CAN_F1R2_FB1 2547,196541
#define  CAN_F1R2_FB2 2548,196637
#define  CAN_F1R2_FB3 2549,196733
#define  CAN_F1R2_FB4 2550,196829
#define  CAN_F1R2_FB5 2551,196925
#define  CAN_F1R2_FB6 2552,197021
#define  CAN_F1R2_FB7 2553,197117
#define  CAN_F1R2_FB8 2554,197213
#define  CAN_F1R2_FB9 2555,197309
#define  CAN_F1R2_FB10 2556,197405
#define  CAN_F1R2_FB11 2557,197502
#define  CAN_F1R2_FB12 2558,197599
#define  CAN_F1R2_FB13 2559,197696
#define  CAN_F1R2_FB14 2560,197793
#define  CAN_F1R2_FB15 2561,197890
#define  CAN_F1R2_FB16 2562,197987
#define  CAN_F1R2_FB17 2563,198084
#define  CAN_F1R2_FB18 2564,198181
#define  CAN_F1R2_FB19 2565,198278
#define  CAN_F1R2_FB20 2566,198375
#define  CAN_F1R2_FB21 2567,198472
#define  CAN_F1R2_FB22 2568,198569
#define  CAN_F1R2_FB23 2569,198666
#define  CAN_F1R2_FB24 2570,198763
#define  CAN_F1R2_FB25 2571,198860
#define  CAN_F1R2_FB26 2572,198957
#define  CAN_F1R2_FB27 2573,199054
#define  CAN_F1R2_FB28 2574,199151
#define  CAN_F1R2_FB29 2575,199248
#define  CAN_F1R2_FB30 2576,199345
#define  CAN_F1R2_FB31 2577,199442
#define  CAN_F2R2_FB0 2580,199623
#define  CAN_F2R2_FB1 2581,199719
#define  CAN_F2R2_FB2 2582,199815
#define  CAN_F2R2_FB3 2583,199911
#define  CAN_F2R2_FB4 2584,200007
#define  CAN_F2R2_FB5 2585,200103
#define  CAN_F2R2_FB6 2586,200199
#define  CAN_F2R2_FB7 2587,200295
#define  CAN_F2R2_FB8 2588,200391
#define  CAN_F2R2_FB9 2589,200487
#define  CAN_F2R2_FB10 2590,200583
#define  CAN_F2R2_FB11 2591,200680
#define  CAN_F2R2_FB12 2592,200777
#define  CAN_F2R2_FB13 2593,200874
#define  CAN_F2R2_FB14 2594,200971
#define  CAN_F2R2_FB15 2595,201068
#define  CAN_F2R2_FB16 2596,201165
#define  CAN_F2R2_FB17 2597,201262
#define  CAN_F2R2_FB18 2598,201359
#define  CAN_F2R2_FB19 2599,201456
#define  CAN_F2R2_FB20 2600,201553
#define  CAN_F2R2_FB21 2601,201650
#define  CAN_F2R2_FB22 2602,201747
#define  CAN_F2R2_FB23 2603,201844
#define  CAN_F2R2_FB24 2604,201941
#define  CAN_F2R2_FB25 2605,202038
#define  CAN_F2R2_FB26 2606,202135
#define  CAN_F2R2_FB27 2607,202232
#define  CAN_F2R2_FB28 2608,202329
#define  CAN_F2R2_FB29 2609,202426
#define  CAN_F2R2_FB30 2610,202523
#define  CAN_F2R2_FB31 2611,202620
#define  CAN_F3R2_FB0 2614,202801
#define  CAN_F3R2_FB1 2615,202897
#define  CAN_F3R2_FB2 2616,202993
#define  CAN_F3R2_FB3 2617,203089
#define  CAN_F3R2_FB4 2618,203185
#define  CAN_F3R2_FB5 2619,203281
#define  CAN_F3R2_FB6 2620,203377
#define  CAN_F3R2_FB7 2621,203473
#define  CAN_F3R2_FB8 2622,203569
#define  CAN_F3R2_FB9 2623,203665
#define  CAN_F3R2_FB10 2624,203761
#define  CAN_F3R2_FB11 2625,203858
#define  CAN_F3R2_FB12 2626,203955
#define  CAN_F3R2_FB13 2627,204052
#define  CAN_F3R2_FB14 2628,204149
#define  CAN_F3R2_FB15 2629,204246
#define  CAN_F3R2_FB16 2630,204343
#define  CAN_F3R2_FB17 2631,204440
#define  CAN_F3R2_FB18 2632,204537
#define  CAN_F3R2_FB19 2633,204634
#define  CAN_F3R2_FB20 2634,204731
#define  CAN_F3R2_FB21 2635,204828
#define  CAN_F3R2_FB22 2636,204925
#define  CAN_F3R2_FB23 2637,205022
#define  CAN_F3R2_FB24 2638,205119
#define  CAN_F3R2_FB25 2639,205216
#define  CAN_F3R2_FB26 2640,205313
#define  CAN_F3R2_FB27 2641,205410
#define  CAN_F3R2_FB28 2642,205507
#define  CAN_F3R2_FB29 2643,205604
#define  CAN_F3R2_FB30 2644,205701
#define  CAN_F3R2_FB31 2645,205798
#define  CAN_F4R2_FB0 2648,205979
#define  CAN_F4R2_FB1 2649,206075
#define  CAN_F4R2_FB2 2650,206171
#define  CAN_F4R2_FB3 2651,206267
#define  CAN_F4R2_FB4 2652,206363
#define  CAN_F4R2_FB5 2653,206459
#define  CAN_F4R2_FB6 2654,206555
#define  CAN_F4R2_FB7 2655,206651
#define  CAN_F4R2_FB8 2656,206747
#define  CAN_F4R2_FB9 2657,206843
#define  CAN_F4R2_FB10 2658,206939
#define  CAN_F4R2_FB11 2659,207036
#define  CAN_F4R2_FB12 2660,207133
#define  CAN_F4R2_FB13 2661,207230
#define  CAN_F4R2_FB14 2662,207327
#define  CAN_F4R2_FB15 2663,207424
#define  CAN_F4R2_FB16 2664,207521
#define  CAN_F4R2_FB17 2665,207618
#define  CAN_F4R2_FB18 2666,207715
#define  CAN_F4R2_FB19 2667,207812
#define  CAN_F4R2_FB20 2668,207909
#define  CAN_F4R2_FB21 2669,208006
#define  CAN_F4R2_FB22 2670,208103
#define  CAN_F4R2_FB23 2671,208200
#define  CAN_F4R2_FB24 2672,208297
#define  CAN_F4R2_FB25 2673,208394
#define  CAN_F4R2_FB26 2674,208491
#define  CAN_F4R2_FB27 2675,208588
#define  CAN_F4R2_FB28 2676,208685
#define  CAN_F4R2_FB29 2677,208782
#define  CAN_F4R2_FB30 2678,208879
#define  CAN_F4R2_FB31 2679,208976
#define  CAN_F5R2_FB0 2682,209157
#define  CAN_F5R2_FB1 2683,209253
#define  CAN_F5R2_FB2 2684,209349
#define  CAN_F5R2_FB3 2685,209445
#define  CAN_F5R2_FB4 2686,209541
#define  CAN_F5R2_FB5 2687,209637
#define  CAN_F5R2_FB6 2688,209733
#define  CAN_F5R2_FB7 2689,209829
#define  CAN_F5R2_FB8 2690,209925
#define  CAN_F5R2_FB9 2691,210021
#define  CAN_F5R2_FB10 2692,210117
#define  CAN_F5R2_FB11 2693,210214
#define  CAN_F5R2_FB12 2694,210311
#define  CAN_F5R2_FB13 2695,210408
#define  CAN_F5R2_FB14 2696,210505
#define  CAN_F5R2_FB15 2697,210602
#define  CAN_F5R2_FB16 2698,210699
#define  CAN_F5R2_FB17 2699,210796
#define  CAN_F5R2_FB18 2700,210893
#define  CAN_F5R2_FB19 2701,210990
#define  CAN_F5R2_FB20 2702,211087
#define  CAN_F5R2_FB21 2703,211184
#define  CAN_F5R2_FB22 2704,211281
#define  CAN_F5R2_FB23 2705,211378
#define  CAN_F5R2_FB24 2706,211475
#define  CAN_F5R2_FB25 2707,211572
#define  CAN_F5R2_FB26 2708,211669
#define  CAN_F5R2_FB27 2709,211766
#define  CAN_F5R2_FB28 2710,211863
#define  CAN_F5R2_FB29 2711,211960
#define  CAN_F5R2_FB30 2712,212057
#define  CAN_F5R2_FB31 2713,212154
#define  CAN_F6R2_FB0 2716,212335
#define  CAN_F6R2_FB1 2717,212431
#define  CAN_F6R2_FB2 2718,212527
#define  CAN_F6R2_FB3 2719,212623
#define  CAN_F6R2_FB4 2720,212719
#define  CAN_F6R2_FB5 2721,212815
#define  CAN_F6R2_FB6 2722,212911
#define  CAN_F6R2_FB7 2723,213007
#define  CAN_F6R2_FB8 2724,213103
#define  CAN_F6R2_FB9 2725,213199
#define  CAN_F6R2_FB10 2726,213295
#define  CAN_F6R2_FB11 2727,213392
#define  CAN_F6R2_FB12 2728,213489
#define  CAN_F6R2_FB13 2729,213586
#define  CAN_F6R2_FB14 2730,213683
#define  CAN_F6R2_FB15 2731,213780
#define  CAN_F6R2_FB16 2732,213877
#define  CAN_F6R2_FB17 2733,213974
#define  CAN_F6R2_FB18 2734,214071
#define  CAN_F6R2_FB19 2735,214168
#define  CAN_F6R2_FB20 2736,214265
#define  CAN_F6R2_FB21 2737,214362
#define  CAN_F6R2_FB22 2738,214459
#define  CAN_F6R2_FB23 2739,214556
#define  CAN_F6R2_FB24 2740,214653
#define  CAN_F6R2_FB25 2741,214750
#define  CAN_F6R2_FB26 2742,214847
#define  CAN_F6R2_FB27 2743,214944
#define  CAN_F6R2_FB28 2744,215041
#define  CAN_F6R2_FB29 2745,215138
#define  CAN_F6R2_FB30 2746,215235
#define  CAN_F6R2_FB31 2747,215332
#define  CAN_F7R2_FB0 2750,215513
#define  CAN_F7R2_FB1 2751,215609
#define  CAN_F7R2_FB2 2752,215705
#define  CAN_F7R2_FB3 2753,215801
#define  CAN_F7R2_FB4 2754,215897
#define  CAN_F7R2_FB5 2755,215993
#define  CAN_F7R2_FB6 2756,216089
#define  CAN_F7R2_FB7 2757,216185
#define  CAN_F7R2_FB8 2758,216281
#define  CAN_F7R2_FB9 2759,216377
#define  CAN_F7R2_FB10 2760,216473
#define  CAN_F7R2_FB11 2761,216570
#define  CAN_F7R2_FB12 2762,216667
#define  CAN_F7R2_FB13 2763,216764
#define  CAN_F7R2_FB14 2764,216861
#define  CAN_F7R2_FB15 2765,216958
#define  CAN_F7R2_FB16 2766,217055
#define  CAN_F7R2_FB17 2767,217152
#define  CAN_F7R2_FB18 2768,217249
#define  CAN_F7R2_FB19 2769,217346
#define  CAN_F7R2_FB20 2770,217443
#define  CAN_F7R2_FB21 2771,217540
#define  CAN_F7R2_FB22 2772,217637
#define  CAN_F7R2_FB23 2773,217734
#define  CAN_F7R2_FB24 2774,217831
#define  CAN_F7R2_FB25 2775,217928
#define  CAN_F7R2_FB26 2776,218025
#define  CAN_F7R2_FB27 2777,218122
#define  CAN_F7R2_FB28 2778,218219
#define  CAN_F7R2_FB29 2779,218316
#define  CAN_F7R2_FB30 2780,218413
#define  CAN_F7R2_FB31 2781,218510
#define  CAN_F8R2_FB0 2784,218691
#define  CAN_F8R2_FB1 2785,218787
#define  CAN_F8R2_FB2 2786,218883
#define  CAN_F8R2_FB3 2787,218979
#define  CAN_F8R2_FB4 2788,219075
#define  CAN_F8R2_FB5 2789,219171
#define  CAN_F8R2_FB6 2790,219267
#define  CAN_F8R2_FB7 2791,219363
#define  CAN_F8R2_FB8 2792,219459
#define  CAN_F8R2_FB9 2793,219555
#define  CAN_F8R2_FB10 2794,219651
#define  CAN_F8R2_FB11 2795,219748
#define  CAN_F8R2_FB12 2796,219845
#define  CAN_F8R2_FB13 2797,219942
#define  CAN_F8R2_FB14 2798,220039
#define  CAN_F8R2_FB15 2799,220136
#define  CAN_F8R2_FB16 2800,220233
#define  CAN_F8R2_FB17 2801,220330
#define  CAN_F8R2_FB18 2802,220427
#define  CAN_F8R2_FB19 2803,220524
#define  CAN_F8R2_FB20 2804,220621
#define  CAN_F8R2_FB21 2805,220718
#define  CAN_F8R2_FB22 2806,220815
#define  CAN_F8R2_FB23 2807,220912
#define  CAN_F8R2_FB24 2808,221009
#define  CAN_F8R2_FB25 2809,221106
#define  CAN_F8R2_FB26 2810,221203
#define  CAN_F8R2_FB27 2811,221300
#define  CAN_F8R2_FB28 2812,221397
#define  CAN_F8R2_FB29 2813,221494
#define  CAN_F8R2_FB30 2814,221591
#define  CAN_F8R2_FB31 2815,221688
#define  CAN_F9R2_FB0 2818,221869
#define  CAN_F9R2_FB1 2819,221965
#define  CAN_F9R2_FB2 2820,222061
#define  CAN_F9R2_FB3 2821,222157
#define  CAN_F9R2_FB4 2822,222253
#define  CAN_F9R2_FB5 2823,222349
#define  CAN_F9R2_FB6 2824,222445
#define  CAN_F9R2_FB7 2825,222541
#define  CAN_F9R2_FB8 2826,222637
#define  CAN_F9R2_FB9 2827,222733
#define  CAN_F9R2_FB10 2828,222829
#define  CAN_F9R2_FB11 2829,222926
#define  CAN_F9R2_FB12 2830,223023
#define  CAN_F9R2_FB13 2831,223120
#define  CAN_F9R2_FB14 2832,223217
#define  CAN_F9R2_FB15 2833,223314
#define  CAN_F9R2_FB16 2834,223411
#define  CAN_F9R2_FB17 2835,223508
#define  CAN_F9R2_FB18 2836,223605
#define  CAN_F9R2_FB19 2837,223702
#define  CAN_F9R2_FB20 2838,223799
#define  CAN_F9R2_FB21 2839,223896
#define  CAN_F9R2_FB22 2840,223993
#define  CAN_F9R2_FB23 2841,224090
#define  CAN_F9R2_FB24 2842,224187
#define  CAN_F9R2_FB25 2843,224284
#define  CAN_F9R2_FB26 2844,224381
#define  CAN_F9R2_FB27 2845,224478
#define  CAN_F9R2_FB28 2846,224575
#define  CAN_F9R2_FB29 2847,224672
#define  CAN_F9R2_FB30 2848,224769
#define  CAN_F9R2_FB31 2849,224866
#define  CAN_F10R2_FB0 2852,225047
#define  CAN_F10R2_FB1 2853,225143
#define  CAN_F10R2_FB2 2854,225239
#define  CAN_F10R2_FB3 2855,225335
#define  CAN_F10R2_FB4 2856,225431
#define  CAN_F10R2_FB5 2857,225527
#define  CAN_F10R2_FB6 2858,225623
#define  CAN_F10R2_FB7 2859,225719
#define  CAN_F10R2_FB8 2860,225815
#define  CAN_F10R2_FB9 2861,225911
#define  CAN_F10R2_FB10 2862,226007
#define  CAN_F10R2_FB11 2863,226104
#define  CAN_F10R2_FB12 2864,226201
#define  CAN_F10R2_FB13 2865,226298
#define  CAN_F10R2_FB14 2866,226395
#define  CAN_F10R2_FB15 2867,226492
#define  CAN_F10R2_FB16 2868,226589
#define  CAN_F10R2_FB17 2869,226686
#define  CAN_F10R2_FB18 2870,226783
#define  CAN_F10R2_FB19 2871,226880
#define  CAN_F10R2_FB20 2872,226977
#define  CAN_F10R2_FB21 2873,227074
#define  CAN_F10R2_FB22 2874,227171
#define  CAN_F10R2_FB23 2875,227268
#define  CAN_F10R2_FB24 2876,227365
#define  CAN_F10R2_FB25 2877,227462
#define  CAN_F10R2_FB26 2878,227559
#define  CAN_F10R2_FB27 2879,227656
#define  CAN_F10R2_FB28 2880,227753
#define  CAN_F10R2_FB29 2881,227850
#define  CAN_F10R2_FB30 2882,227947
#define  CAN_F10R2_FB31 2883,228044
#define  CAN_F11R2_FB0 2886,228225
#define  CAN_F11R2_FB1 2887,228321
#define  CAN_F11R2_FB2 2888,228417
#define  CAN_F11R2_FB3 2889,228513
#define  CAN_F11R2_FB4 2890,228609
#define  CAN_F11R2_FB5 2891,228705
#define  CAN_F11R2_FB6 2892,228801
#define  CAN_F11R2_FB7 2893,228897
#define  CAN_F11R2_FB8 2894,228993
#define  CAN_F11R2_FB9 2895,229089
#define  CAN_F11R2_FB10 2896,229185
#define  CAN_F11R2_FB11 2897,229282
#define  CAN_F11R2_FB12 2898,229379
#define  CAN_F11R2_FB13 2899,229476
#define  CAN_F11R2_FB14 2900,229573
#define  CAN_F11R2_FB15 2901,229670
#define  CAN_F11R2_FB16 2902,229767
#define  CAN_F11R2_FB17 2903,229864
#define  CAN_F11R2_FB18 2904,229961
#define  CAN_F11R2_FB19 2905,230058
#define  CAN_F11R2_FB20 2906,230155
#define  CAN_F11R2_FB21 2907,230252
#define  CAN_F11R2_FB22 2908,230349
#define  CAN_F11R2_FB23 2909,230446
#define  CAN_F11R2_FB24 2910,230543
#define  CAN_F11R2_FB25 2911,230640
#define  CAN_F11R2_FB26 2912,230737
#define  CAN_F11R2_FB27 2913,230834
#define  CAN_F11R2_FB28 2914,230931
#define  CAN_F11R2_FB29 2915,231028
#define  CAN_F11R2_FB30 2916,231125
#define  CAN_F11R2_FB31 2917,231222
#define  CAN_F12R2_FB0 2920,231403
#define  CAN_F12R2_FB1 2921,231499
#define  CAN_F12R2_FB2 2922,231595
#define  CAN_F12R2_FB3 2923,231691
#define  CAN_F12R2_FB4 2924,231787
#define  CAN_F12R2_FB5 2925,231883
#define  CAN_F12R2_FB6 2926,231979
#define  CAN_F12R2_FB7 2927,232075
#define  CAN_F12R2_FB8 2928,232171
#define  CAN_F12R2_FB9 2929,232267
#define  CAN_F12R2_FB10 2930,232363
#define  CAN_F12R2_FB11 2931,232460
#define  CAN_F12R2_FB12 2932,232557
#define  CAN_F12R2_FB13 2933,232654
#define  CAN_F12R2_FB14 2934,232751
#define  CAN_F12R2_FB15 2935,232848
#define  CAN_F12R2_FB16 2936,232945
#define  CAN_F12R2_FB17 2937,233042
#define  CAN_F12R2_FB18 2938,233139
#define  CAN_F12R2_FB19 2939,233236
#define  CAN_F12R2_FB20 2940,233333
#define  CAN_F12R2_FB21 2941,233430
#define  CAN_F12R2_FB22 2942,233527
#define  CAN_F12R2_FB23 2943,233624
#define  CAN_F12R2_FB24 2944,233721
#define  CAN_F12R2_FB25 2945,233818
#define  CAN_F12R2_FB26 2946,233915
#define  CAN_F12R2_FB27 2947,234012
#define  CAN_F12R2_FB28 2948,234109
#define  CAN_F12R2_FB29 2949,234206
#define  CAN_F12R2_FB30 2950,234303
#define  CAN_F12R2_FB31 2951,234400
#define  CAN_F13R2_FB0 2954,234581
#define  CAN_F13R2_FB1 2955,234677
#define  CAN_F13R2_FB2 2956,234773
#define  CAN_F13R2_FB3 2957,234869
#define  CAN_F13R2_FB4 2958,234965
#define  CAN_F13R2_FB5 2959,235061
#define  CAN_F13R2_FB6 2960,235157
#define  CAN_F13R2_FB7 2961,235253
#define  CAN_F13R2_FB8 2962,235349
#define  CAN_F13R2_FB9 2963,235445
#define  CAN_F13R2_FB10 2964,235541
#define  CAN_F13R2_FB11 2965,235638
#define  CAN_F13R2_FB12 2966,235735
#define  CAN_F13R2_FB13 2967,235832
#define  CAN_F13R2_FB14 2968,235929
#define  CAN_F13R2_FB15 2969,236026
#define  CAN_F13R2_FB16 2970,236123
#define  CAN_F13R2_FB17 2971,236220
#define  CAN_F13R2_FB18 2972,236317
#define  CAN_F13R2_FB19 2973,236414
#define  CAN_F13R2_FB20 2974,236511
#define  CAN_F13R2_FB21 2975,236608
#define  CAN_F13R2_FB22 2976,236705
#define  CAN_F13R2_FB23 2977,236802
#define  CAN_F13R2_FB24 2978,236899
#define  CAN_F13R2_FB25 2979,236996
#define  CAN_F13R2_FB26 2980,237093
#define  CAN_F13R2_FB27 2981,237190
#define  CAN_F13R2_FB28 2982,237287
#define  CAN_F13R2_FB29 2983,237384
#define  CAN_F13R2_FB30 2984,237481
#define  CAN_F13R2_FB31 2985,237578
#define  CRC_DR_DR 2993,238169
#define  CRC_IDR_IDR 2996,238349
#define  CRC_CR_RESET 2999,238550
#define  CRC_CR_POLYSIZE 3000,238662
#define  CRC_CR_POLYSIZE_0 3001,238760
#define  CRC_CR_POLYSIZE_1 3002,238859
#define  CRC_CR_REV_IN 3003,238958
#define  CRC_CR_REV_IN_0 3004,239066
#define  CRC_CR_REV_IN_1 3005,239149
#define  CRC_CR_REV_OUT 3006,239232
#define  CRC_INIT_INIT 3009,239426
#define  CRC_POL_POL 3012,239610
#define  DAC_CR_EN1 3020,240212
#define  DAC_CR_OUTEN1 3021,240316
#define  DAC_CR_TEN1 3022,240434
#define  DAC_CR_TSEL1 3024,240548
#define  DAC_CR_TSEL1_0 3025,240676
#define  DAC_CR_TSEL1_1 3026,240766
#define  DAC_CR_TSEL1_2 3027,240856
#define  DAC_CR_WAVE1 3029,240948
#define  DAC_CR_WAVE1_0 3030,241096
#define  DAC_CR_WAVE1_1 3031,241186
#define  DAC_CR_MAMP1 3033,241278
#define  DAC_CR_MAMP1_0 3034,241412
#define  DAC_CR_MAMP1_1 3035,241502
#define  DAC_CR_MAMP1_2 3036,241592
#define  DAC_CR_MAMP1_3 3037,241682
#define  DAC_CR_DMAEN1 3039,241774
#define  DAC_CR_DMAUDRIE1 3040,241882
#define  DAC_CR_EN2 3041,242003
#define  DAC_CR_OUTEN2 3042,242107
#define  DAC_CR_TEN2 3043,242225
#define  DAC_CR_TSEL2 3045,242339
#define  DAC_CR_TSEL2_0 3046,242467
#define  DAC_CR_TSEL2_1 3047,242557
#define  DAC_CR_TSEL2_2 3048,242647
#define  DAC_CR_WAVE2 3050,242739
#define  DAC_CR_WAVE2_0 3051,242887
#define  DAC_CR_WAVE2_1 3052,242977
#define  DAC_CR_MAMP2 3054,243069
#define  DAC_CR_MAMP2_0 3055,243203
#define  DAC_CR_MAMP2_1 3056,243293
#define  DAC_CR_MAMP2_2 3057,243383
#define  DAC_CR_MAMP2_3 3058,243473
#define  DAC_CR_DMAEN2 3060,243565
#define  DAC_CR_DMAUDRIE2 3061,243674
#define  DAC_SWTRIGR_SWTRIG1 3064,243879
#define  DAC_SWTRIGR_SWTRIG2 3065,243993
#define  DAC_DHR12R1_DACC1DHR 3068,244191
#define  DAC_DHR12L1_DACC1DHR 3071,244398
#define  DAC_DHR8R1_DACC1DHR 3074,244604
#define  DAC_DHR12R2_DACC2DHR 3077,244810
#define  DAC_DHR12L2_DACC2DHR 3080,245017
#define  DAC_DHR8R2_DACC2DHR 3083,245223
#define  DAC_DHR12RD_DACC1DHR 3086,245429
#define  DAC_DHR12RD_DACC2DHR 3087,245552
#define  DAC_DHR12LD_DACC1DHR 3090,245759
#define  DAC_DHR12LD_DACC2DHR 3091,245881
#define  DAC_DHR8RD_DACC1DHR 3094,246087
#define  DAC_DHR8RD_DACC2DHR 3095,246209
#define  DAC_DOR1_DACC1DOR 3098,246415
#define  DAC_DOR2_DACC2DOR 3101,246608
#define  DAC_SR_DMAUDR1 3104,246801
#define  DAC_SR_DMAUDR2 3105,246916
#define  DBGMCU_IDCODE_DEV_ID 3113,247525
#define  DBGMCU_IDCODE_REV_ID 3114,247594
#define  DBGMCU_CR_DBG_SLEEP 3117,247747
#define  DBGMCU_CR_DBG_STOP 3118,247816
#define  DBGMCU_CR_DBG_STANDBY 3119,247885
#define  DBGMCU_CR_TRACE_IOEN 3120,247954
#define  DBGMCU_CR_TRACE_MODE 3122,248025
#define  DBGMCU_CR_TRACE_MODE_0 3123,248094
#define  DBGMCU_CR_TRACE_MODE_1 3124,248175
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3127,248340
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3128,248409
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3129,248478
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3130,248547
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3131,248616
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3132,248685
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3133,248754
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3134,248823
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3135,248896
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3138,249049
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3139,249118
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3140,249187
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3141,249256
#define  DMA_ISR_GIF1 3149,249819
#define  DMA_ISR_TCIF1 3150,249935
#define  DMA_ISR_HTIF1 3151,250052
#define  DMA_ISR_TEIF1 3152,250165
#define  DMA_ISR_GIF2 3153,250279
#define  DMA_ISR_TCIF2 3154,250395
#define  DMA_ISR_HTIF2 3155,250512
#define  DMA_ISR_TEIF2 3156,250625
#define  DMA_ISR_GIF3 3157,250739
#define  DMA_ISR_TCIF3 3158,250855
#define  DMA_ISR_HTIF3 3159,250972
#define  DMA_ISR_TEIF3 3160,251085
#define  DMA_ISR_GIF4 3161,251199
#define  DMA_ISR_TCIF4 3162,251315
#define  DMA_ISR_HTIF4 3163,251432
#define  DMA_ISR_TEIF4 3164,251545
#define  DMA_ISR_GIF5 3165,251659
#define  DMA_ISR_TCIF5 3166,251775
#define  DMA_ISR_HTIF5 3167,251892
#define  DMA_ISR_TEIF5 3168,252005
#define  DMA_ISR_GIF6 3169,252119
#define  DMA_ISR_TCIF6 3170,252235
#define  DMA_ISR_HTIF6 3171,252352
#define  DMA_ISR_TEIF6 3172,252465
#define  DMA_ISR_GIF7 3173,252579
#define  DMA_ISR_TCIF7 3174,252695
#define  DMA_ISR_HTIF7 3175,252812
#define  DMA_ISR_TEIF7 3176,252925
#define  DMA_IFCR_CGIF1 3179,253123
#define  DMA_IFCR_CTCIF1 3180,253240
#define  DMA_IFCR_CHTIF1 3181,253358
#define  DMA_IFCR_CTEIF1 3182,253472
#define  DMA_IFCR_CGIF2 3183,253587
#define  DMA_IFCR_CTCIF2 3184,253704
#define  DMA_IFCR_CHTIF2 3185,253822
#define  DMA_IFCR_CTEIF2 3186,253936
#define  DMA_IFCR_CGIF3 3187,254051
#define  DMA_IFCR_CTCIF3 3188,254168
#define  DMA_IFCR_CHTIF3 3189,254286
#define  DMA_IFCR_CTEIF3 3190,254400
#define  DMA_IFCR_CGIF4 3191,254515
#define  DMA_IFCR_CTCIF4 3192,254632
#define  DMA_IFCR_CHTIF4 3193,254750
#define  DMA_IFCR_CTEIF4 3194,254864
#define  DMA_IFCR_CGIF5 3195,254979
#define  DMA_IFCR_CTCIF5 3196,255096
#define  DMA_IFCR_CHTIF5 3197,255214
#define  DMA_IFCR_CTEIF5 3198,255328
#define  DMA_IFCR_CGIF6 3199,255443
#define  DMA_IFCR_CTCIF6 3200,255560
#define  DMA_IFCR_CHTIF6 3201,255678
#define  DMA_IFCR_CTEIF6 3202,255792
#define  DMA_IFCR_CGIF7 3203,255907
#define  DMA_IFCR_CTCIF7 3204,256024
#define  DMA_IFCR_CHTIF7 3205,256142
#define  DMA_IFCR_CTEIF7 3206,256256
#define  DMA_CCR_EN 3209,256455
#define  DMA_CCR_TCIE 3210,256575
#define  DMA_CCR_HTIE 3211,256695
#define  DMA_CCR_TEIE 3212,256815
#define  DMA_CCR_DIR 3213,256935
#define  DMA_CCR_CIRC 3214,257055
#define  DMA_CCR_PINC 3215,257175
#define  DMA_CCR_MINC 3216,257295
#define  DMA_CCR_PSIZE 3218,257417
#define  DMA_CCR_PSIZE_0 3219,257537
#define  DMA_CCR_PSIZE_1 3220,257657
#define  DMA_CCR_MSIZE 3222,257779
#define  DMA_CCR_MSIZE_0 3223,257899
#define  DMA_CCR_MSIZE_1 3224,258019
#define  DMA_CCR_PL 3226,258141
#define  DMA_CCR_PL_0 3227,258261
#define  DMA_CCR_PL_1 3228,258381
#define  DMA_CCR_MEM2MEM 3230,258503
#define  DMA_CNDTR_NDT 3233,258707
#define  DMA_CPAR_PA 3236,258911
#define  DMA_CMAR_MA 3239,259115
#define  EXTI_IMR_MR0 3247,259729
#define  EXTI_IMR_MR1 3248,259838
#define  EXTI_IMR_MR2 3249,259947
#define  EXTI_IMR_MR3 3250,260056
#define  EXTI_IMR_MR4 3251,260165
#define  EXTI_IMR_MR5 3252,260274
#define  EXTI_IMR_MR6 3253,260383
#define  EXTI_IMR_MR7 3254,260492
#define  EXTI_IMR_MR8 3255,260601
#define  EXTI_IMR_MR9 3256,260710
#define  EXTI_IMR_MR10 3257,260819
#define  EXTI_IMR_MR11 3258,260929
#define  EXTI_IMR_MR12 3259,261039
#define  EXTI_IMR_MR13 3260,261149
#define  EXTI_IMR_MR14 3261,261259
#define  EXTI_IMR_MR15 3262,261369
#define  EXTI_IMR_MR16 3263,261479
#define  EXTI_IMR_MR17 3264,261589
#define  EXTI_IMR_MR18 3265,261699
#define  EXTI_IMR_MR19 3266,261809
#define  EXTI_IMR_MR20 3267,261919
#define  EXTI_IMR_MR21 3268,262029
#define  EXTI_IMR_MR22 3269,262139
#define  EXTI_IMR_MR23 3270,262249
#define  EXTI_IMR_MR24 3271,262359
#define  EXTI_IMR_MR25 3272,262469
#define  EXTI_IMR_MR26 3273,262579
#define  EXTI_IMR_MR27 3274,262689
#define  EXTI_IMR_MR28 3275,262799
#define  EXTI_IMR_MR29 3276,262909
#define  EXTI_IMR_MR30 3277,263019
#define  EXTI_IMR_MR31 3278,263129
#define  EXTI_EMR_MR0 3281,263323
#define  EXTI_EMR_MR1 3282,263428
#define  EXTI_EMR_MR2 3283,263533
#define  EXTI_EMR_MR3 3284,263638
#define  EXTI_EMR_MR4 3285,263743
#define  EXTI_EMR_MR5 3286,263848
#define  EXTI_EMR_MR6 3287,263953
#define  EXTI_EMR_MR7 3288,264058
#define  EXTI_EMR_MR8 3289,264163
#define  EXTI_EMR_MR9 3290,264268
#define  EXTI_EMR_MR10 3291,264373
#define  EXTI_EMR_MR11 3292,264479
#define  EXTI_EMR_MR12 3293,264585
#define  EXTI_EMR_MR13 3294,264691
#define  EXTI_EMR_MR14 3295,264797
#define  EXTI_EMR_MR15 3296,264903
#define  EXTI_EMR_MR16 3297,265009
#define  EXTI_EMR_MR17 3298,265115
#define  EXTI_EMR_MR18 3299,265221
#define  EXTI_EMR_MR19 3300,265327
#define  EXTI_EMR_MR20 3301,265433
#define  EXTI_EMR_MR21 3302,265539
#define  EXTI_EMR_MR22 3303,265645
#define  EXTI_EMR_MR23 3304,265751
#define  EXTI_EMR_MR24 3305,265857
#define  EXTI_EMR_MR25 3306,265963
#define  EXTI_EMR_MR26 3307,266069
#define  EXTI_EMR_MR27 3308,266175
#define  EXTI_EMR_MR28 3309,266281
#define  EXTI_EMR_MR29 3310,266387
#define  EXTI_EMR_MR30 3311,266493
#define  EXTI_EMR_MR31 3312,266599
#define  EXTI_RTSR_TR0 3315,266789
#define  EXTI_RTSR_TR1 3316,266922
#define  EXTI_RTSR_TR2 3317,267055
#define  EXTI_RTSR_TR3 3318,267188
#define  EXTI_RTSR_TR4 3319,267321
#define  EXTI_RTSR_TR5 3320,267454
#define  EXTI_RTSR_TR6 3321,267587
#define  EXTI_RTSR_TR7 3322,267720
#define  EXTI_RTSR_TR8 3323,267853
#define  EXTI_RTSR_TR9 3324,267986
#define  EXTI_RTSR_TR10 3325,268119
#define  EXTI_RTSR_TR11 3326,268253
#define  EXTI_RTSR_TR12 3327,268387
#define  EXTI_RTSR_TR13 3328,268521
#define  EXTI_RTSR_TR14 3329,268655
#define  EXTI_RTSR_TR15 3330,268789
#define  EXTI_RTSR_TR16 3331,268923
#define  EXTI_RTSR_TR17 3332,269057
#define  EXTI_RTSR_TR18 3333,269191
#define  EXTI_RTSR_TR19 3334,269325
#define  EXTI_RTSR_TR20 3335,269459
#define  EXTI_RTSR_TR21 3336,269593
#define  EXTI_RTSR_TR22 3337,269727
#define  EXTI_RTSR_TR29 3338,269861
#define  EXTI_RTSR_TR30 3339,269995
#define  EXTI_RTSR_TR31 3340,270129
#define  EXTI_FTSR_TR0 3343,270347
#define  EXTI_FTSR_TR1 3344,270481
#define  EXTI_FTSR_TR2 3345,270615
#define  EXTI_FTSR_TR3 3346,270749
#define  EXTI_FTSR_TR4 3347,270883
#define  EXTI_FTSR_TR5 3348,271017
#define  EXTI_FTSR_TR6 3349,271151
#define  EXTI_FTSR_TR7 3350,271285
#define  EXTI_FTSR_TR8 3351,271419
#define  EXTI_FTSR_TR9 3352,271553
#define  EXTI_FTSR_TR10 3353,271687
#define  EXTI_FTSR_TR11 3354,271822
#define  EXTI_FTSR_TR12 3355,271957
#define  EXTI_FTSR_TR13 3356,272092
#define  EXTI_FTSR_TR14 3357,272227
#define  EXTI_FTSR_TR15 3358,272362
#define  EXTI_FTSR_TR16 3359,272497
#define  EXTI_FTSR_TR17 3360,272632
#define  EXTI_FTSR_TR18 3361,272767
#define  EXTI_FTSR_TR19 3362,272902
#define  EXTI_FTSR_TR20 3363,273037
#define  EXTI_FTSR_TR21 3364,273172
#define  EXTI_FTSR_TR22 3365,273307
#define  EXTI_FTSR_TR29 3366,273442
#define  EXTI_FTSR_TR30 3367,273577
#define  EXTI_FTSR_TR31 3368,273712
#define  EXTI_SWIER_SWIER0 3371,273931
#define  EXTI_SWIER_SWIER1 3372,274044
#define  EXTI_SWIER_SWIER2 3373,274157
#define  EXTI_SWIER_SWIER3 3374,274270
#define  EXTI_SWIER_SWIER4 3375,274383
#define  EXTI_SWIER_SWIER5 3376,274496
#define  EXTI_SWIER_SWIER6 3377,274609
#define  EXTI_SWIER_SWIER7 3378,274722
#define  EXTI_SWIER_SWIER8 3379,274835
#define  EXTI_SWIER_SWIER9 3380,274948
#define  EXTI_SWIER_SWIER10 3381,275061
#define  EXTI_SWIER_SWIER11 3382,275175
#define  EXTI_SWIER_SWIER12 3383,275289
#define  EXTI_SWIER_SWIER13 3384,275403
#define  EXTI_SWIER_SWIER14 3385,275517
#define  EXTI_SWIER_SWIER15 3386,275631
#define  EXTI_SWIER_SWIER16 3387,275745
#define  EXTI_SWIER_SWIER17 3388,275859
#define  EXTI_SWIER_SWIER18 3389,275973
#define  EXTI_SWIER_SWIER19 3390,276087
#define  EXTI_SWIER_SWIER20 3391,276201
#define  EXTI_SWIER_SWIER21 3392,276315
#define  EXTI_SWIER_SWIER22 3393,276429
#define  EXTI_SWIER_SWIER29 3394,276543
#define  EXTI_SWIER_SWIER30 3395,276657
#define  EXTI_SWIER_SWIER31 3396,276771
#define  EXTI_PR_PR0 3399,276969
#define  EXTI_PR_PR1 3400,277076
#define  EXTI_PR_PR2 3401,277183
#define  EXTI_PR_PR3 3402,277290
#define  EXTI_PR_PR4 3403,277397
#define  EXTI_PR_PR5 3404,277504
#define  EXTI_PR_PR6 3405,277611
#define  EXTI_PR_PR7 3406,277718
#define  EXTI_PR_PR8 3407,277825
#define  EXTI_PR_PR9 3408,277932
#define  EXTI_PR_PR10 3409,278039
#define  EXTI_PR_PR11 3410,278147
#define  EXTI_PR_PR12 3411,278255
#define  EXTI_PR_PR13 3412,278363
#define  EXTI_PR_PR14 3413,278471
#define  EXTI_PR_PR15 3414,278579
#define  EXTI_PR_PR16 3415,278687
#define  EXTI_PR_PR17 3416,278795
#define  EXTI_PR_PR18 3417,278903
#define  EXTI_PR_PR19 3418,279011
#define  EXTI_PR_PR20 3419,279119
#define  EXTI_PR_PR21 3420,279227
#define  EXTI_PR_PR22 3421,279335
#define  EXTI_PR_PR29 3422,279443
#define  EXTI_PR_PR30 3423,279551
#define  EXTI_PR_PR31 3424,279659
#define  EXTI_IMR2_MR32 3427,279851
#define  EXTI_IMR2_MR33 3428,279961
#define  EXTI_IMR2_MR34 3429,280071
#define  EXTI_IMR2_MR35 3430,280181
#define  EXTI_EMR2_MR32 3433,280375
#define  EXTI_EMR2_MR33 3434,280481
#define  EXTI_EMR2_MR34 3435,280587
#define  EXTI_EMR2_MR35 3436,280693
#define  EXTI_RTSR2_TR32 3439,280884
#define  EXTI_RTSR2_TR33 3440,281019
#define  EXTI_FTSR2_TR32 3443,281238
#define  EXTI_FTSR2_TR33 3444,281373
#define  EXTI_SWIER2_SWIER32 3447,281592
#define  EXTI_SWIER2_SWIER33 3448,281706
#define  EXTI_PR2_PR32 3451,281904
#define  EXTI_PR2_PR33 3452,282012
#define  FLASH_ACR_LATENCY 3460,282614
#define  FLASH_ACR_LATENCY_0 3461,282726
#define  FLASH_ACR_LATENCY_1 3462,282816
#define  FLASH_ACR_LATENCY_2 3463,282906
#define  FLASH_ACR_HLFCYA 3465,282998
#define  FLASH_ACR_PRFTBE 3466,283113
#define  FLASH_ACR_PRFTBS 3467,283220
#define  FLASH_KEYR_FKEYR 3470,283411
#define  RDP_KEY 3472,283506
#define  FLASH_KEY1 3473,283598
#define  FLASH_KEY2 3474,283692
#define  FLASH_OPTKEYR_OPTKEYR 3477,283870
#define  FLASH_OPTKEY1 3479,283972
#define  FLASH_OPTKEY2 3480,284073
#define  FLASH_SR_BSY 3483,284257
#define  FLASH_SR_PGERR 3484,284346
#define  FLASH_SR_WRPERR 3485,284448
#define  FLASH_SR_EOP 3486,284555
#define  FLASH_CR_PG 3489,284740
#define  FLASH_CR_PER 3490,284836
#define  FLASH_CR_MER 3491,284931
#define  FLASH_CR_OPTPG 3492,285026
#define  FLASH_CR_OPTER 3493,285134
#define  FLASH_CR_STRT 3494,285236
#define  FLASH_CR_LOCK 3495,285326
#define  FLASH_CR_OPTWRE 3496,285415
#define  FLASH_CR_ERRIE 3497,285525
#define  FLASH_CR_EOPIE 3498,285632
#define  FLASH_CR_OBL_LAUNCH 3499,285750
#define  FLASH_AR_FAR 3502,285944
#define  FLASH_OBR_OPTERR 3505,286126
#define  FLASH_OBR_RDPRT 3506,286228
#define  FLASH_OBR_RDPRT_1 3507,286328
#define  FLASH_OBR_RDPRT_2 3508,286436
#define  FLASH_OBR_USER 3510,286546
#define  FLASH_OBR_IWDG_SW 3511,286648
#define  FLASH_OBR_nRST_STOP 3512,286740
#define  FLASH_OBR_nRST_STDBY 3513,286834
#define  FLASH_OBR_nBOOT1 3514,286929
#define  FLASH_OBR_VDDA_MONITOR 3515,287020
#define  FLASH_OBR_SRAM_PE 3516,287117
#define  FLASH_OBR_DATA0 3517,287209
#define  FLASH_OBR_DATA1 3518,287292
#define FLASH_OBR_WDG_SW 3521,287399
#define  FLASH_WRPR_WRP 3524,287527
#define  OB_RDP_RDP 3529,287793
#define  OB_RDP_nRDP 3530,287905
#define  OB_USER_USER 3533,288114
#define  OB_USER_nUSER 3534,288215
#define  OB_WRP0_WRP0 3537,288413
#define  OB_WRP0_nWRP0 3538,288540
#define  OB_WRP1_WRP1 3541,288764
#define  OB_WRP1_nWRP1 3542,288891
#define  OB_WRP2_WRP2 3545,289115
#define  OB_WRP2_nWRP2 3546,289242
#define  OB_WRP3_WRP3 3549,289466
#define  OB_WRP3_nWRP3 3550,289593
#define GPIO_MODER_MODER0 3558,290227
#define GPIO_MODER_MODER0_0 3559,290286
#define GPIO_MODER_MODER0_1 3560,290345
#define GPIO_MODER_MODER1 3561,290404
#define GPIO_MODER_MODER1_0 3562,290463
#define GPIO_MODER_MODER1_1 3563,290522
#define GPIO_MODER_MODER2 3564,290581
#define GPIO_MODER_MODER2_0 3565,290640
#define GPIO_MODER_MODER2_1 3566,290699
#define GPIO_MODER_MODER3 3567,290758
#define GPIO_MODER_MODER3_0 3568,290817
#define GPIO_MODER_MODER3_1 3569,290876
#define GPIO_MODER_MODER4 3570,290935
#define GPIO_MODER_MODER4_0 3571,290994
#define GPIO_MODER_MODER4_1 3572,291053
#define GPIO_MODER_MODER5 3573,291112
#define GPIO_MODER_MODER5_0 3574,291171
#define GPIO_MODER_MODER5_1 3575,291230
#define GPIO_MODER_MODER6 3576,291289
#define GPIO_MODER_MODER6_0 3577,291348
#define GPIO_MODER_MODER6_1 3578,291407
#define GPIO_MODER_MODER7 3579,291466
#define GPIO_MODER_MODER7_0 3580,291525
#define GPIO_MODER_MODER7_1 3581,291584
#define GPIO_MODER_MODER8 3582,291643
#define GPIO_MODER_MODER8_0 3583,291702
#define GPIO_MODER_MODER8_1 3584,291761
#define GPIO_MODER_MODER9 3585,291820
#define GPIO_MODER_MODER9_0 3586,291879
#define GPIO_MODER_MODER9_1 3587,291938
#define GPIO_MODER_MODER10 3588,291997
#define GPIO_MODER_MODER10_0 3589,292056
#define GPIO_MODER_MODER10_1 3590,292115
#define GPIO_MODER_MODER11 3591,292174
#define GPIO_MODER_MODER11_0 3592,292233
#define GPIO_MODER_MODER11_1 3593,292292
#define GPIO_MODER_MODER12 3594,292351
#define GPIO_MODER_MODER12_0 3595,292410
#define GPIO_MODER_MODER12_1 3596,292469
#define GPIO_MODER_MODER13 3597,292528
#define GPIO_MODER_MODER13_0 3598,292587
#define GPIO_MODER_MODER13_1 3599,292646
#define GPIO_MODER_MODER14 3600,292705
#define GPIO_MODER_MODER14_0 3601,292764
#define GPIO_MODER_MODER14_1 3602,292823
#define GPIO_MODER_MODER15 3603,292882
#define GPIO_MODER_MODER15_0 3604,292941
#define GPIO_MODER_MODER15_1 3605,293000
#define GPIO_OTYPER_OT_0 3608,293143
#define GPIO_OTYPER_OT_1 3609,293202
#define GPIO_OTYPER_OT_2 3610,293261
#define GPIO_OTYPER_OT_3 3611,293320
#define GPIO_OTYPER_OT_4 3612,293379
#define GPIO_OTYPER_OT_5 3613,293438
#define GPIO_OTYPER_OT_6 3614,293497
#define GPIO_OTYPER_OT_7 3615,293556
#define GPIO_OTYPER_OT_8 3616,293615
#define GPIO_OTYPER_OT_9 3617,293674
#define GPIO_OTYPER_OT_10 3618,293733
#define GPIO_OTYPER_OT_11 3619,293792
#define GPIO_OTYPER_OT_12 3620,293851
#define GPIO_OTYPER_OT_13 3621,293910
#define GPIO_OTYPER_OT_14 3622,293969
#define GPIO_OTYPER_OT_15 3623,294028
#define GPIO_OSPEEDER_OSPEEDR0 3626,294171
#define GPIO_OSPEEDER_OSPEEDR0_0 3627,294230
#define GPIO_OSPEEDER_OSPEEDR0_1 3628,294289
#define GPIO_OSPEEDER_OSPEEDR1 3629,294348
#define GPIO_OSPEEDER_OSPEEDR1_0 3630,294407
#define GPIO_OSPEEDER_OSPEEDR1_1 3631,294466
#define GPIO_OSPEEDER_OSPEEDR2 3632,294525
#define GPIO_OSPEEDER_OSPEEDR2_0 3633,294584
#define GPIO_OSPEEDER_OSPEEDR2_1 3634,294643
#define GPIO_OSPEEDER_OSPEEDR3 3635,294702
#define GPIO_OSPEEDER_OSPEEDR3_0 3636,294761
#define GPIO_OSPEEDER_OSPEEDR3_1 3637,294820
#define GPIO_OSPEEDER_OSPEEDR4 3638,294879
#define GPIO_OSPEEDER_OSPEEDR4_0 3639,294938
#define GPIO_OSPEEDER_OSPEEDR4_1 3640,294997
#define GPIO_OSPEEDER_OSPEEDR5 3641,295056
#define GPIO_OSPEEDER_OSPEEDR5_0 3642,295115
#define GPIO_OSPEEDER_OSPEEDR5_1 3643,295174
#define GPIO_OSPEEDER_OSPEEDR6 3644,295233
#define GPIO_OSPEEDER_OSPEEDR6_0 3645,295292
#define GPIO_OSPEEDER_OSPEEDR6_1 3646,295351
#define GPIO_OSPEEDER_OSPEEDR7 3647,295410
#define GPIO_OSPEEDER_OSPEEDR7_0 3648,295469
#define GPIO_OSPEEDER_OSPEEDR7_1 3649,295528
#define GPIO_OSPEEDER_OSPEEDR8 3650,295587
#define GPIO_OSPEEDER_OSPEEDR8_0 3651,295646
#define GPIO_OSPEEDER_OSPEEDR8_1 3652,295705
#define GPIO_OSPEEDER_OSPEEDR9 3653,295764
#define GPIO_OSPEEDER_OSPEEDR9_0 3654,295823
#define GPIO_OSPEEDER_OSPEEDR9_1 3655,295882
#define GPIO_OSPEEDER_OSPEEDR10 3656,295941
#define GPIO_OSPEEDER_OSPEEDR10_0 3657,296000
#define GPIO_OSPEEDER_OSPEEDR10_1 3658,296059
#define GPIO_OSPEEDER_OSPEEDR11 3659,296118
#define GPIO_OSPEEDER_OSPEEDR11_0 3660,296177
#define GPIO_OSPEEDER_OSPEEDR11_1 3661,296236
#define GPIO_OSPEEDER_OSPEEDR12 3662,296295
#define GPIO_OSPEEDER_OSPEEDR12_0 3663,296354
#define GPIO_OSPEEDER_OSPEEDR12_1 3664,296413
#define GPIO_OSPEEDER_OSPEEDR13 3665,296472
#define GPIO_OSPEEDER_OSPEEDR13_0 3666,296531
#define GPIO_OSPEEDER_OSPEEDR13_1 3667,296590
#define GPIO_OSPEEDER_OSPEEDR14 3668,296649
#define GPIO_OSPEEDER_OSPEEDR14_0 3669,296708
#define GPIO_OSPEEDER_OSPEEDR14_1 3670,296767
#define GPIO_OSPEEDER_OSPEEDR15 3671,296826
#define GPIO_OSPEEDER_OSPEEDR15_0 3672,296885
#define GPIO_OSPEEDER_OSPEEDR15_1 3673,296944
#define GPIO_PUPDR_PUPDR0 3676,297087
#define GPIO_PUPDR_PUPDR0_0 3677,297146
#define GPIO_PUPDR_PUPDR0_1 3678,297205
#define GPIO_PUPDR_PUPDR1 3679,297264
#define GPIO_PUPDR_PUPDR1_0 3680,297323
#define GPIO_PUPDR_PUPDR1_1 3681,297382
#define GPIO_PUPDR_PUPDR2 3682,297441
#define GPIO_PUPDR_PUPDR2_0 3683,297500
#define GPIO_PUPDR_PUPDR2_1 3684,297559
#define GPIO_PUPDR_PUPDR3 3685,297618
#define GPIO_PUPDR_PUPDR3_0 3686,297677
#define GPIO_PUPDR_PUPDR3_1 3687,297736
#define GPIO_PUPDR_PUPDR4 3688,297795
#define GPIO_PUPDR_PUPDR4_0 3689,297854
#define GPIO_PUPDR_PUPDR4_1 3690,297913
#define GPIO_PUPDR_PUPDR5 3691,297972
#define GPIO_PUPDR_PUPDR5_0 3692,298031
#define GPIO_PUPDR_PUPDR5_1 3693,298090
#define GPIO_PUPDR_PUPDR6 3694,298149
#define GPIO_PUPDR_PUPDR6_0 3695,298208
#define GPIO_PUPDR_PUPDR6_1 3696,298267
#define GPIO_PUPDR_PUPDR7 3697,298326
#define GPIO_PUPDR_PUPDR7_0 3698,298385
#define GPIO_PUPDR_PUPDR7_1 3699,298444
#define GPIO_PUPDR_PUPDR8 3700,298503
#define GPIO_PUPDR_PUPDR8_0 3701,298562
#define GPIO_PUPDR_PUPDR8_1 3702,298621
#define GPIO_PUPDR_PUPDR9 3703,298680
#define GPIO_PUPDR_PUPDR9_0 3704,298739
#define GPIO_PUPDR_PUPDR9_1 3705,298798
#define GPIO_PUPDR_PUPDR10 3706,298857
#define GPIO_PUPDR_PUPDR10_0 3707,298916
#define GPIO_PUPDR_PUPDR10_1 3708,298975
#define GPIO_PUPDR_PUPDR11 3709,299034
#define GPIO_PUPDR_PUPDR11_0 3710,299093
#define GPIO_PUPDR_PUPDR11_1 3711,299152
#define GPIO_PUPDR_PUPDR12 3712,299211
#define GPIO_PUPDR_PUPDR12_0 3713,299270
#define GPIO_PUPDR_PUPDR12_1 3714,299329
#define GPIO_PUPDR_PUPDR13 3715,299388
#define GPIO_PUPDR_PUPDR13_0 3716,299447
#define GPIO_PUPDR_PUPDR13_1 3717,299506
#define GPIO_PUPDR_PUPDR14 3718,299565
#define GPIO_PUPDR_PUPDR14_0 3719,299624
#define GPIO_PUPDR_PUPDR14_1 3720,299683
#define GPIO_PUPDR_PUPDR15 3721,299742
#define GPIO_PUPDR_PUPDR15_0 3722,299801
#define GPIO_PUPDR_PUPDR15_1 3723,299860
#define GPIO_IDR_0 3726,300003
#define GPIO_IDR_1 3727,300062
#define GPIO_IDR_2 3728,300121
#define GPIO_IDR_3 3729,300180
#define GPIO_IDR_4 3730,300239
#define GPIO_IDR_5 3731,300298
#define GPIO_IDR_6 3732,300357
#define GPIO_IDR_7 3733,300416
#define GPIO_IDR_8 3734,300475
#define GPIO_IDR_9 3735,300534
#define GPIO_IDR_10 3736,300593
#define GPIO_IDR_11 3737,300652
#define GPIO_IDR_12 3738,300711
#define GPIO_IDR_13 3739,300770
#define GPIO_IDR_14 3740,300829
#define GPIO_IDR_15 3741,300888
#define GPIO_ODR_0 3744,301031
#define GPIO_ODR_1 3745,301090
#define GPIO_ODR_2 3746,301149
#define GPIO_ODR_3 3747,301208
#define GPIO_ODR_4 3748,301267
#define GPIO_ODR_5 3749,301326
#define GPIO_ODR_6 3750,301385
#define GPIO_ODR_7 3751,301444
#define GPIO_ODR_8 3752,301503
#define GPIO_ODR_9 3753,301562
#define GPIO_ODR_10 3754,301621
#define GPIO_ODR_11 3755,301680
#define GPIO_ODR_12 3756,301739
#define GPIO_ODR_13 3757,301798
#define GPIO_ODR_14 3758,301857
#define GPIO_ODR_15 3759,301916
#define GPIO_BSRR_BS_0 3762,302059
#define GPIO_BSRR_BS_1 3763,302118
#define GPIO_BSRR_BS_2 3764,302177
#define GPIO_BSRR_BS_3 3765,302236
#define GPIO_BSRR_BS_4 3766,302295
#define GPIO_BSRR_BS_5 3767,302354
#define GPIO_BSRR_BS_6 3768,302413
#define GPIO_BSRR_BS_7 3769,302472
#define GPIO_BSRR_BS_8 3770,302531
#define GPIO_BSRR_BS_9 3771,302590
#define GPIO_BSRR_BS_10 3772,302649
#define GPIO_BSRR_BS_11 3773,302708
#define GPIO_BSRR_BS_12 3774,302767
#define GPIO_BSRR_BS_13 3775,302826
#define GPIO_BSRR_BS_14 3776,302885
#define GPIO_BSRR_BS_15 3777,302944
#define GPIO_BSRR_BR_0 3778,303003
#define GPIO_BSRR_BR_1 3779,303062
#define GPIO_BSRR_BR_2 3780,303121
#define GPIO_BSRR_BR_3 3781,303180
#define GPIO_BSRR_BR_4 3782,303239
#define GPIO_BSRR_BR_5 3783,303298
#define GPIO_BSRR_BR_6 3784,303357
#define GPIO_BSRR_BR_7 3785,303416
#define GPIO_BSRR_BR_8 3786,303475
#define GPIO_BSRR_BR_9 3787,303534
#define GPIO_BSRR_BR_10 3788,303593
#define GPIO_BSRR_BR_11 3789,303652
#define GPIO_BSRR_BR_12 3790,303711
#define GPIO_BSRR_BR_13 3791,303770
#define GPIO_BSRR_BR_14 3792,303829
#define GPIO_BSRR_BR_15 3793,303888
#define GPIO_LCKR_LCK0 3796,304031
#define GPIO_LCKR_LCK1 3797,304090
#define GPIO_LCKR_LCK2 3798,304149
#define GPIO_LCKR_LCK3 3799,304208
#define GPIO_LCKR_LCK4 3800,304267
#define GPIO_LCKR_LCK5 3801,304326
#define GPIO_LCKR_LCK6 3802,304385
#define GPIO_LCKR_LCK7 3803,304444
#define GPIO_LCKR_LCK8 3804,304503
#define GPIO_LCKR_LCK9 3805,304562
#define GPIO_LCKR_LCK10 3806,304621
#define GPIO_LCKR_LCK11 3807,304680
#define GPIO_LCKR_LCK12 3808,304739
#define GPIO_LCKR_LCK13 3809,304798
#define GPIO_LCKR_LCK14 3810,304857
#define GPIO_LCKR_LCK15 3811,304916
#define GPIO_LCKR_LCKK 3812,304975
#define GPIO_AFRL_AFRL0 3815,305118
#define GPIO_AFRL_AFRL1 3816,305177
#define GPIO_AFRL_AFRL2 3817,305236
#define GPIO_AFRL_AFRL3 3818,305295
#define GPIO_AFRL_AFRL4 3819,305354
#define GPIO_AFRL_AFRL5 3820,305413
#define GPIO_AFRL_AFRL6 3821,305472
#define GPIO_AFRL_AFRL7 3822,305531
#define GPIO_AFRH_AFRH0 3825,305674
#define GPIO_AFRH_AFRH1 3826,305733
#define GPIO_AFRH_AFRH2 3827,305792
#define GPIO_AFRH_AFRH3 3828,305851
#define GPIO_AFRH_AFRH4 3829,305910
#define GPIO_AFRH_AFRH5 3830,305969
#define GPIO_AFRH_AFRH6 3831,306028
#define GPIO_AFRH_AFRH7 3832,306087
#define GPIO_BRR_BR_0 3835,306230
#define GPIO_BRR_BR_1 3836,306289
#define GPIO_BRR_BR_2 3837,306348
#define GPIO_BRR_BR_3 3838,306407
#define GPIO_BRR_BR_4 3839,306466
#define GPIO_BRR_BR_5 3840,306525
#define GPIO_BRR_BR_6 3841,306584
#define GPIO_BRR_BR_7 3842,306643
#define GPIO_BRR_BR_8 3843,306702
#define GPIO_BRR_BR_9 3844,306761
#define GPIO_BRR_BR_10 3845,306820
#define GPIO_BRR_BR_11 3846,306879
#define GPIO_BRR_BR_12 3847,306938
#define GPIO_BRR_BR_13 3848,306997
#define GPIO_BRR_BR_14 3849,307056
#define GPIO_BRR_BR_15 3850,307115
#define  I2C_CR1_PE 3858,307667
#define  I2C_CR1_TXIE 3859,307769
#define  I2C_CR1_RXIE 3860,307873
#define  I2C_CR1_ADDRIE 3861,307977
#define  I2C_CR1_NACKIE 3862,308092
#define  I2C_CR1_STOPIE 3863,308207
#define  I2C_CR1_TCIE 3864,308323
#define  I2C_CR1_ERRIE 3865,308442
#define  I2C_CR1_DNF 3866,308550
#define  I2C_CR1_ANFOFF 3867,308655
#define  I2C_CR1_SWRST 3868,308763
#define  I2C_CR1_TXDMAEN 3869,308862
#define  I2C_CR1_RXDMAEN 3870,308979
#define  I2C_CR1_SBC 3871,309093
#define  I2C_CR1_NOSTRETCH 3872,309196
#define  I2C_CR1_WUPEN 3873,309305
#define  I2C_CR1_GCEN 3874,309413
#define  I2C_CR1_SMBHEN 3875,309517
#define  I2C_CR1_SMBDEN 3876,309627
#define  I2C_CR1_ALERTEN 3877,309747
#define  I2C_CR1_PECEN 3878,309850
#define I2C_CR1_DFN 3881,309969
#define  I2C_CR2_SADD 3884,310085
#define  I2C_CR2_RD_WRN 3885,310197
#define  I2C_CR2_ADD10 3886,310314
#define  I2C_CR2_HEAD10R 3887,310435
#define  I2C_CR2_START 3888,310575
#define  I2C_CR2_STOP 3889,310676
#define  I2C_CR2_NACK 3890,310790
#define  I2C_CR2_NBYTES 3891,310903
#define  I2C_CR2_RELOAD 3892,311003
#define  I2C_CR2_AUTOEND 3893,311106
#define  I2C_CR2_PECBYTE 3894,311223
#define  I2C_OAR1_OA1 3897,311417
#define  I2C_OAR1_OA1MODE 3898,311525
#define  I2C_OAR1_OA1EN 3899,311635
#define  I2C_OAR2_OA2 3902,311824
#define  I2C_OAR2_OA2MSK 3903,311955
#define  I2C_OAR2_OA2NOMASK 3904,312086
#define  I2C_OAR2_OA2MASK01 3905,312217
#define  I2C_OAR2_OA2MASK02 3906,312348
#define  I2C_OAR2_OA2MASK03 3907,312479
#define  I2C_OAR2_OA2MASK04 3908,312610
#define  I2C_OAR2_OA2MASK05 3909,312741
#define  I2C_OAR2_OA2MASK06 3910,312872
#define  I2C_OAR2_OA2MASK07 3911,313003
#define  I2C_OAR2_OA2EN 3912,313134
#define  I2C_TIMINGR_SCLL 3915,313349
#define  I2C_TIMINGR_SCLH 3916,313462
#define  I2C_TIMINGR_SDADEL 3917,313576
#define  I2C_TIMINGR_SCLDEL 3918,313675
#define  I2C_TIMINGR_PRESC 3919,313775
#define  I2C_TIMEOUTR_TIMEOUTA 3922,313961
#define  I2C_TIMEOUTR_TIDLE 3923,314059
#define  I2C_TIMEOUTR_TIMOUTEN 3924,314172
#define  I2C_TIMEOUTR_TIMEOUTB 3925,314277
#define  I2C_TIMEOUTR_TEXTEN 3926,314374
#define  I2C_ISR_TXE 3929,314572
#define  I2C_ISR_TXIS 3930,314685
#define  I2C_ISR_RXNE 3931,314795
#define  I2C_ISR_ADDR 3932,314911
#define  I2C_ISR_NACKF 3933,315023
#define  I2C_ISR_STOPF 3934,315126
#define  I2C_ISR_TC 3935,315230
#define  I2C_ISR_TCR 3936,315346
#define  I2C_ISR_BERR 3937,315455
#define  I2C_ISR_ARLO 3938,315549
#define  I2C_ISR_OVR 3939,315650
#define  I2C_ISR_PECERR 3940,315751
#define  I2C_ISR_TIMEOUT 3941,315858
#define  I2C_ISR_ALERT 3942,315973
#define  I2C_ISR_BUSY 3943,316069
#define  I2C_ISR_DIR 3944,316162
#define  I2C_ISR_ADDCODE 3945,316278
#define  I2C_ICR_ADDRCF 3948,316478
#define  I2C_ICR_NACKCF 3949,316589
#define  I2C_ICR_STOPCF 3950,316689
#define  I2C_ICR_BERRCF 3951,316799
#define  I2C_ICR_ARLOCF 3952,316904
#define  I2C_ICR_OVRCF 3953,317016
#define  I2C_ICR_PECCF 3954,317128
#define  I2C_ICR_TIMOUTCF 3955,317233
#define  I2C_ICR_ALERTCF 3956,317336
#define  I2C_PECR_PEC 3959,317521
#define  I2C_RXDR_RXDATA 3962,317703
#define  I2C_TXDR_TXDATA 3965,317891
#define  IWDG_KR_KEY 3974,318491
#define  IWDG_PR_PR 3977,318694
#define  IWDG_PR_PR_0 3978,318806
#define  IWDG_PR_PR_1 3979,318896
#define  IWDG_PR_PR_2 3980,318986
#define  IWDG_RLR_RL 3983,319160
#define  IWDG_SR_PVU 3986,319358
#define  IWDG_SR_RVU 3987,319474
#define  IWDG_SR_WVU 3988,319595
#define  IWDG_WINR_WIN 3991,319800
#define  PWR_CR_LPDS 3999,320408
#define  PWR_CR_PDDS 4000,320509
#define  PWR_CR_CWUF 4001,320611
#define  PWR_CR_CSBF 4002,320710
#define  PWR_CR_DBP 4004,320812
#define  PWR_CSR_WUF 4007,321016
#define  PWR_CSR_SBF 4008,321109
#define  PWR_CSR_EWUP1 4010,321205
#define  PWR_CSR_EWUP2 4011,321304
#define  PWR_CSR_EWUP3 4012,321403
#define  RCC_CR_HSION 4020,321996
#define  RCC_CR_HSIRDY 4021,322065
#define  RCC_CR_HSITRIM 4023,322136
#define  RCC_CR_HSITRIM_0 4024,322205
#define  RCC_CR_HSITRIM_1 4025,322286
#define  RCC_CR_HSITRIM_2 4026,322367
#define  RCC_CR_HSITRIM_3 4027,322448
#define  RCC_CR_HSITRIM_4 4028,322529
#define  RCC_CR_HSICAL 4030,322612
#define  RCC_CR_HSICAL_0 4031,322681
#define  RCC_CR_HSICAL_1 4032,322762
#define  RCC_CR_HSICAL_2 4033,322843
#define  RCC_CR_HSICAL_3 4034,322924
#define  RCC_CR_HSICAL_4 4035,323005
#define  RCC_CR_HSICAL_5 4036,323086
#define  RCC_CR_HSICAL_6 4037,323167
#define  RCC_CR_HSICAL_7 4038,323248
#define  RCC_CR_HSEON 4040,323331
#define  RCC_CR_HSERDY 4041,323400
#define  RCC_CR_HSEBYP 4042,323469
#define  RCC_CR_CSSON 4043,323538
#define  RCC_CR_PLLON 4044,323607
#define  RCC_CR_PLLRDY 4045,323676
#define  RCC_CFGR_SW 4049,323855
#define  RCC_CFGR_SW_0 4050,323974
#define  RCC_CFGR_SW_1 4051,324064
#define  RCC_CFGR_SW_HSI 4053,324156
#define  RCC_CFGR_SW_HSE 4054,324269
#define  RCC_CFGR_SW_PLL 4055,324382
#define  RCC_CFGR_SWS 4058,324524
#define  RCC_CFGR_SWS_0 4059,324651
#define  RCC_CFGR_SWS_1 4060,324741
#define  RCC_CFGR_SWS_HSI 4062,324833
#define  RCC_CFGR_SWS_HSE 4063,324953
#define  RCC_CFGR_SWS_PLL 4064,325073
#define  RCC_CFGR_HPRE 4067,325212
#define  RCC_CFGR_HPRE_0 4068,325327
#define  RCC_CFGR_HPRE_1 4069,325417
#define  RCC_CFGR_HPRE_2 4070,325507
#define  RCC_CFGR_HPRE_3 4071,325597
#define  RCC_CFGR_HPRE_DIV1 4073,325689
#define  RCC_CFGR_HPRE_DIV2 4074,325792
#define  RCC_CFGR_HPRE_DIV4 4075,325896
#define  RCC_CFGR_HPRE_DIV8 4076,326000
#define  RCC_CFGR_HPRE_DIV16 4077,326104
#define  RCC_CFGR_HPRE_DIV64 4078,326209
#define  RCC_CFGR_HPRE_DIV128 4079,326314
#define  RCC_CFGR_HPRE_DIV256 4080,326420
#define  RCC_CFGR_HPRE_DIV512 4081,326526
#define  RCC_CFGR_PPRE1 4084,326663
#define  RCC_CFGR_PPRE1_0 4085,326779
#define  RCC_CFGR_PPRE1_1 4086,326869
#define  RCC_CFGR_PPRE1_2 4087,326959
#define  RCC_CFGR_PPRE1_DIV1 4089,327051
#define  RCC_CFGR_PPRE1_DIV2 4090,327152
#define  RCC_CFGR_PPRE1_DIV4 4091,327254
#define  RCC_CFGR_PPRE1_DIV8 4092,327356
#define  RCC_CFGR_PPRE1_DIV16 4093,327458
#define  RCC_CFGR_PPRE2 4096,327592
#define  RCC_CFGR_PPRE2_0 4097,327708
#define  RCC_CFGR_PPRE2_1 4098,327798
#define  RCC_CFGR_PPRE2_2 4099,327888
#define  RCC_CFGR_PPRE2_DIV1 4101,327980
#define  RCC_CFGR_PPRE2_DIV2 4102,328081
#define  RCC_CFGR_PPRE2_DIV4 4103,328183
#define  RCC_CFGR_PPRE2_DIV8 4104,328285
#define  RCC_CFGR_PPRE2_DIV16 4105,328387
#define  RCC_CFGR_PLLSRC 4107,328492
#define  RCC_CFGR_PLLSRC_HSI_DIV2 4108,328599
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 4109,328741
#define  RCC_CFGR_PLLXTPRE 4111,328879
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 4112,328989
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 4113,329116
#define  RCC_CFGR_PLLMUL 4116,329276
#define  RCC_CFGR_PLLMUL_0 4117,329405
#define  RCC_CFGR_PLLMUL_1 4118,329495
#define  RCC_CFGR_PLLMUL_2 4119,329585
#define  RCC_CFGR_PLLMUL_3 4120,329675
#define  RCC_CFGR_PLLMUL2 4122,329767
#define  RCC_CFGR_PLLMUL3 4123,329869
#define  RCC_CFGR_PLLMUL4 4124,329971
#define  RCC_CFGR_PLLMUL5 4125,330073
#define  RCC_CFGR_PLLMUL6 4126,330175
#define  RCC_CFGR_PLLMUL7 4127,330277
#define  RCC_CFGR_PLLMUL8 4128,330379
#define  RCC_CFGR_PLLMUL9 4129,330481
#define  RCC_CFGR_PLLMUL10 4130,330583
#define  RCC_CFGR_PLLMUL11 4131,330685
#define  RCC_CFGR_PLLMUL12 4132,330788
#define  RCC_CFGR_PLLMUL13 4133,330891
#define  RCC_CFGR_PLLMUL14 4134,330994
#define  RCC_CFGR_PLLMUL15 4135,331097
#define  RCC_CFGR_PLLMUL16 4136,331200
#define  RCC_CFGR_MCO 4139,331332
#define  RCC_CFGR_MCO_0 4140,331461
#define  RCC_CFGR_MCO_1 4141,331551
#define  RCC_CFGR_MCO_2 4142,331641
#define  RCC_CFGR_MCO_NOCLOCK 4144,331733
#define  RCC_CFGR_MCO_LSI 4145,331826
#define  RCC_CFGR_MCO_LSE 4146,331943
#define  RCC_CFGR_MCO_SYSCLK 4147,332060
#define  RCC_CFGR_MCO_HSI 4148,332180
#define  RCC_CFGR_MCO_HSE 4149,332297
#define  RCC_CFGR_MCO_PLL 4150,332415
#define  RCC_CFGR_MCOPRE 4152,332547
#define  RCC_CFGR_MCOPRE_DIV1 4153,332645
#define  RCC_CFGR_MCOPRE_DIV2 4154,332749
#define  RCC_CFGR_MCOPRE_DIV4 4155,332853
#define  RCC_CFGR_MCOPRE_DIV8 4156,332957
#define  RCC_CFGR_MCOPRE_DIV16 4157,333061
#define  RCC_CFGR_MCOPRE_DIV32 4158,333166
#define  RCC_CFGR_MCOPRE_DIV64 4159,333271
#define  RCC_CFGR_MCOPRE_DIV128 4160,333376
#define  RCC_CFGR_PLLNODIV 4162,333484
#define  RCC_CIR_LSIRDYF 4165,333679
#define  RCC_CIR_LSERDYF 4166,333788
#define  RCC_CIR_HSIRDYF 4167,333897
#define  RCC_CIR_HSERDYF 4168,334006
#define  RCC_CIR_PLLRDYF 4169,334115
#define  RCC_CIR_CSSF 4170,334224
#define  RCC_CIR_LSIRDYIE 4171,334345
#define  RCC_CIR_LSERDYIE 4172,334456
#define  RCC_CIR_HSIRDYIE 4173,334567
#define  RCC_CIR_HSERDYIE 4174,334678
#define  RCC_CIR_PLLRDYIE 4175,334789
#define  RCC_CIR_LSIRDYC 4176,334900
#define  RCC_CIR_LSERDYC 4177,335010
#define  RCC_CIR_HSIRDYC 4178,335120
#define  RCC_CIR_HSERDYC 4179,335230
#define  RCC_CIR_PLLRDYC 4180,335340
#define  RCC_CIR_CSSC 4181,335450
#define  RCC_APB2RSTR_SYSCFGRST 4184,335657
#define  RCC_APB2RSTR_TIM1RST 4185,335754
#define  RCC_APB2RSTR_SPI1RST 4186,335849
#define  RCC_APB2RSTR_USART1RST 4187,335944
#define  RCC_APB2RSTR_TIM15RST 4188,336041
#define  RCC_APB2RSTR_TIM16RST 4189,336137
#define  RCC_APB2RSTR_TIM17RST 4190,336233
#define  RCC_APB1RSTR_TIM2RST 4193,336415
#define  RCC_APB1RSTR_TIM3RST 4194,336513
#define  RCC_APB1RSTR_TIM6RST 4195,336611
#define  RCC_APB1RSTR_TIM7RST 4196,336709
#define  RCC_APB1RSTR_WWDGRST 4197,336807
#define  RCC_APB1RSTR_USART2RST 4198,336913
#define  RCC_APB1RSTR_USART3RST 4199,337011
#define  RCC_APB1RSTR_I2C1RST 4200,337109
#define  RCC_APB1RSTR_CANRST 4201,337205
#define  RCC_APB1RSTR_DAC2RST 4202,337299
#define  RCC_APB1RSTR_PWRRST 4203,337395
#define  RCC_APB1RSTR_DAC1RST 4204,337489
#define  RCC_AHBENR_DMA1EN 4207,337669
#define  RCC_AHBENR_SRAMEN 4208,337771
#define  RCC_AHBENR_FLITFEN 4209,337883
#define  RCC_AHBENR_CRCEN 4210,337986
#define  RCC_AHBENR_GPIOAEN 4211,338087
#define  RCC_AHBENR_GPIOBEN 4212,338190
#define  RCC_AHBENR_GPIOCEN 4213,338293
#define  RCC_AHBENR_GPIODEN 4214,338396
#define  RCC_AHBENR_GPIOFEN 4215,338499
#define  RCC_AHBENR_TSCEN 4216,338602
#define  RCC_AHBENR_ADC12EN 4217,338702
#define  RCC_APB2ENR_SYSCFGEN 4220,338894
#define  RCC_APB2ENR_TIM1EN 4221,338998
#define  RCC_APB2ENR_SPI1EN 4222,339100
#define  RCC_APB2ENR_USART1EN 4223,339202
#define  RCC_APB2ENR_TIM15EN 4224,339306
#define  RCC_APB2ENR_TIM16EN 4225,339409
#define  RCC_APB2ENR_TIM17EN 4226,339512
#define  RCC_APB1ENR_TIM2EN 4229,339700
#define  RCC_APB1ENR_TIM3EN 4230,339805
#define  RCC_APB1ENR_TIM6EN 4231,339910
#define  RCC_APB1ENR_TIM7EN 4232,340015
#define  RCC_APB1ENR_WWDGEN 4233,340120
#define  RCC_APB1ENR_USART2EN 4234,340233
#define  RCC_APB1ENR_USART3EN 4235,340338
#define  RCC_APB1ENR_I2C1EN 4236,340443
#define  RCC_APB1ENR_CANEN 4237,340546
#define  RCC_APB1ENR_DAC2EN 4238,340647
#define  RCC_APB1ENR_PWREN 4239,340750
#define  RCC_APB1ENR_DAC1EN 4240,340851
#define  RCC_BDCR_LSE 4243,341038
#define  RCC_BDCR_LSEON 4244,341163
#define  RCC_BDCR_LSERDY 4245,341284
#define  RCC_BDCR_LSEBYP 4246,341404
#define  RCC_BDCR_LSEDRV 4248,341527
#define  RCC_BDCR_LSEDRV_0 4249,341656
#define  RCC_BDCR_LSEDRV_1 4250,341746
#define  RCC_BDCR_RTCSEL 4252,341838
#define  RCC_BDCR_RTCSEL_0 4253,341968
#define  RCC_BDCR_RTCSEL_1 4254,342058
#define  RCC_BDCR_RTCSEL_NOCLOCK 4257,342177
#define  RCC_BDCR_RTCSEL_LSE 4258,342270
#define  RCC_BDCR_RTCSEL_LSI 4259,342393
#define  RCC_BDCR_RTCSEL_HSE 4260,342516
#define  RCC_BDCR_RTCEN 4262,342655
#define  RCC_BDCR_BDRST 4263,342756
#define  RCC_CSR_LSION 4266,342954
#define  RCC_CSR_LSIRDY 4267,343075
#define  RCC_CSR_RMVF 4268,343195
#define  RCC_CSR_OBLRSTF 4269,343297
#define  RCC_CSR_PINRSTF 4270,343396
#define  RCC_CSR_PORRSTF 4271,343495
#define  RCC_CSR_SFTRSTF 4272,343598
#define  RCC_CSR_IWDGRSTF 4273,343702
#define  RCC_CSR_WWDGRSTF 4274,343818
#define  RCC_CSR_LPWRRSTF 4275,343929
#define  RCC_AHBRSTR_GPIOARST 4278,344118
#define  RCC_AHBRSTR_GPIOBRST 4279,344215
#define  RCC_AHBRSTR_GPIOCRST 4280,344312
#define  RCC_AHBRSTR_GPIODRST 4281,344409
#define  RCC_AHBRSTR_GPIOFRST 4282,344506
#define  RCC_AHBRSTR_TSCRST 4283,344603
#define  RCC_AHBRSTR_ADC12RST 4284,344698
#define  RCC_CFGR2_PREDIV 4288,344915
#define  RCC_CFGR2_PREDIV_0 4289,345016
#define  RCC_CFGR2_PREDIV_1 4290,345106
#define  RCC_CFGR2_PREDIV_2 4291,345196
#define  RCC_CFGR2_PREDIV_3 4292,345286
#define  RCC_CFGR2_PREDIV_DIV1 4294,345378
#define  RCC_CFGR2_PREDIV_DIV2 4295,345493
#define  RCC_CFGR2_PREDIV_DIV3 4296,345609
#define  RCC_CFGR2_PREDIV_DIV4 4297,345725
#define  RCC_CFGR2_PREDIV_DIV5 4298,345841
#define  RCC_CFGR2_PREDIV_DIV6 4299,345957
#define  RCC_CFGR2_PREDIV_DIV7 4300,346073
#define  RCC_CFGR2_PREDIV_DIV8 4301,346189
#define  RCC_CFGR2_PREDIV_DIV9 4302,346305
#define  RCC_CFGR2_PREDIV_DIV10 4303,346421
#define  RCC_CFGR2_PREDIV_DIV11 4304,346538
#define  RCC_CFGR2_PREDIV_DIV12 4305,346655
#define  RCC_CFGR2_PREDIV_DIV13 4306,346772
#define  RCC_CFGR2_PREDIV_DIV14 4307,346889
#define  RCC_CFGR2_PREDIV_DIV15 4308,347006
#define  RCC_CFGR2_PREDIV_DIV16 4309,347123
#define  RCC_CFGR2_ADCPRE12 4312,347274
#define  RCC_CFGR2_ADCPRE12_0 4313,347377
#define  RCC_CFGR2_ADCPRE12_1 4314,347467
#define  RCC_CFGR2_ADCPRE12_2 4315,347557
#define  RCC_CFGR2_ADCPRE12_3 4316,347647
#define  RCC_CFGR2_ADCPRE12_4 4317,347737
#define  RCC_CFGR2_ADCPRE12_NO 4319,347829
#define  RCC_CFGR2_ADCPRE12_DIV1 4320,347959
#define  RCC_CFGR2_ADCPRE12_DIV2 4321,348072
#define  RCC_CFGR2_ADCPRE12_DIV4 4322,348185
#define  RCC_CFGR2_ADCPRE12_DIV6 4323,348298
#define  RCC_CFGR2_ADCPRE12_DIV8 4324,348411
#define  RCC_CFGR2_ADCPRE12_DIV10 4325,348524
#define  RCC_CFGR2_ADCPRE12_DIV12 4326,348638
#define  RCC_CFGR2_ADCPRE12_DIV16 4327,348752
#define  RCC_CFGR2_ADCPRE12_DIV32 4328,348866
#define  RCC_CFGR2_ADCPRE12_DIV64 4329,348980
#define  RCC_CFGR2_ADCPRE12_DIV128 4330,349094
#define  RCC_CFGR2_ADCPRE12_DIV256 4331,349209
#define  RCC_CFGR3_USART1SW 4334,349408
#define  RCC_CFGR3_USART1SW_0 4335,349511
#define  RCC_CFGR3_USART1SW_1 4336,349601
#define  RCC_CFGR3_USART1SW_PCLK1 4338,349693
#define  RCC_CFGR3_USART1SW_SYSCLK 4339,349817
#define  RCC_CFGR3_USART1SW_LSE 4340,349946
#define  RCC_CFGR3_USART1SW_HSI 4341,350079
#define  RCC_CFGR3_USART1SW_PCLK 4343,350234
#define  RCC_CFGR3_I2CSW 4345,350307
#define  RCC_CFGR3_I2C1SW 4346,350402
#define  RCC_CFGR3_I2C1SW_HSI 4348,350500
#define  RCC_CFGR3_I2C1SW_SYSCLK 4349,350631
#define  RCC_CFGR3_TIMSW 4350,350758
#define  RCC_CFGR3_TIM1SW 4351,350853
#define  RCC_CFGR3_TIM1SW_HCLK 4352,350949
#define  RCC_CFGR3_TIM1SW_PLL 4353,351064
#define  RCC_CFGR3_USART2SW 4355,351186
#define  RCC_CFGR3_USART2SW_0 4356,351289
#define  RCC_CFGR3_USART2SW_1 4357,351379
#define  RCC_CFGR3_USART2SW_PCLK 4359,351471
#define  RCC_CFGR3_USART2SW_SYSCLK 4360,351595
#define  RCC_CFGR3_USART2SW_LSE 4361,351724
#define  RCC_CFGR3_USART2SW_HSI 4362,351857
#define  RCC_CFGR3_USART3SW 4364,351992
#define  RCC_CFGR3_USART3SW_0 4365,352095
#define  RCC_CFGR3_USART3SW_1 4366,352185
#define  RCC_CFGR3_USART3SW_PCLK 4368,352277
#define  RCC_CFGR3_USART3SW_SYSCLK 4369,352401
#define  RCC_CFGR3_USART3SW_LSE 4370,352530
#define  RCC_CFGR3_USART3SW_HSI 4371,352663
#define RTC_TR_PM 4379,353290
#define RTC_TR_HT 4380,353359
#define RTC_TR_HT_0 4381,353428
#define RTC_TR_HT_1 4382,353497
#define RTC_TR_HU 4383,353566
#define RTC_TR_HU_0 4384,353635
#define RTC_TR_HU_1 4385,353704
#define RTC_TR_HU_2 4386,353773
#define RTC_TR_HU_3 4387,353842
#define RTC_TR_MNT 4388,353911
#define RTC_TR_MNT_0 4389,353980
#define RTC_TR_MNT_1 4390,354049
#define RTC_TR_MNT_2 4391,354118
#define RTC_TR_MNU 4392,354187
#define RTC_TR_MNU_0 4393,354256
#define RTC_TR_MNU_1 4394,354325
#define RTC_TR_MNU_2 4395,354394
#define RTC_TR_MNU_3 4396,354463
#define RTC_TR_ST 4397,354532
#define RTC_TR_ST_0 4398,354601
#define RTC_TR_ST_1 4399,354670
#define RTC_TR_ST_2 4400,354739
#define RTC_TR_SU 4401,354808
#define RTC_TR_SU_0 4402,354877
#define RTC_TR_SU_1 4403,354946
#define RTC_TR_SU_2 4404,355015
#define RTC_TR_SU_3 4405,355084
#define RTC_DR_YT 4408,355237
#define RTC_DR_YT_0 4409,355306
#define RTC_DR_YT_1 4410,355375
#define RTC_DR_YT_2 4411,355444
#define RTC_DR_YT_3 4412,355513
#define RTC_DR_YU 4413,355582
#define RTC_DR_YU_0 4414,355651
#define RTC_DR_YU_1 4415,355720
#define RTC_DR_YU_2 4416,355789
#define RTC_DR_YU_3 4417,355858
#define RTC_DR_WDU 4418,355927
#define RTC_DR_WDU_0 4419,355996
#define RTC_DR_WDU_1 4420,356065
#define RTC_DR_WDU_2 4421,356134
#define RTC_DR_MT 4422,356203
#define RTC_DR_MU 4423,356272
#define RTC_DR_MU_0 4424,356341
#define RTC_DR_MU_1 4425,356410
#define RTC_DR_MU_2 4426,356479
#define RTC_DR_MU_3 4427,356548
#define RTC_DR_DT 4428,356617
#define RTC_DR_DT_0 4429,356686
#define RTC_DR_DT_1 4430,356755
#define RTC_DR_DU 4431,356824
#define RTC_DR_DU_0 4432,356893
#define RTC_DR_DU_1 4433,356962
#define RTC_DR_DU_2 4434,357031
#define RTC_DR_DU_3 4435,357100
#define RTC_CR_COE 4438,357253
#define RTC_CR_OSEL 4439,357322
#define RTC_CR_OSEL_0 4440,357391
#define RTC_CR_OSEL_1 4441,357460
#define RTC_CR_POL 4442,357529
#define RTC_CR_COSEL 4443,357598
#define RTC_CR_BCK 4444,357667
#define RTC_CR_SUB1H 4445,357736
#define RTC_CR_ADD1H 4446,357805
#define RTC_CR_TSIE 4447,357874
#define RTC_CR_WUTIE 4448,357943
#define RTC_CR_ALRBIE 4449,358012
#define RTC_CR_ALRAIE 4450,358081
#define RTC_CR_TSE 4451,358150
#define RTC_CR_WUTE 4452,358219
#define RTC_CR_ALRBE 4453,358288
#define RTC_CR_ALRAE 4454,358357
#define RTC_CR_FMT 4455,358426
#define RTC_CR_BYPSHAD 4456,358495
#define RTC_CR_REFCKON 4457,358564
#define RTC_CR_TSEDGE 4458,358633
#define RTC_CR_WUCKSEL 4459,358702
#define RTC_CR_WUCKSEL_0 4460,358771
#define RTC_CR_WUCKSEL_1 4461,358840
#define RTC_CR_WUCKSEL_2 4462,358909
#define RTC_ISR_RECALPF 4465,359062
#define RTC_ISR_TAMP3F 4466,359131
#define RTC_ISR_TAMP2F 4467,359200
#define RTC_ISR_TAMP1F 4468,359269
#define RTC_ISR_TSOVF 4469,359338
#define RTC_ISR_TSF 4470,359407
#define RTC_ISR_WUTF 4471,359476
#define RTC_ISR_ALRBF 4472,359545
#define RTC_ISR_ALRAF 4473,359614
#define RTC_ISR_INIT 4474,359683
#define RTC_ISR_INITF 4475,359752
#define RTC_ISR_RSF 4476,359821
#define RTC_ISR_INITS 4477,359890
#define RTC_ISR_SHPF 4478,359959
#define RTC_ISR_WUTWF 4479,360028
#define RTC_ISR_ALRBWF 4480,360097
#define RTC_ISR_ALRAWF 4481,360166
#define RTC_PRER_PREDIV_A 4484,360319
#define RTC_PRER_PREDIV_S 4485,360388
#define RTC_WUTR_WUT 4488,360541
#define RTC_ALRMAR_MSK4 4491,360694
#define RTC_ALRMAR_WDSEL 4492,360763
#define RTC_ALRMAR_DT 4493,360832
#define RTC_ALRMAR_DT_0 4494,360901
#define RTC_ALRMAR_DT_1 4495,360970
#define RTC_ALRMAR_DU 4496,361039
#define RTC_ALRMAR_DU_0 4497,361108
#define RTC_ALRMAR_DU_1 4498,361177
#define RTC_ALRMAR_DU_2 4499,361246
#define RTC_ALRMAR_DU_3 4500,361315
#define RTC_ALRMAR_MSK3 4501,361384
#define RTC_ALRMAR_PM 4502,361453
#define RTC_ALRMAR_HT 4503,361522
#define RTC_ALRMAR_HT_0 4504,361591
#define RTC_ALRMAR_HT_1 4505,361660
#define RTC_ALRMAR_HU 4506,361729
#define RTC_ALRMAR_HU_0 4507,361798
#define RTC_ALRMAR_HU_1 4508,361867
#define RTC_ALRMAR_HU_2 4509,361936
#define RTC_ALRMAR_HU_3 4510,362005
#define RTC_ALRMAR_MSK2 4511,362074
#define RTC_ALRMAR_MNT 4512,362143
#define RTC_ALRMAR_MNT_0 4513,362212
#define RTC_ALRMAR_MNT_1 4514,362281
#define RTC_ALRMAR_MNT_2 4515,362350
#define RTC_ALRMAR_MNU 4516,362419
#define RTC_ALRMAR_MNU_0 4517,362488
#define RTC_ALRMAR_MNU_1 4518,362557
#define RTC_ALRMAR_MNU_2 4519,362626
#define RTC_ALRMAR_MNU_3 4520,362695
#define RTC_ALRMAR_MSK1 4521,362764
#define RTC_ALRMAR_ST 4522,362833
#define RTC_ALRMAR_ST_0 4523,362902
#define RTC_ALRMAR_ST_1 4524,362971
#define RTC_ALRMAR_ST_2 4525,363040
#define RTC_ALRMAR_SU 4526,363109
#define RTC_ALRMAR_SU_0 4527,363178
#define RTC_ALRMAR_SU_1 4528,363247
#define RTC_ALRMAR_SU_2 4529,363316
#define RTC_ALRMAR_SU_3 4530,363385
#define RTC_ALRMBR_MSK4 4533,363538
#define RTC_ALRMBR_WDSEL 4534,363607
#define RTC_ALRMBR_DT 4535,363676
#define RTC_ALRMBR_DT_0 4536,363745
#define RTC_ALRMBR_DT_1 4537,363814
#define RTC_ALRMBR_DU 4538,363883
#define RTC_ALRMBR_DU_0 4539,363952
#define RTC_ALRMBR_DU_1 4540,364021
#define RTC_ALRMBR_DU_2 4541,364090
#define RTC_ALRMBR_DU_3 4542,364159
#define RTC_ALRMBR_MSK3 4543,364228
#define RTC_ALRMBR_PM 4544,364297
#define RTC_ALRMBR_HT 4545,364366
#define RTC_ALRMBR_HT_0 4546,364435
#define RTC_ALRMBR_HT_1 4547,364504
#define RTC_ALRMBR_HU 4548,364573
#define RTC_ALRMBR_HU_0 4549,364642
#define RTC_ALRMBR_HU_1 4550,364711
#define RTC_ALRMBR_HU_2 4551,364780
#define RTC_ALRMBR_HU_3 4552,364849
#define RTC_ALRMBR_MSK2 4553,364918
#define RTC_ALRMBR_MNT 4554,364987
#define RTC_ALRMBR_MNT_0 4555,365056
#define RTC_ALRMBR_MNT_1 4556,365125
#define RTC_ALRMBR_MNT_2 4557,365194
#define RTC_ALRMBR_MNU 4558,365263
#define RTC_ALRMBR_MNU_0 4559,365332
#define RTC_ALRMBR_MNU_1 4560,365401
#define RTC_ALRMBR_MNU_2 4561,365470
#define RTC_ALRMBR_MNU_3 4562,365539
#define RTC_ALRMBR_MSK1 4563,365608
#define RTC_ALRMBR_ST 4564,365677
#define RTC_ALRMBR_ST_0 4565,365746
#define RTC_ALRMBR_ST_1 4566,365815
#define RTC_ALRMBR_ST_2 4567,365884
#define RTC_ALRMBR_SU 4568,365953
#define RTC_ALRMBR_SU_0 4569,366022
#define RTC_ALRMBR_SU_1 4570,366091
#define RTC_ALRMBR_SU_2 4571,366160
#define RTC_ALRMBR_SU_3 4572,366229
#define RTC_WPR_KEY 4575,366382
#define RTC_SSR_SS 4578,366535
#define RTC_SHIFTR_SUBFS 4581,366688
#define RTC_SHIFTR_ADD1S 4582,366757
#define RTC_TSTR_PM 4585,366910
#define RTC_TSTR_HT 4586,366979
#define RTC_TSTR_HT_0 4587,367048
#define RTC_TSTR_HT_1 4588,367117
#define RTC_TSTR_HU 4589,367186
#define RTC_TSTR_HU_0 4590,367255
#define RTC_TSTR_HU_1 4591,367324
#define RTC_TSTR_HU_2 4592,367393
#define RTC_TSTR_HU_3 4593,367462
#define RTC_TSTR_MNT 4594,367531
#define RTC_TSTR_MNT_0 4595,367600
#define RTC_TSTR_MNT_1 4596,367669
#define RTC_TSTR_MNT_2 4597,367738
#define RTC_TSTR_MNU 4598,367807
#define RTC_TSTR_MNU_0 4599,367876
#define RTC_TSTR_MNU_1 4600,367945
#define RTC_TSTR_MNU_2 4601,368014
#define RTC_TSTR_MNU_3 4602,368083
#define RTC_TSTR_ST 4603,368152
#define RTC_TSTR_ST_0 4604,368221
#define RTC_TSTR_ST_1 4605,368290
#define RTC_TSTR_ST_2 4606,368359
#define RTC_TSTR_SU 4607,368428
#define RTC_TSTR_SU_0 4608,368497
#define RTC_TSTR_SU_1 4609,368566
#define RTC_TSTR_SU_2 4610,368635
#define RTC_TSTR_SU_3 4611,368704
#define RTC_TSDR_WDU 4614,368857
#define RTC_TSDR_WDU_0 4615,368926
#define RTC_TSDR_WDU_1 4616,368995
#define RTC_TSDR_WDU_2 4617,369064
#define RTC_TSDR_MT 4618,369133
#define RTC_TSDR_MU 4619,369202
#define RTC_TSDR_MU_0 4620,369271
#define RTC_TSDR_MU_1 4621,369340
#define RTC_TSDR_MU_2 4622,369409
#define RTC_TSDR_MU_3 4623,369478
#define RTC_TSDR_DT 4624,369547
#define RTC_TSDR_DT_0 4625,369616
#define RTC_TSDR_DT_1 4626,369685
#define RTC_TSDR_DU 4627,369754
#define RTC_TSDR_DU_0 4628,369823
#define RTC_TSDR_DU_1 4629,369892
#define RTC_TSDR_DU_2 4630,369961
#define RTC_TSDR_DU_3 4631,370030
#define RTC_TSSSR_SS 4634,370183
#define RTC_CALR_CALP 4637,370335
#define RTC_CALR_CALW8 4638,370404
#define RTC_CALR_CALW16 4639,370473
#define RTC_CALR_CALM 4640,370542
#define RTC_CALR_CALM_0 4641,370611
#define RTC_CALR_CALM_1 4642,370680
#define RTC_CALR_CALM_2 4643,370749
#define RTC_CALR_CALM_3 4644,370818
#define RTC_CALR_CALM_4 4645,370887
#define RTC_CALR_CALM_5 4646,370956
#define RTC_CALR_CALM_6 4647,371025
#define RTC_CALR_CALM_7 4648,371094
#define RTC_CALR_CALM_8 4649,371163
#define RTC_TAFCR_ALARMOUTTYPE 4652,371316
#define RTC_TAFCR_TAMPPUDIS 4653,371385
#define RTC_TAFCR_TAMPPRCH 4654,371454
#define RTC_TAFCR_TAMPPRCH_0 4655,371523
#define RTC_TAFCR_TAMPPRCH_1 4656,371592
#define RTC_TAFCR_TAMPFLT 4657,371661
#define RTC_TAFCR_TAMPFLT_0 4658,371730
#define RTC_TAFCR_TAMPFLT_1 4659,371799
#define RTC_TAFCR_TAMPFREQ 4660,371868
#define RTC_TAFCR_TAMPFREQ_0 4661,371937
#define RTC_TAFCR_TAMPFREQ_1 4662,372006
#define RTC_TAFCR_TAMPFREQ_2 4663,372075
#define RTC_TAFCR_TAMPTS 4664,372144
#define RTC_TAFCR_TAMP3TRG 4665,372213
#define RTC_TAFCR_TAMP3E 4666,372282
#define RTC_TAFCR_TAMP2TRG 4667,372351
#define RTC_TAFCR_TAMP2E 4668,372420
#define RTC_TAFCR_TAMPIE 4669,372489
#define RTC_TAFCR_TAMP1TRG 4670,372558
#define RTC_TAFCR_TAMP1E 4671,372627
#define RTC_ALRMASSR_MASKSS 4674,372780
#define RTC_ALRMASSR_MASKSS_0 4675,372849
#define RTC_ALRMASSR_MASKSS_1 4676,372918
#define RTC_ALRMASSR_MASKSS_2 4677,372987
#define RTC_ALRMASSR_MASKSS_3 4678,373056
#define RTC_ALRMASSR_SS 4679,373125
#define RTC_ALRMBSSR_MASKSS 4682,373278
#define RTC_ALRMBSSR_MASKSS_0 4683,373347
#define RTC_ALRMBSSR_MASKSS_1 4684,373416
#define RTC_ALRMBSSR_MASKSS_2 4685,373485
#define RTC_ALRMBSSR_MASKSS_3 4686,373554
#define RTC_ALRMBSSR_SS 4687,373623
#define RTC_BKP0R 4690,373776
#define RTC_BKP1R 4693,373929
#define RTC_BKP2R 4696,374082
#define RTC_BKP3R 4699,374235
#define RTC_BKP4R 4702,374388
#define RTC_BKP_NUMBER 4705,374541
#define  SPI_CR1_CPHA 4713,375083
#define  SPI_CR1_CPOL 4714,375179
#define  SPI_CR1_MSTR 4715,375278
#define  SPI_CR1_BR 4716,375379
#define  SPI_CR1_BR_0 4717,375496
#define  SPI_CR1_BR_1 4718,375586
#define  SPI_CR1_BR_2 4719,375676
#define  SPI_CR1_SPE 4720,375766
#define  SPI_CR1_LSBFIRST 4721,375861
#define  SPI_CR1_SSI 4722,375958
#define  SPI_CR1_SSM 4723,376064
#define  SPI_CR1_RXONLY 4724,376174
#define  SPI_CR1_CRCL 4725,376271
#define  SPI_CR1_CRCNEXT 4726,376366
#define  SPI_CR1_CRCEN 4727,376468
#define  SPI_CR1_BIDIOE 4728,376584
#define  SPI_CR1_BIDIMODE 4729,376704
#define  SPI_CR2_RXDMAEN 4732,376903
#define  SPI_CR2_TXDMAEN 4733,377008
#define  SPI_CR2_SSOE 4734,377113
#define  SPI_CR2_NSSP 4735,377214
#define  SPI_CR2_FRF 4736,377326
#define  SPI_CR2_ERRIE 4737,377430
#define  SPI_CR2_RXNEIE 4738,377537
#define  SPI_CR2_TXEIE 4739,377658
#define  SPI_CR2_DS 4740,377775
#define  SPI_CR2_DS_0 4741,377877
#define  SPI_CR2_DS_1 4742,377967
#define  SPI_CR2_DS_2 4743,378057
#define  SPI_CR2_DS_3 4744,378147
#define  SPI_CR2_FRXTH 4745,378237
#define  SPI_CR2_LDMARX 4746,378346
#define  SPI_CR2_LDMATX 4747,378462
#define  SPI_SR_RXNE 4750,378665
#define  SPI_SR_TXE 4751,378774
#define  SPI_SR_CHSIDE 4752,378880
#define  SPI_SR_UDR 4753,378977
#define  SPI_SR_CRCERR 4754,379075
#define  SPI_SR_MODF 4755,379174
#define  SPI_SR_OVR 4756,379269
#define  SPI_SR_BSY 4757,379366
#define  SPI_SR_FRE 4758,379460
#define  SPI_SR_FRLVL 4759,379566
#define  SPI_SR_FRLVL_0 4760,379671
#define  SPI_SR_FRLVL_1 4761,379761
#define  SPI_SR_FTLVL 4762,379851
#define  SPI_SR_FTLVL_0 4763,379959
#define  SPI_SR_FTLVL_1 4764,380049
#define  SPI_DR_DR 4767,380223
#define  SPI_CRCPR_CRCPOLY 4770,380405
#define  SPI_RXCRCR_RXCRC 4773,380597
#define  SPI_TXCRCR_TXCRC 4776,380781
#define SYSCFG_CFGR1_MEM_MODE 4784,381374
#define SYSCFG_CFGR1_MEM_MODE_0 4785,381477
#define SYSCFG_CFGR1_MEM_MODE_1 4786,381559
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 4787,381641
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 4788,381740
#define SYSCFG_CFGR1_DMA_RMP 4789,381836
#define SYSCFG_CFGR1_TIM16_DMA_RMP 4790,381927
#define SYSCFG_CFGR1_TIM17_DMA_RMP 4791,382022
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 4792,382117
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 4793,382222
#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP 4794,382327
#define SYSCFG_CFGR1_I2C_PB6_FMP 4795,382422
#define SYSCFG_CFGR1_I2C_PB7_FMP 4796,382521
#define SYSCFG_CFGR1_I2C_PB8_FMP 4797,382620
#define SYSCFG_CFGR1_I2C_PB9_FMP 4798,382719
#define SYSCFG_CFGR1_I2C1_FMP 4799,382818
#define SYSCFG_CFGR1_ENCODER_MODE 4800,382914
#define SYSCFG_CFGR1_ENCODER_MODE_0 4801,383003
#define SYSCFG_CFGR1_ENCODER_MODE_1 4802,383094
#define SYSCFG_CFGR1_FPU_IE 4803,383185
#define SYSCFG_CFGR1_FPU_IE_0 4804,383298
#define SYSCFG_CFGR1_FPU_IE_1 4805,383413
#define SYSCFG_CFGR1_FPU_IE_2 4806,383528
#define SYSCFG_CFGR1_FPU_IE_3 4807,383643
#define SYSCFG_CFGR1_FPU_IE_4 4808,383758
#define SYSCFG_CFGR1_FPU_IE_5 4809,383873
#define SYSCFG_RCR_PAGE0 4812,384072
#define SYSCFG_RCR_PAGE1 4813,384173
#define SYSCFG_RCR_PAGE2 4814,384274
#define SYSCFG_RCR_PAGE3 4815,384375
#define SYSCFG_EXTICR1_EXTI0 4818,384560
#define SYSCFG_EXTICR1_EXTI1 4819,384653
#define SYSCFG_EXTICR1_EXTI2 4820,384746
#define SYSCFG_EXTICR1_EXTI3 4821,384839
#define SYSCFG_EXTICR1_EXTI0_PA 4826,384980
#define SYSCFG_EXTICR1_EXTI0_PB 4827,385062
#define SYSCFG_EXTICR1_EXTI0_PC 4828,385144
#define SYSCFG_EXTICR1_EXTI0_PD 4829,385226
#define SYSCFG_EXTICR1_EXTI0_PE 4830,385308
#define SYSCFG_EXTICR1_EXTI0_PF 4831,385390
#define SYSCFG_EXTICR1_EXTI1_PA 4836,385520
#define SYSCFG_EXTICR1_EXTI1_PB 4837,385602
#define SYSCFG_EXTICR1_EXTI1_PC 4838,385684
#define SYSCFG_EXTICR1_EXTI1_PD 4839,385766
#define SYSCFG_EXTICR1_EXTI1_PE 4840,385848
#define SYSCFG_EXTICR1_EXTI1_PF 4841,385930
#define SYSCFG_EXTICR1_EXTI2_PA 4846,386060
#define SYSCFG_EXTICR1_EXTI2_PB 4847,386142
#define SYSCFG_EXTICR1_EXTI2_PC 4848,386224
#define SYSCFG_EXTICR1_EXTI2_PD 4849,386306
#define SYSCFG_EXTICR1_EXTI2_PE 4850,386388
#define SYSCFG_EXTICR1_EXTI2_PF 4851,386470
#define SYSCFG_EXTICR1_EXTI3_PA 4856,386600
#define SYSCFG_EXTICR1_EXTI3_PB 4857,386682
#define SYSCFG_EXTICR1_EXTI3_PC 4858,386764
#define SYSCFG_EXTICR1_EXTI3_PD 4859,386846
#define SYSCFG_EXTICR1_EXTI3_PE 4860,386928
#define SYSCFG_EXTICR2_EXTI4 4863,387094
#define SYSCFG_EXTICR2_EXTI5 4864,387187
#define SYSCFG_EXTICR2_EXTI6 4865,387280
#define SYSCFG_EXTICR2_EXTI7 4866,387373
#define SYSCFG_EXTICR2_EXTI4_PA 4871,387514
#define SYSCFG_EXTICR2_EXTI4_PB 4872,387596
#define SYSCFG_EXTICR2_EXTI4_PC 4873,387678
#define SYSCFG_EXTICR2_EXTI4_PD 4874,387760
#define SYSCFG_EXTICR2_EXTI4_PE 4875,387842
#define SYSCFG_EXTICR2_EXTI4_PF 4876,387924
#define SYSCFG_EXTICR2_EXTI5_PA 4881,388054
#define SYSCFG_EXTICR2_EXTI5_PB 4882,388136
#define SYSCFG_EXTICR2_EXTI5_PC 4883,388218
#define SYSCFG_EXTICR2_EXTI5_PD 4884,388300
#define SYSCFG_EXTICR2_EXTI5_PE 4885,388382
#define SYSCFG_EXTICR2_EXTI5_PF 4886,388464
#define SYSCFG_EXTICR2_EXTI6_PA 4891,388594
#define SYSCFG_EXTICR2_EXTI6_PB 4892,388676
#define SYSCFG_EXTICR2_EXTI6_PC 4893,388758
#define SYSCFG_EXTICR2_EXTI6_PD 4894,388840
#define SYSCFG_EXTICR2_EXTI6_PE 4895,388922
#define SYSCFG_EXTICR2_EXTI6_PF 4896,389004
#define SYSCFG_EXTICR2_EXTI7_PA 4901,389134
#define SYSCFG_EXTICR2_EXTI7_PB 4902,389216
#define SYSCFG_EXTICR2_EXTI7_PC 4903,389298
#define SYSCFG_EXTICR2_EXTI7_PD 4904,389380
#define SYSCFG_EXTICR2_EXTI7_PE 4905,389462
#define SYSCFG_EXTICR3_EXTI8 4908,389628
#define SYSCFG_EXTICR3_EXTI9 4909,389721
#define SYSCFG_EXTICR3_EXTI10 4910,389814
#define SYSCFG_EXTICR3_EXTI11 4911,389908
#define SYSCFG_EXTICR3_EXTI8_PA 4916,390050
#define SYSCFG_EXTICR3_EXTI8_PB 4917,390132
#define SYSCFG_EXTICR3_EXTI8_PC 4918,390214
#define SYSCFG_EXTICR3_EXTI8_PD 4919,390296
#define SYSCFG_EXTICR3_EXTI8_PE 4920,390378
#define SYSCFG_EXTICR3_EXTI9_PA 4925,390508
#define SYSCFG_EXTICR3_EXTI9_PB 4926,390590
#define SYSCFG_EXTICR3_EXTI9_PC 4927,390672
#define SYSCFG_EXTICR3_EXTI9_PD 4928,390754
#define SYSCFG_EXTICR3_EXTI9_PE 4929,390836
#define SYSCFG_EXTICR3_EXTI9_PF 4930,390918
#define SYSCFG_EXTICR3_EXTI10_PA 4935,391049
#define SYSCFG_EXTICR3_EXTI10_PB 4936,391132
#define SYSCFG_EXTICR3_EXTI10_PC 4937,391215
#define SYSCFG_EXTICR3_EXTI10_PD 4938,391298
#define SYSCFG_EXTICR3_EXTI10_PE 4939,391381
#define SYSCFG_EXTICR3_EXTI10_PF 4940,391464
#define SYSCFG_EXTICR3_EXTI11_PA 4945,391596
#define SYSCFG_EXTICR3_EXTI11_PB 4946,391679
#define SYSCFG_EXTICR3_EXTI11_PC 4947,391762
#define SYSCFG_EXTICR3_EXTI11_PD 4948,391845
#define SYSCFG_EXTICR3_EXTI11_PE 4949,391928
#define SYSCFG_EXTICR4_EXTI12 4952,392097
#define SYSCFG_EXTICR4_EXTI13 4953,392191
#define SYSCFG_EXTICR4_EXTI14 4954,392285
#define SYSCFG_EXTICR4_EXTI15 4955,392379
#define SYSCFG_EXTICR4_EXTI12_PA 4960,392522
#define SYSCFG_EXTICR4_EXTI12_PB 4961,392605
#define SYSCFG_EXTICR4_EXTI12_PC 4962,392688
#define SYSCFG_EXTICR4_EXTI12_PD 4963,392771
#define SYSCFG_EXTICR4_EXTI12_PE 4964,392854
#define SYSCFG_EXTICR4_EXTI13_PA 4969,392986
#define SYSCFG_EXTICR4_EXTI13_PB 4970,393069
#define SYSCFG_EXTICR4_EXTI13_PC 4971,393152
#define SYSCFG_EXTICR4_EXTI13_PD 4972,393235
#define SYSCFG_EXTICR4_EXTI13_PE 4973,393318
#define SYSCFG_EXTICR4_EXTI14_PA 4978,393450
#define SYSCFG_EXTICR4_EXTI14_PB 4979,393533
#define SYSCFG_EXTICR4_EXTI14_PC 4980,393616
#define SYSCFG_EXTICR4_EXTI14_PD 4981,393699
#define SYSCFG_EXTICR4_EXTI14_PE 4982,393782
#define SYSCFG_EXTICR4_EXTI15_PA 4987,393914
#define SYSCFG_EXTICR4_EXTI15_PB 4988,393997
#define SYSCFG_EXTICR4_EXTI15_PC 4989,394080
#define SYSCFG_EXTICR4_EXTI15_PD 4990,394163
#define SYSCFG_EXTICR4_EXTI15_PE 4991,394246
#define SYSCFG_CFGR2_LOCKUP_LOCK 4994,394412
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 4995,394576
#define SYSCFG_CFGR2_BYP_ADDR_PAR 4996,394727
#define SYSCFG_CFGR2_SRAM_PE 4997,394848
#define SYSCFG_CFGR3_DMA_RMP 5000,395034
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP 5001,395128
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0 5002,395225
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1 5003,395328
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP 5004,395431
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0 5005,395528
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1 5006,395631
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP 5007,395734
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0 5008,395831
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1 5009,395934
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP 5010,396037
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0 5011,396134
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1 5012,396237
#define SYSCFG_CFGR3_ADC2_DMA_RMP 5013,396340
#define SYSCFG_CFGR3_ADC2_DMA_RMP_0 5014,396434
#define SYSCFG_CFGR3_ADC2_DMA_RMP_1 5015,396534
#define SYSCFG_CFGR3_TRIGGER_RMP 5016,396634
#define SYSCFG_CFGR3_DAC1_TRG3_RMP 5017,396732
#define SYSCFG_CFGR3_DAC1_TRG5_RMP 5018,396827
#define  TIM_CR1_CEN 5026,397416
#define  TIM_CR1_UDIS 5027,397518
#define  TIM_CR1_URS 5028,397620
#define  TIM_CR1_OPM 5029,397729
#define  TIM_CR1_DIR 5030,397831
#define  TIM_CR1_CMS 5032,397930
#define  TIM_CR1_CMS_0 5033,398063
#define  TIM_CR1_CMS_1 5034,398156
#define  TIM_CR1_ARPE 5036,398251
#define  TIM_CR1_CKD 5038,398367
#define  TIM_CR1_CKD_0 5039,398485
#define  TIM_CR1_CKD_1 5040,398578
#define  TIM_CR1_UIFREMAP 5042,398673
#define  TIM_CR2_CCPC 5045,398872
#define  TIM_CR2_CCUS 5046,398993
#define  TIM_CR2_CCDS 5047,399121
#define  TIM_CR2_MMS 5049,399240
#define  TIM_CR2_MMS_0 5050,399365
#define  TIM_CR2_MMS_1 5051,399458
#define  TIM_CR2_MMS_2 5052,399551
#define  TIM_CR2_TI1S 5054,399646
#define  TIM_CR2_OIS1 5055,399747
#define  TIM_CR2_OIS1N 5056,399867
#define  TIM_CR2_OIS2 5057,399988
#define  TIM_CR2_OIS2N 5058,400108
#define  TIM_CR2_OIS3 5059,400229
#define  TIM_CR2_OIS3N 5060,400349
#define  TIM_CR2_OIS4 5061,400470
#define  TIM_CR2_OIS5 5062,400590
#define  TIM_CR2_OIS6 5063,400710
#define  TIM_CR2_MMS2 5065,400832
#define  TIM_CR2_MMS2_0 5066,400957
#define  TIM_CR2_MMS2_1 5067,401050
#define  TIM_CR2_MMS2_2 5068,401143
#define  TIM_CR2_MMS2_3 5069,401236
#define  TIM_SMCR_SMS 5072,401413
#define  TIM_SMCR_SMS_0 5073,401537
#define  TIM_SMCR_SMS_1 5074,401630
#define  TIM_SMCR_SMS_2 5075,401723
#define  TIM_SMCR_SMS_3 5076,401816
#define  TIM_SMCR_OCCS 5078,401911
#define  TIM_SMCR_TS 5080,402023
#define  TIM_SMCR_TS_0 5081,402143
#define  TIM_SMCR_TS_1 5082,402236
#define  TIM_SMCR_TS_2 5083,402329
#define  TIM_SMCR_MSM 5085,402424
#define  TIM_SMCR_ETF 5087,402531
#define  TIM_SMCR_ETF_0 5088,402658
#define  TIM_SMCR_ETF_1 5089,402751
#define  TIM_SMCR_ETF_2 5090,402844
#define  TIM_SMCR_ETF_3 5091,402937
#define  TIM_SMCR_ETPS 5093,403032
#define  TIM_SMCR_ETPS_0 5094,403163
#define  TIM_SMCR_ETPS_1 5095,403256
#define  TIM_SMCR_ECE 5097,403351
#define  TIM_SMCR_ETP 5098,403460
#define  TIM_DIER_UIE 5101,403657
#define  TIM_DIER_CC1IE 5102,403768
#define  TIM_DIER_CC2IE 5103,403890
#define  TIM_DIER_CC3IE 5104,404012
#define  TIM_DIER_CC4IE 5105,404134
#define  TIM_DIER_COMIE 5106,404256
#define  TIM_DIER_TIE 5107,404364
#define  TIM_DIER_BIE 5108,404476
#define  TIM_DIER_UDE 5109,404586
#define  TIM_DIER_CC1DE 5110,404699
#define  TIM_DIER_CC2DE 5111,404823
#define  TIM_DIER_CC3DE 5112,404947
#define  TIM_DIER_CC4DE 5113,405071
#define  TIM_DIER_COMDE 5114,405195
#define  TIM_DIER_TDE 5115,405305
#define  TIM_SR_UIF 5118,405503
#define  TIM_SR_CC1IF 5119,405612
#define  TIM_SR_CC2IF 5120,405732
#define  TIM_SR_CC3IF 5121,405852
#define  TIM_SR_CC4IF 5122,405972
#define  TIM_SR_COMIF 5123,406092
#define  TIM_SR_TIF 5124,406198
#define  TIM_SR_BIF 5125,406308
#define  TIM_SR_B2IF 5126,406416
#define  TIM_SR_CC1OF 5127,406525
#define  TIM_SR_CC2OF 5128,406647
#define  TIM_SR_CC3OF 5129,406769
#define  TIM_SR_CC4OF 5130,406891
#define  TIM_SR_CC5IF 5131,407013
#define  TIM_SR_CC6IF 5132,407133
#define  TIM_EGR_UG 5135,407337
#define  TIM_EGR_CC1G 5136,407445
#define  TIM_EGR_CC2G 5137,407564
#define  TIM_EGR_CC3G 5138,407683
#define  TIM_EGR_CC4G 5139,407802
#define  TIM_EGR_COMG 5140,407921
#define  TIM_EGR_TG 5141,408053
#define  TIM_EGR_BG 5142,408162
#define  TIM_EGR_B2G 5143,408269
#define  TIM_CCMR1_CC1S 5146,408460
#define  TIM_CCMR1_CC1S_0 5147,408592
#define  TIM_CCMR1_CC1S_1 5148,408685
#define  TIM_CCMR1_OC1FE 5150,408780
#define  TIM_CCMR1_OC1PE 5151,408896
#define  TIM_CCMR1_OC1M 5153,409017
#define  TIM_CCMR1_OC1M_0 5154,409143
#define  TIM_CCMR1_OC1M_1 5155,409236
#define  TIM_CCMR1_OC1M_2 5156,409329
#define  TIM_CCMR1_OC1M_3 5157,409422
#define  TIM_CCMR1_OC1CE 5159,409517
#define  TIM_CCMR1_CC2S 5161,409635
#define  TIM_CCMR1_CC2S_0 5162,409767
#define  TIM_CCMR1_CC2S_1 5163,409860
#define  TIM_CCMR1_OC2FE 5165,409955
#define  TIM_CCMR1_OC2PE 5166,410071
#define  TIM_CCMR1_OC2M 5168,410192
#define  TIM_CCMR1_OC2M_0 5169,410318
#define  TIM_CCMR1_OC2M_1 5170,410411
#define  TIM_CCMR1_OC2M_2 5171,410504
#define  TIM_CCMR1_OC2M_3 5172,410597
#define  TIM_CCMR1_OC2CE 5174,410692
#define  TIM_CCMR1_IC1PSC 5178,410895
#define  TIM_CCMR1_IC1PSC_0 5179,411027
#define  TIM_CCMR1_IC1PSC_1 5180,411120
#define  TIM_CCMR1_IC1F 5182,411215
#define  TIM_CCMR1_IC1F_0 5183,411342
#define  TIM_CCMR1_IC1F_1 5184,411435
#define  TIM_CCMR1_IC1F_2 5185,411528
#define  TIM_CCMR1_IC1F_3 5186,411621
#define  TIM_CCMR1_IC2PSC 5188,411716
#define  TIM_CCMR1_IC2PSC_0 5189,411848
#define  TIM_CCMR1_IC2PSC_1 5190,411941
#define  TIM_CCMR1_IC2F 5192,412036
#define  TIM_CCMR1_IC2F_0 5193,412163
#define  TIM_CCMR1_IC2F_1 5194,412256
#define  TIM_CCMR1_IC2F_2 5195,412349
#define  TIM_CCMR1_IC2F_3 5196,412442
#define  TIM_CCMR2_CC3S 5199,412619
#define  TIM_CCMR2_CC3S_0 5200,412751
#define  TIM_CCMR2_CC3S_1 5201,412844
#define  TIM_CCMR2_OC3FE 5203,412939
#define  TIM_CCMR2_OC3PE 5204,413055
#define  TIM_CCMR2_OC3M 5206,413176
#define  TIM_CCMR2_OC3M_0 5207,413302
#define  TIM_CCMR2_OC3M_1 5208,413395
#define  TIM_CCMR2_OC3M_2 5209,413488
#define  TIM_CCMR2_OC3M_3 5210,413581
#define  TIM_CCMR2_OC3CE 5212,413676
#define  TIM_CCMR2_CC4S 5214,413795
#define  TIM_CCMR2_CC4S_0 5215,413927
#define  TIM_CCMR2_CC4S_1 5216,414020
#define  TIM_CCMR2_OC4FE 5218,414115
#define  TIM_CCMR2_OC4PE 5219,414231
#define  TIM_CCMR2_OC4M 5221,414352
#define  TIM_CCMR2_OC4M_0 5222,414478
#define  TIM_CCMR2_OC4M_1 5223,414571
#define  TIM_CCMR2_OC4M_2 5224,414664
#define  TIM_CCMR2_OC4M_3 5225,414757
#define  TIM_CCMR2_OC4CE 5227,414852
#define  TIM_CCMR2_IC3PSC 5231,415055
#define  TIM_CCMR2_IC3PSC_0 5232,415191
#define  TIM_CCMR2_IC3PSC_1 5233,415288
#define  TIM_CCMR2_IC3F 5235,415387
#define  TIM_CCMR2_IC3F_0 5236,415518
#define  TIM_CCMR2_IC3F_1 5237,415615
#define  TIM_CCMR2_IC3F_2 5238,415712
#define  TIM_CCMR2_IC3F_3 5239,415809
#define  TIM_CCMR2_IC4PSC 5241,415908
#define  TIM_CCMR2_IC4PSC_0 5242,416044
#define  TIM_CCMR2_IC4PSC_1 5243,416141
#define  TIM_CCMR2_IC4F 5245,416240
#define  TIM_CCMR2_IC4F_0 5246,416371
#define  TIM_CCMR2_IC4F_1 5247,416468
#define  TIM_CCMR2_IC4F_2 5248,416565
#define  TIM_CCMR2_IC4F_3 5249,416662
#define  TIM_CCER_CC1E 5252,416843
#define  TIM_CCER_CC1P 5253,416962
#define  TIM_CCER_CC1NE 5254,417083
#define  TIM_CCER_CC1NP 5255,417216
#define  TIM_CCER_CC2E 5256,417351
#define  TIM_CCER_CC2P 5257,417470
#define  TIM_CCER_CC2NE 5258,417591
#define  TIM_CCER_CC2NP 5259,417724
#define  TIM_CCER_CC3E 5260,417859
#define  TIM_CCER_CC3P 5261,417978
#define  TIM_CCER_CC3NE 5262,418099
#define  TIM_CCER_CC3NP 5263,418232
#define  TIM_CCER_CC4E 5264,418367
#define  TIM_CCER_CC4P 5265,418486
#define  TIM_CCER_CC4NP 5266,418607
#define  TIM_CCER_CC5E 5267,418742
#define  TIM_CCER_CC5P 5268,418861
#define  TIM_CCER_CC6E 5269,418982
#define  TIM_CCER_CC6P 5270,419101
#define  TIM_CNT_CNT 5273,419306
#define  TIM_CNT_UIFCPY 5274,419407
#define  TIM_PSC_PSC 5277,419605
#define  TIM_ARR_ARR 5280,419792
#define  TIM_RCR_REP 5283,419988
#define  TIM_CCR1_CCR1 5286,420184
#define  TIM_CCR2_CCR2 5289,420379
#define  TIM_CCR3_CCR3 5292,420574
#define  TIM_CCR4_CCR4 5295,420769
#define  TIM_CCR5_CCR5 5298,420964
#define  TIM_CCR5_GC5C1 5299,421071
#define  TIM_CCR5_GC5C2 5300,421184
#define  TIM_CCR5_GC5C3 5301,421297
#define  TIM_CCR6_CCR6 5304,421494
#define  TIM_BDTR_DTG 5307,421689
#define  TIM_BDTR_DTG_0 5308,421819
#define  TIM_BDTR_DTG_1 5309,421912
#define  TIM_BDTR_DTG_2 5310,422005
#define  TIM_BDTR_DTG_3 5311,422098
#define  TIM_BDTR_DTG_4 5312,422191
#define  TIM_BDTR_DTG_5 5313,422284
#define  TIM_BDTR_DTG_6 5314,422377
#define  TIM_BDTR_DTG_7 5315,422470
#define  TIM_BDTR_LOCK 5317,422565
#define  TIM_BDTR_LOCK_0 5318,422688
#define  TIM_BDTR_LOCK_1 5319,422781
#define  TIM_BDTR_OSSI 5321,422876
#define  TIM_BDTR_OSSR 5322,422997
#define  TIM_BDTR_BKE 5323,423117
#define  TIM_BDTR_BKP 5324,423228
#define  TIM_BDTR_AOE 5325,423341
#define  TIM_BDTR_MOE 5326,423452
#define  TIM_BDTR_BKF 5328,423560
#define  TIM_BDTR_BK2F 5329,423671
#define  TIM_BDTR_BK2E 5331,423784
#define  TIM_BDTR_BK2P 5332,423895
#define  TIM_DCR_DBA 5335,424092
#define  TIM_DCR_DBA_0 5336,424212
#define  TIM_DCR_DBA_1 5337,424305
#define  TIM_DCR_DBA_2 5338,424398
#define  TIM_DCR_DBA_3 5339,424491
#define  TIM_DCR_DBA_4 5340,424584
#define  TIM_DCR_DBL 5342,424679
#define  TIM_DCR_DBL_0 5343,424799
#define  TIM_DCR_DBL_1 5344,424892
#define  TIM_DCR_DBL_2 5345,424985
#define  TIM_DCR_DBL_3 5346,425078
#define  TIM_DCR_DBL_4 5347,425171
#define  TIM_DMAR_DMAB 5350,425348
#define TIM16_OR_TI1_RMP 5353,425553
#define TIM16_OR_TI1_RMP_0 5354,425680
#define TIM16_OR_TI1_RMP_1 5355,425773
#define TIM1_OR_ETR_RMP 5358,425951
#define TIM1_OR_ETR_RMP_0 5359,426073
#define TIM1_OR_ETR_RMP_1 5360,426166
#define TIM1_OR_ETR_RMP_2 5361,426259
#define TIM1_OR_ETR_RMP_3 5362,426352
#define  TIM_CCMR3_OC5FE 5365,426529
#define  TIM_CCMR3_OC5PE 5366,426645
#define  TIM_CCMR3_OC5M 5368,426766
#define  TIM_CCMR3_OC5M_0 5369,426892
#define  TIM_CCMR3_OC5M_1 5370,426985
#define  TIM_CCMR3_OC5M_2 5371,427078
#define  TIM_CCMR3_OC5M_3 5372,427171
#define  TIM_CCMR3_OC5CE 5374,427266
#define  TIM_CCMR3_OC6FE 5376,427385
#define  TIM_CCMR3_OC6PE 5377,427501
#define  TIM_CCMR3_OC6M 5379,427622
#define  TIM_CCMR3_OC6M_0 5380,427748
#define  TIM_CCMR3_OC6M_1 5381,427841
#define  TIM_CCMR3_OC6M_2 5382,427934
#define  TIM_CCMR3_OC6M_3 5383,428027
#define  TIM_CCMR3_OC6CE 5385,428122
#define  TSC_CR_TSCE 5393,428733
#define  TSC_CR_START 5394,428852
#define  TSC_CR_AM 5395,428957
#define  TSC_CR_SYNCPOL 5396,429061
#define  TSC_CR_IODEF 5397,429177
#define  TSC_CR_MCV 5399,429282
#define  TSC_CR_MCV_0 5400,429401
#define  TSC_CR_MCV_1 5401,429494
#define  TSC_CR_MCV_2 5402,429587
#define  TSC_CR_PGPSC 5404,429682
#define  TSC_CR_PGPSC_0 5405,429813
#define  TSC_CR_PGPSC_1 5406,429906
#define  TSC_CR_PGPSC_2 5407,429999
#define  TSC_CR_SSPSC 5409,430094
#define  TSC_CR_SSE 5410,430207
#define  TSC_CR_SSD 5412,430319
#define  TSC_CR_SSD_0 5413,430448
#define  TSC_CR_SSD_1 5414,430541
#define  TSC_CR_SSD_2 5415,430634
#define  TSC_CR_SSD_3 5416,430727
#define  TSC_CR_SSD_4 5417,430820
#define  TSC_CR_SSD_5 5418,430913
#define  TSC_CR_SSD_6 5419,431006
#define  TSC_CR_CTPL 5421,431101
#define  TSC_CR_CTPL_0 5422,431231
#define  TSC_CR_CTPL_1 5423,431324
#define  TSC_CR_CTPL_2 5424,431417
#define  TSC_CR_CTPL_3 5425,431510
#define  TSC_CR_CTPH 5427,431605
#define  TSC_CR_CTPH_0 5428,431736
#define  TSC_CR_CTPH_1 5429,431829
#define  TSC_CR_CTPH_2 5430,431922
#define  TSC_CR_CTPH_3 5431,432015
#define  TSC_IER_EOAIE 5434,432192
#define  TSC_IER_MCEIE 5435,432315
#define  TSC_ICR_EOAIC 5438,432519
#define  TSC_ICR_MCEIC 5439,432641
#define  TSC_ISR_EOAF 5442,432844
#define  TSC_ISR_MCEF 5443,432955
#define  TSC_IOHCR_G1_IO1 5446,433147
#define  TSC_IOHCR_G1_IO2 5447,433277
#define  TSC_IOHCR_G1_IO3 5448,433407
#define  TSC_IOHCR_G1_IO4 5449,433537
#define  TSC_IOHCR_G2_IO1 5450,433667
#define  TSC_IOHCR_G2_IO2 5451,433797
#define  TSC_IOHCR_G2_IO3 5452,433927
#define  TSC_IOHCR_G2_IO4 5453,434057
#define  TSC_IOHCR_G3_IO1 5454,434187
#define  TSC_IOHCR_G3_IO2 5455,434317
#define  TSC_IOHCR_G3_IO3 5456,434447
#define  TSC_IOHCR_G3_IO4 5457,434577
#define  TSC_IOHCR_G4_IO1 5458,434707
#define  TSC_IOHCR_G4_IO2 5459,434837
#define  TSC_IOHCR_G4_IO3 5460,434967
#define  TSC_IOHCR_G4_IO4 5461,435097
#define  TSC_IOHCR_G5_IO1 5462,435227
#define  TSC_IOHCR_G5_IO2 5463,435357
#define  TSC_IOHCR_G5_IO3 5464,435487
#define  TSC_IOHCR_G5_IO4 5465,435617
#define  TSC_IOHCR_G6_IO1 5466,435747
#define  TSC_IOHCR_G6_IO2 5467,435877
#define  TSC_IOHCR_G6_IO3 5468,436007
#define  TSC_IOHCR_G6_IO4 5469,436137
#define  TSC_IOHCR_G7_IO1 5470,436267
#define  TSC_IOHCR_G7_IO2 5471,436397
#define  TSC_IOHCR_G7_IO3 5472,436527
#define  TSC_IOHCR_G7_IO4 5473,436657
#define  TSC_IOHCR_G8_IO1 5474,436787
#define  TSC_IOHCR_G8_IO2 5475,436917
#define  TSC_IOHCR_G8_IO3 5476,437047
#define  TSC_IOHCR_G8_IO4 5477,437177
#define  TSC_IOASCR_G1_IO1 5480,437391
#define  TSC_IOASCR_G1_IO2 5481,437510
#define  TSC_IOASCR_G1_IO3 5482,437629
#define  TSC_IOASCR_G1_IO4 5483,437748
#define  TSC_IOASCR_G2_IO1 5484,437867
#define  TSC_IOASCR_G2_IO2 5485,437986
#define  TSC_IOASCR_G2_IO3 5486,438105
#define  TSC_IOASCR_G2_IO4 5487,438224
#define  TSC_IOASCR_G3_IO1 5488,438343
#define  TSC_IOASCR_G3_IO2 5489,438462
#define  TSC_IOASCR_G3_IO3 5490,438581
#define  TSC_IOASCR_G3_IO4 5491,438700
#define  TSC_IOASCR_G4_IO1 5492,438819
#define  TSC_IOASCR_G4_IO2 5493,438938
#define  TSC_IOASCR_G4_IO3 5494,439057
#define  TSC_IOASCR_G4_IO4 5495,439176
#define  TSC_IOASCR_G5_IO1 5496,439295
#define  TSC_IOASCR_G5_IO2 5497,439414
#define  TSC_IOASCR_G5_IO3 5498,439533
#define  TSC_IOASCR_G5_IO4 5499,439652
#define  TSC_IOASCR_G6_IO1 5500,439771
#define  TSC_IOASCR_G6_IO2 5501,439890
#define  TSC_IOASCR_G6_IO3 5502,440009
#define  TSC_IOASCR_G6_IO4 5503,440128
#define  TSC_IOASCR_G7_IO1 5504,440247
#define  TSC_IOASCR_G7_IO2 5505,440366
#define  TSC_IOASCR_G7_IO3 5506,440485
#define  TSC_IOASCR_G7_IO4 5507,440604
#define  TSC_IOASCR_G8_IO1 5508,440723
#define  TSC_IOASCR_G8_IO2 5509,440842
#define  TSC_IOASCR_G8_IO3 5510,440961
#define  TSC_IOASCR_G8_IO4 5511,441080
#define  TSC_IOSCR_G1_IO1 5514,441283
#define  TSC_IOSCR_G1_IO2 5515,441395
#define  TSC_IOSCR_G1_IO3 5516,441507
#define  TSC_IOSCR_G1_IO4 5517,441619
#define  TSC_IOSCR_G2_IO1 5518,441731
#define  TSC_IOSCR_G2_IO2 5519,441843
#define  TSC_IOSCR_G2_IO3 5520,441955
#define  TSC_IOSCR_G2_IO4 5521,442067
#define  TSC_IOSCR_G3_IO1 5522,442179
#define  TSC_IOSCR_G3_IO2 5523,442291
#define  TSC_IOSCR_G3_IO3 5524,442403
#define  TSC_IOSCR_G3_IO4 5525,442515
#define  TSC_IOSCR_G4_IO1 5526,442627
#define  TSC_IOSCR_G4_IO2 5527,442739
#define  TSC_IOSCR_G4_IO3 5528,442851
#define  TSC_IOSCR_G4_IO4 5529,442963
#define  TSC_IOSCR_G5_IO1 5530,443075
#define  TSC_IOSCR_G5_IO2 5531,443187
#define  TSC_IOSCR_G5_IO3 5532,443299
#define  TSC_IOSCR_G5_IO4 5533,443411
#define  TSC_IOSCR_G6_IO1 5534,443523
#define  TSC_IOSCR_G6_IO2 5535,443635
#define  TSC_IOSCR_G6_IO3 5536,443747
#define  TSC_IOSCR_G6_IO4 5537,443859
#define  TSC_IOSCR_G7_IO1 5538,443971
#define  TSC_IOSCR_G7_IO2 5539,444083
#define  TSC_IOSCR_G7_IO3 5540,444195
#define  TSC_IOSCR_G7_IO4 5541,444307
#define  TSC_IOSCR_G8_IO1 5542,444419
#define  TSC_IOSCR_G8_IO2 5543,444531
#define  TSC_IOSCR_G8_IO3 5544,444643
#define  TSC_IOSCR_G8_IO4 5545,444755
#define  TSC_IOCCR_G1_IO1 5548,444951
#define  TSC_IOCCR_G1_IO2 5549,445062
#define  TSC_IOCCR_G1_IO3 5550,445173
#define  TSC_IOCCR_G1_IO4 5551,445284
#define  TSC_IOCCR_G2_IO1 5552,445395
#define  TSC_IOCCR_G2_IO2 5553,445506
#define  TSC_IOCCR_G2_IO3 5554,445617
#define  TSC_IOCCR_G2_IO4 5555,445728
#define  TSC_IOCCR_G3_IO1 5556,445839
#define  TSC_IOCCR_G3_IO2 5557,445950
#define  TSC_IOCCR_G3_IO3 5558,446061
#define  TSC_IOCCR_G3_IO4 5559,446172
#define  TSC_IOCCR_G4_IO1 5560,446283
#define  TSC_IOCCR_G4_IO2 5561,446394
#define  TSC_IOCCR_G4_IO3 5562,446505
#define  TSC_IOCCR_G4_IO4 5563,446616
#define  TSC_IOCCR_G5_IO1 5564,446727
#define  TSC_IOCCR_G5_IO2 5565,446838
#define  TSC_IOCCR_G5_IO3 5566,446949
#define  TSC_IOCCR_G5_IO4 5567,447060
#define  TSC_IOCCR_G6_IO1 5568,447171
#define  TSC_IOCCR_G6_IO2 5569,447282
#define  TSC_IOCCR_G6_IO3 5570,447393
#define  TSC_IOCCR_G6_IO4 5571,447504
#define  TSC_IOCCR_G7_IO1 5572,447615
#define  TSC_IOCCR_G7_IO2 5573,447726
#define  TSC_IOCCR_G7_IO3 5574,447837
#define  TSC_IOCCR_G7_IO4 5575,447948
#define  TSC_IOCCR_G8_IO1 5576,448059
#define  TSC_IOCCR_G8_IO2 5577,448170
#define  TSC_IOCCR_G8_IO3 5578,448281
#define  TSC_IOCCR_G8_IO4 5579,448392
#define  TSC_IOGCSR_G1E 5582,448587
#define  TSC_IOGCSR_G2E 5583,448698
#define  TSC_IOGCSR_G3E 5584,448809
#define  TSC_IOGCSR_G4E 5585,448920
#define  TSC_IOGCSR_G5E 5586,449031
#define  TSC_IOGCSR_G6E 5587,449142
#define  TSC_IOGCSR_G7E 5588,449253
#define  TSC_IOGCSR_G8E 5589,449364
#define  TSC_IOGCSR_G1S 5590,449475
#define  TSC_IOGCSR_G2S 5591,449586
#define  TSC_IOGCSR_G3S 5592,449697
#define  TSC_IOGCSR_G4S 5593,449808
#define  TSC_IOGCSR_G5S 5594,449919
#define  TSC_IOGCSR_G6S 5595,450030
#define  TSC_IOGCSR_G7S 5596,450141
#define  TSC_IOGCSR_G8S 5597,450252
#define  TSC_IOGXCR_CNT 5600,450447
#define  USART_CR1_UE 5608,451059
#define  USART_CR1_UESM 5609,451160
#define  USART_CR1_RE 5610,451274
#define  USART_CR1_TE 5611,451378
#define  USART_CR1_IDLEIE 5612,451485
#define  USART_CR1_RXNEIE 5613,451595
#define  USART_CR1_TCIE 5614,451705
#define  USART_CR1_TXEIE 5615,451832
#define  USART_CR1_PEIE 5616,451941
#define  USART_CR1_PS 5617,452049
#define  USART_CR1_PCE 5618,452154
#define  USART_CR1_WAKE 5619,452264
#define  USART_CR1_M0 5620,452375
#define  USART_CR1_MME 5621,452481
#define  USART_CR1_CMIE 5622,452586
#define  USART_CR1_OVER8 5623,452707
#define  USART_CR1_DEDT 5624,452832
#define  USART_CR1_DEDT_0 5625,452968
#define  USART_CR1_DEDT_1 5626,453062
#define  USART_CR1_DEDT_2 5627,453156
#define  USART_CR1_DEDT_3 5628,453250
#define  USART_CR1_DEDT_4 5629,453344
#define  USART_CR1_DEAT 5630,453438
#define  USART_CR1_DEAT_0 5631,453572
#define  USART_CR1_DEAT_1 5632,453666
#define  USART_CR1_DEAT_2 5633,453760
#define  USART_CR1_DEAT_3 5634,453854
#define  USART_CR1_DEAT_4 5635,453948
#define  USART_CR1_RTOIE 5636,454042
#define  USART_CR1_EOBIE 5637,454164
#define  USART_CR1_M1 5638,454282
#define  USART_CR1_M 5639,454388
#define  USART_CR2_ADDM7 5642,454580
#define  USART_CR2_LBDL 5643,454701
#define  USART_CR2_LBDIE 5644,454816
#define  USART_CR2_LBCL 5645,454941
#define  USART_CR2_CPHA 5646,455050
#define  USART_CR2_CPOL 5647,455150
#define  USART_CR2_CLKEN 5648,455253
#define  USART_CR2_STOP 5649,455354
#define  USART_CR2_STOP_0 5650,455469
#define  USART_CR2_STOP_1 5651,455563
#define  USART_CR2_LINEN 5652,455657
#define  USART_CR2_SWAP 5653,455761
#define  USART_CR2_RXINV 5654,455865
#define  USART_CR2_TXINV 5655,455983
#define  USART_CR2_DATAINV 5656,456101
#define  USART_CR2_MSBFIRST 5657,456211
#define  USART_CR2_ABREN 5658,456326
#define  USART_CR2_ABRMODE 5659,456435
#define  USART_CR2_ABRMODE_0 5660,456562
#define  USART_CR2_ABRMODE_1 5661,456656
#define  USART_CR2_RTOEN 5662,456750
#define  USART_CR2_ADD 5663,456863
#define  USART_CR3_EIE 5666,457061
#define  USART_CR3_IREN 5667,457172
#define  USART_CR3_IRLP 5668,457277
#define  USART_CR3_HDSEL 5669,457380
#define  USART_CR3_NACK 5670,457490
#define  USART_CR3_SCEN 5671,457600
#define  USART_CR3_DMAR 5672,457710
#define  USART_CR3_DMAT 5673,457818
#define  USART_CR3_RTSE 5674,457929
#define  USART_CR3_CTSE 5675,458028
#define  USART_CR3_CTSIE 5676,458127
#define  USART_CR3_ONEBIT 5677,458236
#define  USART_CR3_OVRDIS 5678,458353
#define  USART_CR3_DDRE 5679,458457
#define  USART_CR3_DEM 5680,458576
#define  USART_CR3_DEP 5681,458683
#define  USART_CR3_SCARCNT 5682,458804
#define  USART_CR3_SCARCNT_0 5683,458939
#define  USART_CR3_SCARCNT_1 5684,459033
#define  USART_CR3_SCARCNT_2 5685,459127
#define  USART_CR3_WUS 5686,459221
#define  USART_CR3_WUS_0 5687,459358
#define  USART_CR3_WUS_1 5688,459452
#define  USART_CR3_WUFIE 5689,459546
#define  USART_BRR_DIV_FRACTION 5692,459743
#define  USART_BRR_DIV_MANTISSA 5693,459852
#define  USART_GTPR_PSC 5696,460045
#define  USART_GTPR_GT 5697,460165
#define  USART_RTOR_RTO 5701,460371
#define  USART_RTOR_BLEN 5702,460483
#define  USART_RQR_ABRRQ 5705,460668
#define  USART_RQR_SBKRQ 5706,460779
#define  USART_RQR_MMRQ 5707,460886
#define  USART_RQR_RXFRQ 5708,460992
#define  USART_RQR_TXFRQ 5709,461107
#define  USART_ISR_PE 5712,461307
#define  USART_ISR_FE 5713,461408
#define  USART_ISR_NE 5714,461510
#define  USART_ISR_ORE 5715,461618
#define  USART_ISR_IDLE 5716,461720
#define  USART_ISR_RXNE 5717,461827
#define  USART_ISR_TC 5718,461944
#define  USART_ISR_TXE 5719,462054
#define  USART_ISR_LBDF 5720,462171
#define  USART_ISR_CTSIF 5721,462284
#define  USART_ISR_CTS 5722,462391
#define  USART_ISR_RTOF 5723,462488
#define  USART_ISR_EOBF 5724,462594
#define  USART_ISR_ABRE 5725,462700
#define  USART_ISR_ABRF 5726,462809
#define  USART_ISR_BUSY 5727,462917
#define  USART_ISR_CMF 5728,463015
#define  USART_ISR_SBKF 5729,463124
#define  USART_ISR_RWU 5730,463228
#define  USART_ISR_WUF 5731,463352
#define  USART_ISR_TEACK 5732,463468
#define  USART_ISR_REACK 5733,463589
#define  USART_ICR_PECF 5736,463793
#define  USART_ICR_FECF 5737,463905
#define  USART_ICR_NCF 5738,464018
#define  USART_ICR_ORECF 5739,464132
#define  USART_ICR_IDLECF 5740,464245
#define  USART_ICR_TCCF 5741,464363
#define  USART_ICR_LBDCF 5742,464484
#define  USART_ICR_CTSCF 5743,464603
#define  USART_ICR_RTOCF 5744,464716
#define  USART_ICR_EOBCF 5745,464833
#define  USART_ICR_CMCF 5746,464945
#define  USART_ICR_WUCF 5747,465060
#define  USART_RDR_RDR 5750,465266
#define  USART_TDR_TDR 5753,465473
#define  WWDG_CR_T 5761,466091
#define  WWDG_CR_T0 5762,466215
#define  WWDG_CR_T1 5763,466304
#define  WWDG_CR_T2 5764,466393
#define  WWDG_CR_T3 5765,466482
#define  WWDG_CR_T4 5766,466571
#define  WWDG_CR_T5 5767,466660
#define  WWDG_CR_T6 5768,466749
#define  WWDG_CR_WDGA 5770,466840
#define  WWDG_CFR_W 5773,467022
#define  WWDG_CFR_W0 5774,467138
#define  WWDG_CFR_W1 5775,467227
#define  WWDG_CFR_W2 5776,467316
#define  WWDG_CFR_W3 5777,467405
#define  WWDG_CFR_W4 5778,467494
#define  WWDG_CFR_W5 5779,467583
#define  WWDG_CFR_W6 5780,467672
#define  WWDG_CFR_WDGTB 5782,467763
#define  WWDG_CFR_WDGTB0 5783,467875
#define  WWDG_CFR_WDGTB1 5784,467964
#define  WWDG_CFR_EWI 5786,468055
#define  WWDG_SR_EWIF 5789,468245
#define IS_ADC_ALL_INSTANCE(5804,468532
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(5807,468701
#define IS_ADC_COMMON_INSTANCE(5809,468778
#define IS_CAN_ALL_INSTANCE(5811,468932
#define IS_COMP_ALL_INSTANCE(5814,469075
#define IS_COMP_DAC1SWITCH_INSTANCE(5819,469359
#define IS_COMP_WINDOWMODE_INSTANCE(5822,469494
#define IS_CRC_ALL_INSTANCE(5825,469629
#define IS_DAC_ALL_INSTANCE(5828,469772
#define IS_DAC_CHANNEL_INSTANCE(5831,469902
#define IS_DMA_ALL_INSTANCE(5840,470332
#define IS_GPIO_ALL_INSTANCE(5849,470937
#define IS_GPIO_AF_INSTANCE(5855,471280
#define IS_GPIO_LOCK_INSTANCE(5861,471623
#define IS_I2C_ALL_INSTANCE(5868,472048
#define IS_OPAMP_ALL_INSTANCE(5872,472194
#define IS_IWDG_ALL_INSTANCE(5875,472342
#define IS_RTC_ALL_INSTANCE(5878,472488
#define IS_SMBUS_ALL_INSTANCE(5881,472632
#define IS_SPI_ALL_INSTANCE(5884,472778
#define IS_TIM_INSTANCE(5887,472922
#define IS_TIM_CC1_INSTANCE(5898,473300
#define IS_TIM_CC2_INSTANCE(5907,473616
#define IS_TIM_CC3_INSTANCE(5914,473866
#define IS_TIM_CC4_INSTANCE(5920,474082
#define IS_TIM_CC5_INSTANCE(5926,474298
#define IS_TIM_CC6_INSTANCE(5930,474448
#define IS_TIM_CLOCK_SELECT_INSTANCE(5936,474686
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(5943,474951
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(5949,475184
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(5955,475422
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(5962,475689
#define IS_TIM_OCXREF_CLEAR_INSTANCE(5969,475952
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(5975,476177
#define IS_TIM_HALL_INTERFACE_INSTANCE(5981,476407
#define IS_TIM_XOR_INSTANCE(5985,476568
#define IS_TIM_MASTER_INSTANCE(5992,476818
#define IS_TIM_SLAVE_INSTANCE(6001,477137
#define IS_TIM_SYNCHRO_INSTANCE(6008,477389
#define IS_TIM_32B_COUNTER_INSTANCE(6017,477721
#define IS_TIM_DMABURST_INSTANCE(6021,477879
#define IS_TIM_BREAK_INSTANCE(6030,478206
#define IS_TIM_CCX_INSTANCE(6037,478474
#define IS_TIM_CCXN_INSTANCE(6069,480048
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(6085,480832
#define IS_TIM_REPETITION_COUNTER_INSTANCE(6091,481064
#define IS_TIM_CLOCK_DIVISION_INSTANCE(6098,481329
#define IS_TIM_BKIN2_INSTANCE(6107,481656
#define IS_TIM_TRGO2_INSTANCE(6111,481808
#define IS_TIM_DMA_INSTANCE(6115,481960
#define IS_TIM_DMA_CC_INSTANCE(6126,482352
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(6135,482671
#define IS_TIM_REMAP_INSTANCE(6142,482935
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(6147,483121
#define IS_TSC_ALL_INSTANCE(6151,483286
#define IS_USART_INSTANCE(6154,483429
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(6159,483707
#define IS_UART_INSTANCE(6162,483874
#define IS_UART_HALFDUPLEX_INSTANCE(6167,484192
#define IS_UART_LIN_INSTANCE(6172,484535
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(6175,484731
#define IS_UART_HWFLOW_INSTANCE(6178,484892
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(6183,485188
#define IS_UART_DRIVER_ENABLE_INSTANCE(6186,485354
#define IS_SMARTCARD_INSTANCE(6191,485671
#define IS_IRDA_INSTANCE(6194,485819
#define IS_UART_DMA_INSTANCE(6197,485972
#define IS_WWDG_ALL_INSTANCE(6199,486098
#define ADC1_IRQn 6215,486788
#define USB_LP_CAN_RX0_IRQn 6216,486829
#define USB_HP_CAN_TX_IRQn 6217,486871
#define COMP1_2_IRQn 6218,486912
#define COMP1_2_3_IRQn 6219,486952
#define COMP_IRQn 6220,486992
#define COMP4_5_6_IRQn 6221,487032
#define TIM15_IRQn 6222,487074
#define TIM18_DAC2_IRQn 6223,487123
#define TIM17_IRQn 6224,487165
#define TIM16_IRQn 6225,487218
#define TIM6_DAC_IRQn 6226,487266
#define TIM7_IRQn 6227,487310
#define ADC1_IRQHandler 6231,487390
#define USB_LP_CAN_RX0_IRQHandler 6232,487443
#define USB_HP_CAN_TX_IRQHandler 6233,487497
#define COMP1_2_IRQHandler 6234,487550
#define COMP1_2_3_IRQHandler 6235,487602
#define COMP_IRQHandler 6236,487654
#define COMP4_5_6_IRQHandler 6237,487706
#define TIM15_IRQHandler 6238,487760
#define TIM18_DAC2_IRQHandler 6239,487821
#define TIM17_IRQHandler 6240,487875
#define TIM16_IRQHandler 6241,487940
#define TIM6_DAC_IRQHandler 6242,488000
#define TIM7_IRQHandler 6243,488056

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f318xx.h,129166
#define __STM32F318xx_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2919
#define __Vendor_SysTickConfig 69,3025
#define __FPU_PRESENT 70,3121
  NonMaskableInt_IRQn 87,3589
  MemoryManagement_IRQn 88,3704
  BusFault_IRQn 89,3819
  UsageFault_IRQn 90,3934
  SVCall_IRQn 91,4049
  DebugMonitor_IRQn 92,4164
  PendSV_IRQn 93,4279
  SysTick_IRQn 94,4394
  WWDG_IRQn 96,4624
  TAMP_STAMP_IRQn 97,4739
  RTC_WKUP_IRQn 98,4854
  FLASH_IRQn 99,4969
  RCC_IRQn 100,5084
  EXTI0_IRQn 101,5199
  EXTI1_IRQn 102,5314
  EXTI2_TSC_IRQn 103,5429
  EXTI3_IRQn 104,5544
  EXTI4_IRQn 105,5659
  DMA1_Channel1_IRQn 106,5774
  DMA1_Channel2_IRQn 107,5889
  DMA1_Channel3_IRQn 108,6004
  DMA1_Channel4_IRQn 109,6119
  DMA1_Channel5_IRQn 110,6234
  DMA1_Channel6_IRQn 111,6349
  DMA1_Channel7_IRQn 112,6464
  ADC1_IRQn 113,6579
  EXTI9_5_IRQn 114,6694
  TIM1_BRK_TIM15_IRQn 115,6809
  TIM1_UP_TIM16_IRQn 116,6924
  TIM1_TRG_COM_TIM17_IRQn 117,7039
  TIM1_CC_IRQn 118,7154
  TIM2_IRQn 119,7269
  I2C1_EV_IRQn 120,7384
  I2C1_ER_IRQn 121,7499
  I2C2_EV_IRQn 122,7614
  I2C2_ER_IRQn 123,7729
  SPI2_IRQn 124,7844
  USART1_IRQn 125,7959
  USART2_IRQn 126,8074
  USART3_IRQn 127,8189
  EXTI15_10_IRQn 128,8304
  RTC_Alarm_IRQn 129,8419
  SPI3_IRQn 130,8535
  TIM6_DAC_IRQn 131,8650
  COMP2_IRQn 132,8756
  COMP4_6_IRQn 133,8871
  I2C3_EV_IRQn 134,8986
  I2C3_ER_IRQn 135,9101
  FPU_IRQn 136,9216
} IRQn_Type;137,9332
  __IO uint32_t ISR;157,9674
  __IO uint32_t IER;158,9789
  __IO uint32_t CR;159,9904
  __IO uint32_t CFGR;160,10019
  uint32_t      RESERVED0;161,10134
  __IO uint32_t SMPR1;162,10249
  __IO uint32_t SMPR2;163,10364
  uint32_t      RESERVED1;164,10479
  __IO uint32_t TR1;165,10594
  __IO uint32_t TR2;166,10709
  __IO uint32_t TR3;167,10824
  uint32_t      RESERVED2;168,10939
  __IO uint32_t SQR1;169,11054
  __IO uint32_t SQR2;170,11169
  __IO uint32_t SQR3;171,11284
  __IO uint32_t SQR4;172,11399
  __IO uint32_t DR;173,11514
  uint32_t      RESERVED3;174,11629
  uint32_t      RESERVED4;175,11744
  __IO uint32_t JSQR;176,11859
  uint32_t      RESERVED5[RESERVED5177,11974
  __IO uint32_t OFR1;178,12089
  __IO uint32_t OFR2;179,12204
  __IO uint32_t OFR3;180,12319
  __IO uint32_t OFR4;181,12434
  uint32_t      RESERVED6[RESERVED6182,12549
  __IO uint32_t JDR1;183,12664
  __IO uint32_t JDR2;184,12779
  __IO uint32_t JDR3;185,12894
  __IO uint32_t JDR4;186,13009
  uint32_t      RESERVED7[RESERVED7187,13124
  __IO uint32_t AWD2CR;188,13239
  __IO uint32_t AWD3CR;189,13354
  uint32_t      RESERVED8;190,13469
  uint32_t      RESERVED9;191,13584
  __IO uint32_t DIFSEL;192,13699
  __IO uint32_t CALFACT;193,13814
} ADC_TypeDef;195,13931
  __IO uint32_t CSR;199,13968
  uint32_t      RESERVED;200,14098
  __IO uint32_t CCR;201,14228
  __IO uint32_t CDR;202,14358
} ADC_Common_TypeDef;204,14568
  __IO uint32_t CSR;212,14656
} COMP_TypeDef;213,14746
  __IO uint32_t DR;221,14830
  __IO uint8_t  IDR;222,14934
  uint8_t       RESERVED0;223,15038
  uint16_t      RESERVED1;224,15142
  __IO uint32_t CR;225,15246
  uint32_t      RESERVED2;226,15350
  __IO uint32_t INIT;227,15454
  __IO uint32_t POL;228,15558
} CRC_TypeDef;229,15662
  __IO uint32_t CR;237,15752
  __IO uint32_t SWTRIGR;238,15865
  __IO uint32_t DHR12R1;239,15978
  __IO uint32_t DHR12L1;240,16091
  __IO uint32_t DHR8R1;241,16204
  __IO uint32_t RESERVED0;242,16317
  __IO uint32_t RESERVED1;243,16431
  __IO uint32_t RESERVED2;244,16545
  __IO uint32_t DHR12RD;245,16659
  __IO uint32_t DHR12LD;246,16772
  __IO uint32_t DHR8RD;247,16885
  __IO uint32_t DOR1;248,16998
  __IO uint32_t RESERVED3;249,17111
  __IO uint32_t SR;250,17225
} DAC_TypeDef;251,17338
  __IO uint32_t IDCODE;259,17410
  __IO uint32_t CR;260,17499
  __IO uint32_t APB1FZ;261,17588
  __IO uint32_t APB2FZ;262,17677
}DBGMCU_TypeDef;DBGMCU_TypeDef263,17766
  __IO uint32_t CCR;271,17845
  __IO uint32_t CNDTR;272,17963
  __IO uint32_t CPAR;273,18081
  __IO uint32_t CMAR;274,18199
} DMA_Channel_TypeDef;275,18317
  __IO uint32_t ISR;279,18362
  __IO uint32_t IFCR;280,18480
} DMA_TypeDef;281,18598
  __IO uint32_t IMR;289,18696
  __IO uint32_t EMR;290,18813
  __IO uint32_t RTSR;291,18930
  __IO uint32_t FTSR;292,19047
  __IO uint32_t SWIER;293,19164
  __IO uint32_t PR;294,19281
  uint32_t      RESERVED1;295,19398
  uint32_t      RESERVED2;296,19515
  __IO uint32_t IMR2;297,19632
  __IO uint32_t EMR2;298,19749
  __IO uint32_t RTSR2;299,19866
  __IO uint32_t FTSR2;300,19983
  __IO uint32_t SWIER2;301,20100
  __IO uint32_t PR2;302,20217
}EXTI_TypeDef;EXTI_TypeDef303,20334
  __IO uint32_t ACR;311,20412
  __IO uint32_t KEYR;312,20516
  __IO uint32_t OPTKEYR;313,20620
  __IO uint32_t SR;314,20724
  __IO uint32_t CR;315,20828
  __IO uint32_t AR;316,20932
  uint32_t      RESERVED;317,21036
  __IO uint32_t OBR;318,21140
  __IO uint32_t WRPR;319,21244
} FLASH_TypeDef;321,21350
  __IO uint16_t RDP;328,21435
  __IO uint16_t USER;329,21541
  uint16_t RESERVED0;330,21647
  uint16_t RESERVED1;331,21753
  __IO uint16_t WRP0;332,21859
  __IO uint16_t WRP1;333,21965
  __IO uint16_t WRP2;334,22071
  __IO uint16_t WRP3;335,22177
} OB_TypeDef;336,22283
  __IO uint32_t MODER;344,22364
  __IO uint32_t OTYPER;345,22468
  __IO uint32_t OSPEEDR;346,22572
  __IO uint32_t PUPDR;347,22676
  __IO uint32_t IDR;348,22780
  __IO uint32_t ODR;349,22884
  __IO uint32_t BSRR;350,22988
  __IO uint32_t LCKR;351,23087
  __IO uint32_t AFR[AFR352,23191
  __IO uint32_t BRR;353,23295
}GPIO_TypeDef;GPIO_TypeDef354,23394
  __IO uint32_t CSR;362,23486
} OPAMP_TypeDef;363,23590
  __IO uint32_t CFGR1;371,23686
       uint32_t RESERVED;372,23799
  __IO uint32_t EXTICR[EXTICR373,23912
  __IO uint32_t CFGR2;374,24027
} SYSCFG_TypeDef;375,24140
  __IO uint32_t CR1;383,24240
  __IO uint32_t CR2;384,24331
  __IO uint32_t OAR1;385,24422
  __IO uint32_t OAR2;386,24513
  __IO uint32_t TIMINGR;387,24604
  __IO uint32_t TIMEOUTR;388,24695
  __IO uint32_t ISR;389,24786
  __IO uint32_t ICR;390,24877
  __IO uint32_t PECR;391,24968
  __IO uint32_t RXDR;392,25059
  __IO uint32_t TXDR;393,25150
}I2C_TypeDef;I2C_TypeDef394,25241
  __IO uint32_t KR;402,25323
  __IO uint32_t PR;403,25400
  __IO uint32_t RLR;404,25477
  __IO uint32_t SR;405,25554
  __IO uint32_t WINR;406,25631
} IWDG_TypeDef;407,25708
  __IO uint32_t CR;415,25785
  __IO uint32_t CSR;416,25872
} PWR_TypeDef;417,25959
  __IO uint32_t CR;424,26043
  __IO uint32_t CFGR;425,26162
  __IO uint32_t CIR;426,26281
  __IO uint32_t APB2RSTR;427,26400
  __IO uint32_t APB1RSTR;428,26519
  __IO uint32_t AHBENR;429,26638
  __IO uint32_t APB2ENR;430,26757
  __IO uint32_t APB1ENR;431,26876
  __IO uint32_t BDCR;432,26995
  __IO uint32_t CSR;433,27114
  __IO uint32_t AHBRSTR;434,27233
  __IO uint32_t CFGR2;435,27352
  __IO uint32_t CFGR3;436,27471
} RCC_TypeDef;437,27590
  __IO uint32_t TR;445,27668
  __IO uint32_t DR;446,27784
  __IO uint32_t CR;447,27900
  __IO uint32_t ISR;448,28016
  __IO uint32_t PRER;449,28132
  __IO uint32_t WUTR;450,28248
  uint32_t RESERVED0;451,28364
  __IO uint32_t ALRMAR;452,28480
  __IO uint32_t ALRMBR;453,28596
  __IO uint32_t WPR;454,28712
  __IO uint32_t SSR;455,28828
  __IO uint32_t SHIFTR;456,28944
  __IO uint32_t TSTR;457,29060
  __IO uint32_t TSDR;458,29176
  __IO uint32_t TSSSR;459,29292
  __IO uint32_t CALR;460,29408
  __IO uint32_t TAFCR;461,29524
  __IO uint32_t ALRMASSR;462,29640
  __IO uint32_t ALRMBSSR;463,29756
  uint32_t RESERVED7;464,29872
  __IO uint32_t BKP0R;465,29988
  __IO uint32_t BKP1R;466,30104
  __IO uint32_t BKP2R;467,30220
  __IO uint32_t BKP3R;468,30336
  __IO uint32_t BKP4R;469,30452
  __IO uint32_t BKP5R;470,30568
  __IO uint32_t BKP6R;471,30684
  __IO uint32_t BKP7R;472,30800
  __IO uint32_t BKP8R;473,30916
  __IO uint32_t BKP9R;474,31032
  __IO uint32_t BKP10R;475,31148
  __IO uint32_t BKP11R;476,31264
  __IO uint32_t BKP12R;477,31380
  __IO uint32_t BKP13R;478,31496
  __IO uint32_t BKP14R;479,31612
  __IO uint32_t BKP15R;480,31728
  __IO uint32_t BKP16R;481,31844
  __IO uint32_t BKP17R;482,31960
  __IO uint32_t BKP18R;483,32076
  __IO uint32_t BKP19R;484,32192
} RTC_TypeDef;485,32308
  __IO uint32_t CR1;494,32400
  __IO uint32_t CR2;495,32509
  __IO uint32_t SR;496,32618
  __IO uint32_t DR;497,32727
  __IO uint32_t CRCPR;498,32836
  __IO uint32_t RXCRCR;499,32945
  __IO uint32_t TXCRCR;500,33054
  __IO uint32_t I2SCFGR;501,33163
  __IO uint32_t I2SPR;502,33272
} SPI_TypeDef;503,33381
  __IO uint32_t CR1;510,33445
  __IO uint32_t CR2;511,33541
  __IO uint32_t SMCR;512,33637
  __IO uint32_t DIER;513,33733
  __IO uint32_t SR;514,33829
  __IO uint32_t EGR;515,33925
  __IO uint32_t CCMR1;516,34021
  __IO uint32_t CCMR2;517,34117
  __IO uint32_t CCER;518,34213
  __IO uint32_t CNT;519,34309
  __IO uint32_t PSC;520,34405
  __IO uint32_t ARR;521,34501
  __IO uint32_t RCR;522,34597
  __IO uint32_t CCR1;523,34693
  __IO uint32_t CCR2;524,34789
  __IO uint32_t CCR3;525,34885
  __IO uint32_t CCR4;526,34981
  __IO uint32_t BDTR;527,35077
  __IO uint32_t DCR;528,35173
  __IO uint32_t DMAR;529,35269
  __IO uint32_t OR;530,35365
  __IO uint32_t CCMR3;531,35461
  __IO uint32_t CCR5;532,35557
  __IO uint32_t CCR6;533,35653
} TIM_TypeDef;534,35749
  __IO uint32_t CR;541,35840
  __IO uint32_t IER;542,35959
  __IO uint32_t ICR;543,36078
  __IO uint32_t ISR;544,36197
  __IO uint32_t IOHCR;545,36316
  uint32_t      RESERVED1;546,36435
  __IO uint32_t IOASCR;547,36554
  uint32_t      RESERVED2;548,36673
  __IO uint32_t IOSCR;549,36792
  uint32_t      RESERVED3;550,36911
  __IO uint32_t IOCCR;551,37030
  uint32_t      RESERVED4;552,37149
  __IO uint32_t IOGCSR;553,37268
  __IO uint32_t IOGXCR[IOGXCR554,37387
} TSC_TypeDef;555,37509
  __IO uint32_t CR1;563,37627
  __IO uint32_t CR2;564,37723
  __IO uint32_t CR3;565,37819
  __IO uint32_t BRR;566,37915
  __IO uint32_t GTPR;567,38011
  __IO uint32_t RTOR;568,38107
  __IO uint32_t RQR;569,38203
  __IO uint32_t ISR;570,38299
  __IO uint32_t ICR;571,38395
  __IO uint16_t RDR;572,38491
  uint16_t  RESERVED1;573,38587
  __IO uint16_t TDR;574,38683
  uint16_t  RESERVED2;575,38779
} USART_TypeDef;576,38875
  __IO uint32_t CR;583,38953
  __IO uint32_t CFR;584,39034
  __IO uint32_t SR;585,39115
} WWDG_TypeDef;586,39196
#define FLASH_BASE 592,39270
#define SRAM_BASE 593,39371
#define PERIPH_BASE 594,39471
#define SRAM_BB_BASE 595,39577
#define PERIPH_BB_BASE 596,39680
#define APB1PERIPH_BASE 600,39824
#define APB2PERIPH_BASE 601,39867
#define AHB1PERIPH_BASE 602,39925
#define AHB2PERIPH_BASE 603,39983
#define AHB3PERIPH_BASE 604,40041
#define TIM2_BASE 607,40127
#define TIM6_BASE 608,40189
#define RTC_BASE 609,40251
#define WWDG_BASE 610,40313
#define IWDG_BASE 611,40375
#define I2S2ext_BASE 612,40437
#define SPI2_BASE 613,40499
#define SPI3_BASE 614,40561
#define I2S3ext_BASE 615,40623
#define USART2_BASE 616,40685
#define USART3_BASE 617,40747
#define I2C1_BASE 618,40809
#define I2C2_BASE 619,40871
#define PWR_BASE 620,40933
#define DAC1_BASE 621,40995
#define DAC_BASE 622,41057
#define I2C3_BASE 623,41099
#define SYSCFG_BASE 626,41189
#define COMP2_BASE 627,41251
#define COMP4_BASE 628,41313
#define COMP6_BASE 629,41375
#define COMP_BASE 630,41437
#define OPAMP2_BASE 631,41479
#define OPAMP_BASE 632,41541
#define EXTI_BASE 633,41584
#define TIM1_BASE 634,41646
#define USART1_BASE 635,41708
#define TIM15_BASE 636,41770
#define TIM16_BASE 637,41832
#define TIM17_BASE 638,41894
#define DMA1_BASE 641,41984
#define DMA1_Channel1_BASE 642,42046
#define DMA1_Channel2_BASE 643,42108
#define DMA1_Channel3_BASE 644,42170
#define DMA1_Channel4_BASE 645,42232
#define DMA1_Channel5_BASE 646,42294
#define DMA1_Channel6_BASE 647,42356
#define DMA1_Channel7_BASE 648,42418
#define RCC_BASE 649,42480
#define FLASH_R_BASE 650,42542
#define OB_BASE 651,42641
#define CRC_BASE 652,42739
#define TSC_BASE 653,42801
#define GPIOA_BASE 656,42891
#define GPIOB_BASE 657,42953
#define GPIOC_BASE 658,43015
#define GPIOD_BASE 659,43077
#define GPIOF_BASE 660,43139
#define ADC1_BASE 663,43229
#define ADC1_COMMON_BASE 664,43291
#define DBGMCU_BASE 666,43355
#define TIM2 674,43524
#define TIM6 675,43581
#define RTC 676,43638
#define WWDG 677,43694
#define IWDG 678,43752
#define I2S2ext 679,43810
#define SPI2 680,43870
#define SPI3 681,43927
#define I2S3ext 682,43984
#define USART2 683,44044
#define USART3 684,44105
#define I2C1 685,44166
#define I2C2 686,44223
#define I2C3 687,44280
#define PWR 688,44337
#define DAC 689,44393
#define DAC1 690,44449
#define COMP 691,44506
#define COMP2 692,44564
#define COMP4 693,44623
#define COMP6 694,44682
#define OPAMP 695,44741
#define OPAMP2 696,44801
#define SYSCFG 697,44862
#define EXTI 698,44924
#define TIM1 699,44982
#define USART1 700,45039
#define TIM15 701,45100
#define TIM16 702,45158
#define TIM17 703,45216
#define DBGMCU 704,45274
#define DMA1 705,45336
#define DMA1_Channel1 706,45393
#define DMA1_Channel2 707,45467
#define DMA1_Channel3 708,45541
#define DMA1_Channel4 709,45615
#define DMA1_Channel5 710,45689
#define DMA1_Channel6 711,45763
#define DMA1_Channel7 712,45837
#define RCC 713,45911
#define FLASH 714,45967
#define OB 715,46029
#define CRC 716,46083
#define TSC 717,46139
#define GPIOA 718,46195
#define GPIOB 719,46254
#define GPIOC 720,46313
#define GPIOD 721,46372
#define GPIOF 722,46431
#define ADC1 723,46490
#define ADC1_COMMON 724,46547
#define ADC_ISR_ADRD 749,47508
#define ADC_ISR_EOSMP 750,47594
#define ADC_ISR_EOC 751,47681
#define ADC_ISR_EOS 752,47778
#define ADC_ISR_OVR 753,47888
#define ADC_ISR_JEOC 754,47967
#define ADC_ISR_JEOS 755,48065
#define ADC_ISR_AWD1 756,48176
#define ADC_ISR_AWD2 757,48265
#define ADC_ISR_AWD3 758,48354
#define ADC_ISR_JQOVF 759,48443
#define ADC_IER_RDY 762,48631
#define ADC_IER_EOSMP 763,48728
#define ADC_IER_EOC 764,48827
#define ADC_IER_EOS 765,48936
#define ADC_IER_OVR 766,49058
#define ADC_IER_JEOC 767,49149
#define ADC_IER_JEOS 768,49259
#define ADC_IER_AWD1 769,49382
#define ADC_IER_AWD2 770,49483
#define ADC_IER_AWD3 771,49584
#define ADC_IER_JQOVF 772,49685
#define ADC_CR_ADEN 775,49884
#define ADC_CR_ADDIS 776,49964
#define ADC_CR_ADSTART 777,50045
#define ADC_CR_JADSTART 778,50138
#define ADC_CR_ADSTP 779,50232
#define ADC_CR_JADSTP 780,50324
#define ADC_CR_ADVREGEN 781,50417
#define ADC_CR_ADVREGEN_0 782,50507
#define ADC_CR_ADVREGEN_1 783,50587
#define ADC_CR_ADCALDIF 784,50667
#define ADC_CR_ADCAL 785,50766
#define ADC_CFGR_DMAEN 788,50929
#define ADC_CFGR_DMACFG 789,51003
#define ADC_CFGR_RES 791,51086
#define ADC_CFGR_RES_0 792,51165
#define ADC_CFGR_RES_1 793,51238
#define ADC_CFGR_ALIGN 795,51313
#define ADC_CFGR_EXTSEL 797,51394
#define ADC_CFGR_EXTSEL_0 798,51501
#define ADC_CFGR_EXTSEL_1 799,51576
#define ADC_CFGR_EXTSEL_2 800,51651
#define ADC_CFGR_EXTSEL_3 801,51726
#define ADC_CFGR_EXTEN 803,51803
#define ADC_CFGR_EXTEN_0 804,51934
#define ADC_CFGR_EXTEN_1 805,52009
#define ADC_CFGR_OVRMOD 807,52086
#define ADC_CFGR_CONT 808,52162
#define ADC_CFGR_AUTDLY 809,52282
#define ADC_CFGR_AUTOFF 810,52368
#define ADC_CFGR_DISCEN 811,52446
#define ADC_CFGR_DISCNUM 813,52551
#define ADC_CFGR_DISCNUM_0 814,52647
#define ADC_CFGR_DISCNUM_1 815,52724
#define ADC_CFGR_DISCNUM_2 816,52801
#define ADC_CFGR_JDISCEN 818,52880
#define ADC_CFGR_JQM 819,52982
#define ADC_CFGR_AWD1SGL 820,53061
#define ADC_CFGR_AWD1EN 821,53181
#define ADC_CFGR_JAWD1EN 822,53289
#define ADC_CFGR_JAUTO 823,53398
#define ADC_CFGR_AWD1CH 825,53499
#define ADC_CFGR_AWD1CH_0 826,53598
#define ADC_CFGR_AWD1CH_1 827,53674
#define ADC_CFGR_AWD1CH_2 828,53751
#define ADC_CFGR_AWD1CH_3 829,53828
#define ADC_CFGR_AWD1CH_4 830,53905
#define ADC_SMPR1_SMP0 833,54069
#define ADC_SMPR1_SMP0_0 834,54167
#define ADC_SMPR1_SMP0_1 835,54241
#define ADC_SMPR1_SMP0_2 836,54315
#define ADC_SMPR1_SMP1 838,54391
#define ADC_SMPR1_SMP1_0 839,54489
#define ADC_SMPR1_SMP1_1 840,54563
#define ADC_SMPR1_SMP1_2 841,54637
#define ADC_SMPR1_SMP2 843,54713
#define ADC_SMPR1_SMP2_0 844,54811
#define ADC_SMPR1_SMP2_1 845,54885
#define ADC_SMPR1_SMP2_2 846,54959
#define ADC_SMPR1_SMP3 848,55035
#define ADC_SMPR1_SMP3_0 849,55133
#define ADC_SMPR1_SMP3_1 850,55207
#define ADC_SMPR1_SMP3_2 851,55281
#define ADC_SMPR1_SMP4 853,55357
#define ADC_SMPR1_SMP4_0 854,55455
#define ADC_SMPR1_SMP4_1 855,55529
#define ADC_SMPR1_SMP4_2 856,55603
#define ADC_SMPR1_SMP5 858,55679
#define ADC_SMPR1_SMP5_0 859,55777
#define ADC_SMPR1_SMP5_1 860,55851
#define ADC_SMPR1_SMP5_2 861,55925
#define ADC_SMPR1_SMP6 863,56001
#define ADC_SMPR1_SMP6_0 864,56099
#define ADC_SMPR1_SMP6_1 865,56173
#define ADC_SMPR1_SMP6_2 866,56247
#define ADC_SMPR1_SMP7 868,56323
#define ADC_SMPR1_SMP7_0 869,56421
#define ADC_SMPR1_SMP7_1 870,56495
#define ADC_SMPR1_SMP7_2 871,56569
#define ADC_SMPR1_SMP8 873,56645
#define ADC_SMPR1_SMP8_0 874,56743
#define ADC_SMPR1_SMP8_1 875,56817
#define ADC_SMPR1_SMP8_2 876,56891
#define ADC_SMPR1_SMP9 878,56967
#define ADC_SMPR1_SMP9_0 879,57065
#define ADC_SMPR1_SMP9_1 880,57139
#define ADC_SMPR1_SMP9_2 881,57213
#define ADC_SMPR2_SMP10 884,57374
#define ADC_SMPR2_SMP10_0 885,57474
#define ADC_SMPR2_SMP10_1 886,57550
#define ADC_SMPR2_SMP10_2 887,57626
#define ADC_SMPR2_SMP11 889,57704
#define ADC_SMPR2_SMP11_0 890,57804
#define ADC_SMPR2_SMP11_1 891,57880
#define ADC_SMPR2_SMP11_2 892,57956
#define ADC_SMPR2_SMP12 894,58034
#define ADC_SMPR2_SMP12_0 895,58134
#define ADC_SMPR2_SMP12_1 896,58210
#define ADC_SMPR2_SMP12_2 897,58286
#define ADC_SMPR2_SMP13 899,58364
#define ADC_SMPR2_SMP13_0 900,58464
#define ADC_SMPR2_SMP13_1 901,58540
#define ADC_SMPR2_SMP13_2 902,58616
#define ADC_SMPR2_SMP14 904,58694
#define ADC_SMPR2_SMP14_0 905,58794
#define ADC_SMPR2_SMP14_1 906,58870
#define ADC_SMPR2_SMP14_2 907,58946
#define ADC_SMPR2_SMP15 909,59024
#define ADC_SMPR2_SMP15_0 910,59124
#define ADC_SMPR2_SMP15_1 911,59200
#define ADC_SMPR2_SMP15_2 912,59276
#define ADC_SMPR2_SMP16 914,59354
#define ADC_SMPR2_SMP16_0 915,59454
#define ADC_SMPR2_SMP16_1 916,59530
#define ADC_SMPR2_SMP16_2 917,59606
#define ADC_SMPR2_SMP17 919,59684
#define ADC_SMPR2_SMP17_0 920,59784
#define ADC_SMPR2_SMP17_1 921,59860
#define ADC_SMPR2_SMP17_2 922,59936
#define ADC_SMPR2_SMP18 924,60014
#define ADC_SMPR2_SMP18_0 925,60114
#define ADC_SMPR2_SMP18_1 926,60190
#define ADC_SMPR2_SMP18_2 927,60266
#define ADC_TR1_LT1 930,60427
#define ADC_TR1_LT1_0 931,60525
#define ADC_TR1_LT1_1 932,60599
#define ADC_TR1_LT1_2 933,60673
#define ADC_TR1_LT1_3 934,60747
#define ADC_TR1_LT1_4 935,60821
#define ADC_TR1_LT1_5 936,60895
#define ADC_TR1_LT1_6 937,60969
#define ADC_TR1_LT1_7 938,61043
#define ADC_TR1_LT1_8 939,61117
#define ADC_TR1_LT1_9 940,61191
#define ADC_TR1_LT1_10 941,61265
#define ADC_TR1_LT1_11 942,61340
#define ADC_TR1_HT1 944,61417
#define ADC_TR1_HT1_0 945,61516
#define ADC_TR1_HT1_1 946,61590
#define ADC_TR1_HT1_2 947,61664
#define ADC_TR1_HT1_3 948,61738
#define ADC_TR1_HT1_4 949,61812
#define ADC_TR1_HT1_5 950,61886
#define ADC_TR1_HT1_6 951,61960
#define ADC_TR1_HT1_7 952,62034
#define ADC_TR1_HT1_8 953,62108
#define ADC_TR1_HT1_9 954,62182
#define ADC_TR1_HT1_10 955,62256
#define ADC_TR1_HT1_11 956,62331
#define ADC_TR2_LT2 959,62491
#define ADC_TR2_LT2_0 960,62589
#define ADC_TR2_LT2_1 961,62663
#define ADC_TR2_LT2_2 962,62737
#define ADC_TR2_LT2_3 963,62811
#define ADC_TR2_LT2_4 964,62885
#define ADC_TR2_LT2_5 965,62959
#define ADC_TR2_LT2_6 966,63033
#define ADC_TR2_LT2_7 967,63107
#define ADC_TR2_HT2 969,63183
#define ADC_TR2_HT2_0 970,63282
#define ADC_TR2_HT2_1 971,63356
#define ADC_TR2_HT2_2 972,63430
#define ADC_TR2_HT2_3 973,63504
#define ADC_TR2_HT2_4 974,63578
#define ADC_TR2_HT2_5 975,63652
#define ADC_TR2_HT2_6 976,63726
#define ADC_TR2_HT2_7 977,63800
#define ADC_TR3_LT3 980,63959
#define ADC_TR3_LT3_0 981,64057
#define ADC_TR3_LT3_1 982,64131
#define ADC_TR3_LT3_2 983,64205
#define ADC_TR3_LT3_3 984,64279
#define ADC_TR3_LT3_4 985,64353
#define ADC_TR3_LT3_5 986,64427
#define ADC_TR3_LT3_6 987,64501
#define ADC_TR3_LT3_7 988,64575
#define ADC_TR3_HT3 990,64651
#define ADC_TR3_HT3_0 991,64750
#define ADC_TR3_HT3_1 992,64824
#define ADC_TR3_HT3_2 993,64898
#define ADC_TR3_HT3_3 994,64972
#define ADC_TR3_HT3_4 995,65046
#define ADC_TR3_HT3_5 996,65120
#define ADC_TR3_HT3_6 997,65194
#define ADC_TR3_HT3_7 998,65268
#define ADC_SQR1_L 1001,65428
#define ADC_SQR1_L_0 1002,65524
#define ADC_SQR1_L_1 1003,65596
#define ADC_SQR1_L_2 1004,65668
#define ADC_SQR1_L_3 1005,65740
#define ADC_SQR1_SQ1 1007,65814
#define ADC_SQR1_SQ1_0 1008,65913
#define ADC_SQR1_SQ1_1 1009,65987
#define ADC_SQR1_SQ1_2 1010,66061
#define ADC_SQR1_SQ1_3 1011,66135
#define ADC_SQR1_SQ1_4 1012,66209
#define ADC_SQR1_SQ2 1014,66285
#define ADC_SQR1_SQ2_0 1015,66384
#define ADC_SQR1_SQ2_1 1016,66458
#define ADC_SQR1_SQ2_2 1017,66532
#define ADC_SQR1_SQ2_3 1018,66606
#define ADC_SQR1_SQ2_4 1019,66680
#define ADC_SQR1_SQ3 1021,66756
#define ADC_SQR1_SQ3_0 1022,66855
#define ADC_SQR1_SQ3_1 1023,66929
#define ADC_SQR1_SQ3_2 1024,67003
#define ADC_SQR1_SQ3_3 1025,67077
#define ADC_SQR1_SQ3_4 1026,67151
#define ADC_SQR1_SQ4 1028,67227
#define ADC_SQR1_SQ4_0 1029,67326
#define ADC_SQR1_SQ4_1 1030,67400
#define ADC_SQR1_SQ4_2 1031,67474
#define ADC_SQR1_SQ4_3 1032,67548
#define ADC_SQR1_SQ4_4 1033,67622
#define ADC_SQR2_SQ5 1036,67782
#define ADC_SQR2_SQ5_0 1037,67881
#define ADC_SQR2_SQ5_1 1038,67955
#define ADC_SQR2_SQ5_2 1039,68029
#define ADC_SQR2_SQ5_3 1040,68103
#define ADC_SQR2_SQ5_4 1041,68177
#define ADC_SQR2_SQ6 1043,68253
#define ADC_SQR2_SQ6_0 1044,68352
#define ADC_SQR2_SQ6_1 1045,68426
#define ADC_SQR2_SQ6_2 1046,68500
#define ADC_SQR2_SQ6_3 1047,68574
#define ADC_SQR2_SQ6_4 1048,68648
#define ADC_SQR2_SQ7 1050,68724
#define ADC_SQR2_SQ7_0 1051,68823
#define ADC_SQR2_SQ7_1 1052,68897
#define ADC_SQR2_SQ7_2 1053,68971
#define ADC_SQR2_SQ7_3 1054,69045
#define ADC_SQR2_SQ7_4 1055,69119
#define ADC_SQR2_SQ8 1057,69195
#define ADC_SQR2_SQ8_0 1058,69294
#define ADC_SQR2_SQ8_1 1059,69368
#define ADC_SQR2_SQ8_2 1060,69442
#define ADC_SQR2_SQ8_3 1061,69516
#define ADC_SQR2_SQ8_4 1062,69590
#define ADC_SQR2_SQ9 1064,69666
#define ADC_SQR2_SQ9_0 1065,69765
#define ADC_SQR2_SQ9_1 1066,69839
#define ADC_SQR2_SQ9_2 1067,69913
#define ADC_SQR2_SQ9_3 1068,69987
#define ADC_SQR2_SQ9_4 1069,70061
#define ADC_SQR3_SQ10 1072,70221
#define ADC_SQR3_SQ10_0 1073,70321
#define ADC_SQR3_SQ10_1 1074,70396
#define ADC_SQR3_SQ10_2 1075,70471
#define ADC_SQR3_SQ10_3 1076,70546
#define ADC_SQR3_SQ10_4 1077,70621
#define ADC_SQR3_SQ11 1079,70698
#define ADC_SQR3_SQ11_0 1080,70798
#define ADC_SQR3_SQ11_1 1081,70873
#define ADC_SQR3_SQ11_2 1082,70948
#define ADC_SQR3_SQ11_3 1083,71023
#define ADC_SQR3_SQ11_4 1084,71098
#define ADC_SQR3_SQ12 1086,71175
#define ADC_SQR3_SQ12_0 1087,71275
#define ADC_SQR3_SQ12_1 1088,71350
#define ADC_SQR3_SQ12_2 1089,71425
#define ADC_SQR3_SQ12_3 1090,71500
#define ADC_SQR3_SQ12_4 1091,71575
#define ADC_SQR3_SQ13 1093,71652
#define ADC_SQR3_SQ13_0 1094,71752
#define ADC_SQR3_SQ13_1 1095,71827
#define ADC_SQR3_SQ13_2 1096,71902
#define ADC_SQR3_SQ13_3 1097,71977
#define ADC_SQR3_SQ13_4 1098,72052
#define ADC_SQR3_SQ14 1100,72129
#define ADC_SQR3_SQ14_0 1101,72229
#define ADC_SQR3_SQ14_1 1102,72304
#define ADC_SQR3_SQ14_2 1103,72379
#define ADC_SQR3_SQ14_3 1104,72454
#define ADC_SQR3_SQ14_4 1105,72529
#define ADC_SQR4_SQ15 1108,72690
#define ADC_SQR4_SQ15_0 1109,72790
#define ADC_SQR4_SQ15_1 1110,72865
#define ADC_SQR4_SQ15_2 1111,72940
#define ADC_SQR4_SQ15_3 1112,73015
#define ADC_SQR4_SQ15_4 1113,73090
#define ADC_SQR4_SQ16 1115,73168
#define ADC_SQR4_SQ16_0 1116,73268
#define ADC_SQR4_SQ16_1 1117,73343
#define ADC_SQR4_SQ16_2 1118,73418
#define ADC_SQR4_SQ16_3 1119,73493
#define ADC_SQR4_SQ16_4 1120,73568
#define ADC_DR_RDATA 1122,73725
#define ADC_DR_RDATA_0 1123,73812
#define ADC_DR_RDATA_1 1124,73888
#define ADC_DR_RDATA_2 1125,73964
#define ADC_DR_RDATA_3 1126,74040
#define ADC_DR_RDATA_4 1127,74116
#define ADC_DR_RDATA_5 1128,74192
#define ADC_DR_RDATA_6 1129,74268
#define ADC_DR_RDATA_7 1130,74344
#define ADC_DR_RDATA_8 1131,74420
#define ADC_DR_RDATA_9 1132,74496
#define ADC_DR_RDATA_10 1133,74572
#define ADC_DR_RDATA_11 1134,74649
#define ADC_DR_RDATA_12 1135,74726
#define ADC_DR_RDATA_13 1136,74803
#define ADC_DR_RDATA_14 1137,74880
#define ADC_DR_RDATA_15 1138,74957
#define ADC_JSQR_JL 1141,75120
#define ADC_JSQR_JL_0 1142,75217
#define ADC_JSQR_JL_1 1143,75290
#define ADC_JSQR_JEXTSEL 1145,75365
#define ADC_JSQR_JEXTSEL_0 1146,75475
#define ADC_JSQR_JEXTSEL_1 1147,75553
#define ADC_JSQR_JEXTSEL_2 1148,75631
#define ADC_JSQR_JEXTSEL_3 1149,75709
#define ADC_JSQR_JEXTEN 1151,75789
#define ADC_JSQR_JEXTEN_0 1152,75922
#define ADC_JSQR_JEXTEN_1 1153,75999
#define ADC_JSQR_JSQ1 1155,76078
#define ADC_JSQR_JSQ1_0 1156,76178
#define ADC_JSQR_JSQ1_1 1157,76253
#define ADC_JSQR_JSQ1_2 1158,76328
#define ADC_JSQR_JSQ1_3 1159,76403
#define ADC_JSQR_JSQ1_4 1160,76478
#define ADC_JSQR_JSQ2 1162,76555
#define ADC_JSQR_JSQ2_0 1163,76655
#define ADC_JSQR_JSQ2_1 1164,76730
#define ADC_JSQR_JSQ2_2 1165,76805
#define ADC_JSQR_JSQ2_3 1166,76880
#define ADC_JSQR_JSQ2_4 1167,76955
#define ADC_JSQR_JSQ3 1169,77032
#define ADC_JSQR_JSQ3_0 1170,77132
#define ADC_JSQR_JSQ3_1 1171,77207
#define ADC_JSQR_JSQ3_2 1172,77282
#define ADC_JSQR_JSQ3_3 1173,77357
#define ADC_JSQR_JSQ3_4 1174,77432
#define ADC_JSQR_JSQ4 1176,77509
#define ADC_JSQR_JSQ4_0 1177,77609
#define ADC_JSQR_JSQ4_1 1178,77684
#define ADC_JSQR_JSQ4_2 1179,77759
#define ADC_JSQR_JSQ4_3 1180,77834
#define ADC_JSQR_JSQ4_4 1181,77909
#define ADC_OFR1_OFFSET1 1184,78070
#define ADC_OFR1_OFFSET1_0 1185,78197
#define ADC_OFR1_OFFSET1_1 1186,78275
#define ADC_OFR1_OFFSET1_2 1187,78353
#define ADC_OFR1_OFFSET1_3 1188,78431
#define ADC_OFR1_OFFSET1_4 1189,78509
#define ADC_OFR1_OFFSET1_5 1190,78587
#define ADC_OFR1_OFFSET1_6 1191,78665
#define ADC_OFR1_OFFSET1_7 1192,78743
#define ADC_OFR1_OFFSET1_8 1193,78821
#define ADC_OFR1_OFFSET1_9 1194,78899
#define ADC_OFR1_OFFSET1_10 1195,78977
#define ADC_OFR1_OFFSET1_11 1196,79056
#define ADC_OFR1_OFFSET1_CH 1198,79137
#define ADC_OFR1_OFFSET1_CH_0 1199,79245
#define ADC_OFR1_OFFSET1_CH_1 1200,79329
#define ADC_OFR1_OFFSET1_CH_2 1201,79413
#define ADC_OFR1_OFFSET1_CH_3 1202,79497
#define ADC_OFR1_OFFSET1_CH_4 1203,79581
#define ADC_OFR1_OFFSET1_EN 1205,79667
#define ADC_OFR2_OFFSET2 1208,79833
#define ADC_OFR2_OFFSET2_0 1209,79960
#define ADC_OFR2_OFFSET2_1 1210,80038
#define ADC_OFR2_OFFSET2_2 1211,80116
#define ADC_OFR2_OFFSET2_3 1212,80194
#define ADC_OFR2_OFFSET2_4 1213,80272
#define ADC_OFR2_OFFSET2_5 1214,80350
#define ADC_OFR2_OFFSET2_6 1215,80428
#define ADC_OFR2_OFFSET2_7 1216,80506
#define ADC_OFR2_OFFSET2_8 1217,80584
#define ADC_OFR2_OFFSET2_9 1218,80662
#define ADC_OFR2_OFFSET2_10 1219,80740
#define ADC_OFR2_OFFSET2_11 1220,80819
#define ADC_OFR2_OFFSET2_CH 1222,80900
#define ADC_OFR2_OFFSET2_CH_0 1223,81008
#define ADC_OFR2_OFFSET2_CH_1 1224,81092
#define ADC_OFR2_OFFSET2_CH_2 1225,81176
#define ADC_OFR2_OFFSET2_CH_3 1226,81260
#define ADC_OFR2_OFFSET2_CH_4 1227,81344
#define ADC_OFR2_OFFSET2_EN 1229,81430
#define ADC_OFR3_OFFSET3 1232,81596
#define ADC_OFR3_OFFSET3_0 1233,81723
#define ADC_OFR3_OFFSET3_1 1234,81801
#define ADC_OFR3_OFFSET3_2 1235,81879
#define ADC_OFR3_OFFSET3_3 1236,81957
#define ADC_OFR3_OFFSET3_4 1237,82035
#define ADC_OFR3_OFFSET3_5 1238,82113
#define ADC_OFR3_OFFSET3_6 1239,82191
#define ADC_OFR3_OFFSET3_7 1240,82269
#define ADC_OFR3_OFFSET3_8 1241,82347
#define ADC_OFR3_OFFSET3_9 1242,82425
#define ADC_OFR3_OFFSET3_10 1243,82503
#define ADC_OFR3_OFFSET3_11 1244,82582
#define ADC_OFR3_OFFSET3_CH 1246,82663
#define ADC_OFR3_OFFSET3_CH_0 1247,82771
#define ADC_OFR3_OFFSET3_CH_1 1248,82855
#define ADC_OFR3_OFFSET3_CH_2 1249,82939
#define ADC_OFR3_OFFSET3_CH_3 1250,83023
#define ADC_OFR3_OFFSET3_CH_4 1251,83107
#define ADC_OFR3_OFFSET3_EN 1253,83193
#define ADC_OFR4_OFFSET4 1256,83359
#define ADC_OFR4_OFFSET4_0 1257,83486
#define ADC_OFR4_OFFSET4_1 1258,83564
#define ADC_OFR4_OFFSET4_2 1259,83642
#define ADC_OFR4_OFFSET4_3 1260,83720
#define ADC_OFR4_OFFSET4_4 1261,83798
#define ADC_OFR4_OFFSET4_5 1262,83876
#define ADC_OFR4_OFFSET4_6 1263,83954
#define ADC_OFR4_OFFSET4_7 1264,84032
#define ADC_OFR4_OFFSET4_8 1265,84110
#define ADC_OFR4_OFFSET4_9 1266,84188
#define ADC_OFR4_OFFSET4_10 1267,84266
#define ADC_OFR4_OFFSET4_11 1268,84345
#define ADC_OFR4_OFFSET4_CH 1270,84426
#define ADC_OFR4_OFFSET4_CH_0 1271,84534
#define ADC_OFR4_OFFSET4_CH_1 1272,84618
#define ADC_OFR4_OFFSET4_CH_2 1273,84702
#define ADC_OFR4_OFFSET4_CH_3 1274,84786
#define ADC_OFR4_OFFSET4_CH_4 1275,84870
#define ADC_OFR4_OFFSET4_EN 1277,84956
#define ADC_JDR1_JDATA 1280,85122
#define ADC_JDR1_JDATA_0 1281,85200
#define ADC_JDR1_JDATA_1 1282,85276
#define ADC_JDR1_JDATA_2 1283,85352
#define ADC_JDR1_JDATA_3 1284,85428
#define ADC_JDR1_JDATA_4 1285,85504
#define ADC_JDR1_JDATA_5 1286,85580
#define ADC_JDR1_JDATA_6 1287,85656
#define ADC_JDR1_JDATA_7 1288,85732
#define ADC_JDR1_JDATA_8 1289,85808
#define ADC_JDR1_JDATA_9 1290,85884
#define ADC_JDR1_JDATA_10 1291,85960
#define ADC_JDR1_JDATA_11 1292,86037
#define ADC_JDR1_JDATA_12 1293,86114
#define ADC_JDR1_JDATA_13 1294,86191
#define ADC_JDR1_JDATA_14 1295,86268
#define ADC_JDR1_JDATA_15 1296,86345
#define ADC_JDR2_JDATA 1299,86508
#define ADC_JDR2_JDATA_0 1300,86586
#define ADC_JDR2_JDATA_1 1301,86662
#define ADC_JDR2_JDATA_2 1302,86738
#define ADC_JDR2_JDATA_3 1303,86814
#define ADC_JDR2_JDATA_4 1304,86890
#define ADC_JDR2_JDATA_5 1305,86966
#define ADC_JDR2_JDATA_6 1306,87042
#define ADC_JDR2_JDATA_7 1307,87118
#define ADC_JDR2_JDATA_8 1308,87194
#define ADC_JDR2_JDATA_9 1309,87270
#define ADC_JDR2_JDATA_10 1310,87346
#define ADC_JDR2_JDATA_11 1311,87423
#define ADC_JDR2_JDATA_12 1312,87500
#define ADC_JDR2_JDATA_13 1313,87577
#define ADC_JDR2_JDATA_14 1314,87654
#define ADC_JDR2_JDATA_15 1315,87731
#define ADC_JDR3_JDATA 1318,87894
#define ADC_JDR3_JDATA_0 1319,87972
#define ADC_JDR3_JDATA_1 1320,88048
#define ADC_JDR3_JDATA_2 1321,88124
#define ADC_JDR3_JDATA_3 1322,88200
#define ADC_JDR3_JDATA_4 1323,88276
#define ADC_JDR3_JDATA_5 1324,88352
#define ADC_JDR3_JDATA_6 1325,88428
#define ADC_JDR3_JDATA_7 1326,88504
#define ADC_JDR3_JDATA_8 1327,88580
#define ADC_JDR3_JDATA_9 1328,88656
#define ADC_JDR3_JDATA_10 1329,88732
#define ADC_JDR3_JDATA_11 1330,88809
#define ADC_JDR3_JDATA_12 1331,88886
#define ADC_JDR3_JDATA_13 1332,88963
#define ADC_JDR3_JDATA_14 1333,89040
#define ADC_JDR3_JDATA_15 1334,89117
#define ADC_JDR4_JDATA 1337,89280
#define ADC_JDR4_JDATA_0 1338,89358
#define ADC_JDR4_JDATA_1 1339,89434
#define ADC_JDR4_JDATA_2 1340,89510
#define ADC_JDR4_JDATA_3 1341,89586
#define ADC_JDR4_JDATA_4 1342,89662
#define ADC_JDR4_JDATA_5 1343,89738
#define ADC_JDR4_JDATA_6 1344,89814
#define ADC_JDR4_JDATA_7 1345,89890
#define ADC_JDR4_JDATA_8 1346,89966
#define ADC_JDR4_JDATA_9 1347,90042
#define ADC_JDR4_JDATA_10 1348,90118
#define ADC_JDR4_JDATA_11 1349,90195
#define ADC_JDR4_JDATA_12 1350,90272
#define ADC_JDR4_JDATA_13 1351,90349
#define ADC_JDR4_JDATA_14 1352,90426
#define ADC_JDR4_JDATA_15 1353,90503
#define ADC_AWD2CR_AWD2CH 1356,90668
#define ADC_AWD2CR_AWD2CH_0 1357,90769
#define ADC_AWD2CR_AWD2CH_1 1358,90847
#define ADC_AWD2CR_AWD2CH_2 1359,90925
#define ADC_AWD2CR_AWD2CH_3 1360,91003
#define ADC_AWD2CR_AWD2CH_4 1361,91081
#define ADC_AWD2CR_AWD2CH_5 1362,91159
#define ADC_AWD2CR_AWD2CH_6 1363,91237
#define ADC_AWD2CR_AWD2CH_7 1364,91315
#define ADC_AWD2CR_AWD2CH_8 1365,91393
#define ADC_AWD2CR_AWD2CH_9 1366,91471
#define ADC_AWD2CR_AWD2CH_10 1367,91549
#define ADC_AWD2CR_AWD2CH_11 1368,91628
#define ADC_AWD2CR_AWD2CH_12 1369,91707
#define ADC_AWD2CR_AWD2CH_13 1370,91786
#define ADC_AWD2CR_AWD2CH_14 1371,91865
#define ADC_AWD2CR_AWD2CH_15 1372,91944
#define ADC_AWD2CR_AWD2CH_16 1373,92023
#define ADC_AWD2CR_AWD2CH_17 1374,92102
#define ADC_AWD3CR_AWD3CH 1377,92269
#define ADC_AWD3CR_AWD3CH_0 1378,92370
#define ADC_AWD3CR_AWD3CH_1 1379,92448
#define ADC_AWD3CR_AWD3CH_2 1380,92526
#define ADC_AWD3CR_AWD3CH_3 1381,92604
#define ADC_AWD3CR_AWD3CH_4 1382,92682
#define ADC_AWD3CR_AWD3CH_5 1383,92760
#define ADC_AWD3CR_AWD3CH_6 1384,92838
#define ADC_AWD3CR_AWD3CH_7 1385,92916
#define ADC_AWD3CR_AWD3CH_8 1386,92994
#define ADC_AWD3CR_AWD3CH_9 1387,93072
#define ADC_AWD3CR_AWD3CH_10 1388,93150
#define ADC_AWD3CR_AWD3CH_11 1389,93229
#define ADC_AWD3CR_AWD3CH_12 1390,93308
#define ADC_AWD3CR_AWD3CH_13 1391,93387
#define ADC_AWD3CR_AWD3CH_14 1392,93466
#define ADC_AWD3CR_AWD3CH_15 1393,93545
#define ADC_AWD3CR_AWD3CH_16 1394,93624
#define ADC_AWD3CR_AWD3CH_17 1395,93703
#define ADC_DIFSEL_DIFSEL 1398,93870
#define ADC_DIFSEL_DIFSEL_0 1399,93975
#define ADC_DIFSEL_DIFSEL_1 1400,94053
#define ADC_DIFSEL_DIFSEL_2 1401,94131
#define ADC_DIFSEL_DIFSEL_3 1402,94209
#define ADC_DIFSEL_DIFSEL_4 1403,94287
#define ADC_DIFSEL_DIFSEL_5 1404,94365
#define ADC_DIFSEL_DIFSEL_6 1405,94443
#define ADC_DIFSEL_DIFSEL_7 1406,94521
#define ADC_DIFSEL_DIFSEL_8 1407,94599
#define ADC_DIFSEL_DIFSEL_9 1408,94677
#define ADC_DIFSEL_DIFSEL_10 1409,94755
#define ADC_DIFSEL_DIFSEL_11 1410,94834
#define ADC_DIFSEL_DIFSEL_12 1411,94913
#define ADC_DIFSEL_DIFSEL_13 1412,94992
#define ADC_DIFSEL_DIFSEL_14 1413,95071
#define ADC_DIFSEL_DIFSEL_15 1414,95150
#define ADC_DIFSEL_DIFSEL_16 1415,95229
#define ADC_DIFSEL_DIFSEL_17 1416,95308
#define ADC_CALFACT_CALFACT_S 1419,95476
#define ADC_CALFACT_CALFACT_S_0 1420,95585
#define ADC_CALFACT_CALFACT_S_1 1421,95669
#define ADC_CALFACT_CALFACT_S_2 1422,95753
#define ADC_CALFACT_CALFACT_S_3 1423,95837
#define ADC_CALFACT_CALFACT_S_4 1424,95921
#define ADC_CALFACT_CALFACT_S_5 1425,96005
#define ADC_CALFACT_CALFACT_S_6 1426,96089
#define ADC_CALFACT_CALFACT_D 1427,96173
#define ADC_CALFACT_CALFACT_D_0 1428,96282
#define ADC_CALFACT_CALFACT_D_1 1429,96366
#define ADC_CALFACT_CALFACT_D_2 1430,96450
#define ADC_CALFACT_CALFACT_D_3 1431,96534
#define ADC_CALFACT_CALFACT_D_4 1432,96618
#define ADC_CALFACT_CALFACT_D_5 1433,96702
#define ADC_CALFACT_CALFACT_D_6 1434,96786
#define ADC1_CSR_ADRDY_MST 1438,97038
#define ADC1_CSR_ADRDY_EOSMP_MST 1439,97122
#define ADC1_CSR_ADRDY_EOC_MST 1440,97234
#define ADC1_CSR_ADRDY_EOS_MST 1441,97345
#define ADC1_CSR_ADRDY_OVR_MST 1442,97459
#define ADC1_CSR_ADRDY_JEOC_MST 1443,97557
#define ADC1_CSR_ADRDY_JEOS_MST 1444,97669
#define ADC1_CSR_AWD1_MST 1445,97784
#define ADC1_CSR_AWD2_MST 1446,97892
#define ADC1_CSR_AWD3_MST 1447,98000
#define ADC1_CSR_JQOVF_MST 1448,98108
#define ADC1_CSR_ADRDY_SLV 1449,98230
#define ADC1_CSR_ADRDY_EOSMP_SLV 1450,98313
#define ADC1_CSR_ADRDY_EOC_SLV 1451,98424
#define ADC1_CSR_ADRDY_EOS_SLV 1452,98534
#define ADC1_CSR_ADRDY_OVR_SLV 1453,98647
#define ADC1_CSR_ADRDY_JEOC_SLV 1454,98744
#define ADC1_CSR_ADRDY_JEOS_SLV 1455,98855
#define ADC1_CSR_AWD1_SLV 1456,98969
#define ADC1_CSR_AWD2_SLV 1457,99076
#define ADC1_CSR_AWD3_SLV 1458,99183
#define ADC1_CSR_JQOVF_SLV 1459,99290
#define ADC1_CCR_MULTI 1462,99496
#define ADC1_CCR_MULTI_0 1463,99588
#define ADC1_CCR_MULTI_1 1464,99667
#define ADC1_CCR_MULTI_2 1465,99746
#define ADC1_CCR_MULTI_3 1466,99825
#define ADC1_CCR_MULTI_4 1467,99904
#define ADC1_CCR_DELAY 1468,99983
#define ADC1_CCR_DELAY_0 1469,100082
#define ADC1_CCR_DELAY_1 1470,100161
#define ADC1_CCR_DELAY_2 1471,100240
#define ADC1_CCR_DELAY_3 1472,100319
#define ADC1_CCR_DMACFG 1473,100398
#define ADC1_CCR_MDMA 1474,100502
#define ADC1_CCR_MDMA_0 1475,100597
#define ADC1_CCR_MDMA_1 1476,100675
#define ADC1_CCR_CKMODE 1477,100753
#define ADC1_CCR_CKMODE_0 1478,100835
#define ADC1_CCR_CKMODE_1 1479,100915
#define ADC1_CCR_VREFEN 1480,100995
#define ADC1_CCR_TSEN 1481,101077
#define ADC1_CCR_VBATEN 1482,101170
#define ADC1_CDR_RDATA_MST 1485,101334
#define ADC1_CDR_RDATA_MST_0 1486,101432
#define ADC1_CDR_RDATA_MST_1 1487,101515
#define ADC1_CDR_RDATA_MST_2 1488,101598
#define ADC1_CDR_RDATA_MST_3 1489,101681
#define ADC1_CDR_RDATA_MST_4 1490,101764
#define ADC1_CDR_RDATA_MST_5 1491,101847
#define ADC1_CDR_RDATA_MST_6 1492,101930
#define ADC1_CDR_RDATA_MST_7 1493,102013
#define ADC1_CDR_RDATA_MST_8 1494,102096
#define ADC1_CDR_RDATA_MST_9 1495,102179
#define ADC1_CDR_RDATA_MST_10 1496,102262
#define ADC1_CDR_RDATA_MST_11 1497,102346
#define ADC1_CDR_RDATA_MST_12 1498,102430
#define ADC1_CDR_RDATA_MST_13 1499,102514
#define ADC1_CDR_RDATA_MST_14 1500,102598
#define ADC1_CDR_RDATA_MST_15 1501,102682
#define ADC1_CDR_RDATA_SLV 1503,102768
#define ADC1_CDR_RDATA_SLV_0 1504,102866
#define ADC1_CDR_RDATA_SLV_1 1505,102949
#define ADC1_CDR_RDATA_SLV_2 1506,103032
#define ADC1_CDR_RDATA_SLV_3 1507,103115
#define ADC1_CDR_RDATA_SLV_4 1508,103198
#define ADC1_CDR_RDATA_SLV_5 1509,103281
#define ADC1_CDR_RDATA_SLV_6 1510,103364
#define ADC1_CDR_RDATA_SLV_7 1511,103447
#define ADC1_CDR_RDATA_SLV_8 1512,103530
#define ADC1_CDR_RDATA_SLV_9 1513,103613
#define ADC1_CDR_RDATA_SLV_10 1514,103696
#define ADC1_CDR_RDATA_SLV_11 1515,103780
#define ADC1_CDR_RDATA_SLV_12 1516,103864
#define ADC1_CDR_RDATA_SLV_13 1517,103948
#define ADC1_CDR_RDATA_SLV_14 1518,104032
#define ADC1_CDR_RDATA_SLV_15 1519,104116
#define COMP2_CSR_COMP2EN 1528,104696
#define COMP2_CSR_COMP2INPDAC 1529,104781
#define COMP2_CSR_COMP2INSEL 1530,104893
#define COMP2_CSR_COMP2INSEL_0 1531,104994
#define COMP2_CSR_COMP2INSEL_1 1532,105101
#define COMP2_CSR_COMP2INSEL_2 1533,105208
#define COMP2_CSR_COMP2OUTSEL 1534,105315
#define COMP2_CSR_COMP2OUTSEL_0 1535,105407
#define COMP2_CSR_COMP2OUTSEL_1 1536,105505
#define COMP2_CSR_COMP2OUTSEL_2 1537,105603
#define COMP2_CSR_COMP2OUTSEL_3 1538,105701
#define COMP2_CSR_COMP2POL 1539,105799
#define COMP2_CSR_COMP2BLANKING 1540,105893
#define COMP2_CSR_COMP2BLANKING_0 1541,105980
#define COMP2_CSR_COMP2BLANKING_1 1542,106073
#define COMP2_CSR_COMP2BLANKING_2 1543,106166
#define COMP2_CSR_COMP2OUT 1544,106259
#define COMP2_CSR_COMP2LOCK 1545,106350
#define COMP4_CSR_COMP4EN 1548,106517
#define COMP4_CSR_COMP4INSEL 1549,106602
#define COMP4_CSR_COMP4INSEL_0 1550,106703
#define COMP4_CSR_COMP4INSEL_1 1551,106810
#define COMP4_CSR_COMP4INSEL_2 1552,106917
#define COMP4_CSR_COMP4OUTSEL 1553,107024
#define COMP4_CSR_COMP4OUTSEL_0 1554,107116
#define COMP4_CSR_COMP4OUTSEL_1 1555,107214
#define COMP4_CSR_COMP4OUTSEL_2 1556,107312
#define COMP4_CSR_COMP4OUTSEL_3 1557,107410
#define COMP4_CSR_COMP4POL 1558,107508
#define COMP4_CSR_COMP4BLANKING 1559,107602
#define COMP4_CSR_COMP4BLANKING_0 1560,107689
#define COMP4_CSR_COMP4BLANKING_1 1561,107782
#define COMP4_CSR_COMP4BLANKING_2 1562,107875
#define COMP4_CSR_COMP4OUT 1563,107968
#define COMP4_CSR_COMP4LOCK 1564,108059
#define COMP6_CSR_COMP6EN 1567,108226
#define COMP6_CSR_COMP6INSEL 1568,108311
#define COMP6_CSR_COMP6INSEL_0 1569,108412
#define COMP6_CSR_COMP6INSEL_1 1570,108519
#define COMP6_CSR_COMP6INSEL_2 1571,108626
#define COMP6_CSR_COMP6OUTSEL 1572,108733
#define COMP6_CSR_COMP6OUTSEL_0 1573,108825
#define COMP6_CSR_COMP6OUTSEL_1 1574,108923
#define COMP6_CSR_COMP6OUTSEL_2 1575,109021
#define COMP6_CSR_COMP6OUTSEL_3 1576,109119
#define COMP6_CSR_COMP6POL 1577,109217
#define COMP6_CSR_COMP6BLANKING 1578,109311
#define COMP6_CSR_COMP6BLANKING_0 1579,109398
#define COMP6_CSR_COMP6BLANKING_1 1580,109491
#define COMP6_CSR_COMP6BLANKING_2 1581,109584
#define COMP6_CSR_COMP6OUT 1582,109677
#define COMP6_CSR_COMP6LOCK 1583,109768
#define COMP_CSR_COMPxEN 1586,109935
#define COMP_CSR_COMP2SW1 1587,110019
#define COMP_CSR_COMPxINSEL 1588,110115
#define COMP_CSR_COMPxINSEL_0 1589,110215
#define COMP_CSR_COMPxINSEL_1 1590,110321
#define COMP_CSR_COMPxINSEL_2 1591,110427
#define COMP_CSR_COMPxOUTSEL 1592,110533
#define COMP_CSR_COMPxOUTSEL_0 1593,110624
#define COMP_CSR_COMPxOUTSEL_1 1594,110721
#define COMP_CSR_COMPxOUTSEL_2 1595,110818
#define COMP_CSR_COMPxOUTSEL_3 1596,110915
#define COMP_CSR_COMPxPOL 1597,111012
#define COMP_CSR_COMPxBLANKING 1598,111105
#define COMP_CSR_COMPxBLANKING_0 1599,111191
#define COMP_CSR_COMPxBLANKING_1 1600,111283
#define COMP_CSR_COMPxBLANKING_2 1601,111375
#define COMP_CSR_COMPxOUT 1602,111467
#define COMP_CSR_COMPxLOCK 1603,111557
#define OPAMP2_CSR_OPAMP2EN 1611,112133
#define OPAMP2_CSR_FORCEVP 1612,112221
#define OPAMP2_CSR_VPSEL 1613,112359
#define OPAMP2_CSR_VPSEL_0 1614,112463
#define OPAMP2_CSR_VPSEL_1 1615,112543
#define OPAMP2_CSR_VMSEL 1616,112623
#define OPAMP2_CSR_VMSEL_0 1617,112723
#define OPAMP2_CSR_VMSEL_1 1618,112803
#define OPAMP2_CSR_TCMEN 1619,112883
#define OPAMP2_CSR_VMSSEL 1620,112990
#define OPAMP2_CSR_VPSSEL 1621,113100
#define OPAMP2_CSR_VPSSEL_0 1622,113214
#define OPAMP2_CSR_VPSSEL_1 1623,113294
#define OPAMP2_CSR_CALON 1624,113374
#define OPAMP2_CSR_CALSEL 1625,113472
#define OPAMP2_CSR_CALSEL_0 1626,113568
#define OPAMP2_CSR_CALSEL_1 1627,113648
#define OPAMP2_CSR_PGGAIN 1628,113728
#define OPAMP2_CSR_PGGAIN_0 1629,113819
#define OPAMP2_CSR_PGGAIN_1 1630,113899
#define OPAMP2_CSR_PGGAIN_2 1631,113979
#define OPAMP2_CSR_PGGAIN_3 1632,114059
#define OPAMP2_CSR_USERTRIM 1633,114139
#define OPAMP2_CSR_TRIMOFFSETP 1634,114234
#define OPAMP2_CSR_TRIMOFFSETN 1635,114337
#define OPAMP2_CSR_TSTREF 1636,114440
#define OPAMP2_CSR_OUTCAL 1637,114570
#define OPAMP2_CSR_LOCK 1638,114668
#define OPAMP_CSR_OPAMPxEN 1641,114837
#define OPAMP_CSR_FORCEVP 1642,114923
#define OPAMP_CSR_VPSEL 1643,115060
#define OPAMP_CSR_VPSEL_0 1644,115163
#define OPAMP_CSR_VPSEL_1 1645,115242
#define OPAMP_CSR_VMSEL 1646,115321
#define OPAMP_CSR_VMSEL_0 1647,115420
#define OPAMP_CSR_VMSEL_1 1648,115499
#define OPAMP_CSR_TCMEN 1649,115578
#define OPAMP_CSR_VMSSEL 1650,115684
#define OPAMP_CSR_VPSSEL 1651,115793
#define OPAMP_CSR_VPSSEL_0 1652,115906
#define OPAMP_CSR_VPSSEL_1 1653,115985
#define OPAMP_CSR_CALON 1654,116064
#define OPAMP_CSR_CALSEL 1655,116161
#define OPAMP_CSR_CALSEL_0 1656,116256
#define OPAMP_CSR_CALSEL_1 1657,116335
#define OPAMP_CSR_PGGAIN 1658,116414
#define OPAMP_CSR_PGGAIN_0 1659,116504
#define OPAMP_CSR_PGGAIN_1 1660,116583
#define OPAMP_CSR_PGGAIN_2 1661,116662
#define OPAMP_CSR_PGGAIN_3 1662,116741
#define OPAMP_CSR_USERTRIM 1663,116820
#define OPAMP_CSR_TRIMOFFSETP 1664,116914
#define OPAMP_CSR_TRIMOFFSETN 1665,117016
#define OPAMP_CSR_TSTREF 1666,117118
#define OPAMP_CSR_OUTCAL 1667,117247
#define OPAMP_CSR_LOCK 1668,117344
#define  CRC_DR_DR 1676,117922
#define  CRC_IDR_IDR 1679,118102
#define  CRC_CR_RESET 1682,118303
#define  CRC_CR_POLYSIZE 1683,118415
#define  CRC_CR_POLYSIZE_0 1684,118513
#define  CRC_CR_POLYSIZE_1 1685,118612
#define  CRC_CR_REV_IN 1686,118711
#define  CRC_CR_REV_IN_0 1687,118819
#define  CRC_CR_REV_IN_1 1688,118902
#define  CRC_CR_REV_OUT 1689,118985
#define  CRC_INIT_INIT 1692,119179
#define  CRC_POL_POL 1695,119363
#define  DAC_CR_EN1 1703,119965
#define  DAC_CR_BOFF1 1704,120069
#define  DAC_CR_TEN1 1705,120188
#define  DAC_CR_TSEL1 1707,120302
#define  DAC_CR_TSEL1_0 1708,120430
#define  DAC_CR_TSEL1_1 1709,120520
#define  DAC_CR_TSEL1_2 1710,120610
#define  DAC_CR_WAVE1 1712,120702
#define  DAC_CR_WAVE1_0 1713,120850
#define  DAC_CR_WAVE1_1 1714,120940
#define  DAC_CR_MAMP1 1716,121032
#define  DAC_CR_MAMP1_0 1717,121166
#define  DAC_CR_MAMP1_1 1718,121256
#define  DAC_CR_MAMP1_2 1719,121346
#define  DAC_CR_MAMP1_3 1720,121436
#define  DAC_CR_DMAEN1 1722,121528
#define  DAC_CR_DMAUDRIE1 1723,121636
#define  DAC_SWTRIGR_SWTRIG1 1725,121839
#define  DAC_DHR12R1_DACC1DHR 1728,122037
#define  DAC_DHR12L1_DACC1DHR 1731,122244
#define  DAC_DHR8R1_DACC1DHR 1734,122450
#define  DAC_DHR12RD_DACC1DHR 1737,122656
#define  DAC_DHR12LD_DACC1DHR 1740,122863
#define  DAC_DHR8RD_DACC1DHR 1743,123069
#define  DAC_DOR1_DACC1DOR 1746,123275
#define  DAC_SR_DMAUDR1 1749,123468
#define  DBGMCU_IDCODE_DEV_ID 1757,124077
#define  DBGMCU_IDCODE_REV_ID 1758,124146
#define  DBGMCU_CR_DBG_SLEEP 1761,124299
#define  DBGMCU_CR_DBG_STOP 1762,124368
#define  DBGMCU_CR_DBG_STANDBY 1763,124437
#define  DBGMCU_CR_TRACE_IOEN 1764,124506
#define  DBGMCU_CR_TRACE_MODE 1766,124577
#define  DBGMCU_CR_TRACE_MODE_0 1767,124646
#define  DBGMCU_CR_TRACE_MODE_1 1768,124727
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 1771,124892
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 1772,124961
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 1773,125030
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 1774,125099
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 1775,125168
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 1776,125237
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 1777,125310
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 1778,125383
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 1781,125540
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 1782,125609
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 1783,125678
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 1784,125747
#define  DMA_ISR_GIF1 1792,126310
#define  DMA_ISR_TCIF1 1793,126426
#define  DMA_ISR_HTIF1 1794,126543
#define  DMA_ISR_TEIF1 1795,126656
#define  DMA_ISR_GIF2 1796,126770
#define  DMA_ISR_TCIF2 1797,126886
#define  DMA_ISR_HTIF2 1798,127003
#define  DMA_ISR_TEIF2 1799,127116
#define  DMA_ISR_GIF3 1800,127230
#define  DMA_ISR_TCIF3 1801,127346
#define  DMA_ISR_HTIF3 1802,127463
#define  DMA_ISR_TEIF3 1803,127576
#define  DMA_ISR_GIF4 1804,127690
#define  DMA_ISR_TCIF4 1805,127806
#define  DMA_ISR_HTIF4 1806,127923
#define  DMA_ISR_TEIF4 1807,128036
#define  DMA_ISR_GIF5 1808,128150
#define  DMA_ISR_TCIF5 1809,128266
#define  DMA_ISR_HTIF5 1810,128383
#define  DMA_ISR_TEIF5 1811,128496
#define  DMA_ISR_GIF6 1812,128610
#define  DMA_ISR_TCIF6 1813,128726
#define  DMA_ISR_HTIF6 1814,128843
#define  DMA_ISR_TEIF6 1815,128956
#define  DMA_ISR_GIF7 1816,129070
#define  DMA_ISR_TCIF7 1817,129186
#define  DMA_ISR_HTIF7 1818,129303
#define  DMA_ISR_TEIF7 1819,129416
#define  DMA_IFCR_CGIF1 1822,129614
#define  DMA_IFCR_CTCIF1 1823,129731
#define  DMA_IFCR_CHTIF1 1824,129849
#define  DMA_IFCR_CTEIF1 1825,129963
#define  DMA_IFCR_CGIF2 1826,130078
#define  DMA_IFCR_CTCIF2 1827,130195
#define  DMA_IFCR_CHTIF2 1828,130313
#define  DMA_IFCR_CTEIF2 1829,130427
#define  DMA_IFCR_CGIF3 1830,130542
#define  DMA_IFCR_CTCIF3 1831,130659
#define  DMA_IFCR_CHTIF3 1832,130777
#define  DMA_IFCR_CTEIF3 1833,130891
#define  DMA_IFCR_CGIF4 1834,131006
#define  DMA_IFCR_CTCIF4 1835,131123
#define  DMA_IFCR_CHTIF4 1836,131241
#define  DMA_IFCR_CTEIF4 1837,131355
#define  DMA_IFCR_CGIF5 1838,131470
#define  DMA_IFCR_CTCIF5 1839,131587
#define  DMA_IFCR_CHTIF5 1840,131705
#define  DMA_IFCR_CTEIF5 1841,131819
#define  DMA_IFCR_CGIF6 1842,131934
#define  DMA_IFCR_CTCIF6 1843,132051
#define  DMA_IFCR_CHTIF6 1844,132169
#define  DMA_IFCR_CTEIF6 1845,132283
#define  DMA_IFCR_CGIF7 1846,132398
#define  DMA_IFCR_CTCIF7 1847,132515
#define  DMA_IFCR_CHTIF7 1848,132633
#define  DMA_IFCR_CTEIF7 1849,132747
#define  DMA_CCR_EN 1852,132946
#define  DMA_CCR_TCIE 1853,133066
#define  DMA_CCR_HTIE 1854,133186
#define  DMA_CCR_TEIE 1855,133306
#define  DMA_CCR_DIR 1856,133426
#define  DMA_CCR_CIRC 1857,133546
#define  DMA_CCR_PINC 1858,133666
#define  DMA_CCR_MINC 1859,133786
#define  DMA_CCR_PSIZE 1861,133908
#define  DMA_CCR_PSIZE_0 1862,134028
#define  DMA_CCR_PSIZE_1 1863,134148
#define  DMA_CCR_MSIZE 1865,134270
#define  DMA_CCR_MSIZE_0 1866,134390
#define  DMA_CCR_MSIZE_1 1867,134510
#define  DMA_CCR_PL 1869,134632
#define  DMA_CCR_PL_0 1870,134752
#define  DMA_CCR_PL_1 1871,134872
#define  DMA_CCR_MEM2MEM 1873,134994
#define  DMA_CNDTR_NDT 1876,135198
#define  DMA_CPAR_PA 1879,135402
#define  DMA_CMAR_MA 1882,135606
#define  EXTI_IMR_MR0 1890,136220
#define  EXTI_IMR_MR1 1891,136329
#define  EXTI_IMR_MR2 1892,136438
#define  EXTI_IMR_MR3 1893,136547
#define  EXTI_IMR_MR4 1894,136656
#define  EXTI_IMR_MR5 1895,136765
#define  EXTI_IMR_MR6 1896,136874
#define  EXTI_IMR_MR7 1897,136983
#define  EXTI_IMR_MR8 1898,137092
#define  EXTI_IMR_MR9 1899,137201
#define  EXTI_IMR_MR10 1900,137310
#define  EXTI_IMR_MR11 1901,137420
#define  EXTI_IMR_MR12 1902,137530
#define  EXTI_IMR_MR13 1903,137640
#define  EXTI_IMR_MR14 1904,137750
#define  EXTI_IMR_MR15 1905,137860
#define  EXTI_IMR_MR16 1906,137970
#define  EXTI_IMR_MR17 1907,138080
#define  EXTI_IMR_MR18 1908,138190
#define  EXTI_IMR_MR19 1909,138300
#define  EXTI_IMR_MR20 1910,138410
#define  EXTI_IMR_MR21 1911,138520
#define  EXTI_IMR_MR22 1912,138630
#define  EXTI_IMR_MR23 1913,138740
#define  EXTI_IMR_MR24 1914,138850
#define  EXTI_IMR_MR25 1915,138960
#define  EXTI_IMR_MR26 1916,139070
#define  EXTI_IMR_MR27 1917,139180
#define  EXTI_IMR_MR28 1918,139290
#define  EXTI_IMR_MR29 1919,139400
#define  EXTI_IMR_MR30 1920,139510
#define  EXTI_IMR_MR31 1921,139620
#define  EXTI_EMR_MR0 1924,139814
#define  EXTI_EMR_MR1 1925,139919
#define  EXTI_EMR_MR2 1926,140024
#define  EXTI_EMR_MR3 1927,140129
#define  EXTI_EMR_MR4 1928,140234
#define  EXTI_EMR_MR5 1929,140339
#define  EXTI_EMR_MR6 1930,140444
#define  EXTI_EMR_MR7 1931,140549
#define  EXTI_EMR_MR8 1932,140654
#define  EXTI_EMR_MR9 1933,140759
#define  EXTI_EMR_MR10 1934,140864
#define  EXTI_EMR_MR11 1935,140970
#define  EXTI_EMR_MR12 1936,141076
#define  EXTI_EMR_MR13 1937,141182
#define  EXTI_EMR_MR14 1938,141288
#define  EXTI_EMR_MR15 1939,141394
#define  EXTI_EMR_MR16 1940,141500
#define  EXTI_EMR_MR17 1941,141606
#define  EXTI_EMR_MR18 1942,141712
#define  EXTI_EMR_MR19 1943,141818
#define  EXTI_EMR_MR20 1944,141924
#define  EXTI_EMR_MR21 1945,142030
#define  EXTI_EMR_MR22 1946,142136
#define  EXTI_EMR_MR23 1947,142242
#define  EXTI_EMR_MR24 1948,142348
#define  EXTI_EMR_MR25 1949,142454
#define  EXTI_EMR_MR26 1950,142560
#define  EXTI_EMR_MR27 1951,142666
#define  EXTI_EMR_MR28 1952,142772
#define  EXTI_EMR_MR29 1953,142878
#define  EXTI_EMR_MR30 1954,142984
#define  EXTI_EMR_MR31 1955,143090
#define  EXTI_RTSR_TR0 1958,143280
#define  EXTI_RTSR_TR1 1959,143413
#define  EXTI_RTSR_TR2 1960,143546
#define  EXTI_RTSR_TR3 1961,143679
#define  EXTI_RTSR_TR4 1962,143812
#define  EXTI_RTSR_TR5 1963,143945
#define  EXTI_RTSR_TR6 1964,144078
#define  EXTI_RTSR_TR7 1965,144211
#define  EXTI_RTSR_TR8 1966,144344
#define  EXTI_RTSR_TR9 1967,144477
#define  EXTI_RTSR_TR10 1968,144610
#define  EXTI_RTSR_TR11 1969,144744
#define  EXTI_RTSR_TR12 1970,144878
#define  EXTI_RTSR_TR13 1971,145012
#define  EXTI_RTSR_TR14 1972,145146
#define  EXTI_RTSR_TR15 1973,145280
#define  EXTI_RTSR_TR16 1974,145414
#define  EXTI_RTSR_TR17 1975,145548
#define  EXTI_RTSR_TR18 1976,145682
#define  EXTI_RTSR_TR19 1977,145816
#define  EXTI_RTSR_TR20 1978,145950
#define  EXTI_RTSR_TR21 1979,146084
#define  EXTI_RTSR_TR22 1980,146218
#define  EXTI_RTSR_TR29 1981,146352
#define  EXTI_RTSR_TR30 1982,146486
#define  EXTI_RTSR_TR31 1983,146620
#define  EXTI_FTSR_TR0 1986,146838
#define  EXTI_FTSR_TR1 1987,146972
#define  EXTI_FTSR_TR2 1988,147106
#define  EXTI_FTSR_TR3 1989,147240
#define  EXTI_FTSR_TR4 1990,147374
#define  EXTI_FTSR_TR5 1991,147508
#define  EXTI_FTSR_TR6 1992,147642
#define  EXTI_FTSR_TR7 1993,147776
#define  EXTI_FTSR_TR8 1994,147910
#define  EXTI_FTSR_TR9 1995,148044
#define  EXTI_FTSR_TR10 1996,148178
#define  EXTI_FTSR_TR11 1997,148313
#define  EXTI_FTSR_TR12 1998,148448
#define  EXTI_FTSR_TR13 1999,148583
#define  EXTI_FTSR_TR14 2000,148718
#define  EXTI_FTSR_TR15 2001,148853
#define  EXTI_FTSR_TR16 2002,148988
#define  EXTI_FTSR_TR17 2003,149123
#define  EXTI_FTSR_TR18 2004,149258
#define  EXTI_FTSR_TR19 2005,149393
#define  EXTI_FTSR_TR20 2006,149528
#define  EXTI_FTSR_TR21 2007,149663
#define  EXTI_FTSR_TR22 2008,149798
#define  EXTI_FTSR_TR29 2009,149933
#define  EXTI_FTSR_TR30 2010,150068
#define  EXTI_FTSR_TR31 2011,150203
#define  EXTI_SWIER_SWIER0 2014,150422
#define  EXTI_SWIER_SWIER1 2015,150535
#define  EXTI_SWIER_SWIER2 2016,150648
#define  EXTI_SWIER_SWIER3 2017,150761
#define  EXTI_SWIER_SWIER4 2018,150874
#define  EXTI_SWIER_SWIER5 2019,150987
#define  EXTI_SWIER_SWIER6 2020,151100
#define  EXTI_SWIER_SWIER7 2021,151213
#define  EXTI_SWIER_SWIER8 2022,151326
#define  EXTI_SWIER_SWIER9 2023,151439
#define  EXTI_SWIER_SWIER10 2024,151552
#define  EXTI_SWIER_SWIER11 2025,151666
#define  EXTI_SWIER_SWIER12 2026,151780
#define  EXTI_SWIER_SWIER13 2027,151894
#define  EXTI_SWIER_SWIER14 2028,152008
#define  EXTI_SWIER_SWIER15 2029,152122
#define  EXTI_SWIER_SWIER16 2030,152236
#define  EXTI_SWIER_SWIER17 2031,152350
#define  EXTI_SWIER_SWIER18 2032,152464
#define  EXTI_SWIER_SWIER19 2033,152578
#define  EXTI_SWIER_SWIER20 2034,152692
#define  EXTI_SWIER_SWIER21 2035,152806
#define  EXTI_SWIER_SWIER22 2036,152920
#define  EXTI_SWIER_SWIER29 2037,153034
#define  EXTI_SWIER_SWIER30 2038,153148
#define  EXTI_SWIER_SWIER31 2039,153262
#define  EXTI_PR_PR0 2042,153460
#define  EXTI_PR_PR1 2043,153567
#define  EXTI_PR_PR2 2044,153674
#define  EXTI_PR_PR3 2045,153781
#define  EXTI_PR_PR4 2046,153888
#define  EXTI_PR_PR5 2047,153995
#define  EXTI_PR_PR6 2048,154102
#define  EXTI_PR_PR7 2049,154209
#define  EXTI_PR_PR8 2050,154316
#define  EXTI_PR_PR9 2051,154423
#define  EXTI_PR_PR10 2052,154530
#define  EXTI_PR_PR11 2053,154638
#define  EXTI_PR_PR12 2054,154746
#define  EXTI_PR_PR13 2055,154854
#define  EXTI_PR_PR14 2056,154962
#define  EXTI_PR_PR15 2057,155070
#define  EXTI_PR_PR16 2058,155178
#define  EXTI_PR_PR17 2059,155286
#define  EXTI_PR_PR18 2060,155394
#define  EXTI_PR_PR19 2061,155502
#define  EXTI_PR_PR20 2062,155610
#define  EXTI_PR_PR21 2063,155718
#define  EXTI_PR_PR22 2064,155826
#define  EXTI_PR_PR29 2065,155934
#define  EXTI_PR_PR30 2066,156042
#define  EXTI_PR_PR31 2067,156150
#define  EXTI_IMR2_MR32 2070,156342
#define  EXTI_IMR2_MR33 2071,156452
#define  EXTI_IMR2_MR34 2072,156562
#define  EXTI_IMR2_MR35 2073,156672
#define  EXTI_EMR2_MR32 2076,156866
#define  EXTI_EMR2_MR33 2077,156972
#define  EXTI_EMR2_MR34 2078,157078
#define  EXTI_EMR2_MR35 2079,157184
#define  EXTI_RTSR2_TR32 2082,157375
#define  EXTI_RTSR2_TR33 2083,157510
#define  EXTI_FTSR2_TR32 2086,157729
#define  EXTI_FTSR2_TR33 2087,157864
#define  EXTI_SWIER2_SWIER32 2090,158083
#define  EXTI_SWIER2_SWIER33 2091,158197
#define  EXTI_PR2_PR32 2094,158395
#define  EXTI_PR2_PR33 2095,158503
#define  FLASH_ACR_LATENCY 2103,159105
#define  FLASH_ACR_LATENCY_0 2104,159217
#define  FLASH_ACR_LATENCY_1 2105,159307
#define  FLASH_ACR_LATENCY_2 2106,159397
#define  FLASH_ACR_HLFCYA 2108,159489
#define  FLASH_ACR_PRFTBE 2109,159604
#define  FLASH_ACR_PRFTBS 2110,159711
#define  FLASH_KEYR_FKEYR 2113,159902
#define  RDP_KEY 2115,159997
#define  FLASH_KEY1 2116,160089
#define  FLASH_KEY2 2117,160183
#define  FLASH_OPTKEYR_OPTKEYR 2120,160361
#define  FLASH_OPTKEY1 2122,160463
#define  FLASH_OPTKEY2 2123,160564
#define  FLASH_SR_BSY 2126,160748
#define  FLASH_SR_PGERR 2127,160837
#define  FLASH_SR_WRPERR 2128,160939
#define  FLASH_SR_EOP 2129,161046
#define  FLASH_CR_PG 2132,161231
#define  FLASH_CR_PER 2133,161327
#define  FLASH_CR_MER 2134,161422
#define  FLASH_CR_OPTPG 2135,161517
#define  FLASH_CR_OPTER 2136,161625
#define  FLASH_CR_STRT 2137,161727
#define  FLASH_CR_LOCK 2138,161817
#define  FLASH_CR_OPTWRE 2139,161906
#define  FLASH_CR_ERRIE 2140,162016
#define  FLASH_CR_EOPIE 2141,162123
#define  FLASH_CR_OBL_LAUNCH 2142,162241
#define  FLASH_AR_FAR 2145,162435
#define  FLASH_OBR_OPTERR 2148,162617
#define  FLASH_OBR_RDPRT 2149,162719
#define  FLASH_OBR_RDPRT_1 2150,162819
#define  FLASH_OBR_RDPRT_2 2151,162927
#define  FLASH_OBR_USER 2153,163037
#define  FLASH_OBR_IWDG_SW 2154,163139
#define  FLASH_OBR_nRST_STOP 2155,163231
#define  FLASH_OBR_nRST_STDBY 2156,163325
#define  FLASH_OBR_nBOOT1 2157,163420
#define  FLASH_OBR_VDDA_MONITOR 2158,163511
#define  FLASH_OBR_SRAM_PE 2159,163608
#define  FLASH_OBR_DATA0 2160,163700
#define  FLASH_OBR_DATA1 2161,163783
#define FLASH_OBR_WDG_SW 2164,163890
#define  FLASH_WRPR_WRP 2167,164018
#define  OB_RDP_RDP 2172,164284
#define  OB_RDP_nRDP 2173,164396
#define  OB_USER_USER 2176,164605
#define  OB_USER_nUSER 2177,164706
#define  OB_WRP0_WRP0 2180,164904
#define  OB_WRP0_nWRP0 2181,165031
#define  OB_WRP1_WRP1 2184,165255
#define  OB_WRP1_nWRP1 2185,165382
#define  OB_WRP2_WRP2 2188,165606
#define  OB_WRP2_nWRP2 2189,165733
#define  OB_WRP3_WRP3 2192,165957
#define  OB_WRP3_nWRP3 2193,166084
#define GPIO_MODER_MODER0 2201,166718
#define GPIO_MODER_MODER0_0 2202,166777
#define GPIO_MODER_MODER0_1 2203,166836
#define GPIO_MODER_MODER1 2204,166895
#define GPIO_MODER_MODER1_0 2205,166954
#define GPIO_MODER_MODER1_1 2206,167013
#define GPIO_MODER_MODER2 2207,167072
#define GPIO_MODER_MODER2_0 2208,167131
#define GPIO_MODER_MODER2_1 2209,167190
#define GPIO_MODER_MODER3 2210,167249
#define GPIO_MODER_MODER3_0 2211,167308
#define GPIO_MODER_MODER3_1 2212,167367
#define GPIO_MODER_MODER4 2213,167426
#define GPIO_MODER_MODER4_0 2214,167485
#define GPIO_MODER_MODER4_1 2215,167544
#define GPIO_MODER_MODER5 2216,167603
#define GPIO_MODER_MODER5_0 2217,167662
#define GPIO_MODER_MODER5_1 2218,167721
#define GPIO_MODER_MODER6 2219,167780
#define GPIO_MODER_MODER6_0 2220,167839
#define GPIO_MODER_MODER6_1 2221,167898
#define GPIO_MODER_MODER7 2222,167957
#define GPIO_MODER_MODER7_0 2223,168016
#define GPIO_MODER_MODER7_1 2224,168075
#define GPIO_MODER_MODER8 2225,168134
#define GPIO_MODER_MODER8_0 2226,168193
#define GPIO_MODER_MODER8_1 2227,168252
#define GPIO_MODER_MODER9 2228,168311
#define GPIO_MODER_MODER9_0 2229,168370
#define GPIO_MODER_MODER9_1 2230,168429
#define GPIO_MODER_MODER10 2231,168488
#define GPIO_MODER_MODER10_0 2232,168547
#define GPIO_MODER_MODER10_1 2233,168606
#define GPIO_MODER_MODER11 2234,168665
#define GPIO_MODER_MODER11_0 2235,168724
#define GPIO_MODER_MODER11_1 2236,168783
#define GPIO_MODER_MODER12 2237,168842
#define GPIO_MODER_MODER12_0 2238,168901
#define GPIO_MODER_MODER12_1 2239,168960
#define GPIO_MODER_MODER13 2240,169019
#define GPIO_MODER_MODER13_0 2241,169078
#define GPIO_MODER_MODER13_1 2242,169137
#define GPIO_MODER_MODER14 2243,169196
#define GPIO_MODER_MODER14_0 2244,169255
#define GPIO_MODER_MODER14_1 2245,169314
#define GPIO_MODER_MODER15 2246,169373
#define GPIO_MODER_MODER15_0 2247,169432
#define GPIO_MODER_MODER15_1 2248,169491
#define GPIO_OTYPER_OT_0 2251,169634
#define GPIO_OTYPER_OT_1 2252,169693
#define GPIO_OTYPER_OT_2 2253,169752
#define GPIO_OTYPER_OT_3 2254,169811
#define GPIO_OTYPER_OT_4 2255,169870
#define GPIO_OTYPER_OT_5 2256,169929
#define GPIO_OTYPER_OT_6 2257,169988
#define GPIO_OTYPER_OT_7 2258,170047
#define GPIO_OTYPER_OT_8 2259,170106
#define GPIO_OTYPER_OT_9 2260,170165
#define GPIO_OTYPER_OT_10 2261,170224
#define GPIO_OTYPER_OT_11 2262,170283
#define GPIO_OTYPER_OT_12 2263,170342
#define GPIO_OTYPER_OT_13 2264,170401
#define GPIO_OTYPER_OT_14 2265,170460
#define GPIO_OTYPER_OT_15 2266,170519
#define GPIO_OSPEEDER_OSPEEDR0 2269,170662
#define GPIO_OSPEEDER_OSPEEDR0_0 2270,170721
#define GPIO_OSPEEDER_OSPEEDR0_1 2271,170780
#define GPIO_OSPEEDER_OSPEEDR1 2272,170839
#define GPIO_OSPEEDER_OSPEEDR1_0 2273,170898
#define GPIO_OSPEEDER_OSPEEDR1_1 2274,170957
#define GPIO_OSPEEDER_OSPEEDR2 2275,171016
#define GPIO_OSPEEDER_OSPEEDR2_0 2276,171075
#define GPIO_OSPEEDER_OSPEEDR2_1 2277,171134
#define GPIO_OSPEEDER_OSPEEDR3 2278,171193
#define GPIO_OSPEEDER_OSPEEDR3_0 2279,171252
#define GPIO_OSPEEDER_OSPEEDR3_1 2280,171311
#define GPIO_OSPEEDER_OSPEEDR4 2281,171370
#define GPIO_OSPEEDER_OSPEEDR4_0 2282,171429
#define GPIO_OSPEEDER_OSPEEDR4_1 2283,171488
#define GPIO_OSPEEDER_OSPEEDR5 2284,171547
#define GPIO_OSPEEDER_OSPEEDR5_0 2285,171606
#define GPIO_OSPEEDER_OSPEEDR5_1 2286,171665
#define GPIO_OSPEEDER_OSPEEDR6 2287,171724
#define GPIO_OSPEEDER_OSPEEDR6_0 2288,171783
#define GPIO_OSPEEDER_OSPEEDR6_1 2289,171842
#define GPIO_OSPEEDER_OSPEEDR7 2290,171901
#define GPIO_OSPEEDER_OSPEEDR7_0 2291,171960
#define GPIO_OSPEEDER_OSPEEDR7_1 2292,172019
#define GPIO_OSPEEDER_OSPEEDR8 2293,172078
#define GPIO_OSPEEDER_OSPEEDR8_0 2294,172137
#define GPIO_OSPEEDER_OSPEEDR8_1 2295,172196
#define GPIO_OSPEEDER_OSPEEDR9 2296,172255
#define GPIO_OSPEEDER_OSPEEDR9_0 2297,172314
#define GPIO_OSPEEDER_OSPEEDR9_1 2298,172373
#define GPIO_OSPEEDER_OSPEEDR10 2299,172432
#define GPIO_OSPEEDER_OSPEEDR10_0 2300,172491
#define GPIO_OSPEEDER_OSPEEDR10_1 2301,172550
#define GPIO_OSPEEDER_OSPEEDR11 2302,172609
#define GPIO_OSPEEDER_OSPEEDR11_0 2303,172668
#define GPIO_OSPEEDER_OSPEEDR11_1 2304,172727
#define GPIO_OSPEEDER_OSPEEDR12 2305,172786
#define GPIO_OSPEEDER_OSPEEDR12_0 2306,172845
#define GPIO_OSPEEDER_OSPEEDR12_1 2307,172904
#define GPIO_OSPEEDER_OSPEEDR13 2308,172963
#define GPIO_OSPEEDER_OSPEEDR13_0 2309,173022
#define GPIO_OSPEEDER_OSPEEDR13_1 2310,173081
#define GPIO_OSPEEDER_OSPEEDR14 2311,173140
#define GPIO_OSPEEDER_OSPEEDR14_0 2312,173199
#define GPIO_OSPEEDER_OSPEEDR14_1 2313,173258
#define GPIO_OSPEEDER_OSPEEDR15 2314,173317
#define GPIO_OSPEEDER_OSPEEDR15_0 2315,173376
#define GPIO_OSPEEDER_OSPEEDR15_1 2316,173435
#define GPIO_PUPDR_PUPDR0 2319,173578
#define GPIO_PUPDR_PUPDR0_0 2320,173637
#define GPIO_PUPDR_PUPDR0_1 2321,173696
#define GPIO_PUPDR_PUPDR1 2322,173755
#define GPIO_PUPDR_PUPDR1_0 2323,173814
#define GPIO_PUPDR_PUPDR1_1 2324,173873
#define GPIO_PUPDR_PUPDR2 2325,173932
#define GPIO_PUPDR_PUPDR2_0 2326,173991
#define GPIO_PUPDR_PUPDR2_1 2327,174050
#define GPIO_PUPDR_PUPDR3 2328,174109
#define GPIO_PUPDR_PUPDR3_0 2329,174168
#define GPIO_PUPDR_PUPDR3_1 2330,174227
#define GPIO_PUPDR_PUPDR4 2331,174286
#define GPIO_PUPDR_PUPDR4_0 2332,174345
#define GPIO_PUPDR_PUPDR4_1 2333,174404
#define GPIO_PUPDR_PUPDR5 2334,174463
#define GPIO_PUPDR_PUPDR5_0 2335,174522
#define GPIO_PUPDR_PUPDR5_1 2336,174581
#define GPIO_PUPDR_PUPDR6 2337,174640
#define GPIO_PUPDR_PUPDR6_0 2338,174699
#define GPIO_PUPDR_PUPDR6_1 2339,174758
#define GPIO_PUPDR_PUPDR7 2340,174817
#define GPIO_PUPDR_PUPDR7_0 2341,174876
#define GPIO_PUPDR_PUPDR7_1 2342,174935
#define GPIO_PUPDR_PUPDR8 2343,174994
#define GPIO_PUPDR_PUPDR8_0 2344,175053
#define GPIO_PUPDR_PUPDR8_1 2345,175112
#define GPIO_PUPDR_PUPDR9 2346,175171
#define GPIO_PUPDR_PUPDR9_0 2347,175230
#define GPIO_PUPDR_PUPDR9_1 2348,175289
#define GPIO_PUPDR_PUPDR10 2349,175348
#define GPIO_PUPDR_PUPDR10_0 2350,175407
#define GPIO_PUPDR_PUPDR10_1 2351,175466
#define GPIO_PUPDR_PUPDR11 2352,175525
#define GPIO_PUPDR_PUPDR11_0 2353,175584
#define GPIO_PUPDR_PUPDR11_1 2354,175643
#define GPIO_PUPDR_PUPDR12 2355,175702
#define GPIO_PUPDR_PUPDR12_0 2356,175761
#define GPIO_PUPDR_PUPDR12_1 2357,175820
#define GPIO_PUPDR_PUPDR13 2358,175879
#define GPIO_PUPDR_PUPDR13_0 2359,175938
#define GPIO_PUPDR_PUPDR13_1 2360,175997
#define GPIO_PUPDR_PUPDR14 2361,176056
#define GPIO_PUPDR_PUPDR14_0 2362,176115
#define GPIO_PUPDR_PUPDR14_1 2363,176174
#define GPIO_PUPDR_PUPDR15 2364,176233
#define GPIO_PUPDR_PUPDR15_0 2365,176292
#define GPIO_PUPDR_PUPDR15_1 2366,176351
#define GPIO_IDR_0 2369,176494
#define GPIO_IDR_1 2370,176553
#define GPIO_IDR_2 2371,176612
#define GPIO_IDR_3 2372,176671
#define GPIO_IDR_4 2373,176730
#define GPIO_IDR_5 2374,176789
#define GPIO_IDR_6 2375,176848
#define GPIO_IDR_7 2376,176907
#define GPIO_IDR_8 2377,176966
#define GPIO_IDR_9 2378,177025
#define GPIO_IDR_10 2379,177084
#define GPIO_IDR_11 2380,177143
#define GPIO_IDR_12 2381,177202
#define GPIO_IDR_13 2382,177261
#define GPIO_IDR_14 2383,177320
#define GPIO_IDR_15 2384,177379
#define GPIO_ODR_0 2387,177522
#define GPIO_ODR_1 2388,177581
#define GPIO_ODR_2 2389,177640
#define GPIO_ODR_3 2390,177699
#define GPIO_ODR_4 2391,177758
#define GPIO_ODR_5 2392,177817
#define GPIO_ODR_6 2393,177876
#define GPIO_ODR_7 2394,177935
#define GPIO_ODR_8 2395,177994
#define GPIO_ODR_9 2396,178053
#define GPIO_ODR_10 2397,178112
#define GPIO_ODR_11 2398,178171
#define GPIO_ODR_12 2399,178230
#define GPIO_ODR_13 2400,178289
#define GPIO_ODR_14 2401,178348
#define GPIO_ODR_15 2402,178407
#define GPIO_BSRR_BS_0 2405,178550
#define GPIO_BSRR_BS_1 2406,178609
#define GPIO_BSRR_BS_2 2407,178668
#define GPIO_BSRR_BS_3 2408,178727
#define GPIO_BSRR_BS_4 2409,178786
#define GPIO_BSRR_BS_5 2410,178845
#define GPIO_BSRR_BS_6 2411,178904
#define GPIO_BSRR_BS_7 2412,178963
#define GPIO_BSRR_BS_8 2413,179022
#define GPIO_BSRR_BS_9 2414,179081
#define GPIO_BSRR_BS_10 2415,179140
#define GPIO_BSRR_BS_11 2416,179199
#define GPIO_BSRR_BS_12 2417,179258
#define GPIO_BSRR_BS_13 2418,179317
#define GPIO_BSRR_BS_14 2419,179376
#define GPIO_BSRR_BS_15 2420,179435
#define GPIO_BSRR_BR_0 2421,179494
#define GPIO_BSRR_BR_1 2422,179553
#define GPIO_BSRR_BR_2 2423,179612
#define GPIO_BSRR_BR_3 2424,179671
#define GPIO_BSRR_BR_4 2425,179730
#define GPIO_BSRR_BR_5 2426,179789
#define GPIO_BSRR_BR_6 2427,179848
#define GPIO_BSRR_BR_7 2428,179907
#define GPIO_BSRR_BR_8 2429,179966
#define GPIO_BSRR_BR_9 2430,180025
#define GPIO_BSRR_BR_10 2431,180084
#define GPIO_BSRR_BR_11 2432,180143
#define GPIO_BSRR_BR_12 2433,180202
#define GPIO_BSRR_BR_13 2434,180261
#define GPIO_BSRR_BR_14 2435,180320
#define GPIO_BSRR_BR_15 2436,180379
#define GPIO_LCKR_LCK0 2439,180522
#define GPIO_LCKR_LCK1 2440,180581
#define GPIO_LCKR_LCK2 2441,180640
#define GPIO_LCKR_LCK3 2442,180699
#define GPIO_LCKR_LCK4 2443,180758
#define GPIO_LCKR_LCK5 2444,180817
#define GPIO_LCKR_LCK6 2445,180876
#define GPIO_LCKR_LCK7 2446,180935
#define GPIO_LCKR_LCK8 2447,180994
#define GPIO_LCKR_LCK9 2448,181053
#define GPIO_LCKR_LCK10 2449,181112
#define GPIO_LCKR_LCK11 2450,181171
#define GPIO_LCKR_LCK12 2451,181230
#define GPIO_LCKR_LCK13 2452,181289
#define GPIO_LCKR_LCK14 2453,181348
#define GPIO_LCKR_LCK15 2454,181407
#define GPIO_LCKR_LCKK 2455,181466
#define GPIO_AFRL_AFRL0 2458,181609
#define GPIO_AFRL_AFRL1 2459,181668
#define GPIO_AFRL_AFRL2 2460,181727
#define GPIO_AFRL_AFRL3 2461,181786
#define GPIO_AFRL_AFRL4 2462,181845
#define GPIO_AFRL_AFRL5 2463,181904
#define GPIO_AFRL_AFRL6 2464,181963
#define GPIO_AFRL_AFRL7 2465,182022
#define GPIO_AFRH_AFRH0 2468,182165
#define GPIO_AFRH_AFRH1 2469,182224
#define GPIO_AFRH_AFRH2 2470,182283
#define GPIO_AFRH_AFRH3 2471,182342
#define GPIO_AFRH_AFRH4 2472,182401
#define GPIO_AFRH_AFRH5 2473,182460
#define GPIO_AFRH_AFRH6 2474,182519
#define GPIO_AFRH_AFRH7 2475,182578
#define GPIO_BRR_BR_0 2478,182721
#define GPIO_BRR_BR_1 2479,182780
#define GPIO_BRR_BR_2 2480,182839
#define GPIO_BRR_BR_3 2481,182898
#define GPIO_BRR_BR_4 2482,182957
#define GPIO_BRR_BR_5 2483,183016
#define GPIO_BRR_BR_6 2484,183075
#define GPIO_BRR_BR_7 2485,183134
#define GPIO_BRR_BR_8 2486,183193
#define GPIO_BRR_BR_9 2487,183252
#define GPIO_BRR_BR_10 2488,183311
#define GPIO_BRR_BR_11 2489,183370
#define GPIO_BRR_BR_12 2490,183429
#define GPIO_BRR_BR_13 2491,183488
#define GPIO_BRR_BR_14 2492,183547
#define GPIO_BRR_BR_15 2493,183606
#define  I2C_CR1_PE 2501,184158
#define  I2C_CR1_TXIE 2502,184260
#define  I2C_CR1_RXIE 2503,184364
#define  I2C_CR1_ADDRIE 2504,184468
#define  I2C_CR1_NACKIE 2505,184583
#define  I2C_CR1_STOPIE 2506,184698
#define  I2C_CR1_TCIE 2507,184814
#define  I2C_CR1_ERRIE 2508,184933
#define  I2C_CR1_DNF 2509,185041
#define  I2C_CR1_ANFOFF 2510,185146
#define  I2C_CR1_SWRST 2511,185254
#define  I2C_CR1_TXDMAEN 2512,185353
#define  I2C_CR1_RXDMAEN 2513,185470
#define  I2C_CR1_SBC 2514,185584
#define  I2C_CR1_NOSTRETCH 2515,185687
#define  I2C_CR1_WUPEN 2516,185796
#define  I2C_CR1_GCEN 2517,185904
#define  I2C_CR1_SMBHEN 2518,186008
#define  I2C_CR1_SMBDEN 2519,186118
#define  I2C_CR1_ALERTEN 2520,186238
#define  I2C_CR1_PECEN 2521,186341
#define I2C_CR1_DFN 2524,186460
#define  I2C_CR2_SADD 2527,186576
#define  I2C_CR2_RD_WRN 2528,186688
#define  I2C_CR2_ADD10 2529,186805
#define  I2C_CR2_HEAD10R 2530,186926
#define  I2C_CR2_START 2531,187066
#define  I2C_CR2_STOP 2532,187167
#define  I2C_CR2_NACK 2533,187281
#define  I2C_CR2_NBYTES 2534,187394
#define  I2C_CR2_RELOAD 2535,187494
#define  I2C_CR2_AUTOEND 2536,187597
#define  I2C_CR2_PECBYTE 2537,187714
#define  I2C_OAR1_OA1 2540,187908
#define  I2C_OAR1_OA1MODE 2541,188016
#define  I2C_OAR1_OA1EN 2542,188126
#define  I2C_OAR2_OA2 2545,188315
#define  I2C_OAR2_OA2MSK 2546,188446
#define  I2C_OAR2_OA2NOMASK 2547,188577
#define  I2C_OAR2_OA2MASK01 2548,188708
#define  I2C_OAR2_OA2MASK02 2549,188839
#define  I2C_OAR2_OA2MASK03 2550,188970
#define  I2C_OAR2_OA2MASK04 2551,189101
#define  I2C_OAR2_OA2MASK05 2552,189232
#define  I2C_OAR2_OA2MASK06 2553,189363
#define  I2C_OAR2_OA2MASK07 2554,189494
#define  I2C_OAR2_OA2EN 2555,189625
#define  I2C_TIMINGR_SCLL 2558,189840
#define  I2C_TIMINGR_SCLH 2559,189953
#define  I2C_TIMINGR_SDADEL 2560,190067
#define  I2C_TIMINGR_SCLDEL 2561,190166
#define  I2C_TIMINGR_PRESC 2562,190266
#define  I2C_TIMEOUTR_TIMEOUTA 2565,190452
#define  I2C_TIMEOUTR_TIDLE 2566,190550
#define  I2C_TIMEOUTR_TIMOUTEN 2567,190663
#define  I2C_TIMEOUTR_TIMEOUTB 2568,190768
#define  I2C_TIMEOUTR_TEXTEN 2569,190865
#define  I2C_ISR_TXE 2572,191063
#define  I2C_ISR_TXIS 2573,191176
#define  I2C_ISR_RXNE 2574,191286
#define  I2C_ISR_ADDR 2575,191402
#define  I2C_ISR_NACKF 2576,191514
#define  I2C_ISR_STOPF 2577,191617
#define  I2C_ISR_TC 2578,191721
#define  I2C_ISR_TCR 2579,191837
#define  I2C_ISR_BERR 2580,191946
#define  I2C_ISR_ARLO 2581,192040
#define  I2C_ISR_OVR 2582,192141
#define  I2C_ISR_PECERR 2583,192242
#define  I2C_ISR_TIMEOUT 2584,192349
#define  I2C_ISR_ALERT 2585,192464
#define  I2C_ISR_BUSY 2586,192560
#define  I2C_ISR_DIR 2587,192653
#define  I2C_ISR_ADDCODE 2588,192769
#define  I2C_ICR_ADDRCF 2591,192969
#define  I2C_ICR_NACKCF 2592,193080
#define  I2C_ICR_STOPCF 2593,193180
#define  I2C_ICR_BERRCF 2594,193290
#define  I2C_ICR_ARLOCF 2595,193395
#define  I2C_ICR_OVRCF 2596,193507
#define  I2C_ICR_PECCF 2597,193619
#define  I2C_ICR_TIMOUTCF 2598,193724
#define  I2C_ICR_ALERTCF 2599,193827
#define  I2C_PECR_PEC 2602,194012
#define  I2C_RXDR_RXDATA 2605,194194
#define  I2C_TXDR_TXDATA 2608,194382
#define  IWDG_KR_KEY 2617,194982
#define  IWDG_PR_PR 2620,195185
#define  IWDG_PR_PR_0 2621,195297
#define  IWDG_PR_PR_1 2622,195387
#define  IWDG_PR_PR_2 2623,195477
#define  IWDG_RLR_RL 2626,195651
#define  IWDG_SR_PVU 2629,195849
#define  IWDG_SR_RVU 2630,195965
#define  IWDG_SR_WVU 2631,196086
#define  IWDG_WINR_WIN 2634,196291
#define  PWR_CR_LPDS 2642,196899
#define  PWR_CR_PDDS 2643,197000
#define  PWR_CR_CWUF 2644,197102
#define  PWR_CR_CSBF 2645,197201
#define  PWR_CR_DBP 2647,197303
#define  PWR_CSR_WUF 2650,197507
#define  PWR_CSR_SBF 2651,197600
#define  PWR_CSR_VREFINTRDYF 2652,197694
#define  PWR_CSR_EWUP1 2654,197825
#define  PWR_CSR_EWUP2 2655,197924
#define  PWR_CSR_EWUP3 2656,198023
#define  RCC_CR_HSION 2664,198616
#define  RCC_CR_HSIRDY 2665,198685
#define  RCC_CR_HSITRIM 2667,198756
#define  RCC_CR_HSITRIM_0 2668,198825
#define  RCC_CR_HSITRIM_1 2669,198906
#define  RCC_CR_HSITRIM_2 2670,198987
#define  RCC_CR_HSITRIM_3 2671,199068
#define  RCC_CR_HSITRIM_4 2672,199149
#define  RCC_CR_HSICAL 2674,199232
#define  RCC_CR_HSICAL_0 2675,199301
#define  RCC_CR_HSICAL_1 2676,199382
#define  RCC_CR_HSICAL_2 2677,199463
#define  RCC_CR_HSICAL_3 2678,199544
#define  RCC_CR_HSICAL_4 2679,199625
#define  RCC_CR_HSICAL_5 2680,199706
#define  RCC_CR_HSICAL_6 2681,199787
#define  RCC_CR_HSICAL_7 2682,199868
#define  RCC_CR_HSEON 2684,199951
#define  RCC_CR_HSERDY 2685,200020
#define  RCC_CR_HSEBYP 2686,200089
#define  RCC_CR_CSSON 2687,200158
#define  RCC_CR_PLLON 2688,200227
#define  RCC_CR_PLLRDY 2689,200296
#define  RCC_CFGR_SW 2693,200475
#define  RCC_CFGR_SW_0 2694,200594
#define  RCC_CFGR_SW_1 2695,200684
#define  RCC_CFGR_SW_HSI 2697,200776
#define  RCC_CFGR_SW_HSE 2698,200889
#define  RCC_CFGR_SW_PLL 2699,201002
#define  RCC_CFGR_SWS 2702,201144
#define  RCC_CFGR_SWS_0 2703,201271
#define  RCC_CFGR_SWS_1 2704,201361
#define  RCC_CFGR_SWS_HSI 2706,201453
#define  RCC_CFGR_SWS_HSE 2707,201573
#define  RCC_CFGR_SWS_PLL 2708,201693
#define  RCC_CFGR_HPRE 2711,201832
#define  RCC_CFGR_HPRE_0 2712,201947
#define  RCC_CFGR_HPRE_1 2713,202037
#define  RCC_CFGR_HPRE_2 2714,202127
#define  RCC_CFGR_HPRE_3 2715,202217
#define  RCC_CFGR_HPRE_DIV1 2717,202309
#define  RCC_CFGR_HPRE_DIV2 2718,202412
#define  RCC_CFGR_HPRE_DIV4 2719,202516
#define  RCC_CFGR_HPRE_DIV8 2720,202620
#define  RCC_CFGR_HPRE_DIV16 2721,202724
#define  RCC_CFGR_HPRE_DIV64 2722,202829
#define  RCC_CFGR_HPRE_DIV128 2723,202934
#define  RCC_CFGR_HPRE_DIV256 2724,203040
#define  RCC_CFGR_HPRE_DIV512 2725,203146
#define  RCC_CFGR_PPRE1 2728,203283
#define  RCC_CFGR_PPRE1_0 2729,203399
#define  RCC_CFGR_PPRE1_1 2730,203489
#define  RCC_CFGR_PPRE1_2 2731,203579
#define  RCC_CFGR_PPRE1_DIV1 2733,203671
#define  RCC_CFGR_PPRE1_DIV2 2734,203772
#define  RCC_CFGR_PPRE1_DIV4 2735,203874
#define  RCC_CFGR_PPRE1_DIV8 2736,203976
#define  RCC_CFGR_PPRE1_DIV16 2737,204078
#define  RCC_CFGR_PPRE2 2740,204212
#define  RCC_CFGR_PPRE2_0 2741,204328
#define  RCC_CFGR_PPRE2_1 2742,204418
#define  RCC_CFGR_PPRE2_2 2743,204508
#define  RCC_CFGR_PPRE2_DIV1 2745,204600
#define  RCC_CFGR_PPRE2_DIV2 2746,204701
#define  RCC_CFGR_PPRE2_DIV4 2747,204803
#define  RCC_CFGR_PPRE2_DIV8 2748,204905
#define  RCC_CFGR_PPRE2_DIV16 2749,205007
#define  RCC_CFGR_PLLSRC 2751,205112
#define  RCC_CFGR_PLLSRC_HSI_DIV2 2752,205219
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 2753,205361
#define  RCC_CFGR_PLLXTPRE 2755,205499
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 2756,205609
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 2757,205736
#define  RCC_CFGR_PLLMUL 2760,205896
#define  RCC_CFGR_PLLMUL_0 2761,206025
#define  RCC_CFGR_PLLMUL_1 2762,206115
#define  RCC_CFGR_PLLMUL_2 2763,206205
#define  RCC_CFGR_PLLMUL_3 2764,206295
#define  RCC_CFGR_PLLMUL2 2766,206387
#define  RCC_CFGR_PLLMUL3 2767,206489
#define  RCC_CFGR_PLLMUL4 2768,206591
#define  RCC_CFGR_PLLMUL5 2769,206693
#define  RCC_CFGR_PLLMUL6 2770,206795
#define  RCC_CFGR_PLLMUL7 2771,206897
#define  RCC_CFGR_PLLMUL8 2772,206999
#define  RCC_CFGR_PLLMUL9 2773,207101
#define  RCC_CFGR_PLLMUL10 2774,207203
#define  RCC_CFGR_PLLMUL11 2775,207305
#define  RCC_CFGR_PLLMUL12 2776,207408
#define  RCC_CFGR_PLLMUL13 2777,207511
#define  RCC_CFGR_PLLMUL14 2778,207614
#define  RCC_CFGR_PLLMUL15 2779,207717
#define  RCC_CFGR_PLLMUL16 2780,207820
#define  RCC_CFGR_I2SSRC 2783,207952
#define  RCC_CFGR_I2SSRC_SYSCLK 2785,208074
#define  RCC_CFGR_I2SSRC_EXT 2786,208200
#define  RCC_CFGR_MCO 2789,208357
#define  RCC_CFGR_MCO_0 2790,208486
#define  RCC_CFGR_MCO_1 2791,208576
#define  RCC_CFGR_MCO_2 2792,208666
#define  RCC_CFGR_MCO_NOCLOCK 2794,208758
#define  RCC_CFGR_MCO_LSI 2795,208851
#define  RCC_CFGR_MCO_LSE 2796,208968
#define  RCC_CFGR_MCO_SYSCLK 2797,209085
#define  RCC_CFGR_MCO_HSI 2798,209205
#define  RCC_CFGR_MCO_HSE 2799,209322
#define  RCC_CFGR_MCO_PLL 2800,209440
#define  RCC_CFGR_MCOPRE 2802,209572
#define  RCC_CFGR_MCOPRE_0 2803,209714
#define  RCC_CFGR_MCOPRE_1 2804,209804
#define  RCC_CFGR_MCOPRE_2 2805,209894
#define  RCC_CFGR_PLLNODIV 2807,209986
#define  RCC_CIR_LSIRDYF 2810,210181
#define  RCC_CIR_LSERDYF 2811,210290
#define  RCC_CIR_HSIRDYF 2812,210399
#define  RCC_CIR_HSERDYF 2813,210508
#define  RCC_CIR_PLLRDYF 2814,210617
#define  RCC_CIR_CSSF 2815,210726
#define  RCC_CIR_LSIRDYIE 2816,210847
#define  RCC_CIR_LSERDYIE 2817,210958
#define  RCC_CIR_HSIRDYIE 2818,211069
#define  RCC_CIR_HSERDYIE 2819,211180
#define  RCC_CIR_PLLRDYIE 2820,211291
#define  RCC_CIR_LSIRDYC 2821,211402
#define  RCC_CIR_LSERDYC 2822,211512
#define  RCC_CIR_HSIRDYC 2823,211622
#define  RCC_CIR_HSERDYC 2824,211732
#define  RCC_CIR_PLLRDYC 2825,211842
#define  RCC_CIR_CSSC 2826,211952
#define  RCC_APB2RSTR_SYSCFGRST 2829,212159
#define  RCC_APB2RSTR_TIM1RST 2830,212256
#define  RCC_APB2RSTR_USART1RST 2831,212351
#define  RCC_APB2RSTR_TIM15RST 2832,212448
#define  RCC_APB2RSTR_TIM16RST 2833,212544
#define  RCC_APB2RSTR_TIM17RST 2834,212640
#define  RCC_APB1RSTR_TIM2RST 2837,212822
#define  RCC_APB1RSTR_TIM6RST 2838,212920
#define  RCC_APB1RSTR_WWDGRST 2839,213018
#define  RCC_APB1RSTR_SPI2RST 2840,213124
#define  RCC_APB1RSTR_SPI3RST 2841,213219
#define  RCC_APB1RSTR_USART2RST 2842,213314
#define  RCC_APB1RSTR_USART3RST 2843,213412
#define  RCC_APB1RSTR_I2C1RST 2844,213510
#define  RCC_APB1RSTR_I2C2RST 2845,213606
#define  RCC_APB1RSTR_PWRRST 2846,213702
#define  RCC_APB1RSTR_DAC1RST 2847,213796
#define  RCC_APB1RSTR_I2C3RST 2848,213892
#define  RCC_AHBENR_DMA1EN 2851,214072
#define  RCC_AHBENR_SRAMEN 2852,214174
#define  RCC_AHBENR_FLITFEN 2853,214286
#define  RCC_AHBENR_CRCEN 2854,214389
#define  RCC_AHBENR_GPIOAEN 2855,214490
#define  RCC_AHBENR_GPIOBEN 2856,214593
#define  RCC_AHBENR_GPIOCEN 2857,214696
#define  RCC_AHBENR_GPIODEN 2858,214799
#define  RCC_AHBENR_GPIOFEN 2859,214902
#define  RCC_AHBENR_TSCEN 2860,215005
#define  RCC_AHBENR_ADC1EN 2861,215105
#define  RCC_APB2ENR_SYSCFGEN 2864,215290
#define  RCC_APB2ENR_TIM1EN 2865,215394
#define  RCC_APB2ENR_USART1EN 2866,215496
#define  RCC_APB2ENR_TIM15EN 2867,215600
#define  RCC_APB2ENR_TIM16EN 2868,215703
#define  RCC_APB2ENR_TIM17EN 2869,215806
#define  RCC_APB1ENR_TIM2EN 2872,215994
#define  RCC_APB1ENR_TIM6EN 2873,216099
#define  RCC_APB1ENR_WWDGEN 2874,216204
#define  RCC_APB1ENR_SPI2EN 2875,216317
#define  RCC_APB1ENR_SPI3EN 2876,216419
#define  RCC_APB1ENR_USART2EN 2877,216521
#define  RCC_APB1ENR_USART3EN 2878,216626
#define  RCC_APB1ENR_I2C1EN 2879,216731
#define  RCC_APB1ENR_I2C2EN 2880,216834
#define  RCC_APB1ENR_PWREN 2881,216937
#define  RCC_APB1ENR_DAC1EN 2882,217038
#define  RCC_APB1ENR_I2C3EN 2883,217141
#define  RCC_BDCR_LSE 2886,217328
#define  RCC_BDCR_LSEON 2887,217453
#define  RCC_BDCR_LSERDY 2888,217574
#define  RCC_BDCR_LSEBYP 2889,217694
#define  RCC_BDCR_LSEDRV 2891,217817
#define  RCC_BDCR_LSEDRV_0 2892,217946
#define  RCC_BDCR_LSEDRV_1 2893,218036
#define  RCC_BDCR_RTCSEL 2895,218128
#define  RCC_BDCR_RTCSEL_0 2896,218258
#define  RCC_BDCR_RTCSEL_1 2897,218348
#define  RCC_BDCR_RTCSEL_NOCLOCK 2900,218467
#define  RCC_BDCR_RTCSEL_LSE 2901,218560
#define  RCC_BDCR_RTCSEL_LSI 2902,218683
#define  RCC_BDCR_RTCSEL_HSE 2903,218806
#define  RCC_BDCR_RTCEN 2905,218945
#define  RCC_BDCR_BDRST 2906,219046
#define  RCC_CSR_LSION 2909,219244
#define  RCC_CSR_LSIRDY 2910,219365
#define  RCC_CSR_RMVF 2911,219485
#define  RCC_CSR_OBLRSTF 2912,219587
#define  RCC_CSR_PINRSTF 2913,219686
#define  RCC_CSR_PORRSTF 2914,219785
#define  RCC_CSR_SFTRSTF 2915,219888
#define  RCC_CSR_IWDGRSTF 2916,219992
#define  RCC_CSR_WWDGRSTF 2917,220108
#define  RCC_CSR_LPWRRSTF 2918,220219
#define  RCC_AHBRSTR_GPIOARST 2921,220408
#define  RCC_AHBRSTR_GPIOBRST 2922,220505
#define  RCC_AHBRSTR_GPIOCRST 2923,220602
#define  RCC_AHBRSTR_GPIODRST 2924,220699
#define  RCC_AHBRSTR_GPIOFRST 2925,220796
#define  RCC_AHBRSTR_TSCRST 2926,220893
#define  RCC_AHBRSTR_ADC1RST 2927,220988
#define  RCC_CFGR2_PREDIV 2931,221198
#define  RCC_CFGR2_PREDIV_0 2932,221299
#define  RCC_CFGR2_PREDIV_1 2933,221389
#define  RCC_CFGR2_PREDIV_2 2934,221479
#define  RCC_CFGR2_PREDIV_3 2935,221569
#define  RCC_CFGR2_PREDIV_DIV1 2937,221661
#define  RCC_CFGR2_PREDIV_DIV2 2938,221776
#define  RCC_CFGR2_PREDIV_DIV3 2939,221892
#define  RCC_CFGR2_PREDIV_DIV4 2940,222008
#define  RCC_CFGR2_PREDIV_DIV5 2941,222124
#define  RCC_CFGR2_PREDIV_DIV6 2942,222240
#define  RCC_CFGR2_PREDIV_DIV7 2943,222356
#define  RCC_CFGR2_PREDIV_DIV8 2944,222472
#define  RCC_CFGR2_PREDIV_DIV9 2945,222588
#define  RCC_CFGR2_PREDIV_DIV10 2946,222704
#define  RCC_CFGR2_PREDIV_DIV11 2947,222821
#define  RCC_CFGR2_PREDIV_DIV12 2948,222938
#define  RCC_CFGR2_PREDIV_DIV13 2949,223055
#define  RCC_CFGR2_PREDIV_DIV14 2950,223172
#define  RCC_CFGR2_PREDIV_DIV15 2951,223289
#define  RCC_CFGR2_PREDIV_DIV16 2952,223406
#define  RCC_CFGR2_ADC1PRES 2955,223557
#define  RCC_CFGR2_ADC1PRES_0 2956,223660
#define  RCC_CFGR2_ADC1PRES_1 2957,223750
#define  RCC_CFGR2_ADC1PRES_2 2958,223840
#define  RCC_CFGR2_ADC1PRES_3 2959,223930
#define  RCC_CFGR2_ADC1PRES_4 2960,224020
#define  RCC_CFGR2_ADC1PRES_NO 2962,224112
#define  RCC_CFGR2_ADC1PRES_DIV1 2963,224240
#define  RCC_CFGR2_ADC1PRES_DIV2 2964,224352
#define  RCC_CFGR2_ADC1PRES_DIV4 2965,224464
#define  RCC_CFGR2_ADC1PRES_DIV6 2966,224576
#define  RCC_CFGR2_ADC1PRES_DIV8 2967,224688
#define  RCC_CFGR2_ADC1PRES_DIV10 2968,224800
#define  RCC_CFGR2_ADC1PRES_DIV12 2969,224913
#define  RCC_CFGR2_ADC1PRES_DIV16 2970,225026
#define  RCC_CFGR2_ADC1PRES_DIV32 2971,225139
#define  RCC_CFGR2_ADC1PRES_DIV64 2972,225252
#define  RCC_CFGR2_ADC1PRES_DIV128 2973,225365
#define  RCC_CFGR2_ADC1PRES_DIV256 2974,225479
#define  RCC_CFGR3_USART1SW 2977,225677
#define  RCC_CFGR3_USART1SW_0 2978,225780
#define  RCC_CFGR3_USART1SW_1 2979,225870
#define  RCC_CFGR3_USART1SW_PCLK1 2981,225962
#define  RCC_CFGR3_USART1SW_SYSCLK 2982,226086
#define  RCC_CFGR3_USART1SW_LSE 2983,226215
#define  RCC_CFGR3_USART1SW_HSI 2984,226348
#define  RCC_CFGR3_USART1SW_PCLK 2986,226503
#define  RCC_CFGR3_I2CSW 2988,226576
#define  RCC_CFGR3_I2C1SW 2989,226671
#define  RCC_CFGR3_I2C2SW 2990,226767
#define  RCC_CFGR3_I2C3SW 2991,226863
#define  RCC_CFGR3_I2C1SW_HSI 2993,226961
#define  RCC_CFGR3_I2C1SW_SYSCLK 2994,227092
#define  RCC_CFGR3_I2C2SW_HSI 2995,227219
#define  RCC_CFGR3_I2C2SW_SYSCLK 2996,227350
#define  RCC_CFGR3_I2C3SW_HSI 2997,227477
#define  RCC_CFGR3_I2C3SW_SYSCLK 2998,227608
#define  RCC_CFGR3_TIMSW 3000,227737
#define  RCC_CFGR3_TIM1SW 3001,227832
#define  RCC_CFGR3_TIM15SW 3002,227928
#define  RCC_CFGR3_TIM16SW 3003,228025
#define  RCC_CFGR3_TIM17SW 3004,228122
#define  RCC_CFGR3_TIM1SW_HCLK 3005,228219
#define  RCC_CFGR3_TIM1SW_PLL 3006,228334
#define  RCC_CFGR3_TIM15SW_HCLK 3007,228454
#define  RCC_CFGR3_TIM15SW_PLL 3008,228570
#define  RCC_CFGR3_TIM16SW_HCLK 3009,228691
#define  RCC_CFGR3_TIM16SW_PLL 3010,228807
#define  RCC_CFGR3_TIM17SW_HCLK 3011,228928
#define  RCC_CFGR3_TIM17SW_PLL 3012,229044
#define  RCC_CFGR3_USART2SW 3014,229167
#define  RCC_CFGR3_USART2SW_0 3015,229270
#define  RCC_CFGR3_USART2SW_1 3016,229360
#define  RCC_CFGR3_USART2SW_PCLK 3018,229452
#define  RCC_CFGR3_USART2SW_SYSCLK 3019,229576
#define  RCC_CFGR3_USART2SW_LSE 3020,229705
#define  RCC_CFGR3_USART2SW_HSI 3021,229838
#define  RCC_CFGR3_USART3SW 3023,229973
#define  RCC_CFGR3_USART3SW_0 3024,230076
#define  RCC_CFGR3_USART3SW_1 3025,230166
#define  RCC_CFGR3_USART3SW_PCLK 3027,230258
#define  RCC_CFGR3_USART3SW_SYSCLK 3028,230382
#define  RCC_CFGR3_USART3SW_LSE 3029,230511
#define  RCC_CFGR3_USART3SW_HSI 3030,230644
#define RTC_TR_PM 3038,231271
#define RTC_TR_HT 3039,231340
#define RTC_TR_HT_0 3040,231409
#define RTC_TR_HT_1 3041,231478
#define RTC_TR_HU 3042,231547
#define RTC_TR_HU_0 3043,231616
#define RTC_TR_HU_1 3044,231685
#define RTC_TR_HU_2 3045,231754
#define RTC_TR_HU_3 3046,231823
#define RTC_TR_MNT 3047,231892
#define RTC_TR_MNT_0 3048,231961
#define RTC_TR_MNT_1 3049,232030
#define RTC_TR_MNT_2 3050,232099
#define RTC_TR_MNU 3051,232168
#define RTC_TR_MNU_0 3052,232237
#define RTC_TR_MNU_1 3053,232306
#define RTC_TR_MNU_2 3054,232375
#define RTC_TR_MNU_3 3055,232444
#define RTC_TR_ST 3056,232513
#define RTC_TR_ST_0 3057,232582
#define RTC_TR_ST_1 3058,232651
#define RTC_TR_ST_2 3059,232720
#define RTC_TR_SU 3060,232789
#define RTC_TR_SU_0 3061,232858
#define RTC_TR_SU_1 3062,232927
#define RTC_TR_SU_2 3063,232996
#define RTC_TR_SU_3 3064,233065
#define RTC_DR_YT 3067,233218
#define RTC_DR_YT_0 3068,233287
#define RTC_DR_YT_1 3069,233356
#define RTC_DR_YT_2 3070,233425
#define RTC_DR_YT_3 3071,233494
#define RTC_DR_YU 3072,233563
#define RTC_DR_YU_0 3073,233632
#define RTC_DR_YU_1 3074,233701
#define RTC_DR_YU_2 3075,233770
#define RTC_DR_YU_3 3076,233839
#define RTC_DR_WDU 3077,233908
#define RTC_DR_WDU_0 3078,233977
#define RTC_DR_WDU_1 3079,234046
#define RTC_DR_WDU_2 3080,234115
#define RTC_DR_MT 3081,234184
#define RTC_DR_MU 3082,234253
#define RTC_DR_MU_0 3083,234322
#define RTC_DR_MU_1 3084,234391
#define RTC_DR_MU_2 3085,234460
#define RTC_DR_MU_3 3086,234529
#define RTC_DR_DT 3087,234598
#define RTC_DR_DT_0 3088,234667
#define RTC_DR_DT_1 3089,234736
#define RTC_DR_DU 3090,234805
#define RTC_DR_DU_0 3091,234874
#define RTC_DR_DU_1 3092,234943
#define RTC_DR_DU_2 3093,235012
#define RTC_DR_DU_3 3094,235081
#define RTC_CR_COE 3097,235234
#define RTC_CR_OSEL 3098,235303
#define RTC_CR_OSEL_0 3099,235372
#define RTC_CR_OSEL_1 3100,235441
#define RTC_CR_POL 3101,235510
#define RTC_CR_COSEL 3102,235579
#define RTC_CR_BCK 3103,235648
#define RTC_CR_SUB1H 3104,235717
#define RTC_CR_ADD1H 3105,235786
#define RTC_CR_TSIE 3106,235855
#define RTC_CR_WUTIE 3107,235924
#define RTC_CR_ALRBIE 3108,235993
#define RTC_CR_ALRAIE 3109,236062
#define RTC_CR_TSE 3110,236131
#define RTC_CR_WUTE 3111,236200
#define RTC_CR_ALRBE 3112,236269
#define RTC_CR_ALRAE 3113,236338
#define RTC_CR_FMT 3114,236407
#define RTC_CR_BYPSHAD 3115,236476
#define RTC_CR_REFCKON 3116,236545
#define RTC_CR_TSEDGE 3117,236614
#define RTC_CR_WUCKSEL 3118,236683
#define RTC_CR_WUCKSEL_0 3119,236752
#define RTC_CR_WUCKSEL_1 3120,236821
#define RTC_CR_WUCKSEL_2 3121,236890
#define RTC_ISR_RECALPF 3124,237043
#define RTC_ISR_TAMP3F 3125,237112
#define RTC_ISR_TAMP2F 3126,237181
#define RTC_ISR_TAMP1F 3127,237250
#define RTC_ISR_TSOVF 3128,237319
#define RTC_ISR_TSF 3129,237388
#define RTC_ISR_WUTF 3130,237457
#define RTC_ISR_ALRBF 3131,237526
#define RTC_ISR_ALRAF 3132,237595
#define RTC_ISR_INIT 3133,237664
#define RTC_ISR_INITF 3134,237733
#define RTC_ISR_RSF 3135,237802
#define RTC_ISR_INITS 3136,237871
#define RTC_ISR_SHPF 3137,237940
#define RTC_ISR_WUTWF 3138,238009
#define RTC_ISR_ALRBWF 3139,238078
#define RTC_ISR_ALRAWF 3140,238147
#define RTC_PRER_PREDIV_A 3143,238300
#define RTC_PRER_PREDIV_S 3144,238369
#define RTC_WUTR_WUT 3147,238522
#define RTC_ALRMAR_MSK4 3150,238675
#define RTC_ALRMAR_WDSEL 3151,238744
#define RTC_ALRMAR_DT 3152,238813
#define RTC_ALRMAR_DT_0 3153,238882
#define RTC_ALRMAR_DT_1 3154,238951
#define RTC_ALRMAR_DU 3155,239020
#define RTC_ALRMAR_DU_0 3156,239089
#define RTC_ALRMAR_DU_1 3157,239158
#define RTC_ALRMAR_DU_2 3158,239227
#define RTC_ALRMAR_DU_3 3159,239296
#define RTC_ALRMAR_MSK3 3160,239365
#define RTC_ALRMAR_PM 3161,239434
#define RTC_ALRMAR_HT 3162,239503
#define RTC_ALRMAR_HT_0 3163,239572
#define RTC_ALRMAR_HT_1 3164,239641
#define RTC_ALRMAR_HU 3165,239710
#define RTC_ALRMAR_HU_0 3166,239779
#define RTC_ALRMAR_HU_1 3167,239848
#define RTC_ALRMAR_HU_2 3168,239917
#define RTC_ALRMAR_HU_3 3169,239986
#define RTC_ALRMAR_MSK2 3170,240055
#define RTC_ALRMAR_MNT 3171,240124
#define RTC_ALRMAR_MNT_0 3172,240193
#define RTC_ALRMAR_MNT_1 3173,240262
#define RTC_ALRMAR_MNT_2 3174,240331
#define RTC_ALRMAR_MNU 3175,240400
#define RTC_ALRMAR_MNU_0 3176,240469
#define RTC_ALRMAR_MNU_1 3177,240538
#define RTC_ALRMAR_MNU_2 3178,240607
#define RTC_ALRMAR_MNU_3 3179,240676
#define RTC_ALRMAR_MSK1 3180,240745
#define RTC_ALRMAR_ST 3181,240814
#define RTC_ALRMAR_ST_0 3182,240883
#define RTC_ALRMAR_ST_1 3183,240952
#define RTC_ALRMAR_ST_2 3184,241021
#define RTC_ALRMAR_SU 3185,241090
#define RTC_ALRMAR_SU_0 3186,241159
#define RTC_ALRMAR_SU_1 3187,241228
#define RTC_ALRMAR_SU_2 3188,241297
#define RTC_ALRMAR_SU_3 3189,241366
#define RTC_ALRMBR_MSK4 3192,241519
#define RTC_ALRMBR_WDSEL 3193,241588
#define RTC_ALRMBR_DT 3194,241657
#define RTC_ALRMBR_DT_0 3195,241726
#define RTC_ALRMBR_DT_1 3196,241795
#define RTC_ALRMBR_DU 3197,241864
#define RTC_ALRMBR_DU_0 3198,241933
#define RTC_ALRMBR_DU_1 3199,242002
#define RTC_ALRMBR_DU_2 3200,242071
#define RTC_ALRMBR_DU_3 3201,242140
#define RTC_ALRMBR_MSK3 3202,242209
#define RTC_ALRMBR_PM 3203,242278
#define RTC_ALRMBR_HT 3204,242347
#define RTC_ALRMBR_HT_0 3205,242416
#define RTC_ALRMBR_HT_1 3206,242485
#define RTC_ALRMBR_HU 3207,242554
#define RTC_ALRMBR_HU_0 3208,242623
#define RTC_ALRMBR_HU_1 3209,242692
#define RTC_ALRMBR_HU_2 3210,242761
#define RTC_ALRMBR_HU_3 3211,242830
#define RTC_ALRMBR_MSK2 3212,242899
#define RTC_ALRMBR_MNT 3213,242968
#define RTC_ALRMBR_MNT_0 3214,243037
#define RTC_ALRMBR_MNT_1 3215,243106
#define RTC_ALRMBR_MNT_2 3216,243175
#define RTC_ALRMBR_MNU 3217,243244
#define RTC_ALRMBR_MNU_0 3218,243313
#define RTC_ALRMBR_MNU_1 3219,243382
#define RTC_ALRMBR_MNU_2 3220,243451
#define RTC_ALRMBR_MNU_3 3221,243520
#define RTC_ALRMBR_MSK1 3222,243589
#define RTC_ALRMBR_ST 3223,243658
#define RTC_ALRMBR_ST_0 3224,243727
#define RTC_ALRMBR_ST_1 3225,243796
#define RTC_ALRMBR_ST_2 3226,243865
#define RTC_ALRMBR_SU 3227,243934
#define RTC_ALRMBR_SU_0 3228,244003
#define RTC_ALRMBR_SU_1 3229,244072
#define RTC_ALRMBR_SU_2 3230,244141
#define RTC_ALRMBR_SU_3 3231,244210
#define RTC_WPR_KEY 3234,244363
#define RTC_SSR_SS 3237,244516
#define RTC_SHIFTR_SUBFS 3240,244669
#define RTC_SHIFTR_ADD1S 3241,244738
#define RTC_TSTR_PM 3244,244891
#define RTC_TSTR_HT 3245,244960
#define RTC_TSTR_HT_0 3246,245029
#define RTC_TSTR_HT_1 3247,245098
#define RTC_TSTR_HU 3248,245167
#define RTC_TSTR_HU_0 3249,245236
#define RTC_TSTR_HU_1 3250,245305
#define RTC_TSTR_HU_2 3251,245374
#define RTC_TSTR_HU_3 3252,245443
#define RTC_TSTR_MNT 3253,245512
#define RTC_TSTR_MNT_0 3254,245581
#define RTC_TSTR_MNT_1 3255,245650
#define RTC_TSTR_MNT_2 3256,245719
#define RTC_TSTR_MNU 3257,245788
#define RTC_TSTR_MNU_0 3258,245857
#define RTC_TSTR_MNU_1 3259,245926
#define RTC_TSTR_MNU_2 3260,245995
#define RTC_TSTR_MNU_3 3261,246064
#define RTC_TSTR_ST 3262,246133
#define RTC_TSTR_ST_0 3263,246202
#define RTC_TSTR_ST_1 3264,246271
#define RTC_TSTR_ST_2 3265,246340
#define RTC_TSTR_SU 3266,246409
#define RTC_TSTR_SU_0 3267,246478
#define RTC_TSTR_SU_1 3268,246547
#define RTC_TSTR_SU_2 3269,246616
#define RTC_TSTR_SU_3 3270,246685
#define RTC_TSDR_WDU 3273,246838
#define RTC_TSDR_WDU_0 3274,246907
#define RTC_TSDR_WDU_1 3275,246976
#define RTC_TSDR_WDU_2 3276,247045
#define RTC_TSDR_MT 3277,247114
#define RTC_TSDR_MU 3278,247183
#define RTC_TSDR_MU_0 3279,247252
#define RTC_TSDR_MU_1 3280,247321
#define RTC_TSDR_MU_2 3281,247390
#define RTC_TSDR_MU_3 3282,247459
#define RTC_TSDR_DT 3283,247528
#define RTC_TSDR_DT_0 3284,247597
#define RTC_TSDR_DT_1 3285,247666
#define RTC_TSDR_DU 3286,247735
#define RTC_TSDR_DU_0 3287,247804
#define RTC_TSDR_DU_1 3288,247873
#define RTC_TSDR_DU_2 3289,247942
#define RTC_TSDR_DU_3 3290,248011
#define RTC_TSSSR_SS 3293,248164
#define RTC_CALR_CALP 3296,248316
#define RTC_CALR_CALW8 3297,248385
#define RTC_CALR_CALW16 3298,248454
#define RTC_CALR_CALM 3299,248523
#define RTC_CALR_CALM_0 3300,248592
#define RTC_CALR_CALM_1 3301,248661
#define RTC_CALR_CALM_2 3302,248730
#define RTC_CALR_CALM_3 3303,248799
#define RTC_CALR_CALM_4 3304,248868
#define RTC_CALR_CALM_5 3305,248937
#define RTC_CALR_CALM_6 3306,249006
#define RTC_CALR_CALM_7 3307,249075
#define RTC_CALR_CALM_8 3308,249144
#define RTC_TAFCR_ALARMOUTTYPE 3311,249297
#define RTC_TAFCR_TAMPPUDIS 3312,249366
#define RTC_TAFCR_TAMPPRCH 3313,249435
#define RTC_TAFCR_TAMPPRCH_0 3314,249504
#define RTC_TAFCR_TAMPPRCH_1 3315,249573
#define RTC_TAFCR_TAMPFLT 3316,249642
#define RTC_TAFCR_TAMPFLT_0 3317,249711
#define RTC_TAFCR_TAMPFLT_1 3318,249780
#define RTC_TAFCR_TAMPFREQ 3319,249849
#define RTC_TAFCR_TAMPFREQ_0 3320,249918
#define RTC_TAFCR_TAMPFREQ_1 3321,249987
#define RTC_TAFCR_TAMPFREQ_2 3322,250056
#define RTC_TAFCR_TAMPTS 3323,250125
#define RTC_TAFCR_TAMP3TRG 3324,250194
#define RTC_TAFCR_TAMP3E 3325,250263
#define RTC_TAFCR_TAMP2TRG 3326,250332
#define RTC_TAFCR_TAMP2E 3327,250401
#define RTC_TAFCR_TAMPIE 3328,250470
#define RTC_TAFCR_TAMP1TRG 3329,250539
#define RTC_TAFCR_TAMP1E 3330,250608
#define RTC_ALRMASSR_MASKSS 3333,250761
#define RTC_ALRMASSR_MASKSS_0 3334,250830
#define RTC_ALRMASSR_MASKSS_1 3335,250899
#define RTC_ALRMASSR_MASKSS_2 3336,250968
#define RTC_ALRMASSR_MASKSS_3 3337,251037
#define RTC_ALRMASSR_SS 3338,251106
#define RTC_ALRMBSSR_MASKSS 3341,251259
#define RTC_ALRMBSSR_MASKSS_0 3342,251328
#define RTC_ALRMBSSR_MASKSS_1 3343,251397
#define RTC_ALRMBSSR_MASKSS_2 3344,251466
#define RTC_ALRMBSSR_MASKSS_3 3345,251535
#define RTC_ALRMBSSR_SS 3346,251604
#define RTC_BKP0R 3349,251757
#define RTC_BKP1R 3352,251910
#define RTC_BKP2R 3355,252063
#define RTC_BKP3R 3358,252216
#define RTC_BKP4R 3361,252369
#define RTC_BKP5R 3364,252522
#define RTC_BKP6R 3367,252675
#define RTC_BKP7R 3370,252828
#define RTC_BKP8R 3373,252981
#define RTC_BKP9R 3376,253134
#define RTC_BKP10R 3379,253287
#define RTC_BKP11R 3382,253440
#define RTC_BKP12R 3385,253593
#define RTC_BKP13R 3388,253746
#define RTC_BKP14R 3391,253899
#define RTC_BKP15R 3394,254052
#define RTC_BKP16R 3397,254205
#define RTC_BKP17R 3400,254358
#define RTC_BKP18R 3403,254511
#define RTC_BKP19R 3406,254664
#define RTC_BKP_NUMBER 3409,254817
#define  SPI_CR1_CPHA 3417,255360
#define  SPI_CR1_CPOL 3418,255456
#define  SPI_CR1_MSTR 3419,255555
#define  SPI_CR1_BR 3420,255656
#define  SPI_CR1_BR_0 3421,255773
#define  SPI_CR1_BR_1 3422,255863
#define  SPI_CR1_BR_2 3423,255953
#define  SPI_CR1_SPE 3424,256043
#define  SPI_CR1_LSBFIRST 3425,256138
#define  SPI_CR1_SSI 3426,256235
#define  SPI_CR1_SSM 3427,256341
#define  SPI_CR1_RXONLY 3428,256451
#define  SPI_CR1_CRCL 3429,256548
#define  SPI_CR1_CRCNEXT 3430,256643
#define  SPI_CR1_CRCEN 3431,256745
#define  SPI_CR1_BIDIOE 3432,256861
#define  SPI_CR1_BIDIMODE 3433,256981
#define  SPI_CR2_RXDMAEN 3436,257180
#define  SPI_CR2_TXDMAEN 3437,257285
#define  SPI_CR2_SSOE 3438,257390
#define  SPI_CR2_NSSP 3439,257491
#define  SPI_CR2_FRF 3440,257603
#define  SPI_CR2_ERRIE 3441,257707
#define  SPI_CR2_RXNEIE 3442,257814
#define  SPI_CR2_TXEIE 3443,257935
#define  SPI_CR2_DS 3444,258052
#define  SPI_CR2_DS_0 3445,258154
#define  SPI_CR2_DS_1 3446,258244
#define  SPI_CR2_DS_2 3447,258334
#define  SPI_CR2_DS_3 3448,258424
#define  SPI_CR2_FRXTH 3449,258514
#define  SPI_CR2_LDMARX 3450,258623
#define  SPI_CR2_LDMATX 3451,258739
#define  SPI_SR_RXNE 3454,258942
#define  SPI_SR_TXE 3455,259051
#define  SPI_SR_CHSIDE 3456,259157
#define  SPI_SR_UDR 3457,259254
#define  SPI_SR_CRCERR 3458,259352
#define  SPI_SR_MODF 3459,259451
#define  SPI_SR_OVR 3460,259546
#define  SPI_SR_BSY 3461,259643
#define  SPI_SR_FRE 3462,259737
#define  SPI_SR_FRLVL 3463,259843
#define  SPI_SR_FRLVL_0 3464,259948
#define  SPI_SR_FRLVL_1 3465,260038
#define  SPI_SR_FTLVL 3466,260128
#define  SPI_SR_FTLVL_0 3467,260236
#define  SPI_SR_FTLVL_1 3468,260326
#define  SPI_DR_DR 3471,260500
#define  SPI_CRCPR_CRCPOLY 3474,260682
#define  SPI_RXCRCR_RXCRC 3477,260874
#define  SPI_TXCRCR_TXCRC 3480,261058
#define  SPI_I2SCFGR_CHLEN 3483,261242
#define  SPI_I2SCFGR_DATLEN 3484,261375
#define  SPI_I2SCFGR_DATLEN_0 3485,261507
#define  SPI_I2SCFGR_DATLEN_1 3486,261596
#define  SPI_I2SCFGR_CKPOL 3487,261685
#define  SPI_I2SCFGR_I2SSTD 3488,261796
#define  SPI_I2SCFGR_I2SSTD_0 3489,261921
#define  SPI_I2SCFGR_I2SSTD_1 3490,262010
#define  SPI_I2SCFGR_PCMSYNC 3491,262099
#define  SPI_I2SCFGR_I2SCFG 3492,262208
#define  SPI_I2SCFGR_I2SCFG_0 3493,262333
#define  SPI_I2SCFGR_I2SCFG_1 3494,262422
#define  SPI_I2SCFGR_I2SE 3495,262511
#define  SPI_I2SCFGR_I2SMOD 3496,262605
#define  SPI_I2SPR_I2SDIV 3499,262791
#define  SPI_I2SPR_ODD 3500,262895
#define  SPI_I2SPR_MCKOE 3501,263007
#define SYSCFG_CFGR1_MEM_MODE 3509,263610
#define SYSCFG_CFGR1_MEM_MODE_0 3510,263713
#define SYSCFG_CFGR1_MEM_MODE_1 3511,263795
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 3512,263877
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 3513,263976
#define SYSCFG_CFGR1_DMA_RMP 3514,264072
#define SYSCFG_CFGR1_TIM16_DMA_RMP 3515,264163
#define SYSCFG_CFGR1_TIM17_DMA_RMP 3516,264258
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 3517,264353
#define SYSCFG_CFGR1_I2C_PB6_FMP 3518,264458
#define SYSCFG_CFGR1_I2C_PB7_FMP 3519,264557
#define SYSCFG_CFGR1_I2C_PB8_FMP 3520,264656
#define SYSCFG_CFGR1_I2C_PB9_FMP 3521,264755
#define SYSCFG_CFGR1_I2C1_FMP 3522,264854
#define SYSCFG_CFGR1_I2C2_FMP 3523,264950
#define SYSCFG_CFGR1_ENCODER_MODE 3524,265046
#define SYSCFG_CFGR1_ENCODER_MODE_0 3525,265135
#define SYSCFG_CFGR1_ENCODER_MODE_1 3526,265226
#define SYSCFG_CFGR1_I2C3_FMP 3527,265317
#define SYSCFG_CFGR1_FPU_IE 3528,265413
#define SYSCFG_CFGR1_FPU_IE_0 3529,265526
#define SYSCFG_CFGR1_FPU_IE_1 3530,265641
#define SYSCFG_CFGR1_FPU_IE_2 3531,265756
#define SYSCFG_CFGR1_FPU_IE_3 3532,265871
#define SYSCFG_CFGR1_FPU_IE_4 3533,265986
#define SYSCFG_CFGR1_FPU_IE_5 3534,266101
#define SYSCFG_EXTICR1_EXTI0 3537,266300
#define SYSCFG_EXTICR1_EXTI1 3538,266393
#define SYSCFG_EXTICR1_EXTI2 3539,266486
#define SYSCFG_EXTICR1_EXTI3 3540,266579
#define SYSCFG_EXTICR1_EXTI0_PA 3545,266720
#define SYSCFG_EXTICR1_EXTI0_PB 3546,266802
#define SYSCFG_EXTICR1_EXTI0_PC 3547,266884
#define SYSCFG_EXTICR1_EXTI0_PD 3548,266966
#define SYSCFG_EXTICR1_EXTI0_PE 3549,267048
#define SYSCFG_EXTICR1_EXTI0_PF 3550,267130
#define SYSCFG_EXTICR1_EXTI1_PA 3555,267260
#define SYSCFG_EXTICR1_EXTI1_PB 3556,267342
#define SYSCFG_EXTICR1_EXTI1_PC 3557,267424
#define SYSCFG_EXTICR1_EXTI1_PD 3558,267506
#define SYSCFG_EXTICR1_EXTI1_PE 3559,267588
#define SYSCFG_EXTICR1_EXTI1_PF 3560,267670
#define SYSCFG_EXTICR1_EXTI2_PA 3565,267800
#define SYSCFG_EXTICR1_EXTI2_PB 3566,267882
#define SYSCFG_EXTICR1_EXTI2_PC 3567,267964
#define SYSCFG_EXTICR1_EXTI2_PD 3568,268046
#define SYSCFG_EXTICR1_EXTI2_PE 3569,268128
#define SYSCFG_EXTICR1_EXTI2_PF 3570,268210
#define SYSCFG_EXTICR1_EXTI3_PA 3575,268340
#define SYSCFG_EXTICR1_EXTI3_PB 3576,268422
#define SYSCFG_EXTICR1_EXTI3_PC 3577,268504
#define SYSCFG_EXTICR1_EXTI3_PD 3578,268586
#define SYSCFG_EXTICR1_EXTI3_PE 3579,268668
#define SYSCFG_EXTICR2_EXTI4 3582,268834
#define SYSCFG_EXTICR2_EXTI5 3583,268927
#define SYSCFG_EXTICR2_EXTI6 3584,269020
#define SYSCFG_EXTICR2_EXTI7 3585,269113
#define SYSCFG_EXTICR2_EXTI4_PA 3590,269254
#define SYSCFG_EXTICR2_EXTI4_PB 3591,269336
#define SYSCFG_EXTICR2_EXTI4_PC 3592,269418
#define SYSCFG_EXTICR2_EXTI4_PD 3593,269500
#define SYSCFG_EXTICR2_EXTI4_PE 3594,269582
#define SYSCFG_EXTICR2_EXTI4_PF 3595,269664
#define SYSCFG_EXTICR2_EXTI5_PA 3600,269794
#define SYSCFG_EXTICR2_EXTI5_PB 3601,269876
#define SYSCFG_EXTICR2_EXTI5_PC 3602,269958
#define SYSCFG_EXTICR2_EXTI5_PD 3603,270040
#define SYSCFG_EXTICR2_EXTI5_PE 3604,270122
#define SYSCFG_EXTICR2_EXTI5_PF 3605,270204
#define SYSCFG_EXTICR2_EXTI6_PA 3610,270334
#define SYSCFG_EXTICR2_EXTI6_PB 3611,270416
#define SYSCFG_EXTICR2_EXTI6_PC 3612,270498
#define SYSCFG_EXTICR2_EXTI6_PD 3613,270580
#define SYSCFG_EXTICR2_EXTI6_PE 3614,270662
#define SYSCFG_EXTICR2_EXTI6_PF 3615,270744
#define SYSCFG_EXTICR2_EXTI7_PA 3620,270874
#define SYSCFG_EXTICR2_EXTI7_PB 3621,270956
#define SYSCFG_EXTICR2_EXTI7_PC 3622,271038
#define SYSCFG_EXTICR2_EXTI7_PD 3623,271120
#define SYSCFG_EXTICR2_EXTI7_PE 3624,271202
#define SYSCFG_EXTICR3_EXTI8 3627,271368
#define SYSCFG_EXTICR3_EXTI9 3628,271461
#define SYSCFG_EXTICR3_EXTI10 3629,271554
#define SYSCFG_EXTICR3_EXTI11 3630,271648
#define SYSCFG_EXTICR3_EXTI8_PA 3635,271790
#define SYSCFG_EXTICR3_EXTI8_PB 3636,271872
#define SYSCFG_EXTICR3_EXTI8_PC 3637,271954
#define SYSCFG_EXTICR3_EXTI8_PD 3638,272036
#define SYSCFG_EXTICR3_EXTI8_PE 3639,272118
#define SYSCFG_EXTICR3_EXTI9_PA 3644,272248
#define SYSCFG_EXTICR3_EXTI9_PB 3645,272330
#define SYSCFG_EXTICR3_EXTI9_PC 3646,272412
#define SYSCFG_EXTICR3_EXTI9_PD 3647,272494
#define SYSCFG_EXTICR3_EXTI9_PE 3648,272576
#define SYSCFG_EXTICR3_EXTI9_PF 3649,272658
#define SYSCFG_EXTICR3_EXTI10_PA 3654,272789
#define SYSCFG_EXTICR3_EXTI10_PB 3655,272872
#define SYSCFG_EXTICR3_EXTI10_PC 3656,272955
#define SYSCFG_EXTICR3_EXTI10_PD 3657,273038
#define SYSCFG_EXTICR3_EXTI10_PE 3658,273121
#define SYSCFG_EXTICR3_EXTI10_PF 3659,273204
#define SYSCFG_EXTICR3_EXTI11_PA 3664,273336
#define SYSCFG_EXTICR3_EXTI11_PB 3665,273419
#define SYSCFG_EXTICR3_EXTI11_PC 3666,273502
#define SYSCFG_EXTICR3_EXTI11_PD 3667,273585
#define SYSCFG_EXTICR3_EXTI11_PE 3668,273668
#define SYSCFG_EXTICR4_EXTI12 3671,273837
#define SYSCFG_EXTICR4_EXTI13 3672,273931
#define SYSCFG_EXTICR4_EXTI14 3673,274025
#define SYSCFG_EXTICR4_EXTI15 3674,274119
#define SYSCFG_EXTICR4_EXTI12_PA 3679,274262
#define SYSCFG_EXTICR4_EXTI12_PB 3680,274345
#define SYSCFG_EXTICR4_EXTI12_PC 3681,274428
#define SYSCFG_EXTICR4_EXTI12_PD 3682,274511
#define SYSCFG_EXTICR4_EXTI12_PE 3683,274594
#define SYSCFG_EXTICR4_EXTI13_PA 3688,274726
#define SYSCFG_EXTICR4_EXTI13_PB 3689,274809
#define SYSCFG_EXTICR4_EXTI13_PC 3690,274892
#define SYSCFG_EXTICR4_EXTI13_PD 3691,274975
#define SYSCFG_EXTICR4_EXTI13_PE 3692,275058
#define SYSCFG_EXTICR4_EXTI14_PA 3697,275190
#define SYSCFG_EXTICR4_EXTI14_PB 3698,275273
#define SYSCFG_EXTICR4_EXTI14_PC 3699,275356
#define SYSCFG_EXTICR4_EXTI14_PD 3700,275439
#define SYSCFG_EXTICR4_EXTI14_PE 3701,275522
#define SYSCFG_EXTICR4_EXTI15_PA 3706,275654
#define SYSCFG_EXTICR4_EXTI15_PB 3707,275737
#define SYSCFG_EXTICR4_EXTI15_PC 3708,275820
#define SYSCFG_EXTICR4_EXTI15_PD 3709,275903
#define SYSCFG_EXTICR4_EXTI15_PE 3710,275986
#define SYSCFG_CFGR2_LOCKUP_LOCK 3713,276152
#define  TIM_CR1_CEN 3721,276810
#define  TIM_CR1_UDIS 3722,276912
#define  TIM_CR1_URS 3723,277014
#define  TIM_CR1_OPM 3724,277123
#define  TIM_CR1_DIR 3725,277225
#define  TIM_CR1_CMS 3727,277324
#define  TIM_CR1_CMS_0 3728,277457
#define  TIM_CR1_CMS_1 3729,277550
#define  TIM_CR1_ARPE 3731,277645
#define  TIM_CR1_CKD 3733,277761
#define  TIM_CR1_CKD_0 3734,277879
#define  TIM_CR1_CKD_1 3735,277972
#define  TIM_CR1_UIFREMAP 3737,278067
#define  TIM_CR2_CCPC 3740,278266
#define  TIM_CR2_CCUS 3741,278387
#define  TIM_CR2_CCDS 3742,278515
#define  TIM_CR2_MMS 3744,278634
#define  TIM_CR2_MMS_0 3745,278759
#define  TIM_CR2_MMS_1 3746,278852
#define  TIM_CR2_MMS_2 3747,278945
#define  TIM_CR2_TI1S 3749,279040
#define  TIM_CR2_OIS1 3750,279141
#define  TIM_CR2_OIS1N 3751,279261
#define  TIM_CR2_OIS2 3752,279382
#define  TIM_CR2_OIS2N 3753,279502
#define  TIM_CR2_OIS3 3754,279623
#define  TIM_CR2_OIS3N 3755,279743
#define  TIM_CR2_OIS4 3756,279864
#define  TIM_CR2_OIS5 3757,279984
#define  TIM_CR2_OIS6 3758,280104
#define  TIM_CR2_MMS2 3760,280226
#define  TIM_CR2_MMS2_0 3761,280351
#define  TIM_CR2_MMS2_1 3762,280444
#define  TIM_CR2_MMS2_2 3763,280537
#define  TIM_CR2_MMS2_3 3764,280630
#define  TIM_SMCR_SMS 3767,280807
#define  TIM_SMCR_SMS_0 3768,280931
#define  TIM_SMCR_SMS_1 3769,281024
#define  TIM_SMCR_SMS_2 3770,281117
#define  TIM_SMCR_SMS_3 3771,281210
#define  TIM_SMCR_OCCS 3773,281305
#define  TIM_SMCR_TS 3775,281417
#define  TIM_SMCR_TS_0 3776,281537
#define  TIM_SMCR_TS_1 3777,281630
#define  TIM_SMCR_TS_2 3778,281723
#define  TIM_SMCR_MSM 3780,281818
#define  TIM_SMCR_ETF 3782,281925
#define  TIM_SMCR_ETF_0 3783,282052
#define  TIM_SMCR_ETF_1 3784,282145
#define  TIM_SMCR_ETF_2 3785,282238
#define  TIM_SMCR_ETF_3 3786,282331
#define  TIM_SMCR_ETPS 3788,282426
#define  TIM_SMCR_ETPS_0 3789,282557
#define  TIM_SMCR_ETPS_1 3790,282650
#define  TIM_SMCR_ECE 3792,282745
#define  TIM_SMCR_ETP 3793,282854
#define  TIM_DIER_UIE 3796,283051
#define  TIM_DIER_CC1IE 3797,283162
#define  TIM_DIER_CC2IE 3798,283284
#define  TIM_DIER_CC3IE 3799,283406
#define  TIM_DIER_CC4IE 3800,283528
#define  TIM_DIER_COMIE 3801,283650
#define  TIM_DIER_TIE 3802,283758
#define  TIM_DIER_BIE 3803,283870
#define  TIM_DIER_UDE 3804,283980
#define  TIM_DIER_CC1DE 3805,284093
#define  TIM_DIER_CC2DE 3806,284217
#define  TIM_DIER_CC3DE 3807,284341
#define  TIM_DIER_CC4DE 3808,284465
#define  TIM_DIER_COMDE 3809,284589
#define  TIM_DIER_TDE 3810,284699
#define  TIM_SR_UIF 3813,284897
#define  TIM_SR_CC1IF 3814,285006
#define  TIM_SR_CC2IF 3815,285126
#define  TIM_SR_CC3IF 3816,285246
#define  TIM_SR_CC4IF 3817,285366
#define  TIM_SR_COMIF 3818,285486
#define  TIM_SR_TIF 3819,285592
#define  TIM_SR_BIF 3820,285702
#define  TIM_SR_B2IF 3821,285810
#define  TIM_SR_CC1OF 3822,285919
#define  TIM_SR_CC2OF 3823,286041
#define  TIM_SR_CC3OF 3824,286163
#define  TIM_SR_CC4OF 3825,286285
#define  TIM_SR_CC5IF 3826,286407
#define  TIM_SR_CC6IF 3827,286527
#define  TIM_EGR_UG 3830,286731
#define  TIM_EGR_CC1G 3831,286839
#define  TIM_EGR_CC2G 3832,286958
#define  TIM_EGR_CC3G 3833,287077
#define  TIM_EGR_CC4G 3834,287196
#define  TIM_EGR_COMG 3835,287315
#define  TIM_EGR_TG 3836,287447
#define  TIM_EGR_BG 3837,287556
#define  TIM_EGR_B2G 3838,287663
#define  TIM_CCMR1_CC1S 3841,287854
#define  TIM_CCMR1_CC1S_0 3842,287986
#define  TIM_CCMR1_CC1S_1 3843,288079
#define  TIM_CCMR1_OC1FE 3845,288174
#define  TIM_CCMR1_OC1PE 3846,288290
#define  TIM_CCMR1_OC1M 3848,288411
#define  TIM_CCMR1_OC1M_0 3849,288537
#define  TIM_CCMR1_OC1M_1 3850,288630
#define  TIM_CCMR1_OC1M_2 3851,288723
#define  TIM_CCMR1_OC1M_3 3852,288816
#define  TIM_CCMR1_OC1CE 3854,288911
#define  TIM_CCMR1_CC2S 3856,289029
#define  TIM_CCMR1_CC2S_0 3857,289161
#define  TIM_CCMR1_CC2S_1 3858,289254
#define  TIM_CCMR1_OC2FE 3860,289349
#define  TIM_CCMR1_OC2PE 3861,289465
#define  TIM_CCMR1_OC2M 3863,289586
#define  TIM_CCMR1_OC2M_0 3864,289712
#define  TIM_CCMR1_OC2M_1 3865,289805
#define  TIM_CCMR1_OC2M_2 3866,289898
#define  TIM_CCMR1_OC2M_3 3867,289991
#define  TIM_CCMR1_OC2CE 3869,290086
#define  TIM_CCMR1_IC1PSC 3873,290289
#define  TIM_CCMR1_IC1PSC_0 3874,290421
#define  TIM_CCMR1_IC1PSC_1 3875,290514
#define  TIM_CCMR1_IC1F 3877,290609
#define  TIM_CCMR1_IC1F_0 3878,290736
#define  TIM_CCMR1_IC1F_1 3879,290829
#define  TIM_CCMR1_IC1F_2 3880,290922
#define  TIM_CCMR1_IC1F_3 3881,291015
#define  TIM_CCMR1_IC2PSC 3883,291110
#define  TIM_CCMR1_IC2PSC_0 3884,291242
#define  TIM_CCMR1_IC2PSC_1 3885,291335
#define  TIM_CCMR1_IC2F 3887,291430
#define  TIM_CCMR1_IC2F_0 3888,291557
#define  TIM_CCMR1_IC2F_1 3889,291650
#define  TIM_CCMR1_IC2F_2 3890,291743
#define  TIM_CCMR1_IC2F_3 3891,291836
#define  TIM_CCMR2_CC3S 3894,292013
#define  TIM_CCMR2_CC3S_0 3895,292145
#define  TIM_CCMR2_CC3S_1 3896,292238
#define  TIM_CCMR2_OC3FE 3898,292333
#define  TIM_CCMR2_OC3PE 3899,292449
#define  TIM_CCMR2_OC3M 3901,292570
#define  TIM_CCMR2_OC3M_0 3902,292696
#define  TIM_CCMR2_OC3M_1 3903,292789
#define  TIM_CCMR2_OC3M_2 3904,292882
#define  TIM_CCMR2_OC3M_3 3905,292975
#define  TIM_CCMR2_OC3CE 3907,293070
#define  TIM_CCMR2_CC4S 3909,293189
#define  TIM_CCMR2_CC4S_0 3910,293321
#define  TIM_CCMR2_CC4S_1 3911,293414
#define  TIM_CCMR2_OC4FE 3913,293509
#define  TIM_CCMR2_OC4PE 3914,293625
#define  TIM_CCMR2_OC4M 3916,293746
#define  TIM_CCMR2_OC4M_0 3917,293872
#define  TIM_CCMR2_OC4M_1 3918,293965
#define  TIM_CCMR2_OC4M_2 3919,294058
#define  TIM_CCMR2_OC4M_3 3920,294151
#define  TIM_CCMR2_OC4CE 3922,294246
#define  TIM_CCMR2_IC3PSC 3926,294449
#define  TIM_CCMR2_IC3PSC_0 3927,294585
#define  TIM_CCMR2_IC3PSC_1 3928,294682
#define  TIM_CCMR2_IC3F 3930,294781
#define  TIM_CCMR2_IC3F_0 3931,294912
#define  TIM_CCMR2_IC3F_1 3932,295009
#define  TIM_CCMR2_IC3F_2 3933,295106
#define  TIM_CCMR2_IC3F_3 3934,295203
#define  TIM_CCMR2_IC4PSC 3936,295302
#define  TIM_CCMR2_IC4PSC_0 3937,295438
#define  TIM_CCMR2_IC4PSC_1 3938,295535
#define  TIM_CCMR2_IC4F 3940,295634
#define  TIM_CCMR2_IC4F_0 3941,295765
#define  TIM_CCMR2_IC4F_1 3942,295862
#define  TIM_CCMR2_IC4F_2 3943,295959
#define  TIM_CCMR2_IC4F_3 3944,296056
#define  TIM_CCER_CC1E 3947,296237
#define  TIM_CCER_CC1P 3948,296356
#define  TIM_CCER_CC1NE 3949,296477
#define  TIM_CCER_CC1NP 3950,296610
#define  TIM_CCER_CC2E 3951,296745
#define  TIM_CCER_CC2P 3952,296864
#define  TIM_CCER_CC2NE 3953,296985
#define  TIM_CCER_CC2NP 3954,297118
#define  TIM_CCER_CC3E 3955,297253
#define  TIM_CCER_CC3P 3956,297372
#define  TIM_CCER_CC3NE 3957,297493
#define  TIM_CCER_CC3NP 3958,297626
#define  TIM_CCER_CC4E 3959,297761
#define  TIM_CCER_CC4P 3960,297880
#define  TIM_CCER_CC4NP 3961,298001
#define  TIM_CCER_CC5E 3962,298136
#define  TIM_CCER_CC5P 3963,298255
#define  TIM_CCER_CC6E 3964,298376
#define  TIM_CCER_CC6P 3965,298495
#define  TIM_CNT_CNT 3968,298700
#define  TIM_CNT_UIFCPY 3969,298801
#define  TIM_PSC_PSC 3972,298999
#define  TIM_ARR_ARR 3975,299186
#define  TIM_RCR_REP 3978,299382
#define  TIM_CCR1_CCR1 3981,299578
#define  TIM_CCR2_CCR2 3984,299773
#define  TIM_CCR3_CCR3 3987,299968
#define  TIM_CCR4_CCR4 3990,300163
#define  TIM_CCR5_CCR5 3993,300358
#define  TIM_CCR5_GC5C1 3994,300465
#define  TIM_CCR5_GC5C2 3995,300578
#define  TIM_CCR5_GC5C3 3996,300691
#define  TIM_CCR6_CCR6 3999,300888
#define  TIM_BDTR_DTG 4002,301083
#define  TIM_BDTR_DTG_0 4003,301213
#define  TIM_BDTR_DTG_1 4004,301306
#define  TIM_BDTR_DTG_2 4005,301399
#define  TIM_BDTR_DTG_3 4006,301492
#define  TIM_BDTR_DTG_4 4007,301585
#define  TIM_BDTR_DTG_5 4008,301678
#define  TIM_BDTR_DTG_6 4009,301771
#define  TIM_BDTR_DTG_7 4010,301864
#define  TIM_BDTR_LOCK 4012,301959
#define  TIM_BDTR_LOCK_0 4013,302082
#define  TIM_BDTR_LOCK_1 4014,302175
#define  TIM_BDTR_OSSI 4016,302270
#define  TIM_BDTR_OSSR 4017,302391
#define  TIM_BDTR_BKE 4018,302511
#define  TIM_BDTR_BKP 4019,302622
#define  TIM_BDTR_AOE 4020,302735
#define  TIM_BDTR_MOE 4021,302846
#define  TIM_BDTR_BKF 4023,302954
#define  TIM_BDTR_BK2F 4024,303065
#define  TIM_BDTR_BK2E 4026,303178
#define  TIM_BDTR_BK2P 4027,303289
#define  TIM_DCR_DBA 4030,303486
#define  TIM_DCR_DBA_0 4031,303606
#define  TIM_DCR_DBA_1 4032,303699
#define  TIM_DCR_DBA_2 4033,303792
#define  TIM_DCR_DBA_3 4034,303885
#define  TIM_DCR_DBA_4 4035,303978
#define  TIM_DCR_DBL 4037,304073
#define  TIM_DCR_DBL_0 4038,304193
#define  TIM_DCR_DBL_1 4039,304286
#define  TIM_DCR_DBL_2 4040,304379
#define  TIM_DCR_DBL_3 4041,304472
#define  TIM_DCR_DBL_4 4042,304565
#define  TIM_DMAR_DMAB 4045,304742
#define TIM16_OR_TI1_RMP 4048,304947
#define TIM16_OR_TI1_RMP_0 4049,305074
#define TIM16_OR_TI1_RMP_1 4050,305167
#define TIM1_OR_ETR_RMP 4053,305345
#define TIM1_OR_ETR_RMP_0 4054,305467
#define TIM1_OR_ETR_RMP_1 4055,305560
#define TIM1_OR_ETR_RMP_2 4056,305653
#define TIM1_OR_ETR_RMP_3 4057,305746
#define  TIM_CCMR3_OC5FE 4060,305923
#define  TIM_CCMR3_OC5PE 4061,306039
#define  TIM_CCMR3_OC5M 4063,306160
#define  TIM_CCMR3_OC5M_0 4064,306286
#define  TIM_CCMR3_OC5M_1 4065,306379
#define  TIM_CCMR3_OC5M_2 4066,306472
#define  TIM_CCMR3_OC5M_3 4067,306565
#define  TIM_CCMR3_OC5CE 4069,306660
#define  TIM_CCMR3_OC6FE 4071,306779
#define  TIM_CCMR3_OC6PE 4072,306895
#define  TIM_CCMR3_OC6M 4074,307016
#define  TIM_CCMR3_OC6M_0 4075,307142
#define  TIM_CCMR3_OC6M_1 4076,307235
#define  TIM_CCMR3_OC6M_2 4077,307328
#define  TIM_CCMR3_OC6M_3 4078,307421
#define  TIM_CCMR3_OC6CE 4080,307516
#define  TSC_CR_TSCE 4088,308127
#define  TSC_CR_START 4089,308246
#define  TSC_CR_AM 4090,308351
#define  TSC_CR_SYNCPOL 4091,308455
#define  TSC_CR_IODEF 4092,308571
#define  TSC_CR_MCV 4094,308676
#define  TSC_CR_MCV_0 4095,308795
#define  TSC_CR_MCV_1 4096,308888
#define  TSC_CR_MCV_2 4097,308981
#define  TSC_CR_PGPSC 4099,309076
#define  TSC_CR_PGPSC_0 4100,309207
#define  TSC_CR_PGPSC_1 4101,309300
#define  TSC_CR_PGPSC_2 4102,309393
#define  TSC_CR_SSPSC 4104,309488
#define  TSC_CR_SSE 4105,309601
#define  TSC_CR_SSD 4107,309713
#define  TSC_CR_SSD_0 4108,309842
#define  TSC_CR_SSD_1 4109,309935
#define  TSC_CR_SSD_2 4110,310028
#define  TSC_CR_SSD_3 4111,310121
#define  TSC_CR_SSD_4 4112,310214
#define  TSC_CR_SSD_5 4113,310307
#define  TSC_CR_SSD_6 4114,310400
#define  TSC_CR_CTPL 4116,310495
#define  TSC_CR_CTPL_0 4117,310625
#define  TSC_CR_CTPL_1 4118,310718
#define  TSC_CR_CTPL_2 4119,310811
#define  TSC_CR_CTPL_3 4120,310904
#define  TSC_CR_CTPH 4122,310999
#define  TSC_CR_CTPH_0 4123,311130
#define  TSC_CR_CTPH_1 4124,311223
#define  TSC_CR_CTPH_2 4125,311316
#define  TSC_CR_CTPH_3 4126,311409
#define  TSC_IER_EOAIE 4129,311586
#define  TSC_IER_MCEIE 4130,311709
#define  TSC_ICR_EOAIC 4133,311913
#define  TSC_ICR_MCEIC 4134,312035
#define  TSC_ISR_EOAF 4137,312238
#define  TSC_ISR_MCEF 4138,312349
#define  TSC_IOHCR_G1_IO1 4141,312541
#define  TSC_IOHCR_G1_IO2 4142,312671
#define  TSC_IOHCR_G1_IO3 4143,312801
#define  TSC_IOHCR_G1_IO4 4144,312931
#define  TSC_IOHCR_G2_IO1 4145,313061
#define  TSC_IOHCR_G2_IO2 4146,313191
#define  TSC_IOHCR_G2_IO3 4147,313321
#define  TSC_IOHCR_G2_IO4 4148,313451
#define  TSC_IOHCR_G3_IO1 4149,313581
#define  TSC_IOHCR_G3_IO2 4150,313711
#define  TSC_IOHCR_G3_IO3 4151,313841
#define  TSC_IOHCR_G3_IO4 4152,313971
#define  TSC_IOHCR_G4_IO1 4153,314101
#define  TSC_IOHCR_G4_IO2 4154,314231
#define  TSC_IOHCR_G4_IO3 4155,314361
#define  TSC_IOHCR_G4_IO4 4156,314491
#define  TSC_IOHCR_G5_IO1 4157,314621
#define  TSC_IOHCR_G5_IO2 4158,314751
#define  TSC_IOHCR_G5_IO3 4159,314881
#define  TSC_IOHCR_G5_IO4 4160,315011
#define  TSC_IOHCR_G6_IO1 4161,315141
#define  TSC_IOHCR_G6_IO2 4162,315271
#define  TSC_IOHCR_G6_IO3 4163,315401
#define  TSC_IOHCR_G6_IO4 4164,315531
#define  TSC_IOHCR_G7_IO1 4165,315661
#define  TSC_IOHCR_G7_IO2 4166,315791
#define  TSC_IOHCR_G7_IO3 4167,315921
#define  TSC_IOHCR_G7_IO4 4168,316051
#define  TSC_IOHCR_G8_IO1 4169,316181
#define  TSC_IOHCR_G8_IO2 4170,316311
#define  TSC_IOHCR_G8_IO3 4171,316441
#define  TSC_IOHCR_G8_IO4 4172,316571
#define  TSC_IOASCR_G1_IO1 4175,316785
#define  TSC_IOASCR_G1_IO2 4176,316904
#define  TSC_IOASCR_G1_IO3 4177,317023
#define  TSC_IOASCR_G1_IO4 4178,317142
#define  TSC_IOASCR_G2_IO1 4179,317261
#define  TSC_IOASCR_G2_IO2 4180,317380
#define  TSC_IOASCR_G2_IO3 4181,317499
#define  TSC_IOASCR_G2_IO4 4182,317618
#define  TSC_IOASCR_G3_IO1 4183,317737
#define  TSC_IOASCR_G3_IO2 4184,317856
#define  TSC_IOASCR_G3_IO3 4185,317975
#define  TSC_IOASCR_G3_IO4 4186,318094
#define  TSC_IOASCR_G4_IO1 4187,318213
#define  TSC_IOASCR_G4_IO2 4188,318332
#define  TSC_IOASCR_G4_IO3 4189,318451
#define  TSC_IOASCR_G4_IO4 4190,318570
#define  TSC_IOASCR_G5_IO1 4191,318689
#define  TSC_IOASCR_G5_IO2 4192,318808
#define  TSC_IOASCR_G5_IO3 4193,318927
#define  TSC_IOASCR_G5_IO4 4194,319046
#define  TSC_IOASCR_G6_IO1 4195,319165
#define  TSC_IOASCR_G6_IO2 4196,319284
#define  TSC_IOASCR_G6_IO3 4197,319403
#define  TSC_IOASCR_G6_IO4 4198,319522
#define  TSC_IOASCR_G7_IO1 4199,319641
#define  TSC_IOASCR_G7_IO2 4200,319760
#define  TSC_IOASCR_G7_IO3 4201,319879
#define  TSC_IOASCR_G7_IO4 4202,319998
#define  TSC_IOASCR_G8_IO1 4203,320117
#define  TSC_IOASCR_G8_IO2 4204,320236
#define  TSC_IOASCR_G8_IO3 4205,320355
#define  TSC_IOASCR_G8_IO4 4206,320474
#define  TSC_IOSCR_G1_IO1 4209,320677
#define  TSC_IOSCR_G1_IO2 4210,320789
#define  TSC_IOSCR_G1_IO3 4211,320901
#define  TSC_IOSCR_G1_IO4 4212,321013
#define  TSC_IOSCR_G2_IO1 4213,321125
#define  TSC_IOSCR_G2_IO2 4214,321237
#define  TSC_IOSCR_G2_IO3 4215,321349
#define  TSC_IOSCR_G2_IO4 4216,321461
#define  TSC_IOSCR_G3_IO1 4217,321573
#define  TSC_IOSCR_G3_IO2 4218,321685
#define  TSC_IOSCR_G3_IO3 4219,321797
#define  TSC_IOSCR_G3_IO4 4220,321909
#define  TSC_IOSCR_G4_IO1 4221,322021
#define  TSC_IOSCR_G4_IO2 4222,322133
#define  TSC_IOSCR_G4_IO3 4223,322245
#define  TSC_IOSCR_G4_IO4 4224,322357
#define  TSC_IOSCR_G5_IO1 4225,322469
#define  TSC_IOSCR_G5_IO2 4226,322581
#define  TSC_IOSCR_G5_IO3 4227,322693
#define  TSC_IOSCR_G5_IO4 4228,322805
#define  TSC_IOSCR_G6_IO1 4229,322917
#define  TSC_IOSCR_G6_IO2 4230,323029
#define  TSC_IOSCR_G6_IO3 4231,323141
#define  TSC_IOSCR_G6_IO4 4232,323253
#define  TSC_IOSCR_G7_IO1 4233,323365
#define  TSC_IOSCR_G7_IO2 4234,323477
#define  TSC_IOSCR_G7_IO3 4235,323589
#define  TSC_IOSCR_G7_IO4 4236,323701
#define  TSC_IOSCR_G8_IO1 4237,323813
#define  TSC_IOSCR_G8_IO2 4238,323925
#define  TSC_IOSCR_G8_IO3 4239,324037
#define  TSC_IOSCR_G8_IO4 4240,324149
#define  TSC_IOCCR_G1_IO1 4243,324345
#define  TSC_IOCCR_G1_IO2 4244,324456
#define  TSC_IOCCR_G1_IO3 4245,324567
#define  TSC_IOCCR_G1_IO4 4246,324678
#define  TSC_IOCCR_G2_IO1 4247,324789
#define  TSC_IOCCR_G2_IO2 4248,324900
#define  TSC_IOCCR_G2_IO3 4249,325011
#define  TSC_IOCCR_G2_IO4 4250,325122
#define  TSC_IOCCR_G3_IO1 4251,325233
#define  TSC_IOCCR_G3_IO2 4252,325344
#define  TSC_IOCCR_G3_IO3 4253,325455
#define  TSC_IOCCR_G3_IO4 4254,325566
#define  TSC_IOCCR_G4_IO1 4255,325677
#define  TSC_IOCCR_G4_IO2 4256,325788
#define  TSC_IOCCR_G4_IO3 4257,325899
#define  TSC_IOCCR_G4_IO4 4258,326010
#define  TSC_IOCCR_G5_IO1 4259,326121
#define  TSC_IOCCR_G5_IO2 4260,326232
#define  TSC_IOCCR_G5_IO3 4261,326343
#define  TSC_IOCCR_G5_IO4 4262,326454
#define  TSC_IOCCR_G6_IO1 4263,326565
#define  TSC_IOCCR_G6_IO2 4264,326676
#define  TSC_IOCCR_G6_IO3 4265,326787
#define  TSC_IOCCR_G6_IO4 4266,326898
#define  TSC_IOCCR_G7_IO1 4267,327009
#define  TSC_IOCCR_G7_IO2 4268,327120
#define  TSC_IOCCR_G7_IO3 4269,327231
#define  TSC_IOCCR_G7_IO4 4270,327342
#define  TSC_IOCCR_G8_IO1 4271,327453
#define  TSC_IOCCR_G8_IO2 4272,327564
#define  TSC_IOCCR_G8_IO3 4273,327675
#define  TSC_IOCCR_G8_IO4 4274,327786
#define  TSC_IOGCSR_G1E 4277,327981
#define  TSC_IOGCSR_G2E 4278,328092
#define  TSC_IOGCSR_G3E 4279,328203
#define  TSC_IOGCSR_G4E 4280,328314
#define  TSC_IOGCSR_G5E 4281,328425
#define  TSC_IOGCSR_G6E 4282,328536
#define  TSC_IOGCSR_G7E 4283,328647
#define  TSC_IOGCSR_G8E 4284,328758
#define  TSC_IOGCSR_G1S 4285,328869
#define  TSC_IOGCSR_G2S 4286,328980
#define  TSC_IOGCSR_G3S 4287,329091
#define  TSC_IOGCSR_G4S 4288,329202
#define  TSC_IOGCSR_G5S 4289,329313
#define  TSC_IOGCSR_G6S 4290,329424
#define  TSC_IOGCSR_G7S 4291,329535
#define  TSC_IOGCSR_G8S 4292,329646
#define  TSC_IOGXCR_CNT 4295,329841
#define  USART_CR1_UE 4303,330453
#define  USART_CR1_UESM 4304,330554
#define  USART_CR1_RE 4305,330668
#define  USART_CR1_TE 4306,330772
#define  USART_CR1_IDLEIE 4307,330879
#define  USART_CR1_RXNEIE 4308,330989
#define  USART_CR1_TCIE 4309,331099
#define  USART_CR1_TXEIE 4310,331226
#define  USART_CR1_PEIE 4311,331335
#define  USART_CR1_PS 4312,331443
#define  USART_CR1_PCE 4313,331548
#define  USART_CR1_WAKE 4314,331658
#define  USART_CR1_M0 4315,331769
#define  USART_CR1_MME 4316,331875
#define  USART_CR1_CMIE 4317,331980
#define  USART_CR1_OVER8 4318,332101
#define  USART_CR1_DEDT 4319,332226
#define  USART_CR1_DEDT_0 4320,332362
#define  USART_CR1_DEDT_1 4321,332456
#define  USART_CR1_DEDT_2 4322,332550
#define  USART_CR1_DEDT_3 4323,332644
#define  USART_CR1_DEDT_4 4324,332738
#define  USART_CR1_DEAT 4325,332832
#define  USART_CR1_DEAT_0 4326,332966
#define  USART_CR1_DEAT_1 4327,333060
#define  USART_CR1_DEAT_2 4328,333154
#define  USART_CR1_DEAT_3 4329,333248
#define  USART_CR1_DEAT_4 4330,333342
#define  USART_CR1_RTOIE 4331,333436
#define  USART_CR1_EOBIE 4332,333558
#define  USART_CR1_M1 4333,333676
#define  USART_CR1_M 4334,333782
#define  USART_CR2_ADDM7 4337,333974
#define  USART_CR2_LBDL 4338,334095
#define  USART_CR2_LBDIE 4339,334210
#define  USART_CR2_LBCL 4340,334335
#define  USART_CR2_CPHA 4341,334444
#define  USART_CR2_CPOL 4342,334544
#define  USART_CR2_CLKEN 4343,334647
#define  USART_CR2_STOP 4344,334748
#define  USART_CR2_STOP_0 4345,334863
#define  USART_CR2_STOP_1 4346,334957
#define  USART_CR2_LINEN 4347,335051
#define  USART_CR2_SWAP 4348,335155
#define  USART_CR2_RXINV 4349,335259
#define  USART_CR2_TXINV 4350,335377
#define  USART_CR2_DATAINV 4351,335495
#define  USART_CR2_MSBFIRST 4352,335605
#define  USART_CR2_ABREN 4353,335720
#define  USART_CR2_ABRMODE 4354,335829
#define  USART_CR2_ABRMODE_0 4355,335956
#define  USART_CR2_ABRMODE_1 4356,336050
#define  USART_CR2_RTOEN 4357,336144
#define  USART_CR2_ADD 4358,336257
#define  USART_CR3_EIE 4361,336455
#define  USART_CR3_IREN 4362,336566
#define  USART_CR3_IRLP 4363,336671
#define  USART_CR3_HDSEL 4364,336774
#define  USART_CR3_NACK 4365,336884
#define  USART_CR3_SCEN 4366,336994
#define  USART_CR3_DMAR 4367,337104
#define  USART_CR3_DMAT 4368,337212
#define  USART_CR3_RTSE 4369,337323
#define  USART_CR3_CTSE 4370,337422
#define  USART_CR3_CTSIE 4371,337521
#define  USART_CR3_ONEBIT 4372,337630
#define  USART_CR3_OVRDIS 4373,337747
#define  USART_CR3_DDRE 4374,337851
#define  USART_CR3_DEM 4375,337970
#define  USART_CR3_DEP 4376,338077
#define  USART_CR3_SCARCNT 4377,338198
#define  USART_CR3_SCARCNT_0 4378,338333
#define  USART_CR3_SCARCNT_1 4379,338427
#define  USART_CR3_SCARCNT_2 4380,338521
#define  USART_CR3_WUS 4381,338615
#define  USART_CR3_WUS_0 4382,338752
#define  USART_CR3_WUS_1 4383,338846
#define  USART_CR3_WUFIE 4384,338940
#define  USART_BRR_DIV_FRACTION 4387,339137
#define  USART_BRR_DIV_MANTISSA 4388,339246
#define  USART_GTPR_PSC 4391,339439
#define  USART_GTPR_GT 4392,339559
#define  USART_RTOR_RTO 4396,339765
#define  USART_RTOR_BLEN 4397,339877
#define  USART_RQR_ABRRQ 4400,340062
#define  USART_RQR_SBKRQ 4401,340173
#define  USART_RQR_MMRQ 4402,340280
#define  USART_RQR_RXFRQ 4403,340386
#define  USART_RQR_TXFRQ 4404,340501
#define  USART_ISR_PE 4407,340701
#define  USART_ISR_FE 4408,340802
#define  USART_ISR_NE 4409,340904
#define  USART_ISR_ORE 4410,341012
#define  USART_ISR_IDLE 4411,341114
#define  USART_ISR_RXNE 4412,341221
#define  USART_ISR_TC 4413,341338
#define  USART_ISR_TXE 4414,341448
#define  USART_ISR_LBDF 4415,341565
#define  USART_ISR_CTSIF 4416,341678
#define  USART_ISR_CTS 4417,341785
#define  USART_ISR_RTOF 4418,341882
#define  USART_ISR_EOBF 4419,341988
#define  USART_ISR_ABRE 4420,342094
#define  USART_ISR_ABRF 4421,342203
#define  USART_ISR_BUSY 4422,342311
#define  USART_ISR_CMF 4423,342409
#define  USART_ISR_SBKF 4424,342518
#define  USART_ISR_RWU 4425,342622
#define  USART_ISR_WUF 4426,342746
#define  USART_ISR_TEACK 4427,342862
#define  USART_ISR_REACK 4428,342983
#define  USART_ICR_PECF 4431,343187
#define  USART_ICR_FECF 4432,343299
#define  USART_ICR_NCF 4433,343412
#define  USART_ICR_ORECF 4434,343526
#define  USART_ICR_IDLECF 4435,343639
#define  USART_ICR_TCCF 4436,343757
#define  USART_ICR_LBDCF 4437,343878
#define  USART_ICR_CTSCF 4438,343997
#define  USART_ICR_RTOCF 4439,344110
#define  USART_ICR_EOBCF 4440,344227
#define  USART_ICR_CMCF 4441,344339
#define  USART_ICR_WUCF 4442,344454
#define  USART_RDR_RDR 4445,344660
#define  USART_TDR_TDR 4448,344867
#define  WWDG_CR_T 4456,345485
#define  WWDG_CR_T0 4457,345609
#define  WWDG_CR_T1 4458,345698
#define  WWDG_CR_T2 4459,345787
#define  WWDG_CR_T3 4460,345876
#define  WWDG_CR_T4 4461,345965
#define  WWDG_CR_T5 4462,346054
#define  WWDG_CR_T6 4463,346143
#define  WWDG_CR_WDGA 4465,346234
#define  WWDG_CFR_W 4468,346416
#define  WWDG_CFR_W0 4469,346532
#define  WWDG_CFR_W1 4470,346621
#define  WWDG_CFR_W2 4471,346710
#define  WWDG_CFR_W3 4472,346799
#define  WWDG_CFR_W4 4473,346888
#define  WWDG_CFR_W5 4474,346977
#define  WWDG_CFR_W6 4475,347066
#define  WWDG_CFR_WDGTB 4477,347157
#define  WWDG_CFR_WDGTB0 4478,347269
#define  WWDG_CFR_WDGTB1 4479,347358
#define  WWDG_CFR_EWI 4481,347449
#define  WWDG_SR_EWIF 4484,347639
#define IS_ADC_ALL_INSTANCE(4499,347926
#define IS_ADC_COMMON_INSTANCE(4501,347988
#define IS_COMP_ALL_INSTANCE(4504,348142
#define IS_COMP_DAC1SWITCH_INSTANCE(4509,348426
#define IS_COMP_WINDOWMODE_INSTANCE(4512,348579
#define IS_CRC_ALL_INSTANCE(4515,348714
#define IS_DAC_ALL_INSTANCE(4518,348857
#define IS_DAC_CHANNEL_INSTANCE(4520,348919
#define IS_DMA_ALL_INSTANCE(4525,349143
#define IS_GPIO_ALL_INSTANCE(4534,349748
#define IS_GPIO_AF_INSTANCE(4540,350091
#define IS_GPIO_LOCK_INSTANCE(4546,350434
#define IS_I2C_ALL_INSTANCE(4553,350859
#define IS_I2S_ALL_INSTANCE(4558,351137
#define IS_OPAMP_ALL_INSTANCE(4562,351349
#define IS_IWDG_ALL_INSTANCE(4565,351497
#define IS_RTC_ALL_INSTANCE(4568,351643
#define IS_SMBUS_ALL_INSTANCE(4571,351787
#define IS_SPI_ALL_INSTANCE(4576,352071
#define IS_TIM_INSTANCE(4580,352283
#define IS_TIM_CC1_INSTANCE(4589,352595
#define IS_TIM_CC2_INSTANCE(4597,352878
#define IS_TIM_CC3_INSTANCE(4603,353095
#define IS_TIM_CC4_INSTANCE(4608,353278
#define IS_TIM_CC5_INSTANCE(4613,353461
#define IS_TIM_CC6_INSTANCE(4617,353609
#define IS_TIM_CLOCK_SELECT_INSTANCE(4623,353845
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(4629,354077
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(4634,354277
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(4639,354482
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(4645,354716
#define IS_TIM_OCXREF_CLEAR_INSTANCE(4651,354946
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(4656,355138
#define IS_TIM_HALL_INTERFACE_INSTANCE(4661,355335
#define IS_TIM_XOR_INSTANCE(4665,355494
#define IS_TIM_MASTER_INSTANCE(4671,355711
#define IS_TIM_SLAVE_INSTANCE(4678,355964
#define IS_TIM_SYNCHRO_INSTANCE(4684,356183
#define IS_TIM_32B_COUNTER_INSTANCE(4691,356445
#define IS_TIM_DMABURST_INSTANCE(4695,356603
#define IS_TIM_BREAK_INSTANCE(4703,356897
#define IS_TIM_CCX_INSTANCE(4710,357165
#define IS_TIM_CCXN_INSTANCE(4736,358439
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(4752,359223
#define IS_TIM_REPETITION_COUNTER_INSTANCE(4757,359422
#define IS_TIM_CLOCK_DIVISION_INSTANCE(4764,359687
#define IS_TIM_BKIN2_INSTANCE(4772,359981
#define IS_TIM_TRGO2_INSTANCE(4776,360131
#define IS_TIM_DMA_INSTANCE(4780,360281
#define IS_TIM_DMA_CC_INSTANCE(4789,360607
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(4797,360893
#define IS_TIM_REMAP_INSTANCE(4804,361157
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(4809,361343
#define IS_TSC_ALL_INSTANCE(4813,361508
#define IS_USART_INSTANCE(4816,361651
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(4821,361929
#define IS_UART_INSTANCE(4824,362096
#define IS_UART_HALFDUPLEX_INSTANCE(4829,362414
#define IS_UART_LIN_INSTANCE(4834,362757
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(4837,362953
#define IS_UART_HWFLOW_INSTANCE(4840,363114
#define IS_UART_DRIVER_ENABLE_INSTANCE(4845,363410
#define IS_SMARTCARD_INSTANCE(4850,363727
#define IS_IRDA_INSTANCE(4853,363875
#define IS_UART_DMA_INSTANCE(4856,364028
#define IS_WWDG_ALL_INSTANCE(4858,364154
#define ADC1_2_IRQn 4874,364844
#define COMP1_2_IRQn 4875,364880
#define COMP1_2_3_IRQn 4876,364917
#define COMP_IRQn 4877,364954
#define COMP4_5_6_IRQn 4878,364991
#define HRTIM1_FLT_IRQn 4879,365030
#define HRTIM1_TIME_IRQn 4880,365069
#define TIM15_IRQn 4881,365108
#define TIM18_DAC2_IRQn 4882,365154
#define TIM17_IRQn 4883,365193
#define TIM16_IRQn 4884,365243
#define TIM6_DAC1_IRQn 4885,365288
#define ADC1_2_IRQHandler 4889,365364
#define COMP1_2_IRQHandler 4890,365412
#define COMP1_2_3_IRQHandler 4891,365461
#define COMP_IRQHandler 4892,365510
#define COMP4_5_6_IRQHandler 4893,365559
#define HRTIM1_FLT_IRQHandler 4894,365610
#define HRTIM1_TIME_IRQHandler 4895,365661
#define TIM15_IRQHandler 4896,365712
#define TIM18_DAC2_IRQHandler 4897,365770
#define TIM17_IRQHandler 4898,365821
#define TIM16_IRQHandler 4899,365883
#define TIM6_DAC1_IRQHandler 4900,365940

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f302xe.h,220506
#define __STM32F302xE_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  PVD_IRQn 97,4732
  TAMP_STAMP_IRQn 98,4847
  RTC_WKUP_IRQn 99,4962
  FLASH_IRQn 100,5077
  RCC_IRQn 101,5192
  EXTI0_IRQn 102,5307
  EXTI1_IRQn 103,5422
  EXTI2_TSC_IRQn 104,5537
  EXTI3_IRQn 105,5652
  EXTI4_IRQn 106,5767
  DMA1_Channel1_IRQn 107,5882
  DMA1_Channel2_IRQn 108,5997
  DMA1_Channel3_IRQn 109,6112
  DMA1_Channel4_IRQn 110,6227
  DMA1_Channel5_IRQn 111,6342
  DMA1_Channel6_IRQn 112,6457
  DMA1_Channel7_IRQn 113,6572
  ADC1_2_IRQn 114,6687
  USB_HP_CAN_TX_IRQn 115,6802
  USB_LP_CAN_RX0_IRQn 116,6917
  CAN_RX1_IRQn 117,7032
  CAN_SCE_IRQn 118,7147
  EXTI9_5_IRQn 119,7262
  TIM1_BRK_TIM15_IRQn 120,7377
  TIM1_UP_TIM16_IRQn 121,7492
  TIM1_TRG_COM_TIM17_IRQn 122,7607
  TIM1_CC_IRQn 123,7722
  TIM2_IRQn 124,7837
  TIM3_IRQn 125,7952
  TIM4_IRQn 126,8067
  I2C1_EV_IRQn 127,8182
  I2C1_ER_IRQn 128,8297
  I2C2_EV_IRQn 129,8412
  I2C2_ER_IRQn 130,8527
  SPI1_IRQn 131,8642
  SPI2_IRQn 132,8757
  USART1_IRQn 133,8872
  USART2_IRQn 134,8987
  USART3_IRQn 135,9102
  EXTI15_10_IRQn 136,9217
  RTC_Alarm_IRQn 137,9332
  USBWakeUp_IRQn 138,9448
  FMC_IRQn 139,9563
  SPI3_IRQn 140,9678
  UART4_IRQn 141,9793
  UART5_IRQn 142,9908
  TIM6_DAC_IRQn 143,10023
  DMA2_Channel1_IRQn 144,10129
  DMA2_Channel2_IRQn 145,10244
  DMA2_Channel3_IRQn 146,10359
  DMA2_Channel4_IRQn 147,10474
  DMA2_Channel5_IRQn 148,10589
  COMP1_2_IRQn 149,10704
  COMP4_6_IRQn 150,10819
  I2C3_EV_IRQn 151,10934
  I2C3_ER_IRQn 152,11049
  USB_HP_IRQn 153,11164
  USB_LP_IRQn 154,11279
  USBWakeUp_RMP_IRQn 155,11394
  FPU_IRQn 156,11509
  SPI4_IRQn 157,11625
} IRQn_Type;158,11743
  __IO uint32_t ISR;178,12085
  __IO uint32_t IER;179,12200
  __IO uint32_t CR;180,12315
  __IO uint32_t CFGR;181,12430
  uint32_t      RESERVED0;182,12545
  __IO uint32_t SMPR1;183,12660
  __IO uint32_t SMPR2;184,12775
  uint32_t      RESERVED1;185,12890
  __IO uint32_t TR1;186,13005
  __IO uint32_t TR2;187,13120
  __IO uint32_t TR3;188,13235
  uint32_t      RESERVED2;189,13350
  __IO uint32_t SQR1;190,13465
  __IO uint32_t SQR2;191,13580
  __IO uint32_t SQR3;192,13695
  __IO uint32_t SQR4;193,13810
  __IO uint32_t DR;194,13925
  uint32_t      RESERVED3;195,14040
  uint32_t      RESERVED4;196,14155
  __IO uint32_t JSQR;197,14270
  uint32_t      RESERVED5[RESERVED5198,14385
  __IO uint32_t OFR1;199,14500
  __IO uint32_t OFR2;200,14615
  __IO uint32_t OFR3;201,14730
  __IO uint32_t OFR4;202,14845
  uint32_t      RESERVED6[RESERVED6203,14960
  __IO uint32_t JDR1;204,15075
  __IO uint32_t JDR2;205,15190
  __IO uint32_t JDR3;206,15305
  __IO uint32_t JDR4;207,15420
  uint32_t      RESERVED7[RESERVED7208,15535
  __IO uint32_t AWD2CR;209,15650
  __IO uint32_t AWD3CR;210,15765
  uint32_t      RESERVED8;211,15880
  uint32_t      RESERVED9;212,15995
  __IO uint32_t DIFSEL;213,16110
  __IO uint32_t CALFACT;214,16225
} ADC_TypeDef;216,16342
  __IO uint32_t CSR;220,16379
  uint32_t      RESERVED;221,16509
  __IO uint32_t CCR;222,16639
  __IO uint32_t CDR;223,16769
} ADC_Common_TypeDef;225,16979
  __IO uint32_t TIR;232,17080
  __IO uint32_t TDTR;233,17146
  __IO uint32_t TDLR;234,17233
  __IO uint32_t TDHR;235,17294
} CAN_TxMailBox_TypeDef;236,17356
  __IO uint32_t RIR;243,17462
  __IO uint32_t RDTR;244,17538
  __IO uint32_t RDLR;245,17638
  __IO uint32_t RDHR;246,17712
} CAN_FIFOMailBox_TypeDef;247,17787
  __IO uint32_t FR1;254,17898
  __IO uint32_t FR2;255,17955
} CAN_FilterRegister_TypeDef;256,18012
  __IO uint32_t              MCR;263,18111
  __IO uint32_t              MSR;264,18237
  __IO uint32_t              TSR;265,18363
  __IO uint32_t              RF0R;266,18489
  __IO uint32_t              RF1R;267,18615
  __IO uint32_t              IER;268,18741
  __IO uint32_t              ESR;269,18867
  __IO uint32_t              BTR;270,18993
  uint32_t                   RESERVED0[RESERVED0271,19119
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox272,19245
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox273,19371
  uint32_t                   RESERVED1[RESERVED1274,19497
  __IO uint32_t              FMR;275,19623
  __IO uint32_t              FM1R;276,19749
  uint32_t                   RESERVED2;277,19875
  __IO uint32_t              FS1R;278,20001
  uint32_t                   RESERVED3;279,20127
  __IO uint32_t              FFA1R;280,20253
  uint32_t                   RESERVED4;281,20379
  __IO uint32_t              FA1R;282,20505
  uint32_t                   RESERVED5[RESERVED5283,20631
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister284,20757
} CAN_TypeDef;285,20883
  __IO uint32_t CSR;293,20964
} COMP_TypeDef;294,21054
  __IO uint32_t DR;302,21138
  __IO uint8_t  IDR;303,21242
  uint8_t       RESERVED0;304,21346
  uint16_t      RESERVED1;305,21450
  __IO uint32_t CR;306,21554
  uint32_t      RESERVED2;307,21658
  __IO uint32_t INIT;308,21762
  __IO uint32_t POL;309,21866
} CRC_TypeDef;310,21970
  __IO uint32_t CR;318,22060
  __IO uint32_t SWTRIGR;319,22173
  __IO uint32_t DHR12R1;320,22286
  __IO uint32_t DHR12L1;321,22399
  __IO uint32_t DHR8R1;322,22512
  __IO uint32_t RESERVED0;323,22625
  __IO uint32_t RESERVED1;324,22739
  __IO uint32_t RESERVED2;325,22853
  __IO uint32_t DHR12RD;326,22967
  __IO uint32_t DHR12LD;327,23080
  __IO uint32_t DHR8RD;328,23193
  __IO uint32_t DOR1;329,23306
  __IO uint32_t RESERVED3;330,23419
  __IO uint32_t SR;331,23533
} DAC_TypeDef;332,23646
  __IO uint32_t IDCODE;340,23718
  __IO uint32_t CR;341,23807
  __IO uint32_t APB1FZ;342,23896
  __IO uint32_t APB2FZ;343,23985
}DBGMCU_TypeDef;DBGMCU_TypeDef344,24074
  __IO uint32_t CCR;352,24153
  __IO uint32_t CNDTR;353,24271
  __IO uint32_t CPAR;354,24389
  __IO uint32_t CMAR;355,24507
} DMA_Channel_TypeDef;356,24625
  __IO uint32_t ISR;360,24670
  __IO uint32_t IFCR;361,24788
} DMA_TypeDef;362,24906
  __IO uint32_t IMR;370,25004
  __IO uint32_t EMR;371,25121
  __IO uint32_t RTSR;372,25238
  __IO uint32_t FTSR;373,25355
  __IO uint32_t SWIER;374,25472
  __IO uint32_t PR;375,25589
  uint32_t      RESERVED1;376,25706
  uint32_t      RESERVED2;377,25823
  __IO uint32_t IMR2;378,25940
  __IO uint32_t EMR2;379,26057
  __IO uint32_t RTSR2;380,26174
  __IO uint32_t FTSR2;381,26291
  __IO uint32_t SWIER2;382,26408
  __IO uint32_t PR2;383,26525
}EXTI_TypeDef;EXTI_TypeDef384,26642
  __IO uint32_t ACR;392,26720
  __IO uint32_t KEYR;393,26824
  __IO uint32_t OPTKEYR;394,26928
  __IO uint32_t SR;395,27032
  __IO uint32_t CR;396,27136
  __IO uint32_t AR;397,27240
  uint32_t      RESERVED;398,27344
  __IO uint32_t OBR;399,27448
  __IO uint32_t WRPR;400,27552
} FLASH_TypeDef;402,27658
  __IO uint32_t BTCR[BTCR410,27749
} FMC_Bank1_TypeDef;411,27895
  __IO uint32_t BWTR[BWTR419,28001
} FMC_Bank1E_TypeDef;420,28100
  __IO uint32_t PCR2;428,28205
  __IO uint32_t SR2;429,28316
  __IO uint32_t PMEM2;430,28427
  __IO uint32_t PATT2;431,28538
  uint32_t      RESERVED0;432,28649
  __IO uint32_t ECCR2;433,28760
  uint32_t      RESERVED1;434,28871
  uint32_t      RESERVED2;435,28982
  __IO uint32_t PCR3;436,29093
  __IO uint32_t SR3;437,29204
  __IO uint32_t PMEM3;438,29315
  __IO uint32_t PATT3;439,29426
  uint32_t      RESERVED3;440,29537
  __IO uint32_t ECCR3;441,29648
} FMC_Bank2_3_TypeDef;442,29759
  __IO uint32_t PCR4;450,29865
  __IO uint32_t SR4;451,29974
  __IO uint32_t PMEM4;452,30083
  __IO uint32_t PATT4;453,30192
  __IO uint32_t PIO4;454,30301
} FMC_Bank4_TypeDef;455,30410
  __IO uint16_t RDP;462,30500
  __IO uint16_t USER;463,30606
  uint16_t RESERVED0;464,30712
  uint16_t RESERVED1;465,30818
  __IO uint16_t WRP0;466,30924
  __IO uint16_t WRP1;467,31030
  __IO uint16_t WRP2;468,31136
  __IO uint16_t WRP3;469,31242
} OB_TypeDef;470,31348
  __IO uint32_t MODER;478,31429
  __IO uint32_t OTYPER;479,31533
  __IO uint32_t OSPEEDR;480,31637
  __IO uint32_t PUPDR;481,31741
  __IO uint32_t IDR;482,31845
  __IO uint32_t ODR;483,31949
  __IO uint32_t BSRR;484,32053
  __IO uint32_t LCKR;485,32152
  __IO uint32_t AFR[AFR486,32256
  __IO uint32_t BRR;487,32360
}GPIO_TypeDef;GPIO_TypeDef488,32459
  __IO uint32_t CSR;496,32551
} OPAMP_TypeDef;497,32655
  __IO uint32_t CFGR1;505,32751
       uint32_t RESERVED;506,32864
  __IO uint32_t EXTICR[EXTICR507,32977
  __IO uint32_t CFGR2;508,33092
} SYSCFG_TypeDef;509,33205
  __IO uint32_t CR1;517,33305
  __IO uint32_t CR2;518,33396
  __IO uint32_t OAR1;519,33487
  __IO uint32_t OAR2;520,33578
  __IO uint32_t TIMINGR;521,33669
  __IO uint32_t TIMEOUTR;522,33760
  __IO uint32_t ISR;523,33851
  __IO uint32_t ICR;524,33942
  __IO uint32_t PECR;525,34033
  __IO uint32_t RXDR;526,34124
  __IO uint32_t TXDR;527,34215
}I2C_TypeDef;I2C_TypeDef528,34306
  __IO uint32_t KR;536,34388
  __IO uint32_t PR;537,34465
  __IO uint32_t RLR;538,34542
  __IO uint32_t SR;539,34619
  __IO uint32_t WINR;540,34696
} IWDG_TypeDef;541,34773
  __IO uint32_t CR;549,34850
  __IO uint32_t CSR;550,34937
} PWR_TypeDef;551,35024
  __IO uint32_t CR;558,35108
  __IO uint32_t CFGR;559,35227
  __IO uint32_t CIR;560,35346
  __IO uint32_t APB2RSTR;561,35465
  __IO uint32_t APB1RSTR;562,35584
  __IO uint32_t AHBENR;563,35703
  __IO uint32_t APB2ENR;564,35822
  __IO uint32_t APB1ENR;565,35941
  __IO uint32_t BDCR;566,36060
  __IO uint32_t CSR;567,36179
  __IO uint32_t AHBRSTR;568,36298
  __IO uint32_t CFGR2;569,36417
  __IO uint32_t CFGR3;570,36536
} RCC_TypeDef;571,36655
  __IO uint32_t TR;579,36733
  __IO uint32_t DR;580,36849
  __IO uint32_t CR;581,36965
  __IO uint32_t ISR;582,37081
  __IO uint32_t PRER;583,37197
  __IO uint32_t WUTR;584,37313
  uint32_t RESERVED0;585,37429
  __IO uint32_t ALRMAR;586,37545
  __IO uint32_t ALRMBR;587,37661
  __IO uint32_t WPR;588,37777
  __IO uint32_t SSR;589,37893
  __IO uint32_t SHIFTR;590,38009
  __IO uint32_t TSTR;591,38125
  __IO uint32_t TSDR;592,38241
  __IO uint32_t TSSSR;593,38357
  __IO uint32_t CALR;594,38473
  __IO uint32_t TAFCR;595,38589
  __IO uint32_t ALRMASSR;596,38705
  __IO uint32_t ALRMBSSR;597,38821
  uint32_t RESERVED7;598,38937
  __IO uint32_t BKP0R;599,39053
  __IO uint32_t BKP1R;600,39169
  __IO uint32_t BKP2R;601,39285
  __IO uint32_t BKP3R;602,39401
  __IO uint32_t BKP4R;603,39517
  __IO uint32_t BKP5R;604,39633
  __IO uint32_t BKP6R;605,39749
  __IO uint32_t BKP7R;606,39865
  __IO uint32_t BKP8R;607,39981
  __IO uint32_t BKP9R;608,40097
  __IO uint32_t BKP10R;609,40213
  __IO uint32_t BKP11R;610,40329
  __IO uint32_t BKP12R;611,40445
  __IO uint32_t BKP13R;612,40561
  __IO uint32_t BKP14R;613,40677
  __IO uint32_t BKP15R;614,40793
} RTC_TypeDef;615,40909
  __IO uint32_t CR1;624,41001
  __IO uint32_t CR2;625,41110
  __IO uint32_t SR;626,41219
  __IO uint32_t DR;627,41328
  __IO uint32_t CRCPR;628,41437
  __IO uint32_t RXCRCR;629,41546
  __IO uint32_t TXCRCR;630,41655
  __IO uint32_t I2SCFGR;631,41764
  __IO uint32_t I2SPR;632,41873
} SPI_TypeDef;633,41982
  __IO uint32_t CR1;640,42046
  __IO uint32_t CR2;641,42142
  __IO uint32_t SMCR;642,42238
  __IO uint32_t DIER;643,42334
  __IO uint32_t SR;644,42430
  __IO uint32_t EGR;645,42526
  __IO uint32_t CCMR1;646,42622
  __IO uint32_t CCMR2;647,42718
  __IO uint32_t CCER;648,42814
  __IO uint32_t CNT;649,42910
  __IO uint32_t PSC;650,43006
  __IO uint32_t ARR;651,43102
  __IO uint32_t RCR;652,43198
  __IO uint32_t CCR1;653,43294
  __IO uint32_t CCR2;654,43390
  __IO uint32_t CCR3;655,43486
  __IO uint32_t CCR4;656,43582
  __IO uint32_t BDTR;657,43678
  __IO uint32_t DCR;658,43774
  __IO uint32_t DMAR;659,43870
  __IO uint32_t OR;660,43966
  __IO uint32_t CCMR3;661,44062
  __IO uint32_t CCR5;662,44158
  __IO uint32_t CCR6;663,44254
} TIM_TypeDef;664,44350
  __IO uint32_t CR;671,44441
  __IO uint32_t IER;672,44560
  __IO uint32_t ICR;673,44679
  __IO uint32_t ISR;674,44798
  __IO uint32_t IOHCR;675,44917
  uint32_t      RESERVED1;676,45036
  __IO uint32_t IOASCR;677,45155
  uint32_t      RESERVED2;678,45274
  __IO uint32_t IOSCR;679,45393
  uint32_t      RESERVED3;680,45512
  __IO uint32_t IOCCR;681,45631
  uint32_t      RESERVED4;682,45750
  __IO uint32_t IOGCSR;683,45869
  __IO uint32_t IOGXCR[IOGXCR684,45988
} TSC_TypeDef;685,46110
  __IO uint32_t CR1;693,46228
  __IO uint32_t CR2;694,46324
  __IO uint32_t CR3;695,46420
  __IO uint32_t BRR;696,46516
  __IO uint32_t GTPR;697,46612
  __IO uint32_t RTOR;698,46708
  __IO uint32_t RQR;699,46804
  __IO uint32_t ISR;700,46900
  __IO uint32_t ICR;701,46996
  __IO uint16_t RDR;702,47092
  uint16_t  RESERVED1;703,47188
  __IO uint16_t TDR;704,47284
  uint16_t  RESERVED2;705,47380
} USART_TypeDef;706,47476
  __IO uint16_t EP0R;714,47582
  __IO uint16_t RESERVED0;715,47686
  __IO uint16_t EP1R;716,47742
  __IO uint16_t RESERVED1;717,47845
  __IO uint16_t EP2R;718,47903
  __IO uint16_t RESERVED2;719,48006
  __IO uint16_t EP3R;720,48064
  __IO uint16_t RESERVED3;721,48168
  __IO uint16_t EP4R;722,48226
  __IO uint16_t RESERVED4;723,48329
  __IO uint16_t EP5R;724,48387
  __IO uint16_t RESERVED5;725,48490
  __IO uint16_t EP6R;726,48548
  __IO uint16_t RESERVED6;727,48651
  __IO uint16_t EP7R;728,48709
  __IO uint16_t RESERVED7[RESERVED7729,48812
  __IO uint16_t CNTR;730,48868
  __IO uint16_t RESERVED8;731,48971
  __IO uint16_t ISTR;732,49029
  __IO uint16_t RESERVED9;733,49132
  __IO uint16_t FNR;734,49190
  __IO uint16_t RESERVEDA;735,49293
  __IO uint16_t DADDR;736,49351
  __IO uint16_t RESERVEDB;737,49454
  __IO uint16_t BTABLE;738,49512
  __IO uint16_t RESERVEDC;739,49615
  __IO uint16_t LPMCSR;740,49666
  __IO uint16_t RESERVEDD;741,49769
} USB_TypeDef;742,49820
  __IO uint32_t CR;749,49896
  __IO uint32_t CFR;750,49977
  __IO uint32_t SR;751,50058
} WWDG_TypeDef;752,50139
#define FLASH_BASE 758,50213
#define SRAM_BASE 759,50314
#define PERIPH_BASE 760,50414
#define FMC_BASE 761,50520
#define FMC_R_BASE 762,50659
#define SRAM_BB_BASE 764,50800
#define PERIPH_BB_BASE 765,50903
#define APB1PERIPH_BASE 769,51047
#define APB2PERIPH_BASE 770,51090
#define AHB1PERIPH_BASE 771,51148
#define AHB2PERIPH_BASE 772,51206
#define AHB3PERIPH_BASE 773,51264
#define TIM2_BASE 776,51350
#define TIM3_BASE 777,51412
#define TIM4_BASE 778,51474
#define TIM6_BASE 779,51536
#define RTC_BASE 780,51598
#define WWDG_BASE 781,51660
#define IWDG_BASE 782,51722
#define I2S2ext_BASE 783,51784
#define SPI2_BASE 784,51846
#define SPI3_BASE 785,51908
#define I2S3ext_BASE 786,51970
#define USART2_BASE 787,52032
#define USART3_BASE 788,52094
#define UART4_BASE 789,52156
#define UART5_BASE 790,52218
#define I2C1_BASE 791,52280
#define I2C2_BASE 792,52342
#define USB_BASE 793,52404
#define USB_PMAADDR 794,52515
#define CAN_BASE 795,52624
#define PWR_BASE 796,52686
#define DAC1_BASE 797,52748
#define DAC_BASE 798,52810
#define I2C3_BASE 799,52852
#define SYSCFG_BASE 802,52942
#define COMP1_BASE 803,53004
#define COMP2_BASE 804,53066
#define COMP4_BASE 805,53128
#define COMP6_BASE 806,53190
#define COMP_BASE 807,53252
#define OPAMP1_BASE 808,53294
#define OPAMP2_BASE 809,53356
#define OPAMP_BASE 810,53418
#define EXTI_BASE 811,53461
#define TIM1_BASE 812,53523
#define SPI1_BASE 813,53585
#define USART1_BASE 814,53647
#define SPI4_BASE 815,53709
#define TIM15_BASE 816,53771
#define TIM16_BASE 817,53833
#define TIM17_BASE 818,53895
#define DMA1_BASE 821,53985
#define DMA1_Channel1_BASE 822,54047
#define DMA1_Channel2_BASE 823,54109
#define DMA1_Channel3_BASE 824,54171
#define DMA1_Channel4_BASE 825,54233
#define DMA1_Channel5_BASE 826,54295
#define DMA1_Channel6_BASE 827,54357
#define DMA1_Channel7_BASE 828,54419
#define DMA2_BASE 829,54481
#define DMA2_Channel1_BASE 830,54543
#define DMA2_Channel2_BASE 831,54605
#define DMA2_Channel3_BASE 832,54667
#define DMA2_Channel4_BASE 833,54729
#define DMA2_Channel5_BASE 834,54791
#define RCC_BASE 835,54853
#define FLASH_R_BASE 836,54915
#define OB_BASE 837,55014
#define CRC_BASE 838,55112
#define TSC_BASE 839,55174
#define GPIOA_BASE 842,55264
#define GPIOB_BASE 843,55326
#define GPIOC_BASE 844,55388
#define GPIOD_BASE 845,55450
#define GPIOE_BASE 846,55512
#define GPIOF_BASE 847,55574
#define GPIOG_BASE 848,55636
#define GPIOH_BASE 849,55698
#define ADC1_BASE 852,55788
#define ADC2_BASE 853,55850
#define ADC1_2_COMMON_BASE 854,55912
#define FMC_BANK1 857,56008
#define FMC_BANK1_1 858,56097
#define FMC_BANK1_2 859,56186
#define FMC_BANK1_3 860,56275
#define FMC_BANK1_4 861,56364
#define FMC_BANK2 863,56455
#define FMC_BANK3 864,56544
#define FMC_BANK4 865,56633
#define FMC_Bank1_R_BASE 868,56766
#define FMC_Bank1E_R_BASE 869,56819
#define FMC_Bank2_3_R_BASE 870,56872
#define FMC_Bank4_R_BASE 871,56925
#define DBGMCU_BASE 873,56980
#define TIM2 881,57149
#define TIM3 882,57206
#define TIM4 883,57263
#define TIM6 884,57320
#define RTC 885,57377
#define WWDG 886,57433
#define IWDG 887,57491
#define I2S2ext 888,57549
#define SPI2 889,57609
#define SPI3 890,57666
#define I2S3ext 891,57723
#define USART2 892,57783
#define USART3 893,57844
#define UART4 894,57905
#define UART5 895,57965
#define I2C1 896,58025
#define I2C2 897,58082
#define I2C3 898,58139
#define CAN 899,58196
#define PWR 900,58252
#define DAC 901,58308
#define DAC1 902,58364
#define COMP 903,58421
#define COMP1 904,58479
#define COMP2 905,58538
#define COMP4 906,58597
#define COMP6 907,58656
#define OPAMP1 908,58715
#define OPAMP 909,58776
#define OPAMP2 910,58836
#define SYSCFG 911,58897
#define EXTI 912,58959
#define TIM1 913,59017
#define SPI1 914,59074
#define USART1 915,59131
#define SPI4 916,59192
#define TIM15 917,59249
#define TIM16 918,59307
#define TIM17 919,59365
#define DBGMCU 920,59423
#define DMA1 921,59485
#define DMA1_Channel1 922,59542
#define DMA1_Channel2 923,59616
#define DMA1_Channel3 924,59690
#define DMA1_Channel4 925,59764
#define DMA1_Channel5 926,59838
#define DMA1_Channel6 927,59912
#define DMA1_Channel7 928,59986
#define DMA2 929,60060
#define DMA2_Channel1 930,60117
#define DMA2_Channel2 931,60191
#define DMA2_Channel3 932,60265
#define DMA2_Channel4 933,60339
#define DMA2_Channel5 934,60413
#define RCC 935,60487
#define FLASH 936,60543
#define OB 937,60605
#define CRC 938,60659
#define TSC 939,60715
#define GPIOA 940,60771
#define GPIOB 941,60830
#define GPIOC 942,60889
#define GPIOD 943,60948
#define GPIOE 944,61007
#define GPIOF 945,61066
#define GPIOG 946,61125
#define GPIOH 947,61184
#define ADC1 948,61243
#define ADC2 949,61300
#define ADC1_2_COMMON 950,61357
#define USB 951,61430
#define FMC_Bank1 952,61486
#define FMC_Bank1E 953,61556
#define FMC_Bank2_3 954,61628
#define FMC_Bank4 955,61702
#define ADC_ISR_ADRD 980,62662
#define ADC_ISR_EOSMP 981,62748
#define ADC_ISR_EOC 982,62835
#define ADC_ISR_EOS 983,62932
#define ADC_ISR_OVR 984,63042
#define ADC_ISR_JEOC 985,63121
#define ADC_ISR_JEOS 986,63219
#define ADC_ISR_AWD1 987,63330
#define ADC_ISR_AWD2 988,63419
#define ADC_ISR_AWD3 989,63508
#define ADC_ISR_JQOVF 990,63597
#define ADC_IER_RDY 993,63785
#define ADC_IER_EOSMP 994,63882
#define ADC_IER_EOC 995,63981
#define ADC_IER_EOS 996,64090
#define ADC_IER_OVR 997,64212
#define ADC_IER_JEOC 998,64303
#define ADC_IER_JEOS 999,64413
#define ADC_IER_AWD1 1000,64536
#define ADC_IER_AWD2 1001,64637
#define ADC_IER_AWD3 1002,64738
#define ADC_IER_JQOVF 1003,64839
#define ADC_CR_ADEN 1006,65038
#define ADC_CR_ADDIS 1007,65118
#define ADC_CR_ADSTART 1008,65199
#define ADC_CR_JADSTART 1009,65292
#define ADC_CR_ADSTP 1010,65386
#define ADC_CR_JADSTP 1011,65478
#define ADC_CR_ADVREGEN 1012,65571
#define ADC_CR_ADVREGEN_0 1013,65661
#define ADC_CR_ADVREGEN_1 1014,65741
#define ADC_CR_ADCALDIF 1015,65821
#define ADC_CR_ADCAL 1016,65920
#define ADC_CFGR_DMAEN 1019,66083
#define ADC_CFGR_DMACFG 1020,66157
#define ADC_CFGR_RES 1022,66240
#define ADC_CFGR_RES_0 1023,66319
#define ADC_CFGR_RES_1 1024,66392
#define ADC_CFGR_ALIGN 1026,66467
#define ADC_CFGR_EXTSEL 1028,66548
#define ADC_CFGR_EXTSEL_0 1029,66655
#define ADC_CFGR_EXTSEL_1 1030,66730
#define ADC_CFGR_EXTSEL_2 1031,66805
#define ADC_CFGR_EXTSEL_3 1032,66880
#define ADC_CFGR_EXTEN 1034,66957
#define ADC_CFGR_EXTEN_0 1035,67088
#define ADC_CFGR_EXTEN_1 1036,67163
#define ADC_CFGR_OVRMOD 1038,67240
#define ADC_CFGR_CONT 1039,67316
#define ADC_CFGR_AUTDLY 1040,67436
#define ADC_CFGR_AUTOFF 1041,67522
#define ADC_CFGR_DISCEN 1042,67600
#define ADC_CFGR_DISCNUM 1044,67705
#define ADC_CFGR_DISCNUM_0 1045,67801
#define ADC_CFGR_DISCNUM_1 1046,67878
#define ADC_CFGR_DISCNUM_2 1047,67955
#define ADC_CFGR_JDISCEN 1049,68034
#define ADC_CFGR_JQM 1050,68136
#define ADC_CFGR_AWD1SGL 1051,68215
#define ADC_CFGR_AWD1EN 1052,68335
#define ADC_CFGR_JAWD1EN 1053,68443
#define ADC_CFGR_JAUTO 1054,68552
#define ADC_CFGR_AWD1CH 1056,68653
#define ADC_CFGR_AWD1CH_0 1057,68752
#define ADC_CFGR_AWD1CH_1 1058,68828
#define ADC_CFGR_AWD1CH_2 1059,68905
#define ADC_CFGR_AWD1CH_3 1060,68982
#define ADC_CFGR_AWD1CH_4 1061,69059
#define ADC_SMPR1_SMP0 1064,69223
#define ADC_SMPR1_SMP0_0 1065,69321
#define ADC_SMPR1_SMP0_1 1066,69395
#define ADC_SMPR1_SMP0_2 1067,69469
#define ADC_SMPR1_SMP1 1069,69545
#define ADC_SMPR1_SMP1_0 1070,69643
#define ADC_SMPR1_SMP1_1 1071,69717
#define ADC_SMPR1_SMP1_2 1072,69791
#define ADC_SMPR1_SMP2 1074,69867
#define ADC_SMPR1_SMP2_0 1075,69965
#define ADC_SMPR1_SMP2_1 1076,70039
#define ADC_SMPR1_SMP2_2 1077,70113
#define ADC_SMPR1_SMP3 1079,70189
#define ADC_SMPR1_SMP3_0 1080,70287
#define ADC_SMPR1_SMP3_1 1081,70361
#define ADC_SMPR1_SMP3_2 1082,70435
#define ADC_SMPR1_SMP4 1084,70511
#define ADC_SMPR1_SMP4_0 1085,70609
#define ADC_SMPR1_SMP4_1 1086,70683
#define ADC_SMPR1_SMP4_2 1087,70757
#define ADC_SMPR1_SMP5 1089,70833
#define ADC_SMPR1_SMP5_0 1090,70931
#define ADC_SMPR1_SMP5_1 1091,71005
#define ADC_SMPR1_SMP5_2 1092,71079
#define ADC_SMPR1_SMP6 1094,71155
#define ADC_SMPR1_SMP6_0 1095,71253
#define ADC_SMPR1_SMP6_1 1096,71327
#define ADC_SMPR1_SMP6_2 1097,71401
#define ADC_SMPR1_SMP7 1099,71477
#define ADC_SMPR1_SMP7_0 1100,71575
#define ADC_SMPR1_SMP7_1 1101,71649
#define ADC_SMPR1_SMP7_2 1102,71723
#define ADC_SMPR1_SMP8 1104,71799
#define ADC_SMPR1_SMP8_0 1105,71897
#define ADC_SMPR1_SMP8_1 1106,71971
#define ADC_SMPR1_SMP8_2 1107,72045
#define ADC_SMPR1_SMP9 1109,72121
#define ADC_SMPR1_SMP9_0 1110,72219
#define ADC_SMPR1_SMP9_1 1111,72293
#define ADC_SMPR1_SMP9_2 1112,72367
#define ADC_SMPR2_SMP10 1115,72528
#define ADC_SMPR2_SMP10_0 1116,72628
#define ADC_SMPR2_SMP10_1 1117,72704
#define ADC_SMPR2_SMP10_2 1118,72780
#define ADC_SMPR2_SMP11 1120,72858
#define ADC_SMPR2_SMP11_0 1121,72958
#define ADC_SMPR2_SMP11_1 1122,73034
#define ADC_SMPR2_SMP11_2 1123,73110
#define ADC_SMPR2_SMP12 1125,73188
#define ADC_SMPR2_SMP12_0 1126,73288
#define ADC_SMPR2_SMP12_1 1127,73364
#define ADC_SMPR2_SMP12_2 1128,73440
#define ADC_SMPR2_SMP13 1130,73518
#define ADC_SMPR2_SMP13_0 1131,73618
#define ADC_SMPR2_SMP13_1 1132,73694
#define ADC_SMPR2_SMP13_2 1133,73770
#define ADC_SMPR2_SMP14 1135,73848
#define ADC_SMPR2_SMP14_0 1136,73948
#define ADC_SMPR2_SMP14_1 1137,74024
#define ADC_SMPR2_SMP14_2 1138,74100
#define ADC_SMPR2_SMP15 1140,74178
#define ADC_SMPR2_SMP15_0 1141,74278
#define ADC_SMPR2_SMP15_1 1142,74354
#define ADC_SMPR2_SMP15_2 1143,74430
#define ADC_SMPR2_SMP16 1145,74508
#define ADC_SMPR2_SMP16_0 1146,74608
#define ADC_SMPR2_SMP16_1 1147,74684
#define ADC_SMPR2_SMP16_2 1148,74760
#define ADC_SMPR2_SMP17 1150,74838
#define ADC_SMPR2_SMP17_0 1151,74938
#define ADC_SMPR2_SMP17_1 1152,75014
#define ADC_SMPR2_SMP17_2 1153,75090
#define ADC_SMPR2_SMP18 1155,75168
#define ADC_SMPR2_SMP18_0 1156,75268
#define ADC_SMPR2_SMP18_1 1157,75344
#define ADC_SMPR2_SMP18_2 1158,75420
#define ADC_TR1_LT1 1161,75581
#define ADC_TR1_LT1_0 1162,75679
#define ADC_TR1_LT1_1 1163,75753
#define ADC_TR1_LT1_2 1164,75827
#define ADC_TR1_LT1_3 1165,75901
#define ADC_TR1_LT1_4 1166,75975
#define ADC_TR1_LT1_5 1167,76049
#define ADC_TR1_LT1_6 1168,76123
#define ADC_TR1_LT1_7 1169,76197
#define ADC_TR1_LT1_8 1170,76271
#define ADC_TR1_LT1_9 1171,76345
#define ADC_TR1_LT1_10 1172,76419
#define ADC_TR1_LT1_11 1173,76494
#define ADC_TR1_HT1 1175,76571
#define ADC_TR1_HT1_0 1176,76670
#define ADC_TR1_HT1_1 1177,76744
#define ADC_TR1_HT1_2 1178,76818
#define ADC_TR1_HT1_3 1179,76892
#define ADC_TR1_HT1_4 1180,76966
#define ADC_TR1_HT1_5 1181,77040
#define ADC_TR1_HT1_6 1182,77114
#define ADC_TR1_HT1_7 1183,77188
#define ADC_TR1_HT1_8 1184,77262
#define ADC_TR1_HT1_9 1185,77336
#define ADC_TR1_HT1_10 1186,77410
#define ADC_TR1_HT1_11 1187,77485
#define ADC_TR2_LT2 1190,77645
#define ADC_TR2_LT2_0 1191,77743
#define ADC_TR2_LT2_1 1192,77817
#define ADC_TR2_LT2_2 1193,77891
#define ADC_TR2_LT2_3 1194,77965
#define ADC_TR2_LT2_4 1195,78039
#define ADC_TR2_LT2_5 1196,78113
#define ADC_TR2_LT2_6 1197,78187
#define ADC_TR2_LT2_7 1198,78261
#define ADC_TR2_HT2 1200,78337
#define ADC_TR2_HT2_0 1201,78436
#define ADC_TR2_HT2_1 1202,78510
#define ADC_TR2_HT2_2 1203,78584
#define ADC_TR2_HT2_3 1204,78658
#define ADC_TR2_HT2_4 1205,78732
#define ADC_TR2_HT2_5 1206,78806
#define ADC_TR2_HT2_6 1207,78880
#define ADC_TR2_HT2_7 1208,78954
#define ADC_TR3_LT3 1211,79113
#define ADC_TR3_LT3_0 1212,79211
#define ADC_TR3_LT3_1 1213,79285
#define ADC_TR3_LT3_2 1214,79359
#define ADC_TR3_LT3_3 1215,79433
#define ADC_TR3_LT3_4 1216,79507
#define ADC_TR3_LT3_5 1217,79581
#define ADC_TR3_LT3_6 1218,79655
#define ADC_TR3_LT3_7 1219,79729
#define ADC_TR3_HT3 1221,79805
#define ADC_TR3_HT3_0 1222,79904
#define ADC_TR3_HT3_1 1223,79978
#define ADC_TR3_HT3_2 1224,80052
#define ADC_TR3_HT3_3 1225,80126
#define ADC_TR3_HT3_4 1226,80200
#define ADC_TR3_HT3_5 1227,80274
#define ADC_TR3_HT3_6 1228,80348
#define ADC_TR3_HT3_7 1229,80422
#define ADC_SQR1_L 1232,80582
#define ADC_SQR1_L_0 1233,80678
#define ADC_SQR1_L_1 1234,80750
#define ADC_SQR1_L_2 1235,80822
#define ADC_SQR1_L_3 1236,80894
#define ADC_SQR1_SQ1 1238,80968
#define ADC_SQR1_SQ1_0 1239,81067
#define ADC_SQR1_SQ1_1 1240,81141
#define ADC_SQR1_SQ1_2 1241,81215
#define ADC_SQR1_SQ1_3 1242,81289
#define ADC_SQR1_SQ1_4 1243,81363
#define ADC_SQR1_SQ2 1245,81439
#define ADC_SQR1_SQ2_0 1246,81538
#define ADC_SQR1_SQ2_1 1247,81612
#define ADC_SQR1_SQ2_2 1248,81686
#define ADC_SQR1_SQ2_3 1249,81760
#define ADC_SQR1_SQ2_4 1250,81834
#define ADC_SQR1_SQ3 1252,81910
#define ADC_SQR1_SQ3_0 1253,82009
#define ADC_SQR1_SQ3_1 1254,82083
#define ADC_SQR1_SQ3_2 1255,82157
#define ADC_SQR1_SQ3_3 1256,82231
#define ADC_SQR1_SQ3_4 1257,82305
#define ADC_SQR1_SQ4 1259,82381
#define ADC_SQR1_SQ4_0 1260,82480
#define ADC_SQR1_SQ4_1 1261,82554
#define ADC_SQR1_SQ4_2 1262,82628
#define ADC_SQR1_SQ4_3 1263,82702
#define ADC_SQR1_SQ4_4 1264,82776
#define ADC_SQR2_SQ5 1267,82936
#define ADC_SQR2_SQ5_0 1268,83035
#define ADC_SQR2_SQ5_1 1269,83109
#define ADC_SQR2_SQ5_2 1270,83183
#define ADC_SQR2_SQ5_3 1271,83257
#define ADC_SQR2_SQ5_4 1272,83331
#define ADC_SQR2_SQ6 1274,83407
#define ADC_SQR2_SQ6_0 1275,83506
#define ADC_SQR2_SQ6_1 1276,83580
#define ADC_SQR2_SQ6_2 1277,83654
#define ADC_SQR2_SQ6_3 1278,83728
#define ADC_SQR2_SQ6_4 1279,83802
#define ADC_SQR2_SQ7 1281,83878
#define ADC_SQR2_SQ7_0 1282,83977
#define ADC_SQR2_SQ7_1 1283,84051
#define ADC_SQR2_SQ7_2 1284,84125
#define ADC_SQR2_SQ7_3 1285,84199
#define ADC_SQR2_SQ7_4 1286,84273
#define ADC_SQR2_SQ8 1288,84349
#define ADC_SQR2_SQ8_0 1289,84448
#define ADC_SQR2_SQ8_1 1290,84522
#define ADC_SQR2_SQ8_2 1291,84596
#define ADC_SQR2_SQ8_3 1292,84670
#define ADC_SQR2_SQ8_4 1293,84744
#define ADC_SQR2_SQ9 1295,84820
#define ADC_SQR2_SQ9_0 1296,84919
#define ADC_SQR2_SQ9_1 1297,84993
#define ADC_SQR2_SQ9_2 1298,85067
#define ADC_SQR2_SQ9_3 1299,85141
#define ADC_SQR2_SQ9_4 1300,85215
#define ADC_SQR3_SQ10 1303,85375
#define ADC_SQR3_SQ10_0 1304,85475
#define ADC_SQR3_SQ10_1 1305,85550
#define ADC_SQR3_SQ10_2 1306,85625
#define ADC_SQR3_SQ10_3 1307,85700
#define ADC_SQR3_SQ10_4 1308,85775
#define ADC_SQR3_SQ11 1310,85852
#define ADC_SQR3_SQ11_0 1311,85952
#define ADC_SQR3_SQ11_1 1312,86027
#define ADC_SQR3_SQ11_2 1313,86102
#define ADC_SQR3_SQ11_3 1314,86177
#define ADC_SQR3_SQ11_4 1315,86252
#define ADC_SQR3_SQ12 1317,86329
#define ADC_SQR3_SQ12_0 1318,86429
#define ADC_SQR3_SQ12_1 1319,86504
#define ADC_SQR3_SQ12_2 1320,86579
#define ADC_SQR3_SQ12_3 1321,86654
#define ADC_SQR3_SQ12_4 1322,86729
#define ADC_SQR3_SQ13 1324,86806
#define ADC_SQR3_SQ13_0 1325,86906
#define ADC_SQR3_SQ13_1 1326,86981
#define ADC_SQR3_SQ13_2 1327,87056
#define ADC_SQR3_SQ13_3 1328,87131
#define ADC_SQR3_SQ13_4 1329,87206
#define ADC_SQR3_SQ14 1331,87283
#define ADC_SQR3_SQ14_0 1332,87383
#define ADC_SQR3_SQ14_1 1333,87458
#define ADC_SQR3_SQ14_2 1334,87533
#define ADC_SQR3_SQ14_3 1335,87608
#define ADC_SQR3_SQ14_4 1336,87683
#define ADC_SQR4_SQ15 1339,87844
#define ADC_SQR4_SQ15_0 1340,87944
#define ADC_SQR4_SQ15_1 1341,88019
#define ADC_SQR4_SQ15_2 1342,88094
#define ADC_SQR4_SQ15_3 1343,88169
#define ADC_SQR4_SQ15_4 1344,88244
#define ADC_SQR4_SQ16 1346,88322
#define ADC_SQR4_SQ16_0 1347,88422
#define ADC_SQR4_SQ16_1 1348,88497
#define ADC_SQR4_SQ16_2 1349,88572
#define ADC_SQR4_SQ16_3 1350,88647
#define ADC_SQR4_SQ16_4 1351,88722
#define ADC_DR_RDATA 1353,88879
#define ADC_DR_RDATA_0 1354,88966
#define ADC_DR_RDATA_1 1355,89042
#define ADC_DR_RDATA_2 1356,89118
#define ADC_DR_RDATA_3 1357,89194
#define ADC_DR_RDATA_4 1358,89270
#define ADC_DR_RDATA_5 1359,89346
#define ADC_DR_RDATA_6 1360,89422
#define ADC_DR_RDATA_7 1361,89498
#define ADC_DR_RDATA_8 1362,89574
#define ADC_DR_RDATA_9 1363,89650
#define ADC_DR_RDATA_10 1364,89726
#define ADC_DR_RDATA_11 1365,89803
#define ADC_DR_RDATA_12 1366,89880
#define ADC_DR_RDATA_13 1367,89957
#define ADC_DR_RDATA_14 1368,90034
#define ADC_DR_RDATA_15 1369,90111
#define ADC_JSQR_JL 1372,90274
#define ADC_JSQR_JL_0 1373,90371
#define ADC_JSQR_JL_1 1374,90444
#define ADC_JSQR_JEXTSEL 1376,90519
#define ADC_JSQR_JEXTSEL_0 1377,90629
#define ADC_JSQR_JEXTSEL_1 1378,90707
#define ADC_JSQR_JEXTSEL_2 1379,90785
#define ADC_JSQR_JEXTSEL_3 1380,90863
#define ADC_JSQR_JEXTEN 1382,90943
#define ADC_JSQR_JEXTEN_0 1383,91076
#define ADC_JSQR_JEXTEN_1 1384,91153
#define ADC_JSQR_JSQ1 1386,91232
#define ADC_JSQR_JSQ1_0 1387,91332
#define ADC_JSQR_JSQ1_1 1388,91407
#define ADC_JSQR_JSQ1_2 1389,91482
#define ADC_JSQR_JSQ1_3 1390,91557
#define ADC_JSQR_JSQ1_4 1391,91632
#define ADC_JSQR_JSQ2 1393,91709
#define ADC_JSQR_JSQ2_0 1394,91809
#define ADC_JSQR_JSQ2_1 1395,91884
#define ADC_JSQR_JSQ2_2 1396,91959
#define ADC_JSQR_JSQ2_3 1397,92034
#define ADC_JSQR_JSQ2_4 1398,92109
#define ADC_JSQR_JSQ3 1400,92186
#define ADC_JSQR_JSQ3_0 1401,92286
#define ADC_JSQR_JSQ3_1 1402,92361
#define ADC_JSQR_JSQ3_2 1403,92436
#define ADC_JSQR_JSQ3_3 1404,92511
#define ADC_JSQR_JSQ3_4 1405,92586
#define ADC_JSQR_JSQ4 1407,92663
#define ADC_JSQR_JSQ4_0 1408,92763
#define ADC_JSQR_JSQ4_1 1409,92838
#define ADC_JSQR_JSQ4_2 1410,92913
#define ADC_JSQR_JSQ4_3 1411,92988
#define ADC_JSQR_JSQ4_4 1412,93063
#define ADC_OFR1_OFFSET1 1415,93224
#define ADC_OFR1_OFFSET1_0 1416,93351
#define ADC_OFR1_OFFSET1_1 1417,93429
#define ADC_OFR1_OFFSET1_2 1418,93507
#define ADC_OFR1_OFFSET1_3 1419,93585
#define ADC_OFR1_OFFSET1_4 1420,93663
#define ADC_OFR1_OFFSET1_5 1421,93741
#define ADC_OFR1_OFFSET1_6 1422,93819
#define ADC_OFR1_OFFSET1_7 1423,93897
#define ADC_OFR1_OFFSET1_8 1424,93975
#define ADC_OFR1_OFFSET1_9 1425,94053
#define ADC_OFR1_OFFSET1_10 1426,94131
#define ADC_OFR1_OFFSET1_11 1427,94210
#define ADC_OFR1_OFFSET1_CH 1429,94291
#define ADC_OFR1_OFFSET1_CH_0 1430,94399
#define ADC_OFR1_OFFSET1_CH_1 1431,94483
#define ADC_OFR1_OFFSET1_CH_2 1432,94567
#define ADC_OFR1_OFFSET1_CH_3 1433,94651
#define ADC_OFR1_OFFSET1_CH_4 1434,94735
#define ADC_OFR1_OFFSET1_EN 1436,94821
#define ADC_OFR2_OFFSET2 1439,94987
#define ADC_OFR2_OFFSET2_0 1440,95114
#define ADC_OFR2_OFFSET2_1 1441,95192
#define ADC_OFR2_OFFSET2_2 1442,95270
#define ADC_OFR2_OFFSET2_3 1443,95348
#define ADC_OFR2_OFFSET2_4 1444,95426
#define ADC_OFR2_OFFSET2_5 1445,95504
#define ADC_OFR2_OFFSET2_6 1446,95582
#define ADC_OFR2_OFFSET2_7 1447,95660
#define ADC_OFR2_OFFSET2_8 1448,95738
#define ADC_OFR2_OFFSET2_9 1449,95816
#define ADC_OFR2_OFFSET2_10 1450,95894
#define ADC_OFR2_OFFSET2_11 1451,95973
#define ADC_OFR2_OFFSET2_CH 1453,96054
#define ADC_OFR2_OFFSET2_CH_0 1454,96162
#define ADC_OFR2_OFFSET2_CH_1 1455,96246
#define ADC_OFR2_OFFSET2_CH_2 1456,96330
#define ADC_OFR2_OFFSET2_CH_3 1457,96414
#define ADC_OFR2_OFFSET2_CH_4 1458,96498
#define ADC_OFR2_OFFSET2_EN 1460,96584
#define ADC_OFR3_OFFSET3 1463,96750
#define ADC_OFR3_OFFSET3_0 1464,96877
#define ADC_OFR3_OFFSET3_1 1465,96955
#define ADC_OFR3_OFFSET3_2 1466,97033
#define ADC_OFR3_OFFSET3_3 1467,97111
#define ADC_OFR3_OFFSET3_4 1468,97189
#define ADC_OFR3_OFFSET3_5 1469,97267
#define ADC_OFR3_OFFSET3_6 1470,97345
#define ADC_OFR3_OFFSET3_7 1471,97423
#define ADC_OFR3_OFFSET3_8 1472,97501
#define ADC_OFR3_OFFSET3_9 1473,97579
#define ADC_OFR3_OFFSET3_10 1474,97657
#define ADC_OFR3_OFFSET3_11 1475,97736
#define ADC_OFR3_OFFSET3_CH 1477,97817
#define ADC_OFR3_OFFSET3_CH_0 1478,97925
#define ADC_OFR3_OFFSET3_CH_1 1479,98009
#define ADC_OFR3_OFFSET3_CH_2 1480,98093
#define ADC_OFR3_OFFSET3_CH_3 1481,98177
#define ADC_OFR3_OFFSET3_CH_4 1482,98261
#define ADC_OFR3_OFFSET3_EN 1484,98347
#define ADC_OFR4_OFFSET4 1487,98513
#define ADC_OFR4_OFFSET4_0 1488,98640
#define ADC_OFR4_OFFSET4_1 1489,98718
#define ADC_OFR4_OFFSET4_2 1490,98796
#define ADC_OFR4_OFFSET4_3 1491,98874
#define ADC_OFR4_OFFSET4_4 1492,98952
#define ADC_OFR4_OFFSET4_5 1493,99030
#define ADC_OFR4_OFFSET4_6 1494,99108
#define ADC_OFR4_OFFSET4_7 1495,99186
#define ADC_OFR4_OFFSET4_8 1496,99264
#define ADC_OFR4_OFFSET4_9 1497,99342
#define ADC_OFR4_OFFSET4_10 1498,99420
#define ADC_OFR4_OFFSET4_11 1499,99499
#define ADC_OFR4_OFFSET4_CH 1501,99580
#define ADC_OFR4_OFFSET4_CH_0 1502,99688
#define ADC_OFR4_OFFSET4_CH_1 1503,99772
#define ADC_OFR4_OFFSET4_CH_2 1504,99856
#define ADC_OFR4_OFFSET4_CH_3 1505,99940
#define ADC_OFR4_OFFSET4_CH_4 1506,100024
#define ADC_OFR4_OFFSET4_EN 1508,100110
#define ADC_JDR1_JDATA 1511,100276
#define ADC_JDR1_JDATA_0 1512,100354
#define ADC_JDR1_JDATA_1 1513,100430
#define ADC_JDR1_JDATA_2 1514,100506
#define ADC_JDR1_JDATA_3 1515,100582
#define ADC_JDR1_JDATA_4 1516,100658
#define ADC_JDR1_JDATA_5 1517,100734
#define ADC_JDR1_JDATA_6 1518,100810
#define ADC_JDR1_JDATA_7 1519,100886
#define ADC_JDR1_JDATA_8 1520,100962
#define ADC_JDR1_JDATA_9 1521,101038
#define ADC_JDR1_JDATA_10 1522,101114
#define ADC_JDR1_JDATA_11 1523,101191
#define ADC_JDR1_JDATA_12 1524,101268
#define ADC_JDR1_JDATA_13 1525,101345
#define ADC_JDR1_JDATA_14 1526,101422
#define ADC_JDR1_JDATA_15 1527,101499
#define ADC_JDR2_JDATA 1530,101662
#define ADC_JDR2_JDATA_0 1531,101740
#define ADC_JDR2_JDATA_1 1532,101816
#define ADC_JDR2_JDATA_2 1533,101892
#define ADC_JDR2_JDATA_3 1534,101968
#define ADC_JDR2_JDATA_4 1535,102044
#define ADC_JDR2_JDATA_5 1536,102120
#define ADC_JDR2_JDATA_6 1537,102196
#define ADC_JDR2_JDATA_7 1538,102272
#define ADC_JDR2_JDATA_8 1539,102348
#define ADC_JDR2_JDATA_9 1540,102424
#define ADC_JDR2_JDATA_10 1541,102500
#define ADC_JDR2_JDATA_11 1542,102577
#define ADC_JDR2_JDATA_12 1543,102654
#define ADC_JDR2_JDATA_13 1544,102731
#define ADC_JDR2_JDATA_14 1545,102808
#define ADC_JDR2_JDATA_15 1546,102885
#define ADC_JDR3_JDATA 1549,103048
#define ADC_JDR3_JDATA_0 1550,103126
#define ADC_JDR3_JDATA_1 1551,103202
#define ADC_JDR3_JDATA_2 1552,103278
#define ADC_JDR3_JDATA_3 1553,103354
#define ADC_JDR3_JDATA_4 1554,103430
#define ADC_JDR3_JDATA_5 1555,103506
#define ADC_JDR3_JDATA_6 1556,103582
#define ADC_JDR3_JDATA_7 1557,103658
#define ADC_JDR3_JDATA_8 1558,103734
#define ADC_JDR3_JDATA_9 1559,103810
#define ADC_JDR3_JDATA_10 1560,103886
#define ADC_JDR3_JDATA_11 1561,103963
#define ADC_JDR3_JDATA_12 1562,104040
#define ADC_JDR3_JDATA_13 1563,104117
#define ADC_JDR3_JDATA_14 1564,104194
#define ADC_JDR3_JDATA_15 1565,104271
#define ADC_JDR4_JDATA 1568,104434
#define ADC_JDR4_JDATA_0 1569,104512
#define ADC_JDR4_JDATA_1 1570,104588
#define ADC_JDR4_JDATA_2 1571,104664
#define ADC_JDR4_JDATA_3 1572,104740
#define ADC_JDR4_JDATA_4 1573,104816
#define ADC_JDR4_JDATA_5 1574,104892
#define ADC_JDR4_JDATA_6 1575,104968
#define ADC_JDR4_JDATA_7 1576,105044
#define ADC_JDR4_JDATA_8 1577,105120
#define ADC_JDR4_JDATA_9 1578,105196
#define ADC_JDR4_JDATA_10 1579,105272
#define ADC_JDR4_JDATA_11 1580,105349
#define ADC_JDR4_JDATA_12 1581,105426
#define ADC_JDR4_JDATA_13 1582,105503
#define ADC_JDR4_JDATA_14 1583,105580
#define ADC_JDR4_JDATA_15 1584,105657
#define ADC_AWD2CR_AWD2CH 1587,105822
#define ADC_AWD2CR_AWD2CH_0 1588,105923
#define ADC_AWD2CR_AWD2CH_1 1589,106001
#define ADC_AWD2CR_AWD2CH_2 1590,106079
#define ADC_AWD2CR_AWD2CH_3 1591,106157
#define ADC_AWD2CR_AWD2CH_4 1592,106235
#define ADC_AWD2CR_AWD2CH_5 1593,106313
#define ADC_AWD2CR_AWD2CH_6 1594,106391
#define ADC_AWD2CR_AWD2CH_7 1595,106469
#define ADC_AWD2CR_AWD2CH_8 1596,106547
#define ADC_AWD2CR_AWD2CH_9 1597,106625
#define ADC_AWD2CR_AWD2CH_10 1598,106703
#define ADC_AWD2CR_AWD2CH_11 1599,106782
#define ADC_AWD2CR_AWD2CH_12 1600,106861
#define ADC_AWD2CR_AWD2CH_13 1601,106940
#define ADC_AWD2CR_AWD2CH_14 1602,107019
#define ADC_AWD2CR_AWD2CH_15 1603,107098
#define ADC_AWD2CR_AWD2CH_16 1604,107177
#define ADC_AWD2CR_AWD2CH_17 1605,107256
#define ADC_AWD3CR_AWD3CH 1608,107423
#define ADC_AWD3CR_AWD3CH_0 1609,107524
#define ADC_AWD3CR_AWD3CH_1 1610,107602
#define ADC_AWD3CR_AWD3CH_2 1611,107680
#define ADC_AWD3CR_AWD3CH_3 1612,107758
#define ADC_AWD3CR_AWD3CH_4 1613,107836
#define ADC_AWD3CR_AWD3CH_5 1614,107914
#define ADC_AWD3CR_AWD3CH_6 1615,107992
#define ADC_AWD3CR_AWD3CH_7 1616,108070
#define ADC_AWD3CR_AWD3CH_8 1617,108148
#define ADC_AWD3CR_AWD3CH_9 1618,108226
#define ADC_AWD3CR_AWD3CH_10 1619,108304
#define ADC_AWD3CR_AWD3CH_11 1620,108383
#define ADC_AWD3CR_AWD3CH_12 1621,108462
#define ADC_AWD3CR_AWD3CH_13 1622,108541
#define ADC_AWD3CR_AWD3CH_14 1623,108620
#define ADC_AWD3CR_AWD3CH_15 1624,108699
#define ADC_AWD3CR_AWD3CH_16 1625,108778
#define ADC_AWD3CR_AWD3CH_17 1626,108857
#define ADC_DIFSEL_DIFSEL 1629,109024
#define ADC_DIFSEL_DIFSEL_0 1630,109129
#define ADC_DIFSEL_DIFSEL_1 1631,109207
#define ADC_DIFSEL_DIFSEL_2 1632,109285
#define ADC_DIFSEL_DIFSEL_3 1633,109363
#define ADC_DIFSEL_DIFSEL_4 1634,109441
#define ADC_DIFSEL_DIFSEL_5 1635,109519
#define ADC_DIFSEL_DIFSEL_6 1636,109597
#define ADC_DIFSEL_DIFSEL_7 1637,109675
#define ADC_DIFSEL_DIFSEL_8 1638,109753
#define ADC_DIFSEL_DIFSEL_9 1639,109831
#define ADC_DIFSEL_DIFSEL_10 1640,109909
#define ADC_DIFSEL_DIFSEL_11 1641,109988
#define ADC_DIFSEL_DIFSEL_12 1642,110067
#define ADC_DIFSEL_DIFSEL_13 1643,110146
#define ADC_DIFSEL_DIFSEL_14 1644,110225
#define ADC_DIFSEL_DIFSEL_15 1645,110304
#define ADC_DIFSEL_DIFSEL_16 1646,110383
#define ADC_DIFSEL_DIFSEL_17 1647,110462
#define ADC_CALFACT_CALFACT_S 1650,110630
#define ADC_CALFACT_CALFACT_S_0 1651,110739
#define ADC_CALFACT_CALFACT_S_1 1652,110823
#define ADC_CALFACT_CALFACT_S_2 1653,110907
#define ADC_CALFACT_CALFACT_S_3 1654,110991
#define ADC_CALFACT_CALFACT_S_4 1655,111075
#define ADC_CALFACT_CALFACT_S_5 1656,111159
#define ADC_CALFACT_CALFACT_S_6 1657,111243
#define ADC_CALFACT_CALFACT_D 1658,111327
#define ADC_CALFACT_CALFACT_D_0 1659,111436
#define ADC_CALFACT_CALFACT_D_1 1660,111520
#define ADC_CALFACT_CALFACT_D_2 1661,111604
#define ADC_CALFACT_CALFACT_D_3 1662,111688
#define ADC_CALFACT_CALFACT_D_4 1663,111772
#define ADC_CALFACT_CALFACT_D_5 1664,111856
#define ADC_CALFACT_CALFACT_D_6 1665,111940
#define ADC12_CSR_ADRDY_MST 1669,112193
#define ADC12_CSR_ADRDY_EOSMP_MST 1670,112278
#define ADC12_CSR_ADRDY_EOC_MST 1671,112391
#define ADC12_CSR_ADRDY_EOS_MST 1672,112503
#define ADC12_CSR_ADRDY_OVR_MST 1673,112618
#define ADC12_CSR_ADRDY_JEOC_MST 1674,112717
#define ADC12_CSR_ADRDY_JEOS_MST 1675,112830
#define ADC12_CSR_AWD1_MST 1676,112946
#define ADC12_CSR_AWD2_MST 1677,113055
#define ADC12_CSR_AWD3_MST 1678,113164
#define ADC12_CSR_JQOVF_MST 1679,113273
#define ADC12_CSR_ADRDY_SLV 1680,113396
#define ADC12_CSR_ADRDY_EOSMP_SLV 1681,113480
#define ADC12_CSR_ADRDY_EOC_SLV 1682,113592
#define ADC12_CSR_ADRDY_EOS_SLV 1683,113703
#define ADC12_CSR_ADRDY_OVR_SLV 1684,113817
#define ADC12_CSR_ADRDY_JEOC_SLV 1685,113915
#define ADC12_CSR_ADRDY_JEOS_SLV 1686,114027
#define ADC12_CSR_AWD1_SLV 1687,114142
#define ADC12_CSR_AWD2_SLV 1688,114250
#define ADC12_CSR_AWD3_SLV 1689,114358
#define ADC12_CSR_JQOVF_SLV 1690,114466
#define ADC12_CCR_MULTI 1693,114673
#define ADC12_CCR_MULTI_0 1694,114766
#define ADC12_CCR_MULTI_1 1695,114846
#define ADC12_CCR_MULTI_2 1696,114926
#define ADC12_CCR_MULTI_3 1697,115006
#define ADC12_CCR_MULTI_4 1698,115086
#define ADC12_CCR_DELAY 1699,115166
#define ADC12_CCR_DELAY_0 1700,115266
#define ADC12_CCR_DELAY_1 1701,115346
#define ADC12_CCR_DELAY_2 1702,115426
#define ADC12_CCR_DELAY_3 1703,115506
#define ADC12_CCR_DMACFG 1704,115586
#define ADC12_CCR_MDMA 1705,115691
#define ADC12_CCR_MDMA_0 1706,115787
#define ADC12_CCR_MDMA_1 1707,115866
#define ADC12_CCR_CKMODE 1708,115945
#define ADC12_CCR_CKMODE_0 1709,116028
#define ADC12_CCR_CKMODE_1 1710,116109
#define ADC12_CCR_VREFEN 1711,116190
#define ADC12_CCR_TSEN 1712,116273
#define ADC12_CCR_VBATEN 1713,116367
#define ADC12_CDR_RDATA_MST 1716,116532
#define ADC12_CDR_RDATA_MST_0 1717,116631
#define ADC12_CDR_RDATA_MST_1 1718,116715
#define ADC12_CDR_RDATA_MST_2 1719,116799
#define ADC12_CDR_RDATA_MST_3 1720,116883
#define ADC12_CDR_RDATA_MST_4 1721,116967
#define ADC12_CDR_RDATA_MST_5 1722,117051
#define ADC12_CDR_RDATA_MST_6 1723,117135
#define ADC12_CDR_RDATA_MST_7 1724,117219
#define ADC12_CDR_RDATA_MST_8 1725,117303
#define ADC12_CDR_RDATA_MST_9 1726,117387
#define ADC12_CDR_RDATA_MST_10 1727,117471
#define ADC12_CDR_RDATA_MST_11 1728,117556
#define ADC12_CDR_RDATA_MST_12 1729,117641
#define ADC12_CDR_RDATA_MST_13 1730,117726
#define ADC12_CDR_RDATA_MST_14 1731,117811
#define ADC12_CDR_RDATA_MST_15 1732,117896
#define ADC12_CDR_RDATA_SLV 1734,117983
#define ADC12_CDR_RDATA_SLV_0 1735,118082
#define ADC12_CDR_RDATA_SLV_1 1736,118166
#define ADC12_CDR_RDATA_SLV_2 1737,118250
#define ADC12_CDR_RDATA_SLV_3 1738,118334
#define ADC12_CDR_RDATA_SLV_4 1739,118418
#define ADC12_CDR_RDATA_SLV_5 1740,118502
#define ADC12_CDR_RDATA_SLV_6 1741,118586
#define ADC12_CDR_RDATA_SLV_7 1742,118670
#define ADC12_CDR_RDATA_SLV_8 1743,118754
#define ADC12_CDR_RDATA_SLV_9 1744,118838
#define ADC12_CDR_RDATA_SLV_10 1745,118922
#define ADC12_CDR_RDATA_SLV_11 1746,119007
#define ADC12_CDR_RDATA_SLV_12 1747,119092
#define ADC12_CDR_RDATA_SLV_13 1748,119177
#define ADC12_CDR_RDATA_SLV_14 1749,119262
#define ADC12_CDR_RDATA_SLV_15 1750,119347
#define COMP1_CSR_COMP1EN 1759,119928
#define COMP1_CSR_COMP1SW1 1760,120013
#define COMP1_CSR_COMP1INSEL 1761,120110
#define COMP1_CSR_COMP1INSEL_0 1762,120211
#define COMP1_CSR_COMP1INSEL_1 1763,120318
#define COMP1_CSR_COMP1INSEL_2 1764,120425
#define COMP1_CSR_COMP1OUTSEL 1765,120532
#define COMP1_CSR_COMP1OUTSEL_0 1766,120624
#define COMP1_CSR_COMP1OUTSEL_1 1767,120722
#define COMP1_CSR_COMP1OUTSEL_2 1768,120820
#define COMP1_CSR_COMP1OUTSEL_3 1769,120918
#define COMP1_CSR_COMP1POL 1770,121016
#define COMP1_CSR_COMP1BLANKING 1771,121110
#define COMP1_CSR_COMP1BLANKING_0 1772,121197
#define COMP1_CSR_COMP1BLANKING_1 1773,121290
#define COMP1_CSR_COMP1BLANKING_2 1774,121383
#define COMP1_CSR_COMP1OUT 1775,121476
#define COMP1_CSR_COMP1LOCK 1776,121567
#define COMP2_CSR_COMP2EN 1779,121734
#define COMP2_CSR_COMP2INSEL 1780,121819
#define COMP2_CSR_COMP2INSEL_0 1781,121920
#define COMP2_CSR_COMP2INSEL_1 1782,122027
#define COMP2_CSR_COMP2INSEL_2 1783,122134
#define COMP2_CSR_COMP2INSEL_3 1784,122241
#define COMP2_CSR_COMP2OUTSEL 1785,122348
#define COMP2_CSR_COMP2OUTSEL_0 1786,122440
#define COMP2_CSR_COMP2OUTSEL_1 1787,122538
#define COMP2_CSR_COMP2OUTSEL_2 1788,122636
#define COMP2_CSR_COMP2OUTSEL_3 1789,122734
#define COMP2_CSR_COMP2POL 1790,122832
#define COMP2_CSR_COMP2BLANKING 1791,122926
#define COMP2_CSR_COMP2BLANKING_0 1792,123013
#define COMP2_CSR_COMP2BLANKING_1 1793,123106
#define COMP2_CSR_COMP2BLANKING_2 1794,123199
#define COMP2_CSR_COMP2OUT 1795,123292
#define COMP2_CSR_COMP2LOCK 1796,123383
#define COMP4_CSR_COMP4EN 1799,123550
#define COMP4_CSR_COMP4INSEL 1800,123635
#define COMP4_CSR_COMP4INSEL_0 1801,123736
#define COMP4_CSR_COMP4INSEL_1 1802,123843
#define COMP4_CSR_COMP4INSEL_2 1803,123950
#define COMP4_CSR_COMP4INSEL_3 1804,124057
#define COMP4_CSR_COMP4OUTSEL 1805,124164
#define COMP4_CSR_COMP4OUTSEL_0 1806,124256
#define COMP4_CSR_COMP4OUTSEL_1 1807,124354
#define COMP4_CSR_COMP4OUTSEL_2 1808,124452
#define COMP4_CSR_COMP4OUTSEL_3 1809,124550
#define COMP4_CSR_COMP4POL 1810,124648
#define COMP4_CSR_COMP4BLANKING 1811,124742
#define COMP4_CSR_COMP4BLANKING_0 1812,124829
#define COMP4_CSR_COMP4BLANKING_1 1813,124922
#define COMP4_CSR_COMP4BLANKING_2 1814,125015
#define COMP4_CSR_COMP4OUT 1815,125108
#define COMP4_CSR_COMP4LOCK 1816,125199
#define COMP6_CSR_COMP6EN 1819,125366
#define COMP6_CSR_COMP6INSEL 1820,125451
#define COMP6_CSR_COMP6INSEL_0 1821,125552
#define COMP6_CSR_COMP6INSEL_1 1822,125659
#define COMP6_CSR_COMP6INSEL_2 1823,125766
#define COMP6_CSR_COMP6INSEL_3 1824,125873
#define COMP6_CSR_COMP6OUTSEL 1825,125980
#define COMP6_CSR_COMP6OUTSEL_0 1826,126072
#define COMP6_CSR_COMP6OUTSEL_1 1827,126170
#define COMP6_CSR_COMP6OUTSEL_2 1828,126268
#define COMP6_CSR_COMP6OUTSEL_3 1829,126366
#define COMP6_CSR_COMP6POL 1830,126464
#define COMP6_CSR_COMP6BLANKING 1831,126558
#define COMP6_CSR_COMP6BLANKING_0 1832,126645
#define COMP6_CSR_COMP6BLANKING_1 1833,126738
#define COMP6_CSR_COMP6BLANKING_2 1834,126831
#define COMP6_CSR_COMP6OUT 1835,126924
#define COMP6_CSR_COMP6LOCK 1836,127015
#define COMP_CSR_COMPxEN 1839,127182
#define COMP_CSR_COMPxINSEL 1840,127266
#define COMP_CSR_COMPxINSEL_0 1841,127366
#define COMP_CSR_COMPxINSEL_1 1842,127472
#define COMP_CSR_COMPxINSEL_2 1843,127578
#define COMP_CSR_COMPxINSEL_3 1844,127684
#define COMP_CSR_COMPxWNDWEN 1845,127790
#define COMP_CSR_COMPxOUTSEL 1846,127886
#define COMP_CSR_COMPxOUTSEL_0 1847,127977
#define COMP_CSR_COMPxOUTSEL_1 1848,128074
#define COMP_CSR_COMPxOUTSEL_2 1849,128171
#define COMP_CSR_COMPxOUTSEL_3 1850,128268
#define COMP_CSR_COMPxPOL 1851,128365
#define COMP_CSR_COMPxBLANKING 1852,128458
#define COMP_CSR_COMPxBLANKING_0 1853,128544
#define COMP_CSR_COMPxBLANKING_1 1854,128636
#define COMP_CSR_COMPxBLANKING_2 1855,128728
#define COMP_CSR_COMPxOUT 1856,128820
#define COMP_CSR_COMPxLOCK 1857,128910
#define OPAMP1_CSR_OPAMP1EN 1865,129486
#define OPAMP1_CSR_FORCEVP 1866,129574
#define OPAMP1_CSR_VPSEL 1867,129712
#define OPAMP1_CSR_VPSEL_0 1868,129816
#define OPAMP1_CSR_VPSEL_1 1869,129896
#define OPAMP1_CSR_VMSEL 1870,129976
#define OPAMP1_CSR_VMSEL_0 1871,130076
#define OPAMP1_CSR_VMSEL_1 1872,130156
#define OPAMP1_CSR_TCMEN 1873,130236
#define OPAMP1_CSR_VMSSEL 1874,130343
#define OPAMP1_CSR_VPSSEL 1875,130453
#define OPAMP1_CSR_VPSSEL_0 1876,130567
#define OPAMP1_CSR_VPSSEL_1 1877,130647
#define OPAMP1_CSR_CALON 1878,130727
#define OPAMP1_CSR_CALSEL 1879,130825
#define OPAMP1_CSR_CALSEL_0 1880,130921
#define OPAMP1_CSR_CALSEL_1 1881,131001
#define OPAMP1_CSR_PGGAIN 1882,131081
#define OPAMP1_CSR_PGGAIN_0 1883,131172
#define OPAMP1_CSR_PGGAIN_1 1884,131252
#define OPAMP1_CSR_PGGAIN_2 1885,131332
#define OPAMP1_CSR_PGGAIN_3 1886,131412
#define OPAMP1_CSR_USERTRIM 1887,131492
#define OPAMP1_CSR_TRIMOFFSETP 1888,131587
#define OPAMP1_CSR_TRIMOFFSETN 1889,131690
#define OPAMP1_CSR_TSTREF 1890,131793
#define OPAMP1_CSR_OUTCAL 1891,131923
#define OPAMP1_CSR_LOCK 1892,132021
#define OPAMP2_CSR_OPAMP2EN 1895,132190
#define OPAMP2_CSR_FORCEVP 1896,132278
#define OPAMP2_CSR_VPSEL 1897,132416
#define OPAMP2_CSR_VPSEL_0 1898,132520
#define OPAMP2_CSR_VPSEL_1 1899,132600
#define OPAMP2_CSR_VMSEL 1900,132680
#define OPAMP2_CSR_VMSEL_0 1901,132780
#define OPAMP2_CSR_VMSEL_1 1902,132860
#define OPAMP2_CSR_TCMEN 1903,132940
#define OPAMP2_CSR_VMSSEL 1904,133047
#define OPAMP2_CSR_VPSSEL 1905,133157
#define OPAMP2_CSR_VPSSEL_0 1906,133271
#define OPAMP2_CSR_VPSSEL_1 1907,133351
#define OPAMP2_CSR_CALON 1908,133431
#define OPAMP2_CSR_CALSEL 1909,133529
#define OPAMP2_CSR_CALSEL_0 1910,133625
#define OPAMP2_CSR_CALSEL_1 1911,133705
#define OPAMP2_CSR_PGGAIN 1912,133785
#define OPAMP2_CSR_PGGAIN_0 1913,133876
#define OPAMP2_CSR_PGGAIN_1 1914,133956
#define OPAMP2_CSR_PGGAIN_2 1915,134036
#define OPAMP2_CSR_PGGAIN_3 1916,134116
#define OPAMP2_CSR_USERTRIM 1917,134196
#define OPAMP2_CSR_TRIMOFFSETP 1918,134291
#define OPAMP2_CSR_TRIMOFFSETN 1919,134394
#define OPAMP2_CSR_TSTREF 1920,134497
#define OPAMP2_CSR_OUTCAL 1921,134627
#define OPAMP2_CSR_LOCK 1922,134725
#define OPAMP_CSR_OPAMPxEN 1925,134894
#define OPAMP_CSR_FORCEVP 1926,134980
#define OPAMP_CSR_VPSEL 1927,135117
#define OPAMP_CSR_VPSEL_0 1928,135220
#define OPAMP_CSR_VPSEL_1 1929,135299
#define OPAMP_CSR_VMSEL 1930,135378
#define OPAMP_CSR_VMSEL_0 1931,135477
#define OPAMP_CSR_VMSEL_1 1932,135556
#define OPAMP_CSR_TCMEN 1933,135635
#define OPAMP_CSR_VMSSEL 1934,135741
#define OPAMP_CSR_VPSSEL 1935,135850
#define OPAMP_CSR_VPSSEL_0 1936,135963
#define OPAMP_CSR_VPSSEL_1 1937,136042
#define OPAMP_CSR_CALON 1938,136121
#define OPAMP_CSR_CALSEL 1939,136218
#define OPAMP_CSR_CALSEL_0 1940,136313
#define OPAMP_CSR_CALSEL_1 1941,136392
#define OPAMP_CSR_PGGAIN 1942,136471
#define OPAMP_CSR_PGGAIN_0 1943,136561
#define OPAMP_CSR_PGGAIN_1 1944,136640
#define OPAMP_CSR_PGGAIN_2 1945,136719
#define OPAMP_CSR_PGGAIN_3 1946,136798
#define OPAMP_CSR_USERTRIM 1947,136877
#define OPAMP_CSR_TRIMOFFSETP 1948,136971
#define OPAMP_CSR_TRIMOFFSETN 1949,137073
#define OPAMP_CSR_TSTREF 1950,137175
#define OPAMP_CSR_OUTCAL 1951,137304
#define OPAMP_CSR_LOCK 1952,137401
#define  CAN_MCR_INRQ 1960,137979
#define  CAN_MCR_SLEEP 1961,138085
#define  CAN_MCR_TXFP 1962,138187
#define  CAN_MCR_RFLM 1963,138293
#define  CAN_MCR_NART 1964,138401
#define  CAN_MCR_AWUM 1965,138512
#define  CAN_MCR_ABOM 1966,138617
#define  CAN_MCR_TTCM 1967,138729
#define  CAN_MCR_RESET 1968,138846
#define  CAN_MSR_INAK 1971,139041
#define  CAN_MSR_SLAK 1972,139151
#define  CAN_MSR_ERRI 1973,139252
#define  CAN_MSR_WKUI 1974,139351
#define  CAN_MSR_SLAKI 1975,139451
#define  CAN_MSR_TXM 1976,139562
#define  CAN_MSR_RXM 1977,139659
#define  CAN_MSR_SAMP 1978,139755
#define  CAN_MSR_RX 1979,139856
#define  CAN_TSR_RQCP0 1982,140037
#define  CAN_TSR_TXOK0 1983,140147
#define  CAN_TSR_ALST0 1984,140258
#define  CAN_TSR_TERR0 1985,140371
#define  CAN_TSR_ABRQ0 1986,140485
#define  CAN_TSR_RQCP1 1987,140595
#define  CAN_TSR_TXOK1 1988,140705
#define  CAN_TSR_ALST1 1989,140816
#define  CAN_TSR_TERR1 1990,140929
#define  CAN_TSR_ABRQ1 1991,141043
#define  CAN_TSR_RQCP2 1992,141154
#define  CAN_TSR_TXOK2 1993,141264
#define  CAN_TSR_ALST2 1994,141376
#define  CAN_TSR_TERR2 1995,141490
#define  CAN_TSR_ABRQ2 1996,141605
#define  CAN_TSR_CODE 1997,141716
#define  CAN_TSR_TME 1999,141814
#define  CAN_TSR_TME0 2000,141911
#define  CAN_TSR_TME1 2001,142019
#define  CAN_TSR_TME2 2002,142127
#define  CAN_TSR_LOW 2004,142237
#define  CAN_TSR_LOW0 2005,142334
#define  CAN_TSR_LOW1 2006,142452
#define  CAN_TSR_LOW2 2007,142570
#define  CAN_RF0R_FMP0 2010,142772
#define  CAN_RF0R_FULL0 2011,142878
#define  CAN_RF0R_FOVR0 2012,142973
#define  CAN_RF0R_RFOM0 2013,143071
#define  CAN_RF1R_FMP1 2016,143268
#define  CAN_RF1R_FULL1 2017,143374
#define  CAN_RF1R_FOVR1 2018,143469
#define  CAN_RF1R_RFOM1 2019,143567
#define  CAN_IER_TMEIE 2022,143764
#define  CAN_IER_FMPIE0 2023,143887
#define  CAN_IER_FFIE0 2024,144008
#define  CAN_IER_FOVIE0 2025,144118
#define  CAN_IER_FMPIE1 2026,144231
#define  CAN_IER_FFIE1 2027,144352
#define  CAN_IER_FOVIE1 2028,144462
#define  CAN_IER_EWGIE 2029,144575
#define  CAN_IER_EPVIE 2030,144689
#define  CAN_IER_BOFIE 2031,144803
#define  CAN_IER_LECIE 2032,144911
#define  CAN_IER_ERRIE 2033,145027
#define  CAN_IER_WKUIE 2034,145133
#define  CAN_IER_SLKIE 2035,145240
#define  CAN_ESR_EWGF 2038,145430
#define  CAN_ESR_EPVF 2039,145532
#define  CAN_ESR_BOFF 2040,145634
#define  CAN_ESR_LEC 2042,145732
#define  CAN_ESR_LEC_0 2043,145847
#define  CAN_ESR_LEC_1 2044,145936
#define  CAN_ESR_LEC_2 2045,146025
#define  CAN_ESR_TEC 2047,146116
#define  CAN_ESR_REC 2048,146258
#define  CAN_BTR_BRP 2051,146447
#define  CAN_BTR_TS1 2052,146550
#define  CAN_BTR_TS1_0 2053,146648
#define  CAN_BTR_TS1_1 2054,146754
#define  CAN_BTR_TS1_2 2055,146860
#define  CAN_BTR_TS1_3 2056,146966
#define  CAN_BTR_TS2 2057,147072
#define  CAN_BTR_TS2_0 2058,147170
#define  CAN_BTR_TS2_1 2059,147276
#define  CAN_BTR_TS2_2 2060,147382
#define  CAN_BTR_SJW 2061,147488
#define  CAN_BTR_SJW_0 2062,147600
#define  CAN_BTR_SJW_1 2063,147720
#define  CAN_BTR_LBKM 2064,147840
#define  CAN_BTR_SILM 2065,147946
#define  CAN_TI0R_TXRQ 2069,148151
#define  CAN_TI0R_RTR 2070,148259
#define  CAN_TI0R_IDE 2071,148370
#define  CAN_TI0R_EXID 2072,148474
#define  CAN_TI0R_STID 2073,148577
#define  CAN_TDT0R_DLC 2076,148787
#define  CAN_TDT0R_TGT 2077,148887
#define  CAN_TDT0R_TIME 2078,148991
#define  CAN_TDL0R_DATA0 2081,149177
#define  CAN_TDL0R_DATA1 2082,149272
#define  CAN_TDL0R_DATA2 2083,149367
#define  CAN_TDL0R_DATA3 2084,149462
#define  CAN_TDH0R_DATA4 2087,149641
#define  CAN_TDH0R_DATA5 2088,149736
#define  CAN_TDH0R_DATA6 2089,149831
#define  CAN_TDH0R_DATA7 2090,149926
#define  CAN_TI1R_TXRQ 2093,150105
#define  CAN_TI1R_RTR 2094,150213
#define  CAN_TI1R_IDE 2095,150324
#define  CAN_TI1R_EXID 2096,150428
#define  CAN_TI1R_STID 2097,150531
#define  CAN_TDT1R_DLC 2100,150741
#define  CAN_TDT1R_TGT 2101,150841
#define  CAN_TDT1R_TIME 2102,150945
#define  CAN_TDL1R_DATA0 2105,151131
#define  CAN_TDL1R_DATA1 2106,151226
#define  CAN_TDL1R_DATA2 2107,151321
#define  CAN_TDL1R_DATA3 2108,151416
#define  CAN_TDH1R_DATA4 2111,151595
#define  CAN_TDH1R_DATA5 2112,151690
#define  CAN_TDH1R_DATA6 2113,151785
#define  CAN_TDH1R_DATA7 2114,151880
#define  CAN_TI2R_TXRQ 2117,152059
#define  CAN_TI2R_RTR 2118,152167
#define  CAN_TI2R_IDE 2119,152278
#define  CAN_TI2R_EXID 2120,152382
#define  CAN_TI2R_STID 2121,152485
#define  CAN_TDT2R_DLC 2124,152695
#define  CAN_TDT2R_TGT 2125,152795
#define  CAN_TDT2R_TIME 2126,152899
#define  CAN_TDL2R_DATA0 2129,153085
#define  CAN_TDL2R_DATA1 2130,153180
#define  CAN_TDL2R_DATA2 2131,153275
#define  CAN_TDL2R_DATA3 2132,153370
#define  CAN_TDH2R_DATA4 2135,153549
#define  CAN_TDH2R_DATA5 2136,153644
#define  CAN_TDH2R_DATA6 2137,153739
#define  CAN_TDH2R_DATA7 2138,153834
#define  CAN_RI0R_RTR 2141,154013
#define  CAN_RI0R_IDE 2142,154124
#define  CAN_RI0R_EXID 2143,154228
#define  CAN_RI0R_STID 2144,154331
#define  CAN_RDT0R_DLC 2147,154541
#define  CAN_RDT0R_FMI 2148,154641
#define  CAN_RDT0R_TIME 2149,154743
#define  CAN_RDL0R_DATA0 2152,154929
#define  CAN_RDL0R_DATA1 2153,155024
#define  CAN_RDL0R_DATA2 2154,155119
#define  CAN_RDL0R_DATA3 2155,155214
#define  CAN_RDH0R_DATA4 2158,155393
#define  CAN_RDH0R_DATA5 2159,155488
#define  CAN_RDH0R_DATA6 2160,155583
#define  CAN_RDH0R_DATA7 2161,155678
#define  CAN_RI1R_RTR 2164,155857
#define  CAN_RI1R_IDE 2165,155968
#define  CAN_RI1R_EXID 2166,156072
#define  CAN_RI1R_STID 2167,156175
#define  CAN_RDT1R_DLC 2170,156385
#define  CAN_RDT1R_FMI 2171,156485
#define  CAN_RDT1R_TIME 2172,156587
#define  CAN_RDL1R_DATA0 2175,156773
#define  CAN_RDL1R_DATA1 2176,156868
#define  CAN_RDL1R_DATA2 2177,156963
#define  CAN_RDL1R_DATA3 2178,157058
#define  CAN_RDH1R_DATA4 2181,157237
#define  CAN_RDH1R_DATA5 2182,157332
#define  CAN_RDH1R_DATA6 2183,157427
#define  CAN_RDH1R_DATA7 2184,157522
#define  CAN_FMR_FINIT 2188,157730
#define  CAN_FM1R_FBM 2191,157914
#define  CAN_FM1R_FBM0 2192,158009
#define  CAN_FM1R_FBM1 2193,158115
#define  CAN_FM1R_FBM2 2194,158221
#define  CAN_FM1R_FBM3 2195,158327
#define  CAN_FM1R_FBM4 2196,158433
#define  CAN_FM1R_FBM5 2197,158539
#define  CAN_FM1R_FBM6 2198,158645
#define  CAN_FM1R_FBM7 2199,158751
#define  CAN_FM1R_FBM8 2200,158857
#define  CAN_FM1R_FBM9 2201,158963
#define  CAN_FM1R_FBM10 2202,159069
#define  CAN_FM1R_FBM11 2203,159176
#define  CAN_FM1R_FBM12 2204,159283
#define  CAN_FM1R_FBM13 2205,159390
#define  CAN_FS1R_FSC 2208,159581
#define  CAN_FS1R_FSC0 2209,159691
#define  CAN_FS1R_FSC1 2210,159807
#define  CAN_FS1R_FSC2 2211,159923
#define  CAN_FS1R_FSC3 2212,160039
#define  CAN_FS1R_FSC4 2213,160155
#define  CAN_FS1R_FSC5 2214,160271
#define  CAN_FS1R_FSC6 2215,160387
#define  CAN_FS1R_FSC7 2216,160503
#define  CAN_FS1R_FSC8 2217,160619
#define  CAN_FS1R_FSC9 2218,160735
#define  CAN_FS1R_FSC10 2219,160851
#define  CAN_FS1R_FSC11 2220,160968
#define  CAN_FS1R_FSC12 2221,161085
#define  CAN_FS1R_FSC13 2222,161202
#define  CAN_FFA1R_FFA 2225,161403
#define  CAN_FFA1R_FFA0 2226,161509
#define  CAN_FFA1R_FFA1 2227,161628
#define  CAN_FFA1R_FFA2 2228,161747
#define  CAN_FFA1R_FFA3 2229,161866
#define  CAN_FFA1R_FFA4 2230,161985
#define  CAN_FFA1R_FFA5 2231,162104
#define  CAN_FFA1R_FFA6 2232,162223
#define  CAN_FFA1R_FFA7 2233,162342
#define  CAN_FFA1R_FFA8 2234,162461
#define  CAN_FFA1R_FFA9 2235,162580
#define  CAN_FFA1R_FFA10 2236,162699
#define  CAN_FFA1R_FFA11 2237,162819
#define  CAN_FFA1R_FFA12 2238,162939
#define  CAN_FFA1R_FFA13 2239,163059
#define  CAN_FA1R_FACT 2242,163263
#define  CAN_FA1R_FACT0 2243,163360
#define  CAN_FA1R_FACT1 2244,163459
#define  CAN_FA1R_FACT2 2245,163558
#define  CAN_FA1R_FACT3 2246,163657
#define  CAN_FA1R_FACT4 2247,163756
#define  CAN_FA1R_FACT5 2248,163855
#define  CAN_FA1R_FACT6 2249,163954
#define  CAN_FA1R_FACT7 2250,164053
#define  CAN_FA1R_FACT8 2251,164152
#define  CAN_FA1R_FACT9 2252,164251
#define  CAN_FA1R_FACT10 2253,164350
#define  CAN_FA1R_FACT11 2254,164450
#define  CAN_FA1R_FACT12 2255,164550
#define  CAN_FA1R_FACT13 2256,164650
#define  CAN_F0R1_FB0 2259,164834
#define  CAN_F0R1_FB1 2260,164930
#define  CAN_F0R1_FB2 2261,165026
#define  CAN_F0R1_FB3 2262,165122
#define  CAN_F0R1_FB4 2263,165218
#define  CAN_F0R1_FB5 2264,165314
#define  CAN_F0R1_FB6 2265,165410
#define  CAN_F0R1_FB7 2266,165506
#define  CAN_F0R1_FB8 2267,165602
#define  CAN_F0R1_FB9 2268,165698
#define  CAN_F0R1_FB10 2269,165794
#define  CAN_F0R1_FB11 2270,165891
#define  CAN_F0R1_FB12 2271,165988
#define  CAN_F0R1_FB13 2272,166085
#define  CAN_F0R1_FB14 2273,166182
#define  CAN_F0R1_FB15 2274,166279
#define  CAN_F0R1_FB16 2275,166376
#define  CAN_F0R1_FB17 2276,166473
#define  CAN_F0R1_FB18 2277,166570
#define  CAN_F0R1_FB19 2278,166667
#define  CAN_F0R1_FB20 2279,166764
#define  CAN_F0R1_FB21 2280,166861
#define  CAN_F0R1_FB22 2281,166958
#define  CAN_F0R1_FB23 2282,167055
#define  CAN_F0R1_FB24 2283,167152
#define  CAN_F0R1_FB25 2284,167249
#define  CAN_F0R1_FB26 2285,167346
#define  CAN_F0R1_FB27 2286,167443
#define  CAN_F0R1_FB28 2287,167540
#define  CAN_F0R1_FB29 2288,167637
#define  CAN_F0R1_FB30 2289,167734
#define  CAN_F0R1_FB31 2290,167831
#define  CAN_F1R1_FB0 2293,168012
#define  CAN_F1R1_FB1 2294,168108
#define  CAN_F1R1_FB2 2295,168204
#define  CAN_F1R1_FB3 2296,168300
#define  CAN_F1R1_FB4 2297,168396
#define  CAN_F1R1_FB5 2298,168492
#define  CAN_F1R1_FB6 2299,168588
#define  CAN_F1R1_FB7 2300,168684
#define  CAN_F1R1_FB8 2301,168780
#define  CAN_F1R1_FB9 2302,168876
#define  CAN_F1R1_FB10 2303,168972
#define  CAN_F1R1_FB11 2304,169069
#define  CAN_F1R1_FB12 2305,169166
#define  CAN_F1R1_FB13 2306,169263
#define  CAN_F1R1_FB14 2307,169360
#define  CAN_F1R1_FB15 2308,169457
#define  CAN_F1R1_FB16 2309,169554
#define  CAN_F1R1_FB17 2310,169651
#define  CAN_F1R1_FB18 2311,169748
#define  CAN_F1R1_FB19 2312,169845
#define  CAN_F1R1_FB20 2313,169942
#define  CAN_F1R1_FB21 2314,170039
#define  CAN_F1R1_FB22 2315,170136
#define  CAN_F1R1_FB23 2316,170233
#define  CAN_F1R1_FB24 2317,170330
#define  CAN_F1R1_FB25 2318,170427
#define  CAN_F1R1_FB26 2319,170524
#define  CAN_F1R1_FB27 2320,170621
#define  CAN_F1R1_FB28 2321,170718
#define  CAN_F1R1_FB29 2322,170815
#define  CAN_F1R1_FB30 2323,170912
#define  CAN_F1R1_FB31 2324,171009
#define  CAN_F2R1_FB0 2327,171190
#define  CAN_F2R1_FB1 2328,171286
#define  CAN_F2R1_FB2 2329,171382
#define  CAN_F2R1_FB3 2330,171478
#define  CAN_F2R1_FB4 2331,171574
#define  CAN_F2R1_FB5 2332,171670
#define  CAN_F2R1_FB6 2333,171766
#define  CAN_F2R1_FB7 2334,171862
#define  CAN_F2R1_FB8 2335,171958
#define  CAN_F2R1_FB9 2336,172054
#define  CAN_F2R1_FB10 2337,172150
#define  CAN_F2R1_FB11 2338,172247
#define  CAN_F2R1_FB12 2339,172344
#define  CAN_F2R1_FB13 2340,172441
#define  CAN_F2R1_FB14 2341,172538
#define  CAN_F2R1_FB15 2342,172635
#define  CAN_F2R1_FB16 2343,172732
#define  CAN_F2R1_FB17 2344,172829
#define  CAN_F2R1_FB18 2345,172926
#define  CAN_F2R1_FB19 2346,173023
#define  CAN_F2R1_FB20 2347,173120
#define  CAN_F2R1_FB21 2348,173217
#define  CAN_F2R1_FB22 2349,173314
#define  CAN_F2R1_FB23 2350,173411
#define  CAN_F2R1_FB24 2351,173508
#define  CAN_F2R1_FB25 2352,173605
#define  CAN_F2R1_FB26 2353,173702
#define  CAN_F2R1_FB27 2354,173799
#define  CAN_F2R1_FB28 2355,173896
#define  CAN_F2R1_FB29 2356,173993
#define  CAN_F2R1_FB30 2357,174090
#define  CAN_F2R1_FB31 2358,174187
#define  CAN_F3R1_FB0 2361,174368
#define  CAN_F3R1_FB1 2362,174464
#define  CAN_F3R1_FB2 2363,174560
#define  CAN_F3R1_FB3 2364,174656
#define  CAN_F3R1_FB4 2365,174752
#define  CAN_F3R1_FB5 2366,174848
#define  CAN_F3R1_FB6 2367,174944
#define  CAN_F3R1_FB7 2368,175040
#define  CAN_F3R1_FB8 2369,175136
#define  CAN_F3R1_FB9 2370,175232
#define  CAN_F3R1_FB10 2371,175328
#define  CAN_F3R1_FB11 2372,175425
#define  CAN_F3R1_FB12 2373,175522
#define  CAN_F3R1_FB13 2374,175619
#define  CAN_F3R1_FB14 2375,175716
#define  CAN_F3R1_FB15 2376,175813
#define  CAN_F3R1_FB16 2377,175910
#define  CAN_F3R1_FB17 2378,176007
#define  CAN_F3R1_FB18 2379,176104
#define  CAN_F3R1_FB19 2380,176201
#define  CAN_F3R1_FB20 2381,176298
#define  CAN_F3R1_FB21 2382,176395
#define  CAN_F3R1_FB22 2383,176492
#define  CAN_F3R1_FB23 2384,176589
#define  CAN_F3R1_FB24 2385,176686
#define  CAN_F3R1_FB25 2386,176783
#define  CAN_F3R1_FB26 2387,176880
#define  CAN_F3R1_FB27 2388,176977
#define  CAN_F3R1_FB28 2389,177074
#define  CAN_F3R1_FB29 2390,177171
#define  CAN_F3R1_FB30 2391,177268
#define  CAN_F3R1_FB31 2392,177365
#define  CAN_F4R1_FB0 2395,177546
#define  CAN_F4R1_FB1 2396,177642
#define  CAN_F4R1_FB2 2397,177738
#define  CAN_F4R1_FB3 2398,177834
#define  CAN_F4R1_FB4 2399,177930
#define  CAN_F4R1_FB5 2400,178026
#define  CAN_F4R1_FB6 2401,178122
#define  CAN_F4R1_FB7 2402,178218
#define  CAN_F4R1_FB8 2403,178314
#define  CAN_F4R1_FB9 2404,178410
#define  CAN_F4R1_FB10 2405,178506
#define  CAN_F4R1_FB11 2406,178603
#define  CAN_F4R1_FB12 2407,178700
#define  CAN_F4R1_FB13 2408,178797
#define  CAN_F4R1_FB14 2409,178894
#define  CAN_F4R1_FB15 2410,178991
#define  CAN_F4R1_FB16 2411,179088
#define  CAN_F4R1_FB17 2412,179185
#define  CAN_F4R1_FB18 2413,179282
#define  CAN_F4R1_FB19 2414,179379
#define  CAN_F4R1_FB20 2415,179476
#define  CAN_F4R1_FB21 2416,179573
#define  CAN_F4R1_FB22 2417,179670
#define  CAN_F4R1_FB23 2418,179767
#define  CAN_F4R1_FB24 2419,179864
#define  CAN_F4R1_FB25 2420,179961
#define  CAN_F4R1_FB26 2421,180058
#define  CAN_F4R1_FB27 2422,180155
#define  CAN_F4R1_FB28 2423,180252
#define  CAN_F4R1_FB29 2424,180349
#define  CAN_F4R1_FB30 2425,180446
#define  CAN_F4R1_FB31 2426,180543
#define  CAN_F5R1_FB0 2429,180724
#define  CAN_F5R1_FB1 2430,180820
#define  CAN_F5R1_FB2 2431,180916
#define  CAN_F5R1_FB3 2432,181012
#define  CAN_F5R1_FB4 2433,181108
#define  CAN_F5R1_FB5 2434,181204
#define  CAN_F5R1_FB6 2435,181300
#define  CAN_F5R1_FB7 2436,181396
#define  CAN_F5R1_FB8 2437,181492
#define  CAN_F5R1_FB9 2438,181588
#define  CAN_F5R1_FB10 2439,181684
#define  CAN_F5R1_FB11 2440,181781
#define  CAN_F5R1_FB12 2441,181878
#define  CAN_F5R1_FB13 2442,181975
#define  CAN_F5R1_FB14 2443,182072
#define  CAN_F5R1_FB15 2444,182169
#define  CAN_F5R1_FB16 2445,182266
#define  CAN_F5R1_FB17 2446,182363
#define  CAN_F5R1_FB18 2447,182460
#define  CAN_F5R1_FB19 2448,182557
#define  CAN_F5R1_FB20 2449,182654
#define  CAN_F5R1_FB21 2450,182751
#define  CAN_F5R1_FB22 2451,182848
#define  CAN_F5R1_FB23 2452,182945
#define  CAN_F5R1_FB24 2453,183042
#define  CAN_F5R1_FB25 2454,183139
#define  CAN_F5R1_FB26 2455,183236
#define  CAN_F5R1_FB27 2456,183333
#define  CAN_F5R1_FB28 2457,183430
#define  CAN_F5R1_FB29 2458,183527
#define  CAN_F5R1_FB30 2459,183624
#define  CAN_F5R1_FB31 2460,183721
#define  CAN_F6R1_FB0 2463,183902
#define  CAN_F6R1_FB1 2464,183998
#define  CAN_F6R1_FB2 2465,184094
#define  CAN_F6R1_FB3 2466,184190
#define  CAN_F6R1_FB4 2467,184286
#define  CAN_F6R1_FB5 2468,184382
#define  CAN_F6R1_FB6 2469,184478
#define  CAN_F6R1_FB7 2470,184574
#define  CAN_F6R1_FB8 2471,184670
#define  CAN_F6R1_FB9 2472,184766
#define  CAN_F6R1_FB10 2473,184862
#define  CAN_F6R1_FB11 2474,184959
#define  CAN_F6R1_FB12 2475,185056
#define  CAN_F6R1_FB13 2476,185153
#define  CAN_F6R1_FB14 2477,185250
#define  CAN_F6R1_FB15 2478,185347
#define  CAN_F6R1_FB16 2479,185444
#define  CAN_F6R1_FB17 2480,185541
#define  CAN_F6R1_FB18 2481,185638
#define  CAN_F6R1_FB19 2482,185735
#define  CAN_F6R1_FB20 2483,185832
#define  CAN_F6R1_FB21 2484,185929
#define  CAN_F6R1_FB22 2485,186026
#define  CAN_F6R1_FB23 2486,186123
#define  CAN_F6R1_FB24 2487,186220
#define  CAN_F6R1_FB25 2488,186317
#define  CAN_F6R1_FB26 2489,186414
#define  CAN_F6R1_FB27 2490,186511
#define  CAN_F6R1_FB28 2491,186608
#define  CAN_F6R1_FB29 2492,186705
#define  CAN_F6R1_FB30 2493,186802
#define  CAN_F6R1_FB31 2494,186899
#define  CAN_F7R1_FB0 2497,187080
#define  CAN_F7R1_FB1 2498,187176
#define  CAN_F7R1_FB2 2499,187272
#define  CAN_F7R1_FB3 2500,187368
#define  CAN_F7R1_FB4 2501,187464
#define  CAN_F7R1_FB5 2502,187560
#define  CAN_F7R1_FB6 2503,187656
#define  CAN_F7R1_FB7 2504,187752
#define  CAN_F7R1_FB8 2505,187848
#define  CAN_F7R1_FB9 2506,187944
#define  CAN_F7R1_FB10 2507,188040
#define  CAN_F7R1_FB11 2508,188137
#define  CAN_F7R1_FB12 2509,188234
#define  CAN_F7R1_FB13 2510,188331
#define  CAN_F7R1_FB14 2511,188428
#define  CAN_F7R1_FB15 2512,188525
#define  CAN_F7R1_FB16 2513,188622
#define  CAN_F7R1_FB17 2514,188719
#define  CAN_F7R1_FB18 2515,188816
#define  CAN_F7R1_FB19 2516,188913
#define  CAN_F7R1_FB20 2517,189010
#define  CAN_F7R1_FB21 2518,189107
#define  CAN_F7R1_FB22 2519,189204
#define  CAN_F7R1_FB23 2520,189301
#define  CAN_F7R1_FB24 2521,189398
#define  CAN_F7R1_FB25 2522,189495
#define  CAN_F7R1_FB26 2523,189592
#define  CAN_F7R1_FB27 2524,189689
#define  CAN_F7R1_FB28 2525,189786
#define  CAN_F7R1_FB29 2526,189883
#define  CAN_F7R1_FB30 2527,189980
#define  CAN_F7R1_FB31 2528,190077
#define  CAN_F8R1_FB0 2531,190258
#define  CAN_F8R1_FB1 2532,190354
#define  CAN_F8R1_FB2 2533,190450
#define  CAN_F8R1_FB3 2534,190546
#define  CAN_F8R1_FB4 2535,190642
#define  CAN_F8R1_FB5 2536,190738
#define  CAN_F8R1_FB6 2537,190834
#define  CAN_F8R1_FB7 2538,190930
#define  CAN_F8R1_FB8 2539,191026
#define  CAN_F8R1_FB9 2540,191122
#define  CAN_F8R1_FB10 2541,191218
#define  CAN_F8R1_FB11 2542,191315
#define  CAN_F8R1_FB12 2543,191412
#define  CAN_F8R1_FB13 2544,191509
#define  CAN_F8R1_FB14 2545,191606
#define  CAN_F8R1_FB15 2546,191703
#define  CAN_F8R1_FB16 2547,191800
#define  CAN_F8R1_FB17 2548,191897
#define  CAN_F8R1_FB18 2549,191994
#define  CAN_F8R1_FB19 2550,192091
#define  CAN_F8R1_FB20 2551,192188
#define  CAN_F8R1_FB21 2552,192285
#define  CAN_F8R1_FB22 2553,192382
#define  CAN_F8R1_FB23 2554,192479
#define  CAN_F8R1_FB24 2555,192576
#define  CAN_F8R1_FB25 2556,192673
#define  CAN_F8R1_FB26 2557,192770
#define  CAN_F8R1_FB27 2558,192867
#define  CAN_F8R1_FB28 2559,192964
#define  CAN_F8R1_FB29 2560,193061
#define  CAN_F8R1_FB30 2561,193158
#define  CAN_F8R1_FB31 2562,193255
#define  CAN_F9R1_FB0 2565,193436
#define  CAN_F9R1_FB1 2566,193532
#define  CAN_F9R1_FB2 2567,193628
#define  CAN_F9R1_FB3 2568,193724
#define  CAN_F9R1_FB4 2569,193820
#define  CAN_F9R1_FB5 2570,193916
#define  CAN_F9R1_FB6 2571,194012
#define  CAN_F9R1_FB7 2572,194108
#define  CAN_F9R1_FB8 2573,194204
#define  CAN_F9R1_FB9 2574,194300
#define  CAN_F9R1_FB10 2575,194396
#define  CAN_F9R1_FB11 2576,194493
#define  CAN_F9R1_FB12 2577,194590
#define  CAN_F9R1_FB13 2578,194687
#define  CAN_F9R1_FB14 2579,194784
#define  CAN_F9R1_FB15 2580,194881
#define  CAN_F9R1_FB16 2581,194978
#define  CAN_F9R1_FB17 2582,195075
#define  CAN_F9R1_FB18 2583,195172
#define  CAN_F9R1_FB19 2584,195269
#define  CAN_F9R1_FB20 2585,195366
#define  CAN_F9R1_FB21 2586,195463
#define  CAN_F9R1_FB22 2587,195560
#define  CAN_F9R1_FB23 2588,195657
#define  CAN_F9R1_FB24 2589,195754
#define  CAN_F9R1_FB25 2590,195851
#define  CAN_F9R1_FB26 2591,195948
#define  CAN_F9R1_FB27 2592,196045
#define  CAN_F9R1_FB28 2593,196142
#define  CAN_F9R1_FB29 2594,196239
#define  CAN_F9R1_FB30 2595,196336
#define  CAN_F9R1_FB31 2596,196433
#define  CAN_F10R1_FB0 2599,196614
#define  CAN_F10R1_FB1 2600,196710
#define  CAN_F10R1_FB2 2601,196806
#define  CAN_F10R1_FB3 2602,196902
#define  CAN_F10R1_FB4 2603,196998
#define  CAN_F10R1_FB5 2604,197094
#define  CAN_F10R1_FB6 2605,197190
#define  CAN_F10R1_FB7 2606,197286
#define  CAN_F10R1_FB8 2607,197382
#define  CAN_F10R1_FB9 2608,197478
#define  CAN_F10R1_FB10 2609,197574
#define  CAN_F10R1_FB11 2610,197671
#define  CAN_F10R1_FB12 2611,197768
#define  CAN_F10R1_FB13 2612,197865
#define  CAN_F10R1_FB14 2613,197962
#define  CAN_F10R1_FB15 2614,198059
#define  CAN_F10R1_FB16 2615,198156
#define  CAN_F10R1_FB17 2616,198253
#define  CAN_F10R1_FB18 2617,198350
#define  CAN_F10R1_FB19 2618,198447
#define  CAN_F10R1_FB20 2619,198544
#define  CAN_F10R1_FB21 2620,198641
#define  CAN_F10R1_FB22 2621,198738
#define  CAN_F10R1_FB23 2622,198835
#define  CAN_F10R1_FB24 2623,198932
#define  CAN_F10R1_FB25 2624,199029
#define  CAN_F10R1_FB26 2625,199126
#define  CAN_F10R1_FB27 2626,199223
#define  CAN_F10R1_FB28 2627,199320
#define  CAN_F10R1_FB29 2628,199417
#define  CAN_F10R1_FB30 2629,199514
#define  CAN_F10R1_FB31 2630,199611
#define  CAN_F11R1_FB0 2633,199792
#define  CAN_F11R1_FB1 2634,199888
#define  CAN_F11R1_FB2 2635,199984
#define  CAN_F11R1_FB3 2636,200080
#define  CAN_F11R1_FB4 2637,200176
#define  CAN_F11R1_FB5 2638,200272
#define  CAN_F11R1_FB6 2639,200368
#define  CAN_F11R1_FB7 2640,200464
#define  CAN_F11R1_FB8 2641,200560
#define  CAN_F11R1_FB9 2642,200656
#define  CAN_F11R1_FB10 2643,200752
#define  CAN_F11R1_FB11 2644,200849
#define  CAN_F11R1_FB12 2645,200946
#define  CAN_F11R1_FB13 2646,201043
#define  CAN_F11R1_FB14 2647,201140
#define  CAN_F11R1_FB15 2648,201237
#define  CAN_F11R1_FB16 2649,201334
#define  CAN_F11R1_FB17 2650,201431
#define  CAN_F11R1_FB18 2651,201528
#define  CAN_F11R1_FB19 2652,201625
#define  CAN_F11R1_FB20 2653,201722
#define  CAN_F11R1_FB21 2654,201819
#define  CAN_F11R1_FB22 2655,201916
#define  CAN_F11R1_FB23 2656,202013
#define  CAN_F11R1_FB24 2657,202110
#define  CAN_F11R1_FB25 2658,202207
#define  CAN_F11R1_FB26 2659,202304
#define  CAN_F11R1_FB27 2660,202401
#define  CAN_F11R1_FB28 2661,202498
#define  CAN_F11R1_FB29 2662,202595
#define  CAN_F11R1_FB30 2663,202692
#define  CAN_F11R1_FB31 2664,202789
#define  CAN_F12R1_FB0 2667,202970
#define  CAN_F12R1_FB1 2668,203066
#define  CAN_F12R1_FB2 2669,203162
#define  CAN_F12R1_FB3 2670,203258
#define  CAN_F12R1_FB4 2671,203354
#define  CAN_F12R1_FB5 2672,203450
#define  CAN_F12R1_FB6 2673,203546
#define  CAN_F12R1_FB7 2674,203642
#define  CAN_F12R1_FB8 2675,203738
#define  CAN_F12R1_FB9 2676,203834
#define  CAN_F12R1_FB10 2677,203930
#define  CAN_F12R1_FB11 2678,204027
#define  CAN_F12R1_FB12 2679,204124
#define  CAN_F12R1_FB13 2680,204221
#define  CAN_F12R1_FB14 2681,204318
#define  CAN_F12R1_FB15 2682,204415
#define  CAN_F12R1_FB16 2683,204512
#define  CAN_F12R1_FB17 2684,204609
#define  CAN_F12R1_FB18 2685,204706
#define  CAN_F12R1_FB19 2686,204803
#define  CAN_F12R1_FB20 2687,204900
#define  CAN_F12R1_FB21 2688,204997
#define  CAN_F12R1_FB22 2689,205094
#define  CAN_F12R1_FB23 2690,205191
#define  CAN_F12R1_FB24 2691,205288
#define  CAN_F12R1_FB25 2692,205385
#define  CAN_F12R1_FB26 2693,205482
#define  CAN_F12R1_FB27 2694,205579
#define  CAN_F12R1_FB28 2695,205676
#define  CAN_F12R1_FB29 2696,205773
#define  CAN_F12R1_FB30 2697,205870
#define  CAN_F12R1_FB31 2698,205967
#define  CAN_F13R1_FB0 2701,206148
#define  CAN_F13R1_FB1 2702,206244
#define  CAN_F13R1_FB2 2703,206340
#define  CAN_F13R1_FB3 2704,206436
#define  CAN_F13R1_FB4 2705,206532
#define  CAN_F13R1_FB5 2706,206628
#define  CAN_F13R1_FB6 2707,206724
#define  CAN_F13R1_FB7 2708,206820
#define  CAN_F13R1_FB8 2709,206916
#define  CAN_F13R1_FB9 2710,207012
#define  CAN_F13R1_FB10 2711,207108
#define  CAN_F13R1_FB11 2712,207205
#define  CAN_F13R1_FB12 2713,207302
#define  CAN_F13R1_FB13 2714,207399
#define  CAN_F13R1_FB14 2715,207496
#define  CAN_F13R1_FB15 2716,207593
#define  CAN_F13R1_FB16 2717,207690
#define  CAN_F13R1_FB17 2718,207787
#define  CAN_F13R1_FB18 2719,207884
#define  CAN_F13R1_FB19 2720,207981
#define  CAN_F13R1_FB20 2721,208078
#define  CAN_F13R1_FB21 2722,208175
#define  CAN_F13R1_FB22 2723,208272
#define  CAN_F13R1_FB23 2724,208369
#define  CAN_F13R1_FB24 2725,208466
#define  CAN_F13R1_FB25 2726,208563
#define  CAN_F13R1_FB26 2727,208660
#define  CAN_F13R1_FB27 2728,208757
#define  CAN_F13R1_FB28 2729,208854
#define  CAN_F13R1_FB29 2730,208951
#define  CAN_F13R1_FB30 2731,209048
#define  CAN_F13R1_FB31 2732,209145
#define  CAN_F0R2_FB0 2735,209326
#define  CAN_F0R2_FB1 2736,209422
#define  CAN_F0R2_FB2 2737,209518
#define  CAN_F0R2_FB3 2738,209614
#define  CAN_F0R2_FB4 2739,209710
#define  CAN_F0R2_FB5 2740,209806
#define  CAN_F0R2_FB6 2741,209902
#define  CAN_F0R2_FB7 2742,209998
#define  CAN_F0R2_FB8 2743,210094
#define  CAN_F0R2_FB9 2744,210190
#define  CAN_F0R2_FB10 2745,210286
#define  CAN_F0R2_FB11 2746,210383
#define  CAN_F0R2_FB12 2747,210480
#define  CAN_F0R2_FB13 2748,210577
#define  CAN_F0R2_FB14 2749,210674
#define  CAN_F0R2_FB15 2750,210771
#define  CAN_F0R2_FB16 2751,210868
#define  CAN_F0R2_FB17 2752,210965
#define  CAN_F0R2_FB18 2753,211062
#define  CAN_F0R2_FB19 2754,211159
#define  CAN_F0R2_FB20 2755,211256
#define  CAN_F0R2_FB21 2756,211353
#define  CAN_F0R2_FB22 2757,211450
#define  CAN_F0R2_FB23 2758,211547
#define  CAN_F0R2_FB24 2759,211644
#define  CAN_F0R2_FB25 2760,211741
#define  CAN_F0R2_FB26 2761,211838
#define  CAN_F0R2_FB27 2762,211935
#define  CAN_F0R2_FB28 2763,212032
#define  CAN_F0R2_FB29 2764,212129
#define  CAN_F0R2_FB30 2765,212226
#define  CAN_F0R2_FB31 2766,212323
#define  CAN_F1R2_FB0 2769,212504
#define  CAN_F1R2_FB1 2770,212600
#define  CAN_F1R2_FB2 2771,212696
#define  CAN_F1R2_FB3 2772,212792
#define  CAN_F1R2_FB4 2773,212888
#define  CAN_F1R2_FB5 2774,212984
#define  CAN_F1R2_FB6 2775,213080
#define  CAN_F1R2_FB7 2776,213176
#define  CAN_F1R2_FB8 2777,213272
#define  CAN_F1R2_FB9 2778,213368
#define  CAN_F1R2_FB10 2779,213464
#define  CAN_F1R2_FB11 2780,213561
#define  CAN_F1R2_FB12 2781,213658
#define  CAN_F1R2_FB13 2782,213755
#define  CAN_F1R2_FB14 2783,213852
#define  CAN_F1R2_FB15 2784,213949
#define  CAN_F1R2_FB16 2785,214046
#define  CAN_F1R2_FB17 2786,214143
#define  CAN_F1R2_FB18 2787,214240
#define  CAN_F1R2_FB19 2788,214337
#define  CAN_F1R2_FB20 2789,214434
#define  CAN_F1R2_FB21 2790,214531
#define  CAN_F1R2_FB22 2791,214628
#define  CAN_F1R2_FB23 2792,214725
#define  CAN_F1R2_FB24 2793,214822
#define  CAN_F1R2_FB25 2794,214919
#define  CAN_F1R2_FB26 2795,215016
#define  CAN_F1R2_FB27 2796,215113
#define  CAN_F1R2_FB28 2797,215210
#define  CAN_F1R2_FB29 2798,215307
#define  CAN_F1R2_FB30 2799,215404
#define  CAN_F1R2_FB31 2800,215501
#define  CAN_F2R2_FB0 2803,215682
#define  CAN_F2R2_FB1 2804,215778
#define  CAN_F2R2_FB2 2805,215874
#define  CAN_F2R2_FB3 2806,215970
#define  CAN_F2R2_FB4 2807,216066
#define  CAN_F2R2_FB5 2808,216162
#define  CAN_F2R2_FB6 2809,216258
#define  CAN_F2R2_FB7 2810,216354
#define  CAN_F2R2_FB8 2811,216450
#define  CAN_F2R2_FB9 2812,216546
#define  CAN_F2R2_FB10 2813,216642
#define  CAN_F2R2_FB11 2814,216739
#define  CAN_F2R2_FB12 2815,216836
#define  CAN_F2R2_FB13 2816,216933
#define  CAN_F2R2_FB14 2817,217030
#define  CAN_F2R2_FB15 2818,217127
#define  CAN_F2R2_FB16 2819,217224
#define  CAN_F2R2_FB17 2820,217321
#define  CAN_F2R2_FB18 2821,217418
#define  CAN_F2R2_FB19 2822,217515
#define  CAN_F2R2_FB20 2823,217612
#define  CAN_F2R2_FB21 2824,217709
#define  CAN_F2R2_FB22 2825,217806
#define  CAN_F2R2_FB23 2826,217903
#define  CAN_F2R2_FB24 2827,218000
#define  CAN_F2R2_FB25 2828,218097
#define  CAN_F2R2_FB26 2829,218194
#define  CAN_F2R2_FB27 2830,218291
#define  CAN_F2R2_FB28 2831,218388
#define  CAN_F2R2_FB29 2832,218485
#define  CAN_F2R2_FB30 2833,218582
#define  CAN_F2R2_FB31 2834,218679
#define  CAN_F3R2_FB0 2837,218860
#define  CAN_F3R2_FB1 2838,218956
#define  CAN_F3R2_FB2 2839,219052
#define  CAN_F3R2_FB3 2840,219148
#define  CAN_F3R2_FB4 2841,219244
#define  CAN_F3R2_FB5 2842,219340
#define  CAN_F3R2_FB6 2843,219436
#define  CAN_F3R2_FB7 2844,219532
#define  CAN_F3R2_FB8 2845,219628
#define  CAN_F3R2_FB9 2846,219724
#define  CAN_F3R2_FB10 2847,219820
#define  CAN_F3R2_FB11 2848,219917
#define  CAN_F3R2_FB12 2849,220014
#define  CAN_F3R2_FB13 2850,220111
#define  CAN_F3R2_FB14 2851,220208
#define  CAN_F3R2_FB15 2852,220305
#define  CAN_F3R2_FB16 2853,220402
#define  CAN_F3R2_FB17 2854,220499
#define  CAN_F3R2_FB18 2855,220596
#define  CAN_F3R2_FB19 2856,220693
#define  CAN_F3R2_FB20 2857,220790
#define  CAN_F3R2_FB21 2858,220887
#define  CAN_F3R2_FB22 2859,220984
#define  CAN_F3R2_FB23 2860,221081
#define  CAN_F3R2_FB24 2861,221178
#define  CAN_F3R2_FB25 2862,221275
#define  CAN_F3R2_FB26 2863,221372
#define  CAN_F3R2_FB27 2864,221469
#define  CAN_F3R2_FB28 2865,221566
#define  CAN_F3R2_FB29 2866,221663
#define  CAN_F3R2_FB30 2867,221760
#define  CAN_F3R2_FB31 2868,221857
#define  CAN_F4R2_FB0 2871,222038
#define  CAN_F4R2_FB1 2872,222134
#define  CAN_F4R2_FB2 2873,222230
#define  CAN_F4R2_FB3 2874,222326
#define  CAN_F4R2_FB4 2875,222422
#define  CAN_F4R2_FB5 2876,222518
#define  CAN_F4R2_FB6 2877,222614
#define  CAN_F4R2_FB7 2878,222710
#define  CAN_F4R2_FB8 2879,222806
#define  CAN_F4R2_FB9 2880,222902
#define  CAN_F4R2_FB10 2881,222998
#define  CAN_F4R2_FB11 2882,223095
#define  CAN_F4R2_FB12 2883,223192
#define  CAN_F4R2_FB13 2884,223289
#define  CAN_F4R2_FB14 2885,223386
#define  CAN_F4R2_FB15 2886,223483
#define  CAN_F4R2_FB16 2887,223580
#define  CAN_F4R2_FB17 2888,223677
#define  CAN_F4R2_FB18 2889,223774
#define  CAN_F4R2_FB19 2890,223871
#define  CAN_F4R2_FB20 2891,223968
#define  CAN_F4R2_FB21 2892,224065
#define  CAN_F4R2_FB22 2893,224162
#define  CAN_F4R2_FB23 2894,224259
#define  CAN_F4R2_FB24 2895,224356
#define  CAN_F4R2_FB25 2896,224453
#define  CAN_F4R2_FB26 2897,224550
#define  CAN_F4R2_FB27 2898,224647
#define  CAN_F4R2_FB28 2899,224744
#define  CAN_F4R2_FB29 2900,224841
#define  CAN_F4R2_FB30 2901,224938
#define  CAN_F4R2_FB31 2902,225035
#define  CAN_F5R2_FB0 2905,225216
#define  CAN_F5R2_FB1 2906,225312
#define  CAN_F5R2_FB2 2907,225408
#define  CAN_F5R2_FB3 2908,225504
#define  CAN_F5R2_FB4 2909,225600
#define  CAN_F5R2_FB5 2910,225696
#define  CAN_F5R2_FB6 2911,225792
#define  CAN_F5R2_FB7 2912,225888
#define  CAN_F5R2_FB8 2913,225984
#define  CAN_F5R2_FB9 2914,226080
#define  CAN_F5R2_FB10 2915,226176
#define  CAN_F5R2_FB11 2916,226273
#define  CAN_F5R2_FB12 2917,226370
#define  CAN_F5R2_FB13 2918,226467
#define  CAN_F5R2_FB14 2919,226564
#define  CAN_F5R2_FB15 2920,226661
#define  CAN_F5R2_FB16 2921,226758
#define  CAN_F5R2_FB17 2922,226855
#define  CAN_F5R2_FB18 2923,226952
#define  CAN_F5R2_FB19 2924,227049
#define  CAN_F5R2_FB20 2925,227146
#define  CAN_F5R2_FB21 2926,227243
#define  CAN_F5R2_FB22 2927,227340
#define  CAN_F5R2_FB23 2928,227437
#define  CAN_F5R2_FB24 2929,227534
#define  CAN_F5R2_FB25 2930,227631
#define  CAN_F5R2_FB26 2931,227728
#define  CAN_F5R2_FB27 2932,227825
#define  CAN_F5R2_FB28 2933,227922
#define  CAN_F5R2_FB29 2934,228019
#define  CAN_F5R2_FB30 2935,228116
#define  CAN_F5R2_FB31 2936,228213
#define  CAN_F6R2_FB0 2939,228394
#define  CAN_F6R2_FB1 2940,228490
#define  CAN_F6R2_FB2 2941,228586
#define  CAN_F6R2_FB3 2942,228682
#define  CAN_F6R2_FB4 2943,228778
#define  CAN_F6R2_FB5 2944,228874
#define  CAN_F6R2_FB6 2945,228970
#define  CAN_F6R2_FB7 2946,229066
#define  CAN_F6R2_FB8 2947,229162
#define  CAN_F6R2_FB9 2948,229258
#define  CAN_F6R2_FB10 2949,229354
#define  CAN_F6R2_FB11 2950,229451
#define  CAN_F6R2_FB12 2951,229548
#define  CAN_F6R2_FB13 2952,229645
#define  CAN_F6R2_FB14 2953,229742
#define  CAN_F6R2_FB15 2954,229839
#define  CAN_F6R2_FB16 2955,229936
#define  CAN_F6R2_FB17 2956,230033
#define  CAN_F6R2_FB18 2957,230130
#define  CAN_F6R2_FB19 2958,230227
#define  CAN_F6R2_FB20 2959,230324
#define  CAN_F6R2_FB21 2960,230421
#define  CAN_F6R2_FB22 2961,230518
#define  CAN_F6R2_FB23 2962,230615
#define  CAN_F6R2_FB24 2963,230712
#define  CAN_F6R2_FB25 2964,230809
#define  CAN_F6R2_FB26 2965,230906
#define  CAN_F6R2_FB27 2966,231003
#define  CAN_F6R2_FB28 2967,231100
#define  CAN_F6R2_FB29 2968,231197
#define  CAN_F6R2_FB30 2969,231294
#define  CAN_F6R2_FB31 2970,231391
#define  CAN_F7R2_FB0 2973,231572
#define  CAN_F7R2_FB1 2974,231668
#define  CAN_F7R2_FB2 2975,231764
#define  CAN_F7R2_FB3 2976,231860
#define  CAN_F7R2_FB4 2977,231956
#define  CAN_F7R2_FB5 2978,232052
#define  CAN_F7R2_FB6 2979,232148
#define  CAN_F7R2_FB7 2980,232244
#define  CAN_F7R2_FB8 2981,232340
#define  CAN_F7R2_FB9 2982,232436
#define  CAN_F7R2_FB10 2983,232532
#define  CAN_F7R2_FB11 2984,232629
#define  CAN_F7R2_FB12 2985,232726
#define  CAN_F7R2_FB13 2986,232823
#define  CAN_F7R2_FB14 2987,232920
#define  CAN_F7R2_FB15 2988,233017
#define  CAN_F7R2_FB16 2989,233114
#define  CAN_F7R2_FB17 2990,233211
#define  CAN_F7R2_FB18 2991,233308
#define  CAN_F7R2_FB19 2992,233405
#define  CAN_F7R2_FB20 2993,233502
#define  CAN_F7R2_FB21 2994,233599
#define  CAN_F7R2_FB22 2995,233696
#define  CAN_F7R2_FB23 2996,233793
#define  CAN_F7R2_FB24 2997,233890
#define  CAN_F7R2_FB25 2998,233987
#define  CAN_F7R2_FB26 2999,234084
#define  CAN_F7R2_FB27 3000,234181
#define  CAN_F7R2_FB28 3001,234278
#define  CAN_F7R2_FB29 3002,234375
#define  CAN_F7R2_FB30 3003,234472
#define  CAN_F7R2_FB31 3004,234569
#define  CAN_F8R2_FB0 3007,234750
#define  CAN_F8R2_FB1 3008,234846
#define  CAN_F8R2_FB2 3009,234942
#define  CAN_F8R2_FB3 3010,235038
#define  CAN_F8R2_FB4 3011,235134
#define  CAN_F8R2_FB5 3012,235230
#define  CAN_F8R2_FB6 3013,235326
#define  CAN_F8R2_FB7 3014,235422
#define  CAN_F8R2_FB8 3015,235518
#define  CAN_F8R2_FB9 3016,235614
#define  CAN_F8R2_FB10 3017,235710
#define  CAN_F8R2_FB11 3018,235807
#define  CAN_F8R2_FB12 3019,235904
#define  CAN_F8R2_FB13 3020,236001
#define  CAN_F8R2_FB14 3021,236098
#define  CAN_F8R2_FB15 3022,236195
#define  CAN_F8R2_FB16 3023,236292
#define  CAN_F8R2_FB17 3024,236389
#define  CAN_F8R2_FB18 3025,236486
#define  CAN_F8R2_FB19 3026,236583
#define  CAN_F8R2_FB20 3027,236680
#define  CAN_F8R2_FB21 3028,236777
#define  CAN_F8R2_FB22 3029,236874
#define  CAN_F8R2_FB23 3030,236971
#define  CAN_F8R2_FB24 3031,237068
#define  CAN_F8R2_FB25 3032,237165
#define  CAN_F8R2_FB26 3033,237262
#define  CAN_F8R2_FB27 3034,237359
#define  CAN_F8R2_FB28 3035,237456
#define  CAN_F8R2_FB29 3036,237553
#define  CAN_F8R2_FB30 3037,237650
#define  CAN_F8R2_FB31 3038,237747
#define  CAN_F9R2_FB0 3041,237928
#define  CAN_F9R2_FB1 3042,238024
#define  CAN_F9R2_FB2 3043,238120
#define  CAN_F9R2_FB3 3044,238216
#define  CAN_F9R2_FB4 3045,238312
#define  CAN_F9R2_FB5 3046,238408
#define  CAN_F9R2_FB6 3047,238504
#define  CAN_F9R2_FB7 3048,238600
#define  CAN_F9R2_FB8 3049,238696
#define  CAN_F9R2_FB9 3050,238792
#define  CAN_F9R2_FB10 3051,238888
#define  CAN_F9R2_FB11 3052,238985
#define  CAN_F9R2_FB12 3053,239082
#define  CAN_F9R2_FB13 3054,239179
#define  CAN_F9R2_FB14 3055,239276
#define  CAN_F9R2_FB15 3056,239373
#define  CAN_F9R2_FB16 3057,239470
#define  CAN_F9R2_FB17 3058,239567
#define  CAN_F9R2_FB18 3059,239664
#define  CAN_F9R2_FB19 3060,239761
#define  CAN_F9R2_FB20 3061,239858
#define  CAN_F9R2_FB21 3062,239955
#define  CAN_F9R2_FB22 3063,240052
#define  CAN_F9R2_FB23 3064,240149
#define  CAN_F9R2_FB24 3065,240246
#define  CAN_F9R2_FB25 3066,240343
#define  CAN_F9R2_FB26 3067,240440
#define  CAN_F9R2_FB27 3068,240537
#define  CAN_F9R2_FB28 3069,240634
#define  CAN_F9R2_FB29 3070,240731
#define  CAN_F9R2_FB30 3071,240828
#define  CAN_F9R2_FB31 3072,240925
#define  CAN_F10R2_FB0 3075,241106
#define  CAN_F10R2_FB1 3076,241202
#define  CAN_F10R2_FB2 3077,241298
#define  CAN_F10R2_FB3 3078,241394
#define  CAN_F10R2_FB4 3079,241490
#define  CAN_F10R2_FB5 3080,241586
#define  CAN_F10R2_FB6 3081,241682
#define  CAN_F10R2_FB7 3082,241778
#define  CAN_F10R2_FB8 3083,241874
#define  CAN_F10R2_FB9 3084,241970
#define  CAN_F10R2_FB10 3085,242066
#define  CAN_F10R2_FB11 3086,242163
#define  CAN_F10R2_FB12 3087,242260
#define  CAN_F10R2_FB13 3088,242357
#define  CAN_F10R2_FB14 3089,242454
#define  CAN_F10R2_FB15 3090,242551
#define  CAN_F10R2_FB16 3091,242648
#define  CAN_F10R2_FB17 3092,242745
#define  CAN_F10R2_FB18 3093,242842
#define  CAN_F10R2_FB19 3094,242939
#define  CAN_F10R2_FB20 3095,243036
#define  CAN_F10R2_FB21 3096,243133
#define  CAN_F10R2_FB22 3097,243230
#define  CAN_F10R2_FB23 3098,243327
#define  CAN_F10R2_FB24 3099,243424
#define  CAN_F10R2_FB25 3100,243521
#define  CAN_F10R2_FB26 3101,243618
#define  CAN_F10R2_FB27 3102,243715
#define  CAN_F10R2_FB28 3103,243812
#define  CAN_F10R2_FB29 3104,243909
#define  CAN_F10R2_FB30 3105,244006
#define  CAN_F10R2_FB31 3106,244103
#define  CAN_F11R2_FB0 3109,244284
#define  CAN_F11R2_FB1 3110,244380
#define  CAN_F11R2_FB2 3111,244476
#define  CAN_F11R2_FB3 3112,244572
#define  CAN_F11R2_FB4 3113,244668
#define  CAN_F11R2_FB5 3114,244764
#define  CAN_F11R2_FB6 3115,244860
#define  CAN_F11R2_FB7 3116,244956
#define  CAN_F11R2_FB8 3117,245052
#define  CAN_F11R2_FB9 3118,245148
#define  CAN_F11R2_FB10 3119,245244
#define  CAN_F11R2_FB11 3120,245341
#define  CAN_F11R2_FB12 3121,245438
#define  CAN_F11R2_FB13 3122,245535
#define  CAN_F11R2_FB14 3123,245632
#define  CAN_F11R2_FB15 3124,245729
#define  CAN_F11R2_FB16 3125,245826
#define  CAN_F11R2_FB17 3126,245923
#define  CAN_F11R2_FB18 3127,246020
#define  CAN_F11R2_FB19 3128,246117
#define  CAN_F11R2_FB20 3129,246214
#define  CAN_F11R2_FB21 3130,246311
#define  CAN_F11R2_FB22 3131,246408
#define  CAN_F11R2_FB23 3132,246505
#define  CAN_F11R2_FB24 3133,246602
#define  CAN_F11R2_FB25 3134,246699
#define  CAN_F11R2_FB26 3135,246796
#define  CAN_F11R2_FB27 3136,246893
#define  CAN_F11R2_FB28 3137,246990
#define  CAN_F11R2_FB29 3138,247087
#define  CAN_F11R2_FB30 3139,247184
#define  CAN_F11R2_FB31 3140,247281
#define  CAN_F12R2_FB0 3143,247462
#define  CAN_F12R2_FB1 3144,247558
#define  CAN_F12R2_FB2 3145,247654
#define  CAN_F12R2_FB3 3146,247750
#define  CAN_F12R2_FB4 3147,247846
#define  CAN_F12R2_FB5 3148,247942
#define  CAN_F12R2_FB6 3149,248038
#define  CAN_F12R2_FB7 3150,248134
#define  CAN_F12R2_FB8 3151,248230
#define  CAN_F12R2_FB9 3152,248326
#define  CAN_F12R2_FB10 3153,248422
#define  CAN_F12R2_FB11 3154,248519
#define  CAN_F12R2_FB12 3155,248616
#define  CAN_F12R2_FB13 3156,248713
#define  CAN_F12R2_FB14 3157,248810
#define  CAN_F12R2_FB15 3158,248907
#define  CAN_F12R2_FB16 3159,249004
#define  CAN_F12R2_FB17 3160,249101
#define  CAN_F12R2_FB18 3161,249198
#define  CAN_F12R2_FB19 3162,249295
#define  CAN_F12R2_FB20 3163,249392
#define  CAN_F12R2_FB21 3164,249489
#define  CAN_F12R2_FB22 3165,249586
#define  CAN_F12R2_FB23 3166,249683
#define  CAN_F12R2_FB24 3167,249780
#define  CAN_F12R2_FB25 3168,249877
#define  CAN_F12R2_FB26 3169,249974
#define  CAN_F12R2_FB27 3170,250071
#define  CAN_F12R2_FB28 3171,250168
#define  CAN_F12R2_FB29 3172,250265
#define  CAN_F12R2_FB30 3173,250362
#define  CAN_F12R2_FB31 3174,250459
#define  CAN_F13R2_FB0 3177,250640
#define  CAN_F13R2_FB1 3178,250736
#define  CAN_F13R2_FB2 3179,250832
#define  CAN_F13R2_FB3 3180,250928
#define  CAN_F13R2_FB4 3181,251024
#define  CAN_F13R2_FB5 3182,251120
#define  CAN_F13R2_FB6 3183,251216
#define  CAN_F13R2_FB7 3184,251312
#define  CAN_F13R2_FB8 3185,251408
#define  CAN_F13R2_FB9 3186,251504
#define  CAN_F13R2_FB10 3187,251600
#define  CAN_F13R2_FB11 3188,251697
#define  CAN_F13R2_FB12 3189,251794
#define  CAN_F13R2_FB13 3190,251891
#define  CAN_F13R2_FB14 3191,251988
#define  CAN_F13R2_FB15 3192,252085
#define  CAN_F13R2_FB16 3193,252182
#define  CAN_F13R2_FB17 3194,252279
#define  CAN_F13R2_FB18 3195,252376
#define  CAN_F13R2_FB19 3196,252473
#define  CAN_F13R2_FB20 3197,252570
#define  CAN_F13R2_FB21 3198,252667
#define  CAN_F13R2_FB22 3199,252764
#define  CAN_F13R2_FB23 3200,252861
#define  CAN_F13R2_FB24 3201,252958
#define  CAN_F13R2_FB25 3202,253055
#define  CAN_F13R2_FB26 3203,253152
#define  CAN_F13R2_FB27 3204,253249
#define  CAN_F13R2_FB28 3205,253346
#define  CAN_F13R2_FB29 3206,253443
#define  CAN_F13R2_FB30 3207,253540
#define  CAN_F13R2_FB31 3208,253637
#define  CRC_DR_DR 3216,254228
#define  CRC_IDR_IDR 3219,254408
#define  CRC_CR_RESET 3222,254609
#define  CRC_CR_POLYSIZE 3223,254721
#define  CRC_CR_POLYSIZE_0 3224,254819
#define  CRC_CR_POLYSIZE_1 3225,254918
#define  CRC_CR_REV_IN 3226,255017
#define  CRC_CR_REV_IN_0 3227,255125
#define  CRC_CR_REV_IN_1 3228,255208
#define  CRC_CR_REV_OUT 3229,255291
#define  CRC_INIT_INIT 3232,255485
#define  CRC_POL_POL 3235,255669
#define  DAC_CR_EN1 3243,256271
#define  DAC_CR_BOFF1 3244,256375
#define  DAC_CR_TEN1 3245,256494
#define  DAC_CR_TSEL1 3247,256608
#define  DAC_CR_TSEL1_0 3248,256736
#define  DAC_CR_TSEL1_1 3249,256826
#define  DAC_CR_TSEL1_2 3250,256916
#define  DAC_CR_WAVE1 3252,257008
#define  DAC_CR_WAVE1_0 3253,257156
#define  DAC_CR_WAVE1_1 3254,257246
#define  DAC_CR_MAMP1 3256,257338
#define  DAC_CR_MAMP1_0 3257,257472
#define  DAC_CR_MAMP1_1 3258,257562
#define  DAC_CR_MAMP1_2 3259,257652
#define  DAC_CR_MAMP1_3 3260,257742
#define  DAC_CR_DMAEN1 3262,257834
#define  DAC_CR_DMAUDRIE1 3263,257942
#define  DAC_SWTRIGR_SWTRIG1 3265,258145
#define  DAC_DHR12R1_DACC1DHR 3268,258343
#define  DAC_DHR12L1_DACC1DHR 3271,258550
#define  DAC_DHR8R1_DACC1DHR 3274,258756
#define  DAC_DHR12RD_DACC1DHR 3277,258962
#define  DAC_DHR12LD_DACC1DHR 3280,259169
#define  DAC_DHR8RD_DACC1DHR 3283,259375
#define  DAC_DOR1_DACC1DOR 3286,259581
#define  DAC_SR_DMAUDR1 3289,259774
#define  DBGMCU_IDCODE_DEV_ID 3297,260383
#define  DBGMCU_IDCODE_REV_ID 3298,260452
#define  DBGMCU_CR_DBG_SLEEP 3301,260605
#define  DBGMCU_CR_DBG_STOP 3302,260674
#define  DBGMCU_CR_DBG_STANDBY 3303,260743
#define  DBGMCU_CR_TRACE_IOEN 3304,260812
#define  DBGMCU_CR_TRACE_MODE 3306,260883
#define  DBGMCU_CR_TRACE_MODE_0 3307,260952
#define  DBGMCU_CR_TRACE_MODE_1 3308,261033
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3311,261198
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3312,261267
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3313,261336
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3314,261405
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3315,261474
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3316,261543
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3317,261612
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3318,261681
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3319,261754
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 3320,261827
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3321,261900
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3324,262053
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3325,262122
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3326,262191
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3327,262260
#define  DMA_ISR_GIF1 3335,262823
#define  DMA_ISR_TCIF1 3336,262939
#define  DMA_ISR_HTIF1 3337,263056
#define  DMA_ISR_TEIF1 3338,263169
#define  DMA_ISR_GIF2 3339,263283
#define  DMA_ISR_TCIF2 3340,263399
#define  DMA_ISR_HTIF2 3341,263516
#define  DMA_ISR_TEIF2 3342,263629
#define  DMA_ISR_GIF3 3343,263743
#define  DMA_ISR_TCIF3 3344,263859
#define  DMA_ISR_HTIF3 3345,263976
#define  DMA_ISR_TEIF3 3346,264089
#define  DMA_ISR_GIF4 3347,264203
#define  DMA_ISR_TCIF4 3348,264319
#define  DMA_ISR_HTIF4 3349,264436
#define  DMA_ISR_TEIF4 3350,264549
#define  DMA_ISR_GIF5 3351,264663
#define  DMA_ISR_TCIF5 3352,264779
#define  DMA_ISR_HTIF5 3353,264896
#define  DMA_ISR_TEIF5 3354,265009
#define  DMA_ISR_GIF6 3355,265123
#define  DMA_ISR_TCIF6 3356,265239
#define  DMA_ISR_HTIF6 3357,265356
#define  DMA_ISR_TEIF6 3358,265469
#define  DMA_ISR_GIF7 3359,265583
#define  DMA_ISR_TCIF7 3360,265699
#define  DMA_ISR_HTIF7 3361,265816
#define  DMA_ISR_TEIF7 3362,265929
#define  DMA_IFCR_CGIF1 3365,266127
#define  DMA_IFCR_CTCIF1 3366,266244
#define  DMA_IFCR_CHTIF1 3367,266362
#define  DMA_IFCR_CTEIF1 3368,266476
#define  DMA_IFCR_CGIF2 3369,266591
#define  DMA_IFCR_CTCIF2 3370,266708
#define  DMA_IFCR_CHTIF2 3371,266826
#define  DMA_IFCR_CTEIF2 3372,266940
#define  DMA_IFCR_CGIF3 3373,267055
#define  DMA_IFCR_CTCIF3 3374,267172
#define  DMA_IFCR_CHTIF3 3375,267290
#define  DMA_IFCR_CTEIF3 3376,267404
#define  DMA_IFCR_CGIF4 3377,267519
#define  DMA_IFCR_CTCIF4 3378,267636
#define  DMA_IFCR_CHTIF4 3379,267754
#define  DMA_IFCR_CTEIF4 3380,267868
#define  DMA_IFCR_CGIF5 3381,267983
#define  DMA_IFCR_CTCIF5 3382,268100
#define  DMA_IFCR_CHTIF5 3383,268218
#define  DMA_IFCR_CTEIF5 3384,268332
#define  DMA_IFCR_CGIF6 3385,268447
#define  DMA_IFCR_CTCIF6 3386,268564
#define  DMA_IFCR_CHTIF6 3387,268682
#define  DMA_IFCR_CTEIF6 3388,268796
#define  DMA_IFCR_CGIF7 3389,268911
#define  DMA_IFCR_CTCIF7 3390,269028
#define  DMA_IFCR_CHTIF7 3391,269146
#define  DMA_IFCR_CTEIF7 3392,269260
#define  DMA_CCR_EN 3395,269459
#define  DMA_CCR_TCIE 3396,269579
#define  DMA_CCR_HTIE 3397,269699
#define  DMA_CCR_TEIE 3398,269819
#define  DMA_CCR_DIR 3399,269939
#define  DMA_CCR_CIRC 3400,270059
#define  DMA_CCR_PINC 3401,270179
#define  DMA_CCR_MINC 3402,270299
#define  DMA_CCR_PSIZE 3404,270421
#define  DMA_CCR_PSIZE_0 3405,270541
#define  DMA_CCR_PSIZE_1 3406,270661
#define  DMA_CCR_MSIZE 3408,270783
#define  DMA_CCR_MSIZE_0 3409,270903
#define  DMA_CCR_MSIZE_1 3410,271023
#define  DMA_CCR_PL 3412,271145
#define  DMA_CCR_PL_0 3413,271265
#define  DMA_CCR_PL_1 3414,271385
#define  DMA_CCR_MEM2MEM 3416,271507
#define  DMA_CNDTR_NDT 3419,271711
#define  DMA_CPAR_PA 3422,271915
#define  DMA_CMAR_MA 3425,272119
#define  EXTI_IMR_MR0 3433,272733
#define  EXTI_IMR_MR1 3434,272842
#define  EXTI_IMR_MR2 3435,272951
#define  EXTI_IMR_MR3 3436,273060
#define  EXTI_IMR_MR4 3437,273169
#define  EXTI_IMR_MR5 3438,273278
#define  EXTI_IMR_MR6 3439,273387
#define  EXTI_IMR_MR7 3440,273496
#define  EXTI_IMR_MR8 3441,273605
#define  EXTI_IMR_MR9 3442,273714
#define  EXTI_IMR_MR10 3443,273823
#define  EXTI_IMR_MR11 3444,273933
#define  EXTI_IMR_MR12 3445,274043
#define  EXTI_IMR_MR13 3446,274153
#define  EXTI_IMR_MR14 3447,274263
#define  EXTI_IMR_MR15 3448,274373
#define  EXTI_IMR_MR16 3449,274483
#define  EXTI_IMR_MR17 3450,274593
#define  EXTI_IMR_MR18 3451,274703
#define  EXTI_IMR_MR19 3452,274813
#define  EXTI_IMR_MR20 3453,274923
#define  EXTI_IMR_MR21 3454,275033
#define  EXTI_IMR_MR22 3455,275143
#define  EXTI_IMR_MR23 3456,275253
#define  EXTI_IMR_MR24 3457,275363
#define  EXTI_IMR_MR25 3458,275473
#define  EXTI_IMR_MR26 3459,275583
#define  EXTI_IMR_MR27 3460,275693
#define  EXTI_IMR_MR28 3461,275803
#define  EXTI_IMR_MR29 3462,275913
#define  EXTI_IMR_MR30 3463,276023
#define  EXTI_IMR_MR31 3464,276133
#define  EXTI_EMR_MR0 3467,276327
#define  EXTI_EMR_MR1 3468,276432
#define  EXTI_EMR_MR2 3469,276537
#define  EXTI_EMR_MR3 3470,276642
#define  EXTI_EMR_MR4 3471,276747
#define  EXTI_EMR_MR5 3472,276852
#define  EXTI_EMR_MR6 3473,276957
#define  EXTI_EMR_MR7 3474,277062
#define  EXTI_EMR_MR8 3475,277167
#define  EXTI_EMR_MR9 3476,277272
#define  EXTI_EMR_MR10 3477,277377
#define  EXTI_EMR_MR11 3478,277483
#define  EXTI_EMR_MR12 3479,277589
#define  EXTI_EMR_MR13 3480,277695
#define  EXTI_EMR_MR14 3481,277801
#define  EXTI_EMR_MR15 3482,277907
#define  EXTI_EMR_MR16 3483,278013
#define  EXTI_EMR_MR17 3484,278119
#define  EXTI_EMR_MR18 3485,278225
#define  EXTI_EMR_MR19 3486,278331
#define  EXTI_EMR_MR20 3487,278437
#define  EXTI_EMR_MR21 3488,278543
#define  EXTI_EMR_MR22 3489,278649
#define  EXTI_EMR_MR23 3490,278755
#define  EXTI_EMR_MR24 3491,278861
#define  EXTI_EMR_MR25 3492,278967
#define  EXTI_EMR_MR26 3493,279073
#define  EXTI_EMR_MR27 3494,279179
#define  EXTI_EMR_MR28 3495,279285
#define  EXTI_EMR_MR29 3496,279391
#define  EXTI_EMR_MR30 3497,279497
#define  EXTI_EMR_MR31 3498,279603
#define  EXTI_RTSR_TR0 3501,279793
#define  EXTI_RTSR_TR1 3502,279926
#define  EXTI_RTSR_TR2 3503,280059
#define  EXTI_RTSR_TR3 3504,280192
#define  EXTI_RTSR_TR4 3505,280325
#define  EXTI_RTSR_TR5 3506,280458
#define  EXTI_RTSR_TR6 3507,280591
#define  EXTI_RTSR_TR7 3508,280724
#define  EXTI_RTSR_TR8 3509,280857
#define  EXTI_RTSR_TR9 3510,280990
#define  EXTI_RTSR_TR10 3511,281123
#define  EXTI_RTSR_TR11 3512,281257
#define  EXTI_RTSR_TR12 3513,281391
#define  EXTI_RTSR_TR13 3514,281525
#define  EXTI_RTSR_TR14 3515,281659
#define  EXTI_RTSR_TR15 3516,281793
#define  EXTI_RTSR_TR16 3517,281927
#define  EXTI_RTSR_TR17 3518,282061
#define  EXTI_RTSR_TR18 3519,282195
#define  EXTI_RTSR_TR19 3520,282329
#define  EXTI_RTSR_TR20 3521,282463
#define  EXTI_RTSR_TR21 3522,282597
#define  EXTI_RTSR_TR22 3523,282731
#define  EXTI_RTSR_TR29 3524,282865
#define  EXTI_RTSR_TR30 3525,282999
#define  EXTI_RTSR_TR31 3526,283133
#define  EXTI_FTSR_TR0 3529,283351
#define  EXTI_FTSR_TR1 3530,283485
#define  EXTI_FTSR_TR2 3531,283619
#define  EXTI_FTSR_TR3 3532,283753
#define  EXTI_FTSR_TR4 3533,283887
#define  EXTI_FTSR_TR5 3534,284021
#define  EXTI_FTSR_TR6 3535,284155
#define  EXTI_FTSR_TR7 3536,284289
#define  EXTI_FTSR_TR8 3537,284423
#define  EXTI_FTSR_TR9 3538,284557
#define  EXTI_FTSR_TR10 3539,284691
#define  EXTI_FTSR_TR11 3540,284826
#define  EXTI_FTSR_TR12 3541,284961
#define  EXTI_FTSR_TR13 3542,285096
#define  EXTI_FTSR_TR14 3543,285231
#define  EXTI_FTSR_TR15 3544,285366
#define  EXTI_FTSR_TR16 3545,285501
#define  EXTI_FTSR_TR17 3546,285636
#define  EXTI_FTSR_TR18 3547,285771
#define  EXTI_FTSR_TR19 3548,285906
#define  EXTI_FTSR_TR20 3549,286041
#define  EXTI_FTSR_TR21 3550,286176
#define  EXTI_FTSR_TR22 3551,286311
#define  EXTI_FTSR_TR29 3552,286446
#define  EXTI_FTSR_TR30 3553,286581
#define  EXTI_FTSR_TR31 3554,286716
#define  EXTI_SWIER_SWIER0 3557,286935
#define  EXTI_SWIER_SWIER1 3558,287048
#define  EXTI_SWIER_SWIER2 3559,287161
#define  EXTI_SWIER_SWIER3 3560,287274
#define  EXTI_SWIER_SWIER4 3561,287387
#define  EXTI_SWIER_SWIER5 3562,287500
#define  EXTI_SWIER_SWIER6 3563,287613
#define  EXTI_SWIER_SWIER7 3564,287726
#define  EXTI_SWIER_SWIER8 3565,287839
#define  EXTI_SWIER_SWIER9 3566,287952
#define  EXTI_SWIER_SWIER10 3567,288065
#define  EXTI_SWIER_SWIER11 3568,288179
#define  EXTI_SWIER_SWIER12 3569,288293
#define  EXTI_SWIER_SWIER13 3570,288407
#define  EXTI_SWIER_SWIER14 3571,288521
#define  EXTI_SWIER_SWIER15 3572,288635
#define  EXTI_SWIER_SWIER16 3573,288749
#define  EXTI_SWIER_SWIER17 3574,288863
#define  EXTI_SWIER_SWIER18 3575,288977
#define  EXTI_SWIER_SWIER19 3576,289091
#define  EXTI_SWIER_SWIER20 3577,289205
#define  EXTI_SWIER_SWIER21 3578,289319
#define  EXTI_SWIER_SWIER22 3579,289433
#define  EXTI_SWIER_SWIER29 3580,289547
#define  EXTI_SWIER_SWIER30 3581,289661
#define  EXTI_SWIER_SWIER31 3582,289775
#define  EXTI_PR_PR0 3585,289973
#define  EXTI_PR_PR1 3586,290080
#define  EXTI_PR_PR2 3587,290187
#define  EXTI_PR_PR3 3588,290294
#define  EXTI_PR_PR4 3589,290401
#define  EXTI_PR_PR5 3590,290508
#define  EXTI_PR_PR6 3591,290615
#define  EXTI_PR_PR7 3592,290722
#define  EXTI_PR_PR8 3593,290829
#define  EXTI_PR_PR9 3594,290936
#define  EXTI_PR_PR10 3595,291043
#define  EXTI_PR_PR11 3596,291151
#define  EXTI_PR_PR12 3597,291259
#define  EXTI_PR_PR13 3598,291367
#define  EXTI_PR_PR14 3599,291475
#define  EXTI_PR_PR15 3600,291583
#define  EXTI_PR_PR16 3601,291691
#define  EXTI_PR_PR17 3602,291799
#define  EXTI_PR_PR18 3603,291907
#define  EXTI_PR_PR19 3604,292015
#define  EXTI_PR_PR20 3605,292123
#define  EXTI_PR_PR21 3606,292231
#define  EXTI_PR_PR22 3607,292339
#define  EXTI_PR_PR29 3608,292447
#define  EXTI_PR_PR30 3609,292555
#define  EXTI_PR_PR31 3610,292663
#define  EXTI_IMR2_MR32 3613,292855
#define  EXTI_IMR2_MR33 3614,292965
#define  EXTI_IMR2_MR34 3615,293075
#define  EXTI_IMR2_MR35 3616,293185
#define  EXTI_EMR2_MR32 3619,293379
#define  EXTI_EMR2_MR33 3620,293485
#define  EXTI_EMR2_MR34 3621,293591
#define  EXTI_EMR2_MR35 3622,293697
#define  EXTI_RTSR2_TR32 3625,293888
#define  EXTI_RTSR2_TR33 3626,294023
#define  EXTI_FTSR2_TR32 3629,294242
#define  EXTI_FTSR2_TR33 3630,294377
#define  EXTI_SWIER2_SWIER32 3633,294596
#define  EXTI_SWIER2_SWIER33 3634,294710
#define  EXTI_PR2_PR32 3637,294908
#define  EXTI_PR2_PR33 3638,295016
#define  FLASH_ACR_LATENCY 3646,295618
#define  FLASH_ACR_LATENCY_0 3647,295730
#define  FLASH_ACR_LATENCY_1 3648,295820
#define  FLASH_ACR_LATENCY_2 3649,295910
#define  FLASH_ACR_HLFCYA 3651,296002
#define  FLASH_ACR_PRFTBE 3652,296117
#define  FLASH_ACR_PRFTBS 3653,296224
#define  FLASH_KEYR_FKEYR 3656,296415
#define  RDP_KEY 3658,296510
#define  FLASH_KEY1 3659,296602
#define  FLASH_KEY2 3660,296696
#define  FLASH_OPTKEYR_OPTKEYR 3663,296874
#define  FLASH_OPTKEY1 3665,296976
#define  FLASH_OPTKEY2 3666,297077
#define  FLASH_SR_BSY 3669,297261
#define  FLASH_SR_PGERR 3670,297350
#define  FLASH_SR_WRPERR 3671,297452
#define  FLASH_SR_EOP 3672,297559
#define  FLASH_CR_PG 3675,297744
#define  FLASH_CR_PER 3676,297840
#define  FLASH_CR_MER 3677,297935
#define  FLASH_CR_OPTPG 3678,298030
#define  FLASH_CR_OPTER 3679,298138
#define  FLASH_CR_STRT 3680,298240
#define  FLASH_CR_LOCK 3681,298330
#define  FLASH_CR_OPTWRE 3682,298419
#define  FLASH_CR_ERRIE 3683,298529
#define  FLASH_CR_EOPIE 3684,298636
#define  FLASH_CR_OBL_LAUNCH 3685,298754
#define  FLASH_AR_FAR 3688,298948
#define  FLASH_OBR_OPTERR 3691,299130
#define  FLASH_OBR_RDPRT 3692,299232
#define  FLASH_OBR_RDPRT_1 3693,299332
#define  FLASH_OBR_RDPRT_2 3694,299440
#define  FLASH_OBR_USER 3696,299550
#define  FLASH_OBR_IWDG_SW 3697,299652
#define  FLASH_OBR_nRST_STOP 3698,299744
#define  FLASH_OBR_nRST_STDBY 3699,299838
#define  FLASH_OBR_nBOOT1 3700,299933
#define  FLASH_OBR_VDDA_MONITOR 3701,300024
#define  FLASH_OBR_SRAM_PE 3702,300121
#define  FLASH_OBR_DATA0 3703,300213
#define  FLASH_OBR_DATA1 3704,300296
#define FLASH_OBR_WDG_SW 3707,300403
#define  FLASH_WRPR_WRP 3710,300531
#define  OB_RDP_RDP 3715,300797
#define  OB_RDP_nRDP 3716,300909
#define  OB_USER_USER 3719,301118
#define  OB_USER_nUSER 3720,301219
#define  OB_WRP0_WRP0 3723,301417
#define  OB_WRP0_nWRP0 3724,301544
#define  OB_WRP1_WRP1 3727,301768
#define  OB_WRP1_nWRP1 3728,301895
#define  OB_WRP2_WRP2 3731,302119
#define  OB_WRP2_nWRP2 3732,302246
#define  OB_WRP3_WRP3 3735,302470
#define  OB_WRP3_nWRP3 3736,302597
#define  FMC_BCRx_MBKEN 3744,303230
#define  FMC_BCRx_MUXEN 3745,303351
#define  FMC_BCRx_MTYP 3747,303474
#define  FMC_BCRx_MTYP_0 3748,303595
#define  FMC_BCRx_MTYP_1 3749,303683
#define  FMC_BCRx_MWID 3751,303773
#define  FMC_BCRx_MWID_0 3752,303894
#define  FMC_BCRx_MWID_1 3753,303982
#define  FMC_BCRx_FACCEN 3755,304072
#define  FMC_BCRx_BURSTEN 3756,304181
#define  FMC_BCRx_WAITPOL 3757,304290
#define  FMC_BCRx_WRAPMOD 3758,304399
#define  FMC_BCRx_WAITCFG 3759,304508
#define  FMC_BCRx_WREN 3760,304617
#define  FMC_BCRx_WAITEN 3761,304726
#define  FMC_BCRx_EXTMOD 3762,304835
#define  FMC_BCRx_ASYNCWAIT 3763,304944
#define  FMC_BCRx_CBURSTRW 3764,305053
#define  FMC_BCR1_MBKEN 3767,305245
#define  FMC_BCR1_MUXEN 3768,305366
#define  FMC_BCR1_MTYP 3770,305489
#define  FMC_BCR1_MTYP_0 3771,305610
#define  FMC_BCR1_MTYP_1 3772,305698
#define  FMC_BCR1_MWID 3774,305788
#define  FMC_BCR1_MWID_0 3775,305909
#define  FMC_BCR1_MWID_1 3776,305997
#define  FMC_BCR1_FACCEN 3778,306087
#define  FMC_BCR1_BURSTEN 3779,306196
#define  FMC_BCR1_WAITPOL 3780,306305
#define  FMC_BCR1_WRAPMOD 3781,306414
#define  FMC_BCR1_WAITCFG 3782,306523
#define  FMC_BCR1_WREN 3783,306632
#define  FMC_BCR1_WAITEN 3784,306741
#define  FMC_BCR1_EXTMOD 3785,306850
#define  FMC_BCR1_ASYNCWAIT 3786,306959
#define  FMC_BCR1_CBURSTRW 3787,307068
#define  FMC_BCR1_CCLKEN 3788,307177
#define  FMC_BCR2_MBKEN 3791,307369
#define  FMC_BCR2_MUXEN 3792,307490
#define  FMC_BCR2_MTYP 3794,307613
#define  FMC_BCR2_MTYP_0 3795,307734
#define  FMC_BCR2_MTYP_1 3796,307822
#define  FMC_BCR2_MWID 3798,307912
#define  FMC_BCR2_MWID_0 3799,308033
#define  FMC_BCR2_MWID_1 3800,308121
#define  FMC_BCR2_FACCEN 3802,308211
#define  FMC_BCR2_BURSTEN 3803,308320
#define  FMC_BCR2_WAITPOL 3804,308429
#define  FMC_BCR2_WRAPMOD 3805,308538
#define  FMC_BCR2_WAITCFG 3806,308647
#define  FMC_BCR2_WREN 3807,308756
#define  FMC_BCR2_WAITEN 3808,308865
#define  FMC_BCR2_EXTMOD 3809,308974
#define  FMC_BCR2_ASYNCWAIT 3810,309083
#define  FMC_BCR2_CBURSTRW 3811,309192
#define  FMC_BCR3_MBKEN 3814,309384
#define  FMC_BCR3_MUXEN 3815,309505
#define  FMC_BCR3_MTYP 3817,309628
#define  FMC_BCR3_MTYP_0 3818,309749
#define  FMC_BCR3_MTYP_1 3819,309837
#define  FMC_BCR3_MWID 3821,309927
#define  FMC_BCR3_MWID_0 3822,310048
#define  FMC_BCR3_MWID_1 3823,310136
#define  FMC_BCR3_FACCEN 3825,310226
#define  FMC_BCR3_BURSTEN 3826,310335
#define  FMC_BCR3_WAITPOL 3827,310444
#define  FMC_BCR3_WRAPMOD 3828,310553
#define  FMC_BCR3_WAITCFG 3829,310662
#define  FMC_BCR3_WREN 3830,310771
#define  FMC_BCR3_WAITEN 3831,310880
#define  FMC_BCR3_EXTMOD 3832,310989
#define  FMC_BCR3_ASYNCWAIT 3833,311098
#define  FMC_BCR3_CBURSTRW 3834,311207
#define  FMC_BCR4_MBKEN 3837,311399
#define  FMC_BCR4_MUXEN 3838,311520
#define  FMC_BCR4_MTYP 3840,311643
#define  FMC_BCR4_MTYP_0 3841,311764
#define  FMC_BCR4_MTYP_1 3842,311852
#define  FMC_BCR4_MWID 3844,311942
#define  FMC_BCR4_MWID_0 3845,312063
#define  FMC_BCR4_MWID_1 3846,312151
#define  FMC_BCR4_FACCEN 3848,312241
#define  FMC_BCR4_BURSTEN 3849,312350
#define  FMC_BCR4_WAITPOL 3850,312459
#define  FMC_BCR4_WRAPMOD 3851,312568
#define  FMC_BCR4_WAITCFG 3852,312677
#define  FMC_BCR4_WREN 3853,312786
#define  FMC_BCR4_WAITEN 3854,312895
#define  FMC_BCR4_EXTMOD 3855,313004
#define  FMC_BCR4_ASYNCWAIT 3856,313113
#define  FMC_BCR4_CBURSTRW 3857,313222
#define  FMC_BTRx_ADDSET 3860,313413
#define  FMC_BTRx_ADDSET_0 3861,313543
#define  FMC_BTRx_ADDSET_1 3862,313631
#define  FMC_BTRx_ADDSET_2 3863,313719
#define  FMC_BTR_ADDSET_3 3864,313807
#define  FMC_BTRx_ADDHLD 3866,313896
#define  FMC_BTRx_ADDHLD_0 3867,314026
#define  FMC_BTRx_ADDHLD_1 3868,314114
#define  FMC_BTRx_ADDHLD_2 3869,314202
#define  FMC_BTRx_ADDHLD_3 3870,314290
#define  FMC_BTRx_DATAST 3872,314380
#define  FMC_BTR_DATAST_0 3873,314502
#define  FMC_BTRx_DATAST_1 3874,314589
#define  FMC_BTRx_DATAST_2 3875,314677
#define  FMC_BTRx_DATAST_3 3876,314765
#define  FMC_BTRx_DATAST_4 3877,314853
#define  FMC_BTRx_DATAST_5 3878,314941
#define  FMC_BTRx_DATAST_6 3879,315029
#define  FMC_BTRx_DATAST_7 3880,315117
#define  FMC_BTRx_BUSTURN 3882,315207
#define  FMC_BTRx_BUSTURN_0 3883,315339
#define  FMC_BTRx_BUSTURN_1 3884,315427
#define  FMC_BTRx_BUSTURN_2 3885,315515
#define  FMC_BTRx_BUSTURN_3 3886,315603
#define  FMC_BTRx_CLKDIV 3888,315693
#define  FMC_BTRx_CLKDIV_0 3889,315813
#define  FMC_BTRx_CLKDIV_1 3890,315901
#define  FMC_BTRx_CLKDIV_2 3891,315989
#define  FMC_BTRx_CLKDIV_3 3892,316077
#define  FMC_BTRx_DATLAT 3894,316167
#define  FMC_BTRx_DATLAT_0 3895,316280
#define  FMC_BTRx_DATLAT_1 3896,316368
#define  FMC_BTRx_DATLAT_2 3897,316456
#define  FMC_BTRx_DATLAT_3 3898,316544
#define  FMC_BTRx_ACCMOD 3900,316634
#define  FMC_BTRx_ACCMOD_0 3901,316747
#define  FMC_BTRx_ACCMOD_1 3902,316835
#define  FMC_BTR1_ADDSET 3905,317005
#define  FMC_BTR1_ADDSET_0 3906,317135
#define  FMC_BTR1_ADDSET_1 3907,317223
#define  FMC_BTR1_ADDSET_2 3908,317311
#define  FMC_BTR1_ADDSET_3 3909,317399
#define  FMC_BTR1_ADDHLD 3911,317489
#define  FMC_BTR1_ADDHLD_0 3912,317619
#define  FMC_BTR1_ADDHLD_1 3913,317707
#define  FMC_BTR1_ADDHLD_2 3914,317795
#define  FMC_BTR1_ADDHLD_3 3915,317883
#define  FMC_BTR1_DATAST 3917,317973
#define  FMC_BTR1_DATAST_0 3918,318095
#define  FMC_BTR1_DATAST_1 3919,318183
#define  FMC_BTR1_DATAST_2 3920,318271
#define  FMC_BTR1_DATAST_3 3921,318359
#define  FMC_BTR1_DATAST_4 3922,318447
#define  FMC_BTR1_DATAST_5 3923,318535
#define  FMC_BTR1_DATAST_6 3924,318623
#define  FMC_BTR1_DATAST_7 3925,318711
#define  FMC_BTR1_BUSTURN 3927,318801
#define  FMC_BTR1_BUSTURN_0 3928,318933
#define  FMC_BTR1_BUSTURN_1 3929,319021
#define  FMC_BTR1_BUSTURN_2 3930,319109
#define  FMC_BTR1_BUSTURN_3 3931,319197
#define  FMC_BTR1_CLKDIV 3933,319287
#define  FMC_BTR1_CLKDIV_0 3934,319407
#define  FMC_BTR1_CLKDIV_1 3935,319495
#define  FMC_BTR1_CLKDIV_2 3936,319583
#define  FMC_BTR1_CLKDIV_3 3937,319671
#define  FMC_BTR1_DATLAT 3939,319761
#define  FMC_BTR1_DATLAT_0 3940,319874
#define  FMC_BTR1_DATLAT_1 3941,319962
#define  FMC_BTR1_DATLAT_2 3942,320050
#define  FMC_BTR1_DATLAT_3 3943,320138
#define  FMC_BTR1_ACCMOD 3945,320228
#define  FMC_BTR1_ACCMOD_0 3946,320341
#define  FMC_BTR1_ACCMOD_1 3947,320429
#define  FMC_BTR2_ADDSET 3950,320600
#define  FMC_BTR2_ADDSET_0 3951,320730
#define  FMC_BTR2_ADDSET_1 3952,320818
#define  FMC_BTR2_ADDSET_2 3953,320906
#define  FMC_BTR2_ADDSET_3 3954,320994
#define  FMC_BTR2_ADDHLD 3956,321084
#define  FMC_BTR2_ADDHLD_0 3957,321213
#define  FMC_BTR2_ADDHLD_1 3958,321301
#define  FMC_BTR2_ADDHLD_2 3959,321389
#define  FMC_BTR2_ADDHLD_3 3960,321477
#define  FMC_BTR2_DATAST 3962,321567
#define  FMC_BTR2_DATAST_0 3963,321689
#define  FMC_BTR2_DATAST_1 3964,321777
#define  FMC_BTR2_DATAST_2 3965,321865
#define  FMC_BTR2_DATAST_3 3966,321953
#define  FMC_BTR2_DATAST_4 3967,322041
#define  FMC_BTR2_DATAST_5 3968,322129
#define  FMC_BTR2_DATAST_6 3969,322217
#define  FMC_BTR2_DATAST_7 3970,322305
#define  FMC_BTR2_BUSTURN 3972,322395
#define  FMC_BTR2_BUSTURN_0 3973,322527
#define  FMC_BTR2_BUSTURN_1 3974,322615
#define  FMC_BTR2_BUSTURN_2 3975,322703
#define  FMC_BTR2_BUSTURN_3 3976,322791
#define  FMC_BTR2_CLKDIV 3978,322881
#define  FMC_BTR2_CLKDIV_0 3979,323001
#define  FMC_BTR2_CLKDIV_1 3980,323089
#define  FMC_BTR2_CLKDIV_2 3981,323177
#define  FMC_BTR2_CLKDIV_3 3982,323265
#define  FMC_BTR2_DATLAT 3984,323355
#define  FMC_BTR2_DATLAT_0 3985,323468
#define  FMC_BTR2_DATLAT_1 3986,323556
#define  FMC_BTR2_DATLAT_2 3987,323644
#define  FMC_BTR2_DATLAT_3 3988,323732
#define  FMC_BTR2_ACCMOD 3990,323822
#define  FMC_BTR2_ACCMOD_0 3991,323935
#define  FMC_BTR2_ACCMOD_1 3992,324023
#define  FMC_BTR3_ADDSET 3995,324195
#define  FMC_BTR3_ADDSET_0 3996,324325
#define  FMC_BTR3_ADDSET_1 3997,324413
#define  FMC_BTR3_ADDSET_2 3998,324501
#define  FMC_BTR3_ADDSET_3 3999,324589
#define  FMC_BTR3_ADDHLD 4001,324679
#define  FMC_BTR3_ADDHLD_0 4002,324808
#define  FMC_BTR3_ADDHLD_1 4003,324896
#define  FMC_BTR3_ADDHLD_2 4004,324984
#define  FMC_BTR3_ADDHLD_3 4005,325072
#define  FMC_BTR3_DATAST 4007,325162
#define  FMC_BTR3_DATAST_0 4008,325284
#define  FMC_BTR3_DATAST_1 4009,325372
#define  FMC_BTR3_DATAST_2 4010,325460
#define  FMC_BTR3_DATAST_3 4011,325548
#define  FMC_BTR3_DATAST_4 4012,325636
#define  FMC_BTR3_DATAST_5 4013,325724
#define  FMC_BTR3_DATAST_6 4014,325812
#define  FMC_BTR3_DATAST_7 4015,325900
#define  FMC_BTR3_BUSTURN 4017,325990
#define  FMC_BTR3_BUSTURN_0 4018,326122
#define  FMC_BTR3_BUSTURN_1 4019,326210
#define  FMC_BTR3_BUSTURN_2 4020,326298
#define  FMC_BTR3_BUSTURN_3 4021,326386
#define  FMC_BTR3_CLKDIV 4023,326476
#define  FMC_BTR3_CLKDIV_0 4024,326596
#define  FMC_BTR3_CLKDIV_1 4025,326684
#define  FMC_BTR3_CLKDIV_2 4026,326772
#define  FMC_BTR3_CLKDIV_3 4027,326860
#define  FMC_BTR3_DATLAT 4029,326950
#define  FMC_BTR3_DATLAT_0 4030,327063
#define  FMC_BTR3_DATLAT_1 4031,327151
#define  FMC_BTR3_DATLAT_2 4032,327239
#define  FMC_BTR3_DATLAT_3 4033,327327
#define  FMC_BTR3_ACCMOD 4035,327417
#define  FMC_BTR3_ACCMOD_0 4036,327530
#define  FMC_BTR3_ACCMOD_1 4037,327618
#define  FMC_BTR4_ADDSET 4040,327789
#define  FMC_BTR4_ADDSET_0 4041,327919
#define  FMC_BTR4_ADDSET_1 4042,328007
#define  FMC_BTR4_ADDSET_2 4043,328095
#define  FMC_BTR4_ADDSET_3 4044,328183
#define  FMC_BTR4_ADDHLD 4046,328273
#define  FMC_BTR4_ADDHLD_0 4047,328402
#define  FMC_BTR4_ADDHLD_1 4048,328490
#define  FMC_BTR4_ADDHLD_2 4049,328578
#define  FMC_BTR4_ADDHLD_3 4050,328666
#define  FMC_BTR4_DATAST 4052,328756
#define  FMC_BTR4_DATAST_0 4053,328878
#define  FMC_BTR4_DATAST_1 4054,328966
#define  FMC_BTR4_DATAST_2 4055,329054
#define  FMC_BTR4_DATAST_3 4056,329142
#define  FMC_BTR4_DATAST_4 4057,329230
#define  FMC_BTR4_DATAST_5 4058,329318
#define  FMC_BTR4_DATAST_6 4059,329406
#define  FMC_BTR4_DATAST_7 4060,329494
#define  FMC_BTR4_BUSTURN 4062,329584
#define  FMC_BTR4_BUSTURN_0 4063,329716
#define  FMC_BTR4_BUSTURN_1 4064,329804
#define  FMC_BTR4_BUSTURN_2 4065,329892
#define  FMC_BTR4_BUSTURN_3 4066,329980
#define  FMC_BTR4_CLKDIV 4068,330070
#define  FMC_BTR4_CLKDIV_0 4069,330190
#define  FMC_BTR4_CLKDIV_1 4070,330278
#define  FMC_BTR4_CLKDIV_2 4071,330366
#define  FMC_BTR4_CLKDIV_3 4072,330454
#define  FMC_BTR4_DATLAT 4074,330544
#define  FMC_BTR4_DATLAT_0 4075,330657
#define  FMC_BTR4_DATLAT_1 4076,330745
#define  FMC_BTR4_DATLAT_2 4077,330833
#define  FMC_BTR4_DATLAT_3 4078,330921
#define  FMC_BTR4_ACCMOD 4080,331011
#define  FMC_BTR4_ACCMOD_0 4081,331124
#define  FMC_BTR4_ACCMOD_1 4082,331212
#define  FMC_BWTRx_ADDSETx 4085,331383
#define  FMC_BWTRx_ADDSETx_0 4086,331513
#define  FMC_BWTRx_ADDSETx_1 4087,331601
#define  FMC_BWTRx_ADDSETx_2 4088,331689
#define  FMC_BWTRx_ADDSETx_3 4089,331777
#define  FMC_BWTRx_ADDHLDx 4091,331867
#define  FMC_BWTRx_ADDHLDx_0 4092,331996
#define  FMC_BWTRx_ADDHLDx_1 4093,332084
#define  FMC_BWTRx_ADDHLDx_2 4094,332172
#define  FMC_BWTRx_ADDHLDx_3 4095,332260
#define  FMC_BWTRx_DATASTx 4097,332350
#define  FMC_BWTRx_DATASTx_0 4098,332472
#define  FMC_BWTRx_DATASTx_1 4099,332560
#define  FMC_BWTRx_DATASTx_2 4100,332648
#define  FMC_BWTRx_DATASTx_3 4101,332736
#define  FMC_BWTRx_DATASTx_4 4102,332824
#define  FMC_BWTRx_DATASTx_5 4103,332912
#define  FMC_BWTRx_DATASTx_6 4104,333000
#define  FMC_BWTRx_DATASTx_7 4105,333088
#define  FMC_BWTRx_ACCMODx 4107,333178
#define  FMC_BWTRx_ACCMODx_0 4108,333291
#define  FMC_BWTRx_ACCMODx_1 4109,333379
#define  FMC_BWTR1_ADDSET 4112,333550
#define  FMC_BWTR1_ADDSET_0 4113,333680
#define  FMC_BWTR1_ADDSET_1 4114,333768
#define  FMC_BWTR1_ADDSET_2 4115,333856
#define  FMC_BWTR1_ADDSET_3 4116,333944
#define  FMC_BWTR1_ADDHLD 4118,334034
#define  FMC_BWTR1_ADDHLD_0 4119,334163
#define  FMC_BWTR1_ADDHLD_1 4120,334251
#define  FMC_BWTR1_ADDHLD_2 4121,334339
#define  FMC_BWTR1_ADDHLD_3 4122,334427
#define  FMC_BWTR1_DATAST 4124,334517
#define  FMC_BWTR1_DATAST_0 4125,334639
#define  FMC_BWTR1_DATAST_1 4126,334727
#define  FMC_BWTR1_DATAST_2 4127,334815
#define  FMC_BWTR1_DATAST_3 4128,334903
#define  FMC_BWTR1_DATAST_4 4129,334991
#define  FMC_BWTR1_DATAST_5 4130,335079
#define  FMC_BWTR1_DATAST_6 4131,335167
#define  FMC_BWTR1_DATAST_7 4132,335255
#define  FMC_BWTR1_CLKDIV 4134,335345
#define  FMC_BWTR1_CLKDIV_0 4135,335465
#define  FMC_BWTR1_CLKDIV_1 4136,335553
#define  FMC_BWTR1_CLKDIV_2 4137,335641
#define  FMC_BWTR1_CLKDIV_3 4138,335729
#define  FMC_BWTR1_DATLAT 4140,335819
#define  FMC_BWTR1_DATLAT_0 4141,335932
#define  FMC_BWTR1_DATLAT_1 4142,336020
#define  FMC_BWTR1_DATLAT_2 4143,336108
#define  FMC_BWTR1_DATLAT_3 4144,336196
#define  FMC_BWTR1_ACCMOD 4146,336286
#define  FMC_BWTR1_ACCMOD_0 4147,336399
#define  FMC_BWTR1_ACCMOD_1 4148,336487
#define  FMC_BWTR2_ADDSET 4151,336658
#define  FMC_BWTR2_ADDSET_0 4152,336788
#define  FMC_BWTR2_ADDSET_1 4153,336876
#define  FMC_BWTR2_ADDSET_2 4154,336964
#define  FMC_BWTR2_ADDSET_3 4155,337052
#define  FMC_BWTR2_ADDHLD 4157,337142
#define  FMC_BWTR2_ADDHLD_0 4158,337271
#define  FMC_BWTR2_ADDHLD_1 4159,337359
#define  FMC_BWTR2_ADDHLD_2 4160,337447
#define  FMC_BWTR2_ADDHLD_3 4161,337535
#define  FMC_BWTR2_DATAST 4163,337625
#define  FMC_BWTR2_DATAST_0 4164,337747
#define  FMC_BWTR2_DATAST_1 4165,337835
#define  FMC_BWTR2_DATAST_2 4166,337923
#define  FMC_BWTR2_DATAST_3 4167,338011
#define  FMC_BWTR2_DATAST_4 4168,338099
#define  FMC_BWTR2_DATAST_5 4169,338187
#define  FMC_BWTR2_DATAST_6 4170,338275
#define  FMC_BWTR2_DATAST_7 4171,338363
#define  FMC_BWTR2_CLKDIV 4173,338453
#define  FMC_BWTR2_CLKDIV_0 4174,338573
#define  FMC_BWTR2_CLKDIV_1 4175,338661
#define  FMC_BWTR2_CLKDIV_2 4176,338748
#define  FMC_BWTR2_CLKDIV_3 4177,338836
#define  FMC_BWTR2_DATLAT 4179,338926
#define  FMC_BWTR2_DATLAT_0 4180,339039
#define  FMC_BWTR2_DATLAT_1 4181,339127
#define  FMC_BWTR2_DATLAT_2 4182,339215
#define  FMC_BWTR2_DATLAT_3 4183,339303
#define  FMC_BWTR2_ACCMOD 4185,339393
#define  FMC_BWTR2_ACCMOD_0 4186,339506
#define  FMC_BWTR2_ACCMOD_1 4187,339594
#define  FMC_BWTR3_ADDSET 4190,339765
#define  FMC_BWTR3_ADDSET_0 4191,339895
#define  FMC_BWTR3_ADDSET_1 4192,339983
#define  FMC_BWTR3_ADDSET_2 4193,340071
#define  FMC_BWTR3_ADDSET_3 4194,340159
#define  FMC_BWTR3_ADDHLD 4196,340249
#define  FMC_BWTR3_ADDHLD_0 4197,340378
#define  FMC_BWTR3_ADDHLD_1 4198,340466
#define  FMC_BWTR3_ADDHLD_2 4199,340554
#define  FMC_BWTR3_ADDHLD_3 4200,340642
#define  FMC_BWTR3_DATAST 4202,340732
#define  FMC_BWTR3_DATAST_0 4203,340854
#define  FMC_BWTR3_DATAST_1 4204,340942
#define  FMC_BWTR3_DATAST_2 4205,341030
#define  FMC_BWTR3_DATAST_3 4206,341118
#define  FMC_BWTR3_DATAST_4 4207,341206
#define  FMC_BWTR3_DATAST_5 4208,341294
#define  FMC_BWTR3_DATAST_6 4209,341382
#define  FMC_BWTR3_DATAST_7 4210,341470
#define  FMC_BWTR3_CLKDIV 4212,341560
#define  FMC_BWTR3_CLKDIV_0 4213,341680
#define  FMC_BWTR3_CLKDIV_1 4214,341768
#define  FMC_BWTR3_CLKDIV_2 4215,341856
#define  FMC_BWTR3_CLKDIV_3 4216,341944
#define  FMC_BWTR3_DATLAT 4218,342034
#define  FMC_BWTR3_DATLAT_0 4219,342147
#define  FMC_BWTR3_DATLAT_1 4220,342235
#define  FMC_BWTR3_DATLAT_2 4221,342323
#define  FMC_BWTR3_DATLAT_3 4222,342411
#define  FMC_BWTR3_ACCMOD 4224,342501
#define  FMC_BWTR3_ACCMOD_0 4225,342614
#define  FMC_BWTR3_ACCMOD_1 4226,342702
#define  FMC_BWTR4_ADDSET 4229,342873
#define  FMC_BWTR4_ADDSET_0 4230,343003
#define  FMC_BWTR4_ADDSET_1 4231,343091
#define  FMC_BWTR4_ADDSET_2 4232,343179
#define  FMC_BWTR4_ADDSET_3 4233,343267
#define  FMC_BWTR4_ADDHLD 4235,343357
#define  FMC_BWTR4_ADDHLD_0 4236,343486
#define  FMC_BWTR4_ADDHLD_1 4237,343574
#define  FMC_BWTR4_ADDHLD_2 4238,343662
#define  FMC_BWTR4_ADDHLD_3 4239,343750
#define  FMC_BWTR4_DATAST 4241,343840
#define  FMC_BWTR4_DATAST_0 4242,343962
#define  FMC_BWTR4_DATAST_1 4243,344050
#define  FMC_BWTR4_DATAST_2 4244,344138
#define  FMC_BWTR4_DATAST_3 4245,344226
#define  FMC_BWTR4_DATAST_4 4246,344314
#define  FMC_BWTR4_DATAST_5 4247,344402
#define  FMC_BWTR4_DATAST_6 4248,344490
#define  FMC_BWTR4_DATAST_7 4249,344578
#define  FMC_BWTR4_CLKDIV 4251,344668
#define  FMC_BWTR4_CLKDIV_0 4252,344788
#define  FMC_BWTR4_CLKDIV_1 4253,344876
#define  FMC_BWTR4_CLKDIV_2 4254,344964
#define  FMC_BWTR4_CLKDIV_3 4255,345052
#define  FMC_BWTR4_DATLAT 4257,345142
#define  FMC_BWTR4_DATLAT_0 4258,345255
#define  FMC_BWTR4_DATLAT_1 4259,345343
#define  FMC_BWTR4_DATLAT_2 4260,345431
#define  FMC_BWTR4_DATLAT_3 4261,345519
#define  FMC_BWTR4_ACCMOD 4263,345609
#define  FMC_BWTR4_ACCMOD_0 4264,345722
#define  FMC_BWTR4_ACCMOD_1 4265,345810
#define  FMC_PCRx_PWAITEN 4268,345981
#define  FMC_PCRx_PBKEN 4269,346105
#define  FMC_PCRx_PTYP 4270,346229
#define  FMC_PCRx_PWID 4272,346355
#define  FMC_PCRx_PWID_0 4273,346479
#define  FMC_PCRx_PWID_1 4274,346567
#define  FMC_PCRx_ECCEN 4276,346657
#define  FMC_PCRx_TCLR 4278,346783
#define  FMC_PCRx_TCLR_0 4279,346907
#define  FMC_PCRx_TCLR_1 4280,346995
#define  FMC_PCRx_TCLR_2 4281,347083
#define  FMC_PCRx_TCLR_3 4282,347171
#define  FMC_PCRx_TAR 4284,347261
#define  FMC_PCRx_TAR_0 4285,347385
#define  FMC_PCRx_TAR_1 4286,347473
#define  FMC_PCRx_TAR_2 4287,347561
#define  FMC_PCRx_TAR_3 4288,347649
#define  FMC_PCRx_ECCPS 4290,347739
#define  FMC_PCRx_ECCPS_0 4291,347863
#define  FMC_PCRx_ECCPS_1 4292,347951
#define  FMC_PCRx_ECCPS_2 4293,348039
#define  FMC_PCR2_PWAITEN 4296,348210
#define  FMC_PCR2_PBKEN 4297,348334
#define  FMC_PCR2_PTYP 4298,348458
#define  FMC_PCR2_PWID 4300,348584
#define  FMC_PCR2_PWID_0 4301,348708
#define  FMC_PCR2_PWID_1 4302,348796
#define  FMC_PCR2_ECCEN 4304,348886
#define  FMC_PCR2_TCLR 4306,349012
#define  FMC_PCR2_TCLR_0 4307,349136
#define  FMC_PCR2_TCLR_1 4308,349224
#define  FMC_PCR2_TCLR_2 4309,349312
#define  FMC_PCR2_TCLR_3 4310,349400
#define  FMC_PCR2_TAR 4312,349490
#define  FMC_PCR2_TAR_0 4313,349614
#define  FMC_PCR2_TAR_1 4314,349702
#define  FMC_PCR2_TAR_2 4315,349790
#define  FMC_PCR2_TAR_3 4316,349878
#define  FMC_PCR2_ECCPS 4318,349968
#define  FMC_PCR2_ECCPS_0 4319,350092
#define  FMC_PCR2_ECCPS_1 4320,350180
#define  FMC_PCR2_ECCPS_2 4321,350268
#define  FMC_PCR3_PWAITEN 4324,350439
#define  FMC_PCR3_PBKEN 4325,350563
#define  FMC_PCR3_PTYP 4326,350687
#define  FMC_PCR3_PWID 4328,350813
#define  FMC_PCR3_PWID_0 4329,350937
#define  FMC_PCR3_PWID_1 4330,351025
#define  FMC_PCR3_ECCEN 4332,351115
#define  FMC_PCR3_TCLR 4334,351241
#define  FMC_PCR3_TCLR_0 4335,351365
#define  FMC_PCR3_TCLR_1 4336,351453
#define  FMC_PCR3_TCLR_2 4337,351541
#define  FMC_PCR3_TCLR_3 4338,351629
#define  FMC_PCR3_TAR 4340,351719
#define  FMC_PCR3_TAR_0 4341,351843
#define  FMC_PCR3_TAR_1 4342,351931
#define  FMC_PCR3_TAR_2 4343,352019
#define  FMC_PCR3_TAR_3 4344,352107
#define  FMC_PCR3_ECCPS 4346,352197
#define  FMC_PCR3_ECCPS_0 4347,352321
#define  FMC_PCR3_ECCPS_1 4348,352409
#define  FMC_PCR3_ECCPS_2 4349,352497
#define  FMC_PCR4_PWAITEN 4352,352668
#define  FMC_PCR4_PBKEN 4353,352792
#define  FMC_PCR4_PTYP 4354,352916
#define  FMC_PCR4_PWID 4356,353042
#define  FMC_PCR4_PWID_0 4357,353166
#define  FMC_PCR4_PWID_1 4358,353254
#define  FMC_PCR4_ECCEN 4360,353344
#define  FMC_PCR4_TCLR 4362,353470
#define  FMC_PCR4_TCLR_0 4363,353594
#define  FMC_PCR4_TCLR_1 4364,353682
#define  FMC_PCR4_TCLR_2 4365,353770
#define  FMC_PCR4_TCLR_3 4366,353858
#define  FMC_PCR4_TAR 4368,353948
#define  FMC_PCR4_TAR_0 4369,354072
#define  FMC_PCR4_TAR_1 4370,354160
#define  FMC_PCR4_TAR_2 4371,354248
#define  FMC_PCR4_TAR_3 4372,354336
#define  FMC_PCR4_ECCPS 4374,354426
#define  FMC_PCR4_ECCPS_0 4375,354550
#define  FMC_PCR4_ECCPS_1 4376,354638
#define  FMC_PCR4_ECCPS_2 4377,354726
#define  FMC_SRx_IRS 4380,354897
#define  FMC_SRx_ILS 4381,355024
#define  FMC_SRx_IFS 4382,355151
#define  FMC_SRx_IREN 4383,355278
#define  FMC_SRx_ILEN 4384,355405
#define  FMC_SRx_IFEN 4385,355532
#define  FMC_SRx_FEMPT 4386,355659
#define  FMC_SR2_IRS 4389,355869
#define  FMC_SR2_ILS 4390,355996
#define  FMC_SR2_IFS 4391,356123
#define  FMC_SR2_IREN 4392,356250
#define  FMC_SR2_ILEN 4393,356377
#define  FMC_SR2_IFEN 4394,356504
#define  FMC_SR2_FEMPT 4395,356631
#define  FMC_SR3_IRS 4398,356841
#define  FMC_SR3_ILS 4399,356968
#define  FMC_SR3_IFS 4400,357095
#define  FMC_SR3_IREN 4401,357222
#define  FMC_SR3_ILEN 4402,357349
#define  FMC_SR3_IFEN 4403,357476
#define  FMC_SR3_FEMPT 4404,357603
#define  FMC_SR4_IRS 4407,357813
#define  FMC_SR4_ILS 4408,357940
#define  FMC_SR4_IFS 4409,358067
#define  FMC_SR4_IREN 4410,358194
#define  FMC_SR4_ILEN 4411,358321
#define  FMC_SR4_IFEN 4412,358448
#define  FMC_SR4_FEMPT 4413,358575
#define  FMC_PMEMx_MEMSETx 4416,358785
#define  FMC_PMEMx_MEMSETx_0 4417,358914
#define  FMC_PMEMx_MEMSETx_1 4418,359002
#define  FMC_PMEMx_MEMSETx_2 4419,359090
#define  FMC_PMEMx_MEMSETx_3 4420,359178
#define  FMC_PMEMx_MEMSETx_4 4421,359266
#define  FMC_PMEMx_MEMSETx_5 4422,359354
#define  FMC_PMEMx_MEMSETx_6 4423,359442
#define  FMC_PMEMx_MEMSETx_7 4424,359530
#define  FMC_PMEMx_MEMWAITx 4426,359620
#define  FMC_PMEMx_MEMWAITx_0 4427,359749
#define  FMC_PMEMx_MEMWAITx_1 4428,359837
#define  FMC_PMEMx_MEMWAITx_2 4429,359925
#define  FMC_PMEMx_MEMWAITx_3 4430,360013
#define  FMC_PMEMx_MEMWAITx_4 4431,360101
#define  FMC_PMEMx_MEMWAITx_5 4432,360189
#define  FMC_PMEMx_MEMWAITx_6 4433,360277
#define  FMC_PMEMx_MEMWAITx_7 4434,360365
#define  FMC_PMEMx_MEMHOLDx 4436,360455
#define  FMC_PMEMx_MEMHOLDx_0 4437,360584
#define  FMC_PMEMx_MEMHOLDx_1 4438,360672
#define  FMC_PMEMx_MEMHOLDx_2 4439,360760
#define  FMC_PMEMx_MEMHOLDx_3 4440,360848
#define  FMC_PMEMx_MEMHOLDx_4 4441,360936
#define  FMC_PMEMx_MEMHOLDx_5 4442,361024
#define  FMC_PMEMx_MEMHOLDx_6 4443,361112
#define  FMC_PMEMx_MEMHOLDx_7 4444,361200
#define  FMC_PMEMx_MEMHIZx 4446,361290
#define  FMC_PMEMx_MEMHIZx_0 4447,361425
#define  FMC_PMEMx_MEMHIZx_1 4448,361513
#define  FMC_PMEMx_MEMHIZx_2 4449,361601
#define  FMC_PMEMx_MEMHIZx_3 4450,361689
#define  FMC_PMEMx_MEMHIZx_4 4451,361777
#define  FMC_PMEMx_MEMHIZx_5 4452,361865
#define  FMC_PMEMx_MEMHIZx_6 4453,361953
#define  FMC_PMEMx_MEMHIZx_7 4454,362041
#define  FMC_PMEM2_MEMSET2 4457,362212
#define  FMC_PMEM2_MEMSET2_0 4458,362341
#define  FMC_PMEM2_MEMSET2_1 4459,362429
#define  FMC_PMEM2_MEMSET2_2 4460,362517
#define  FMC_PMEM2_MEMSET2_3 4461,362605
#define  FMC_PMEM2_MEMSET2_4 4462,362693
#define  FMC_PMEM2_MEMSET2_5 4463,362781
#define  FMC_PMEM2_MEMSET2_6 4464,362869
#define  FMC_PMEM2_MEMSET2_7 4465,362957
#define  FMC_PMEM2_MEMWAIT2 4467,363047
#define  FMC_PMEM2_MEMWAIT2_0 4468,363176
#define  FMC_PMEM2_MEMWAIT2_1 4469,363264
#define  FMC_PMEM2_MEMWAIT2_2 4470,363352
#define  FMC_PMEM2_MEMWAIT2_3 4471,363440
#define  FMC_PMEM2_MEMWAIT2_4 4472,363528
#define  FMC_PMEM2_MEMWAIT2_5 4473,363616
#define  FMC_PMEM2_MEMWAIT2_6 4474,363704
#define  FMC_PMEM2_MEMWAIT2_7 4475,363792
#define  FMC_PMEM2_MEMHOLD2 4477,363882
#define  FMC_PMEM2_MEMHOLD2_0 4478,364011
#define  FMC_PMEM2_MEMHOLD2_1 4479,364099
#define  FMC_PMEM2_MEMHOLD2_2 4480,364187
#define  FMC_PMEM2_MEMHOLD2_3 4481,364275
#define  FMC_PMEM2_MEMHOLD2_4 4482,364363
#define  FMC_PMEM2_MEMHOLD2_5 4483,364451
#define  FMC_PMEM2_MEMHOLD2_6 4484,364539
#define  FMC_PMEM2_MEMHOLD2_7 4485,364627
#define  FMC_PMEM2_MEMHIZ2 4487,364717
#define  FMC_PMEM2_MEMHIZ2_0 4488,364852
#define  FMC_PMEM2_MEMHIZ2_1 4489,364940
#define  FMC_PMEM2_MEMHIZ2_2 4490,365028
#define  FMC_PMEM2_MEMHIZ2_3 4491,365116
#define  FMC_PMEM2_MEMHIZ2_4 4492,365204
#define  FMC_PMEM2_MEMHIZ2_5 4493,365292
#define  FMC_PMEM2_MEMHIZ2_6 4494,365380
#define  FMC_PMEM2_MEMHIZ2_7 4495,365468
#define  FMC_PMEM3_MEMSET3 4498,365639
#define  FMC_PMEM3_MEMSET3_0 4499,365768
#define  FMC_PMEM3_MEMSET3_1 4500,365856
#define  FMC_PMEM3_MEMSET3_2 4501,365944
#define  FMC_PMEM3_MEMSET3_3 4502,366032
#define  FMC_PMEM3_MEMSET3_4 4503,366120
#define  FMC_PMEM3_MEMSET3_5 4504,366208
#define  FMC_PMEM3_MEMSET3_6 4505,366296
#define  FMC_PMEM3_MEMSET3_7 4506,366384
#define  FMC_PMEM3_MEMWAIT3 4508,366474
#define  FMC_PMEM3_MEMWAIT3_0 4509,366603
#define  FMC_PMEM3_MEMWAIT3_1 4510,366691
#define  FMC_PMEM3_MEMWAIT3_2 4511,366779
#define  FMC_PMEM3_MEMWAIT3_3 4512,366867
#define  FMC_PMEM3_MEMWAIT3_4 4513,366955
#define  FMC_PMEM3_MEMWAIT3_5 4514,367043
#define  FMC_PMEM3_MEMWAIT3_6 4515,367131
#define  FMC_PMEM3_MEMWAIT3_7 4516,367219
#define  FMC_PMEM3_MEMHOLD3 4518,367309
#define  FMC_PMEM3_MEMHOLD3_0 4519,367438
#define  FMC_PMEM3_MEMHOLD3_1 4520,367526
#define  FMC_PMEM3_MEMHOLD3_2 4521,367614
#define  FMC_PMEM3_MEMHOLD3_3 4522,367702
#define  FMC_PMEM3_MEMHOLD3_4 4523,367790
#define  FMC_PMEM3_MEMHOLD3_5 4524,367878
#define  FMC_PMEM3_MEMHOLD3_6 4525,367966
#define  FMC_PMEM3_MEMHOLD3_7 4526,368054
#define  FMC_PMEM3_MEMHIZ3 4528,368144
#define  FMC_PMEM3_MEMHIZ3_0 4529,368279
#define  FMC_PMEM3_MEMHIZ3_1 4530,368367
#define  FMC_PMEM3_MEMHIZ3_2 4531,368455
#define  FMC_PMEM3_MEMHIZ3_3 4532,368543
#define  FMC_PMEM3_MEMHIZ3_4 4533,368631
#define  FMC_PMEM3_MEMHIZ3_5 4534,368719
#define  FMC_PMEM3_MEMHIZ3_6 4535,368807
#define  FMC_PMEM3_MEMHIZ3_7 4536,368895
#define  FMC_PMEM4_MEMSET4 4539,369066
#define  FMC_PMEM4_MEMSET4_0 4540,369195
#define  FMC_PMEM4_MEMSET4_1 4541,369283
#define  FMC_PMEM4_MEMSET4_2 4542,369371
#define  FMC_PMEM4_MEMSET4_3 4543,369459
#define  FMC_PMEM4_MEMSET4_4 4544,369547
#define  FMC_PMEM4_MEMSET4_5 4545,369635
#define  FMC_PMEM4_MEMSET4_6 4546,369723
#define  FMC_PMEM4_MEMSET4_7 4547,369811
#define  FMC_PMEM4_MEMWAIT4 4549,369901
#define  FMC_PMEM4_MEMWAIT4_0 4550,370030
#define  FMC_PMEM4_MEMWAIT4_1 4551,370118
#define  FMC_PMEM4_MEMWAIT4_2 4552,370206
#define  FMC_PMEM4_MEMWAIT4_3 4553,370294
#define  FMC_PMEM4_MEMWAIT4_4 4554,370382
#define  FMC_PMEM4_MEMWAIT4_5 4555,370470
#define  FMC_PMEM4_MEMWAIT4_6 4556,370558
#define  FMC_PMEM4_MEMWAIT4_7 4557,370646
#define  FMC_PMEM4_MEMHOLD4 4559,370736
#define  FMC_PMEM4_MEMHOLD4_0 4560,370865
#define  FMC_PMEM4_MEMHOLD4_1 4561,370953
#define  FMC_PMEM4_MEMHOLD4_2 4562,371041
#define  FMC_PMEM4_MEMHOLD4_3 4563,371129
#define  FMC_PMEM4_MEMHOLD4_4 4564,371217
#define  FMC_PMEM4_MEMHOLD4_5 4565,371305
#define  FMC_PMEM4_MEMHOLD4_6 4566,371393
#define  FMC_PMEM4_MEMHOLD4_7 4567,371481
#define  FMC_PMEM4_MEMHIZ4 4569,371571
#define  FMC_PMEM4_MEMHIZ4_0 4570,371706
#define  FMC_PMEM4_MEMHIZ4_1 4571,371794
#define  FMC_PMEM4_MEMHIZ4_2 4572,371882
#define  FMC_PMEM4_MEMHIZ4_3 4573,371970
#define  FMC_PMEM4_MEMHIZ4_4 4574,372058
#define  FMC_PMEM4_MEMHIZ4_5 4575,372146
#define  FMC_PMEM4_MEMHIZ4_6 4576,372234
#define  FMC_PMEM4_MEMHIZ4_7 4577,372322
#define  FMC_PATTx_ATTSETx 4580,372493
#define  FMC_PATTx_ATTSETx_0 4581,372625
#define  FMC_PATTx_ATTSETx_1 4582,372713
#define  FMC_PATTx_ATTSETx_2 4583,372801
#define  FMC_PATTx_ATTSETx_3 4584,372889
#define  FMC_PATTx_ATTSETx_4 4585,372977
#define  FMC_PATTx_ATTSETx_5 4586,373065
#define  FMC_PATTx_ATTSETx_6 4587,373153
#define  FMC_PATTx_ATTSETx_7 4588,373241
#define  FMC_PATTx_ATTWAITx 4590,373331
#define  FMC_PATTx_ATTWAITx_0 4591,373463
#define  FMC_PATTx_ATTWAITx_1 4592,373551
#define  FMC_PATTx_ATTWAITx_2 4593,373639
#define  FMC_PATTx_ATTWAITx_3 4594,373727
#define  FMC_PATTx_ATTWAITx_4 4595,373815
#define  FMC_PATTx_ATTWAITx_5 4596,373903
#define  FMC_PATTx_ATTWAITx_6 4597,373991
#define  FMC_PATTx_ATTWAITx_7 4598,374079
#define  FMC_PATTx_ATTHOLDx 4600,374169
#define  FMC_PATTx_ATTHOLDx_0 4601,374301
#define  FMC_PATTx_ATTHOLDx_1 4602,374389
#define  FMC_PATTx_ATTHOLDx_2 4603,374477
#define  FMC_PATTx_ATTHOLDx_3 4604,374565
#define  FMC_PATTx_ATTHOLDx_4 4605,374653
#define  FMC_PATTx_ATTHOLDx_5 4606,374741
#define  FMC_PATTx_ATTHOLDx_6 4607,374829
#define  FMC_PATTx_ATTHOLDx_7 4608,374917
#define  FMC_PATTx_ATTHIZx 4610,375007
#define  FMC_PATTx_ATTHIZx_0 4611,375145
#define  FMC_PATTx_ATTHIZx_1 4612,375233
#define  FMC_PATTx_ATTHIZx_2 4613,375321
#define  FMC_PATTx_ATTHIZx_3 4614,375409
#define  FMC_PATTx_ATTHIZx_4 4615,375497
#define  FMC_PATTx_ATTHIZx_5 4616,375585
#define  FMC_PATTx_ATTHIZx_6 4617,375673
#define  FMC_PATTx_ATTHIZx_7 4618,375761
#define  FMC_PATT2_ATTSET2 4621,375932
#define  FMC_PATT2_ATTSET2_0 4622,376064
#define  FMC_PATT2_ATTSET2_1 4623,376152
#define  FMC_PATT2_ATTSET2_2 4624,376240
#define  FMC_PATT2_ATTSET2_3 4625,376328
#define  FMC_PATT2_ATTSET2_4 4626,376416
#define  FMC_PATT2_ATTSET2_5 4627,376504
#define  FMC_PATT2_ATTSET2_6 4628,376592
#define  FMC_PATT2_ATTSET2_7 4629,376680
#define  FMC_PATT2_ATTWAIT2 4631,376770
#define  FMC_PATT2_ATTWAIT2_0 4632,376902
#define  FMC_PATT2_ATTWAIT2_1 4633,376990
#define  FMC_PATT2_ATTWAIT2_2 4634,377078
#define  FMC_PATT2_ATTWAIT2_3 4635,377166
#define  FMC_PATT2_ATTWAIT2_4 4636,377254
#define  FMC_PATT2_ATTWAIT2_5 4637,377342
#define  FMC_PATT2_ATTWAIT2_6 4638,377430
#define  FMC_PATT2_ATTWAIT2_7 4639,377518
#define  FMC_PATT2_ATTHOLD2 4641,377608
#define  FMC_PATT2_ATTHOLD2_0 4642,377740
#define  FMC_PATT2_ATTHOLD2_1 4643,377828
#define  FMC_PATT2_ATTHOLD2_2 4644,377916
#define  FMC_PATT2_ATTHOLD2_3 4645,378004
#define  FMC_PATT2_ATTHOLD2_4 4646,378092
#define  FMC_PATT2_ATTHOLD2_5 4647,378180
#define  FMC_PATT2_ATTHOLD2_6 4648,378268
#define  FMC_PATT2_ATTHOLD2_7 4649,378356
#define  FMC_PATT2_ATTHIZ2 4651,378446
#define  FMC_PATT2_ATTHIZ2_0 4652,378584
#define  FMC_PATT2_ATTHIZ2_1 4653,378672
#define  FMC_PATT2_ATTHIZ2_2 4654,378760
#define  FMC_PATT2_ATTHIZ2_3 4655,378848
#define  FMC_PATT2_ATTHIZ2_4 4656,378936
#define  FMC_PATT2_ATTHIZ2_5 4657,379024
#define  FMC_PATT2_ATTHIZ2_6 4658,379112
#define  FMC_PATT2_ATTHIZ2_7 4659,379200
#define  FMC_PATT3_ATTSET3 4662,379371
#define  FMC_PATT3_ATTSET3_0 4663,379503
#define  FMC_PATT3_ATTSET3_1 4664,379591
#define  FMC_PATT3_ATTSET3_2 4665,379679
#define  FMC_PATT3_ATTSET3_3 4666,379767
#define  FMC_PATT3_ATTSET3_4 4667,379855
#define  FMC_PATT3_ATTSET3_5 4668,379943
#define  FMC_PATT3_ATTSET3_6 4669,380031
#define  FMC_PATT3_ATTSET3_7 4670,380119
#define  FMC_PATT3_ATTWAIT3 4672,380209
#define  FMC_PATT3_ATTWAIT3_0 4673,380341
#define  FMC_PATT3_ATTWAIT3_1 4674,380429
#define  FMC_PATT3_ATTWAIT3_2 4675,380517
#define  FMC_PATT3_ATTWAIT3_3 4676,380605
#define  FMC_PATT3_ATTWAIT3_4 4677,380693
#define  FMC_PATT3_ATTWAIT3_5 4678,380781
#define  FMC_PATT3_ATTWAIT3_6 4679,380869
#define  FMC_PATT3_ATTWAIT3_7 4680,380957
#define  FMC_PATT3_ATTHOLD3 4682,381047
#define  FMC_PATT3_ATTHOLD3_0 4683,381179
#define  FMC_PATT3_ATTHOLD3_1 4684,381267
#define  FMC_PATT3_ATTHOLD3_2 4685,381355
#define  FMC_PATT3_ATTHOLD3_3 4686,381443
#define  FMC_PATT3_ATTHOLD3_4 4687,381531
#define  FMC_PATT3_ATTHOLD3_5 4688,381619
#define  FMC_PATT3_ATTHOLD3_6 4689,381707
#define  FMC_PATT3_ATTHOLD3_7 4690,381795
#define  FMC_PATT3_ATTHIZ3 4692,381885
#define  FMC_PATT3_ATTHIZ3_0 4693,382023
#define  FMC_PATT3_ATTHIZ3_1 4694,382111
#define  FMC_PATT3_ATTHIZ3_2 4695,382199
#define  FMC_PATT3_ATTHIZ3_3 4696,382287
#define  FMC_PATT3_ATTHIZ3_4 4697,382375
#define  FMC_PATT3_ATTHIZ3_5 4698,382463
#define  FMC_PATT3_ATTHIZ3_6 4699,382551
#define  FMC_PATT3_ATTHIZ3_7 4700,382639
#define  FMC_PATT4_ATTSET4 4703,382810
#define  FMC_PATT4_ATTSET4_0 4704,382942
#define  FMC_PATT4_ATTSET4_1 4705,383030
#define  FMC_PATT4_ATTSET4_2 4706,383118
#define  FMC_PATT4_ATTSET4_3 4707,383206
#define  FMC_PATT4_ATTSET4_4 4708,383294
#define  FMC_PATT4_ATTSET4_5 4709,383382
#define  FMC_PATT4_ATTSET4_6 4710,383470
#define  FMC_PATT4_ATTSET4_7 4711,383558
#define  FMC_PATT4_ATTWAIT4 4713,383648
#define  FMC_PATT4_ATTWAIT4_0 4714,383780
#define  FMC_PATT4_ATTWAIT4_1 4715,383868
#define  FMC_PATT4_ATTWAIT4_2 4716,383956
#define  FMC_PATT4_ATTWAIT4_3 4717,384044
#define  FMC_PATT4_ATTWAIT4_4 4718,384132
#define  FMC_PATT4_ATTWAIT4_5 4719,384220
#define  FMC_PATT4_ATTWAIT4_6 4720,384308
#define  FMC_PATT4_ATTWAIT4_7 4721,384396
#define  FMC_PATT4_ATTHOLD4 4723,384486
#define  FMC_PATT4_ATTHOLD4_0 4724,384618
#define  FMC_PATT4_ATTHOLD4_1 4725,384706
#define  FMC_PATT4_ATTHOLD4_2 4726,384794
#define  FMC_PATT4_ATTHOLD4_3 4727,384882
#define  FMC_PATT4_ATTHOLD4_4 4728,384970
#define  FMC_PATT4_ATTHOLD4_5 4729,385058
#define  FMC_PATT4_ATTHOLD4_6 4730,385146
#define  FMC_PATT4_ATTHOLD4_7 4731,385234
#define  FMC_PATT4_ATTHIZ4 4733,385324
#define  FMC_PATT4_ATTHIZ4_0 4734,385462
#define  FMC_PATT4_ATTHIZ4_1 4735,385550
#define  FMC_PATT4_ATTHIZ4_2 4736,385638
#define  FMC_PATT4_ATTHIZ4_3 4737,385726
#define  FMC_PATT4_ATTHIZ4_4 4738,385814
#define  FMC_PATT4_ATTHIZ4_5 4739,385902
#define  FMC_PATT4_ATTHIZ4_6 4740,385990
#define  FMC_PATT4_ATTHIZ4_7 4741,386078
#define  FMC_PIO4_IOSET4 4744,386249
#define  FMC_PIO4_IOSET4_0 4745,386367
#define  FMC_PIO4_IOSET4_1 4746,386455
#define  FMC_PIO4_IOSET4_2 4747,386543
#define  FMC_PIO4_IOSET4_3 4748,386631
#define  FMC_PIO4_IOSET4_4 4749,386719
#define  FMC_PIO4_IOSET4_5 4750,386807
#define  FMC_PIO4_IOSET4_6 4751,386895
#define  FMC_PIO4_IOSET4_7 4752,386983
#define  FMC_PIO4_IOWAIT4 4754,387073
#define  FMC_PIO4_IOWAIT4_0 4755,387191
#define  FMC_PIO4_IOWAIT4_1 4756,387279
#define  FMC_PIO4_IOWAIT4_2 4757,387367
#define  FMC_PIO4_IOWAIT4_3 4758,387455
#define  FMC_PIO4_IOWAIT4_4 4759,387543
#define  FMC_PIO4_IOWAIT4_5 4760,387631
#define  FMC_PIO4_IOWAIT4_6 4761,387719
#define  FMC_PIO4_IOWAIT4_7 4762,387807
#define  FMC_PIO4_IOHOLD4 4764,387897
#define  FMC_PIO4_IOHOLD4_0 4765,388015
#define  FMC_PIO4_IOHOLD4_1 4766,388103
#define  FMC_PIO4_IOHOLD4_2 4767,388191
#define  FMC_PIO4_IOHOLD4_3 4768,388279
#define  FMC_PIO4_IOHOLD4_4 4769,388367
#define  FMC_PIO4_IOHOLD4_5 4770,388455
#define  FMC_PIO4_IOHOLD4_6 4771,388543
#define  FMC_PIO4_IOHOLD4_7 4772,388631
#define  FMC_PIO4_IOHIZ4 4774,388721
#define  FMC_PIO4_IOHIZ4_0 4775,388845
#define  FMC_PIO4_IOHIZ4_1 4776,388933
#define  FMC_PIO4_IOHIZ4_2 4777,389021
#define  FMC_PIO4_IOHIZ4_3 4778,389109
#define  FMC_PIO4_IOHIZ4_4 4779,389197
#define  FMC_PIO4_IOHIZ4_5 4780,389285
#define  FMC_PIO4_IOHIZ4_6 4781,389373
#define  FMC_PIO4_IOHIZ4_7 4782,389461
#define  FMC_ECCR2_ECC2 4785,389632
#define  FMC_ECCR3_ECC3 4788,389808
#define GPIO_MODER_MODER0 4796,390395
#define GPIO_MODER_MODER0_0 4797,390454
#define GPIO_MODER_MODER0_1 4798,390513
#define GPIO_MODER_MODER1 4799,390572
#define GPIO_MODER_MODER1_0 4800,390631
#define GPIO_MODER_MODER1_1 4801,390690
#define GPIO_MODER_MODER2 4802,390749
#define GPIO_MODER_MODER2_0 4803,390808
#define GPIO_MODER_MODER2_1 4804,390867
#define GPIO_MODER_MODER3 4805,390926
#define GPIO_MODER_MODER3_0 4806,390985
#define GPIO_MODER_MODER3_1 4807,391044
#define GPIO_MODER_MODER4 4808,391103
#define GPIO_MODER_MODER4_0 4809,391162
#define GPIO_MODER_MODER4_1 4810,391221
#define GPIO_MODER_MODER5 4811,391280
#define GPIO_MODER_MODER5_0 4812,391339
#define GPIO_MODER_MODER5_1 4813,391398
#define GPIO_MODER_MODER6 4814,391457
#define GPIO_MODER_MODER6_0 4815,391516
#define GPIO_MODER_MODER6_1 4816,391575
#define GPIO_MODER_MODER7 4817,391634
#define GPIO_MODER_MODER7_0 4818,391693
#define GPIO_MODER_MODER7_1 4819,391752
#define GPIO_MODER_MODER8 4820,391811
#define GPIO_MODER_MODER8_0 4821,391870
#define GPIO_MODER_MODER8_1 4822,391929
#define GPIO_MODER_MODER9 4823,391988
#define GPIO_MODER_MODER9_0 4824,392047
#define GPIO_MODER_MODER9_1 4825,392106
#define GPIO_MODER_MODER10 4826,392165
#define GPIO_MODER_MODER10_0 4827,392224
#define GPIO_MODER_MODER10_1 4828,392283
#define GPIO_MODER_MODER11 4829,392342
#define GPIO_MODER_MODER11_0 4830,392401
#define GPIO_MODER_MODER11_1 4831,392460
#define GPIO_MODER_MODER12 4832,392519
#define GPIO_MODER_MODER12_0 4833,392578
#define GPIO_MODER_MODER12_1 4834,392637
#define GPIO_MODER_MODER13 4835,392696
#define GPIO_MODER_MODER13_0 4836,392755
#define GPIO_MODER_MODER13_1 4837,392814
#define GPIO_MODER_MODER14 4838,392873
#define GPIO_MODER_MODER14_0 4839,392932
#define GPIO_MODER_MODER14_1 4840,392991
#define GPIO_MODER_MODER15 4841,393050
#define GPIO_MODER_MODER15_0 4842,393109
#define GPIO_MODER_MODER15_1 4843,393168
#define GPIO_OTYPER_OT_0 4846,393311
#define GPIO_OTYPER_OT_1 4847,393370
#define GPIO_OTYPER_OT_2 4848,393429
#define GPIO_OTYPER_OT_3 4849,393488
#define GPIO_OTYPER_OT_4 4850,393547
#define GPIO_OTYPER_OT_5 4851,393606
#define GPIO_OTYPER_OT_6 4852,393665
#define GPIO_OTYPER_OT_7 4853,393724
#define GPIO_OTYPER_OT_8 4854,393783
#define GPIO_OTYPER_OT_9 4855,393842
#define GPIO_OTYPER_OT_10 4856,393901
#define GPIO_OTYPER_OT_11 4857,393960
#define GPIO_OTYPER_OT_12 4858,394019
#define GPIO_OTYPER_OT_13 4859,394078
#define GPIO_OTYPER_OT_14 4860,394137
#define GPIO_OTYPER_OT_15 4861,394196
#define GPIO_OSPEEDER_OSPEEDR0 4864,394339
#define GPIO_OSPEEDER_OSPEEDR0_0 4865,394398
#define GPIO_OSPEEDER_OSPEEDR0_1 4866,394457
#define GPIO_OSPEEDER_OSPEEDR1 4867,394516
#define GPIO_OSPEEDER_OSPEEDR1_0 4868,394575
#define GPIO_OSPEEDER_OSPEEDR1_1 4869,394634
#define GPIO_OSPEEDER_OSPEEDR2 4870,394693
#define GPIO_OSPEEDER_OSPEEDR2_0 4871,394752
#define GPIO_OSPEEDER_OSPEEDR2_1 4872,394811
#define GPIO_OSPEEDER_OSPEEDR3 4873,394870
#define GPIO_OSPEEDER_OSPEEDR3_0 4874,394929
#define GPIO_OSPEEDER_OSPEEDR3_1 4875,394988
#define GPIO_OSPEEDER_OSPEEDR4 4876,395047
#define GPIO_OSPEEDER_OSPEEDR4_0 4877,395106
#define GPIO_OSPEEDER_OSPEEDR4_1 4878,395165
#define GPIO_OSPEEDER_OSPEEDR5 4879,395224
#define GPIO_OSPEEDER_OSPEEDR5_0 4880,395283
#define GPIO_OSPEEDER_OSPEEDR5_1 4881,395342
#define GPIO_OSPEEDER_OSPEEDR6 4882,395401
#define GPIO_OSPEEDER_OSPEEDR6_0 4883,395460
#define GPIO_OSPEEDER_OSPEEDR6_1 4884,395519
#define GPIO_OSPEEDER_OSPEEDR7 4885,395578
#define GPIO_OSPEEDER_OSPEEDR7_0 4886,395637
#define GPIO_OSPEEDER_OSPEEDR7_1 4887,395696
#define GPIO_OSPEEDER_OSPEEDR8 4888,395755
#define GPIO_OSPEEDER_OSPEEDR8_0 4889,395814
#define GPIO_OSPEEDER_OSPEEDR8_1 4890,395873
#define GPIO_OSPEEDER_OSPEEDR9 4891,395932
#define GPIO_OSPEEDER_OSPEEDR9_0 4892,395991
#define GPIO_OSPEEDER_OSPEEDR9_1 4893,396050
#define GPIO_OSPEEDER_OSPEEDR10 4894,396109
#define GPIO_OSPEEDER_OSPEEDR10_0 4895,396168
#define GPIO_OSPEEDER_OSPEEDR10_1 4896,396227
#define GPIO_OSPEEDER_OSPEEDR11 4897,396286
#define GPIO_OSPEEDER_OSPEEDR11_0 4898,396345
#define GPIO_OSPEEDER_OSPEEDR11_1 4899,396404
#define GPIO_OSPEEDER_OSPEEDR12 4900,396463
#define GPIO_OSPEEDER_OSPEEDR12_0 4901,396522
#define GPIO_OSPEEDER_OSPEEDR12_1 4902,396581
#define GPIO_OSPEEDER_OSPEEDR13 4903,396640
#define GPIO_OSPEEDER_OSPEEDR13_0 4904,396699
#define GPIO_OSPEEDER_OSPEEDR13_1 4905,396758
#define GPIO_OSPEEDER_OSPEEDR14 4906,396817
#define GPIO_OSPEEDER_OSPEEDR14_0 4907,396876
#define GPIO_OSPEEDER_OSPEEDR14_1 4908,396935
#define GPIO_OSPEEDER_OSPEEDR15 4909,396994
#define GPIO_OSPEEDER_OSPEEDR15_0 4910,397053
#define GPIO_OSPEEDER_OSPEEDR15_1 4911,397112
#define GPIO_PUPDR_PUPDR0 4914,397255
#define GPIO_PUPDR_PUPDR0_0 4915,397314
#define GPIO_PUPDR_PUPDR0_1 4916,397373
#define GPIO_PUPDR_PUPDR1 4917,397432
#define GPIO_PUPDR_PUPDR1_0 4918,397491
#define GPIO_PUPDR_PUPDR1_1 4919,397550
#define GPIO_PUPDR_PUPDR2 4920,397609
#define GPIO_PUPDR_PUPDR2_0 4921,397668
#define GPIO_PUPDR_PUPDR2_1 4922,397727
#define GPIO_PUPDR_PUPDR3 4923,397786
#define GPIO_PUPDR_PUPDR3_0 4924,397845
#define GPIO_PUPDR_PUPDR3_1 4925,397904
#define GPIO_PUPDR_PUPDR4 4926,397963
#define GPIO_PUPDR_PUPDR4_0 4927,398022
#define GPIO_PUPDR_PUPDR4_1 4928,398081
#define GPIO_PUPDR_PUPDR5 4929,398140
#define GPIO_PUPDR_PUPDR5_0 4930,398199
#define GPIO_PUPDR_PUPDR5_1 4931,398258
#define GPIO_PUPDR_PUPDR6 4932,398317
#define GPIO_PUPDR_PUPDR6_0 4933,398376
#define GPIO_PUPDR_PUPDR6_1 4934,398435
#define GPIO_PUPDR_PUPDR7 4935,398494
#define GPIO_PUPDR_PUPDR7_0 4936,398553
#define GPIO_PUPDR_PUPDR7_1 4937,398612
#define GPIO_PUPDR_PUPDR8 4938,398671
#define GPIO_PUPDR_PUPDR8_0 4939,398730
#define GPIO_PUPDR_PUPDR8_1 4940,398789
#define GPIO_PUPDR_PUPDR9 4941,398848
#define GPIO_PUPDR_PUPDR9_0 4942,398907
#define GPIO_PUPDR_PUPDR9_1 4943,398966
#define GPIO_PUPDR_PUPDR10 4944,399025
#define GPIO_PUPDR_PUPDR10_0 4945,399084
#define GPIO_PUPDR_PUPDR10_1 4946,399143
#define GPIO_PUPDR_PUPDR11 4947,399202
#define GPIO_PUPDR_PUPDR11_0 4948,399261
#define GPIO_PUPDR_PUPDR11_1 4949,399320
#define GPIO_PUPDR_PUPDR12 4950,399379
#define GPIO_PUPDR_PUPDR12_0 4951,399438
#define GPIO_PUPDR_PUPDR12_1 4952,399497
#define GPIO_PUPDR_PUPDR13 4953,399556
#define GPIO_PUPDR_PUPDR13_0 4954,399615
#define GPIO_PUPDR_PUPDR13_1 4955,399674
#define GPIO_PUPDR_PUPDR14 4956,399733
#define GPIO_PUPDR_PUPDR14_0 4957,399792
#define GPIO_PUPDR_PUPDR14_1 4958,399851
#define GPIO_PUPDR_PUPDR15 4959,399910
#define GPIO_PUPDR_PUPDR15_0 4960,399969
#define GPIO_PUPDR_PUPDR15_1 4961,400028
#define GPIO_IDR_0 4964,400171
#define GPIO_IDR_1 4965,400230
#define GPIO_IDR_2 4966,400289
#define GPIO_IDR_3 4967,400348
#define GPIO_IDR_4 4968,400407
#define GPIO_IDR_5 4969,400466
#define GPIO_IDR_6 4970,400525
#define GPIO_IDR_7 4971,400584
#define GPIO_IDR_8 4972,400643
#define GPIO_IDR_9 4973,400702
#define GPIO_IDR_10 4974,400761
#define GPIO_IDR_11 4975,400820
#define GPIO_IDR_12 4976,400879
#define GPIO_IDR_13 4977,400938
#define GPIO_IDR_14 4978,400997
#define GPIO_IDR_15 4979,401056
#define GPIO_ODR_0 4982,401199
#define GPIO_ODR_1 4983,401258
#define GPIO_ODR_2 4984,401317
#define GPIO_ODR_3 4985,401376
#define GPIO_ODR_4 4986,401435
#define GPIO_ODR_5 4987,401494
#define GPIO_ODR_6 4988,401553
#define GPIO_ODR_7 4989,401612
#define GPIO_ODR_8 4990,401671
#define GPIO_ODR_9 4991,401730
#define GPIO_ODR_10 4992,401789
#define GPIO_ODR_11 4993,401848
#define GPIO_ODR_12 4994,401907
#define GPIO_ODR_13 4995,401966
#define GPIO_ODR_14 4996,402025
#define GPIO_ODR_15 4997,402084
#define GPIO_BSRR_BS_0 5000,402227
#define GPIO_BSRR_BS_1 5001,402286
#define GPIO_BSRR_BS_2 5002,402345
#define GPIO_BSRR_BS_3 5003,402404
#define GPIO_BSRR_BS_4 5004,402463
#define GPIO_BSRR_BS_5 5005,402522
#define GPIO_BSRR_BS_6 5006,402581
#define GPIO_BSRR_BS_7 5007,402640
#define GPIO_BSRR_BS_8 5008,402699
#define GPIO_BSRR_BS_9 5009,402758
#define GPIO_BSRR_BS_10 5010,402817
#define GPIO_BSRR_BS_11 5011,402876
#define GPIO_BSRR_BS_12 5012,402935
#define GPIO_BSRR_BS_13 5013,402994
#define GPIO_BSRR_BS_14 5014,403053
#define GPIO_BSRR_BS_15 5015,403112
#define GPIO_BSRR_BR_0 5016,403171
#define GPIO_BSRR_BR_1 5017,403230
#define GPIO_BSRR_BR_2 5018,403289
#define GPIO_BSRR_BR_3 5019,403348
#define GPIO_BSRR_BR_4 5020,403407
#define GPIO_BSRR_BR_5 5021,403466
#define GPIO_BSRR_BR_6 5022,403525
#define GPIO_BSRR_BR_7 5023,403584
#define GPIO_BSRR_BR_8 5024,403643
#define GPIO_BSRR_BR_9 5025,403702
#define GPIO_BSRR_BR_10 5026,403761
#define GPIO_BSRR_BR_11 5027,403820
#define GPIO_BSRR_BR_12 5028,403879
#define GPIO_BSRR_BR_13 5029,403938
#define GPIO_BSRR_BR_14 5030,403997
#define GPIO_BSRR_BR_15 5031,404056
#define GPIO_LCKR_LCK0 5034,404199
#define GPIO_LCKR_LCK1 5035,404258
#define GPIO_LCKR_LCK2 5036,404317
#define GPIO_LCKR_LCK3 5037,404376
#define GPIO_LCKR_LCK4 5038,404435
#define GPIO_LCKR_LCK5 5039,404494
#define GPIO_LCKR_LCK6 5040,404553
#define GPIO_LCKR_LCK7 5041,404612
#define GPIO_LCKR_LCK8 5042,404671
#define GPIO_LCKR_LCK9 5043,404730
#define GPIO_LCKR_LCK10 5044,404789
#define GPIO_LCKR_LCK11 5045,404848
#define GPIO_LCKR_LCK12 5046,404907
#define GPIO_LCKR_LCK13 5047,404966
#define GPIO_LCKR_LCK14 5048,405025
#define GPIO_LCKR_LCK15 5049,405084
#define GPIO_LCKR_LCKK 5050,405143
#define GPIO_AFRL_AFRL0 5053,405286
#define GPIO_AFRL_AFRL1 5054,405345
#define GPIO_AFRL_AFRL2 5055,405404
#define GPIO_AFRL_AFRL3 5056,405463
#define GPIO_AFRL_AFRL4 5057,405522
#define GPIO_AFRL_AFRL5 5058,405581
#define GPIO_AFRL_AFRL6 5059,405640
#define GPIO_AFRL_AFRL7 5060,405699
#define GPIO_AFRH_AFRH0 5063,405842
#define GPIO_AFRH_AFRH1 5064,405901
#define GPIO_AFRH_AFRH2 5065,405960
#define GPIO_AFRH_AFRH3 5066,406019
#define GPIO_AFRH_AFRH4 5067,406078
#define GPIO_AFRH_AFRH5 5068,406137
#define GPIO_AFRH_AFRH6 5069,406196
#define GPIO_AFRH_AFRH7 5070,406255
#define GPIO_BRR_BR_0 5073,406398
#define GPIO_BRR_BR_1 5074,406457
#define GPIO_BRR_BR_2 5075,406516
#define GPIO_BRR_BR_3 5076,406575
#define GPIO_BRR_BR_4 5077,406634
#define GPIO_BRR_BR_5 5078,406693
#define GPIO_BRR_BR_6 5079,406752
#define GPIO_BRR_BR_7 5080,406811
#define GPIO_BRR_BR_8 5081,406870
#define GPIO_BRR_BR_9 5082,406929
#define GPIO_BRR_BR_10 5083,406988
#define GPIO_BRR_BR_11 5084,407047
#define GPIO_BRR_BR_12 5085,407106
#define GPIO_BRR_BR_13 5086,407165
#define GPIO_BRR_BR_14 5087,407224
#define GPIO_BRR_BR_15 5088,407283
#define  I2C_CR1_PE 5096,407835
#define  I2C_CR1_TXIE 5097,407937
#define  I2C_CR1_RXIE 5098,408041
#define  I2C_CR1_ADDRIE 5099,408145
#define  I2C_CR1_NACKIE 5100,408260
#define  I2C_CR1_STOPIE 5101,408375
#define  I2C_CR1_TCIE 5102,408491
#define  I2C_CR1_ERRIE 5103,408610
#define  I2C_CR1_DNF 5104,408718
#define  I2C_CR1_ANFOFF 5105,408823
#define  I2C_CR1_SWRST 5106,408931
#define  I2C_CR1_TXDMAEN 5107,409030
#define  I2C_CR1_RXDMAEN 5108,409147
#define  I2C_CR1_SBC 5109,409261
#define  I2C_CR1_NOSTRETCH 5110,409364
#define  I2C_CR1_WUPEN 5111,409473
#define  I2C_CR1_GCEN 5112,409581
#define  I2C_CR1_SMBHEN 5113,409685
#define  I2C_CR1_SMBDEN 5114,409795
#define  I2C_CR1_ALERTEN 5115,409915
#define  I2C_CR1_PECEN 5116,410018
#define I2C_CR1_DFN 5119,410137
#define  I2C_CR2_SADD 5122,410253
#define  I2C_CR2_RD_WRN 5123,410365
#define  I2C_CR2_ADD10 5124,410482
#define  I2C_CR2_HEAD10R 5125,410603
#define  I2C_CR2_START 5126,410743
#define  I2C_CR2_STOP 5127,410844
#define  I2C_CR2_NACK 5128,410958
#define  I2C_CR2_NBYTES 5129,411071
#define  I2C_CR2_RELOAD 5130,411171
#define  I2C_CR2_AUTOEND 5131,411274
#define  I2C_CR2_PECBYTE 5132,411391
#define  I2C_OAR1_OA1 5135,411585
#define  I2C_OAR1_OA1MODE 5136,411693
#define  I2C_OAR1_OA1EN 5137,411803
#define  I2C_OAR2_OA2 5140,411992
#define  I2C_OAR2_OA2MSK 5141,412123
#define  I2C_OAR2_OA2NOMASK 5142,412254
#define  I2C_OAR2_OA2MASK01 5143,412385
#define  I2C_OAR2_OA2MASK02 5144,412516
#define  I2C_OAR2_OA2MASK03 5145,412647
#define  I2C_OAR2_OA2MASK04 5146,412778
#define  I2C_OAR2_OA2MASK05 5147,412909
#define  I2C_OAR2_OA2MASK06 5148,413040
#define  I2C_OAR2_OA2MASK07 5149,413171
#define  I2C_OAR2_OA2EN 5150,413302
#define  I2C_TIMINGR_SCLL 5153,413517
#define  I2C_TIMINGR_SCLH 5154,413630
#define  I2C_TIMINGR_SDADEL 5155,413744
#define  I2C_TIMINGR_SCLDEL 5156,413843
#define  I2C_TIMINGR_PRESC 5157,413943
#define  I2C_TIMEOUTR_TIMEOUTA 5160,414129
#define  I2C_TIMEOUTR_TIDLE 5161,414227
#define  I2C_TIMEOUTR_TIMOUTEN 5162,414340
#define  I2C_TIMEOUTR_TIMEOUTB 5163,414445
#define  I2C_TIMEOUTR_TEXTEN 5164,414542
#define  I2C_ISR_TXE 5167,414740
#define  I2C_ISR_TXIS 5168,414853
#define  I2C_ISR_RXNE 5169,414963
#define  I2C_ISR_ADDR 5170,415079
#define  I2C_ISR_NACKF 5171,415191
#define  I2C_ISR_STOPF 5172,415294
#define  I2C_ISR_TC 5173,415398
#define  I2C_ISR_TCR 5174,415514
#define  I2C_ISR_BERR 5175,415623
#define  I2C_ISR_ARLO 5176,415717
#define  I2C_ISR_OVR 5177,415818
#define  I2C_ISR_PECERR 5178,415919
#define  I2C_ISR_TIMEOUT 5179,416026
#define  I2C_ISR_ALERT 5180,416141
#define  I2C_ISR_BUSY 5181,416237
#define  I2C_ISR_DIR 5182,416330
#define  I2C_ISR_ADDCODE 5183,416446
#define  I2C_ICR_ADDRCF 5186,416646
#define  I2C_ICR_NACKCF 5187,416757
#define  I2C_ICR_STOPCF 5188,416857
#define  I2C_ICR_BERRCF 5189,416967
#define  I2C_ICR_ARLOCF 5190,417072
#define  I2C_ICR_OVRCF 5191,417184
#define  I2C_ICR_PECCF 5192,417296
#define  I2C_ICR_TIMOUTCF 5193,417401
#define  I2C_ICR_ALERTCF 5194,417504
#define  I2C_PECR_PEC 5197,417689
#define  I2C_RXDR_RXDATA 5200,417871
#define  I2C_TXDR_TXDATA 5203,418059
#define  IWDG_KR_KEY 5212,418659
#define  IWDG_PR_PR 5215,418862
#define  IWDG_PR_PR_0 5216,418974
#define  IWDG_PR_PR_1 5217,419064
#define  IWDG_PR_PR_2 5218,419154
#define  IWDG_RLR_RL 5221,419328
#define  IWDG_SR_PVU 5224,419526
#define  IWDG_SR_RVU 5225,419642
#define  IWDG_SR_WVU 5226,419763
#define  IWDG_WINR_WIN 5229,419968
#define  PWR_CR_LPDS 5237,420576
#define  PWR_CR_PDDS 5238,420677
#define  PWR_CR_CWUF 5239,420779
#define  PWR_CR_CSBF 5240,420878
#define  PWR_CR_PVDE 5241,420978
#define  PWR_CR_PLS 5243,421091
#define  PWR_CR_PLS_0 5244,421208
#define  PWR_CR_PLS_1 5245,421295
#define  PWR_CR_PLS_2 5246,421382
#define  PWR_CR_PLS_LEV0 5249,421504
#define  PWR_CR_PLS_LEV1 5250,421597
#define  PWR_CR_PLS_LEV2 5251,421690
#define  PWR_CR_PLS_LEV3 5252,421783
#define  PWR_CR_PLS_LEV4 5253,421876
#define  PWR_CR_PLS_LEV5 5254,421969
#define  PWR_CR_PLS_LEV6 5255,422062
#define  PWR_CR_PLS_LEV7 5256,422155
#define  PWR_CR_DBP 5258,422250
#define  PWR_CSR_WUF 5261,422454
#define  PWR_CSR_SBF 5262,422547
#define  PWR_CSR_PVDO 5263,422641
#define  PWR_CSR_VREFINTRDYF 5264,422733
#define  PWR_CSR_EWUP1 5266,422864
#define  PWR_CSR_EWUP2 5267,422963
#define  PWR_CSR_EWUP3 5268,423062
#define  RCC_CR_HSION 5276,423655
#define  RCC_CR_HSIRDY 5277,423724
#define  RCC_CR_HSITRIM 5279,423795
#define  RCC_CR_HSITRIM_0 5280,423864
#define  RCC_CR_HSITRIM_1 5281,423945
#define  RCC_CR_HSITRIM_2 5282,424026
#define  RCC_CR_HSITRIM_3 5283,424107
#define  RCC_CR_HSITRIM_4 5284,424188
#define  RCC_CR_HSICAL 5286,424271
#define  RCC_CR_HSICAL_0 5287,424340
#define  RCC_CR_HSICAL_1 5288,424421
#define  RCC_CR_HSICAL_2 5289,424502
#define  RCC_CR_HSICAL_3 5290,424583
#define  RCC_CR_HSICAL_4 5291,424664
#define  RCC_CR_HSICAL_5 5292,424745
#define  RCC_CR_HSICAL_6 5293,424826
#define  RCC_CR_HSICAL_7 5294,424907
#define  RCC_CR_HSEON 5296,424990
#define  RCC_CR_HSERDY 5297,425059
#define  RCC_CR_HSEBYP 5298,425128
#define  RCC_CR_CSSON 5299,425197
#define  RCC_CR_PLLON 5300,425266
#define  RCC_CR_PLLRDY 5301,425335
#define  RCC_CFGR_SW 5305,425514
#define  RCC_CFGR_SW_0 5306,425633
#define  RCC_CFGR_SW_1 5307,425723
#define  RCC_CFGR_SW_HSI 5309,425815
#define  RCC_CFGR_SW_HSE 5310,425928
#define  RCC_CFGR_SW_PLL 5311,426041
#define  RCC_CFGR_SWS 5314,426183
#define  RCC_CFGR_SWS_0 5315,426310
#define  RCC_CFGR_SWS_1 5316,426400
#define  RCC_CFGR_SWS_HSI 5318,426492
#define  RCC_CFGR_SWS_HSE 5319,426612
#define  RCC_CFGR_SWS_PLL 5320,426732
#define  RCC_CFGR_HPRE 5323,426871
#define  RCC_CFGR_HPRE_0 5324,426986
#define  RCC_CFGR_HPRE_1 5325,427076
#define  RCC_CFGR_HPRE_2 5326,427166
#define  RCC_CFGR_HPRE_3 5327,427256
#define  RCC_CFGR_HPRE_DIV1 5329,427348
#define  RCC_CFGR_HPRE_DIV2 5330,427451
#define  RCC_CFGR_HPRE_DIV4 5331,427555
#define  RCC_CFGR_HPRE_DIV8 5332,427659
#define  RCC_CFGR_HPRE_DIV16 5333,427763
#define  RCC_CFGR_HPRE_DIV64 5334,427868
#define  RCC_CFGR_HPRE_DIV128 5335,427973
#define  RCC_CFGR_HPRE_DIV256 5336,428079
#define  RCC_CFGR_HPRE_DIV512 5337,428185
#define  RCC_CFGR_PPRE1 5340,428322
#define  RCC_CFGR_PPRE1_0 5341,428438
#define  RCC_CFGR_PPRE1_1 5342,428528
#define  RCC_CFGR_PPRE1_2 5343,428618
#define  RCC_CFGR_PPRE1_DIV1 5345,428710
#define  RCC_CFGR_PPRE1_DIV2 5346,428811
#define  RCC_CFGR_PPRE1_DIV4 5347,428913
#define  RCC_CFGR_PPRE1_DIV8 5348,429015
#define  RCC_CFGR_PPRE1_DIV16 5349,429117
#define  RCC_CFGR_PPRE2 5352,429251
#define  RCC_CFGR_PPRE2_0 5353,429367
#define  RCC_CFGR_PPRE2_1 5354,429457
#define  RCC_CFGR_PPRE2_2 5355,429547
#define  RCC_CFGR_PPRE2_DIV1 5357,429639
#define  RCC_CFGR_PPRE2_DIV2 5358,429740
#define  RCC_CFGR_PPRE2_DIV4 5359,429842
#define  RCC_CFGR_PPRE2_DIV8 5360,429944
#define  RCC_CFGR_PPRE2_DIV16 5361,430046
#define  RCC_CFGR_PLLSRC 5363,430151
#define  RCC_CFGR_PLLSRC_HSI_PREDIV 5364,430258
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 5365,430385
#define  RCC_CFGR_PLLXTPRE 5367,430523
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 5368,430633
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 5369,430760
#define  RCC_CFGR_PLLMUL 5372,430920
#define  RCC_CFGR_PLLMUL_0 5373,431049
#define  RCC_CFGR_PLLMUL_1 5374,431139
#define  RCC_CFGR_PLLMUL_2 5375,431229
#define  RCC_CFGR_PLLMUL_3 5376,431319
#define  RCC_CFGR_PLLMUL2 5378,431411
#define  RCC_CFGR_PLLMUL3 5379,431513
#define  RCC_CFGR_PLLMUL4 5380,431615
#define  RCC_CFGR_PLLMUL5 5381,431717
#define  RCC_CFGR_PLLMUL6 5382,431819
#define  RCC_CFGR_PLLMUL7 5383,431921
#define  RCC_CFGR_PLLMUL8 5384,432023
#define  RCC_CFGR_PLLMUL9 5385,432125
#define  RCC_CFGR_PLLMUL10 5386,432227
#define  RCC_CFGR_PLLMUL11 5387,432329
#define  RCC_CFGR_PLLMUL12 5388,432432
#define  RCC_CFGR_PLLMUL13 5389,432535
#define  RCC_CFGR_PLLMUL14 5390,432638
#define  RCC_CFGR_PLLMUL15 5391,432741
#define  RCC_CFGR_PLLMUL16 5392,432844
#define  RCC_CFGR_USBPRE 5395,432976
#define  RCC_CFGR_USBPRE_DIV1_5 5397,433076
#define  RCC_CFGR_USBPRE_DIV1 5398,433202
#define  RCC_CFGR_I2SSRC 5401,433355
#define  RCC_CFGR_I2SSRC_SYSCLK 5403,433477
#define  RCC_CFGR_I2SSRC_EXT 5404,433603
#define  RCC_CFGR_MCO 5407,433760
#define  RCC_CFGR_MCO_0 5408,433889
#define  RCC_CFGR_MCO_1 5409,433979
#define  RCC_CFGR_MCO_2 5410,434069
#define  RCC_CFGR_MCO_NOCLOCK 5412,434161
#define  RCC_CFGR_MCO_LSI 5413,434254
#define  RCC_CFGR_MCO_LSE 5414,434371
#define  RCC_CFGR_MCO_SYSCLK 5415,434488
#define  RCC_CFGR_MCO_HSI 5416,434608
#define  RCC_CFGR_MCO_HSE 5417,434725
#define  RCC_CFGR_MCO_PLL 5418,434843
#define  RCC_CFGR_MCOPRE 5420,434975
#define  RCC_CFGR_MCOPRE_0 5421,435117
#define  RCC_CFGR_MCOPRE_1 5422,435207
#define  RCC_CFGR_MCOPRE_2 5423,435297
#define  RCC_CFGR_PLLNODIV 5425,435389
#define  RCC_CIR_LSIRDYF 5428,435584
#define  RCC_CIR_LSERDYF 5429,435693
#define  RCC_CIR_HSIRDYF 5430,435802
#define  RCC_CIR_HSERDYF 5431,435911
#define  RCC_CIR_PLLRDYF 5432,436020
#define  RCC_CIR_CSSF 5433,436129
#define  RCC_CIR_LSIRDYIE 5434,436250
#define  RCC_CIR_LSERDYIE 5435,436361
#define  RCC_CIR_HSIRDYIE 5436,436472
#define  RCC_CIR_HSERDYIE 5437,436583
#define  RCC_CIR_PLLRDYIE 5438,436694
#define  RCC_CIR_LSIRDYC 5439,436805
#define  RCC_CIR_LSERDYC 5440,436915
#define  RCC_CIR_HSIRDYC 5441,437025
#define  RCC_CIR_HSERDYC 5442,437135
#define  RCC_CIR_PLLRDYC 5443,437245
#define  RCC_CIR_CSSC 5444,437355
#define  RCC_APB2RSTR_SYSCFGRST 5447,437562
#define  RCC_APB2RSTR_TIM1RST 5448,437659
#define  RCC_APB2RSTR_SPI1RST 5449,437754
#define  RCC_APB2RSTR_USART1RST 5450,437849
#define  RCC_APB2RSTR_SPI4RST 5451,437946
#define  RCC_APB2RSTR_TIM15RST 5452,438041
#define  RCC_APB2RSTR_TIM16RST 5453,438137
#define  RCC_APB2RSTR_TIM17RST 5454,438233
#define  RCC_APB1RSTR_TIM2RST 5457,438415
#define  RCC_APB1RSTR_TIM3RST 5458,438513
#define  RCC_APB1RSTR_TIM4RST 5459,438611
#define  RCC_APB1RSTR_TIM6RST 5460,438709
#define  RCC_APB1RSTR_WWDGRST 5461,438807
#define  RCC_APB1RSTR_SPI2RST 5462,438913
#define  RCC_APB1RSTR_SPI3RST 5463,439008
#define  RCC_APB1RSTR_USART2RST 5464,439103
#define  RCC_APB1RSTR_USART3RST 5465,439201
#define  RCC_APB1RSTR_UART4RST 5466,439299
#define  RCC_APB1RSTR_UART5RST 5467,439396
#define  RCC_APB1RSTR_I2C1RST 5468,439493
#define  RCC_APB1RSTR_I2C2RST 5469,439589
#define  RCC_APB1RSTR_USBRST 5470,439685
#define  RCC_APB1RSTR_CANRST 5471,439779
#define  RCC_APB1RSTR_PWRRST 5472,439873
#define  RCC_APB1RSTR_DAC1RST 5473,439967
#define  RCC_APB1RSTR_I2C3RST 5474,440063
#define  RCC_AHBENR_DMA1EN 5477,440243
#define  RCC_AHBENR_DMA2EN 5478,440345
#define  RCC_AHBENR_SRAMEN 5479,440447
#define  RCC_AHBENR_FLITFEN 5480,440559
#define  RCC_AHBENR_FMCEN 5481,440662
#define  RCC_AHBENR_CRCEN 5482,440763
#define  RCC_AHBENR_GPIOHEN 5483,440864
#define  RCC_AHBENR_GPIOAEN 5484,440967
#define  RCC_AHBENR_GPIOBEN 5485,441070
#define  RCC_AHBENR_GPIOCEN 5486,441173
#define  RCC_AHBENR_GPIODEN 5487,441276
#define  RCC_AHBENR_GPIOEEN 5488,441379
#define  RCC_AHBENR_GPIOFEN 5489,441482
#define  RCC_AHBENR_GPIOGEN 5490,441585
#define  RCC_AHBENR_TSCEN 5491,441688
#define  RCC_AHBENR_ADC12EN 5492,441788
#define  RCC_AHBENR_ADC34EN 5493,441896
#define  RCC_APB2ENR_SYSCFGEN 5496,442088
#define  RCC_APB2ENR_TIM1EN 5497,442192
#define  RCC_APB2ENR_SPI1EN 5498,442294
#define  RCC_APB2ENR_USART1EN 5499,442396
#define  RCC_APB2ENR_SPI4EN 5500,442500
#define  RCC_APB2ENR_TIM15EN 5501,442602
#define  RCC_APB2ENR_TIM16EN 5502,442705
#define  RCC_APB2ENR_TIM17EN 5503,442808
#define  RCC_APB1ENR_TIM2EN 5506,442996
#define  RCC_APB1ENR_TIM3EN 5507,443101
#define  RCC_APB1ENR_TIM4EN 5508,443206
#define  RCC_APB1ENR_TIM6EN 5509,443311
#define  RCC_APB1ENR_WWDGEN 5510,443416
#define  RCC_APB1ENR_SPI2EN 5511,443529
#define  RCC_APB1ENR_SPI3EN 5512,443631
#define  RCC_APB1ENR_USART2EN 5513,443733
#define  RCC_APB1ENR_USART3EN 5514,443838
#define  RCC_APB1ENR_UART4EN 5515,443943
#define  RCC_APB1ENR_UART5EN 5516,444047
#define  RCC_APB1ENR_I2C1EN 5517,444151
#define  RCC_APB1ENR_I2C2EN 5518,444254
#define  RCC_APB1ENR_USBEN 5519,444357
#define  RCC_APB1ENR_CANEN 5520,444458
#define  RCC_APB1ENR_PWREN 5521,444559
#define  RCC_APB1ENR_DAC1EN 5522,444660
#define  RCC_APB1ENR_I2C3EN 5523,444763
#define  RCC_BDCR_LSE 5526,444950
#define  RCC_BDCR_LSEON 5527,445075
#define  RCC_BDCR_LSERDY 5528,445196
#define  RCC_BDCR_LSEBYP 5529,445316
#define  RCC_BDCR_LSEDRV 5531,445439
#define  RCC_BDCR_LSEDRV_0 5532,445568
#define  RCC_BDCR_LSEDRV_1 5533,445658
#define  RCC_BDCR_RTCSEL 5535,445750
#define  RCC_BDCR_RTCSEL_0 5536,445880
#define  RCC_BDCR_RTCSEL_1 5537,445970
#define  RCC_BDCR_RTCSEL_NOCLOCK 5540,446089
#define  RCC_BDCR_RTCSEL_LSE 5541,446182
#define  RCC_BDCR_RTCSEL_LSI 5542,446305
#define  RCC_BDCR_RTCSEL_HSE 5543,446428
#define  RCC_BDCR_RTCEN 5545,446567
#define  RCC_BDCR_BDRST 5546,446668
#define  RCC_CSR_LSION 5549,446866
#define  RCC_CSR_LSIRDY 5550,446987
#define  RCC_CSR_V18PWRRSTF 5551,447107
#define  RCC_CSR_RMVF 5552,447220
#define  RCC_CSR_OBLRSTF 5553,447322
#define  RCC_CSR_PINRSTF 5554,447421
#define  RCC_CSR_PORRSTF 5555,447520
#define  RCC_CSR_SFTRSTF 5556,447623
#define  RCC_CSR_IWDGRSTF 5557,447727
#define  RCC_CSR_WWDGRSTF 5558,447843
#define  RCC_CSR_LPWRRSTF 5559,447954
#define  RCC_AHBRSTR_FMCRST 5562,448143
#define  RCC_AHBRSTR_GPIOHRST 5563,448238
#define  RCC_AHBRSTR_GPIOARST 5564,448335
#define  RCC_AHBRSTR_GPIOBRST 5565,448432
#define  RCC_AHBRSTR_GPIOCRST 5566,448529
#define  RCC_AHBRSTR_GPIODRST 5567,448626
#define  RCC_AHBRSTR_GPIOERST 5568,448723
#define  RCC_AHBRSTR_GPIOFRST 5569,448820
#define  RCC_AHBRSTR_GPIOGRST 5570,448917
#define  RCC_AHBRSTR_TSCRST 5571,449014
#define  RCC_AHBRSTR_ADC12RST 5572,449109
#define  RCC_AHBRSTR_ADC34RST 5573,449212
#define  RCC_CFGR2_PREDIV 5577,449429
#define  RCC_CFGR2_PREDIV_0 5578,449530
#define  RCC_CFGR2_PREDIV_1 5579,449620
#define  RCC_CFGR2_PREDIV_2 5580,449710
#define  RCC_CFGR2_PREDIV_3 5581,449800
#define  RCC_CFGR2_PREDIV_DIV1 5583,449892
#define  RCC_CFGR2_PREDIV_DIV2 5584,450007
#define  RCC_CFGR2_PREDIV_DIV3 5585,450123
#define  RCC_CFGR2_PREDIV_DIV4 5586,450239
#define  RCC_CFGR2_PREDIV_DIV5 5587,450355
#define  RCC_CFGR2_PREDIV_DIV6 5588,450471
#define  RCC_CFGR2_PREDIV_DIV7 5589,450587
#define  RCC_CFGR2_PREDIV_DIV8 5590,450703
#define  RCC_CFGR2_PREDIV_DIV9 5591,450819
#define  RCC_CFGR2_PREDIV_DIV10 5592,450935
#define  RCC_CFGR2_PREDIV_DIV11 5593,451052
#define  RCC_CFGR2_PREDIV_DIV12 5594,451169
#define  RCC_CFGR2_PREDIV_DIV13 5595,451286
#define  RCC_CFGR2_PREDIV_DIV14 5596,451403
#define  RCC_CFGR2_PREDIV_DIV15 5597,451520
#define  RCC_CFGR2_PREDIV_DIV16 5598,451637
#define  RCC_CFGR2_ADCPRE12 5601,451788
#define  RCC_CFGR2_ADCPRE12_0 5602,451891
#define  RCC_CFGR2_ADCPRE12_1 5603,451981
#define  RCC_CFGR2_ADCPRE12_2 5604,452071
#define  RCC_CFGR2_ADCPRE12_3 5605,452161
#define  RCC_CFGR2_ADCPRE12_4 5606,452251
#define  RCC_CFGR2_ADCPRE12_NO 5608,452343
#define  RCC_CFGR2_ADCPRE12_DIV1 5609,452473
#define  RCC_CFGR2_ADCPRE12_DIV2 5610,452586
#define  RCC_CFGR2_ADCPRE12_DIV4 5611,452699
#define  RCC_CFGR2_ADCPRE12_DIV6 5612,452812
#define  RCC_CFGR2_ADCPRE12_DIV8 5613,452925
#define  RCC_CFGR2_ADCPRE12_DIV10 5614,453038
#define  RCC_CFGR2_ADCPRE12_DIV12 5615,453152
#define  RCC_CFGR2_ADCPRE12_DIV16 5616,453266
#define  RCC_CFGR2_ADCPRE12_DIV32 5617,453380
#define  RCC_CFGR2_ADCPRE12_DIV64 5618,453494
#define  RCC_CFGR2_ADCPRE12_DIV128 5619,453608
#define  RCC_CFGR2_ADCPRE12_DIV256 5620,453723
#define  RCC_CFGR3_USART1SW 5623,453922
#define  RCC_CFGR3_USART1SW_0 5624,454025
#define  RCC_CFGR3_USART1SW_1 5625,454115
#define  RCC_CFGR3_USART1SW_PCLK2 5627,454207
#define  RCC_CFGR3_USART1SW_SYSCLK 5628,454331
#define  RCC_CFGR3_USART1SW_LSE 5629,454460
#define  RCC_CFGR3_USART1SW_HSI 5630,454593
#define  RCC_CFGR3_USART1SW_PCLK 5632,454748
#define  RCC_CFGR3_I2CSW 5634,454821
#define  RCC_CFGR3_I2C1SW 5635,454916
#define  RCC_CFGR3_I2C2SW 5636,455012
#define  RCC_CFGR3_I2C3SW 5637,455108
#define  RCC_CFGR3_I2C1SW_HSI 5639,455206
#define  RCC_CFGR3_I2C1SW_SYSCLK 5640,455337
#define  RCC_CFGR3_I2C2SW_HSI 5641,455464
#define  RCC_CFGR3_I2C2SW_SYSCLK 5642,455595
#define  RCC_CFGR3_I2C3SW_HSI 5643,455722
#define  RCC_CFGR3_I2C3SW_SYSCLK 5644,455853
#define  RCC_CFGR3_TIMSW 5646,455982
#define  RCC_CFGR3_TIM1SW 5647,456077
#define  RCC_CFGR3_TIM15SW 5648,456173
#define  RCC_CFGR3_TIM16SW 5649,456270
#define  RCC_CFGR3_TIM17SW 5650,456367
#define  RCC_CFGR3_TIM2SW 5651,456464
#define  RCC_CFGR3_TIM34SW 5652,456560
#define  RCC_CFGR3_TIM1SW_HCLK 5653,456658
#define  RCC_CFGR3_TIM1SW_PLL 5654,456773
#define  RCC_CFGR3_TIM15SW_HCLK 5655,456893
#define  RCC_CFGR3_TIM15SW_PLL 5656,457009
#define  RCC_CFGR3_TIM16SW_HCLK 5657,457130
#define  RCC_CFGR3_TIM16SW_PLL 5658,457246
#define  RCC_CFGR3_TIM17SW_HCLK 5659,457367
#define  RCC_CFGR3_TIM17SW_PLL 5660,457483
#define  RCC_CFGR3_USART2SW 5662,457606
#define  RCC_CFGR3_USART2SW_0 5663,457709
#define  RCC_CFGR3_USART2SW_1 5664,457799
#define  RCC_CFGR3_USART2SW_PCLK 5666,457891
#define  RCC_CFGR3_USART2SW_SYSCLK 5667,458015
#define  RCC_CFGR3_USART2SW_LSE 5668,458144
#define  RCC_CFGR3_USART2SW_HSI 5669,458277
#define  RCC_CFGR3_USART3SW 5671,458412
#define  RCC_CFGR3_USART3SW_0 5672,458515
#define  RCC_CFGR3_USART3SW_1 5673,458605
#define  RCC_CFGR3_USART3SW_PCLK 5675,458697
#define  RCC_CFGR3_USART3SW_SYSCLK 5676,458821
#define  RCC_CFGR3_USART3SW_LSE 5677,458950
#define  RCC_CFGR3_USART3SW_HSI 5678,459083
#define  RCC_CFGR3_UART4SW 5680,459218
#define  RCC_CFGR3_UART4SW_0 5681,459320
#define  RCC_CFGR3_UART4SW_1 5682,459410
#define  RCC_CFGR3_UART4SW_PCLK 5684,459502
#define  RCC_CFGR3_UART4SW_SYSCLK 5685,459625
#define  RCC_CFGR3_UART4SW_LSE 5686,459753
#define  RCC_CFGR3_UART4SW_HSI 5687,459885
#define  RCC_CFGR3_UART5SW 5689,460019
#define  RCC_CFGR3_UART5SW_0 5690,460121
#define  RCC_CFGR3_UART5SW_1 5691,460211
#define  RCC_CFGR3_UART5SW_PCLK 5693,460303
#define  RCC_CFGR3_UART5SW_SYSCLK 5694,460426
#define  RCC_CFGR3_UART5SW_LSE 5695,460554
#define  RCC_CFGR3_UART5SW_HSI 5696,460686
#define  RCC_CFGR3_TIM2SW_HCLK 5698,460820
#define  RCC_CFGR3_TIM2SW_PLL 5699,460935
#define  RCC_CFGR3_TIM34SW_HCLK 5701,461057
#define  RCC_CFGR3_TIM34SW_PLL 5702,461178
#define RTC_TR_PM 5710,461798
#define RTC_TR_HT 5711,461867
#define RTC_TR_HT_0 5712,461936
#define RTC_TR_HT_1 5713,462005
#define RTC_TR_HU 5714,462074
#define RTC_TR_HU_0 5715,462143
#define RTC_TR_HU_1 5716,462212
#define RTC_TR_HU_2 5717,462281
#define RTC_TR_HU_3 5718,462350
#define RTC_TR_MNT 5719,462419
#define RTC_TR_MNT_0 5720,462488
#define RTC_TR_MNT_1 5721,462557
#define RTC_TR_MNT_2 5722,462626
#define RTC_TR_MNU 5723,462695
#define RTC_TR_MNU_0 5724,462764
#define RTC_TR_MNU_1 5725,462833
#define RTC_TR_MNU_2 5726,462902
#define RTC_TR_MNU_3 5727,462971
#define RTC_TR_ST 5728,463040
#define RTC_TR_ST_0 5729,463109
#define RTC_TR_ST_1 5730,463178
#define RTC_TR_ST_2 5731,463247
#define RTC_TR_SU 5732,463316
#define RTC_TR_SU_0 5733,463385
#define RTC_TR_SU_1 5734,463454
#define RTC_TR_SU_2 5735,463523
#define RTC_TR_SU_3 5736,463592
#define RTC_DR_YT 5739,463745
#define RTC_DR_YT_0 5740,463814
#define RTC_DR_YT_1 5741,463883
#define RTC_DR_YT_2 5742,463952
#define RTC_DR_YT_3 5743,464021
#define RTC_DR_YU 5744,464090
#define RTC_DR_YU_0 5745,464159
#define RTC_DR_YU_1 5746,464228
#define RTC_DR_YU_2 5747,464297
#define RTC_DR_YU_3 5748,464366
#define RTC_DR_WDU 5749,464435
#define RTC_DR_WDU_0 5750,464504
#define RTC_DR_WDU_1 5751,464573
#define RTC_DR_WDU_2 5752,464642
#define RTC_DR_MT 5753,464711
#define RTC_DR_MU 5754,464780
#define RTC_DR_MU_0 5755,464849
#define RTC_DR_MU_1 5756,464918
#define RTC_DR_MU_2 5757,464987
#define RTC_DR_MU_3 5758,465056
#define RTC_DR_DT 5759,465125
#define RTC_DR_DT_0 5760,465194
#define RTC_DR_DT_1 5761,465263
#define RTC_DR_DU 5762,465332
#define RTC_DR_DU_0 5763,465401
#define RTC_DR_DU_1 5764,465470
#define RTC_DR_DU_2 5765,465539
#define RTC_DR_DU_3 5766,465608
#define RTC_CR_COE 5769,465761
#define RTC_CR_OSEL 5770,465830
#define RTC_CR_OSEL_0 5771,465899
#define RTC_CR_OSEL_1 5772,465968
#define RTC_CR_POL 5773,466037
#define RTC_CR_COSEL 5774,466106
#define RTC_CR_BCK 5775,466175
#define RTC_CR_SUB1H 5776,466244
#define RTC_CR_ADD1H 5777,466313
#define RTC_CR_TSIE 5778,466382
#define RTC_CR_WUTIE 5779,466451
#define RTC_CR_ALRBIE 5780,466520
#define RTC_CR_ALRAIE 5781,466589
#define RTC_CR_TSE 5782,466658
#define RTC_CR_WUTE 5783,466727
#define RTC_CR_ALRBE 5784,466796
#define RTC_CR_ALRAE 5785,466865
#define RTC_CR_FMT 5786,466934
#define RTC_CR_BYPSHAD 5787,467003
#define RTC_CR_REFCKON 5788,467072
#define RTC_CR_TSEDGE 5789,467141
#define RTC_CR_WUCKSEL 5790,467210
#define RTC_CR_WUCKSEL_0 5791,467279
#define RTC_CR_WUCKSEL_1 5792,467348
#define RTC_CR_WUCKSEL_2 5793,467417
#define RTC_ISR_RECALPF 5796,467570
#define RTC_ISR_TAMP3F 5797,467639
#define RTC_ISR_TAMP2F 5798,467708
#define RTC_ISR_TAMP1F 5799,467777
#define RTC_ISR_TSOVF 5800,467846
#define RTC_ISR_TSF 5801,467915
#define RTC_ISR_WUTF 5802,467984
#define RTC_ISR_ALRBF 5803,468053
#define RTC_ISR_ALRAF 5804,468122
#define RTC_ISR_INIT 5805,468191
#define RTC_ISR_INITF 5806,468260
#define RTC_ISR_RSF 5807,468329
#define RTC_ISR_INITS 5808,468398
#define RTC_ISR_SHPF 5809,468467
#define RTC_ISR_WUTWF 5810,468536
#define RTC_ISR_ALRBWF 5811,468605
#define RTC_ISR_ALRAWF 5812,468674
#define RTC_PRER_PREDIV_A 5815,468827
#define RTC_PRER_PREDIV_S 5816,468896
#define RTC_WUTR_WUT 5819,469049
#define RTC_ALRMAR_MSK4 5822,469202
#define RTC_ALRMAR_WDSEL 5823,469271
#define RTC_ALRMAR_DT 5824,469340
#define RTC_ALRMAR_DT_0 5825,469409
#define RTC_ALRMAR_DT_1 5826,469478
#define RTC_ALRMAR_DU 5827,469547
#define RTC_ALRMAR_DU_0 5828,469616
#define RTC_ALRMAR_DU_1 5829,469685
#define RTC_ALRMAR_DU_2 5830,469754
#define RTC_ALRMAR_DU_3 5831,469823
#define RTC_ALRMAR_MSK3 5832,469892
#define RTC_ALRMAR_PM 5833,469961
#define RTC_ALRMAR_HT 5834,470030
#define RTC_ALRMAR_HT_0 5835,470099
#define RTC_ALRMAR_HT_1 5836,470168
#define RTC_ALRMAR_HU 5837,470237
#define RTC_ALRMAR_HU_0 5838,470306
#define RTC_ALRMAR_HU_1 5839,470375
#define RTC_ALRMAR_HU_2 5840,470444
#define RTC_ALRMAR_HU_3 5841,470513
#define RTC_ALRMAR_MSK2 5842,470582
#define RTC_ALRMAR_MNT 5843,470651
#define RTC_ALRMAR_MNT_0 5844,470720
#define RTC_ALRMAR_MNT_1 5845,470789
#define RTC_ALRMAR_MNT_2 5846,470858
#define RTC_ALRMAR_MNU 5847,470927
#define RTC_ALRMAR_MNU_0 5848,470996
#define RTC_ALRMAR_MNU_1 5849,471065
#define RTC_ALRMAR_MNU_2 5850,471134
#define RTC_ALRMAR_MNU_3 5851,471203
#define RTC_ALRMAR_MSK1 5852,471272
#define RTC_ALRMAR_ST 5853,471341
#define RTC_ALRMAR_ST_0 5854,471410
#define RTC_ALRMAR_ST_1 5855,471479
#define RTC_ALRMAR_ST_2 5856,471548
#define RTC_ALRMAR_SU 5857,471617
#define RTC_ALRMAR_SU_0 5858,471686
#define RTC_ALRMAR_SU_1 5859,471755
#define RTC_ALRMAR_SU_2 5860,471824
#define RTC_ALRMAR_SU_3 5861,471893
#define RTC_ALRMBR_MSK4 5864,472046
#define RTC_ALRMBR_WDSEL 5865,472115
#define RTC_ALRMBR_DT 5866,472184
#define RTC_ALRMBR_DT_0 5867,472253
#define RTC_ALRMBR_DT_1 5868,472322
#define RTC_ALRMBR_DU 5869,472391
#define RTC_ALRMBR_DU_0 5870,472460
#define RTC_ALRMBR_DU_1 5871,472529
#define RTC_ALRMBR_DU_2 5872,472598
#define RTC_ALRMBR_DU_3 5873,472667
#define RTC_ALRMBR_MSK3 5874,472736
#define RTC_ALRMBR_PM 5875,472805
#define RTC_ALRMBR_HT 5876,472874
#define RTC_ALRMBR_HT_0 5877,472943
#define RTC_ALRMBR_HT_1 5878,473012
#define RTC_ALRMBR_HU 5879,473081
#define RTC_ALRMBR_HU_0 5880,473150
#define RTC_ALRMBR_HU_1 5881,473219
#define RTC_ALRMBR_HU_2 5882,473288
#define RTC_ALRMBR_HU_3 5883,473357
#define RTC_ALRMBR_MSK2 5884,473426
#define RTC_ALRMBR_MNT 5885,473495
#define RTC_ALRMBR_MNT_0 5886,473564
#define RTC_ALRMBR_MNT_1 5887,473633
#define RTC_ALRMBR_MNT_2 5888,473702
#define RTC_ALRMBR_MNU 5889,473771
#define RTC_ALRMBR_MNU_0 5890,473840
#define RTC_ALRMBR_MNU_1 5891,473909
#define RTC_ALRMBR_MNU_2 5892,473978
#define RTC_ALRMBR_MNU_3 5893,474047
#define RTC_ALRMBR_MSK1 5894,474116
#define RTC_ALRMBR_ST 5895,474185
#define RTC_ALRMBR_ST_0 5896,474254
#define RTC_ALRMBR_ST_1 5897,474323
#define RTC_ALRMBR_ST_2 5898,474392
#define RTC_ALRMBR_SU 5899,474461
#define RTC_ALRMBR_SU_0 5900,474530
#define RTC_ALRMBR_SU_1 5901,474599
#define RTC_ALRMBR_SU_2 5902,474668
#define RTC_ALRMBR_SU_3 5903,474737
#define RTC_WPR_KEY 5906,474890
#define RTC_SSR_SS 5909,475043
#define RTC_SHIFTR_SUBFS 5912,475196
#define RTC_SHIFTR_ADD1S 5913,475265
#define RTC_TSTR_PM 5916,475418
#define RTC_TSTR_HT 5917,475487
#define RTC_TSTR_HT_0 5918,475556
#define RTC_TSTR_HT_1 5919,475625
#define RTC_TSTR_HU 5920,475694
#define RTC_TSTR_HU_0 5921,475763
#define RTC_TSTR_HU_1 5922,475832
#define RTC_TSTR_HU_2 5923,475901
#define RTC_TSTR_HU_3 5924,475970
#define RTC_TSTR_MNT 5925,476039
#define RTC_TSTR_MNT_0 5926,476108
#define RTC_TSTR_MNT_1 5927,476177
#define RTC_TSTR_MNT_2 5928,476246
#define RTC_TSTR_MNU 5929,476315
#define RTC_TSTR_MNU_0 5930,476384
#define RTC_TSTR_MNU_1 5931,476453
#define RTC_TSTR_MNU_2 5932,476522
#define RTC_TSTR_MNU_3 5933,476591
#define RTC_TSTR_ST 5934,476660
#define RTC_TSTR_ST_0 5935,476729
#define RTC_TSTR_ST_1 5936,476798
#define RTC_TSTR_ST_2 5937,476867
#define RTC_TSTR_SU 5938,476936
#define RTC_TSTR_SU_0 5939,477005
#define RTC_TSTR_SU_1 5940,477074
#define RTC_TSTR_SU_2 5941,477143
#define RTC_TSTR_SU_3 5942,477212
#define RTC_TSDR_WDU 5945,477365
#define RTC_TSDR_WDU_0 5946,477434
#define RTC_TSDR_WDU_1 5947,477503
#define RTC_TSDR_WDU_2 5948,477572
#define RTC_TSDR_MT 5949,477641
#define RTC_TSDR_MU 5950,477710
#define RTC_TSDR_MU_0 5951,477779
#define RTC_TSDR_MU_1 5952,477848
#define RTC_TSDR_MU_2 5953,477917
#define RTC_TSDR_MU_3 5954,477986
#define RTC_TSDR_DT 5955,478055
#define RTC_TSDR_DT_0 5956,478124
#define RTC_TSDR_DT_1 5957,478193
#define RTC_TSDR_DU 5958,478262
#define RTC_TSDR_DU_0 5959,478331
#define RTC_TSDR_DU_1 5960,478400
#define RTC_TSDR_DU_2 5961,478469
#define RTC_TSDR_DU_3 5962,478538
#define RTC_TSSSR_SS 5965,478691
#define RTC_CALR_CALP 5968,478843
#define RTC_CALR_CALW8 5969,478912
#define RTC_CALR_CALW16 5970,478981
#define RTC_CALR_CALM 5971,479050
#define RTC_CALR_CALM_0 5972,479119
#define RTC_CALR_CALM_1 5973,479188
#define RTC_CALR_CALM_2 5974,479257
#define RTC_CALR_CALM_3 5975,479326
#define RTC_CALR_CALM_4 5976,479395
#define RTC_CALR_CALM_5 5977,479464
#define RTC_CALR_CALM_6 5978,479533
#define RTC_CALR_CALM_7 5979,479602
#define RTC_CALR_CALM_8 5980,479671
#define RTC_TAFCR_ALARMOUTTYPE 5983,479824
#define RTC_TAFCR_TAMPPUDIS 5984,479893
#define RTC_TAFCR_TAMPPRCH 5985,479962
#define RTC_TAFCR_TAMPPRCH_0 5986,480031
#define RTC_TAFCR_TAMPPRCH_1 5987,480100
#define RTC_TAFCR_TAMPFLT 5988,480169
#define RTC_TAFCR_TAMPFLT_0 5989,480238
#define RTC_TAFCR_TAMPFLT_1 5990,480307
#define RTC_TAFCR_TAMPFREQ 5991,480376
#define RTC_TAFCR_TAMPFREQ_0 5992,480445
#define RTC_TAFCR_TAMPFREQ_1 5993,480514
#define RTC_TAFCR_TAMPFREQ_2 5994,480583
#define RTC_TAFCR_TAMPTS 5995,480652
#define RTC_TAFCR_TAMP3TRG 5996,480721
#define RTC_TAFCR_TAMP3E 5997,480790
#define RTC_TAFCR_TAMP2TRG 5998,480859
#define RTC_TAFCR_TAMP2E 5999,480928
#define RTC_TAFCR_TAMPIE 6000,480997
#define RTC_TAFCR_TAMP1TRG 6001,481066
#define RTC_TAFCR_TAMP1E 6002,481135
#define RTC_ALRMASSR_MASKSS 6005,481288
#define RTC_ALRMASSR_MASKSS_0 6006,481357
#define RTC_ALRMASSR_MASKSS_1 6007,481426
#define RTC_ALRMASSR_MASKSS_2 6008,481495
#define RTC_ALRMASSR_MASKSS_3 6009,481564
#define RTC_ALRMASSR_SS 6010,481633
#define RTC_ALRMBSSR_MASKSS 6013,481786
#define RTC_ALRMBSSR_MASKSS_0 6014,481855
#define RTC_ALRMBSSR_MASKSS_1 6015,481924
#define RTC_ALRMBSSR_MASKSS_2 6016,481993
#define RTC_ALRMBSSR_MASKSS_3 6017,482062
#define RTC_ALRMBSSR_SS 6018,482131
#define RTC_BKP0R 6021,482284
#define RTC_BKP1R 6024,482437
#define RTC_BKP2R 6027,482590
#define RTC_BKP3R 6030,482743
#define RTC_BKP4R 6033,482896
#define RTC_BKP5R 6036,483049
#define RTC_BKP6R 6039,483202
#define RTC_BKP7R 6042,483355
#define RTC_BKP8R 6045,483508
#define RTC_BKP9R 6048,483661
#define RTC_BKP10R 6051,483814
#define RTC_BKP11R 6054,483967
#define RTC_BKP12R 6057,484120
#define RTC_BKP13R 6060,484273
#define RTC_BKP14R 6063,484426
#define RTC_BKP15R 6066,484579
#define RTC_BKP_NUMBER 6069,484732
#define  SPI_CR1_CPHA 6077,485275
#define  SPI_CR1_CPOL 6078,485371
#define  SPI_CR1_MSTR 6079,485470
#define  SPI_CR1_BR 6080,485571
#define  SPI_CR1_BR_0 6081,485688
#define  SPI_CR1_BR_1 6082,485778
#define  SPI_CR1_BR_2 6083,485868
#define  SPI_CR1_SPE 6084,485958
#define  SPI_CR1_LSBFIRST 6085,486053
#define  SPI_CR1_SSI 6086,486150
#define  SPI_CR1_SSM 6087,486256
#define  SPI_CR1_RXONLY 6088,486366
#define  SPI_CR1_CRCL 6089,486463
#define  SPI_CR1_CRCNEXT 6090,486558
#define  SPI_CR1_CRCEN 6091,486660
#define  SPI_CR1_BIDIOE 6092,486776
#define  SPI_CR1_BIDIMODE 6093,486896
#define  SPI_CR2_RXDMAEN 6096,487095
#define  SPI_CR2_TXDMAEN 6097,487200
#define  SPI_CR2_SSOE 6098,487305
#define  SPI_CR2_NSSP 6099,487406
#define  SPI_CR2_FRF 6100,487518
#define  SPI_CR2_ERRIE 6101,487622
#define  SPI_CR2_RXNEIE 6102,487729
#define  SPI_CR2_TXEIE 6103,487850
#define  SPI_CR2_DS 6104,487967
#define  SPI_CR2_DS_0 6105,488069
#define  SPI_CR2_DS_1 6106,488159
#define  SPI_CR2_DS_2 6107,488249
#define  SPI_CR2_DS_3 6108,488339
#define  SPI_CR2_FRXTH 6109,488429
#define  SPI_CR2_LDMARX 6110,488538
#define  SPI_CR2_LDMATX 6111,488654
#define  SPI_SR_RXNE 6114,488857
#define  SPI_SR_TXE 6115,488966
#define  SPI_SR_CHSIDE 6116,489072
#define  SPI_SR_UDR 6117,489169
#define  SPI_SR_CRCERR 6118,489267
#define  SPI_SR_MODF 6119,489366
#define  SPI_SR_OVR 6120,489461
#define  SPI_SR_BSY 6121,489558
#define  SPI_SR_FRE 6122,489652
#define  SPI_SR_FRLVL 6123,489758
#define  SPI_SR_FRLVL_0 6124,489863
#define  SPI_SR_FRLVL_1 6125,489953
#define  SPI_SR_FTLVL 6126,490043
#define  SPI_SR_FTLVL_0 6127,490151
#define  SPI_SR_FTLVL_1 6128,490241
#define  SPI_DR_DR 6131,490415
#define  SPI_CRCPR_CRCPOLY 6134,490597
#define  SPI_RXCRCR_RXCRC 6137,490789
#define  SPI_TXCRCR_TXCRC 6140,490973
#define  SPI_I2SCFGR_CHLEN 6143,491157
#define  SPI_I2SCFGR_DATLEN 6144,491290
#define  SPI_I2SCFGR_DATLEN_0 6145,491422
#define  SPI_I2SCFGR_DATLEN_1 6146,491511
#define  SPI_I2SCFGR_CKPOL 6147,491600
#define  SPI_I2SCFGR_I2SSTD 6148,491711
#define  SPI_I2SCFGR_I2SSTD_0 6149,491836
#define  SPI_I2SCFGR_I2SSTD_1 6150,491925
#define  SPI_I2SCFGR_PCMSYNC 6151,492014
#define  SPI_I2SCFGR_I2SCFG 6152,492123
#define  SPI_I2SCFGR_I2SCFG_0 6153,492248
#define  SPI_I2SCFGR_I2SCFG_1 6154,492337
#define  SPI_I2SCFGR_I2SE 6155,492426
#define  SPI_I2SCFGR_I2SMOD 6156,492520
#define  SPI_I2SPR_I2SDIV 6159,492706
#define  SPI_I2SPR_ODD 6160,492810
#define  SPI_I2SPR_MCKOE 6161,492922
#define SYSCFG_CFGR1_MEM_MODE 6169,493525
#define SYSCFG_CFGR1_MEM_MODE_0 6170,493628
#define SYSCFG_CFGR1_MEM_MODE_1 6171,493710
#define SYSCFG_CFGR1_MEM_MODE_2 6172,493792
#define SYSCFG_CFGR1_USB_IT_RMP 6173,493874
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 6174,493970
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 6175,494069
#define SYSCFG_CFGR1_DMA_RMP 6176,494165
#define SYSCFG_CFGR1_ADC24_DMA_RMP 6177,494256
#define SYSCFG_CFGR1_TIM16_DMA_RMP 6178,494356
#define SYSCFG_CFGR1_TIM17_DMA_RMP 6179,494451
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 6180,494546
#define SYSCFG_CFGR1_I2C_PB6_FMP 6181,494651
#define SYSCFG_CFGR1_I2C_PB7_FMP 6182,494750
#define SYSCFG_CFGR1_I2C_PB8_FMP 6183,494849
#define SYSCFG_CFGR1_I2C_PB9_FMP 6184,494948
#define SYSCFG_CFGR1_I2C1_FMP 6185,495047
#define SYSCFG_CFGR1_I2C2_FMP 6186,495143
#define SYSCFG_CFGR1_ENCODER_MODE 6187,495239
#define SYSCFG_CFGR1_ENCODER_MODE_0 6188,495328
#define SYSCFG_CFGR1_ENCODER_MODE_1 6189,495419
#define SYSCFG_CFGR1_I2C3_FMP 6190,495510
#define SYSCFG_CFGR1_FPU_IE 6191,495606
#define SYSCFG_CFGR1_FPU_IE_0 6192,495719
#define SYSCFG_CFGR1_FPU_IE_1 6193,495834
#define SYSCFG_CFGR1_FPU_IE_2 6194,495949
#define SYSCFG_CFGR1_FPU_IE_3 6195,496064
#define SYSCFG_CFGR1_FPU_IE_4 6196,496179
#define SYSCFG_CFGR1_FPU_IE_5 6197,496294
#define SYSCFG_EXTICR1_EXTI0 6200,496493
#define SYSCFG_EXTICR1_EXTI1 6201,496586
#define SYSCFG_EXTICR1_EXTI2 6202,496679
#define SYSCFG_EXTICR1_EXTI3 6203,496772
#define SYSCFG_EXTICR1_EXTI0_PA 6208,496913
#define SYSCFG_EXTICR1_EXTI0_PB 6209,496995
#define SYSCFG_EXTICR1_EXTI0_PC 6210,497077
#define SYSCFG_EXTICR1_EXTI0_PD 6211,497159
#define SYSCFG_EXTICR1_EXTI0_PE 6212,497241
#define SYSCFG_EXTICR1_EXTI0_PF 6213,497323
#define SYSCFG_EXTICR1_EXTI0_PG 6214,497405
#define SYSCFG_EXTICR1_EXTI0_PH 6215,497487
#define SYSCFG_EXTICR1_EXTI1_PA 6220,497617
#define SYSCFG_EXTICR1_EXTI1_PB 6221,497699
#define SYSCFG_EXTICR1_EXTI1_PC 6222,497781
#define SYSCFG_EXTICR1_EXTI1_PD 6223,497863
#define SYSCFG_EXTICR1_EXTI1_PE 6224,497945
#define SYSCFG_EXTICR1_EXTI1_PF 6225,498027
#define SYSCFG_EXTICR1_EXTI1_PG 6226,498109
#define SYSCFG_EXTICR1_EXTI1_PH 6227,498191
#define SYSCFG_EXTICR1_EXTI2_PA 6232,498321
#define SYSCFG_EXTICR1_EXTI2_PB 6233,498403
#define SYSCFG_EXTICR1_EXTI2_PC 6234,498485
#define SYSCFG_EXTICR1_EXTI2_PD 6235,498567
#define SYSCFG_EXTICR1_EXTI2_PE 6236,498649
#define SYSCFG_EXTICR1_EXTI2_PF 6237,498731
#define SYSCFG_EXTICR1_EXTI2_PG 6238,498813
#define SYSCFG_EXTICR1_EXTI3_PA 6243,498943
#define SYSCFG_EXTICR1_EXTI3_PB 6244,499025
#define SYSCFG_EXTICR1_EXTI3_PC 6245,499107
#define SYSCFG_EXTICR1_EXTI3_PD 6246,499189
#define SYSCFG_EXTICR1_EXTI3_PE 6247,499271
#define SYSCFG_EXTICR1_EXTI3_PF 6248,499353
#define SYSCFG_EXTICR1_EXTI3_PG 6249,499435
#define SYSCFG_EXTICR2_EXTI4 6252,499601
#define SYSCFG_EXTICR2_EXTI5 6253,499694
#define SYSCFG_EXTICR2_EXTI6 6254,499787
#define SYSCFG_EXTICR2_EXTI7 6255,499880
#define SYSCFG_EXTICR2_EXTI4_PA 6260,500021
#define SYSCFG_EXTICR2_EXTI4_PB 6261,500103
#define SYSCFG_EXTICR2_EXTI4_PC 6262,500185
#define SYSCFG_EXTICR2_EXTI4_PD 6263,500267
#define SYSCFG_EXTICR2_EXTI4_PE 6264,500349
#define SYSCFG_EXTICR2_EXTI4_PF 6265,500431
#define SYSCFG_EXTICR2_EXTI4_PG 6266,500513
#define SYSCFG_EXTICR2_EXTI4_PH 6267,500595
#define SYSCFG_EXTICR2_EXTI5_PA 6272,500725
#define SYSCFG_EXTICR2_EXTI5_PB 6273,500807
#define SYSCFG_EXTICR2_EXTI5_PC 6274,500889
#define SYSCFG_EXTICR2_EXTI5_PD 6275,500971
#define SYSCFG_EXTICR2_EXTI5_PE 6276,501053
#define SYSCFG_EXTICR2_EXTI5_PF 6277,501135
#define SYSCFG_EXTICR2_EXTI5_PG 6278,501217
#define SYSCFG_EXTICR2_EXTI6_PA 6283,501347
#define SYSCFG_EXTICR2_EXTI6_PB 6284,501429
#define SYSCFG_EXTICR2_EXTI6_PC 6285,501511
#define SYSCFG_EXTICR2_EXTI6_PD 6286,501593
#define SYSCFG_EXTICR2_EXTI6_PE 6287,501675
#define SYSCFG_EXTICR2_EXTI6_PF 6288,501757
#define SYSCFG_EXTICR2_EXTI6_PG 6289,501839
#define SYSCFG_EXTICR2_EXTI7_PA 6294,501969
#define SYSCFG_EXTICR2_EXTI7_PB 6295,502051
#define SYSCFG_EXTICR2_EXTI7_PC 6296,502133
#define SYSCFG_EXTICR2_EXTI7_PD 6297,502215
#define SYSCFG_EXTICR2_EXTI7_PE 6298,502297
#define SYSCFG_EXTICR2_EXTI7_PF 6299,502379
#define SYSCFG_EXTICR2_EXTI7_PG 6300,502461
#define SYSCFG_EXTICR3_EXTI8 6303,502627
#define SYSCFG_EXTICR3_EXTI9 6304,502720
#define SYSCFG_EXTICR3_EXTI10 6305,502813
#define SYSCFG_EXTICR3_EXTI11 6306,502907
#define SYSCFG_EXTICR3_EXTI8_PA 6311,503049
#define SYSCFG_EXTICR3_EXTI8_PB 6312,503131
#define SYSCFG_EXTICR3_EXTI8_PC 6313,503213
#define SYSCFG_EXTICR3_EXTI8_PD 6314,503295
#define SYSCFG_EXTICR3_EXTI8_PE 6315,503377
#define SYSCFG_EXTICR3_EXTI8_PF 6316,503459
#define SYSCFG_EXTICR3_EXTI8_PG 6317,503541
#define SYSCFG_EXTICR3_EXTI9_PA 6322,503671
#define SYSCFG_EXTICR3_EXTI9_PB 6323,503753
#define SYSCFG_EXTICR3_EXTI9_PC 6324,503835
#define SYSCFG_EXTICR3_EXTI9_PD 6325,503917
#define SYSCFG_EXTICR3_EXTI9_PE 6326,503999
#define SYSCFG_EXTICR3_EXTI9_PF 6327,504081
#define SYSCFG_EXTICR3_EXTI9_PG 6328,504163
#define SYSCFG_EXTICR3_EXTI10_PA 6333,504294
#define SYSCFG_EXTICR3_EXTI10_PB 6334,504377
#define SYSCFG_EXTICR3_EXTI10_PC 6335,504460
#define SYSCFG_EXTICR3_EXTI10_PD 6336,504543
#define SYSCFG_EXTICR3_EXTI10_PE 6337,504626
#define SYSCFG_EXTICR3_EXTI10_PF 6338,504709
#define SYSCFG_EXTICR3_EXTI10_PG 6339,504792
#define SYSCFG_EXTICR3_EXTI11_PA 6344,504924
#define SYSCFG_EXTICR3_EXTI11_PB 6345,505007
#define SYSCFG_EXTICR3_EXTI11_PC 6346,505090
#define SYSCFG_EXTICR3_EXTI11_PD 6347,505173
#define SYSCFG_EXTICR3_EXTI11_PE 6348,505256
#define SYSCFG_EXTICR3_EXTI11_PF 6349,505339
#define SYSCFG_EXTICR3_EXTI11_PG 6350,505422
#define SYSCFG_EXTICR4_EXTI12 6353,505591
#define SYSCFG_EXTICR4_EXTI13 6354,505685
#define SYSCFG_EXTICR4_EXTI14 6355,505779
#define SYSCFG_EXTICR4_EXTI15 6356,505873
#define SYSCFG_EXTICR4_EXTI12_PA 6361,506016
#define SYSCFG_EXTICR4_EXTI12_PB 6362,506099
#define SYSCFG_EXTICR4_EXTI12_PC 6363,506182
#define SYSCFG_EXTICR4_EXTI12_PD 6364,506265
#define SYSCFG_EXTICR4_EXTI12_PE 6365,506348
#define SYSCFG_EXTICR4_EXTI12_PF 6366,506431
#define SYSCFG_EXTICR4_EXTI12_PG 6367,506514
#define SYSCFG_EXTICR4_EXTI13_PA 6372,506646
#define SYSCFG_EXTICR4_EXTI13_PB 6373,506729
#define SYSCFG_EXTICR4_EXTI13_PC 6374,506812
#define SYSCFG_EXTICR4_EXTI13_PD 6375,506895
#define SYSCFG_EXTICR4_EXTI13_PE 6376,506978
#define SYSCFG_EXTICR4_EXTI13_PF 6377,507061
#define SYSCFG_EXTICR4_EXTI13_PG 6378,507144
#define SYSCFG_EXTICR4_EXTI14_PA 6383,507276
#define SYSCFG_EXTICR4_EXTI14_PB 6384,507359
#define SYSCFG_EXTICR4_EXTI14_PC 6385,507442
#define SYSCFG_EXTICR4_EXTI14_PD 6386,507525
#define SYSCFG_EXTICR4_EXTI14_PE 6387,507608
#define SYSCFG_EXTICR4_EXTI14_PF 6388,507691
#define SYSCFG_EXTICR4_EXTI14_PG 6389,507774
#define SYSCFG_EXTICR4_EXTI15_PA 6394,507906
#define SYSCFG_EXTICR4_EXTI15_PB 6395,507989
#define SYSCFG_EXTICR4_EXTI15_PC 6396,508072
#define SYSCFG_EXTICR4_EXTI15_PD 6397,508155
#define SYSCFG_EXTICR4_EXTI15_PE 6398,508238
#define SYSCFG_EXTICR4_EXTI15_PF 6399,508321
#define SYSCFG_EXTICR4_EXTI15_PG 6400,508404
#define SYSCFG_CFGR2_LOCKUP_LOCK 6403,508570
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 6404,508734
#define SYSCFG_CFGR2_PVD_LOCK 6405,508885
#define SYSCFG_CFGR2_BYP_ADDR_PAR 6406,509080
#define SYSCFG_CFGR2_SRAM_PE 6407,509201
#define  TIM_CR1_CEN 6415,509797
#define  TIM_CR1_UDIS 6416,509899
#define  TIM_CR1_URS 6417,510001
#define  TIM_CR1_OPM 6418,510110
#define  TIM_CR1_DIR 6419,510212
#define  TIM_CR1_CMS 6421,510311
#define  TIM_CR1_CMS_0 6422,510444
#define  TIM_CR1_CMS_1 6423,510537
#define  TIM_CR1_ARPE 6425,510632
#define  TIM_CR1_CKD 6427,510748
#define  TIM_CR1_CKD_0 6428,510866
#define  TIM_CR1_CKD_1 6429,510959
#define  TIM_CR1_UIFREMAP 6431,511054
#define  TIM_CR2_CCPC 6434,511253
#define  TIM_CR2_CCUS 6435,511374
#define  TIM_CR2_CCDS 6436,511502
#define  TIM_CR2_MMS 6438,511621
#define  TIM_CR2_MMS_0 6439,511746
#define  TIM_CR2_MMS_1 6440,511839
#define  TIM_CR2_MMS_2 6441,511932
#define  TIM_CR2_TI1S 6443,512027
#define  TIM_CR2_OIS1 6444,512128
#define  TIM_CR2_OIS1N 6445,512248
#define  TIM_CR2_OIS2 6446,512369
#define  TIM_CR2_OIS2N 6447,512489
#define  TIM_CR2_OIS3 6448,512610
#define  TIM_CR2_OIS3N 6449,512730
#define  TIM_CR2_OIS4 6450,512851
#define  TIM_CR2_OIS5 6451,512971
#define  TIM_CR2_OIS6 6452,513091
#define  TIM_CR2_MMS2 6454,513213
#define  TIM_CR2_MMS2_0 6455,513338
#define  TIM_CR2_MMS2_1 6456,513431
#define  TIM_CR2_MMS2_2 6457,513524
#define  TIM_CR2_MMS2_3 6458,513617
#define  TIM_SMCR_SMS 6461,513794
#define  TIM_SMCR_SMS_0 6462,513918
#define  TIM_SMCR_SMS_1 6463,514011
#define  TIM_SMCR_SMS_2 6464,514104
#define  TIM_SMCR_SMS_3 6465,514197
#define  TIM_SMCR_OCCS 6467,514292
#define  TIM_SMCR_TS 6469,514404
#define  TIM_SMCR_TS_0 6470,514524
#define  TIM_SMCR_TS_1 6471,514617
#define  TIM_SMCR_TS_2 6472,514710
#define  TIM_SMCR_MSM 6474,514805
#define  TIM_SMCR_ETF 6476,514912
#define  TIM_SMCR_ETF_0 6477,515039
#define  TIM_SMCR_ETF_1 6478,515132
#define  TIM_SMCR_ETF_2 6479,515225
#define  TIM_SMCR_ETF_3 6480,515318
#define  TIM_SMCR_ETPS 6482,515413
#define  TIM_SMCR_ETPS_0 6483,515544
#define  TIM_SMCR_ETPS_1 6484,515637
#define  TIM_SMCR_ECE 6486,515732
#define  TIM_SMCR_ETP 6487,515841
#define  TIM_DIER_UIE 6490,516038
#define  TIM_DIER_CC1IE 6491,516149
#define  TIM_DIER_CC2IE 6492,516271
#define  TIM_DIER_CC3IE 6493,516393
#define  TIM_DIER_CC4IE 6494,516515
#define  TIM_DIER_COMIE 6495,516637
#define  TIM_DIER_TIE 6496,516745
#define  TIM_DIER_BIE 6497,516857
#define  TIM_DIER_UDE 6498,516967
#define  TIM_DIER_CC1DE 6499,517080
#define  TIM_DIER_CC2DE 6500,517204
#define  TIM_DIER_CC3DE 6501,517328
#define  TIM_DIER_CC4DE 6502,517452
#define  TIM_DIER_COMDE 6503,517576
#define  TIM_DIER_TDE 6504,517686
#define  TIM_SR_UIF 6507,517884
#define  TIM_SR_CC1IF 6508,517993
#define  TIM_SR_CC2IF 6509,518113
#define  TIM_SR_CC3IF 6510,518233
#define  TIM_SR_CC4IF 6511,518353
#define  TIM_SR_COMIF 6512,518473
#define  TIM_SR_TIF 6513,518579
#define  TIM_SR_BIF 6514,518689
#define  TIM_SR_B2IF 6515,518797
#define  TIM_SR_CC1OF 6516,518906
#define  TIM_SR_CC2OF 6517,519028
#define  TIM_SR_CC3OF 6518,519150
#define  TIM_SR_CC4OF 6519,519272
#define  TIM_SR_CC5IF 6520,519394
#define  TIM_SR_CC6IF 6521,519514
#define  TIM_EGR_UG 6524,519718
#define  TIM_EGR_CC1G 6525,519826
#define  TIM_EGR_CC2G 6526,519945
#define  TIM_EGR_CC3G 6527,520064
#define  TIM_EGR_CC4G 6528,520183
#define  TIM_EGR_COMG 6529,520302
#define  TIM_EGR_TG 6530,520434
#define  TIM_EGR_BG 6531,520543
#define  TIM_EGR_B2G 6532,520650
#define  TIM_CCMR1_CC1S 6535,520841
#define  TIM_CCMR1_CC1S_0 6536,520973
#define  TIM_CCMR1_CC1S_1 6537,521066
#define  TIM_CCMR1_OC1FE 6539,521161
#define  TIM_CCMR1_OC1PE 6540,521277
#define  TIM_CCMR1_OC1M 6542,521398
#define  TIM_CCMR1_OC1M_0 6543,521524
#define  TIM_CCMR1_OC1M_1 6544,521617
#define  TIM_CCMR1_OC1M_2 6545,521710
#define  TIM_CCMR1_OC1M_3 6546,521803
#define  TIM_CCMR1_OC1CE 6548,521898
#define  TIM_CCMR1_CC2S 6550,522016
#define  TIM_CCMR1_CC2S_0 6551,522148
#define  TIM_CCMR1_CC2S_1 6552,522241
#define  TIM_CCMR1_OC2FE 6554,522336
#define  TIM_CCMR1_OC2PE 6555,522452
#define  TIM_CCMR1_OC2M 6557,522573
#define  TIM_CCMR1_OC2M_0 6558,522699
#define  TIM_CCMR1_OC2M_1 6559,522792
#define  TIM_CCMR1_OC2M_2 6560,522885
#define  TIM_CCMR1_OC2M_3 6561,522978
#define  TIM_CCMR1_OC2CE 6563,523073
#define  TIM_CCMR1_IC1PSC 6567,523276
#define  TIM_CCMR1_IC1PSC_0 6568,523408
#define  TIM_CCMR1_IC1PSC_1 6569,523501
#define  TIM_CCMR1_IC1F 6571,523596
#define  TIM_CCMR1_IC1F_0 6572,523723
#define  TIM_CCMR1_IC1F_1 6573,523816
#define  TIM_CCMR1_IC1F_2 6574,523909
#define  TIM_CCMR1_IC1F_3 6575,524002
#define  TIM_CCMR1_IC2PSC 6577,524097
#define  TIM_CCMR1_IC2PSC_0 6578,524229
#define  TIM_CCMR1_IC2PSC_1 6579,524322
#define  TIM_CCMR1_IC2F 6581,524417
#define  TIM_CCMR1_IC2F_0 6582,524544
#define  TIM_CCMR1_IC2F_1 6583,524637
#define  TIM_CCMR1_IC2F_2 6584,524730
#define  TIM_CCMR1_IC2F_3 6585,524823
#define  TIM_CCMR2_CC3S 6588,525000
#define  TIM_CCMR2_CC3S_0 6589,525132
#define  TIM_CCMR2_CC3S_1 6590,525225
#define  TIM_CCMR2_OC3FE 6592,525320
#define  TIM_CCMR2_OC3PE 6593,525436
#define  TIM_CCMR2_OC3M 6595,525557
#define  TIM_CCMR2_OC3M_0 6596,525683
#define  TIM_CCMR2_OC3M_1 6597,525776
#define  TIM_CCMR2_OC3M_2 6598,525869
#define  TIM_CCMR2_OC3M_3 6599,525962
#define  TIM_CCMR2_OC3CE 6601,526057
#define  TIM_CCMR2_CC4S 6603,526176
#define  TIM_CCMR2_CC4S_0 6604,526308
#define  TIM_CCMR2_CC4S_1 6605,526401
#define  TIM_CCMR2_OC4FE 6607,526496
#define  TIM_CCMR2_OC4PE 6608,526612
#define  TIM_CCMR2_OC4M 6610,526733
#define  TIM_CCMR2_OC4M_0 6611,526859
#define  TIM_CCMR2_OC4M_1 6612,526952
#define  TIM_CCMR2_OC4M_2 6613,527045
#define  TIM_CCMR2_OC4M_3 6614,527138
#define  TIM_CCMR2_OC4CE 6616,527233
#define  TIM_CCMR2_IC3PSC 6620,527436
#define  TIM_CCMR2_IC3PSC_0 6621,527572
#define  TIM_CCMR2_IC3PSC_1 6622,527669
#define  TIM_CCMR2_IC3F 6624,527768
#define  TIM_CCMR2_IC3F_0 6625,527899
#define  TIM_CCMR2_IC3F_1 6626,527996
#define  TIM_CCMR2_IC3F_2 6627,528093
#define  TIM_CCMR2_IC3F_3 6628,528190
#define  TIM_CCMR2_IC4PSC 6630,528289
#define  TIM_CCMR2_IC4PSC_0 6631,528425
#define  TIM_CCMR2_IC4PSC_1 6632,528522
#define  TIM_CCMR2_IC4F 6634,528621
#define  TIM_CCMR2_IC4F_0 6635,528752
#define  TIM_CCMR2_IC4F_1 6636,528849
#define  TIM_CCMR2_IC4F_2 6637,528946
#define  TIM_CCMR2_IC4F_3 6638,529043
#define  TIM_CCER_CC1E 6641,529224
#define  TIM_CCER_CC1P 6642,529343
#define  TIM_CCER_CC1NE 6643,529464
#define  TIM_CCER_CC1NP 6644,529597
#define  TIM_CCER_CC2E 6645,529732
#define  TIM_CCER_CC2P 6646,529851
#define  TIM_CCER_CC2NE 6647,529972
#define  TIM_CCER_CC2NP 6648,530105
#define  TIM_CCER_CC3E 6649,530240
#define  TIM_CCER_CC3P 6650,530359
#define  TIM_CCER_CC3NE 6651,530480
#define  TIM_CCER_CC3NP 6652,530613
#define  TIM_CCER_CC4E 6653,530748
#define  TIM_CCER_CC4P 6654,530867
#define  TIM_CCER_CC4NP 6655,530988
#define  TIM_CCER_CC5E 6656,531123
#define  TIM_CCER_CC5P 6657,531242
#define  TIM_CCER_CC6E 6658,531363
#define  TIM_CCER_CC6P 6659,531482
#define  TIM_CNT_CNT 6662,531687
#define  TIM_CNT_UIFCPY 6663,531788
#define  TIM_PSC_PSC 6666,531986
#define  TIM_ARR_ARR 6669,532173
#define  TIM_RCR_REP 6672,532369
#define  TIM_CCR1_CCR1 6675,532565
#define  TIM_CCR2_CCR2 6678,532760
#define  TIM_CCR3_CCR3 6681,532955
#define  TIM_CCR4_CCR4 6684,533150
#define  TIM_CCR5_CCR5 6687,533345
#define  TIM_CCR5_GC5C1 6688,533452
#define  TIM_CCR5_GC5C2 6689,533565
#define  TIM_CCR5_GC5C3 6690,533678
#define  TIM_CCR6_CCR6 6693,533875
#define  TIM_BDTR_DTG 6696,534070
#define  TIM_BDTR_DTG_0 6697,534200
#define  TIM_BDTR_DTG_1 6698,534293
#define  TIM_BDTR_DTG_2 6699,534386
#define  TIM_BDTR_DTG_3 6700,534479
#define  TIM_BDTR_DTG_4 6701,534572
#define  TIM_BDTR_DTG_5 6702,534665
#define  TIM_BDTR_DTG_6 6703,534758
#define  TIM_BDTR_DTG_7 6704,534851
#define  TIM_BDTR_LOCK 6706,534946
#define  TIM_BDTR_LOCK_0 6707,535069
#define  TIM_BDTR_LOCK_1 6708,535162
#define  TIM_BDTR_OSSI 6710,535257
#define  TIM_BDTR_OSSR 6711,535378
#define  TIM_BDTR_BKE 6712,535498
#define  TIM_BDTR_BKP 6713,535609
#define  TIM_BDTR_AOE 6714,535722
#define  TIM_BDTR_MOE 6715,535833
#define  TIM_BDTR_BKF 6717,535941
#define  TIM_BDTR_BK2F 6718,536052
#define  TIM_BDTR_BK2E 6720,536165
#define  TIM_BDTR_BK2P 6721,536276
#define  TIM_DCR_DBA 6724,536473
#define  TIM_DCR_DBA_0 6725,536593
#define  TIM_DCR_DBA_1 6726,536686
#define  TIM_DCR_DBA_2 6727,536779
#define  TIM_DCR_DBA_3 6728,536872
#define  TIM_DCR_DBA_4 6729,536965
#define  TIM_DCR_DBL 6731,537060
#define  TIM_DCR_DBL_0 6732,537180
#define  TIM_DCR_DBL_1 6733,537273
#define  TIM_DCR_DBL_2 6734,537366
#define  TIM_DCR_DBL_3 6735,537459
#define  TIM_DCR_DBL_4 6736,537552
#define  TIM_DMAR_DMAB 6739,537729
#define TIM16_OR_TI1_RMP 6742,537934
#define TIM16_OR_TI1_RMP_0 6743,538061
#define TIM16_OR_TI1_RMP_1 6744,538154
#define TIM1_OR_ETR_RMP 6747,538332
#define TIM1_OR_ETR_RMP_0 6748,538454
#define TIM1_OR_ETR_RMP_1 6749,538547
#define TIM1_OR_ETR_RMP_2 6750,538640
#define TIM1_OR_ETR_RMP_3 6751,538733
#define  TIM_CCMR3_OC5FE 6754,538910
#define  TIM_CCMR3_OC5PE 6755,539026
#define  TIM_CCMR3_OC5M 6757,539147
#define  TIM_CCMR3_OC5M_0 6758,539273
#define  TIM_CCMR3_OC5M_1 6759,539366
#define  TIM_CCMR3_OC5M_2 6760,539459
#define  TIM_CCMR3_OC5M_3 6761,539552
#define  TIM_CCMR3_OC5CE 6763,539647
#define  TIM_CCMR3_OC6FE 6765,539766
#define  TIM_CCMR3_OC6PE 6766,539882
#define  TIM_CCMR3_OC6M 6768,540003
#define  TIM_CCMR3_OC6M_0 6769,540129
#define  TIM_CCMR3_OC6M_1 6770,540222
#define  TIM_CCMR3_OC6M_2 6771,540315
#define  TIM_CCMR3_OC6M_3 6772,540408
#define  TIM_CCMR3_OC6CE 6774,540503
#define  TSC_CR_TSCE 6782,541114
#define  TSC_CR_START 6783,541233
#define  TSC_CR_AM 6784,541338
#define  TSC_CR_SYNCPOL 6785,541442
#define  TSC_CR_IODEF 6786,541558
#define  TSC_CR_MCV 6788,541663
#define  TSC_CR_MCV_0 6789,541782
#define  TSC_CR_MCV_1 6790,541875
#define  TSC_CR_MCV_2 6791,541968
#define  TSC_CR_PGPSC 6793,542063
#define  TSC_CR_PGPSC_0 6794,542194
#define  TSC_CR_PGPSC_1 6795,542287
#define  TSC_CR_PGPSC_2 6796,542380
#define  TSC_CR_SSPSC 6798,542475
#define  TSC_CR_SSE 6799,542588
#define  TSC_CR_SSD 6801,542700
#define  TSC_CR_SSD_0 6802,542829
#define  TSC_CR_SSD_1 6803,542922
#define  TSC_CR_SSD_2 6804,543015
#define  TSC_CR_SSD_3 6805,543108
#define  TSC_CR_SSD_4 6806,543201
#define  TSC_CR_SSD_5 6807,543294
#define  TSC_CR_SSD_6 6808,543387
#define  TSC_CR_CTPL 6810,543482
#define  TSC_CR_CTPL_0 6811,543612
#define  TSC_CR_CTPL_1 6812,543705
#define  TSC_CR_CTPL_2 6813,543798
#define  TSC_CR_CTPL_3 6814,543891
#define  TSC_CR_CTPH 6816,543986
#define  TSC_CR_CTPH_0 6817,544117
#define  TSC_CR_CTPH_1 6818,544210
#define  TSC_CR_CTPH_2 6819,544303
#define  TSC_CR_CTPH_3 6820,544396
#define  TSC_IER_EOAIE 6823,544573
#define  TSC_IER_MCEIE 6824,544696
#define  TSC_ICR_EOAIC 6827,544900
#define  TSC_ICR_MCEIC 6828,545022
#define  TSC_ISR_EOAF 6831,545225
#define  TSC_ISR_MCEF 6832,545336
#define  TSC_IOHCR_G1_IO1 6835,545528
#define  TSC_IOHCR_G1_IO2 6836,545658
#define  TSC_IOHCR_G1_IO3 6837,545788
#define  TSC_IOHCR_G1_IO4 6838,545918
#define  TSC_IOHCR_G2_IO1 6839,546048
#define  TSC_IOHCR_G2_IO2 6840,546178
#define  TSC_IOHCR_G2_IO3 6841,546308
#define  TSC_IOHCR_G2_IO4 6842,546438
#define  TSC_IOHCR_G3_IO1 6843,546568
#define  TSC_IOHCR_G3_IO2 6844,546698
#define  TSC_IOHCR_G3_IO3 6845,546828
#define  TSC_IOHCR_G3_IO4 6846,546958
#define  TSC_IOHCR_G4_IO1 6847,547088
#define  TSC_IOHCR_G4_IO2 6848,547218
#define  TSC_IOHCR_G4_IO3 6849,547348
#define  TSC_IOHCR_G4_IO4 6850,547478
#define  TSC_IOHCR_G5_IO1 6851,547608
#define  TSC_IOHCR_G5_IO2 6852,547738
#define  TSC_IOHCR_G5_IO3 6853,547868
#define  TSC_IOHCR_G5_IO4 6854,547998
#define  TSC_IOHCR_G6_IO1 6855,548128
#define  TSC_IOHCR_G6_IO2 6856,548258
#define  TSC_IOHCR_G6_IO3 6857,548388
#define  TSC_IOHCR_G6_IO4 6858,548518
#define  TSC_IOHCR_G7_IO1 6859,548648
#define  TSC_IOHCR_G7_IO2 6860,548778
#define  TSC_IOHCR_G7_IO3 6861,548908
#define  TSC_IOHCR_G7_IO4 6862,549038
#define  TSC_IOHCR_G8_IO1 6863,549168
#define  TSC_IOHCR_G8_IO2 6864,549298
#define  TSC_IOHCR_G8_IO3 6865,549428
#define  TSC_IOHCR_G8_IO4 6866,549558
#define  TSC_IOASCR_G1_IO1 6869,549772
#define  TSC_IOASCR_G1_IO2 6870,549891
#define  TSC_IOASCR_G1_IO3 6871,550010
#define  TSC_IOASCR_G1_IO4 6872,550129
#define  TSC_IOASCR_G2_IO1 6873,550248
#define  TSC_IOASCR_G2_IO2 6874,550367
#define  TSC_IOASCR_G2_IO3 6875,550486
#define  TSC_IOASCR_G2_IO4 6876,550605
#define  TSC_IOASCR_G3_IO1 6877,550724
#define  TSC_IOASCR_G3_IO2 6878,550843
#define  TSC_IOASCR_G3_IO3 6879,550962
#define  TSC_IOASCR_G3_IO4 6880,551081
#define  TSC_IOASCR_G4_IO1 6881,551200
#define  TSC_IOASCR_G4_IO2 6882,551319
#define  TSC_IOASCR_G4_IO3 6883,551438
#define  TSC_IOASCR_G4_IO4 6884,551557
#define  TSC_IOASCR_G5_IO1 6885,551676
#define  TSC_IOASCR_G5_IO2 6886,551795
#define  TSC_IOASCR_G5_IO3 6887,551914
#define  TSC_IOASCR_G5_IO4 6888,552033
#define  TSC_IOASCR_G6_IO1 6889,552152
#define  TSC_IOASCR_G6_IO2 6890,552271
#define  TSC_IOASCR_G6_IO3 6891,552390
#define  TSC_IOASCR_G6_IO4 6892,552509
#define  TSC_IOASCR_G7_IO1 6893,552628
#define  TSC_IOASCR_G7_IO2 6894,552747
#define  TSC_IOASCR_G7_IO3 6895,552866
#define  TSC_IOASCR_G7_IO4 6896,552985
#define  TSC_IOASCR_G8_IO1 6897,553104
#define  TSC_IOASCR_G8_IO2 6898,553223
#define  TSC_IOASCR_G8_IO3 6899,553342
#define  TSC_IOASCR_G8_IO4 6900,553461
#define  TSC_IOSCR_G1_IO1 6903,553664
#define  TSC_IOSCR_G1_IO2 6904,553776
#define  TSC_IOSCR_G1_IO3 6905,553888
#define  TSC_IOSCR_G1_IO4 6906,554000
#define  TSC_IOSCR_G2_IO1 6907,554112
#define  TSC_IOSCR_G2_IO2 6908,554224
#define  TSC_IOSCR_G2_IO3 6909,554336
#define  TSC_IOSCR_G2_IO4 6910,554448
#define  TSC_IOSCR_G3_IO1 6911,554560
#define  TSC_IOSCR_G3_IO2 6912,554672
#define  TSC_IOSCR_G3_IO3 6913,554784
#define  TSC_IOSCR_G3_IO4 6914,554896
#define  TSC_IOSCR_G4_IO1 6915,555008
#define  TSC_IOSCR_G4_IO2 6916,555120
#define  TSC_IOSCR_G4_IO3 6917,555232
#define  TSC_IOSCR_G4_IO4 6918,555344
#define  TSC_IOSCR_G5_IO1 6919,555456
#define  TSC_IOSCR_G5_IO2 6920,555568
#define  TSC_IOSCR_G5_IO3 6921,555680
#define  TSC_IOSCR_G5_IO4 6922,555792
#define  TSC_IOSCR_G6_IO1 6923,555904
#define  TSC_IOSCR_G6_IO2 6924,556016
#define  TSC_IOSCR_G6_IO3 6925,556128
#define  TSC_IOSCR_G6_IO4 6926,556240
#define  TSC_IOSCR_G7_IO1 6927,556352
#define  TSC_IOSCR_G7_IO2 6928,556464
#define  TSC_IOSCR_G7_IO3 6929,556576
#define  TSC_IOSCR_G7_IO4 6930,556688
#define  TSC_IOSCR_G8_IO1 6931,556800
#define  TSC_IOSCR_G8_IO2 6932,556912
#define  TSC_IOSCR_G8_IO3 6933,557024
#define  TSC_IOSCR_G8_IO4 6934,557136
#define  TSC_IOCCR_G1_IO1 6937,557332
#define  TSC_IOCCR_G1_IO2 6938,557443
#define  TSC_IOCCR_G1_IO3 6939,557554
#define  TSC_IOCCR_G1_IO4 6940,557665
#define  TSC_IOCCR_G2_IO1 6941,557776
#define  TSC_IOCCR_G2_IO2 6942,557887
#define  TSC_IOCCR_G2_IO3 6943,557998
#define  TSC_IOCCR_G2_IO4 6944,558109
#define  TSC_IOCCR_G3_IO1 6945,558220
#define  TSC_IOCCR_G3_IO2 6946,558331
#define  TSC_IOCCR_G3_IO3 6947,558442
#define  TSC_IOCCR_G3_IO4 6948,558553
#define  TSC_IOCCR_G4_IO1 6949,558664
#define  TSC_IOCCR_G4_IO2 6950,558775
#define  TSC_IOCCR_G4_IO3 6951,558886
#define  TSC_IOCCR_G4_IO4 6952,558997
#define  TSC_IOCCR_G5_IO1 6953,559108
#define  TSC_IOCCR_G5_IO2 6954,559219
#define  TSC_IOCCR_G5_IO3 6955,559330
#define  TSC_IOCCR_G5_IO4 6956,559441
#define  TSC_IOCCR_G6_IO1 6957,559552
#define  TSC_IOCCR_G6_IO2 6958,559663
#define  TSC_IOCCR_G6_IO3 6959,559774
#define  TSC_IOCCR_G6_IO4 6960,559885
#define  TSC_IOCCR_G7_IO1 6961,559996
#define  TSC_IOCCR_G7_IO2 6962,560107
#define  TSC_IOCCR_G7_IO3 6963,560218
#define  TSC_IOCCR_G7_IO4 6964,560329
#define  TSC_IOCCR_G8_IO1 6965,560440
#define  TSC_IOCCR_G8_IO2 6966,560551
#define  TSC_IOCCR_G8_IO3 6967,560662
#define  TSC_IOCCR_G8_IO4 6968,560773
#define  TSC_IOGCSR_G1E 6971,560968
#define  TSC_IOGCSR_G2E 6972,561079
#define  TSC_IOGCSR_G3E 6973,561190
#define  TSC_IOGCSR_G4E 6974,561301
#define  TSC_IOGCSR_G5E 6975,561412
#define  TSC_IOGCSR_G6E 6976,561523
#define  TSC_IOGCSR_G7E 6977,561634
#define  TSC_IOGCSR_G8E 6978,561745
#define  TSC_IOGCSR_G1S 6979,561856
#define  TSC_IOGCSR_G2S 6980,561967
#define  TSC_IOGCSR_G3S 6981,562078
#define  TSC_IOGCSR_G4S 6982,562189
#define  TSC_IOGCSR_G5S 6983,562300
#define  TSC_IOGCSR_G6S 6984,562411
#define  TSC_IOGCSR_G7S 6985,562522
#define  TSC_IOGCSR_G8S 6986,562633
#define  TSC_IOGXCR_CNT 6989,562828
#define  USART_CR1_UE 6997,563440
#define  USART_CR1_UESM 6998,563541
#define  USART_CR1_RE 6999,563655
#define  USART_CR1_TE 7000,563759
#define  USART_CR1_IDLEIE 7001,563866
#define  USART_CR1_RXNEIE 7002,563976
#define  USART_CR1_TCIE 7003,564086
#define  USART_CR1_TXEIE 7004,564213
#define  USART_CR1_PEIE 7005,564322
#define  USART_CR1_PS 7006,564430
#define  USART_CR1_PCE 7007,564535
#define  USART_CR1_WAKE 7008,564645
#define  USART_CR1_M0 7009,564756
#define  USART_CR1_MME 7010,564862
#define  USART_CR1_CMIE 7011,564967
#define  USART_CR1_OVER8 7012,565088
#define  USART_CR1_DEDT 7013,565213
#define  USART_CR1_DEDT_0 7014,565349
#define  USART_CR1_DEDT_1 7015,565443
#define  USART_CR1_DEDT_2 7016,565537
#define  USART_CR1_DEDT_3 7017,565631
#define  USART_CR1_DEDT_4 7018,565725
#define  USART_CR1_DEAT 7019,565819
#define  USART_CR1_DEAT_0 7020,565953
#define  USART_CR1_DEAT_1 7021,566047
#define  USART_CR1_DEAT_2 7022,566141
#define  USART_CR1_DEAT_3 7023,566235
#define  USART_CR1_DEAT_4 7024,566329
#define  USART_CR1_RTOIE 7025,566423
#define  USART_CR1_EOBIE 7026,566545
#define  USART_CR1_M1 7027,566663
#define  USART_CR1_M 7028,566769
#define  USART_CR2_ADDM7 7031,566961
#define  USART_CR2_LBDL 7032,567082
#define  USART_CR2_LBDIE 7033,567197
#define  USART_CR2_LBCL 7034,567322
#define  USART_CR2_CPHA 7035,567431
#define  USART_CR2_CPOL 7036,567531
#define  USART_CR2_CLKEN 7037,567634
#define  USART_CR2_STOP 7038,567735
#define  USART_CR2_STOP_0 7039,567850
#define  USART_CR2_STOP_1 7040,567944
#define  USART_CR2_LINEN 7041,568038
#define  USART_CR2_SWAP 7042,568142
#define  USART_CR2_RXINV 7043,568246
#define  USART_CR2_TXINV 7044,568364
#define  USART_CR2_DATAINV 7045,568482
#define  USART_CR2_MSBFIRST 7046,568592
#define  USART_CR2_ABREN 7047,568707
#define  USART_CR2_ABRMODE 7048,568816
#define  USART_CR2_ABRMODE_0 7049,568943
#define  USART_CR2_ABRMODE_1 7050,569037
#define  USART_CR2_RTOEN 7051,569131
#define  USART_CR2_ADD 7052,569244
#define  USART_CR3_EIE 7055,569442
#define  USART_CR3_IREN 7056,569553
#define  USART_CR3_IRLP 7057,569658
#define  USART_CR3_HDSEL 7058,569761
#define  USART_CR3_NACK 7059,569871
#define  USART_CR3_SCEN 7060,569981
#define  USART_CR3_DMAR 7061,570091
#define  USART_CR3_DMAT 7062,570199
#define  USART_CR3_RTSE 7063,570310
#define  USART_CR3_CTSE 7064,570409
#define  USART_CR3_CTSIE 7065,570508
#define  USART_CR3_ONEBIT 7066,570617
#define  USART_CR3_OVRDIS 7067,570734
#define  USART_CR3_DDRE 7068,570838
#define  USART_CR3_DEM 7069,570957
#define  USART_CR3_DEP 7070,571064
#define  USART_CR3_SCARCNT 7071,571185
#define  USART_CR3_SCARCNT_0 7072,571320
#define  USART_CR3_SCARCNT_1 7073,571414
#define  USART_CR3_SCARCNT_2 7074,571508
#define  USART_CR3_WUS 7075,571602
#define  USART_CR3_WUS_0 7076,571739
#define  USART_CR3_WUS_1 7077,571833
#define  USART_CR3_WUFIE 7078,571927
#define  USART_BRR_DIV_FRACTION 7081,572124
#define  USART_BRR_DIV_MANTISSA 7082,572233
#define  USART_GTPR_PSC 7085,572426
#define  USART_GTPR_GT 7086,572546
#define  USART_RTOR_RTO 7090,572752
#define  USART_RTOR_BLEN 7091,572864
#define  USART_RQR_ABRRQ 7094,573049
#define  USART_RQR_SBKRQ 7095,573160
#define  USART_RQR_MMRQ 7096,573267
#define  USART_RQR_RXFRQ 7097,573373
#define  USART_RQR_TXFRQ 7098,573488
#define  USART_ISR_PE 7101,573688
#define  USART_ISR_FE 7102,573789
#define  USART_ISR_NE 7103,573891
#define  USART_ISR_ORE 7104,573999
#define  USART_ISR_IDLE 7105,574101
#define  USART_ISR_RXNE 7106,574208
#define  USART_ISR_TC 7107,574325
#define  USART_ISR_TXE 7108,574435
#define  USART_ISR_LBDF 7109,574552
#define  USART_ISR_CTSIF 7110,574665
#define  USART_ISR_CTS 7111,574772
#define  USART_ISR_RTOF 7112,574869
#define  USART_ISR_EOBF 7113,574975
#define  USART_ISR_ABRE 7114,575081
#define  USART_ISR_ABRF 7115,575190
#define  USART_ISR_BUSY 7116,575298
#define  USART_ISR_CMF 7117,575396
#define  USART_ISR_SBKF 7118,575505
#define  USART_ISR_RWU 7119,575609
#define  USART_ISR_WUF 7120,575733
#define  USART_ISR_TEACK 7121,575849
#define  USART_ISR_REACK 7122,575970
#define  USART_ICR_PECF 7125,576174
#define  USART_ICR_FECF 7126,576286
#define  USART_ICR_NCF 7127,576399
#define  USART_ICR_ORECF 7128,576513
#define  USART_ICR_IDLECF 7129,576626
#define  USART_ICR_TCCF 7130,576744
#define  USART_ICR_LBDCF 7131,576865
#define  USART_ICR_CTSCF 7132,576984
#define  USART_ICR_RTOCF 7133,577097
#define  USART_ICR_EOBCF 7134,577214
#define  USART_ICR_CMCF 7135,577326
#define  USART_ICR_WUCF 7136,577441
#define  USART_RDR_RDR 7139,577647
#define  USART_TDR_TDR 7142,577854
#define USB_CNTR 7149,578390
#define USB_ISTR 7150,578491
#define USB_FNR 7151,578601
#define USB_DADDR 7152,578707
#define USB_BTABLE 7153,578815
#define USB_LPMCSR 7154,578929
#define USB_ISTR_CTR 7157,579129
#define USB_ISTR_PMAOVR 7158,579248
#define USB_ISTR_ERR 7159,579368
#define USB_ISTR_WKUP 7160,579476
#define USB_ISTR_SUSP 7161,579586
#define USB_ISTR_RESET 7162,579696
#define USB_ISTR_SOF 7163,579804
#define USB_ISTR_ESOF 7164,579921
#define USB_ISTR_L1REQ 7165,580047
#define USB_ISTR_DIR 7166,580154
#define USB_ISTR_EP_ID 7167,580281
#define USB_ISTR_PMAOVRM 7170,580427
#define USB_CLR_CTR 7172,580471
#define USB_CLR_PMAOVR 7173,580580
#define USB_CLR_ERR 7174,580689
#define USB_CLR_WKUP 7175,580787
#define USB_CLR_SUSP 7176,580887
#define USB_CLR_RESET 7177,580987
#define USB_CLR_SOF 7178,581085
#define USB_CLR_ESOF 7179,581192
#define USB_CLR_L1REQ 7180,581308
#define USB_CLR_PMAOVRM 7183,581432
#define USB_CNTR_CTRM 7186,581556
#define USB_CNTR_PMAOVR 7187,581663
#define USB_CNTR_ERRM 7188,581771
#define USB_CNTR_WKUPM 7189,581867
#define USB_CNTR_SUSPM 7190,581965
#define USB_CNTR_RESETM 7191,582063
#define USB_CNTR_SOFM 7192,582161
#define USB_CNTR_ESOFM 7193,582266
#define USB_CNTR_L1REQM 7194,582380
#define USB_CNTR_L1RESUME 7195,582501
#define USB_CNTR_RESUME 7196,582608
#define USB_CNTR_FSUSP 7197,582708
#define USB_CNTR_LPMODE 7198,582807
#define USB_CNTR_PDWN 7199,582907
#define USB_CNTR_FRES 7200,583003
#define USB_CNTR_PMAOVRM 7203,583128
#define USB_CNTR_LP_MODE 7204,583170
#define  USB_LPMCSR_BESL 7207,583296
#define  USB_LPMCSR_REMWAKE 7208,583429
#define  USB_LPMCSR_LPMACK 7209,583568
#define  USB_LPMCSR_LMPEN 7210,583681
#define USB_FNR_RXDP 7213,583870
#define USB_FNR_RXDM 7214,583978
#define USB_FNR_LCK 7215,584086
#define USB_FNR_LSOF 7216,584178
#define USB_FNR_FN 7217,584272
#define USB_DADDR_EF 7220,584454
#define USB_DADDR_ADD 7221,584574
#define USB_EP0R 7224,584762
#define USB_EP1R 7225,584872
#define USB_EP2R 7226,584982
#define USB_EP3R 7227,585092
#define USB_EP4R 7228,585202
#define USB_EP5R 7229,585312
#define USB_EP6R 7230,585422
#define USB_EP7R 7231,585532
#define USB_EP_CTR_RX 7233,585664
#define USB_EP_DTOG_RX 7234,585779
#define USB_EPRX_STAT 7235,585889
#define USB_EP_SETUP 7236,586004
#define USB_EP_T_FIELD 7237,586105
#define USB_EP_KIND 7238,586205
#define USB_EP_CTR_TX 7239,586305
#define USB_EP_DTOG_TX 7240,586420
#define USB_EPTX_STAT 7241,586530
#define USB_EPADDR_FIELD 7242,586645
#define USB_EPREG_MASK 7245,586805
#define USB_EP_TYPE_MASK 7247,587035
#define USB_EP_BULK 7248,587139
#define USB_EP_CONTROL 7249,587238
#define USB_EP_ISOCHRONOUS 7250,587340
#define USB_EP_INTERRUPT 7251,587446
#define USB_EP_T_MASK 7252,587550
#define USB_EPKIND_MASK 7254,587680
#define USB_EP_TX_DIS 7256,587905
#define USB_EP_TX_STALL 7257,588011
#define USB_EP_TX_NAK 7258,588116
#define USB_EP_TX_VALID 7259,588219
#define USB_EPTX_DTOG1 7260,588322
#define USB_EPTX_DTOG2 7261,588436
#define USB_EPTX_DTOGMASK 7262,588550
#define USB_EP_RX_DIS 7264,588733
#define USB_EP_RX_STALL 7265,588839
#define USB_EP_RX_NAK 7266,588944
#define USB_EP_RX_VALID 7267,589047
#define USB_EPRX_DTOG1 7268,589150
#define USB_EPRX_DTOG2 7269,589264
#define USB_EPRX_DTOGMASK 7270,589378
#define  WWDG_CR_T 7278,589931
#define  WWDG_CR_T0 7279,590055
#define  WWDG_CR_T1 7280,590144
#define  WWDG_CR_T2 7281,590233
#define  WWDG_CR_T3 7282,590322
#define  WWDG_CR_T4 7283,590411
#define  WWDG_CR_T5 7284,590500
#define  WWDG_CR_T6 7285,590589
#define  WWDG_CR_WDGA 7287,590680
#define  WWDG_CFR_W 7290,590862
#define  WWDG_CFR_W0 7291,590978
#define  WWDG_CFR_W1 7292,591067
#define  WWDG_CFR_W2 7293,591156
#define  WWDG_CFR_W3 7294,591245
#define  WWDG_CFR_W4 7295,591334
#define  WWDG_CFR_W5 7296,591423
#define  WWDG_CFR_W6 7297,591512
#define  WWDG_CFR_WDGTB 7299,591603
#define  WWDG_CFR_WDGTB0 7300,591715
#define  WWDG_CFR_WDGTB1 7301,591804
#define  WWDG_CFR_EWI 7303,591895
#define  WWDG_SR_EWIF 7306,592085
#define IS_ADC_ALL_INSTANCE(7321,592372
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(7324,592541
#define IS_ADC_COMMON_INSTANCE(7326,592618
#define IS_CAN_ALL_INSTANCE(7328,592772
#define IS_COMP_ALL_INSTANCE(7331,592915
#define IS_COMP_WINDOWMODE_INSTANCE(7338,593269
#define IS_CRC_ALL_INSTANCE(7343,593574
#define IS_DAC_ALL_INSTANCE(7346,593717
#define IS_DAC_CHANNEL_INSTANCE(7348,593779
#define IS_DMA_ALL_INSTANCE(7353,594003
#define IS_GPIO_ALL_INSTANCE(7367,594983
#define IS_GPIO_AF_INSTANCE(7376,595533
#define IS_GPIO_LOCK_INSTANCE(7385,596083
#define IS_I2C_ALL_INSTANCE(7395,596715
#define IS_I2S_ALL_INSTANCE(7400,596993
#define IS_OPAMP_ALL_INSTANCE(7404,597205
#define IS_IWDG_ALL_INSTANCE(7408,597425
#define IS_RTC_ALL_INSTANCE(7411,597571
#define IS_SMBUS_ALL_INSTANCE(7414,597715
#define IS_SPI_ALL_INSTANCE(7419,597999
#define IS_TIM_INSTANCE(7425,598343
#define IS_TIM_CC1_INSTANCE(7436,598721
#define IS_TIM_CC2_INSTANCE(7446,599070
#define IS_TIM_CC3_INSTANCE(7454,599353
#define IS_TIM_CC4_INSTANCE(7461,599602
#define IS_TIM_CC5_INSTANCE(7468,599851
#define IS_TIM_CC6_INSTANCE(7472,599999
#define IS_TIM_CLOCK_SELECT_INSTANCE(7478,600235
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(7486,600533
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(7493,600799
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(7500,601070
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(7508,601370
#define IS_TIM_OCXREF_CLEAR_INSTANCE(7516,601666
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(7523,601924
#define IS_TIM_HALL_INTERFACE_INSTANCE(7530,602187
#define IS_TIM_XOR_INSTANCE(7534,602346
#define IS_TIM_MASTER_INSTANCE(7542,602629
#define IS_TIM_SLAVE_INSTANCE(7551,602948
#define IS_TIM_SYNCHRO_INSTANCE(7559,603233
#define IS_TIM_32B_COUNTER_INSTANCE(7568,603561
#define IS_TIM_DMABURST_INSTANCE(7572,603719
#define IS_TIM_BREAK_INSTANCE(7582,604079
#define IS_TIM_CCX_INSTANCE(7589,604347
#define IS_TIM_CCXN_INSTANCE(7627,606221
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(7643,607005
#define IS_TIM_REPETITION_COUNTER_INSTANCE(7650,607270
#define IS_TIM_CLOCK_DIVISION_INSTANCE(7657,607535
#define IS_TIM_BKIN2_INSTANCE(7667,607895
#define IS_TIM_TRGO2_INSTANCE(7671,608045
#define IS_TIM_DMA_INSTANCE(7675,608197
#define IS_TIM_DMA_CC_INSTANCE(7686,608589
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(7696,608941
#define IS_TIM_REMAP_INSTANCE(7703,609205
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(7708,609391
#define IS_TSC_ALL_INSTANCE(7712,609556
#define IS_USART_INSTANCE(7715,609699
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(7720,609977
#define IS_UART_INSTANCE(7725,610324
#define IS_UART_HALFDUPLEX_INSTANCE(7732,610775
#define IS_UART_LIN_INSTANCE(7739,611312
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(7746,611793
#define IS_UART_HWFLOW_INSTANCE(7753,612287
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(7758,612583
#define IS_UART_DRIVER_ENABLE_INSTANCE(7763,612927
#define IS_SMARTCARD_INSTANCE(7768,613244
#define IS_IRDA_INSTANCE(7773,613534
#define IS_UART_DMA_INSTANCE(7780,613948
#define IS_USB_ALL_INSTANCE(7786,614303
#define IS_WWDG_ALL_INSTANCE(7789,614446
#define ADC1_IRQn 7805,615136
#define COMP1_2_3_IRQn 7806,615174
#define COMP2_IRQn 7807,615213
#define COMP_IRQn 7808,615252
#define COMP4_5_6_IRQn 7809,615291
#define HRTIM1_FLT_IRQn 7810,615330
#define HRTIM1_TIME_IRQn 7811,615369
#define TIM15_IRQn 7812,615408
#define TIM18_DAC2_IRQn 7813,615454
#define TIM17_IRQn 7814,615493
#define TIM16_IRQn 7815,615543
#define TIM6_DAC1_IRQn 7816,615588
#define CEC_IRQn 7817,615628
#define USBWakeUp_IRQn 7818,615669
#define CAN_TX_IRQn 7819,615714
#define CAN_RX0_IRQn 7820,615759
#define ADC1_IRQHandler 7824,615841
#define COMP1_2_3_IRQHandler 7825,615891
#define COMP2_IRQHandler 7826,615942
#define COMP_IRQHandler 7827,615993
#define COMP4_5_6_IRQHandler 7828,616044
#define HRTIM1_FLT_IRQHandler 7829,616095
#define HRTIM1_TIME_IRQHandler 7830,616146
#define TIM15_IRQHandler 7831,616197
#define TIM18_DAC2_IRQHandler 7832,616255
#define TIM17_IRQHandler 7833,616306
#define TIM16_IRQHandler 7834,616368
#define TIM6_DAC1_IRQHandler 7835,616425
#define CEC_IRQHandler 7836,616477
#define USBWakeUp_IRQHandler 7837,616530
#define CAN_TX_IRQHandler 7838,616587
#define CAN_RX0_IRQHandler 7839,616644

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f378xx.h,160493
#define __STM32F378xx_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  TAMP_STAMP_IRQn 97,4732
  RTC_WKUP_IRQn 98,4847
  FLASH_IRQn 99,4962
  RCC_IRQn 100,5077
  EXTI0_IRQn 101,5192
  EXTI1_IRQn 102,5307
  EXTI2_TSC_IRQn 103,5422
  EXTI3_IRQn 104,5537
  EXTI4_IRQn 105,5652
  DMA1_Channel1_IRQn 106,5767
  DMA1_Channel2_IRQn 107,5882
  DMA1_Channel3_IRQn 108,5997
  DMA1_Channel4_IRQn 109,6112
  DMA1_Channel5_IRQn 110,6227
  DMA1_Channel6_IRQn 111,6342
  DMA1_Channel7_IRQn 112,6457
  ADC1_IRQn 113,6572
  CAN_TX_IRQn 114,6687
  CAN_RX0_IRQn 115,6802
  CAN_RX1_IRQn 116,6917
  CAN_SCE_IRQn 117,7032
  EXTI9_5_IRQn 118,7147
  TIM15_IRQn 119,7262
  TIM16_IRQn 120,7377
  TIM17_IRQn 121,7492
  TIM18_DAC2_IRQn 122,7607
  TIM2_IRQn 123,7722
  TIM3_IRQn 124,7837
  TIM4_IRQn 125,7952
  I2C1_EV_IRQn 126,8067
  I2C1_ER_IRQn 127,8182
  I2C2_EV_IRQn 128,8297
  I2C2_ER_IRQn 129,8412
  SPI1_IRQn 130,8527
  SPI2_IRQn 131,8642
  USART1_IRQn 132,8757
  USART2_IRQn 133,8872
  USART3_IRQn 134,8987
  EXTI15_10_IRQn 135,9102
  RTC_Alarm_IRQn 136,9217
  CEC_IRQn 137,9333
  TIM12_IRQn 138,9448
  TIM13_IRQn 139,9563
  TIM14_IRQn 140,9678
  TIM5_IRQn 141,9793
  SPI3_IRQn 142,9908
  TIM6_DAC1_IRQn 143,10023
  TIM7_IRQn 144,10118
  DMA2_Channel1_IRQn 145,10233
  DMA2_Channel2_IRQn 146,10348
  DMA2_Channel3_IRQn 147,10463
  DMA2_Channel4_IRQn 148,10578
  DMA2_Channel5_IRQn 149,10693
  SDADC1_IRQn 150,10808
  SDADC2_IRQn 151,10923
  SDADC3_IRQn 152,11038
  COMP_IRQn 153,11153
  TIM19_IRQn 154,11268
  FPU_IRQn 155,11383
} IRQn_Type;156,11499
  __IO uint32_t SR;176,11841
  __IO uint32_t CR1;177,11939
  __IO uint32_t CR2;178,12037
  __IO uint32_t SMPR1;179,12135
  __IO uint32_t SMPR2;180,12233
  __IO uint32_t JOFR1;181,12331
  __IO uint32_t JOFR2;182,12429
  __IO uint32_t JOFR3;183,12527
  __IO uint32_t JOFR4;184,12625
  __IO uint32_t HTR;185,12723
  __IO uint32_t LTR;186,12821
  __IO uint32_t SQR1;187,12919
  __IO uint32_t SQR2;188,13017
  __IO uint32_t SQR3;189,13115
  __IO uint32_t JSQR;190,13213
  __IO uint32_t JDR1;191,13311
  __IO uint32_t JDR2;192,13409
  __IO uint32_t JDR3;193,13507
  __IO uint32_t JDR4;194,13605
  __IO uint32_t DR;195,13703
} ADC_TypeDef;196,13801
  __IO uint32_t TIR;202,13893
  __IO uint32_t TDTR;203,13959
  __IO uint32_t TDLR;204,14046
  __IO uint32_t TDHR;205,14107
} CAN_TxMailBox_TypeDef;206,14169
  __IO uint32_t RIR;213,14275
  __IO uint32_t RDTR;214,14351
  __IO uint32_t RDLR;215,14451
  __IO uint32_t RDHR;216,14525
} CAN_FIFOMailBox_TypeDef;217,14600
  __IO uint32_t FR1;224,14711
  __IO uint32_t FR2;225,14768
} CAN_FilterRegister_TypeDef;226,14825
  __IO uint32_t              MCR;233,14924
  __IO uint32_t              MSR;234,15050
  __IO uint32_t              TSR;235,15176
  __IO uint32_t              RF0R;236,15302
  __IO uint32_t              RF1R;237,15428
  __IO uint32_t              IER;238,15554
  __IO uint32_t              ESR;239,15680
  __IO uint32_t              BTR;240,15806
  uint32_t                   RESERVED0[RESERVED0241,15932
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox242,16058
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox243,16184
  uint32_t                   RESERVED1[RESERVED1244,16310
  __IO uint32_t              FMR;245,16436
  __IO uint32_t              FM1R;246,16562
  uint32_t                   RESERVED2;247,16688
  __IO uint32_t              FS1R;248,16814
  uint32_t                   RESERVED3;249,16940
  __IO uint32_t              FFA1R;250,17066
  uint32_t                   RESERVED4;251,17192
  __IO uint32_t              FA1R;252,17318
  uint32_t                   RESERVED5[RESERVED5253,17444
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister254,17570
} CAN_TypeDef;255,17696
  __IO uint32_t CR;263,17787
  __IO uint32_t CFGR;264,17881
  __IO uint32_t TXDR;265,17975
  __IO uint32_t RXDR;266,18069
  __IO uint32_t ISR;267,18163
  __IO uint32_t IER;268,18257
}CEC_TypeDef;CEC_TypeDef269,18351
  __IO uint32_t CSR;277,18431
} COMP1_2_TypeDef;278,18527
  __IO uint16_t CSR;282,18568
} COMP_TypeDef;283,18658
  __IO uint32_t DR;291,18742
  __IO uint8_t  IDR;292,18846
  uint8_t       RESERVED0;293,18950
  uint16_t      RESERVED1;294,19054
  __IO uint32_t CR;295,19158
  uint32_t      RESERVED2;296,19262
  __IO uint32_t INIT;297,19366
  __IO uint32_t POL;298,19470
} CRC_TypeDef;299,19574
  __IO uint32_t CR;307,19664
  __IO uint32_t SWTRIGR;308,19777
  __IO uint32_t DHR12R1;309,19890
  __IO uint32_t DHR12L1;310,20003
  __IO uint32_t DHR8R1;311,20116
  __IO uint32_t DHR12R2;312,20229
  __IO uint32_t DHR12L2;313,20342
  __IO uint32_t DHR8R2;314,20455
  __IO uint32_t DHR12RD;315,20568
  __IO uint32_t DHR12LD;316,20681
  __IO uint32_t DHR8RD;317,20794
  __IO uint32_t DOR1;318,20907
  __IO uint32_t DOR2;319,21020
  __IO uint32_t SR;320,21133
} DAC_TypeDef;321,21246
  __IO uint32_t IDCODE;329,21318
  __IO uint32_t CR;330,21407
  __IO uint32_t APB1FZ;331,21496
  __IO uint32_t APB2FZ;332,21585
}DBGMCU_TypeDef;DBGMCU_TypeDef333,21674
  __IO uint32_t CCR;341,21753
  __IO uint32_t CNDTR;342,21871
  __IO uint32_t CPAR;343,21989
  __IO uint32_t CMAR;344,22107
} DMA_Channel_TypeDef;345,22225
  __IO uint32_t ISR;349,22270
  __IO uint32_t IFCR;350,22388
} DMA_TypeDef;351,22506
  __IO uint32_t IMR;359,22604
  __IO uint32_t EMR;360,22721
  __IO uint32_t RTSR;361,22838
  __IO uint32_t FTSR;362,22955
  __IO uint32_t SWIER;363,23072
  __IO uint32_t PR;364,23189
}EXTI_TypeDef;EXTI_TypeDef365,23306
  __IO uint32_t ACR;373,23384
  __IO uint32_t KEYR;374,23488
  __IO uint32_t OPTKEYR;375,23592
  __IO uint32_t SR;376,23696
  __IO uint32_t CR;377,23800
  __IO uint32_t AR;378,23904
  uint32_t      RESERVED;379,24008
  __IO uint32_t OBR;380,24112
  __IO uint32_t WRPR;381,24216
} FLASH_TypeDef;383,24322
  __IO uint16_t RDP;390,24407
  __IO uint16_t USER;391,24513
  uint16_t RESERVED0;392,24619
  uint16_t RESERVED1;393,24725
  __IO uint16_t WRP0;394,24831
  __IO uint16_t WRP1;395,24937
  __IO uint16_t WRP2;396,25043
  __IO uint16_t WRP3;397,25149
} OB_TypeDef;398,25255
  __IO uint32_t MODER;406,25336
  __IO uint32_t OTYPER;407,25440
  __IO uint32_t OSPEEDR;408,25544
  __IO uint32_t PUPDR;409,25648
  __IO uint32_t IDR;410,25752
  __IO uint32_t ODR;411,25856
  __IO uint32_t BSRR;412,25960
  __IO uint32_t LCKR;413,26059
  __IO uint32_t AFR[AFR414,26163
  __IO uint32_t BRR;415,26267
}GPIO_TypeDef;GPIO_TypeDef416,26366
  __IO uint32_t CFGR1;424,26460
       uint32_t RESERVED;425,26573
  __IO uint32_t EXTICR[EXTICR426,26686
  __IO uint32_t CFGR2;427,26801
} SYSCFG_TypeDef;428,26914
  __IO uint32_t CR1;436,27014
  __IO uint32_t CR2;437,27105
  __IO uint32_t OAR1;438,27196
  __IO uint32_t OAR2;439,27287
  __IO uint32_t TIMINGR;440,27378
  __IO uint32_t TIMEOUTR;441,27469
  __IO uint32_t ISR;442,27560
  __IO uint32_t ICR;443,27651
  __IO uint32_t PECR;444,27742
  __IO uint32_t RXDR;445,27833
  __IO uint32_t TXDR;446,27924
}I2C_TypeDef;I2C_TypeDef447,28015
  __IO uint32_t KR;455,28097
  __IO uint32_t PR;456,28174
  __IO uint32_t RLR;457,28251
  __IO uint32_t SR;458,28328
  __IO uint32_t WINR;459,28405
} IWDG_TypeDef;460,28482
  __IO uint32_t CR;468,28559
  __IO uint32_t CSR;469,28646
} PWR_TypeDef;470,28733
  __IO uint32_t CR;477,28817
  __IO uint32_t CFGR;478,28936
  __IO uint32_t CIR;479,29055
  __IO uint32_t APB2RSTR;480,29174
  __IO uint32_t APB1RSTR;481,29293
  __IO uint32_t AHBENR;482,29412
  __IO uint32_t APB2ENR;483,29531
  __IO uint32_t APB1ENR;484,29650
  __IO uint32_t BDCR;485,29769
  __IO uint32_t CSR;486,29888
  __IO uint32_t AHBRSTR;487,30007
  __IO uint32_t CFGR2;488,30126
  __IO uint32_t CFGR3;489,30245
} RCC_TypeDef;490,30364
  __IO uint32_t TR;498,30442
  __IO uint32_t DR;499,30558
  __IO uint32_t CR;500,30674
  __IO uint32_t ISR;501,30790
  __IO uint32_t PRER;502,30906
  __IO uint32_t WUTR;503,31022
  uint32_t RESERVED0;504,31138
  __IO uint32_t ALRMAR;505,31254
  __IO uint32_t ALRMBR;506,31370
  __IO uint32_t WPR;507,31486
  __IO uint32_t SSR;508,31602
  __IO uint32_t SHIFTR;509,31718
  __IO uint32_t TSTR;510,31834
  __IO uint32_t TSDR;511,31950
  __IO uint32_t TSSSR;512,32066
  __IO uint32_t CALR;513,32182
  __IO uint32_t TAFCR;514,32298
  __IO uint32_t ALRMASSR;515,32414
  __IO uint32_t ALRMBSSR;516,32530
  uint32_t RESERVED7;517,32646
  __IO uint32_t BKP0R;518,32762
  __IO uint32_t BKP1R;519,32878
  __IO uint32_t BKP2R;520,32994
  __IO uint32_t BKP3R;521,33110
  __IO uint32_t BKP4R;522,33226
  __IO uint32_t BKP5R;523,33342
  __IO uint32_t BKP6R;524,33458
  __IO uint32_t BKP7R;525,33574
  __IO uint32_t BKP8R;526,33690
  __IO uint32_t BKP9R;527,33806
  __IO uint32_t BKP10R;528,33922
  __IO uint32_t BKP11R;529,34038
  __IO uint32_t BKP12R;530,34154
  __IO uint32_t BKP13R;531,34270
  __IO uint32_t BKP14R;532,34386
  __IO uint32_t BKP15R;533,34502
  __IO uint32_t BKP16R;534,34618
  __IO uint32_t BKP17R;535,34734
  __IO uint32_t BKP18R;536,34850
  __IO uint32_t BKP19R;537,34966
  __IO uint32_t BKP20R;538,35082
  __IO uint32_t BKP21R;539,35198
  __IO uint32_t BKP22R;540,35314
  __IO uint32_t BKP23R;541,35430
  __IO uint32_t BKP24R;542,35546
  __IO uint32_t BKP25R;543,35662
  __IO uint32_t BKP26R;544,35778
  __IO uint32_t BKP27R;545,35894
  __IO uint32_t BKP28R;546,36010
  __IO uint32_t BKP29R;547,36126
  __IO uint32_t BKP30R;548,36242
  __IO uint32_t BKP31R;549,36358
} RTC_TypeDef;550,36474
  __IO uint32_t CR1;559,36586
  __IO uint32_t CR2;560,36695
  __IO uint32_t ISR;561,36804
  __IO uint32_t CLRISR;562,36913
  __IO uint32_t RESERVED0;563,37022
  __IO uint32_t JCHGR;564,37131
  __IO uint32_t RESERVED1;565,37240
  __IO uint32_t RESERVED2;566,37349
  __IO uint32_t CONF0R;567,37458
  __IO uint32_t CONF1R;568,37567
  __IO uint32_t CONF2R;569,37676
  __IO uint32_t RESERVED3[RESERVED3570,37785
  __IO uint32_t CONFCHR1;571,37894
  __IO uint32_t CONFCHR2;572,38003
  __IO uint32_t RESERVED4[RESERVED4573,38112
  __IO uint32_t JDATAR;574,38221
  __IO uint32_t RDATAR;575,38330
  __IO uint32_t RESERVED5[RESERVED5576,38439
  __IO uint32_t JDATA12R;577,38548
  __IO uint32_t RDATA12R;578,38657
  __IO uint32_t JDATA13R;579,38766
  __IO uint32_t RDATA13R;580,38875
} SDADC_TypeDef;581,38984
  __IO uint32_t CR1;589,39076
  __IO uint32_t CR2;590,39185
  __IO uint32_t SR;591,39294
  __IO uint32_t DR;592,39403
  __IO uint32_t CRCPR;593,39512
  __IO uint32_t RXCRCR;594,39621
  __IO uint32_t TXCRCR;595,39730
  __IO uint32_t I2SCFGR;596,39839
  __IO uint32_t I2SPR;597,39948
} SPI_TypeDef;598,40057
  __IO uint32_t CR1;605,40121
  __IO uint32_t CR2;606,40217
  __IO uint32_t SMCR;607,40313
  __IO uint32_t DIER;608,40409
  __IO uint32_t SR;609,40505
  __IO uint32_t EGR;610,40601
  __IO uint32_t CCMR1;611,40697
  __IO uint32_t CCMR2;612,40793
  __IO uint32_t CCER;613,40889
  __IO uint32_t CNT;614,40985
  __IO uint32_t PSC;615,41081
  __IO uint32_t ARR;616,41177
  __IO uint32_t RCR;617,41273
  __IO uint32_t CCR1;618,41369
  __IO uint32_t CCR2;619,41465
  __IO uint32_t CCR3;620,41561
  __IO uint32_t CCR4;621,41657
  __IO uint32_t BDTR;622,41753
  __IO uint32_t DCR;623,41849
  __IO uint32_t DMAR;624,41945
  __IO uint32_t OR;625,42041
} TIM_TypeDef;626,42137
  __IO uint32_t CR;633,42228
  __IO uint32_t IER;634,42347
  __IO uint32_t ICR;635,42466
  __IO uint32_t ISR;636,42585
  __IO uint32_t IOHCR;637,42704
  uint32_t      RESERVED1;638,42823
  __IO uint32_t IOASCR;639,42942
  uint32_t      RESERVED2;640,43061
  __IO uint32_t IOSCR;641,43180
  uint32_t      RESERVED3;642,43299
  __IO uint32_t IOCCR;643,43418
  uint32_t      RESERVED4;644,43537
  __IO uint32_t IOGCSR;645,43656
  __IO uint32_t IOGXCR[IOGXCR646,43775
} TSC_TypeDef;647,43897
  __IO uint32_t CR1;655,44015
  __IO uint32_t CR2;656,44111
  __IO uint32_t CR3;657,44207
  __IO uint32_t BRR;658,44303
  __IO uint32_t GTPR;659,44399
  __IO uint32_t RTOR;660,44495
  __IO uint32_t RQR;661,44591
  __IO uint32_t ISR;662,44687
  __IO uint32_t ICR;663,44783
  __IO uint16_t RDR;664,44879
  uint16_t  RESERVED1;665,44975
  __IO uint16_t TDR;666,45071
  uint16_t  RESERVED2;667,45167
} USART_TypeDef;668,45263
  __IO uint32_t CR;675,45341
  __IO uint32_t CFR;676,45422
  __IO uint32_t SR;677,45503
} WWDG_TypeDef;678,45584
#define FLASH_BASE 684,45658
#define SRAM_BASE 685,45759
#define PERIPH_BASE 686,45859
#define SRAM_BB_BASE 687,45965
#define PERIPH_BB_BASE 688,46068
#define APB1PERIPH_BASE 692,46212
#define APB2PERIPH_BASE 693,46255
#define AHB1PERIPH_BASE 694,46313
#define AHB2PERIPH_BASE 695,46371
#define TIM2_BASE 698,46457
#define TIM3_BASE 699,46519
#define TIM4_BASE 700,46581
#define TIM5_BASE 701,46643
#define TIM6_BASE 702,46705
#define TIM7_BASE 703,46767
#define TIM12_BASE 704,46829
#define TIM13_BASE 705,46891
#define TIM14_BASE 706,46953
#define RTC_BASE 707,47015
#define WWDG_BASE 708,47077
#define IWDG_BASE 709,47139
#define SPI2_BASE 710,47201
#define SPI3_BASE 711,47263
#define USART2_BASE 712,47325
#define USART3_BASE 713,47387
#define I2C1_BASE 714,47449
#define I2C2_BASE 715,47511
#define CAN_BASE 716,47573
#define PWR_BASE 717,47635
#define DAC1_BASE 718,47697
#define DAC2_BASE 719,47759
#define DAC_BASE 720,47821
#define CEC_BASE 721,47863
#define TIM18_BASE 722,47925
#define SYSCFG_BASE 725,48015
#define COMP_BASE 726,48077
#define EXTI_BASE 727,48139
#define ADC1_BASE 728,48201
#define SPI1_BASE 729,48263
#define USART1_BASE 730,48325
#define TIM15_BASE 731,48387
#define TIM16_BASE 732,48449
#define TIM17_BASE 733,48511
#define TIM19_BASE 734,48573
#define SDADC1_BASE 735,48635
#define SDADC2_BASE 736,48697
#define SDADC3_BASE 737,48759
#define DMA1_BASE 740,48849
#define DMA1_Channel1_BASE 741,48911
#define DMA1_Channel2_BASE 742,48973
#define DMA1_Channel3_BASE 743,49035
#define DMA1_Channel4_BASE 744,49097
#define DMA1_Channel5_BASE 745,49159
#define DMA1_Channel6_BASE 746,49221
#define DMA1_Channel7_BASE 747,49283
#define DMA2_BASE 748,49345
#define DMA2_Channel1_BASE 749,49407
#define DMA2_Channel2_BASE 750,49469
#define DMA2_Channel3_BASE 751,49531
#define DMA2_Channel4_BASE 752,49593
#define DMA2_Channel5_BASE 753,49655
#define RCC_BASE 754,49717
#define FLASH_R_BASE 755,49779
#define OB_BASE 756,49878
#define CRC_BASE 757,49976
#define TSC_BASE 758,50038
#define GPIOA_BASE 761,50128
#define GPIOB_BASE 762,50190
#define GPIOC_BASE 763,50252
#define GPIOD_BASE 764,50314
#define GPIOE_BASE 765,50376
#define GPIOF_BASE 766,50438
#define DBGMCU_BASE 768,50502
#define TIM2 776,50671
#define TIM3 777,50728
#define TIM4 778,50785
#define TIM5 779,50842
#define TIM6 780,50899
#define TIM7 781,50956
#define TIM12 782,51013
#define TIM13 783,51071
#define TIM14 784,51129
#define RTC 785,51187
#define WWDG 786,51243
#define IWDG 787,51301
#define SPI2 788,51359
#define SPI3 789,51416
#define USART2 790,51473
#define USART3 791,51534
#define I2C1 792,51595
#define I2C2 793,51652
#define CAN 794,51709
#define PWR 795,51765
#define DAC 796,51821
#define DAC1 797,51877
#define DAC2 798,51934
#define CEC 799,51991
#define COMP 800,52047
#define COMP1 801,52108
#define COMP2 802,52166
#define TIM18 803,52239
#define SYSCFG 804,52297
#define EXTI 805,52359
#define SPI1 806,52417
#define USART1 807,52474
#define TIM15 808,52535
#define TIM16 809,52593
#define TIM17 810,52651
#define TIM19 811,52709
#define DBGMCU 812,52767
#define SDADC1 813,52829
#define SDADC2 814,52890
#define SDADC3 815,52951
#define DMA1 816,53012
#define DMA1_Channel1 817,53069
#define DMA1_Channel2 818,53143
#define DMA1_Channel3 819,53217
#define DMA1_Channel4 820,53291
#define DMA1_Channel5 821,53365
#define DMA1_Channel6 822,53439
#define DMA1_Channel7 823,53513
#define DMA2 824,53587
#define DMA2_Channel1 825,53644
#define DMA2_Channel2 826,53718
#define DMA2_Channel3 827,53792
#define DMA2_Channel4 828,53866
#define DMA2_Channel5 829,53940
#define RCC 830,54014
#define FLASH 831,54070
#define OB 832,54132
#define CRC 833,54186
#define TSC 834,54242
#define GPIOA 835,54298
#define GPIOB 836,54357
#define GPIOC 837,54416
#define GPIOD 838,54475
#define GPIOE 839,54534
#define GPIOF 840,54593
#define ADC1 841,54652
#define  ADC_SR_AWD 866,55598
#define  ADC_SR_EOC 867,55697
#define  ADC_SR_JEOC 868,55793
#define  ADC_SR_JSTRT 869,55906
#define  ADC_SR_STRT 870,56012
#define  ADC_CR1_AWDCH 873,56201
#define  ADC_CR1_AWDCH_0 874,56333
#define  ADC_CR1_AWDCH_1 875,56417
#define  ADC_CR1_AWDCH_2 876,56501
#define  ADC_CR1_AWDCH_3 877,56585
#define  ADC_CR1_AWDCH_4 878,56669
#define  ADC_CR1_EOCIE 879,56753
#define  ADC_CR1_AWDIE 880,56856
#define  ADC_CR1_JEOCIE 881,56967
#define  ADC_CR1_SCAN 882,57084
#define  ADC_CR1_AWDSGL 883,57172
#define  ADC_CR1_JAUTO 884,57303
#define  ADC_CR1_DISCEN 885,57417
#define  ADC_CR1_JDISCEN 886,57534
#define  ADC_CR1_DISCNUM 887,57652
#define  ADC_CR1_DISCNUM_0 888,57783
#define  ADC_CR1_DISCNUM_1 889,57867
#define  ADC_CR1_DISCNUM_2 890,57951
#define  ADC_CR1_JAWDEN 891,58035
#define  ADC_CR1_AWDEN 892,58157
#define  ADC_CR2_ADON 895,58362
#define  ADC_CR2_CONT 896,58463
#define  ADC_CR2_CAL 897,58563
#define  ADC_CR2_RSTCAL 898,58657
#define  ADC_CR2_DMA 899,58753
#define  ADC_CR2_ALIGN 900,58857
#define  ADC_CR2_JEXTSEL 901,58950
#define  ADC_CR2_JEXTSEL_0 902,59089
#define  ADC_CR2_JEXTSEL_1 903,59173
#define  ADC_CR2_JEXTSEL_2 904,59257
#define  ADC_CR2_JEXTTRIG 905,59341
#define  ADC_CR2_EXTSEL 906,59474
#define  ADC_CR2_EXTSEL_0 907,59611
#define  ADC_CR2_EXTSEL_1 908,59695
#define  ADC_CR2_EXTSEL_2 909,59779
#define  ADC_CR2_EXTTRIG 910,59863
#define  ADC_CR2_JSWSTART 911,59995
#define  ADC_CR2_SWSTART 912,60111
#define  ADC_CR2_TSVREFE 913,60226
#define  ADC_SMPR1_SMP10 916,60426
#define  ADC_SMPR1_SMP10_0 917,60555
#define  ADC_SMPR1_SMP10_1 918,60639
#define  ADC_SMPR1_SMP10_2 919,60723
#define  ADC_SMPR1_SMP11 920,60807
#define  ADC_SMPR1_SMP11_0 921,60936
#define  ADC_SMPR1_SMP11_1 922,61020
#define  ADC_SMPR1_SMP11_2 923,61104
#define  ADC_SMPR1_SMP12 924,61188
#define  ADC_SMPR1_SMP12_0 925,61317
#define  ADC_SMPR1_SMP12_1 926,61401
#define  ADC_SMPR1_SMP12_2 927,61485
#define  ADC_SMPR1_SMP13 928,61569
#define  ADC_SMPR1_SMP13_0 929,61698
#define  ADC_SMPR1_SMP13_1 930,61782
#define  ADC_SMPR1_SMP13_2 931,61866
#define  ADC_SMPR1_SMP14 932,61950
#define  ADC_SMPR1_SMP14_0 933,62079
#define  ADC_SMPR1_SMP14_1 934,62163
#define  ADC_SMPR1_SMP14_2 935,62247
#define  ADC_SMPR1_SMP15 936,62331
#define  ADC_SMPR1_SMP15_0 937,62460
#define  ADC_SMPR1_SMP15_1 938,62544
#define  ADC_SMPR1_SMP15_2 939,62628
#define  ADC_SMPR1_SMP16 940,62712
#define  ADC_SMPR1_SMP16_0 941,62841
#define  ADC_SMPR1_SMP16_1 942,62925
#define  ADC_SMPR1_SMP16_2 943,63009
#define  ADC_SMPR1_SMP17 944,63093
#define  ADC_SMPR1_SMP17_0 945,63222
#define  ADC_SMPR1_SMP17_1 946,63306
#define  ADC_SMPR1_SMP17_2 947,63390
#define  ADC_SMPR1_SMP18 948,63474
#define  ADC_SMPR1_SMP18_0 949,63603
#define  ADC_SMPR1_SMP18_1 950,63687
#define  ADC_SMPR1_SMP18_2 951,63771
#define  ADC_SMPR2_SMP0 954,63939
#define  ADC_SMPR2_SMP0_0 955,64072
#define  ADC_SMPR2_SMP0_1 956,64162
#define  ADC_SMPR2_SMP0_2 957,64252
#define  ADC_SMPR2_SMP1 958,64342
#define  ADC_SMPR2_SMP1_0 959,64475
#define  ADC_SMPR2_SMP1_1 960,64565
#define  ADC_SMPR2_SMP1_2 961,64655
#define  ADC_SMPR2_SMP2 962,64745
#define  ADC_SMPR2_SMP2_0 963,64878
#define  ADC_SMPR2_SMP2_1 964,64968
#define  ADC_SMPR2_SMP2_2 965,65058
#define  ADC_SMPR2_SMP3 966,65148
#define  ADC_SMPR2_SMP3_0 967,65281
#define  ADC_SMPR2_SMP3_1 968,65371
#define  ADC_SMPR2_SMP3_2 969,65461
#define  ADC_SMPR2_SMP4 970,65551
#define  ADC_SMPR2_SMP4_0 971,65684
#define  ADC_SMPR2_SMP4_1 972,65774
#define  ADC_SMPR2_SMP4_2 973,65864
#define  ADC_SMPR2_SMP5 974,65954
#define  ADC_SMPR2_SMP5_0 975,66087
#define  ADC_SMPR2_SMP5_1 976,66177
#define  ADC_SMPR2_SMP5_2 977,66267
#define  ADC_SMPR2_SMP6 978,66357
#define  ADC_SMPR2_SMP6_0 979,66490
#define  ADC_SMPR2_SMP6_1 980,66580
#define  ADC_SMPR2_SMP6_2 981,66670
#define  ADC_SMPR2_SMP7 982,66760
#define  ADC_SMPR2_SMP7_0 983,66893
#define  ADC_SMPR2_SMP7_1 984,66983
#define  ADC_SMPR2_SMP7_2 985,67073
#define  ADC_SMPR2_SMP8 986,67163
#define  ADC_SMPR2_SMP8_0 987,67296
#define  ADC_SMPR2_SMP8_1 988,67386
#define  ADC_SMPR2_SMP8_2 989,67476
#define  ADC_SMPR2_SMP9 990,67566
#define  ADC_SMPR2_SMP9_0 991,67699
#define  ADC_SMPR2_SMP9_1 992,67789
#define  ADC_SMPR2_SMP9_2 993,67879
#define  ADC_JOFR1_JOFFSET1 996,68053
#define  ADC_JOFR2_JOFFSET2 999,68260
#define  ADC_JOFR3_JOFFSET3 1002,68467
#define  ADC_JOFR4_JOFFSET4 1005,68674
#define  ADC_HTR_HT 1008,68881
#define  ADC_LTR_LT 1011,69084
#define  ADC_SQR1_SQ13 1014,69286
#define  ADC_SQR1_SQ13_0 1015,69423
#define  ADC_SQR1_SQ13_1 1016,69513
#define  ADC_SQR1_SQ13_2 1017,69603
#define  ADC_SQR1_SQ13_3 1018,69693
#define  ADC_SQR1_SQ13_4 1019,69783
#define  ADC_SQR1_SQ14 1020,69873
#define  ADC_SQR1_SQ14_0 1021,70010
#define  ADC_SQR1_SQ14_1 1022,70100
#define  ADC_SQR1_SQ14_2 1023,70190
#define  ADC_SQR1_SQ14_3 1024,70280
#define  ADC_SQR1_SQ14_4 1025,70370
#define  ADC_SQR1_SQ15 1026,70460
#define  ADC_SQR1_SQ15_0 1027,70597
#define  ADC_SQR1_SQ15_1 1028,70687
#define  ADC_SQR1_SQ15_2 1029,70777
#define  ADC_SQR1_SQ15_3 1030,70867
#define  ADC_SQR1_SQ15_4 1031,70957
#define  ADC_SQR1_SQ16 1032,71047
#define  ADC_SQR1_SQ16_0 1033,71184
#define  ADC_SQR1_SQ16_1 1034,71274
#define  ADC_SQR1_SQ16_2 1035,71364
#define  ADC_SQR1_SQ16_3 1036,71454
#define  ADC_SQR1_SQ16_4 1037,71544
#define  ADC_SQR1_L 1038,71634
#define  ADC_SQR1_L_0 1039,71764
#define  ADC_SQR1_L_1 1040,71854
#define  ADC_SQR1_L_2 1041,71944
#define  ADC_SQR1_L_3 1042,72034
#define  ADC_SQR2_SQ7 1045,72208
#define  ADC_SQR2_SQ7_0 1046,72343
#define  ADC_SQR2_SQ7_1 1047,72433
#define  ADC_SQR2_SQ7_2 1048,72523
#define  ADC_SQR2_SQ7_3 1049,72613
#define  ADC_SQR2_SQ7_4 1050,72703
#define  ADC_SQR2_SQ8 1051,72793
#define  ADC_SQR2_SQ8_0 1052,72928
#define  ADC_SQR2_SQ8_1 1053,73018
#define  ADC_SQR2_SQ8_2 1054,73108
#define  ADC_SQR2_SQ8_3 1055,73198
#define  ADC_SQR2_SQ8_4 1056,73288
#define  ADC_SQR2_SQ9 1057,73378
#define  ADC_SQR2_SQ9_0 1058,73513
#define  ADC_SQR2_SQ9_1 1059,73603
#define  ADC_SQR2_SQ9_2 1060,73693
#define  ADC_SQR2_SQ9_3 1061,73783
#define  ADC_SQR2_SQ9_4 1062,73873
#define  ADC_SQR2_SQ10 1063,73963
#define  ADC_SQR2_SQ10_0 1064,74100
#define  ADC_SQR2_SQ10_1 1065,74190
#define  ADC_SQR2_SQ10_2 1066,74280
#define  ADC_SQR2_SQ10_3 1067,74370
#define  ADC_SQR2_SQ10_4 1068,74460
#define  ADC_SQR2_SQ11 1069,74550
#define  ADC_SQR2_SQ11_0 1070,74687
#define  ADC_SQR2_SQ11_1 1071,74777
#define  ADC_SQR2_SQ11_2 1072,74867
#define  ADC_SQR2_SQ11_3 1073,74957
#define  ADC_SQR2_SQ11_4 1074,75047
#define  ADC_SQR2_SQ12 1075,75137
#define  ADC_SQR2_SQ12_0 1076,75274
#define  ADC_SQR2_SQ12_1 1077,75364
#define  ADC_SQR2_SQ12_2 1078,75454
#define  ADC_SQR2_SQ12_3 1079,75544
#define  ADC_SQR2_SQ12_4 1080,75634
#define  ADC_SQR3_SQ1 1083,75808
#define  ADC_SQR3_SQ1_0 1084,75943
#define  ADC_SQR3_SQ1_1 1085,76033
#define  ADC_SQR3_SQ1_2 1086,76123
#define  ADC_SQR3_SQ1_3 1087,76213
#define  ADC_SQR3_SQ1_4 1088,76303
#define  ADC_SQR3_SQ2 1089,76393
#define  ADC_SQR3_SQ2_0 1090,76528
#define  ADC_SQR3_SQ2_1 1091,76618
#define  ADC_SQR3_SQ2_2 1092,76708
#define  ADC_SQR3_SQ2_3 1093,76798
#define  ADC_SQR3_SQ2_4 1094,76888
#define  ADC_SQR3_SQ3 1095,76978
#define  ADC_SQR3_SQ3_0 1096,77113
#define  ADC_SQR3_SQ3_1 1097,77203
#define  ADC_SQR3_SQ3_2 1098,77293
#define  ADC_SQR3_SQ3_3 1099,77383
#define  ADC_SQR3_SQ3_4 1100,77473
#define  ADC_SQR3_SQ4 1101,77563
#define  ADC_SQR3_SQ4_0 1102,77698
#define  ADC_SQR3_SQ4_1 1103,77788
#define  ADC_SQR3_SQ4_2 1104,77878
#define  ADC_SQR3_SQ4_3 1105,77968
#define  ADC_SQR3_SQ4_4 1106,78058
#define  ADC_SQR3_SQ5 1107,78148
#define  ADC_SQR3_SQ5_0 1108,78283
#define  ADC_SQR3_SQ5_1 1109,78373
#define  ADC_SQR3_SQ5_2 1110,78463
#define  ADC_SQR3_SQ5_3 1111,78553
#define  ADC_SQR3_SQ5_4 1112,78643
#define  ADC_SQR3_SQ6 1113,78733
#define  ADC_SQR3_SQ6_0 1114,78868
#define  ADC_SQR3_SQ6_1 1115,78958
#define  ADC_SQR3_SQ6_2 1116,79048
#define  ADC_SQR3_SQ6_3 1117,79138
#define  ADC_SQR3_SQ6_4 1118,79228
#define  ADC_JSQR_JSQ1 1121,79402
#define  ADC_JSQR_JSQ1_0 1122,79539
#define  ADC_JSQR_JSQ1_1 1123,79629
#define  ADC_JSQR_JSQ1_2 1124,79719
#define  ADC_JSQR_JSQ1_3 1125,79809
#define  ADC_JSQR_JSQ1_4 1126,79899
#define  ADC_JSQR_JSQ2 1127,79989
#define  ADC_JSQR_JSQ2_0 1128,80126
#define  ADC_JSQR_JSQ2_1 1129,80216
#define  ADC_JSQR_JSQ2_2 1130,80306
#define  ADC_JSQR_JSQ2_3 1131,80396
#define  ADC_JSQR_JSQ2_4 1132,80486
#define  ADC_JSQR_JSQ3 1133,80576
#define  ADC_JSQR_JSQ3_0 1134,80713
#define  ADC_JSQR_JSQ3_1 1135,80803
#define  ADC_JSQR_JSQ3_2 1136,80893
#define  ADC_JSQR_JSQ3_3 1137,80983
#define  ADC_JSQR_JSQ3_4 1138,81073
#define  ADC_JSQR_JSQ4 1139,81163
#define  ADC_JSQR_JSQ4_0 1140,81300
#define  ADC_JSQR_JSQ4_1 1141,81390
#define  ADC_JSQR_JSQ4_2 1142,81480
#define  ADC_JSQR_JSQ4_3 1143,81570
#define  ADC_JSQR_JSQ4_4 1144,81660
#define  ADC_JSQR_JL 1145,81750
#define  ADC_JSQR_JL_0 1146,81874
#define  ADC_JSQR_JL_1 1147,81964
#define  ADC_JDR1_JDATA 1150,82138
#define  ADC_JDR2_JDATA 1153,82320
#define  ADC_JDR3_JDATA 1156,82502
#define  ADC_JDR4_JDATA 1159,82684
#define  ADC_DR_DATA 1162,82866
#define COMP_CSR_COMP1EN 1172,83488
#define COMP_CSR_COMP1SW1 1173,83572
#define COMP_CSR_COMP1MODE 1174,83662
#define COMP_CSR_COMP1MODE_0 1175,83750
#define COMP_CSR_COMP1MODE_1 1176,83844
#define COMP_CSR_COMP1INSEL 1177,83938
#define COMP_CSR_COMP1INSEL_0 1178,84038
#define COMP_CSR_COMP1INSEL_1 1179,84144
#define COMP_CSR_COMP1INSEL_2 1180,84250
#define COMP_CSR_COMP1OUTSEL 1181,84356
#define COMP_CSR_COMP1OUTSEL_0 1182,84447
#define COMP_CSR_COMP1OUTSEL_1 1183,84544
#define COMP_CSR_COMP1OUTSEL_2 1184,84641
#define COMP_CSR_COMP1POL 1185,84738
#define COMP_CSR_COMP1HYST 1186,84831
#define COMP_CSR_COMP1HYST_0 1187,84919
#define COMP_CSR_COMP1HYST_1 1188,85013
#define COMP_CSR_COMP1OUT 1189,85107
#define COMP_CSR_COMP1LOCK 1190,85197
#define COMP_CSR_COMP2EN 1192,85308
#define COMP_CSR_COMP2MODE 1193,85392
#define COMP_CSR_COMP2MODE_0 1194,85480
#define COMP_CSR_COMP2MODE_1 1195,85574
#define COMP_CSR_COMP2INSEL 1196,85668
#define COMP_CSR_COMP2INSEL_0 1197,85768
#define COMP_CSR_COMP2INSEL_1 1198,85874
#define COMP_CSR_COMP2INSEL_2 1199,85980
#define COMP_CSR_WNDWEN 1200,86086
#define COMP_CSR_COMP2OUTSEL 1201,86188
#define COMP_CSR_COMP2OUTSEL_0 1202,86279
#define COMP_CSR_COMP2OUTSEL_1 1203,86376
#define COMP_CSR_COMP2OUTSEL_2 1204,86473
#define COMP_CSR_COMP2POL 1205,86570
#define COMP_CSR_COMP2HYST 1206,86663
#define COMP_CSR_COMP2HYST_0 1207,86751
#define COMP_CSR_COMP2HYST_1 1208,86845
#define COMP_CSR_COMP2OUT 1209,86939
#define COMP_CSR_COMP2LOCK 1210,87029
#define COMP_CSR_COMPxEN 1212,87140
#define COMP_CSR_COMPxMODE 1213,87224
#define COMP_CSR_COMPxMODE_0 1214,87312
#define COMP_CSR_COMPxMODE_1 1215,87406
#define COMP_CSR_COMPxINSEL 1216,87500
#define COMP_CSR_COMPxINSEL_0 1217,87600
#define COMP_CSR_COMPxINSEL_1 1218,87706
#define COMP_CSR_COMPxINSEL_2 1219,87812
#define COMP_CSR_COMPxWNDWEN 1220,87918
#define COMP_CSR_COMPxOUTSEL 1221,88014
#define COMP_CSR_COMPxOUTSEL_0 1222,88105
#define COMP_CSR_COMPxOUTSEL_1 1223,88202
#define COMP_CSR_COMPxOUTSEL_2 1224,88299
#define COMP_CSR_COMPxPOL 1225,88396
#define COMP_CSR_COMPxHYST 1226,88489
#define COMP_CSR_COMPxHYST_0 1227,88577
#define COMP_CSR_COMPxHYST_1 1228,88671
#define COMP_CSR_COMPxOUT 1229,88765
#define COMP_CSR_COMPxLOCK 1230,88855
#define  CAN_MCR_INRQ 1238,89431
#define  CAN_MCR_SLEEP 1239,89537
#define  CAN_MCR_TXFP 1240,89639
#define  CAN_MCR_RFLM 1241,89745
#define  CAN_MCR_NART 1242,89853
#define  CAN_MCR_AWUM 1243,89964
#define  CAN_MCR_ABOM 1244,90069
#define  CAN_MCR_TTCM 1245,90181
#define  CAN_MCR_RESET 1246,90298
#define  CAN_MSR_INAK 1249,90493
#define  CAN_MSR_SLAK 1250,90603
#define  CAN_MSR_ERRI 1251,90704
#define  CAN_MSR_WKUI 1252,90803
#define  CAN_MSR_SLAKI 1253,90903
#define  CAN_MSR_TXM 1254,91014
#define  CAN_MSR_RXM 1255,91111
#define  CAN_MSR_SAMP 1256,91207
#define  CAN_MSR_RX 1257,91308
#define  CAN_TSR_RQCP0 1260,91489
#define  CAN_TSR_TXOK0 1261,91599
#define  CAN_TSR_ALST0 1262,91710
#define  CAN_TSR_TERR0 1263,91823
#define  CAN_TSR_ABRQ0 1264,91937
#define  CAN_TSR_RQCP1 1265,92047
#define  CAN_TSR_TXOK1 1266,92157
#define  CAN_TSR_ALST1 1267,92268
#define  CAN_TSR_TERR1 1268,92381
#define  CAN_TSR_ABRQ1 1269,92495
#define  CAN_TSR_RQCP2 1270,92606
#define  CAN_TSR_TXOK2 1271,92716
#define  CAN_TSR_ALST2 1272,92828
#define  CAN_TSR_TERR2 1273,92942
#define  CAN_TSR_ABRQ2 1274,93057
#define  CAN_TSR_CODE 1275,93168
#define  CAN_TSR_TME 1277,93266
#define  CAN_TSR_TME0 1278,93363
#define  CAN_TSR_TME1 1279,93471
#define  CAN_TSR_TME2 1280,93579
#define  CAN_TSR_LOW 1282,93689
#define  CAN_TSR_LOW0 1283,93786
#define  CAN_TSR_LOW1 1284,93904
#define  CAN_TSR_LOW2 1285,94022
#define  CAN_RF0R_FMP0 1288,94224
#define  CAN_RF0R_FULL0 1289,94330
#define  CAN_RF0R_FOVR0 1290,94425
#define  CAN_RF0R_RFOM0 1291,94523
#define  CAN_RF1R_FMP1 1294,94720
#define  CAN_RF1R_FULL1 1295,94826
#define  CAN_RF1R_FOVR1 1296,94921
#define  CAN_RF1R_RFOM1 1297,95019
#define  CAN_IER_TMEIE 1300,95216
#define  CAN_IER_FMPIE0 1301,95339
#define  CAN_IER_FFIE0 1302,95460
#define  CAN_IER_FOVIE0 1303,95570
#define  CAN_IER_FMPIE1 1304,95683
#define  CAN_IER_FFIE1 1305,95804
#define  CAN_IER_FOVIE1 1306,95914
#define  CAN_IER_EWGIE 1307,96027
#define  CAN_IER_EPVIE 1308,96141
#define  CAN_IER_BOFIE 1309,96255
#define  CAN_IER_LECIE 1310,96363
#define  CAN_IER_ERRIE 1311,96479
#define  CAN_IER_WKUIE 1312,96585
#define  CAN_IER_SLKIE 1313,96692
#define  CAN_ESR_EWGF 1316,96882
#define  CAN_ESR_EPVF 1317,96984
#define  CAN_ESR_BOFF 1318,97086
#define  CAN_ESR_LEC 1320,97184
#define  CAN_ESR_LEC_0 1321,97299
#define  CAN_ESR_LEC_1 1322,97388
#define  CAN_ESR_LEC_2 1323,97477
#define  CAN_ESR_TEC 1325,97568
#define  CAN_ESR_REC 1326,97710
#define  CAN_BTR_BRP 1329,97899
#define  CAN_BTR_TS1 1330,98002
#define  CAN_BTR_TS1_0 1331,98100
#define  CAN_BTR_TS1_1 1332,98206
#define  CAN_BTR_TS1_2 1333,98312
#define  CAN_BTR_TS1_3 1334,98418
#define  CAN_BTR_TS2 1335,98524
#define  CAN_BTR_TS2_0 1336,98622
#define  CAN_BTR_TS2_1 1337,98728
#define  CAN_BTR_TS2_2 1338,98834
#define  CAN_BTR_SJW 1339,98940
#define  CAN_BTR_SJW_0 1340,99052
#define  CAN_BTR_SJW_1 1341,99172
#define  CAN_BTR_LBKM 1342,99292
#define  CAN_BTR_SILM 1343,99398
#define  CAN_TI0R_TXRQ 1347,99603
#define  CAN_TI0R_RTR 1348,99711
#define  CAN_TI0R_IDE 1349,99822
#define  CAN_TI0R_EXID 1350,99926
#define  CAN_TI0R_STID 1351,100029
#define  CAN_TDT0R_DLC 1354,100239
#define  CAN_TDT0R_TGT 1355,100339
#define  CAN_TDT0R_TIME 1356,100443
#define  CAN_TDL0R_DATA0 1359,100629
#define  CAN_TDL0R_DATA1 1360,100724
#define  CAN_TDL0R_DATA2 1361,100819
#define  CAN_TDL0R_DATA3 1362,100914
#define  CAN_TDH0R_DATA4 1365,101093
#define  CAN_TDH0R_DATA5 1366,101188
#define  CAN_TDH0R_DATA6 1367,101283
#define  CAN_TDH0R_DATA7 1368,101378
#define  CAN_TI1R_TXRQ 1371,101557
#define  CAN_TI1R_RTR 1372,101665
#define  CAN_TI1R_IDE 1373,101776
#define  CAN_TI1R_EXID 1374,101880
#define  CAN_TI1R_STID 1375,101983
#define  CAN_TDT1R_DLC 1378,102193
#define  CAN_TDT1R_TGT 1379,102293
#define  CAN_TDT1R_TIME 1380,102397
#define  CAN_TDL1R_DATA0 1383,102583
#define  CAN_TDL1R_DATA1 1384,102678
#define  CAN_TDL1R_DATA2 1385,102773
#define  CAN_TDL1R_DATA3 1386,102868
#define  CAN_TDH1R_DATA4 1389,103047
#define  CAN_TDH1R_DATA5 1390,103142
#define  CAN_TDH1R_DATA6 1391,103237
#define  CAN_TDH1R_DATA7 1392,103332
#define  CAN_TI2R_TXRQ 1395,103511
#define  CAN_TI2R_RTR 1396,103619
#define  CAN_TI2R_IDE 1397,103730
#define  CAN_TI2R_EXID 1398,103834
#define  CAN_TI2R_STID 1399,103937
#define  CAN_TDT2R_DLC 1402,104147
#define  CAN_TDT2R_TGT 1403,104247
#define  CAN_TDT2R_TIME 1404,104351
#define  CAN_TDL2R_DATA0 1407,104537
#define  CAN_TDL2R_DATA1 1408,104632
#define  CAN_TDL2R_DATA2 1409,104727
#define  CAN_TDL2R_DATA3 1410,104822
#define  CAN_TDH2R_DATA4 1413,105001
#define  CAN_TDH2R_DATA5 1414,105096
#define  CAN_TDH2R_DATA6 1415,105191
#define  CAN_TDH2R_DATA7 1416,105286
#define  CAN_RI0R_RTR 1419,105465
#define  CAN_RI0R_IDE 1420,105576
#define  CAN_RI0R_EXID 1421,105680
#define  CAN_RI0R_STID 1422,105783
#define  CAN_RDT0R_DLC 1425,105993
#define  CAN_RDT0R_FMI 1426,106093
#define  CAN_RDT0R_TIME 1427,106195
#define  CAN_RDL0R_DATA0 1430,106381
#define  CAN_RDL0R_DATA1 1431,106476
#define  CAN_RDL0R_DATA2 1432,106571
#define  CAN_RDL0R_DATA3 1433,106666
#define  CAN_RDH0R_DATA4 1436,106845
#define  CAN_RDH0R_DATA5 1437,106940
#define  CAN_RDH0R_DATA6 1438,107035
#define  CAN_RDH0R_DATA7 1439,107130
#define  CAN_RI1R_RTR 1442,107309
#define  CAN_RI1R_IDE 1443,107420
#define  CAN_RI1R_EXID 1444,107524
#define  CAN_RI1R_STID 1445,107627
#define  CAN_RDT1R_DLC 1448,107837
#define  CAN_RDT1R_FMI 1449,107937
#define  CAN_RDT1R_TIME 1450,108039
#define  CAN_RDL1R_DATA0 1453,108225
#define  CAN_RDL1R_DATA1 1454,108320
#define  CAN_RDL1R_DATA2 1455,108415
#define  CAN_RDL1R_DATA3 1456,108510
#define  CAN_RDH1R_DATA4 1459,108689
#define  CAN_RDH1R_DATA5 1460,108784
#define  CAN_RDH1R_DATA6 1461,108879
#define  CAN_RDH1R_DATA7 1462,108974
#define  CAN_FMR_FINIT 1466,109182
#define  CAN_FM1R_FBM 1469,109366
#define  CAN_FM1R_FBM0 1470,109461
#define  CAN_FM1R_FBM1 1471,109567
#define  CAN_FM1R_FBM2 1472,109673
#define  CAN_FM1R_FBM3 1473,109779
#define  CAN_FM1R_FBM4 1474,109885
#define  CAN_FM1R_FBM5 1475,109991
#define  CAN_FM1R_FBM6 1476,110097
#define  CAN_FM1R_FBM7 1477,110203
#define  CAN_FM1R_FBM8 1478,110309
#define  CAN_FM1R_FBM9 1479,110415
#define  CAN_FM1R_FBM10 1480,110521
#define  CAN_FM1R_FBM11 1481,110628
#define  CAN_FM1R_FBM12 1482,110735
#define  CAN_FM1R_FBM13 1483,110842
#define  CAN_FS1R_FSC 1486,111033
#define  CAN_FS1R_FSC0 1487,111143
#define  CAN_FS1R_FSC1 1488,111259
#define  CAN_FS1R_FSC2 1489,111375
#define  CAN_FS1R_FSC3 1490,111491
#define  CAN_FS1R_FSC4 1491,111607
#define  CAN_FS1R_FSC5 1492,111723
#define  CAN_FS1R_FSC6 1493,111839
#define  CAN_FS1R_FSC7 1494,111955
#define  CAN_FS1R_FSC8 1495,112071
#define  CAN_FS1R_FSC9 1496,112187
#define  CAN_FS1R_FSC10 1497,112303
#define  CAN_FS1R_FSC11 1498,112420
#define  CAN_FS1R_FSC12 1499,112537
#define  CAN_FS1R_FSC13 1500,112654
#define  CAN_FFA1R_FFA 1503,112855
#define  CAN_FFA1R_FFA0 1504,112961
#define  CAN_FFA1R_FFA1 1505,113080
#define  CAN_FFA1R_FFA2 1506,113199
#define  CAN_FFA1R_FFA3 1507,113318
#define  CAN_FFA1R_FFA4 1508,113437
#define  CAN_FFA1R_FFA5 1509,113556
#define  CAN_FFA1R_FFA6 1510,113675
#define  CAN_FFA1R_FFA7 1511,113794
#define  CAN_FFA1R_FFA8 1512,113913
#define  CAN_FFA1R_FFA9 1513,114032
#define  CAN_FFA1R_FFA10 1514,114151
#define  CAN_FFA1R_FFA11 1515,114271
#define  CAN_FFA1R_FFA12 1516,114391
#define  CAN_FFA1R_FFA13 1517,114511
#define  CAN_FA1R_FACT 1520,114715
#define  CAN_FA1R_FACT0 1521,114812
#define  CAN_FA1R_FACT1 1522,114911
#define  CAN_FA1R_FACT2 1523,115010
#define  CAN_FA1R_FACT3 1524,115109
#define  CAN_FA1R_FACT4 1525,115208
#define  CAN_FA1R_FACT5 1526,115307
#define  CAN_FA1R_FACT6 1527,115406
#define  CAN_FA1R_FACT7 1528,115505
#define  CAN_FA1R_FACT8 1529,115604
#define  CAN_FA1R_FACT9 1530,115703
#define  CAN_FA1R_FACT10 1531,115802
#define  CAN_FA1R_FACT11 1532,115902
#define  CAN_FA1R_FACT12 1533,116002
#define  CAN_FA1R_FACT13 1534,116102
#define  CAN_F0R1_FB0 1537,116286
#define  CAN_F0R1_FB1 1538,116382
#define  CAN_F0R1_FB2 1539,116478
#define  CAN_F0R1_FB3 1540,116574
#define  CAN_F0R1_FB4 1541,116670
#define  CAN_F0R1_FB5 1542,116766
#define  CAN_F0R1_FB6 1543,116862
#define  CAN_F0R1_FB7 1544,116958
#define  CAN_F0R1_FB8 1545,117054
#define  CAN_F0R1_FB9 1546,117150
#define  CAN_F0R1_FB10 1547,117246
#define  CAN_F0R1_FB11 1548,117343
#define  CAN_F0R1_FB12 1549,117440
#define  CAN_F0R1_FB13 1550,117537
#define  CAN_F0R1_FB14 1551,117634
#define  CAN_F0R1_FB15 1552,117731
#define  CAN_F0R1_FB16 1553,117828
#define  CAN_F0R1_FB17 1554,117925
#define  CAN_F0R1_FB18 1555,118022
#define  CAN_F0R1_FB19 1556,118119
#define  CAN_F0R1_FB20 1557,118216
#define  CAN_F0R1_FB21 1558,118313
#define  CAN_F0R1_FB22 1559,118410
#define  CAN_F0R1_FB23 1560,118507
#define  CAN_F0R1_FB24 1561,118604
#define  CAN_F0R1_FB25 1562,118701
#define  CAN_F0R1_FB26 1563,118798
#define  CAN_F0R1_FB27 1564,118895
#define  CAN_F0R1_FB28 1565,118992
#define  CAN_F0R1_FB29 1566,119089
#define  CAN_F0R1_FB30 1567,119186
#define  CAN_F0R1_FB31 1568,119283
#define  CAN_F1R1_FB0 1571,119464
#define  CAN_F1R1_FB1 1572,119560
#define  CAN_F1R1_FB2 1573,119656
#define  CAN_F1R1_FB3 1574,119752
#define  CAN_F1R1_FB4 1575,119848
#define  CAN_F1R1_FB5 1576,119944
#define  CAN_F1R1_FB6 1577,120040
#define  CAN_F1R1_FB7 1578,120136
#define  CAN_F1R1_FB8 1579,120232
#define  CAN_F1R1_FB9 1580,120328
#define  CAN_F1R1_FB10 1581,120424
#define  CAN_F1R1_FB11 1582,120521
#define  CAN_F1R1_FB12 1583,120618
#define  CAN_F1R1_FB13 1584,120715
#define  CAN_F1R1_FB14 1585,120812
#define  CAN_F1R1_FB15 1586,120909
#define  CAN_F1R1_FB16 1587,121006
#define  CAN_F1R1_FB17 1588,121103
#define  CAN_F1R1_FB18 1589,121200
#define  CAN_F1R1_FB19 1590,121297
#define  CAN_F1R1_FB20 1591,121394
#define  CAN_F1R1_FB21 1592,121491
#define  CAN_F1R1_FB22 1593,121588
#define  CAN_F1R1_FB23 1594,121685
#define  CAN_F1R1_FB24 1595,121782
#define  CAN_F1R1_FB25 1596,121879
#define  CAN_F1R1_FB26 1597,121976
#define  CAN_F1R1_FB27 1598,122073
#define  CAN_F1R1_FB28 1599,122170
#define  CAN_F1R1_FB29 1600,122267
#define  CAN_F1R1_FB30 1601,122364
#define  CAN_F1R1_FB31 1602,122461
#define  CAN_F2R1_FB0 1605,122642
#define  CAN_F2R1_FB1 1606,122738
#define  CAN_F2R1_FB2 1607,122834
#define  CAN_F2R1_FB3 1608,122930
#define  CAN_F2R1_FB4 1609,123026
#define  CAN_F2R1_FB5 1610,123122
#define  CAN_F2R1_FB6 1611,123218
#define  CAN_F2R1_FB7 1612,123314
#define  CAN_F2R1_FB8 1613,123410
#define  CAN_F2R1_FB9 1614,123506
#define  CAN_F2R1_FB10 1615,123602
#define  CAN_F2R1_FB11 1616,123699
#define  CAN_F2R1_FB12 1617,123796
#define  CAN_F2R1_FB13 1618,123893
#define  CAN_F2R1_FB14 1619,123990
#define  CAN_F2R1_FB15 1620,124087
#define  CAN_F2R1_FB16 1621,124184
#define  CAN_F2R1_FB17 1622,124281
#define  CAN_F2R1_FB18 1623,124378
#define  CAN_F2R1_FB19 1624,124475
#define  CAN_F2R1_FB20 1625,124572
#define  CAN_F2R1_FB21 1626,124669
#define  CAN_F2R1_FB22 1627,124766
#define  CAN_F2R1_FB23 1628,124863
#define  CAN_F2R1_FB24 1629,124960
#define  CAN_F2R1_FB25 1630,125057
#define  CAN_F2R1_FB26 1631,125154
#define  CAN_F2R1_FB27 1632,125251
#define  CAN_F2R1_FB28 1633,125348
#define  CAN_F2R1_FB29 1634,125445
#define  CAN_F2R1_FB30 1635,125542
#define  CAN_F2R1_FB31 1636,125639
#define  CAN_F3R1_FB0 1639,125820
#define  CAN_F3R1_FB1 1640,125916
#define  CAN_F3R1_FB2 1641,126012
#define  CAN_F3R1_FB3 1642,126108
#define  CAN_F3R1_FB4 1643,126204
#define  CAN_F3R1_FB5 1644,126300
#define  CAN_F3R1_FB6 1645,126396
#define  CAN_F3R1_FB7 1646,126492
#define  CAN_F3R1_FB8 1647,126588
#define  CAN_F3R1_FB9 1648,126684
#define  CAN_F3R1_FB10 1649,126780
#define  CAN_F3R1_FB11 1650,126877
#define  CAN_F3R1_FB12 1651,126974
#define  CAN_F3R1_FB13 1652,127071
#define  CAN_F3R1_FB14 1653,127168
#define  CAN_F3R1_FB15 1654,127265
#define  CAN_F3R1_FB16 1655,127362
#define  CAN_F3R1_FB17 1656,127459
#define  CAN_F3R1_FB18 1657,127556
#define  CAN_F3R1_FB19 1658,127653
#define  CAN_F3R1_FB20 1659,127750
#define  CAN_F3R1_FB21 1660,127847
#define  CAN_F3R1_FB22 1661,127944
#define  CAN_F3R1_FB23 1662,128041
#define  CAN_F3R1_FB24 1663,128138
#define  CAN_F3R1_FB25 1664,128235
#define  CAN_F3R1_FB26 1665,128332
#define  CAN_F3R1_FB27 1666,128429
#define  CAN_F3R1_FB28 1667,128526
#define  CAN_F3R1_FB29 1668,128623
#define  CAN_F3R1_FB30 1669,128720
#define  CAN_F3R1_FB31 1670,128817
#define  CAN_F4R1_FB0 1673,128998
#define  CAN_F4R1_FB1 1674,129094
#define  CAN_F4R1_FB2 1675,129190
#define  CAN_F4R1_FB3 1676,129286
#define  CAN_F4R1_FB4 1677,129382
#define  CAN_F4R1_FB5 1678,129478
#define  CAN_F4R1_FB6 1679,129574
#define  CAN_F4R1_FB7 1680,129670
#define  CAN_F4R1_FB8 1681,129766
#define  CAN_F4R1_FB9 1682,129862
#define  CAN_F4R1_FB10 1683,129958
#define  CAN_F4R1_FB11 1684,130055
#define  CAN_F4R1_FB12 1685,130152
#define  CAN_F4R1_FB13 1686,130249
#define  CAN_F4R1_FB14 1687,130346
#define  CAN_F4R1_FB15 1688,130443
#define  CAN_F4R1_FB16 1689,130540
#define  CAN_F4R1_FB17 1690,130637
#define  CAN_F4R1_FB18 1691,130734
#define  CAN_F4R1_FB19 1692,130831
#define  CAN_F4R1_FB20 1693,130928
#define  CAN_F4R1_FB21 1694,131025
#define  CAN_F4R1_FB22 1695,131122
#define  CAN_F4R1_FB23 1696,131219
#define  CAN_F4R1_FB24 1697,131316
#define  CAN_F4R1_FB25 1698,131413
#define  CAN_F4R1_FB26 1699,131510
#define  CAN_F4R1_FB27 1700,131607
#define  CAN_F4R1_FB28 1701,131704
#define  CAN_F4R1_FB29 1702,131801
#define  CAN_F4R1_FB30 1703,131898
#define  CAN_F4R1_FB31 1704,131995
#define  CAN_F5R1_FB0 1707,132176
#define  CAN_F5R1_FB1 1708,132272
#define  CAN_F5R1_FB2 1709,132368
#define  CAN_F5R1_FB3 1710,132464
#define  CAN_F5R1_FB4 1711,132560
#define  CAN_F5R1_FB5 1712,132656
#define  CAN_F5R1_FB6 1713,132752
#define  CAN_F5R1_FB7 1714,132848
#define  CAN_F5R1_FB8 1715,132944
#define  CAN_F5R1_FB9 1716,133040
#define  CAN_F5R1_FB10 1717,133136
#define  CAN_F5R1_FB11 1718,133233
#define  CAN_F5R1_FB12 1719,133330
#define  CAN_F5R1_FB13 1720,133427
#define  CAN_F5R1_FB14 1721,133524
#define  CAN_F5R1_FB15 1722,133621
#define  CAN_F5R1_FB16 1723,133718
#define  CAN_F5R1_FB17 1724,133815
#define  CAN_F5R1_FB18 1725,133912
#define  CAN_F5R1_FB19 1726,134009
#define  CAN_F5R1_FB20 1727,134106
#define  CAN_F5R1_FB21 1728,134203
#define  CAN_F5R1_FB22 1729,134300
#define  CAN_F5R1_FB23 1730,134397
#define  CAN_F5R1_FB24 1731,134494
#define  CAN_F5R1_FB25 1732,134591
#define  CAN_F5R1_FB26 1733,134688
#define  CAN_F5R1_FB27 1734,134785
#define  CAN_F5R1_FB28 1735,134882
#define  CAN_F5R1_FB29 1736,134979
#define  CAN_F5R1_FB30 1737,135076
#define  CAN_F5R1_FB31 1738,135173
#define  CAN_F6R1_FB0 1741,135354
#define  CAN_F6R1_FB1 1742,135450
#define  CAN_F6R1_FB2 1743,135546
#define  CAN_F6R1_FB3 1744,135642
#define  CAN_F6R1_FB4 1745,135738
#define  CAN_F6R1_FB5 1746,135834
#define  CAN_F6R1_FB6 1747,135930
#define  CAN_F6R1_FB7 1748,136026
#define  CAN_F6R1_FB8 1749,136122
#define  CAN_F6R1_FB9 1750,136218
#define  CAN_F6R1_FB10 1751,136314
#define  CAN_F6R1_FB11 1752,136411
#define  CAN_F6R1_FB12 1753,136508
#define  CAN_F6R1_FB13 1754,136605
#define  CAN_F6R1_FB14 1755,136702
#define  CAN_F6R1_FB15 1756,136799
#define  CAN_F6R1_FB16 1757,136896
#define  CAN_F6R1_FB17 1758,136993
#define  CAN_F6R1_FB18 1759,137090
#define  CAN_F6R1_FB19 1760,137187
#define  CAN_F6R1_FB20 1761,137284
#define  CAN_F6R1_FB21 1762,137381
#define  CAN_F6R1_FB22 1763,137478
#define  CAN_F6R1_FB23 1764,137575
#define  CAN_F6R1_FB24 1765,137672
#define  CAN_F6R1_FB25 1766,137769
#define  CAN_F6R1_FB26 1767,137866
#define  CAN_F6R1_FB27 1768,137963
#define  CAN_F6R1_FB28 1769,138060
#define  CAN_F6R1_FB29 1770,138157
#define  CAN_F6R1_FB30 1771,138254
#define  CAN_F6R1_FB31 1772,138351
#define  CAN_F7R1_FB0 1775,138532
#define  CAN_F7R1_FB1 1776,138628
#define  CAN_F7R1_FB2 1777,138724
#define  CAN_F7R1_FB3 1778,138820
#define  CAN_F7R1_FB4 1779,138916
#define  CAN_F7R1_FB5 1780,139012
#define  CAN_F7R1_FB6 1781,139108
#define  CAN_F7R1_FB7 1782,139204
#define  CAN_F7R1_FB8 1783,139300
#define  CAN_F7R1_FB9 1784,139396
#define  CAN_F7R1_FB10 1785,139492
#define  CAN_F7R1_FB11 1786,139589
#define  CAN_F7R1_FB12 1787,139686
#define  CAN_F7R1_FB13 1788,139783
#define  CAN_F7R1_FB14 1789,139880
#define  CAN_F7R1_FB15 1790,139977
#define  CAN_F7R1_FB16 1791,140074
#define  CAN_F7R1_FB17 1792,140171
#define  CAN_F7R1_FB18 1793,140268
#define  CAN_F7R1_FB19 1794,140365
#define  CAN_F7R1_FB20 1795,140462
#define  CAN_F7R1_FB21 1796,140559
#define  CAN_F7R1_FB22 1797,140656
#define  CAN_F7R1_FB23 1798,140753
#define  CAN_F7R1_FB24 1799,140850
#define  CAN_F7R1_FB25 1800,140947
#define  CAN_F7R1_FB26 1801,141044
#define  CAN_F7R1_FB27 1802,141141
#define  CAN_F7R1_FB28 1803,141238
#define  CAN_F7R1_FB29 1804,141335
#define  CAN_F7R1_FB30 1805,141432
#define  CAN_F7R1_FB31 1806,141529
#define  CAN_F8R1_FB0 1809,141710
#define  CAN_F8R1_FB1 1810,141806
#define  CAN_F8R1_FB2 1811,141902
#define  CAN_F8R1_FB3 1812,141998
#define  CAN_F8R1_FB4 1813,142094
#define  CAN_F8R1_FB5 1814,142190
#define  CAN_F8R1_FB6 1815,142286
#define  CAN_F8R1_FB7 1816,142382
#define  CAN_F8R1_FB8 1817,142478
#define  CAN_F8R1_FB9 1818,142574
#define  CAN_F8R1_FB10 1819,142670
#define  CAN_F8R1_FB11 1820,142767
#define  CAN_F8R1_FB12 1821,142864
#define  CAN_F8R1_FB13 1822,142961
#define  CAN_F8R1_FB14 1823,143058
#define  CAN_F8R1_FB15 1824,143155
#define  CAN_F8R1_FB16 1825,143252
#define  CAN_F8R1_FB17 1826,143349
#define  CAN_F8R1_FB18 1827,143446
#define  CAN_F8R1_FB19 1828,143543
#define  CAN_F8R1_FB20 1829,143640
#define  CAN_F8R1_FB21 1830,143737
#define  CAN_F8R1_FB22 1831,143834
#define  CAN_F8R1_FB23 1832,143931
#define  CAN_F8R1_FB24 1833,144028
#define  CAN_F8R1_FB25 1834,144125
#define  CAN_F8R1_FB26 1835,144222
#define  CAN_F8R1_FB27 1836,144319
#define  CAN_F8R1_FB28 1837,144416
#define  CAN_F8R1_FB29 1838,144513
#define  CAN_F8R1_FB30 1839,144610
#define  CAN_F8R1_FB31 1840,144707
#define  CAN_F9R1_FB0 1843,144888
#define  CAN_F9R1_FB1 1844,144984
#define  CAN_F9R1_FB2 1845,145080
#define  CAN_F9R1_FB3 1846,145176
#define  CAN_F9R1_FB4 1847,145272
#define  CAN_F9R1_FB5 1848,145368
#define  CAN_F9R1_FB6 1849,145464
#define  CAN_F9R1_FB7 1850,145560
#define  CAN_F9R1_FB8 1851,145656
#define  CAN_F9R1_FB9 1852,145752
#define  CAN_F9R1_FB10 1853,145848
#define  CAN_F9R1_FB11 1854,145945
#define  CAN_F9R1_FB12 1855,146042
#define  CAN_F9R1_FB13 1856,146139
#define  CAN_F9R1_FB14 1857,146236
#define  CAN_F9R1_FB15 1858,146333
#define  CAN_F9R1_FB16 1859,146430
#define  CAN_F9R1_FB17 1860,146527
#define  CAN_F9R1_FB18 1861,146624
#define  CAN_F9R1_FB19 1862,146721
#define  CAN_F9R1_FB20 1863,146818
#define  CAN_F9R1_FB21 1864,146915
#define  CAN_F9R1_FB22 1865,147012
#define  CAN_F9R1_FB23 1866,147109
#define  CAN_F9R1_FB24 1867,147206
#define  CAN_F9R1_FB25 1868,147303
#define  CAN_F9R1_FB26 1869,147400
#define  CAN_F9R1_FB27 1870,147497
#define  CAN_F9R1_FB28 1871,147594
#define  CAN_F9R1_FB29 1872,147691
#define  CAN_F9R1_FB30 1873,147788
#define  CAN_F9R1_FB31 1874,147885
#define  CAN_F10R1_FB0 1877,148066
#define  CAN_F10R1_FB1 1878,148162
#define  CAN_F10R1_FB2 1879,148258
#define  CAN_F10R1_FB3 1880,148354
#define  CAN_F10R1_FB4 1881,148450
#define  CAN_F10R1_FB5 1882,148546
#define  CAN_F10R1_FB6 1883,148642
#define  CAN_F10R1_FB7 1884,148738
#define  CAN_F10R1_FB8 1885,148834
#define  CAN_F10R1_FB9 1886,148930
#define  CAN_F10R1_FB10 1887,149026
#define  CAN_F10R1_FB11 1888,149123
#define  CAN_F10R1_FB12 1889,149220
#define  CAN_F10R1_FB13 1890,149317
#define  CAN_F10R1_FB14 1891,149414
#define  CAN_F10R1_FB15 1892,149511
#define  CAN_F10R1_FB16 1893,149608
#define  CAN_F10R1_FB17 1894,149705
#define  CAN_F10R1_FB18 1895,149802
#define  CAN_F10R1_FB19 1896,149899
#define  CAN_F10R1_FB20 1897,149996
#define  CAN_F10R1_FB21 1898,150093
#define  CAN_F10R1_FB22 1899,150190
#define  CAN_F10R1_FB23 1900,150287
#define  CAN_F10R1_FB24 1901,150384
#define  CAN_F10R1_FB25 1902,150481
#define  CAN_F10R1_FB26 1903,150578
#define  CAN_F10R1_FB27 1904,150675
#define  CAN_F10R1_FB28 1905,150772
#define  CAN_F10R1_FB29 1906,150869
#define  CAN_F10R1_FB30 1907,150966
#define  CAN_F10R1_FB31 1908,151063
#define  CAN_F11R1_FB0 1911,151244
#define  CAN_F11R1_FB1 1912,151340
#define  CAN_F11R1_FB2 1913,151436
#define  CAN_F11R1_FB3 1914,151532
#define  CAN_F11R1_FB4 1915,151628
#define  CAN_F11R1_FB5 1916,151724
#define  CAN_F11R1_FB6 1917,151820
#define  CAN_F11R1_FB7 1918,151916
#define  CAN_F11R1_FB8 1919,152012
#define  CAN_F11R1_FB9 1920,152108
#define  CAN_F11R1_FB10 1921,152204
#define  CAN_F11R1_FB11 1922,152301
#define  CAN_F11R1_FB12 1923,152398
#define  CAN_F11R1_FB13 1924,152495
#define  CAN_F11R1_FB14 1925,152592
#define  CAN_F11R1_FB15 1926,152689
#define  CAN_F11R1_FB16 1927,152786
#define  CAN_F11R1_FB17 1928,152883
#define  CAN_F11R1_FB18 1929,152980
#define  CAN_F11R1_FB19 1930,153077
#define  CAN_F11R1_FB20 1931,153174
#define  CAN_F11R1_FB21 1932,153271
#define  CAN_F11R1_FB22 1933,153368
#define  CAN_F11R1_FB23 1934,153465
#define  CAN_F11R1_FB24 1935,153562
#define  CAN_F11R1_FB25 1936,153659
#define  CAN_F11R1_FB26 1937,153756
#define  CAN_F11R1_FB27 1938,153853
#define  CAN_F11R1_FB28 1939,153950
#define  CAN_F11R1_FB29 1940,154047
#define  CAN_F11R1_FB30 1941,154144
#define  CAN_F11R1_FB31 1942,154241
#define  CAN_F12R1_FB0 1945,154422
#define  CAN_F12R1_FB1 1946,154518
#define  CAN_F12R1_FB2 1947,154614
#define  CAN_F12R1_FB3 1948,154710
#define  CAN_F12R1_FB4 1949,154806
#define  CAN_F12R1_FB5 1950,154902
#define  CAN_F12R1_FB6 1951,154998
#define  CAN_F12R1_FB7 1952,155094
#define  CAN_F12R1_FB8 1953,155190
#define  CAN_F12R1_FB9 1954,155286
#define  CAN_F12R1_FB10 1955,155382
#define  CAN_F12R1_FB11 1956,155479
#define  CAN_F12R1_FB12 1957,155576
#define  CAN_F12R1_FB13 1958,155673
#define  CAN_F12R1_FB14 1959,155770
#define  CAN_F12R1_FB15 1960,155867
#define  CAN_F12R1_FB16 1961,155964
#define  CAN_F12R1_FB17 1962,156061
#define  CAN_F12R1_FB18 1963,156158
#define  CAN_F12R1_FB19 1964,156255
#define  CAN_F12R1_FB20 1965,156352
#define  CAN_F12R1_FB21 1966,156449
#define  CAN_F12R1_FB22 1967,156546
#define  CAN_F12R1_FB23 1968,156643
#define  CAN_F12R1_FB24 1969,156740
#define  CAN_F12R1_FB25 1970,156837
#define  CAN_F12R1_FB26 1971,156934
#define  CAN_F12R1_FB27 1972,157031
#define  CAN_F12R1_FB28 1973,157128
#define  CAN_F12R1_FB29 1974,157225
#define  CAN_F12R1_FB30 1975,157322
#define  CAN_F12R1_FB31 1976,157419
#define  CAN_F13R1_FB0 1979,157600
#define  CAN_F13R1_FB1 1980,157696
#define  CAN_F13R1_FB2 1981,157792
#define  CAN_F13R1_FB3 1982,157888
#define  CAN_F13R1_FB4 1983,157984
#define  CAN_F13R1_FB5 1984,158080
#define  CAN_F13R1_FB6 1985,158176
#define  CAN_F13R1_FB7 1986,158272
#define  CAN_F13R1_FB8 1987,158368
#define  CAN_F13R1_FB9 1988,158464
#define  CAN_F13R1_FB10 1989,158560
#define  CAN_F13R1_FB11 1990,158657
#define  CAN_F13R1_FB12 1991,158754
#define  CAN_F13R1_FB13 1992,158851
#define  CAN_F13R1_FB14 1993,158948
#define  CAN_F13R1_FB15 1994,159045
#define  CAN_F13R1_FB16 1995,159142
#define  CAN_F13R1_FB17 1996,159239
#define  CAN_F13R1_FB18 1997,159336
#define  CAN_F13R1_FB19 1998,159433
#define  CAN_F13R1_FB20 1999,159530
#define  CAN_F13R1_FB21 2000,159627
#define  CAN_F13R1_FB22 2001,159724
#define  CAN_F13R1_FB23 2002,159821
#define  CAN_F13R1_FB24 2003,159918
#define  CAN_F13R1_FB25 2004,160015
#define  CAN_F13R1_FB26 2005,160112
#define  CAN_F13R1_FB27 2006,160209
#define  CAN_F13R1_FB28 2007,160306
#define  CAN_F13R1_FB29 2008,160403
#define  CAN_F13R1_FB30 2009,160500
#define  CAN_F13R1_FB31 2010,160597
#define  CAN_F0R2_FB0 2013,160778
#define  CAN_F0R2_FB1 2014,160874
#define  CAN_F0R2_FB2 2015,160970
#define  CAN_F0R2_FB3 2016,161066
#define  CAN_F0R2_FB4 2017,161162
#define  CAN_F0R2_FB5 2018,161258
#define  CAN_F0R2_FB6 2019,161354
#define  CAN_F0R2_FB7 2020,161450
#define  CAN_F0R2_FB8 2021,161546
#define  CAN_F0R2_FB9 2022,161642
#define  CAN_F0R2_FB10 2023,161738
#define  CAN_F0R2_FB11 2024,161835
#define  CAN_F0R2_FB12 2025,161932
#define  CAN_F0R2_FB13 2026,162029
#define  CAN_F0R2_FB14 2027,162126
#define  CAN_F0R2_FB15 2028,162223
#define  CAN_F0R2_FB16 2029,162320
#define  CAN_F0R2_FB17 2030,162417
#define  CAN_F0R2_FB18 2031,162514
#define  CAN_F0R2_FB19 2032,162611
#define  CAN_F0R2_FB20 2033,162708
#define  CAN_F0R2_FB21 2034,162805
#define  CAN_F0R2_FB22 2035,162902
#define  CAN_F0R2_FB23 2036,162999
#define  CAN_F0R2_FB24 2037,163096
#define  CAN_F0R2_FB25 2038,163193
#define  CAN_F0R2_FB26 2039,163290
#define  CAN_F0R2_FB27 2040,163387
#define  CAN_F0R2_FB28 2041,163484
#define  CAN_F0R2_FB29 2042,163581
#define  CAN_F0R2_FB30 2043,163678
#define  CAN_F0R2_FB31 2044,163775
#define  CAN_F1R2_FB0 2047,163956
#define  CAN_F1R2_FB1 2048,164052
#define  CAN_F1R2_FB2 2049,164148
#define  CAN_F1R2_FB3 2050,164244
#define  CAN_F1R2_FB4 2051,164340
#define  CAN_F1R2_FB5 2052,164436
#define  CAN_F1R2_FB6 2053,164532
#define  CAN_F1R2_FB7 2054,164628
#define  CAN_F1R2_FB8 2055,164724
#define  CAN_F1R2_FB9 2056,164820
#define  CAN_F1R2_FB10 2057,164916
#define  CAN_F1R2_FB11 2058,165013
#define  CAN_F1R2_FB12 2059,165110
#define  CAN_F1R2_FB13 2060,165207
#define  CAN_F1R2_FB14 2061,165304
#define  CAN_F1R2_FB15 2062,165401
#define  CAN_F1R2_FB16 2063,165498
#define  CAN_F1R2_FB17 2064,165595
#define  CAN_F1R2_FB18 2065,165692
#define  CAN_F1R2_FB19 2066,165789
#define  CAN_F1R2_FB20 2067,165886
#define  CAN_F1R2_FB21 2068,165983
#define  CAN_F1R2_FB22 2069,166080
#define  CAN_F1R2_FB23 2070,166177
#define  CAN_F1R2_FB24 2071,166274
#define  CAN_F1R2_FB25 2072,166371
#define  CAN_F1R2_FB26 2073,166468
#define  CAN_F1R2_FB27 2074,166565
#define  CAN_F1R2_FB28 2075,166662
#define  CAN_F1R2_FB29 2076,166759
#define  CAN_F1R2_FB30 2077,166856
#define  CAN_F1R2_FB31 2078,166953
#define  CAN_F2R2_FB0 2081,167134
#define  CAN_F2R2_FB1 2082,167230
#define  CAN_F2R2_FB2 2083,167326
#define  CAN_F2R2_FB3 2084,167422
#define  CAN_F2R2_FB4 2085,167518
#define  CAN_F2R2_FB5 2086,167614
#define  CAN_F2R2_FB6 2087,167710
#define  CAN_F2R2_FB7 2088,167806
#define  CAN_F2R2_FB8 2089,167902
#define  CAN_F2R2_FB9 2090,167998
#define  CAN_F2R2_FB10 2091,168094
#define  CAN_F2R2_FB11 2092,168191
#define  CAN_F2R2_FB12 2093,168288
#define  CAN_F2R2_FB13 2094,168385
#define  CAN_F2R2_FB14 2095,168482
#define  CAN_F2R2_FB15 2096,168579
#define  CAN_F2R2_FB16 2097,168676
#define  CAN_F2R2_FB17 2098,168773
#define  CAN_F2R2_FB18 2099,168870
#define  CAN_F2R2_FB19 2100,168967
#define  CAN_F2R2_FB20 2101,169064
#define  CAN_F2R2_FB21 2102,169161
#define  CAN_F2R2_FB22 2103,169258
#define  CAN_F2R2_FB23 2104,169355
#define  CAN_F2R2_FB24 2105,169452
#define  CAN_F2R2_FB25 2106,169549
#define  CAN_F2R2_FB26 2107,169646
#define  CAN_F2R2_FB27 2108,169743
#define  CAN_F2R2_FB28 2109,169840
#define  CAN_F2R2_FB29 2110,169937
#define  CAN_F2R2_FB30 2111,170034
#define  CAN_F2R2_FB31 2112,170131
#define  CAN_F3R2_FB0 2115,170312
#define  CAN_F3R2_FB1 2116,170408
#define  CAN_F3R2_FB2 2117,170504
#define  CAN_F3R2_FB3 2118,170600
#define  CAN_F3R2_FB4 2119,170696
#define  CAN_F3R2_FB5 2120,170792
#define  CAN_F3R2_FB6 2121,170888
#define  CAN_F3R2_FB7 2122,170984
#define  CAN_F3R2_FB8 2123,171080
#define  CAN_F3R2_FB9 2124,171176
#define  CAN_F3R2_FB10 2125,171272
#define  CAN_F3R2_FB11 2126,171369
#define  CAN_F3R2_FB12 2127,171466
#define  CAN_F3R2_FB13 2128,171563
#define  CAN_F3R2_FB14 2129,171660
#define  CAN_F3R2_FB15 2130,171757
#define  CAN_F3R2_FB16 2131,171854
#define  CAN_F3R2_FB17 2132,171951
#define  CAN_F3R2_FB18 2133,172048
#define  CAN_F3R2_FB19 2134,172145
#define  CAN_F3R2_FB20 2135,172242
#define  CAN_F3R2_FB21 2136,172339
#define  CAN_F3R2_FB22 2137,172436
#define  CAN_F3R2_FB23 2138,172533
#define  CAN_F3R2_FB24 2139,172630
#define  CAN_F3R2_FB25 2140,172727
#define  CAN_F3R2_FB26 2141,172824
#define  CAN_F3R2_FB27 2142,172921
#define  CAN_F3R2_FB28 2143,173018
#define  CAN_F3R2_FB29 2144,173115
#define  CAN_F3R2_FB30 2145,173212
#define  CAN_F3R2_FB31 2146,173309
#define  CAN_F4R2_FB0 2149,173490
#define  CAN_F4R2_FB1 2150,173586
#define  CAN_F4R2_FB2 2151,173682
#define  CAN_F4R2_FB3 2152,173778
#define  CAN_F4R2_FB4 2153,173874
#define  CAN_F4R2_FB5 2154,173970
#define  CAN_F4R2_FB6 2155,174066
#define  CAN_F4R2_FB7 2156,174162
#define  CAN_F4R2_FB8 2157,174258
#define  CAN_F4R2_FB9 2158,174354
#define  CAN_F4R2_FB10 2159,174450
#define  CAN_F4R2_FB11 2160,174547
#define  CAN_F4R2_FB12 2161,174644
#define  CAN_F4R2_FB13 2162,174741
#define  CAN_F4R2_FB14 2163,174838
#define  CAN_F4R2_FB15 2164,174935
#define  CAN_F4R2_FB16 2165,175032
#define  CAN_F4R2_FB17 2166,175129
#define  CAN_F4R2_FB18 2167,175226
#define  CAN_F4R2_FB19 2168,175323
#define  CAN_F4R2_FB20 2169,175420
#define  CAN_F4R2_FB21 2170,175517
#define  CAN_F4R2_FB22 2171,175614
#define  CAN_F4R2_FB23 2172,175711
#define  CAN_F4R2_FB24 2173,175808
#define  CAN_F4R2_FB25 2174,175905
#define  CAN_F4R2_FB26 2175,176002
#define  CAN_F4R2_FB27 2176,176099
#define  CAN_F4R2_FB28 2177,176196
#define  CAN_F4R2_FB29 2178,176293
#define  CAN_F4R2_FB30 2179,176390
#define  CAN_F4R2_FB31 2180,176487
#define  CAN_F5R2_FB0 2183,176668
#define  CAN_F5R2_FB1 2184,176764
#define  CAN_F5R2_FB2 2185,176860
#define  CAN_F5R2_FB3 2186,176956
#define  CAN_F5R2_FB4 2187,177052
#define  CAN_F5R2_FB5 2188,177148
#define  CAN_F5R2_FB6 2189,177244
#define  CAN_F5R2_FB7 2190,177340
#define  CAN_F5R2_FB8 2191,177436
#define  CAN_F5R2_FB9 2192,177532
#define  CAN_F5R2_FB10 2193,177628
#define  CAN_F5R2_FB11 2194,177725
#define  CAN_F5R2_FB12 2195,177822
#define  CAN_F5R2_FB13 2196,177919
#define  CAN_F5R2_FB14 2197,178016
#define  CAN_F5R2_FB15 2198,178113
#define  CAN_F5R2_FB16 2199,178210
#define  CAN_F5R2_FB17 2200,178307
#define  CAN_F5R2_FB18 2201,178404
#define  CAN_F5R2_FB19 2202,178501
#define  CAN_F5R2_FB20 2203,178598
#define  CAN_F5R2_FB21 2204,178695
#define  CAN_F5R2_FB22 2205,178792
#define  CAN_F5R2_FB23 2206,178889
#define  CAN_F5R2_FB24 2207,178986
#define  CAN_F5R2_FB25 2208,179083
#define  CAN_F5R2_FB26 2209,179180
#define  CAN_F5R2_FB27 2210,179277
#define  CAN_F5R2_FB28 2211,179374
#define  CAN_F5R2_FB29 2212,179471
#define  CAN_F5R2_FB30 2213,179568
#define  CAN_F5R2_FB31 2214,179665
#define  CAN_F6R2_FB0 2217,179846
#define  CAN_F6R2_FB1 2218,179942
#define  CAN_F6R2_FB2 2219,180038
#define  CAN_F6R2_FB3 2220,180134
#define  CAN_F6R2_FB4 2221,180230
#define  CAN_F6R2_FB5 2222,180326
#define  CAN_F6R2_FB6 2223,180422
#define  CAN_F6R2_FB7 2224,180518
#define  CAN_F6R2_FB8 2225,180614
#define  CAN_F6R2_FB9 2226,180710
#define  CAN_F6R2_FB10 2227,180806
#define  CAN_F6R2_FB11 2228,180903
#define  CAN_F6R2_FB12 2229,181000
#define  CAN_F6R2_FB13 2230,181097
#define  CAN_F6R2_FB14 2231,181194
#define  CAN_F6R2_FB15 2232,181291
#define  CAN_F6R2_FB16 2233,181388
#define  CAN_F6R2_FB17 2234,181485
#define  CAN_F6R2_FB18 2235,181582
#define  CAN_F6R2_FB19 2236,181679
#define  CAN_F6R2_FB20 2237,181776
#define  CAN_F6R2_FB21 2238,181873
#define  CAN_F6R2_FB22 2239,181970
#define  CAN_F6R2_FB23 2240,182067
#define  CAN_F6R2_FB24 2241,182164
#define  CAN_F6R2_FB25 2242,182261
#define  CAN_F6R2_FB26 2243,182358
#define  CAN_F6R2_FB27 2244,182455
#define  CAN_F6R2_FB28 2245,182552
#define  CAN_F6R2_FB29 2246,182649
#define  CAN_F6R2_FB30 2247,182746
#define  CAN_F6R2_FB31 2248,182843
#define  CAN_F7R2_FB0 2251,183024
#define  CAN_F7R2_FB1 2252,183120
#define  CAN_F7R2_FB2 2253,183216
#define  CAN_F7R2_FB3 2254,183312
#define  CAN_F7R2_FB4 2255,183408
#define  CAN_F7R2_FB5 2256,183504
#define  CAN_F7R2_FB6 2257,183600
#define  CAN_F7R2_FB7 2258,183696
#define  CAN_F7R2_FB8 2259,183792
#define  CAN_F7R2_FB9 2260,183888
#define  CAN_F7R2_FB10 2261,183984
#define  CAN_F7R2_FB11 2262,184081
#define  CAN_F7R2_FB12 2263,184178
#define  CAN_F7R2_FB13 2264,184275
#define  CAN_F7R2_FB14 2265,184372
#define  CAN_F7R2_FB15 2266,184469
#define  CAN_F7R2_FB16 2267,184566
#define  CAN_F7R2_FB17 2268,184663
#define  CAN_F7R2_FB18 2269,184760
#define  CAN_F7R2_FB19 2270,184857
#define  CAN_F7R2_FB20 2271,184954
#define  CAN_F7R2_FB21 2272,185051
#define  CAN_F7R2_FB22 2273,185148
#define  CAN_F7R2_FB23 2274,185245
#define  CAN_F7R2_FB24 2275,185342
#define  CAN_F7R2_FB25 2276,185439
#define  CAN_F7R2_FB26 2277,185536
#define  CAN_F7R2_FB27 2278,185633
#define  CAN_F7R2_FB28 2279,185730
#define  CAN_F7R2_FB29 2280,185827
#define  CAN_F7R2_FB30 2281,185924
#define  CAN_F7R2_FB31 2282,186021
#define  CAN_F8R2_FB0 2285,186202
#define  CAN_F8R2_FB1 2286,186298
#define  CAN_F8R2_FB2 2287,186394
#define  CAN_F8R2_FB3 2288,186490
#define  CAN_F8R2_FB4 2289,186586
#define  CAN_F8R2_FB5 2290,186682
#define  CAN_F8R2_FB6 2291,186778
#define  CAN_F8R2_FB7 2292,186874
#define  CAN_F8R2_FB8 2293,186970
#define  CAN_F8R2_FB9 2294,187066
#define  CAN_F8R2_FB10 2295,187162
#define  CAN_F8R2_FB11 2296,187259
#define  CAN_F8R2_FB12 2297,187356
#define  CAN_F8R2_FB13 2298,187453
#define  CAN_F8R2_FB14 2299,187550
#define  CAN_F8R2_FB15 2300,187647
#define  CAN_F8R2_FB16 2301,187744
#define  CAN_F8R2_FB17 2302,187841
#define  CAN_F8R2_FB18 2303,187938
#define  CAN_F8R2_FB19 2304,188035
#define  CAN_F8R2_FB20 2305,188132
#define  CAN_F8R2_FB21 2306,188229
#define  CAN_F8R2_FB22 2307,188326
#define  CAN_F8R2_FB23 2308,188423
#define  CAN_F8R2_FB24 2309,188520
#define  CAN_F8R2_FB25 2310,188617
#define  CAN_F8R2_FB26 2311,188714
#define  CAN_F8R2_FB27 2312,188811
#define  CAN_F8R2_FB28 2313,188908
#define  CAN_F8R2_FB29 2314,189005
#define  CAN_F8R2_FB30 2315,189102
#define  CAN_F8R2_FB31 2316,189199
#define  CAN_F9R2_FB0 2319,189380
#define  CAN_F9R2_FB1 2320,189476
#define  CAN_F9R2_FB2 2321,189572
#define  CAN_F9R2_FB3 2322,189668
#define  CAN_F9R2_FB4 2323,189764
#define  CAN_F9R2_FB5 2324,189860
#define  CAN_F9R2_FB6 2325,189956
#define  CAN_F9R2_FB7 2326,190052
#define  CAN_F9R2_FB8 2327,190148
#define  CAN_F9R2_FB9 2328,190244
#define  CAN_F9R2_FB10 2329,190340
#define  CAN_F9R2_FB11 2330,190437
#define  CAN_F9R2_FB12 2331,190534
#define  CAN_F9R2_FB13 2332,190631
#define  CAN_F9R2_FB14 2333,190728
#define  CAN_F9R2_FB15 2334,190825
#define  CAN_F9R2_FB16 2335,190922
#define  CAN_F9R2_FB17 2336,191019
#define  CAN_F9R2_FB18 2337,191116
#define  CAN_F9R2_FB19 2338,191213
#define  CAN_F9R2_FB20 2339,191310
#define  CAN_F9R2_FB21 2340,191407
#define  CAN_F9R2_FB22 2341,191504
#define  CAN_F9R2_FB23 2342,191601
#define  CAN_F9R2_FB24 2343,191698
#define  CAN_F9R2_FB25 2344,191795
#define  CAN_F9R2_FB26 2345,191892
#define  CAN_F9R2_FB27 2346,191989
#define  CAN_F9R2_FB28 2347,192086
#define  CAN_F9R2_FB29 2348,192183
#define  CAN_F9R2_FB30 2349,192280
#define  CAN_F9R2_FB31 2350,192377
#define  CAN_F10R2_FB0 2353,192558
#define  CAN_F10R2_FB1 2354,192654
#define  CAN_F10R2_FB2 2355,192750
#define  CAN_F10R2_FB3 2356,192846
#define  CAN_F10R2_FB4 2357,192942
#define  CAN_F10R2_FB5 2358,193038
#define  CAN_F10R2_FB6 2359,193134
#define  CAN_F10R2_FB7 2360,193230
#define  CAN_F10R2_FB8 2361,193326
#define  CAN_F10R2_FB9 2362,193422
#define  CAN_F10R2_FB10 2363,193518
#define  CAN_F10R2_FB11 2364,193615
#define  CAN_F10R2_FB12 2365,193712
#define  CAN_F10R2_FB13 2366,193809
#define  CAN_F10R2_FB14 2367,193906
#define  CAN_F10R2_FB15 2368,194003
#define  CAN_F10R2_FB16 2369,194100
#define  CAN_F10R2_FB17 2370,194197
#define  CAN_F10R2_FB18 2371,194294
#define  CAN_F10R2_FB19 2372,194391
#define  CAN_F10R2_FB20 2373,194488
#define  CAN_F10R2_FB21 2374,194585
#define  CAN_F10R2_FB22 2375,194682
#define  CAN_F10R2_FB23 2376,194779
#define  CAN_F10R2_FB24 2377,194876
#define  CAN_F10R2_FB25 2378,194973
#define  CAN_F10R2_FB26 2379,195070
#define  CAN_F10R2_FB27 2380,195167
#define  CAN_F10R2_FB28 2381,195264
#define  CAN_F10R2_FB29 2382,195361
#define  CAN_F10R2_FB30 2383,195458
#define  CAN_F10R2_FB31 2384,195555
#define  CAN_F11R2_FB0 2387,195736
#define  CAN_F11R2_FB1 2388,195832
#define  CAN_F11R2_FB2 2389,195928
#define  CAN_F11R2_FB3 2390,196024
#define  CAN_F11R2_FB4 2391,196120
#define  CAN_F11R2_FB5 2392,196216
#define  CAN_F11R2_FB6 2393,196312
#define  CAN_F11R2_FB7 2394,196408
#define  CAN_F11R2_FB8 2395,196504
#define  CAN_F11R2_FB9 2396,196600
#define  CAN_F11R2_FB10 2397,196696
#define  CAN_F11R2_FB11 2398,196793
#define  CAN_F11R2_FB12 2399,196890
#define  CAN_F11R2_FB13 2400,196987
#define  CAN_F11R2_FB14 2401,197084
#define  CAN_F11R2_FB15 2402,197181
#define  CAN_F11R2_FB16 2403,197278
#define  CAN_F11R2_FB17 2404,197375
#define  CAN_F11R2_FB18 2405,197472
#define  CAN_F11R2_FB19 2406,197569
#define  CAN_F11R2_FB20 2407,197666
#define  CAN_F11R2_FB21 2408,197763
#define  CAN_F11R2_FB22 2409,197860
#define  CAN_F11R2_FB23 2410,197957
#define  CAN_F11R2_FB24 2411,198054
#define  CAN_F11R2_FB25 2412,198151
#define  CAN_F11R2_FB26 2413,198248
#define  CAN_F11R2_FB27 2414,198345
#define  CAN_F11R2_FB28 2415,198442
#define  CAN_F11R2_FB29 2416,198539
#define  CAN_F11R2_FB30 2417,198636
#define  CAN_F11R2_FB31 2418,198733
#define  CAN_F12R2_FB0 2421,198914
#define  CAN_F12R2_FB1 2422,199010
#define  CAN_F12R2_FB2 2423,199106
#define  CAN_F12R2_FB3 2424,199202
#define  CAN_F12R2_FB4 2425,199298
#define  CAN_F12R2_FB5 2426,199394
#define  CAN_F12R2_FB6 2427,199490
#define  CAN_F12R2_FB7 2428,199586
#define  CAN_F12R2_FB8 2429,199682
#define  CAN_F12R2_FB9 2430,199778
#define  CAN_F12R2_FB10 2431,199874
#define  CAN_F12R2_FB11 2432,199971
#define  CAN_F12R2_FB12 2433,200068
#define  CAN_F12R2_FB13 2434,200165
#define  CAN_F12R2_FB14 2435,200262
#define  CAN_F12R2_FB15 2436,200359
#define  CAN_F12R2_FB16 2437,200456
#define  CAN_F12R2_FB17 2438,200553
#define  CAN_F12R2_FB18 2439,200650
#define  CAN_F12R2_FB19 2440,200747
#define  CAN_F12R2_FB20 2441,200844
#define  CAN_F12R2_FB21 2442,200941
#define  CAN_F12R2_FB22 2443,201038
#define  CAN_F12R2_FB23 2444,201135
#define  CAN_F12R2_FB24 2445,201232
#define  CAN_F12R2_FB25 2446,201329
#define  CAN_F12R2_FB26 2447,201426
#define  CAN_F12R2_FB27 2448,201523
#define  CAN_F12R2_FB28 2449,201620
#define  CAN_F12R2_FB29 2450,201717
#define  CAN_F12R2_FB30 2451,201814
#define  CAN_F12R2_FB31 2452,201911
#define  CAN_F13R2_FB0 2455,202092
#define  CAN_F13R2_FB1 2456,202188
#define  CAN_F13R2_FB2 2457,202284
#define  CAN_F13R2_FB3 2458,202380
#define  CAN_F13R2_FB4 2459,202476
#define  CAN_F13R2_FB5 2460,202572
#define  CAN_F13R2_FB6 2461,202668
#define  CAN_F13R2_FB7 2462,202764
#define  CAN_F13R2_FB8 2463,202860
#define  CAN_F13R2_FB9 2464,202956
#define  CAN_F13R2_FB10 2465,203052
#define  CAN_F13R2_FB11 2466,203149
#define  CAN_F13R2_FB12 2467,203246
#define  CAN_F13R2_FB13 2468,203343
#define  CAN_F13R2_FB14 2469,203440
#define  CAN_F13R2_FB15 2470,203537
#define  CAN_F13R2_FB16 2471,203634
#define  CAN_F13R2_FB17 2472,203731
#define  CAN_F13R2_FB18 2473,203828
#define  CAN_F13R2_FB19 2474,203925
#define  CAN_F13R2_FB20 2475,204022
#define  CAN_F13R2_FB21 2476,204119
#define  CAN_F13R2_FB22 2477,204216
#define  CAN_F13R2_FB23 2478,204313
#define  CAN_F13R2_FB24 2479,204410
#define  CAN_F13R2_FB25 2480,204507
#define  CAN_F13R2_FB26 2481,204604
#define  CAN_F13R2_FB27 2482,204701
#define  CAN_F13R2_FB28 2483,204798
#define  CAN_F13R2_FB29 2484,204895
#define  CAN_F13R2_FB30 2485,204992
#define  CAN_F13R2_FB31 2486,205089
#define  CRC_DR_DR 2494,205680
#define  CRC_IDR_IDR 2497,205860
#define  CRC_CR_RESET 2500,206061
#define  CRC_CR_POLYSIZE 2501,206173
#define  CRC_CR_POLYSIZE_0 2502,206271
#define  CRC_CR_POLYSIZE_1 2503,206370
#define  CRC_CR_REV_IN 2504,206469
#define  CRC_CR_REV_IN_0 2505,206577
#define  CRC_CR_REV_IN_1 2506,206660
#define  CRC_CR_REV_OUT 2507,206743
#define  CRC_INIT_INIT 2510,206937
#define  CRC_POL_POL 2513,207121
#define  DAC_CR_EN1 2521,207723
#define  DAC_CR_BOFF1 2522,207827
#define  DAC_CR_TEN1 2523,207946
#define  DAC_CR_TSEL1 2525,208060
#define  DAC_CR_TSEL1_0 2526,208188
#define  DAC_CR_TSEL1_1 2527,208278
#define  DAC_CR_TSEL1_2 2528,208368
#define  DAC_CR_WAVE1 2530,208460
#define  DAC_CR_WAVE1_0 2531,208608
#define  DAC_CR_WAVE1_1 2532,208698
#define  DAC_CR_MAMP1 2534,208790
#define  DAC_CR_MAMP1_0 2535,208924
#define  DAC_CR_MAMP1_1 2536,209014
#define  DAC_CR_MAMP1_2 2537,209104
#define  DAC_CR_MAMP1_3 2538,209194
#define  DAC_CR_DMAEN1 2540,209286
#define  DAC_CR_DMAUDRIE1 2541,209394
#define  DAC_CR_EN2 2542,209515
#define  DAC_CR_BOFF2 2543,209619
#define  DAC_CR_TEN2 2544,209738
#define  DAC_CR_TSEL2 2546,209852
#define  DAC_CR_TSEL2_0 2547,209980
#define  DAC_CR_TSEL2_1 2548,210070
#define  DAC_CR_TSEL2_2 2549,210160
#define  DAC_CR_WAVE2 2551,210252
#define  DAC_CR_WAVE2_0 2552,210400
#define  DAC_CR_WAVE2_1 2553,210490
#define  DAC_CR_MAMP2 2555,210582
#define  DAC_CR_MAMP2_0 2556,210716
#define  DAC_CR_MAMP2_1 2557,210806
#define  DAC_CR_MAMP2_2 2558,210896
#define  DAC_CR_MAMP2_3 2559,210986
#define  DAC_CR_DMAEN2 2561,211078
#define  DAC_CR_DMAUDRIE2 2562,211187
#define  DAC_SWTRIGR_SWTRIG1 2565,211392
#define  DAC_SWTRIGR_SWTRIG2 2566,211506
#define  DAC_DHR12R1_DACC1DHR 2569,211704
#define  DAC_DHR12L1_DACC1DHR 2572,211911
#define  DAC_DHR8R1_DACC1DHR 2575,212117
#define  DAC_DHR12R2_DACC2DHR 2578,212323
#define  DAC_DHR12L2_DACC2DHR 2581,212530
#define  DAC_DHR8R2_DACC2DHR 2584,212736
#define  DAC_DHR12RD_DACC1DHR 2587,212942
#define  DAC_DHR12RD_DACC2DHR 2588,213065
#define  DAC_DHR12LD_DACC1DHR 2591,213272
#define  DAC_DHR12LD_DACC2DHR 2592,213394
#define  DAC_DHR8RD_DACC1DHR 2595,213600
#define  DAC_DHR8RD_DACC2DHR 2596,213722
#define  DAC_DOR1_DACC1DOR 2599,213928
#define  DAC_DOR2_DACC2DOR 2602,214121
#define  DAC_SR_DMAUDR1 2605,214314
#define  DAC_SR_DMAUDR2 2606,214429
#define  DBGMCU_IDCODE_DEV_ID 2614,215038
#define  DBGMCU_IDCODE_REV_ID 2615,215107
#define  DBGMCU_CR_DBG_SLEEP 2618,215260
#define  DBGMCU_CR_DBG_STOP 2619,215329
#define  DBGMCU_CR_DBG_STANDBY 2620,215398
#define  DBGMCU_CR_TRACE_IOEN 2621,215467
#define  DBGMCU_CR_TRACE_MODE 2623,215538
#define  DBGMCU_CR_TRACE_MODE_0 2624,215607
#define  DBGMCU_CR_TRACE_MODE_1 2625,215688
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 2628,215853
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 2629,215922
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 2630,215991
#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP 2631,216060
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 2632,216129
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 2633,216198
#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP 2634,216267
#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP 2635,216336
#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP 2636,216405
#define  DBGMCU_APB1_FZ_DBG_TIM18_STOP 2637,216474
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 2638,216543
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 2639,216612
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 2640,216681
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 2641,216750
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 2642,216823
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 2643,216896
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 2646,217049
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 2647,217118
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 2648,217187
#define  DBGMCU_APB2_FZ_DBG_TIM19_STOP 2649,217256
#define  DMA_ISR_GIF1 2657,217819
#define  DMA_ISR_TCIF1 2658,217935
#define  DMA_ISR_HTIF1 2659,218052
#define  DMA_ISR_TEIF1 2660,218165
#define  DMA_ISR_GIF2 2661,218279
#define  DMA_ISR_TCIF2 2662,218395
#define  DMA_ISR_HTIF2 2663,218512
#define  DMA_ISR_TEIF2 2664,218625
#define  DMA_ISR_GIF3 2665,218739
#define  DMA_ISR_TCIF3 2666,218855
#define  DMA_ISR_HTIF3 2667,218972
#define  DMA_ISR_TEIF3 2668,219085
#define  DMA_ISR_GIF4 2669,219199
#define  DMA_ISR_TCIF4 2670,219315
#define  DMA_ISR_HTIF4 2671,219432
#define  DMA_ISR_TEIF4 2672,219545
#define  DMA_ISR_GIF5 2673,219659
#define  DMA_ISR_TCIF5 2674,219775
#define  DMA_ISR_HTIF5 2675,219892
#define  DMA_ISR_TEIF5 2676,220005
#define  DMA_ISR_GIF6 2677,220119
#define  DMA_ISR_TCIF6 2678,220235
#define  DMA_ISR_HTIF6 2679,220352
#define  DMA_ISR_TEIF6 2680,220465
#define  DMA_ISR_GIF7 2681,220579
#define  DMA_ISR_TCIF7 2682,220695
#define  DMA_ISR_HTIF7 2683,220812
#define  DMA_ISR_TEIF7 2684,220925
#define  DMA_IFCR_CGIF1 2687,221123
#define  DMA_IFCR_CTCIF1 2688,221240
#define  DMA_IFCR_CHTIF1 2689,221358
#define  DMA_IFCR_CTEIF1 2690,221472
#define  DMA_IFCR_CGIF2 2691,221587
#define  DMA_IFCR_CTCIF2 2692,221704
#define  DMA_IFCR_CHTIF2 2693,221822
#define  DMA_IFCR_CTEIF2 2694,221936
#define  DMA_IFCR_CGIF3 2695,222051
#define  DMA_IFCR_CTCIF3 2696,222168
#define  DMA_IFCR_CHTIF3 2697,222286
#define  DMA_IFCR_CTEIF3 2698,222400
#define  DMA_IFCR_CGIF4 2699,222515
#define  DMA_IFCR_CTCIF4 2700,222632
#define  DMA_IFCR_CHTIF4 2701,222750
#define  DMA_IFCR_CTEIF4 2702,222864
#define  DMA_IFCR_CGIF5 2703,222979
#define  DMA_IFCR_CTCIF5 2704,223096
#define  DMA_IFCR_CHTIF5 2705,223214
#define  DMA_IFCR_CTEIF5 2706,223328
#define  DMA_IFCR_CGIF6 2707,223443
#define  DMA_IFCR_CTCIF6 2708,223560
#define  DMA_IFCR_CHTIF6 2709,223678
#define  DMA_IFCR_CTEIF6 2710,223792
#define  DMA_IFCR_CGIF7 2711,223907
#define  DMA_IFCR_CTCIF7 2712,224024
#define  DMA_IFCR_CHTIF7 2713,224142
#define  DMA_IFCR_CTEIF7 2714,224256
#define  DMA_CCR_EN 2717,224455
#define  DMA_CCR_TCIE 2718,224575
#define  DMA_CCR_HTIE 2719,224695
#define  DMA_CCR_TEIE 2720,224815
#define  DMA_CCR_DIR 2721,224935
#define  DMA_CCR_CIRC 2722,225055
#define  DMA_CCR_PINC 2723,225175
#define  DMA_CCR_MINC 2724,225295
#define  DMA_CCR_PSIZE 2726,225417
#define  DMA_CCR_PSIZE_0 2727,225537
#define  DMA_CCR_PSIZE_1 2728,225657
#define  DMA_CCR_MSIZE 2730,225779
#define  DMA_CCR_MSIZE_0 2731,225899
#define  DMA_CCR_MSIZE_1 2732,226019
#define  DMA_CCR_PL 2734,226141
#define  DMA_CCR_PL_0 2735,226261
#define  DMA_CCR_PL_1 2736,226381
#define  DMA_CCR_MEM2MEM 2738,226503
#define  DMA_CNDTR_NDT 2741,226707
#define  DMA_CPAR_PA 2744,226911
#define  DMA_CMAR_MA 2747,227115
#define  EXTI_IMR_MR0 2755,227729
#define  EXTI_IMR_MR1 2756,227838
#define  EXTI_IMR_MR2 2757,227947
#define  EXTI_IMR_MR3 2758,228056
#define  EXTI_IMR_MR4 2759,228165
#define  EXTI_IMR_MR5 2760,228274
#define  EXTI_IMR_MR6 2761,228383
#define  EXTI_IMR_MR7 2762,228492
#define  EXTI_IMR_MR8 2763,228601
#define  EXTI_IMR_MR9 2764,228710
#define  EXTI_IMR_MR10 2765,228819
#define  EXTI_IMR_MR11 2766,228929
#define  EXTI_IMR_MR12 2767,229039
#define  EXTI_IMR_MR13 2768,229149
#define  EXTI_IMR_MR14 2769,229259
#define  EXTI_IMR_MR15 2770,229369
#define  EXTI_IMR_MR16 2771,229479
#define  EXTI_IMR_MR17 2772,229589
#define  EXTI_IMR_MR18 2773,229699
#define  EXTI_IMR_MR19 2774,229809
#define  EXTI_IMR_MR20 2775,229919
#define  EXTI_IMR_MR21 2776,230029
#define  EXTI_IMR_MR22 2777,230139
#define  EXTI_IMR_MR23 2778,230249
#define  EXTI_IMR_MR24 2779,230359
#define  EXTI_IMR_MR25 2780,230469
#define  EXTI_IMR_MR26 2781,230579
#define  EXTI_IMR_MR27 2782,230689
#define  EXTI_IMR_MR28 2783,230799
#define  EXTI_EMR_MR0 2786,230993
#define  EXTI_EMR_MR1 2787,231098
#define  EXTI_EMR_MR2 2788,231203
#define  EXTI_EMR_MR3 2789,231308
#define  EXTI_EMR_MR4 2790,231413
#define  EXTI_EMR_MR5 2791,231518
#define  EXTI_EMR_MR6 2792,231623
#define  EXTI_EMR_MR7 2793,231728
#define  EXTI_EMR_MR8 2794,231833
#define  EXTI_EMR_MR9 2795,231938
#define  EXTI_EMR_MR10 2796,232043
#define  EXTI_EMR_MR11 2797,232149
#define  EXTI_EMR_MR12 2798,232255
#define  EXTI_EMR_MR13 2799,232361
#define  EXTI_EMR_MR14 2800,232467
#define  EXTI_EMR_MR15 2801,232573
#define  EXTI_EMR_MR16 2802,232679
#define  EXTI_EMR_MR17 2803,232785
#define  EXTI_EMR_MR18 2804,232891
#define  EXTI_EMR_MR19 2805,232997
#define  EXTI_EMR_MR20 2806,233103
#define  EXTI_EMR_MR21 2807,233209
#define  EXTI_EMR_MR22 2808,233315
#define  EXTI_EMR_MR23 2809,233421
#define  EXTI_EMR_MR24 2810,233527
#define  EXTI_EMR_MR25 2811,233633
#define  EXTI_EMR_MR26 2812,233739
#define  EXTI_EMR_MR27 2813,233845
#define  EXTI_EMR_MR28 2814,233951
#define  EXTI_RTSR_TR0 2817,234141
#define  EXTI_RTSR_TR1 2818,234274
#define  EXTI_RTSR_TR2 2819,234407
#define  EXTI_RTSR_TR3 2820,234540
#define  EXTI_RTSR_TR4 2821,234673
#define  EXTI_RTSR_TR5 2822,234806
#define  EXTI_RTSR_TR6 2823,234939
#define  EXTI_RTSR_TR7 2824,235072
#define  EXTI_RTSR_TR8 2825,235205
#define  EXTI_RTSR_TR9 2826,235338
#define  EXTI_RTSR_TR10 2827,235471
#define  EXTI_RTSR_TR11 2828,235605
#define  EXTI_RTSR_TR12 2829,235739
#define  EXTI_RTSR_TR13 2830,235873
#define  EXTI_RTSR_TR14 2831,236007
#define  EXTI_RTSR_TR15 2832,236141
#define  EXTI_RTSR_TR16 2833,236275
#define  EXTI_RTSR_TR17 2834,236409
#define  EXTI_RTSR_TR19 2835,236543
#define  EXTI_FTSR_TR0 2838,236761
#define  EXTI_FTSR_TR1 2839,236895
#define  EXTI_FTSR_TR2 2840,237029
#define  EXTI_FTSR_TR3 2841,237163
#define  EXTI_FTSR_TR4 2842,237297
#define  EXTI_FTSR_TR5 2843,237431
#define  EXTI_FTSR_TR6 2844,237565
#define  EXTI_FTSR_TR7 2845,237699
#define  EXTI_FTSR_TR8 2846,237833
#define  EXTI_FTSR_TR9 2847,237967
#define  EXTI_FTSR_TR10 2848,238101
#define  EXTI_FTSR_TR11 2849,238236
#define  EXTI_FTSR_TR12 2850,238371
#define  EXTI_FTSR_TR13 2851,238506
#define  EXTI_FTSR_TR14 2852,238641
#define  EXTI_FTSR_TR15 2853,238776
#define  EXTI_FTSR_TR16 2854,238911
#define  EXTI_FTSR_TR17 2855,239046
#define  EXTI_FTSR_TR19 2856,239181
#define  EXTI_SWIER_SWIER0 2859,239400
#define  EXTI_SWIER_SWIER1 2860,239513
#define  EXTI_SWIER_SWIER2 2861,239626
#define  EXTI_SWIER_SWIER3 2862,239739
#define  EXTI_SWIER_SWIER4 2863,239852
#define  EXTI_SWIER_SWIER5 2864,239965
#define  EXTI_SWIER_SWIER6 2865,240078
#define  EXTI_SWIER_SWIER7 2866,240191
#define  EXTI_SWIER_SWIER8 2867,240304
#define  EXTI_SWIER_SWIER9 2868,240417
#define  EXTI_SWIER_SWIER10 2869,240530
#define  EXTI_SWIER_SWIER11 2870,240644
#define  EXTI_SWIER_SWIER12 2871,240758
#define  EXTI_SWIER_SWIER13 2872,240872
#define  EXTI_SWIER_SWIER14 2873,240986
#define  EXTI_SWIER_SWIER15 2874,241100
#define  EXTI_SWIER_SWIER16 2875,241214
#define  EXTI_SWIER_SWIER17 2876,241328
#define  EXTI_SWIER_SWIER19 2877,241442
#define  EXTI_PR_PR0 2880,241640
#define  EXTI_PR_PR1 2881,241747
#define  EXTI_PR_PR2 2882,241854
#define  EXTI_PR_PR3 2883,241961
#define  EXTI_PR_PR4 2884,242068
#define  EXTI_PR_PR5 2885,242175
#define  EXTI_PR_PR6 2886,242282
#define  EXTI_PR_PR7 2887,242389
#define  EXTI_PR_PR8 2888,242496
#define  EXTI_PR_PR9 2889,242603
#define  EXTI_PR_PR10 2890,242710
#define  EXTI_PR_PR11 2891,242818
#define  EXTI_PR_PR12 2892,242926
#define  EXTI_PR_PR13 2893,243034
#define  EXTI_PR_PR14 2894,243142
#define  EXTI_PR_PR15 2895,243250
#define  EXTI_PR_PR16 2896,243358
#define  EXTI_PR_PR17 2897,243466
#define  EXTI_PR_PR19 2898,243574
#define  FLASH_ACR_LATENCY 2905,244174
#define  FLASH_ACR_LATENCY_0 2906,244286
#define  FLASH_ACR_LATENCY_1 2907,244376
#define  FLASH_ACR_LATENCY_2 2908,244466
#define  FLASH_ACR_PRFTBE 2910,244558
#define  FLASH_ACR_PRFTBS 2911,244665
#define  FLASH_KEYR_FKEYR 2914,244856
#define  FLASH_KEY1 2916,244951
#define  FLASH_KEY2 2917,245045
#define  FLASH_OPTKEYR_OPTKEYR 2920,245223
#define  FLASH_OPTKEY1 2922,245325
#define  FLASH_OPTKEY2 2923,245426
#define  FLASH_SR_BSY 2926,245610
#define  FLASH_SR_PGERR 2927,245699
#define  FLASH_SR_WRPERR 2928,245801
#define  FLASH_SR_EOP 2929,245908
#define  FLASH_CR_PG 2932,246093
#define  FLASH_CR_PER 2933,246189
#define  FLASH_CR_MER 2934,246284
#define  FLASH_CR_OPTPG 2935,246379
#define  FLASH_CR_OPTER 2936,246487
#define  FLASH_CR_STRT 2937,246589
#define  FLASH_CR_LOCK 2938,246679
#define  FLASH_CR_OPTWRE 2939,246768
#define  FLASH_CR_ERRIE 2940,246878
#define  FLASH_CR_EOPIE 2941,246985
#define  FLASH_CR_OBL_LAUNCH 2942,247103
#define  FLASH_AR_FAR 2945,247297
#define  FLASH_OBR_OPTERR 2948,247479
#define  FLASH_OBR_LEVEL1_PROT 2949,247581
#define  FLASH_OBR_LEVEL2_PROT 2950,247696
#define  FLASH_OBR_USER 2952,247813
#define  FLASH_OBR_IWDG_SW 2953,247915
#define  FLASH_OBR_nRST_STOP 2954,248007
#define  FLASH_OBR_nRST_STDBY 2955,248101
#define  FLASH_OBR_nBOOT1 2956,248196
#define  FLASH_OBR_VDDA_MONITOR 2957,248287
#define  FLASH_OBR_SRAM_PE 2958,248384
#define  FLASH_OBR_SDADC12_VDD_MONITOR 2959,248476
#define  FLASH_OBR_DATA0 2960,248580
#define  FLASH_OBR_DATA1 2961,248663
#define FLASH_OBR_WDG_SW 2964,248770
#define  FLASH_WRPR_WRP 2967,248898
#define  OB_RDP_RDP 2972,249164
#define  OB_RDP_nRDP 2973,249276
#define  OB_USER_USER 2976,249485
#define  OB_USER_nUSER 2977,249586
#define  OB_WRP0_WRP0 2980,249784
#define  OB_WRP0_nWRP0 2981,249911
#define  OB_WRP1_WRP1 2984,250135
#define  OB_WRP1_nWRP1 2985,250262
#define  OB_WRP2_WRP2 2988,250486
#define  OB_WRP2_nWRP2 2989,250613
#define  OB_WRP3_WRP3 2992,250837
#define  OB_WRP3_nWRP3 2993,250964
#define GPIO_MODER_MODER0 3001,251598
#define GPIO_MODER_MODER0_0 3002,251657
#define GPIO_MODER_MODER0_1 3003,251716
#define GPIO_MODER_MODER1 3004,251775
#define GPIO_MODER_MODER1_0 3005,251834
#define GPIO_MODER_MODER1_1 3006,251893
#define GPIO_MODER_MODER2 3007,251952
#define GPIO_MODER_MODER2_0 3008,252011
#define GPIO_MODER_MODER2_1 3009,252070
#define GPIO_MODER_MODER3 3010,252129
#define GPIO_MODER_MODER3_0 3011,252188
#define GPIO_MODER_MODER3_1 3012,252247
#define GPIO_MODER_MODER4 3013,252306
#define GPIO_MODER_MODER4_0 3014,252365
#define GPIO_MODER_MODER4_1 3015,252424
#define GPIO_MODER_MODER5 3016,252483
#define GPIO_MODER_MODER5_0 3017,252542
#define GPIO_MODER_MODER5_1 3018,252601
#define GPIO_MODER_MODER6 3019,252660
#define GPIO_MODER_MODER6_0 3020,252719
#define GPIO_MODER_MODER6_1 3021,252778
#define GPIO_MODER_MODER7 3022,252837
#define GPIO_MODER_MODER7_0 3023,252896
#define GPIO_MODER_MODER7_1 3024,252955
#define GPIO_MODER_MODER8 3025,253014
#define GPIO_MODER_MODER8_0 3026,253073
#define GPIO_MODER_MODER8_1 3027,253132
#define GPIO_MODER_MODER9 3028,253191
#define GPIO_MODER_MODER9_0 3029,253250
#define GPIO_MODER_MODER9_1 3030,253309
#define GPIO_MODER_MODER10 3031,253368
#define GPIO_MODER_MODER10_0 3032,253427
#define GPIO_MODER_MODER10_1 3033,253486
#define GPIO_MODER_MODER11 3034,253545
#define GPIO_MODER_MODER11_0 3035,253604
#define GPIO_MODER_MODER11_1 3036,253663
#define GPIO_MODER_MODER12 3037,253722
#define GPIO_MODER_MODER12_0 3038,253781
#define GPIO_MODER_MODER12_1 3039,253840
#define GPIO_MODER_MODER13 3040,253899
#define GPIO_MODER_MODER13_0 3041,253958
#define GPIO_MODER_MODER13_1 3042,254017
#define GPIO_MODER_MODER14 3043,254076
#define GPIO_MODER_MODER14_0 3044,254135
#define GPIO_MODER_MODER14_1 3045,254194
#define GPIO_MODER_MODER15 3046,254253
#define GPIO_MODER_MODER15_0 3047,254312
#define GPIO_MODER_MODER15_1 3048,254371
#define GPIO_OTYPER_OT_0 3051,254514
#define GPIO_OTYPER_OT_1 3052,254573
#define GPIO_OTYPER_OT_2 3053,254632
#define GPIO_OTYPER_OT_3 3054,254691
#define GPIO_OTYPER_OT_4 3055,254750
#define GPIO_OTYPER_OT_5 3056,254809
#define GPIO_OTYPER_OT_6 3057,254868
#define GPIO_OTYPER_OT_7 3058,254927
#define GPIO_OTYPER_OT_8 3059,254986
#define GPIO_OTYPER_OT_9 3060,255045
#define GPIO_OTYPER_OT_10 3061,255104
#define GPIO_OTYPER_OT_11 3062,255163
#define GPIO_OTYPER_OT_12 3063,255222
#define GPIO_OTYPER_OT_13 3064,255281
#define GPIO_OTYPER_OT_14 3065,255340
#define GPIO_OTYPER_OT_15 3066,255399
#define GPIO_OSPEEDER_OSPEEDR0 3069,255542
#define GPIO_OSPEEDER_OSPEEDR0_0 3070,255601
#define GPIO_OSPEEDER_OSPEEDR0_1 3071,255660
#define GPIO_OSPEEDER_OSPEEDR1 3072,255719
#define GPIO_OSPEEDER_OSPEEDR1_0 3073,255778
#define GPIO_OSPEEDER_OSPEEDR1_1 3074,255837
#define GPIO_OSPEEDER_OSPEEDR2 3075,255896
#define GPIO_OSPEEDER_OSPEEDR2_0 3076,255955
#define GPIO_OSPEEDER_OSPEEDR2_1 3077,256014
#define GPIO_OSPEEDER_OSPEEDR3 3078,256073
#define GPIO_OSPEEDER_OSPEEDR3_0 3079,256132
#define GPIO_OSPEEDER_OSPEEDR3_1 3080,256191
#define GPIO_OSPEEDER_OSPEEDR4 3081,256250
#define GPIO_OSPEEDER_OSPEEDR4_0 3082,256309
#define GPIO_OSPEEDER_OSPEEDR4_1 3083,256368
#define GPIO_OSPEEDER_OSPEEDR5 3084,256427
#define GPIO_OSPEEDER_OSPEEDR5_0 3085,256486
#define GPIO_OSPEEDER_OSPEEDR5_1 3086,256545
#define GPIO_OSPEEDER_OSPEEDR6 3087,256604
#define GPIO_OSPEEDER_OSPEEDR6_0 3088,256663
#define GPIO_OSPEEDER_OSPEEDR6_1 3089,256722
#define GPIO_OSPEEDER_OSPEEDR7 3090,256781
#define GPIO_OSPEEDER_OSPEEDR7_0 3091,256840
#define GPIO_OSPEEDER_OSPEEDR7_1 3092,256899
#define GPIO_OSPEEDER_OSPEEDR8 3093,256958
#define GPIO_OSPEEDER_OSPEEDR8_0 3094,257017
#define GPIO_OSPEEDER_OSPEEDR8_1 3095,257076
#define GPIO_OSPEEDER_OSPEEDR9 3096,257135
#define GPIO_OSPEEDER_OSPEEDR9_0 3097,257194
#define GPIO_OSPEEDER_OSPEEDR9_1 3098,257253
#define GPIO_OSPEEDER_OSPEEDR10 3099,257312
#define GPIO_OSPEEDER_OSPEEDR10_0 3100,257371
#define GPIO_OSPEEDER_OSPEEDR10_1 3101,257430
#define GPIO_OSPEEDER_OSPEEDR11 3102,257489
#define GPIO_OSPEEDER_OSPEEDR11_0 3103,257548
#define GPIO_OSPEEDER_OSPEEDR11_1 3104,257607
#define GPIO_OSPEEDER_OSPEEDR12 3105,257666
#define GPIO_OSPEEDER_OSPEEDR12_0 3106,257725
#define GPIO_OSPEEDER_OSPEEDR12_1 3107,257784
#define GPIO_OSPEEDER_OSPEEDR13 3108,257843
#define GPIO_OSPEEDER_OSPEEDR13_0 3109,257902
#define GPIO_OSPEEDER_OSPEEDR13_1 3110,257961
#define GPIO_OSPEEDER_OSPEEDR14 3111,258020
#define GPIO_OSPEEDER_OSPEEDR14_0 3112,258079
#define GPIO_OSPEEDER_OSPEEDR14_1 3113,258138
#define GPIO_OSPEEDER_OSPEEDR15 3114,258197
#define GPIO_OSPEEDER_OSPEEDR15_0 3115,258256
#define GPIO_OSPEEDER_OSPEEDR15_1 3116,258315
#define GPIO_PUPDR_PUPDR0 3119,258458
#define GPIO_PUPDR_PUPDR0_0 3120,258517
#define GPIO_PUPDR_PUPDR0_1 3121,258576
#define GPIO_PUPDR_PUPDR1 3122,258635
#define GPIO_PUPDR_PUPDR1_0 3123,258694
#define GPIO_PUPDR_PUPDR1_1 3124,258753
#define GPIO_PUPDR_PUPDR2 3125,258812
#define GPIO_PUPDR_PUPDR2_0 3126,258871
#define GPIO_PUPDR_PUPDR2_1 3127,258930
#define GPIO_PUPDR_PUPDR3 3128,258989
#define GPIO_PUPDR_PUPDR3_0 3129,259048
#define GPIO_PUPDR_PUPDR3_1 3130,259107
#define GPIO_PUPDR_PUPDR4 3131,259166
#define GPIO_PUPDR_PUPDR4_0 3132,259225
#define GPIO_PUPDR_PUPDR4_1 3133,259284
#define GPIO_PUPDR_PUPDR5 3134,259343
#define GPIO_PUPDR_PUPDR5_0 3135,259402
#define GPIO_PUPDR_PUPDR5_1 3136,259461
#define GPIO_PUPDR_PUPDR6 3137,259520
#define GPIO_PUPDR_PUPDR6_0 3138,259579
#define GPIO_PUPDR_PUPDR6_1 3139,259638
#define GPIO_PUPDR_PUPDR7 3140,259697
#define GPIO_PUPDR_PUPDR7_0 3141,259756
#define GPIO_PUPDR_PUPDR7_1 3142,259815
#define GPIO_PUPDR_PUPDR8 3143,259874
#define GPIO_PUPDR_PUPDR8_0 3144,259933
#define GPIO_PUPDR_PUPDR8_1 3145,259992
#define GPIO_PUPDR_PUPDR9 3146,260051
#define GPIO_PUPDR_PUPDR9_0 3147,260110
#define GPIO_PUPDR_PUPDR9_1 3148,260169
#define GPIO_PUPDR_PUPDR10 3149,260228
#define GPIO_PUPDR_PUPDR10_0 3150,260287
#define GPIO_PUPDR_PUPDR10_1 3151,260346
#define GPIO_PUPDR_PUPDR11 3152,260405
#define GPIO_PUPDR_PUPDR11_0 3153,260464
#define GPIO_PUPDR_PUPDR11_1 3154,260523
#define GPIO_PUPDR_PUPDR12 3155,260582
#define GPIO_PUPDR_PUPDR12_0 3156,260641
#define GPIO_PUPDR_PUPDR12_1 3157,260700
#define GPIO_PUPDR_PUPDR13 3158,260759
#define GPIO_PUPDR_PUPDR13_0 3159,260818
#define GPIO_PUPDR_PUPDR13_1 3160,260877
#define GPIO_PUPDR_PUPDR14 3161,260936
#define GPIO_PUPDR_PUPDR14_0 3162,260995
#define GPIO_PUPDR_PUPDR14_1 3163,261054
#define GPIO_PUPDR_PUPDR15 3164,261113
#define GPIO_PUPDR_PUPDR15_0 3165,261172
#define GPIO_PUPDR_PUPDR15_1 3166,261231
#define GPIO_IDR_0 3169,261374
#define GPIO_IDR_1 3170,261433
#define GPIO_IDR_2 3171,261492
#define GPIO_IDR_3 3172,261551
#define GPIO_IDR_4 3173,261610
#define GPIO_IDR_5 3174,261669
#define GPIO_IDR_6 3175,261728
#define GPIO_IDR_7 3176,261787
#define GPIO_IDR_8 3177,261846
#define GPIO_IDR_9 3178,261905
#define GPIO_IDR_10 3179,261964
#define GPIO_IDR_11 3180,262023
#define GPIO_IDR_12 3181,262082
#define GPIO_IDR_13 3182,262141
#define GPIO_IDR_14 3183,262200
#define GPIO_IDR_15 3184,262259
#define GPIO_ODR_0 3187,262402
#define GPIO_ODR_1 3188,262461
#define GPIO_ODR_2 3189,262520
#define GPIO_ODR_3 3190,262579
#define GPIO_ODR_4 3191,262638
#define GPIO_ODR_5 3192,262697
#define GPIO_ODR_6 3193,262756
#define GPIO_ODR_7 3194,262815
#define GPIO_ODR_8 3195,262874
#define GPIO_ODR_9 3196,262933
#define GPIO_ODR_10 3197,262992
#define GPIO_ODR_11 3198,263051
#define GPIO_ODR_12 3199,263110
#define GPIO_ODR_13 3200,263169
#define GPIO_ODR_14 3201,263228
#define GPIO_ODR_15 3202,263287
#define GPIO_BSRR_BS_0 3205,263430
#define GPIO_BSRR_BS_1 3206,263489
#define GPIO_BSRR_BS_2 3207,263548
#define GPIO_BSRR_BS_3 3208,263607
#define GPIO_BSRR_BS_4 3209,263666
#define GPIO_BSRR_BS_5 3210,263725
#define GPIO_BSRR_BS_6 3211,263784
#define GPIO_BSRR_BS_7 3212,263843
#define GPIO_BSRR_BS_8 3213,263902
#define GPIO_BSRR_BS_9 3214,263961
#define GPIO_BSRR_BS_10 3215,264020
#define GPIO_BSRR_BS_11 3216,264079
#define GPIO_BSRR_BS_12 3217,264138
#define GPIO_BSRR_BS_13 3218,264197
#define GPIO_BSRR_BS_14 3219,264256
#define GPIO_BSRR_BS_15 3220,264315
#define GPIO_BSRR_BR_0 3221,264374
#define GPIO_BSRR_BR_1 3222,264433
#define GPIO_BSRR_BR_2 3223,264492
#define GPIO_BSRR_BR_3 3224,264551
#define GPIO_BSRR_BR_4 3225,264610
#define GPIO_BSRR_BR_5 3226,264669
#define GPIO_BSRR_BR_6 3227,264728
#define GPIO_BSRR_BR_7 3228,264787
#define GPIO_BSRR_BR_8 3229,264846
#define GPIO_BSRR_BR_9 3230,264905
#define GPIO_BSRR_BR_10 3231,264964
#define GPIO_BSRR_BR_11 3232,265023
#define GPIO_BSRR_BR_12 3233,265082
#define GPIO_BSRR_BR_13 3234,265141
#define GPIO_BSRR_BR_14 3235,265200
#define GPIO_BSRR_BR_15 3236,265259
#define GPIO_LCKR_LCK0 3239,265402
#define GPIO_LCKR_LCK1 3240,265461
#define GPIO_LCKR_LCK2 3241,265520
#define GPIO_LCKR_LCK3 3242,265579
#define GPIO_LCKR_LCK4 3243,265638
#define GPIO_LCKR_LCK5 3244,265697
#define GPIO_LCKR_LCK6 3245,265756
#define GPIO_LCKR_LCK7 3246,265815
#define GPIO_LCKR_LCK8 3247,265874
#define GPIO_LCKR_LCK9 3248,265933
#define GPIO_LCKR_LCK10 3249,265992
#define GPIO_LCKR_LCK11 3250,266051
#define GPIO_LCKR_LCK12 3251,266110
#define GPIO_LCKR_LCK13 3252,266169
#define GPIO_LCKR_LCK14 3253,266228
#define GPIO_LCKR_LCK15 3254,266287
#define GPIO_LCKR_LCKK 3255,266346
#define GPIO_AFRL_AFRL0 3258,266489
#define GPIO_AFRL_AFRL1 3259,266548
#define GPIO_AFRL_AFRL2 3260,266607
#define GPIO_AFRL_AFRL3 3261,266666
#define GPIO_AFRL_AFRL4 3262,266725
#define GPIO_AFRL_AFRL5 3263,266784
#define GPIO_AFRL_AFRL6 3264,266843
#define GPIO_AFRL_AFRL7 3265,266902
#define GPIO_AFRH_AFRH0 3268,267045
#define GPIO_AFRH_AFRH1 3269,267104
#define GPIO_AFRH_AFRH2 3270,267163
#define GPIO_AFRH_AFRH3 3271,267222
#define GPIO_AFRH_AFRH4 3272,267281
#define GPIO_AFRH_AFRH5 3273,267340
#define GPIO_AFRH_AFRH6 3274,267399
#define GPIO_AFRH_AFRH7 3275,267458
#define GPIO_BRR_BR_0 3278,267601
#define GPIO_BRR_BR_1 3279,267660
#define GPIO_BRR_BR_2 3280,267719
#define GPIO_BRR_BR_3 3281,267778
#define GPIO_BRR_BR_4 3282,267837
#define GPIO_BRR_BR_5 3283,267896
#define GPIO_BRR_BR_6 3284,267955
#define GPIO_BRR_BR_7 3285,268014
#define GPIO_BRR_BR_8 3286,268073
#define GPIO_BRR_BR_9 3287,268132
#define GPIO_BRR_BR_10 3288,268191
#define GPIO_BRR_BR_11 3289,268250
#define GPIO_BRR_BR_12 3290,268309
#define GPIO_BRR_BR_13 3291,268368
#define GPIO_BRR_BR_14 3292,268427
#define GPIO_BRR_BR_15 3293,268486
#define  I2C_CR1_PE 3301,269038
#define  I2C_CR1_TXIE 3302,269140
#define  I2C_CR1_RXIE 3303,269244
#define  I2C_CR1_ADDRIE 3304,269348
#define  I2C_CR1_NACKIE 3305,269463
#define  I2C_CR1_STOPIE 3306,269578
#define  I2C_CR1_TCIE 3307,269694
#define  I2C_CR1_ERRIE 3308,269813
#define  I2C_CR1_DNF 3309,269921
#define  I2C_CR1_ANFOFF 3310,270026
#define  I2C_CR1_SWRST 3311,270134
#define  I2C_CR1_TXDMAEN 3312,270233
#define  I2C_CR1_RXDMAEN 3313,270350
#define  I2C_CR1_SBC 3314,270464
#define  I2C_CR1_NOSTRETCH 3315,270567
#define  I2C_CR1_WUPEN 3316,270676
#define  I2C_CR1_GCEN 3317,270784
#define  I2C_CR1_SMBHEN 3318,270888
#define  I2C_CR1_SMBDEN 3319,270998
#define  I2C_CR1_ALERTEN 3320,271118
#define  I2C_CR1_PECEN 3321,271221
#define I2C_CR1_DFN 3324,271340
#define  I2C_CR2_SADD 3327,271456
#define  I2C_CR2_RD_WRN 3328,271568
#define  I2C_CR2_ADD10 3329,271685
#define  I2C_CR2_HEAD10R 3330,271806
#define  I2C_CR2_START 3331,271946
#define  I2C_CR2_STOP 3332,272047
#define  I2C_CR2_NACK 3333,272161
#define  I2C_CR2_NBYTES 3334,272274
#define  I2C_CR2_RELOAD 3335,272374
#define  I2C_CR2_AUTOEND 3336,272477
#define  I2C_CR2_PECBYTE 3337,272594
#define  I2C_OAR1_OA1 3340,272788
#define  I2C_OAR1_OA1MODE 3341,272896
#define  I2C_OAR1_OA1EN 3342,273006
#define  I2C_OAR2_OA2 3345,273195
#define  I2C_OAR2_OA2MSK 3346,273326
#define  I2C_OAR2_OA2NOMASK 3347,273457
#define  I2C_OAR2_OA2MASK01 3348,273588
#define  I2C_OAR2_OA2MASK02 3349,273719
#define  I2C_OAR2_OA2MASK03 3350,273850
#define  I2C_OAR2_OA2MASK04 3351,273981
#define  I2C_OAR2_OA2MASK05 3352,274112
#define  I2C_OAR2_OA2MASK06 3353,274243
#define  I2C_OAR2_OA2MASK07 3354,274374
#define  I2C_OAR2_OA2EN 3355,274505
#define  I2C_TIMINGR_SCLL 3358,274720
#define  I2C_TIMINGR_SCLH 3359,274833
#define  I2C_TIMINGR_SDADEL 3360,274947
#define  I2C_TIMINGR_SCLDEL 3361,275046
#define  I2C_TIMINGR_PRESC 3362,275146
#define  I2C_TIMEOUTR_TIMEOUTA 3365,275332
#define  I2C_TIMEOUTR_TIDLE 3366,275430
#define  I2C_TIMEOUTR_TIMOUTEN 3367,275543
#define  I2C_TIMEOUTR_TIMEOUTB 3368,275648
#define  I2C_TIMEOUTR_TEXTEN 3369,275745
#define  I2C_ISR_TXE 3372,275943
#define  I2C_ISR_TXIS 3373,276056
#define  I2C_ISR_RXNE 3374,276166
#define  I2C_ISR_ADDR 3375,276282
#define  I2C_ISR_NACKF 3376,276394
#define  I2C_ISR_STOPF 3377,276497
#define  I2C_ISR_TC 3378,276601
#define  I2C_ISR_TCR 3379,276717
#define  I2C_ISR_BERR 3380,276826
#define  I2C_ISR_ARLO 3381,276920
#define  I2C_ISR_OVR 3382,277021
#define  I2C_ISR_PECERR 3383,277122
#define  I2C_ISR_TIMEOUT 3384,277229
#define  I2C_ISR_ALERT 3385,277344
#define  I2C_ISR_BUSY 3386,277440
#define  I2C_ISR_DIR 3387,277533
#define  I2C_ISR_ADDCODE 3388,277649
#define  I2C_ICR_ADDRCF 3391,277849
#define  I2C_ICR_NACKCF 3392,277960
#define  I2C_ICR_STOPCF 3393,278060
#define  I2C_ICR_BERRCF 3394,278170
#define  I2C_ICR_ARLOCF 3395,278275
#define  I2C_ICR_OVRCF 3396,278387
#define  I2C_ICR_PECCF 3397,278499
#define  I2C_ICR_TIMOUTCF 3398,278604
#define  I2C_ICR_ALERTCF 3399,278707
#define  I2C_PECR_PEC 3402,278892
#define  I2C_RXDR_RXDATA 3405,279074
#define  I2C_TXDR_TXDATA 3408,279262
#define  IWDG_KR_KEY 3417,279862
#define  IWDG_PR_PR 3420,280065
#define  IWDG_PR_PR_0 3421,280177
#define  IWDG_PR_PR_1 3422,280267
#define  IWDG_PR_PR_2 3423,280357
#define  IWDG_RLR_RL 3426,280531
#define  IWDG_SR_PVU 3429,280729
#define  IWDG_SR_RVU 3430,280845
#define  IWDG_SR_WVU 3431,280966
#define  IWDG_WINR_WIN 3434,281171
#define  CEC_CR_CECEN 3443,281781
#define  CEC_CR_TXSOM 3444,281904
#define  CEC_CR_TXEOM 3445,282027
#define  CEC_CFGR_SFT 3448,282234
#define  CEC_CFGR_RXTOL 3449,282357
#define  CEC_CFGR_BRESTP 3450,282480
#define  CEC_CFGR_BREGEN 3451,282603
#define  CEC_CFGR_LBPEGEN 3452,282726
#define  CEC_CFGR_SFTOPT 3453,282849
#define  CEC_CFGR_BRDNOGEN 3454,282972
#define  CEC_CFGR_OAR 3455,283095
#define  CEC_CFGR_LSTN 3456,283218
#define  CEC_TXDR_TXD 3459,283425
#define  CEC_TXDR_RXD 3462,283633
#define  CEC_ISR_RXBR 3465,283841
#define  CEC_ISR_RXEND 3466,283966
#define  CEC_ISR_RXOVR 3467,284091
#define  CEC_ISR_BRE 3468,284216
#define  CEC_ISR_SBPE 3469,284341
#define  CEC_ISR_LBPE 3470,284466
#define  CEC_ISR_RXACKE 3471,284591
#define  CEC_ISR_ARBLST 3472,284716
#define  CEC_ISR_TXBR 3473,284841
#define  CEC_ISR_TXEND 3474,284966
#define  CEC_ISR_TXUDR 3475,285091
#define  CEC_ISR_TXERR 3476,285216
#define  CEC_ISR_TXACKE 3477,285341
#define  CEC_IER_RXBRIE 3480,285550
#define  CEC_IER_RXENDIE 3481,285675
#define  CEC_IER_RXOVRIE 3482,285800
#define  CEC_IER_BREIE 3483,285925
#define  CEC_IER_SBPEIE 3484,286050
#define  CEC_IER_LBPEIE 3485,286175
#define  CEC_IER_RXACKEIE 3486,286300
#define  CEC_IER_ARBLSTIE 3487,286425
#define  CEC_IER_TXBRIE 3488,286550
#define  CEC_IER_TXENDIE 3489,286675
#define  CEC_IER_TXUDRIE 3490,286800
#define  CEC_IER_TXERRIE 3491,286925
#define  CEC_IER_TXACKEIE 3492,287050
#define  PWR_CR_LPDS 3500,287669
#define  PWR_CR_PDDS 3501,287770
#define  PWR_CR_CWUF 3502,287872
#define  PWR_CR_CSBF 3503,287971
#define  PWR_CR_DBP 3505,288073
#define  PWR_CR_SDADC1EN 3506,288193
#define  PWR_CR_SDADC2EN 3507,288307
#define  PWR_CR_SDADC3EN 3508,288421
#define  PWR_CSR_WUF 3511,288619
#define  PWR_CSR_SBF 3512,288712
#define  PWR_CSR_VREFINTRDYF 3513,288806
#define  PWR_CSR_EWUP1 3515,288937
#define  PWR_CSR_EWUP2 3516,289036
#define  PWR_CSR_EWUP3 3517,289135
#define  RCC_CR_HSION 3525,289728
#define  RCC_CR_HSIRDY 3526,289797
#define  RCC_CR_HSITRIM 3528,289868
#define  RCC_CR_HSITRIM_0 3529,289937
#define  RCC_CR_HSITRIM_1 3530,290018
#define  RCC_CR_HSITRIM_2 3531,290099
#define  RCC_CR_HSITRIM_3 3532,290180
#define  RCC_CR_HSITRIM_4 3533,290261
#define  RCC_CR_HSICAL 3535,290344
#define  RCC_CR_HSICAL_0 3536,290413
#define  RCC_CR_HSICAL_1 3537,290494
#define  RCC_CR_HSICAL_2 3538,290575
#define  RCC_CR_HSICAL_3 3539,290656
#define  RCC_CR_HSICAL_4 3540,290737
#define  RCC_CR_HSICAL_5 3541,290818
#define  RCC_CR_HSICAL_6 3542,290899
#define  RCC_CR_HSICAL_7 3543,290980
#define  RCC_CR_HSEON 3545,291063
#define  RCC_CR_HSERDY 3546,291132
#define  RCC_CR_HSEBYP 3547,291201
#define  RCC_CR_CSSON 3548,291270
#define  RCC_CR_PLLON 3549,291339
#define  RCC_CR_PLLRDY 3550,291408
#define  RCC_CFGR_SW 3554,291587
#define  RCC_CFGR_SW_0 3555,291706
#define  RCC_CFGR_SW_1 3556,291796
#define  RCC_CFGR_SW_HSI 3558,291888
#define  RCC_CFGR_SW_HSE 3559,292001
#define  RCC_CFGR_SW_PLL 3560,292114
#define  RCC_CFGR_SWS 3563,292256
#define  RCC_CFGR_SWS_0 3564,292383
#define  RCC_CFGR_SWS_1 3565,292473
#define  RCC_CFGR_SWS_HSI 3567,292565
#define  RCC_CFGR_SWS_HSE 3568,292685
#define  RCC_CFGR_SWS_PLL 3569,292805
#define  RCC_CFGR_HPRE 3572,292944
#define  RCC_CFGR_HPRE_0 3573,293059
#define  RCC_CFGR_HPRE_1 3574,293149
#define  RCC_CFGR_HPRE_2 3575,293239
#define  RCC_CFGR_HPRE_3 3576,293329
#define  RCC_CFGR_HPRE_DIV1 3578,293421
#define  RCC_CFGR_HPRE_DIV2 3579,293524
#define  RCC_CFGR_HPRE_DIV4 3580,293628
#define  RCC_CFGR_HPRE_DIV8 3581,293732
#define  RCC_CFGR_HPRE_DIV16 3582,293836
#define  RCC_CFGR_HPRE_DIV64 3583,293941
#define  RCC_CFGR_HPRE_DIV128 3584,294046
#define  RCC_CFGR_HPRE_DIV256 3585,294152
#define  RCC_CFGR_HPRE_DIV512 3586,294258
#define  RCC_CFGR_PPRE1 3589,294395
#define  RCC_CFGR_PPRE1_0 3590,294511
#define  RCC_CFGR_PPRE1_1 3591,294601
#define  RCC_CFGR_PPRE1_2 3592,294691
#define  RCC_CFGR_PPRE1_DIV1 3594,294783
#define  RCC_CFGR_PPRE1_DIV2 3595,294884
#define  RCC_CFGR_PPRE1_DIV4 3596,294986
#define  RCC_CFGR_PPRE1_DIV8 3597,295088
#define  RCC_CFGR_PPRE1_DIV16 3598,295190
#define  RCC_CFGR_PPRE2 3601,295324
#define  RCC_CFGR_PPRE2_0 3602,295440
#define  RCC_CFGR_PPRE2_1 3603,295530
#define  RCC_CFGR_PPRE2_2 3604,295620
#define  RCC_CFGR_PPRE2_DIV1 3606,295712
#define  RCC_CFGR_PPRE2_DIV2 3607,295813
#define  RCC_CFGR_PPRE2_DIV4 3608,295915
#define  RCC_CFGR_PPRE2_DIV8 3609,296017
#define  RCC_CFGR_PPRE2_DIV16 3610,296119
#define  RCC_CFGR_ADCPRE 3613,296254
#define  RCC_CFGR_ADCPRE_0 3614,296323
#define  RCC_CFGR_ADCPRE_1 3615,296392
#define  RCC_CFGR_ADCPRE_DIV2 3617,296463
#define  RCC_CFGR_ADCPRE_DIV4 3618,296568
#define  RCC_CFGR_ADCPRE_DIV6 3619,296673
#define  RCC_CFGR_ADCPRE_DIV8 3620,296778
#define  RCC_CFGR_PLLSRC 3622,296885
#define  RCC_CFGR_PLLSRC_HSI_DIV2 3623,296992
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 3624,297134
#define  RCC_CFGR_PLLXTPRE 3626,297272
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 3627,297382
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 3628,297509
#define  RCC_CFGR_PLLMUL 3631,297669
#define  RCC_CFGR_PLLMUL_0 3632,297798
#define  RCC_CFGR_PLLMUL_1 3633,297888
#define  RCC_CFGR_PLLMUL_2 3634,297978
#define  RCC_CFGR_PLLMUL_3 3635,298068
#define  RCC_CFGR_PLLMUL2 3637,298160
#define  RCC_CFGR_PLLMUL3 3638,298262
#define  RCC_CFGR_PLLMUL4 3639,298364
#define  RCC_CFGR_PLLMUL5 3640,298466
#define  RCC_CFGR_PLLMUL6 3641,298568
#define  RCC_CFGR_PLLMUL7 3642,298670
#define  RCC_CFGR_PLLMUL8 3643,298772
#define  RCC_CFGR_PLLMUL9 3644,298874
#define  RCC_CFGR_PLLMUL10 3645,298976
#define  RCC_CFGR_PLLMUL11 3646,299078
#define  RCC_CFGR_PLLMUL12 3647,299181
#define  RCC_CFGR_PLLMUL13 3648,299284
#define  RCC_CFGR_PLLMUL14 3649,299387
#define  RCC_CFGR_PLLMUL15 3650,299490
#define  RCC_CFGR_PLLMUL16 3651,299593
#define  RCC_CFGR_MCO 3654,299725
#define  RCC_CFGR_MCO_0 3655,299854
#define  RCC_CFGR_MCO_1 3656,299944
#define  RCC_CFGR_MCO_2 3657,300034
#define  RCC_CFGR_MCO_NOCLOCK 3659,300126
#define  RCC_CFGR_MCO_LSI 3660,300219
#define  RCC_CFGR_MCO_LSE 3661,300336
#define  RCC_CFGR_MCO_SYSCLK 3662,300453
#define  RCC_CFGR_MCO_HSI 3663,300573
#define  RCC_CFGR_MCO_HSE 3664,300690
#define  RCC_CFGR_MCO_PLL 3665,300808
#define  RCC_CFGR_SDADCPRE 3668,300972
#define  RCC_CFGR_SDADCPRE_0 3669,301103
#define  RCC_CFGR_SDADCPRE_1 3670,301193
#define  RCC_CFGR_SDADCPRE_2 3671,301283
#define  RCC_CFGR_SDADCPRE_3 3672,301373
#define  RCC_CFGR_SDADCPRE_4 3673,301463
#define  RCC_CFGR_SDADCPRE_DIV1 3675,301555
#define  RCC_CFGR_SDADCPRE_DIV2 3676,301661
#define  RCC_CFGR_SDADCPRE_DIV4 3677,301768
#define  RCC_CFGR_SDADCPRE_DIV6 3678,301875
#define  RCC_CFGR_SDADCPRE_DIV8 3679,301982
#define  RCC_CFGR_SDADCPRE_DIV10 3680,302089
#define  RCC_CFGR_SDADCPRE_DIV12 3681,302197
#define  RCC_CFGR_SDADCPRE_DIV14 3682,302305
#define  RCC_CFGR_SDADCPRE_DIV16 3683,302413
#define  RCC_CFGR_SDADCPRE_DIV20 3684,302521
#define  RCC_CFGR_SDADCPRE_DIV24 3685,302629
#define  RCC_CFGR_SDADCPRE_DIV28 3686,302737
#define  RCC_CFGR_SDADCPRE_DIV32 3687,302845
#define  RCC_CFGR_SDADCPRE_DIV36 3688,302953
#define  RCC_CFGR_SDADCPRE_DIV40 3689,303061
#define  RCC_CFGR_SDADCPRE_DIV44 3690,303169
#define  RCC_CFGR_SDADCPRE_DIV48 3691,303277
#define  RCC_CIR_LSIRDYF 3694,303471
#define  RCC_CIR_LSERDYF 3695,303580
#define  RCC_CIR_HSIRDYF 3696,303689
#define  RCC_CIR_HSERDYF 3697,303798
#define  RCC_CIR_PLLRDYF 3698,303907
#define  RCC_CIR_CSSF 3699,304016
#define  RCC_CIR_LSIRDYIE 3700,304137
#define  RCC_CIR_LSERDYIE 3701,304248
#define  RCC_CIR_HSIRDYIE 3702,304359
#define  RCC_CIR_HSERDYIE 3703,304470
#define  RCC_CIR_PLLRDYIE 3704,304581
#define  RCC_CIR_LSIRDYC 3705,304692
#define  RCC_CIR_LSERDYC 3706,304802
#define  RCC_CIR_HSIRDYC 3707,304912
#define  RCC_CIR_HSERDYC 3708,305022
#define  RCC_CIR_PLLRDYC 3709,305132
#define  RCC_CIR_CSSC 3710,305242
#define  RCC_APB2RSTR_SYSCFGRST 3713,305449
#define  RCC_APB2RSTR_ADC1RST 3714,305546
#define  RCC_APB2RSTR_SPI1RST 3715,305641
#define  RCC_APB2RSTR_USART1RST 3716,305736
#define  RCC_APB2RSTR_TIM15RST 3717,305833
#define  RCC_APB2RSTR_TIM16RST 3718,305929
#define  RCC_APB2RSTR_TIM17RST 3719,306025
#define  RCC_APB2RSTR_TIM19RST 3720,306121
#define  RCC_APB2RSTR_SDADC1RST 3721,306217
#define  RCC_APB2RSTR_SDADC2RST 3722,306314
#define  RCC_APB2RSTR_SDADC3RST 3723,306411
#define  RCC_APB1RSTR_TIM2RST 3726,306594
#define  RCC_APB1RSTR_TIM3RST 3727,306692
#define  RCC_APB1RSTR_TIM4RST 3728,306790
#define  RCC_APB1RSTR_TIM5RST 3729,306888
#define  RCC_APB1RSTR_TIM6RST 3730,306986
#define  RCC_APB1RSTR_TIM7RST 3731,307084
#define  RCC_APB1RSTR_TIM12RST 3732,307182
#define  RCC_APB1RSTR_TIM13RST 3733,307281
#define  RCC_APB1RSTR_TIM14RST 3734,307380
#define  RCC_APB1RSTR_TIM18RST 3735,307479
#define  RCC_APB1RSTR_WWDGRST 3736,307578
#define  RCC_APB1RSTR_SPI2RST 3737,307684
#define  RCC_APB1RSTR_SPI3RST 3738,307779
#define  RCC_APB1RSTR_USART2RST 3739,307874
#define  RCC_APB1RSTR_USART3RST 3740,307972
#define  RCC_APB1RSTR_I2C1RST 3741,308070
#define  RCC_APB1RSTR_I2C2RST 3742,308166
#define  RCC_APB1RSTR_CANRST 3743,308262
#define  RCC_APB1RSTR_DAC2RST 3744,308356
#define  RCC_APB1RSTR_PWRRST 3745,308452
#define  RCC_APB1RSTR_DAC1RST 3746,308546
#define  RCC_APB1RSTR_CECRST 3747,308642
#define  RCC_AHBENR_DMA1EN 3750,308820
#define  RCC_AHBENR_DMA2EN 3751,308922
#define  RCC_AHBENR_SRAMEN 3752,309024
#define  RCC_AHBENR_FLITFEN 3753,309136
#define  RCC_AHBENR_CRCEN 3754,309239
#define  RCC_AHBENR_GPIOAEN 3755,309340
#define  RCC_AHBENR_GPIOBEN 3756,309443
#define  RCC_AHBENR_GPIOCEN 3757,309546
#define  RCC_AHBENR_GPIODEN 3758,309649
#define  RCC_AHBENR_GPIOEEN 3759,309752
#define  RCC_AHBENR_GPIOFEN 3760,309855
#define  RCC_AHBENR_TSCEN 3761,309958
#define  RCC_APB2ENR_SYSCFGEN 3764,310142
#define  RCC_APB2ENR_ADC1EN 3765,310246
#define  RCC_APB2ENR_SPI1EN 3766,310348
#define  RCC_APB2ENR_USART1EN 3767,310450
#define  RCC_APB2ENR_TIM15EN 3768,310554
#define  RCC_APB2ENR_TIM16EN 3769,310657
#define  RCC_APB2ENR_TIM17EN 3770,310760
#define  RCC_APB2ENR_TIM19EN 3771,310863
#define  RCC_APB2ENR_SDADC1EN 3772,310966
#define  RCC_APB2ENR_SDADC2EN 3773,311070
#define  RCC_APB2ENR_SDADC3EN 3774,311174
#define  RCC_APB1ENR_TIM2EN 3777,311363
#define  RCC_APB1ENR_TIM3EN 3778,311468
#define  RCC_APB1ENR_TIM4EN 3779,311573
#define  RCC_APB1ENR_TIM5EN 3780,311678
#define  RCC_APB1ENR_TIM6EN 3781,311783
#define  RCC_APB1ENR_TIM7EN 3782,311888
#define  RCC_APB1ENR_TIM12EN 3783,311993
#define  RCC_APB1ENR_TIM13EN 3784,312099
#define  RCC_APB1ENR_TIM14EN 3785,312205
#define  RCC_APB1ENR_TIM18EN 3786,312311
#define  RCC_APB1ENR_WWDGEN 3787,312417
#define  RCC_APB1ENR_SPI2EN 3788,312530
#define  RCC_APB1ENR_SPI3EN 3789,312632
#define  RCC_APB1ENR_USART2EN 3790,312734
#define  RCC_APB1ENR_USART3EN 3791,312839
#define  RCC_APB1ENR_I2C1EN 3792,312944
#define  RCC_APB1ENR_I2C2EN 3793,313047
#define  RCC_APB1ENR_CANEN 3794,313150
#define  RCC_APB1ENR_DAC2EN 3795,313251
#define  RCC_APB1ENR_PWREN 3796,313354
#define  RCC_APB1ENR_DAC1EN 3797,313455
#define  RCC_APB1ENR_CECEN 3798,313558
#define  RCC_BDCR_LSE 3801,313743
#define  RCC_BDCR_LSEON 3802,313868
#define  RCC_BDCR_LSERDY 3803,313989
#define  RCC_BDCR_LSEBYP 3804,314109
#define  RCC_BDCR_LSEDRV 3806,314232
#define  RCC_BDCR_LSEDRV_0 3807,314361
#define  RCC_BDCR_LSEDRV_1 3808,314451
#define  RCC_BDCR_RTCSEL 3810,314543
#define  RCC_BDCR_RTCSEL_0 3811,314673
#define  RCC_BDCR_RTCSEL_1 3812,314763
#define  RCC_BDCR_RTCSEL_NOCLOCK 3815,314882
#define  RCC_BDCR_RTCSEL_LSE 3816,314975
#define  RCC_BDCR_RTCSEL_LSI 3817,315098
#define  RCC_BDCR_RTCSEL_HSE 3818,315221
#define  RCC_BDCR_RTCEN 3820,315360
#define  RCC_BDCR_BDRST 3821,315461
#define  RCC_CSR_LSION 3824,315659
#define  RCC_CSR_LSIRDY 3825,315780
#define  RCC_CSR_RMVF 3826,315900
#define  RCC_CSR_OBLRSTF 3827,316002
#define  RCC_CSR_PINRSTF 3828,316101
#define  RCC_CSR_PORRSTF 3829,316200
#define  RCC_CSR_SFTRSTF 3830,316303
#define  RCC_CSR_IWDGRSTF 3831,316407
#define  RCC_CSR_WWDGRSTF 3832,316523
#define  RCC_CSR_LPWRRSTF 3833,316634
#define  RCC_AHBRSTR_GPIOARST 3836,316823
#define  RCC_AHBRSTR_GPIOBRST 3837,316920
#define  RCC_AHBRSTR_GPIOCRST 3838,317017
#define  RCC_AHBRSTR_GPIODRST 3839,317114
#define  RCC_AHBRSTR_GPIOERST 3840,317211
#define  RCC_AHBRSTR_GPIOFRST 3841,317308
#define  RCC_AHBRSTR_TSCRST 3842,317405
#define  RCC_CFGR2_PREDIV 3846,317614
#define  RCC_CFGR2_PREDIV_0 3847,317715
#define  RCC_CFGR2_PREDIV_1 3848,317805
#define  RCC_CFGR2_PREDIV_2 3849,317895
#define  RCC_CFGR2_PREDIV_3 3850,317985
#define  RCC_CFGR2_PREDIV_DIV1 3852,318077
#define  RCC_CFGR2_PREDIV_DIV2 3853,318192
#define  RCC_CFGR2_PREDIV_DIV3 3854,318308
#define  RCC_CFGR2_PREDIV_DIV4 3855,318424
#define  RCC_CFGR2_PREDIV_DIV5 3856,318540
#define  RCC_CFGR2_PREDIV_DIV6 3857,318656
#define  RCC_CFGR2_PREDIV_DIV7 3858,318772
#define  RCC_CFGR2_PREDIV_DIV8 3859,318888
#define  RCC_CFGR2_PREDIV_DIV9 3860,319004
#define  RCC_CFGR2_PREDIV_DIV10 3861,319120
#define  RCC_CFGR2_PREDIV_DIV11 3862,319237
#define  RCC_CFGR2_PREDIV_DIV12 3863,319354
#define  RCC_CFGR2_PREDIV_DIV13 3864,319471
#define  RCC_CFGR2_PREDIV_DIV14 3865,319588
#define  RCC_CFGR2_PREDIV_DIV15 3866,319705
#define  RCC_CFGR2_PREDIV_DIV16 3867,319822
#define  RCC_CFGR3_USART1SW 3870,320023
#define  RCC_CFGR3_USART1SW_0 3871,320126
#define  RCC_CFGR3_USART1SW_1 3872,320216
#define  RCC_CFGR3_USART1SW_PCLK2 3874,320308
#define  RCC_CFGR3_USART1SW_SYSCLK 3875,320432
#define  RCC_CFGR3_USART1SW_LSE 3876,320561
#define  RCC_CFGR3_USART1SW_HSI 3877,320694
#define  RCC_CFGR3_USART1SW_PCLK 3879,320849
#define  RCC_CFGR3_I2CSW 3881,320922
#define  RCC_CFGR3_I2C1SW 3882,321017
#define  RCC_CFGR3_I2C2SW 3883,321113
#define  RCC_CFGR3_I2C1SW_HSI 3885,321211
#define  RCC_CFGR3_I2C1SW_SYSCLK 3886,321342
#define  RCC_CFGR3_I2C2SW_HSI 3887,321469
#define  RCC_CFGR3_I2C2SW_SYSCLK 3888,321600
#define  RCC_CFGR3_CECSW 3890,321729
#define  RCC_CFGR3_CECSW_HSI_DIV244 3892,321826
#define  RCC_CFGR3_CECSW_LSE 3893,321975
#define  RCC_CFGR3_USART2SW 3895,322111
#define  RCC_CFGR3_USART2SW_0 3896,322214
#define  RCC_CFGR3_USART2SW_1 3897,322304
#define  RCC_CFGR3_USART2SW_PCLK 3899,322396
#define  RCC_CFGR3_USART2SW_SYSCLK 3900,322520
#define  RCC_CFGR3_USART2SW_LSE 3901,322649
#define  RCC_CFGR3_USART2SW_HSI 3902,322782
#define  RCC_CFGR3_USART3SW 3904,322917
#define  RCC_CFGR3_USART3SW_0 3905,323020
#define  RCC_CFGR3_USART3SW_1 3906,323110
#define  RCC_CFGR3_USART3SW_PCLK 3908,323202
#define  RCC_CFGR3_USART3SW_SYSCLK 3909,323326
#define  RCC_CFGR3_USART3SW_LSE 3910,323455
#define  RCC_CFGR3_USART3SW_HSI 3911,323588
#define RTC_TR_PM 3919,324215
#define RTC_TR_HT 3920,324284
#define RTC_TR_HT_0 3921,324353
#define RTC_TR_HT_1 3922,324422
#define RTC_TR_HU 3923,324491
#define RTC_TR_HU_0 3924,324560
#define RTC_TR_HU_1 3925,324629
#define RTC_TR_HU_2 3926,324698
#define RTC_TR_HU_3 3927,324767
#define RTC_TR_MNT 3928,324836
#define RTC_TR_MNT_0 3929,324905
#define RTC_TR_MNT_1 3930,324974
#define RTC_TR_MNT_2 3931,325043
#define RTC_TR_MNU 3932,325112
#define RTC_TR_MNU_0 3933,325181
#define RTC_TR_MNU_1 3934,325250
#define RTC_TR_MNU_2 3935,325319
#define RTC_TR_MNU_3 3936,325388
#define RTC_TR_ST 3937,325457
#define RTC_TR_ST_0 3938,325526
#define RTC_TR_ST_1 3939,325595
#define RTC_TR_ST_2 3940,325664
#define RTC_TR_SU 3941,325733
#define RTC_TR_SU_0 3942,325802
#define RTC_TR_SU_1 3943,325871
#define RTC_TR_SU_2 3944,325940
#define RTC_TR_SU_3 3945,326009
#define RTC_DR_YT 3948,326162
#define RTC_DR_YT_0 3949,326231
#define RTC_DR_YT_1 3950,326300
#define RTC_DR_YT_2 3951,326369
#define RTC_DR_YT_3 3952,326438
#define RTC_DR_YU 3953,326507
#define RTC_DR_YU_0 3954,326576
#define RTC_DR_YU_1 3955,326645
#define RTC_DR_YU_2 3956,326714
#define RTC_DR_YU_3 3957,326783
#define RTC_DR_WDU 3958,326852
#define RTC_DR_WDU_0 3959,326921
#define RTC_DR_WDU_1 3960,326990
#define RTC_DR_WDU_2 3961,327059
#define RTC_DR_MT 3962,327128
#define RTC_DR_MU 3963,327197
#define RTC_DR_MU_0 3964,327266
#define RTC_DR_MU_1 3965,327335
#define RTC_DR_MU_2 3966,327404
#define RTC_DR_MU_3 3967,327473
#define RTC_DR_DT 3968,327542
#define RTC_DR_DT_0 3969,327611
#define RTC_DR_DT_1 3970,327680
#define RTC_DR_DU 3971,327749
#define RTC_DR_DU_0 3972,327818
#define RTC_DR_DU_1 3973,327887
#define RTC_DR_DU_2 3974,327956
#define RTC_DR_DU_3 3975,328025
#define RTC_CR_COE 3978,328178
#define RTC_CR_OSEL 3979,328247
#define RTC_CR_OSEL_0 3980,328316
#define RTC_CR_OSEL_1 3981,328385
#define RTC_CR_POL 3982,328454
#define RTC_CR_COSEL 3983,328523
#define RTC_CR_BCK 3984,328592
#define RTC_CR_SUB1H 3985,328661
#define RTC_CR_ADD1H 3986,328730
#define RTC_CR_TSIE 3987,328799
#define RTC_CR_WUTIE 3988,328868
#define RTC_CR_ALRBIE 3989,328937
#define RTC_CR_ALRAIE 3990,329006
#define RTC_CR_TSE 3991,329075
#define RTC_CR_WUTE 3992,329144
#define RTC_CR_ALRBE 3993,329213
#define RTC_CR_ALRAE 3994,329282
#define RTC_CR_FMT 3995,329351
#define RTC_CR_BYPSHAD 3996,329420
#define RTC_CR_REFCKON 3997,329489
#define RTC_CR_TSEDGE 3998,329558
#define RTC_CR_WUCKSEL 3999,329627
#define RTC_CR_WUCKSEL_0 4000,329696
#define RTC_CR_WUCKSEL_1 4001,329765
#define RTC_CR_WUCKSEL_2 4002,329834
#define RTC_ISR_RECALPF 4005,329987
#define RTC_ISR_TAMP3F 4006,330056
#define RTC_ISR_TAMP2F 4007,330125
#define RTC_ISR_TAMP1F 4008,330194
#define RTC_ISR_TSOVF 4009,330263
#define RTC_ISR_TSF 4010,330332
#define RTC_ISR_WUTF 4011,330401
#define RTC_ISR_ALRBF 4012,330470
#define RTC_ISR_ALRAF 4013,330539
#define RTC_ISR_INIT 4014,330608
#define RTC_ISR_INITF 4015,330677
#define RTC_ISR_RSF 4016,330746
#define RTC_ISR_INITS 4017,330815
#define RTC_ISR_SHPF 4018,330884
#define RTC_ISR_WUTWF 4019,330953
#define RTC_ISR_ALRBWF 4020,331022
#define RTC_ISR_ALRAWF 4021,331091
#define RTC_PRER_PREDIV_A 4024,331244
#define RTC_PRER_PREDIV_S 4025,331313
#define RTC_WUTR_WUT 4028,331466
#define RTC_ALRMAR_MSK4 4031,331619
#define RTC_ALRMAR_WDSEL 4032,331688
#define RTC_ALRMAR_DT 4033,331757
#define RTC_ALRMAR_DT_0 4034,331826
#define RTC_ALRMAR_DT_1 4035,331895
#define RTC_ALRMAR_DU 4036,331964
#define RTC_ALRMAR_DU_0 4037,332033
#define RTC_ALRMAR_DU_1 4038,332102
#define RTC_ALRMAR_DU_2 4039,332171
#define RTC_ALRMAR_DU_3 4040,332240
#define RTC_ALRMAR_MSK3 4041,332309
#define RTC_ALRMAR_PM 4042,332378
#define RTC_ALRMAR_HT 4043,332447
#define RTC_ALRMAR_HT_0 4044,332516
#define RTC_ALRMAR_HT_1 4045,332585
#define RTC_ALRMAR_HU 4046,332654
#define RTC_ALRMAR_HU_0 4047,332723
#define RTC_ALRMAR_HU_1 4048,332792
#define RTC_ALRMAR_HU_2 4049,332861
#define RTC_ALRMAR_HU_3 4050,332930
#define RTC_ALRMAR_MSK2 4051,332999
#define RTC_ALRMAR_MNT 4052,333068
#define RTC_ALRMAR_MNT_0 4053,333137
#define RTC_ALRMAR_MNT_1 4054,333206
#define RTC_ALRMAR_MNT_2 4055,333275
#define RTC_ALRMAR_MNU 4056,333344
#define RTC_ALRMAR_MNU_0 4057,333413
#define RTC_ALRMAR_MNU_1 4058,333482
#define RTC_ALRMAR_MNU_2 4059,333551
#define RTC_ALRMAR_MNU_3 4060,333620
#define RTC_ALRMAR_MSK1 4061,333689
#define RTC_ALRMAR_ST 4062,333758
#define RTC_ALRMAR_ST_0 4063,333827
#define RTC_ALRMAR_ST_1 4064,333896
#define RTC_ALRMAR_ST_2 4065,333965
#define RTC_ALRMAR_SU 4066,334034
#define RTC_ALRMAR_SU_0 4067,334103
#define RTC_ALRMAR_SU_1 4068,334172
#define RTC_ALRMAR_SU_2 4069,334241
#define RTC_ALRMAR_SU_3 4070,334310
#define RTC_ALRMBR_MSK4 4073,334463
#define RTC_ALRMBR_WDSEL 4074,334532
#define RTC_ALRMBR_DT 4075,334601
#define RTC_ALRMBR_DT_0 4076,334670
#define RTC_ALRMBR_DT_1 4077,334739
#define RTC_ALRMBR_DU 4078,334808
#define RTC_ALRMBR_DU_0 4079,334877
#define RTC_ALRMBR_DU_1 4080,334946
#define RTC_ALRMBR_DU_2 4081,335015
#define RTC_ALRMBR_DU_3 4082,335084
#define RTC_ALRMBR_MSK3 4083,335153
#define RTC_ALRMBR_PM 4084,335222
#define RTC_ALRMBR_HT 4085,335291
#define RTC_ALRMBR_HT_0 4086,335360
#define RTC_ALRMBR_HT_1 4087,335429
#define RTC_ALRMBR_HU 4088,335498
#define RTC_ALRMBR_HU_0 4089,335567
#define RTC_ALRMBR_HU_1 4090,335636
#define RTC_ALRMBR_HU_2 4091,335705
#define RTC_ALRMBR_HU_3 4092,335774
#define RTC_ALRMBR_MSK2 4093,335843
#define RTC_ALRMBR_MNT 4094,335912
#define RTC_ALRMBR_MNT_0 4095,335981
#define RTC_ALRMBR_MNT_1 4096,336050
#define RTC_ALRMBR_MNT_2 4097,336119
#define RTC_ALRMBR_MNU 4098,336188
#define RTC_ALRMBR_MNU_0 4099,336257
#define RTC_ALRMBR_MNU_1 4100,336326
#define RTC_ALRMBR_MNU_2 4101,336395
#define RTC_ALRMBR_MNU_3 4102,336464
#define RTC_ALRMBR_MSK1 4103,336533
#define RTC_ALRMBR_ST 4104,336602
#define RTC_ALRMBR_ST_0 4105,336671
#define RTC_ALRMBR_ST_1 4106,336740
#define RTC_ALRMBR_ST_2 4107,336809
#define RTC_ALRMBR_SU 4108,336878
#define RTC_ALRMBR_SU_0 4109,336947
#define RTC_ALRMBR_SU_1 4110,337016
#define RTC_ALRMBR_SU_2 4111,337085
#define RTC_ALRMBR_SU_3 4112,337154
#define RTC_WPR_KEY 4115,337307
#define RTC_SSR_SS 4118,337460
#define RTC_SHIFTR_SUBFS 4121,337613
#define RTC_SHIFTR_ADD1S 4122,337682
#define RTC_TSTR_PM 4125,337835
#define RTC_TSTR_HT 4126,337904
#define RTC_TSTR_HT_0 4127,337973
#define RTC_TSTR_HT_1 4128,338042
#define RTC_TSTR_HU 4129,338111
#define RTC_TSTR_HU_0 4130,338180
#define RTC_TSTR_HU_1 4131,338249
#define RTC_TSTR_HU_2 4132,338318
#define RTC_TSTR_HU_3 4133,338387
#define RTC_TSTR_MNT 4134,338456
#define RTC_TSTR_MNT_0 4135,338525
#define RTC_TSTR_MNT_1 4136,338594
#define RTC_TSTR_MNT_2 4137,338663
#define RTC_TSTR_MNU 4138,338732
#define RTC_TSTR_MNU_0 4139,338801
#define RTC_TSTR_MNU_1 4140,338870
#define RTC_TSTR_MNU_2 4141,338939
#define RTC_TSTR_MNU_3 4142,339008
#define RTC_TSTR_ST 4143,339077
#define RTC_TSTR_ST_0 4144,339146
#define RTC_TSTR_ST_1 4145,339215
#define RTC_TSTR_ST_2 4146,339284
#define RTC_TSTR_SU 4147,339353
#define RTC_TSTR_SU_0 4148,339422
#define RTC_TSTR_SU_1 4149,339491
#define RTC_TSTR_SU_2 4150,339560
#define RTC_TSTR_SU_3 4151,339629
#define RTC_TSDR_WDU 4154,339782
#define RTC_TSDR_WDU_0 4155,339851
#define RTC_TSDR_WDU_1 4156,339920
#define RTC_TSDR_WDU_2 4157,339989
#define RTC_TSDR_MT 4158,340058
#define RTC_TSDR_MU 4159,340127
#define RTC_TSDR_MU_0 4160,340196
#define RTC_TSDR_MU_1 4161,340265
#define RTC_TSDR_MU_2 4162,340334
#define RTC_TSDR_MU_3 4163,340403
#define RTC_TSDR_DT 4164,340472
#define RTC_TSDR_DT_0 4165,340541
#define RTC_TSDR_DT_1 4166,340610
#define RTC_TSDR_DU 4167,340679
#define RTC_TSDR_DU_0 4168,340748
#define RTC_TSDR_DU_1 4169,340817
#define RTC_TSDR_DU_2 4170,340886
#define RTC_TSDR_DU_3 4171,340955
#define RTC_TSSSR_SS 4174,341108
#define RTC_CALR_CALP 4177,341260
#define RTC_CALR_CALW8 4178,341329
#define RTC_CALR_CALW16 4179,341398
#define RTC_CALR_CALM 4180,341467
#define RTC_CALR_CALM_0 4181,341536
#define RTC_CALR_CALM_1 4182,341605
#define RTC_CALR_CALM_2 4183,341674
#define RTC_CALR_CALM_3 4184,341743
#define RTC_CALR_CALM_4 4185,341812
#define RTC_CALR_CALM_5 4186,341881
#define RTC_CALR_CALM_6 4187,341950
#define RTC_CALR_CALM_7 4188,342019
#define RTC_CALR_CALM_8 4189,342088
#define RTC_TAFCR_ALARMOUTTYPE 4192,342241
#define RTC_TAFCR_TAMPPUDIS 4193,342310
#define RTC_TAFCR_TAMPPRCH 4194,342379
#define RTC_TAFCR_TAMPPRCH_0 4195,342448
#define RTC_TAFCR_TAMPPRCH_1 4196,342517
#define RTC_TAFCR_TAMPFLT 4197,342586
#define RTC_TAFCR_TAMPFLT_0 4198,342655
#define RTC_TAFCR_TAMPFLT_1 4199,342724
#define RTC_TAFCR_TAMPFREQ 4200,342793
#define RTC_TAFCR_TAMPFREQ_0 4201,342862
#define RTC_TAFCR_TAMPFREQ_1 4202,342931
#define RTC_TAFCR_TAMPFREQ_2 4203,343000
#define RTC_TAFCR_TAMPTS 4204,343069
#define RTC_TAFCR_TAMP3TRG 4205,343138
#define RTC_TAFCR_TAMP3E 4206,343207
#define RTC_TAFCR_TAMP2TRG 4207,343276
#define RTC_TAFCR_TAMP2E 4208,343345
#define RTC_TAFCR_TAMPIE 4209,343414
#define RTC_TAFCR_TAMP1TRG 4210,343483
#define RTC_TAFCR_TAMP1E 4211,343552
#define RTC_ALRMASSR_MASKSS 4214,343705
#define RTC_ALRMASSR_MASKSS_0 4215,343774
#define RTC_ALRMASSR_MASKSS_1 4216,343843
#define RTC_ALRMASSR_MASKSS_2 4217,343912
#define RTC_ALRMASSR_MASKSS_3 4218,343981
#define RTC_ALRMASSR_SS 4219,344050
#define RTC_ALRMBSSR_MASKSS 4222,344203
#define RTC_ALRMBSSR_MASKSS_0 4223,344272
#define RTC_ALRMBSSR_MASKSS_1 4224,344341
#define RTC_ALRMBSSR_MASKSS_2 4225,344410
#define RTC_ALRMBSSR_MASKSS_3 4226,344479
#define RTC_ALRMBSSR_SS 4227,344548
#define RTC_BKP0R 4230,344701
#define RTC_BKP1R 4233,344854
#define RTC_BKP2R 4236,345007
#define RTC_BKP3R 4239,345160
#define RTC_BKP4R 4242,345313
#define RTC_BKP5R 4245,345466
#define RTC_BKP6R 4248,345619
#define RTC_BKP7R 4251,345772
#define RTC_BKP8R 4254,345925
#define RTC_BKP9R 4257,346078
#define RTC_BKP10R 4260,346231
#define RTC_BKP11R 4263,346384
#define RTC_BKP12R 4266,346537
#define RTC_BKP13R 4269,346690
#define RTC_BKP14R 4272,346843
#define RTC_BKP15R 4275,346996
#define RTC_BKP16R 4278,347149
#define RTC_BKP17R 4281,347302
#define RTC_BKP18R 4284,347455
#define RTC_BKP19R 4287,347608
#define RTC_BKP20R 4290,347761
#define RTC_BKP21R 4293,347914
#define RTC_BKP22R 4296,348067
#define RTC_BKP23R 4299,348220
#define RTC_BKP24R 4302,348373
#define RTC_BKP25R 4305,348526
#define RTC_BKP26R 4308,348679
#define RTC_BKP27R 4311,348832
#define RTC_BKP28R 4314,348985
#define RTC_BKP29R 4317,349138
#define RTC_BKP30R 4320,349291
#define RTC_BKP31R 4323,349444
#define RTC_BKP_NUMBER 4326,349597
#define  SDADC_CR1_EOCALIE 4335,350142
#define  SDADC_CR1_JEOCIE 4336,350266
#define  SDADC_CR1_JOVRIE 4337,350398
#define  SDADC_CR1_REOCIE 4338,350525
#define  SDADC_CR1_ROVRIE 4339,350656
#define  SDADC_CR1_REFV 4340,350782
#define  SDADC_CR1_REFV_0 4341,350898
#define  SDADC_CR1_REFV_1 4342,351020
#define  SDADC_CR1_SLOWCK 4343,351142
#define  SDADC_CR1_SBI 4344,351253
#define  SDADC_CR1_PDI 4345,351370
#define  SDADC_CR1_JSYNC 4346,351490
#define  SDADC_CR1_RSYNC 4347,351633
#define  SDADC_CR1_JDMAEN 4348,351773
#define  SDADC_CR1_RDMAEN 4349,351925
#define  SDADC_CR1_INIT 4350,352070
#define  SDADC_CR2_ADON 4353,352270
#define  SDADC_CR2_CALIBCNT 4354,352371
#define  SDADC_CR2_CALIBCNT_0 4355,352507
#define  SDADC_CR2_CALIBCNT_1 4356,352649
#define  SDADC_CR2_STARTCALIB 4357,352791
#define  SDADC_CR2_JCONT 4358,352897
#define  SDADC_CR2_JDS 4359,353036
#define  SDADC_CR2_JEXTSEL 4360,353160
#define  SDADC_CR2_JEXTSEL_0 4361,353308
#define  SDADC_CR2_JEXTSEL_1 4362,353462
#define  SDADC_CR2_JEXTSEL_2 4363,353616
#define  SDADC_CR2_JEXTSEL_3 4364,353770
#define  SDADC_CR2_JEXTEN 4365,353924
#define  SDADC_CR2_JEXTEN_0 4366,354079
#define  SDADC_CR2_JEXTEN_1 4367,354240
#define  SDADC_CR2_JSWSTART 4368,354401
#define  SDADC_CR2_RCH 4369,354542
#define  SDADC_CR2_RCH_0 4370,354656
#define  SDADC_CR2_RCH_1 4371,354776
#define  SDADC_CR2_RCH_2 4372,354896
#define  SDADC_CR2_RCH_3 4373,355016
#define  SDADC_CR2_RCONT 4374,355136
#define  SDADC_CR2_RSWSTART 4375,355274
#define  SDADC_CR2_FAST 4376,355416
#define  SDADC_ISR_EOCALF 4379,355619
#define  SDADC_ISR_JEOCF 4380,355731
#define  SDADC_ISR_JOVRF 4381,355851
#define  SDADC_ISR_REOCF 4382,355972
#define  SDADC_ISR_ROVRF 4383,356091
#define  SDADC_ISR_CALIBIP 4384,356211
#define  SDADC_ISR_JCIP 4385,356330
#define  SDADC_ISR_RCIP 4386,356457
#define  SDADC_ISR_STABIP 4387,356583
#define  SDADC_ISR_INITRDY 4388,356704
#define  SDADC_ISR_CLREOCALF 4391,356905
#define  SDADC_ISR_CLRJOVRF 4392,357026
#define  SDADC_ISR_CLRROVRF 4393,357156
#define  SDADC_JCHGR_JCHG 4396,357369
#define  SDADC_JCHGR_JCHG_0 4397,357489
#define  SDADC_JCHGR_JCHG_1 4398,357605
#define  SDADC_JCHGR_JCHG_2 4399,357721
#define  SDADC_JCHGR_JCHG_3 4400,357837
#define  SDADC_JCHGR_JCHG_4 4401,357953
#define  SDADC_JCHGR_JCHG_5 4402,358069
#define  SDADC_JCHGR_JCHG_6 4403,358185
#define  SDADC_JCHGR_JCHG_7 4404,358301
#define  SDADC_JCHGR_JCHG_8 4405,358417
#define  SDADC_CONF0R_OFFSET0 4408,358617
#define  SDADC_CONF0R_GAIN0 4409,358750
#define  SDADC_CONF0R_GAIN0_0 4410,358870
#define  SDADC_CONF0R_GAIN0_1 4411,358995
#define  SDADC_CONF0R_GAIN0_2 4412,359121
#define  SDADC_CONF0R_SE0 4413,359247
#define  SDADC_CONF0R_SE0_0 4414,359372
#define  SDADC_CONF0R_SE0_1 4415,359503
#define  SDADC_CONF0R_COMMON0 4416,359634
#define  SDADC_CONF0R_COMMON0_0 4417,359753
#define  SDADC_CONF0R_COMMON0_1 4418,359878
#define  SDADC_CONF1R_OFFSET1 4421,360087
#define  SDADC_CONF1R_GAIN1 4422,360220
#define  SDADC_CONF1R_GAIN1_0 4423,360340
#define  SDADC_CONF1R_GAIN1_1 4424,360466
#define  SDADC_CONF1R_GAIN1_2 4425,360592
#define  SDADC_CONF1R_SE1 4426,360718
#define  SDADC_CONF1R_SE1_0 4427,360843
#define  SDADC_CONF1R_SE1_1 4428,360974
#define  SDADC_CONF1R_COMMON1 4429,361105
#define  SDADC_CONF1R_COMMON1_0 4430,361224
#define  SDADC_CONF1R_COMMON1_1 4431,361349
#define  SDADC_CONF2R_OFFSET2 4434,361558
#define  SDADC_CONF2R_GAIN2 4435,361691
#define  SDADC_CONF2R_GAIN2_0 4436,361811
#define  SDADC_CONF2R_GAIN2_1 4437,361937
#define  SDADC_CONF2R_GAIN2_2 4438,362063
#define  SDADC_CONF2R_SE2 4439,362189
#define  SDADC_CONF2R_SE2_0 4440,362314
#define  SDADC_CONF2R_SE2_1 4441,362445
#define  SDADC_CONF2R_COMMON2 4442,362576
#define  SDADC_CONF2R_COMMON2_0 4443,362695
#define  SDADC_CONF2R_COMMON2_1 4444,362820
#define  SDADC_CONFCHR1_CONFCH0 4447,363029
#define  SDADC_CONFCHR1_CONFCH1 4448,363139
#define  SDADC_CONFCHR1_CONFCH2 4449,363249
#define  SDADC_CONFCHR1_CONFCH3 4450,363359
#define  SDADC_CONFCHR1_CONFCH4 4451,363469
#define  SDADC_CONFCHR1_CONFCH5 4452,363579
#define  SDADC_CONFCHR1_CONFCH6 4453,363689
#define  SDADC_CONFCHR1_CONFCH7 4454,363799
#define  SDADC_CONFCHR2_CONFCH8 4457,363993
#define  SDADC_JDATAR_JDATA 4460,364185
#define  SDADC_JDATAR_JDATACH 4461,364302
#define  SDADC_JDATAR_JDATACH_0 4462,364429
#define  SDADC_JDATAR_JDATACH_1 4463,364562
#define  SDADC_JDATAR_JDATACH_2 4464,364695
#define  SDADC_JDATAR_JDATACH_3 4465,364828
#define  SDADC_RDATAR_RDATA 4468,365043
#define  SDADC_JDATA12R_JDATA2 4471,365244
#define  SDADC_JDATA12R_JDATA1 4472,365375
#define  SDADC_RDATA12R_RDATA2 4475,365590
#define  SDADC_RDATA12R_RDATA1 4476,365714
#define  SDADC_JDATA13R_JDATA3 4479,365922
#define  SDADC_JDATA13R_JDATA1 4480,366053
#define  SDADC_RDATA13R_RDATA3 4483,366268
#define  SDADC_RDATA13R_RDATA1 4484,366392
#define  SPI_CR1_CPHA 4492,367010
#define  SPI_CR1_CPOL 4493,367106
#define  SPI_CR1_MSTR 4494,367205
#define  SPI_CR1_BR 4495,367306
#define  SPI_CR1_BR_0 4496,367423
#define  SPI_CR1_BR_1 4497,367513
#define  SPI_CR1_BR_2 4498,367603
#define  SPI_CR1_SPE 4499,367693
#define  SPI_CR1_LSBFIRST 4500,367788
#define  SPI_CR1_SSI 4501,367885
#define  SPI_CR1_SSM 4502,367991
#define  SPI_CR1_RXONLY 4503,368101
#define  SPI_CR1_CRCL 4504,368198
#define  SPI_CR1_CRCNEXT 4505,368293
#define  SPI_CR1_CRCEN 4506,368395
#define  SPI_CR1_BIDIOE 4507,368511
#define  SPI_CR1_BIDIMODE 4508,368631
#define  SPI_CR2_RXDMAEN 4511,368830
#define  SPI_CR2_TXDMAEN 4512,368935
#define  SPI_CR2_SSOE 4513,369040
#define  SPI_CR2_NSSP 4514,369141
#define  SPI_CR2_FRF 4515,369253
#define  SPI_CR2_ERRIE 4516,369357
#define  SPI_CR2_RXNEIE 4517,369464
#define  SPI_CR2_TXEIE 4518,369585
#define  SPI_CR2_DS 4519,369702
#define  SPI_CR2_DS_0 4520,369804
#define  SPI_CR2_DS_1 4521,369894
#define  SPI_CR2_DS_2 4522,369984
#define  SPI_CR2_DS_3 4523,370074
#define  SPI_CR2_FRXTH 4524,370164
#define  SPI_CR2_LDMARX 4525,370273
#define  SPI_CR2_LDMATX 4526,370389
#define  SPI_SR_RXNE 4529,370592
#define  SPI_SR_TXE 4530,370701
#define  SPI_SR_CHSIDE 4531,370807
#define  SPI_SR_UDR 4532,370904
#define  SPI_SR_CRCERR 4533,371002
#define  SPI_SR_MODF 4534,371101
#define  SPI_SR_OVR 4535,371196
#define  SPI_SR_BSY 4536,371293
#define  SPI_SR_FRE 4537,371387
#define  SPI_SR_FRLVL 4538,371493
#define  SPI_SR_FRLVL_0 4539,371598
#define  SPI_SR_FRLVL_1 4540,371688
#define  SPI_SR_FTLVL 4541,371778
#define  SPI_SR_FTLVL_0 4542,371886
#define  SPI_SR_FTLVL_1 4543,371976
#define  SPI_DR_DR 4546,372150
#define  SPI_CRCPR_CRCPOLY 4549,372332
#define  SPI_RXCRCR_RXCRC 4552,372524
#define  SPI_TXCRCR_TXCRC 4555,372708
#define  SPI_I2SCFGR_CHLEN 4558,372892
#define  SPI_I2SCFGR_DATLEN 4559,373025
#define  SPI_I2SCFGR_DATLEN_0 4560,373157
#define  SPI_I2SCFGR_DATLEN_1 4561,373246
#define  SPI_I2SCFGR_CKPOL 4562,373335
#define  SPI_I2SCFGR_I2SSTD 4563,373446
#define  SPI_I2SCFGR_I2SSTD_0 4564,373571
#define  SPI_I2SCFGR_I2SSTD_1 4565,373660
#define  SPI_I2SCFGR_PCMSYNC 4566,373749
#define  SPI_I2SCFGR_I2SCFG 4567,373858
#define  SPI_I2SCFGR_I2SCFG_0 4568,373983
#define  SPI_I2SCFGR_I2SCFG_1 4569,374072
#define  SPI_I2SCFGR_I2SE 4570,374161
#define  SPI_I2SCFGR_I2SMOD 4571,374255
#define  SPI_I2SPR_I2SDIV 4574,374441
#define  SPI_I2SPR_ODD 4575,374545
#define  SPI_I2SPR_MCKOE 4576,374657
#define SYSCFG_CFGR1_MEM_MODE 4584,375260
#define SYSCFG_CFGR1_MEM_MODE_0 4585,375363
#define SYSCFG_CFGR1_MEM_MODE_1 4586,375445
#define SYSCFG_CFGR1_DMA_RMP 4587,375527
#define SYSCFG_CFGR1_TIM16_DMA_RMP 4588,375618
#define SYSCFG_CFGR1_TIM17_DMA_RMP 4589,375713
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 4590,375808
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 4591,375913
#define SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP 4592,376018
#define SYSCFG_CFGR1_I2C_PB6_FMP 4593,376124
#define SYSCFG_CFGR1_I2C_PB7_FMP 4594,376223
#define SYSCFG_CFGR1_I2C_PB8_FMP 4595,376322
#define SYSCFG_CFGR1_I2C_PB9_FMP 4596,376421
#define SYSCFG_CFGR1_I2C1_FMP 4597,376520
#define SYSCFG_CFGR1_I2C2_FMP 4598,376616
#define SYSCFG_CFGR1_VBAT 4599,376712
#define SYSCFG_CFGR1_FPU_IE 4600,376804
#define SYSCFG_CFGR1_FPU_IE_0 4601,376917
#define SYSCFG_CFGR1_FPU_IE_1 4602,377032
#define SYSCFG_CFGR1_FPU_IE_2 4603,377147
#define SYSCFG_CFGR1_FPU_IE_3 4604,377262
#define SYSCFG_CFGR1_FPU_IE_4 4605,377377
#define SYSCFG_CFGR1_FPU_IE_5 4606,377492
#define SYSCFG_EXTICR1_EXTI0 4609,377691
#define SYSCFG_EXTICR1_EXTI1 4610,377784
#define SYSCFG_EXTICR1_EXTI2 4611,377877
#define SYSCFG_EXTICR1_EXTI3 4612,377970
#define SYSCFG_EXTICR1_EXTI0_PA 4617,378111
#define SYSCFG_EXTICR1_EXTI0_PB 4618,378193
#define SYSCFG_EXTICR1_EXTI0_PC 4619,378275
#define SYSCFG_EXTICR1_EXTI0_PD 4620,378357
#define SYSCFG_EXTICR1_EXTI0_PE 4621,378439
#define SYSCFG_EXTICR1_EXTI0_PF 4622,378521
#define SYSCFG_EXTICR1_EXTI1_PA 4627,378651
#define SYSCFG_EXTICR1_EXTI1_PB 4628,378733
#define SYSCFG_EXTICR1_EXTI1_PC 4629,378815
#define SYSCFG_EXTICR1_EXTI1_PD 4630,378897
#define SYSCFG_EXTICR1_EXTI1_PE 4631,378979
#define SYSCFG_EXTICR1_EXTI1_PF 4632,379061
#define SYSCFG_EXTICR1_EXTI2_PA 4637,379191
#define SYSCFG_EXTICR1_EXTI2_PB 4638,379273
#define SYSCFG_EXTICR1_EXTI2_PC 4639,379355
#define SYSCFG_EXTICR1_EXTI2_PD 4640,379437
#define SYSCFG_EXTICR1_EXTI2_PE 4641,379519
#define SYSCFG_EXTICR1_EXTI2_PF 4642,379601
#define SYSCFG_EXTICR1_EXTI3_PA 4647,379731
#define SYSCFG_EXTICR1_EXTI3_PB 4648,379813
#define SYSCFG_EXTICR1_EXTI3_PC 4649,379895
#define SYSCFG_EXTICR1_EXTI3_PD 4650,379977
#define SYSCFG_EXTICR1_EXTI3_PE 4651,380059
#define SYSCFG_EXTICR2_EXTI4 4654,380225
#define SYSCFG_EXTICR2_EXTI5 4655,380318
#define SYSCFG_EXTICR2_EXTI6 4656,380411
#define SYSCFG_EXTICR2_EXTI7 4657,380504
#define SYSCFG_EXTICR2_EXTI4_PA 4662,380645
#define SYSCFG_EXTICR2_EXTI4_PB 4663,380727
#define SYSCFG_EXTICR2_EXTI4_PC 4664,380809
#define SYSCFG_EXTICR2_EXTI4_PD 4665,380891
#define SYSCFG_EXTICR2_EXTI4_PE 4666,380973
#define SYSCFG_EXTICR2_EXTI4_PF 4667,381055
#define SYSCFG_EXTICR2_EXTI5_PA 4672,381185
#define SYSCFG_EXTICR2_EXTI5_PB 4673,381267
#define SYSCFG_EXTICR2_EXTI5_PC 4674,381349
#define SYSCFG_EXTICR2_EXTI5_PD 4675,381431
#define SYSCFG_EXTICR2_EXTI5_PE 4676,381513
#define SYSCFG_EXTICR2_EXTI6_PA 4681,381643
#define SYSCFG_EXTICR2_EXTI6_PB 4682,381725
#define SYSCFG_EXTICR2_EXTI6_PC 4683,381807
#define SYSCFG_EXTICR2_EXTI6_PD 4684,381889
#define SYSCFG_EXTICR2_EXTI6_PE 4685,381971
#define SYSCFG_EXTICR2_EXTI6_PF 4686,382053
#define SYSCFG_EXTICR2_EXTI7_PA 4691,382183
#define SYSCFG_EXTICR2_EXTI7_PB 4692,382265
#define SYSCFG_EXTICR2_EXTI7_PC 4693,382347
#define SYSCFG_EXTICR2_EXTI7_PD 4694,382429
#define SYSCFG_EXTICR2_EXTI7_PE 4695,382511
#define SYSCFG_EXTICR2_EXTI7_PF 4696,382593
#define SYSCFG_EXTICR3_EXTI8 4699,382759
#define SYSCFG_EXTICR3_EXTI9 4700,382852
#define SYSCFG_EXTICR3_EXTI10 4701,382945
#define SYSCFG_EXTICR3_EXTI11 4702,383039
#define SYSCFG_EXTICR3_EXTI8_PA 4707,383181
#define SYSCFG_EXTICR3_EXTI8_PB 4708,383263
#define SYSCFG_EXTICR3_EXTI8_PC 4709,383345
#define SYSCFG_EXTICR3_EXTI8_PD 4710,383427
#define SYSCFG_EXTICR3_EXTI8_PE 4711,383509
#define SYSCFG_EXTICR3_EXTI9_PA 4716,383639
#define SYSCFG_EXTICR3_EXTI9_PB 4717,383721
#define SYSCFG_EXTICR3_EXTI9_PC 4718,383803
#define SYSCFG_EXTICR3_EXTI9_PD 4719,383885
#define SYSCFG_EXTICR3_EXTI9_PE 4720,383967
#define SYSCFG_EXTICR3_EXTI9_PF 4721,384049
#define SYSCFG_EXTICR3_EXTI10_PA 4726,384180
#define SYSCFG_EXTICR3_EXTI10_PB 4727,384263
#define SYSCFG_EXTICR3_EXTI10_PC 4728,384346
#define SYSCFG_EXTICR3_EXTI10_PD 4729,384429
#define SYSCFG_EXTICR3_EXTI10_PE 4730,384512
#define SYSCFG_EXTICR3_EXTI10_PF 4731,384595
#define SYSCFG_EXTICR3_EXTI11_PA 4736,384727
#define SYSCFG_EXTICR3_EXTI11_PB 4737,384810
#define SYSCFG_EXTICR3_EXTI11_PC 4738,384893
#define SYSCFG_EXTICR3_EXTI11_PD 4739,384976
#define SYSCFG_EXTICR3_EXTI11_PE 4740,385059
#define SYSCFG_EXTICR4_EXTI12 4743,385228
#define SYSCFG_EXTICR4_EXTI13 4744,385322
#define SYSCFG_EXTICR4_EXTI14 4745,385416
#define SYSCFG_EXTICR4_EXTI15 4746,385510
#define SYSCFG_EXTICR4_EXTI12_PA 4751,385653
#define SYSCFG_EXTICR4_EXTI12_PC 4752,385736
#define SYSCFG_EXTICR4_EXTI12_PD 4753,385819
#define SYSCFG_EXTICR4_EXTI12_PE 4754,385902
#define SYSCFG_EXTICR4_EXTI13_PA 4759,386034
#define SYSCFG_EXTICR4_EXTI13_PC 4760,386117
#define SYSCFG_EXTICR4_EXTI13_PD 4761,386200
#define SYSCFG_EXTICR4_EXTI13_PE 4762,386283
#define SYSCFG_EXTICR4_EXTI14_PA 4767,386415
#define SYSCFG_EXTICR4_EXTI14_PB 4768,386498
#define SYSCFG_EXTICR4_EXTI14_PC 4769,386581
#define SYSCFG_EXTICR4_EXTI14_PD 4770,386664
#define SYSCFG_EXTICR4_EXTI14_PE 4771,386747
#define SYSCFG_EXTICR4_EXTI15_PA 4776,386879
#define SYSCFG_EXTICR4_EXTI15_PB 4777,386962
#define SYSCFG_EXTICR4_EXTI15_PC 4778,387045
#define SYSCFG_EXTICR4_EXTI15_PD 4779,387128
#define SYSCFG_EXTICR4_EXTI15_PE 4780,387211
#define SYSCFG_CFGR2_LOCKUP_LOCK 4783,387377
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 4784,387541
#define SYSCFG_CFGR2_SRAM_PE 4785,387692
#define  TIM_CR1_CEN 4793,388288
#define  TIM_CR1_UDIS 4794,388390
#define  TIM_CR1_URS 4795,388492
#define  TIM_CR1_OPM 4796,388601
#define  TIM_CR1_DIR 4797,388703
#define  TIM_CR1_CMS 4799,388802
#define  TIM_CR1_CMS_0 4800,388935
#define  TIM_CR1_CMS_1 4801,389028
#define  TIM_CR1_ARPE 4803,389123
#define  TIM_CR1_CKD 4805,389239
#define  TIM_CR1_CKD_0 4806,389357
#define  TIM_CR1_CKD_1 4807,389450
#define  TIM_CR2_CCPC 4810,389627
#define  TIM_CR2_CCUS 4811,389748
#define  TIM_CR2_CCDS 4812,389876
#define  TIM_CR2_MMS 4814,389995
#define  TIM_CR2_MMS_0 4815,390120
#define  TIM_CR2_MMS_1 4816,390213
#define  TIM_CR2_MMS_2 4817,390306
#define  TIM_CR2_TI1S 4819,390401
#define  TIM_CR2_OIS1 4820,390502
#define  TIM_CR2_OIS1N 4821,390622
#define  TIM_CR2_OIS2 4822,390743
#define  TIM_CR2_OIS2N 4823,390863
#define  TIM_CR2_OIS3 4824,390984
#define  TIM_CR2_OIS3N 4825,391104
#define  TIM_CR2_OIS4 4826,391225
#define  TIM_SMCR_SMS 4829,391429
#define  TIM_SMCR_SMS_0 4830,391553
#define  TIM_SMCR_SMS_1 4831,391646
#define  TIM_SMCR_SMS_2 4832,391739
#define  TIM_SMCR_OCCS 4834,391834
#define  TIM_SMCR_TS 4836,391946
#define  TIM_SMCR_TS_0 4837,392066
#define  TIM_SMCR_TS_1 4838,392159
#define  TIM_SMCR_TS_2 4839,392252
#define  TIM_SMCR_MSM 4841,392347
#define  TIM_SMCR_ETF 4843,392454
#define  TIM_SMCR_ETF_0 4844,392581
#define  TIM_SMCR_ETF_1 4845,392674
#define  TIM_SMCR_ETF_2 4846,392767
#define  TIM_SMCR_ETF_3 4847,392860
#define  TIM_SMCR_ETPS 4849,392955
#define  TIM_SMCR_ETPS_0 4850,393086
#define  TIM_SMCR_ETPS_1 4851,393179
#define  TIM_SMCR_ECE 4853,393274
#define  TIM_SMCR_ETP 4854,393383
#define  TIM_DIER_UIE 4857,393580
#define  TIM_DIER_CC1IE 4858,393691
#define  TIM_DIER_CC2IE 4859,393813
#define  TIM_DIER_CC3IE 4860,393935
#define  TIM_DIER_CC4IE 4861,394057
#define  TIM_DIER_COMIE 4862,394179
#define  TIM_DIER_TIE 4863,394287
#define  TIM_DIER_BIE 4864,394399
#define  TIM_DIER_UDE 4865,394509
#define  TIM_DIER_CC1DE 4866,394622
#define  TIM_DIER_CC2DE 4867,394746
#define  TIM_DIER_CC3DE 4868,394870
#define  TIM_DIER_CC4DE 4869,394994
#define  TIM_DIER_COMDE 4870,395118
#define  TIM_DIER_TDE 4871,395228
#define  TIM_SR_UIF 4874,395426
#define  TIM_SR_CC1IF 4875,395535
#define  TIM_SR_CC2IF 4876,395655
#define  TIM_SR_CC3IF 4877,395775
#define  TIM_SR_CC4IF 4878,395895
#define  TIM_SR_COMIF 4879,396015
#define  TIM_SR_TIF 4880,396121
#define  TIM_SR_BIF 4881,396231
#define  TIM_SR_CC1OF 4882,396339
#define  TIM_SR_CC2OF 4883,396461
#define  TIM_SR_CC3OF 4884,396583
#define  TIM_SR_CC4OF 4885,396705
#define  TIM_EGR_UG 4888,396911
#define  TIM_EGR_CC1G 4889,397019
#define  TIM_EGR_CC2G 4890,397138
#define  TIM_EGR_CC3G 4891,397257
#define  TIM_EGR_CC4G 4892,397376
#define  TIM_EGR_COMG 4893,397495
#define  TIM_EGR_TG 4894,397627
#define  TIM_EGR_BG 4895,397736
#define  TIM_CCMR1_CC1S 4898,397927
#define  TIM_CCMR1_CC1S_0 4899,398059
#define  TIM_CCMR1_CC1S_1 4900,398152
#define  TIM_CCMR1_OC1FE 4902,398247
#define  TIM_CCMR1_OC1PE 4903,398363
#define  TIM_CCMR1_OC1M 4905,398484
#define  TIM_CCMR1_OC1M_0 4906,398610
#define  TIM_CCMR1_OC1M_1 4907,398703
#define  TIM_CCMR1_OC1M_2 4908,398796
#define  TIM_CCMR1_OC1CE 4910,398891
#define  TIM_CCMR1_CC2S 4912,399009
#define  TIM_CCMR1_CC2S_0 4913,399141
#define  TIM_CCMR1_CC2S_1 4914,399234
#define  TIM_CCMR1_OC2FE 4916,399329
#define  TIM_CCMR1_OC2PE 4917,399445
#define  TIM_CCMR1_OC2M 4919,399566
#define  TIM_CCMR1_OC2M_0 4920,399692
#define  TIM_CCMR1_OC2M_1 4921,399785
#define  TIM_CCMR1_OC2M_2 4922,399878
#define  TIM_CCMR1_OC2CE 4924,399973
#define  TIM_CCMR1_IC1PSC 4928,400176
#define  TIM_CCMR1_IC1PSC_0 4929,400308
#define  TIM_CCMR1_IC1PSC_1 4930,400401
#define  TIM_CCMR1_IC1F 4932,400496
#define  TIM_CCMR1_IC1F_0 4933,400623
#define  TIM_CCMR1_IC1F_1 4934,400716
#define  TIM_CCMR1_IC1F_2 4935,400809
#define  TIM_CCMR1_IC1F_3 4936,400902
#define  TIM_CCMR1_IC2PSC 4938,400997
#define  TIM_CCMR1_IC2PSC_0 4939,401129
#define  TIM_CCMR1_IC2PSC_1 4940,401222
#define  TIM_CCMR1_IC2F 4942,401317
#define  TIM_CCMR1_IC2F_0 4943,401444
#define  TIM_CCMR1_IC2F_1 4944,401537
#define  TIM_CCMR1_IC2F_2 4945,401630
#define  TIM_CCMR1_IC2F_3 4946,401723
#define  TIM_CCMR2_CC3S 4949,401900
#define  TIM_CCMR2_CC3S_0 4950,402032
#define  TIM_CCMR2_CC3S_1 4951,402125
#define  TIM_CCMR2_OC3FE 4953,402220
#define  TIM_CCMR2_OC3PE 4954,402336
#define  TIM_CCMR2_OC3M 4956,402457
#define  TIM_CCMR2_OC3M_0 4957,402583
#define  TIM_CCMR2_OC3M_1 4958,402676
#define  TIM_CCMR2_OC3M_2 4959,402769
#define  TIM_CCMR2_OC3CE 4961,402864
#define  TIM_CCMR2_CC4S 4963,402983
#define  TIM_CCMR2_CC4S_0 4964,403115
#define  TIM_CCMR2_CC4S_1 4965,403208
#define  TIM_CCMR2_OC4FE 4967,403303
#define  TIM_CCMR2_OC4PE 4968,403419
#define  TIM_CCMR2_OC4M 4970,403540
#define  TIM_CCMR2_OC4M_0 4971,403666
#define  TIM_CCMR2_OC4M_1 4972,403759
#define  TIM_CCMR2_OC4M_2 4973,403852
#define  TIM_CCMR2_OC4CE 4975,403947
#define  TIM_CCMR2_IC3PSC 4979,404150
#define  TIM_CCMR2_IC3PSC_0 4980,404286
#define  TIM_CCMR2_IC3PSC_1 4981,404383
#define  TIM_CCMR2_IC3F 4983,404482
#define  TIM_CCMR2_IC3F_0 4984,404613
#define  TIM_CCMR2_IC3F_1 4985,404710
#define  TIM_CCMR2_IC3F_2 4986,404807
#define  TIM_CCMR2_IC3F_3 4987,404904
#define  TIM_CCMR2_IC4PSC 4989,405003
#define  TIM_CCMR2_IC4PSC_0 4990,405139
#define  TIM_CCMR2_IC4PSC_1 4991,405236
#define  TIM_CCMR2_IC4F 4993,405335
#define  TIM_CCMR2_IC4F_0 4994,405466
#define  TIM_CCMR2_IC4F_1 4995,405563
#define  TIM_CCMR2_IC4F_2 4996,405660
#define  TIM_CCMR2_IC4F_3 4997,405757
#define  TIM_CCER_CC1E 5000,405938
#define  TIM_CCER_CC1P 5001,406057
#define  TIM_CCER_CC1NE 5002,406178
#define  TIM_CCER_CC1NP 5003,406311
#define  TIM_CCER_CC2E 5004,406446
#define  TIM_CCER_CC2P 5005,406565
#define  TIM_CCER_CC2NE 5006,406686
#define  TIM_CCER_CC2NP 5007,406819
#define  TIM_CCER_CC3E 5008,406954
#define  TIM_CCER_CC3P 5009,407073
#define  TIM_CCER_CC3NE 5010,407194
#define  TIM_CCER_CC3NP 5011,407327
#define  TIM_CCER_CC4E 5012,407462
#define  TIM_CCER_CC4P 5013,407581
#define  TIM_CCER_CC4NP 5014,407702
#define  TIM_CNT_CNT 5017,407921
#define  TIM_PSC_PSC 5020,408106
#define  TIM_ARR_ARR 5023,408293
#define  TIM_RCR_REP 5026,408489
#define  TIM_CCR1_CCR1 5029,408685
#define  TIM_CCR2_CCR2 5032,408880
#define  TIM_CCR3_CCR3 5035,409075
#define  TIM_CCR4_CCR4 5038,409270
#define  TIM_BDTR_DTG 5041,409465
#define  TIM_BDTR_DTG_0 5042,409595
#define  TIM_BDTR_DTG_1 5043,409688
#define  TIM_BDTR_DTG_2 5044,409781
#define  TIM_BDTR_DTG_3 5045,409874
#define  TIM_BDTR_DTG_4 5046,409967
#define  TIM_BDTR_DTG_5 5047,410060
#define  TIM_BDTR_DTG_6 5048,410153
#define  TIM_BDTR_DTG_7 5049,410246
#define  TIM_BDTR_LOCK 5051,410341
#define  TIM_BDTR_LOCK_0 5052,410464
#define  TIM_BDTR_LOCK_1 5053,410557
#define  TIM_BDTR_OSSI 5055,410652
#define  TIM_BDTR_OSSR 5056,410773
#define  TIM_BDTR_BKE 5057,410893
#define  TIM_BDTR_BKP 5058,411004
#define  TIM_BDTR_AOE 5059,411117
#define  TIM_BDTR_MOE 5060,411228
#define  TIM_DCR_DBA 5063,411418
#define  TIM_DCR_DBA_0 5064,411538
#define  TIM_DCR_DBA_1 5065,411631
#define  TIM_DCR_DBA_2 5066,411724
#define  TIM_DCR_DBA_3 5067,411817
#define  TIM_DCR_DBA_4 5068,411910
#define  TIM_DCR_DBL 5070,412005
#define  TIM_DCR_DBL_0 5071,412125
#define  TIM_DCR_DBL_1 5072,412218
#define  TIM_DCR_DBL_2 5073,412311
#define  TIM_DCR_DBL_3 5074,412404
#define  TIM_DCR_DBL_4 5075,412497
#define  TIM_DMAR_DMAB 5078,412674
#define TIM14_OR_TI1_RMP 5081,412879
#define TIM14_OR_TI1_RMP_0 5082,413006
#define TIM14_OR_TI1_RMP_1 5083,413099
#define TIM2_OR_ITR1_RMP 5086,413277
#define TIM2_OR_ITR1_RMP_0 5087,413404
#define TIM2_OR_ITR1_RMP_1 5088,413497
#define  TSC_CR_TSCE 5096,414084
#define  TSC_CR_START 5097,414203
#define  TSC_CR_AM 5098,414308
#define  TSC_CR_SYNCPOL 5099,414412
#define  TSC_CR_IODEF 5100,414528
#define  TSC_CR_MCV 5102,414633
#define  TSC_CR_MCV_0 5103,414752
#define  TSC_CR_MCV_1 5104,414845
#define  TSC_CR_MCV_2 5105,414938
#define  TSC_CR_PGPSC 5107,415033
#define  TSC_CR_PGPSC_0 5108,415164
#define  TSC_CR_PGPSC_1 5109,415257
#define  TSC_CR_PGPSC_2 5110,415350
#define  TSC_CR_SSPSC 5112,415445
#define  TSC_CR_SSE 5113,415558
#define  TSC_CR_SSD 5115,415670
#define  TSC_CR_SSD_0 5116,415799
#define  TSC_CR_SSD_1 5117,415892
#define  TSC_CR_SSD_2 5118,415985
#define  TSC_CR_SSD_3 5119,416078
#define  TSC_CR_SSD_4 5120,416171
#define  TSC_CR_SSD_5 5121,416264
#define  TSC_CR_SSD_6 5122,416357
#define  TSC_CR_CTPL 5124,416452
#define  TSC_CR_CTPL_0 5125,416582
#define  TSC_CR_CTPL_1 5126,416675
#define  TSC_CR_CTPL_2 5127,416768
#define  TSC_CR_CTPL_3 5128,416861
#define  TSC_CR_CTPH 5130,416956
#define  TSC_CR_CTPH_0 5131,417087
#define  TSC_CR_CTPH_1 5132,417180
#define  TSC_CR_CTPH_2 5133,417273
#define  TSC_CR_CTPH_3 5134,417366
#define  TSC_IER_EOAIE 5137,417543
#define  TSC_IER_MCEIE 5138,417666
#define  TSC_ICR_EOAIC 5141,417870
#define  TSC_ICR_MCEIC 5142,417992
#define  TSC_ISR_EOAF 5145,418195
#define  TSC_ISR_MCEF 5146,418306
#define  TSC_IOHCR_G1_IO1 5149,418498
#define  TSC_IOHCR_G1_IO2 5150,418628
#define  TSC_IOHCR_G1_IO3 5151,418758
#define  TSC_IOHCR_G1_IO4 5152,418888
#define  TSC_IOHCR_G2_IO1 5153,419018
#define  TSC_IOHCR_G2_IO2 5154,419148
#define  TSC_IOHCR_G2_IO3 5155,419278
#define  TSC_IOHCR_G2_IO4 5156,419408
#define  TSC_IOHCR_G3_IO1 5157,419538
#define  TSC_IOHCR_G3_IO2 5158,419668
#define  TSC_IOHCR_G3_IO3 5159,419798
#define  TSC_IOHCR_G3_IO4 5160,419928
#define  TSC_IOHCR_G4_IO1 5161,420058
#define  TSC_IOHCR_G4_IO2 5162,420188
#define  TSC_IOHCR_G4_IO3 5163,420318
#define  TSC_IOHCR_G4_IO4 5164,420448
#define  TSC_IOHCR_G5_IO1 5165,420578
#define  TSC_IOHCR_G5_IO2 5166,420708
#define  TSC_IOHCR_G5_IO3 5167,420838
#define  TSC_IOHCR_G5_IO4 5168,420968
#define  TSC_IOHCR_G6_IO1 5169,421098
#define  TSC_IOHCR_G6_IO2 5170,421228
#define  TSC_IOHCR_G6_IO3 5171,421358
#define  TSC_IOHCR_G6_IO4 5172,421488
#define  TSC_IOHCR_G7_IO1 5173,421618
#define  TSC_IOHCR_G7_IO2 5174,421748
#define  TSC_IOHCR_G7_IO3 5175,421878
#define  TSC_IOHCR_G7_IO4 5176,422008
#define  TSC_IOHCR_G8_IO1 5177,422138
#define  TSC_IOHCR_G8_IO2 5178,422268
#define  TSC_IOHCR_G8_IO3 5179,422398
#define  TSC_IOHCR_G8_IO4 5180,422528
#define  TSC_IOASCR_G1_IO1 5183,422742
#define  TSC_IOASCR_G1_IO2 5184,422861
#define  TSC_IOASCR_G1_IO3 5185,422980
#define  TSC_IOASCR_G1_IO4 5186,423099
#define  TSC_IOASCR_G2_IO1 5187,423218
#define  TSC_IOASCR_G2_IO2 5188,423337
#define  TSC_IOASCR_G2_IO3 5189,423456
#define  TSC_IOASCR_G2_IO4 5190,423575
#define  TSC_IOASCR_G3_IO1 5191,423694
#define  TSC_IOASCR_G3_IO2 5192,423813
#define  TSC_IOASCR_G3_IO3 5193,423932
#define  TSC_IOASCR_G3_IO4 5194,424051
#define  TSC_IOASCR_G4_IO1 5195,424170
#define  TSC_IOASCR_G4_IO2 5196,424289
#define  TSC_IOASCR_G4_IO3 5197,424408
#define  TSC_IOASCR_G4_IO4 5198,424527
#define  TSC_IOASCR_G5_IO1 5199,424646
#define  TSC_IOASCR_G5_IO2 5200,424765
#define  TSC_IOASCR_G5_IO3 5201,424884
#define  TSC_IOASCR_G5_IO4 5202,425003
#define  TSC_IOASCR_G6_IO1 5203,425122
#define  TSC_IOASCR_G6_IO2 5204,425241
#define  TSC_IOASCR_G6_IO3 5205,425360
#define  TSC_IOASCR_G6_IO4 5206,425479
#define  TSC_IOASCR_G7_IO1 5207,425598
#define  TSC_IOASCR_G7_IO2 5208,425717
#define  TSC_IOASCR_G7_IO3 5209,425836
#define  TSC_IOASCR_G7_IO4 5210,425955
#define  TSC_IOASCR_G8_IO1 5211,426074
#define  TSC_IOASCR_G8_IO2 5212,426193
#define  TSC_IOASCR_G8_IO3 5213,426312
#define  TSC_IOASCR_G8_IO4 5214,426431
#define  TSC_IOSCR_G1_IO1 5217,426634
#define  TSC_IOSCR_G1_IO2 5218,426746
#define  TSC_IOSCR_G1_IO3 5219,426858
#define  TSC_IOSCR_G1_IO4 5220,426970
#define  TSC_IOSCR_G2_IO1 5221,427082
#define  TSC_IOSCR_G2_IO2 5222,427194
#define  TSC_IOSCR_G2_IO3 5223,427306
#define  TSC_IOSCR_G2_IO4 5224,427418
#define  TSC_IOSCR_G3_IO1 5225,427530
#define  TSC_IOSCR_G3_IO2 5226,427642
#define  TSC_IOSCR_G3_IO3 5227,427754
#define  TSC_IOSCR_G3_IO4 5228,427866
#define  TSC_IOSCR_G4_IO1 5229,427978
#define  TSC_IOSCR_G4_IO2 5230,428090
#define  TSC_IOSCR_G4_IO3 5231,428202
#define  TSC_IOSCR_G4_IO4 5232,428314
#define  TSC_IOSCR_G5_IO1 5233,428426
#define  TSC_IOSCR_G5_IO2 5234,428538
#define  TSC_IOSCR_G5_IO3 5235,428650
#define  TSC_IOSCR_G5_IO4 5236,428762
#define  TSC_IOSCR_G6_IO1 5237,428874
#define  TSC_IOSCR_G6_IO2 5238,428986
#define  TSC_IOSCR_G6_IO3 5239,429098
#define  TSC_IOSCR_G6_IO4 5240,429210
#define  TSC_IOSCR_G7_IO1 5241,429322
#define  TSC_IOSCR_G7_IO2 5242,429434
#define  TSC_IOSCR_G7_IO3 5243,429546
#define  TSC_IOSCR_G7_IO4 5244,429658
#define  TSC_IOSCR_G8_IO1 5245,429770
#define  TSC_IOSCR_G8_IO2 5246,429882
#define  TSC_IOSCR_G8_IO3 5247,429994
#define  TSC_IOSCR_G8_IO4 5248,430106
#define  TSC_IOCCR_G1_IO1 5251,430302
#define  TSC_IOCCR_G1_IO2 5252,430413
#define  TSC_IOCCR_G1_IO3 5253,430524
#define  TSC_IOCCR_G1_IO4 5254,430635
#define  TSC_IOCCR_G2_IO1 5255,430746
#define  TSC_IOCCR_G2_IO2 5256,430857
#define  TSC_IOCCR_G2_IO3 5257,430968
#define  TSC_IOCCR_G2_IO4 5258,431079
#define  TSC_IOCCR_G3_IO1 5259,431190
#define  TSC_IOCCR_G3_IO2 5260,431301
#define  TSC_IOCCR_G3_IO3 5261,431412
#define  TSC_IOCCR_G3_IO4 5262,431523
#define  TSC_IOCCR_G4_IO1 5263,431634
#define  TSC_IOCCR_G4_IO2 5264,431745
#define  TSC_IOCCR_G4_IO3 5265,431856
#define  TSC_IOCCR_G4_IO4 5266,431967
#define  TSC_IOCCR_G5_IO1 5267,432078
#define  TSC_IOCCR_G5_IO2 5268,432189
#define  TSC_IOCCR_G5_IO3 5269,432300
#define  TSC_IOCCR_G5_IO4 5270,432411
#define  TSC_IOCCR_G6_IO1 5271,432522
#define  TSC_IOCCR_G6_IO2 5272,432633
#define  TSC_IOCCR_G6_IO3 5273,432744
#define  TSC_IOCCR_G6_IO4 5274,432855
#define  TSC_IOCCR_G7_IO1 5275,432966
#define  TSC_IOCCR_G7_IO2 5276,433077
#define  TSC_IOCCR_G7_IO3 5277,433188
#define  TSC_IOCCR_G7_IO4 5278,433299
#define  TSC_IOCCR_G8_IO1 5279,433410
#define  TSC_IOCCR_G8_IO2 5280,433521
#define  TSC_IOCCR_G8_IO3 5281,433632
#define  TSC_IOCCR_G8_IO4 5282,433743
#define  TSC_IOGCSR_G1E 5285,433938
#define  TSC_IOGCSR_G2E 5286,434049
#define  TSC_IOGCSR_G3E 5287,434160
#define  TSC_IOGCSR_G4E 5288,434271
#define  TSC_IOGCSR_G5E 5289,434382
#define  TSC_IOGCSR_G6E 5290,434493
#define  TSC_IOGCSR_G7E 5291,434604
#define  TSC_IOGCSR_G8E 5292,434715
#define  TSC_IOGCSR_G1S 5293,434826
#define  TSC_IOGCSR_G2S 5294,434937
#define  TSC_IOGCSR_G3S 5295,435048
#define  TSC_IOGCSR_G4S 5296,435159
#define  TSC_IOGCSR_G5S 5297,435270
#define  TSC_IOGCSR_G6S 5298,435381
#define  TSC_IOGCSR_G7S 5299,435492
#define  TSC_IOGCSR_G8S 5300,435603
#define  TSC_IOGXCR_CNT 5303,435798
#define  USART_CR1_UE 5311,436410
#define  USART_CR1_UESM 5312,436511
#define  USART_CR1_RE 5313,436625
#define  USART_CR1_TE 5314,436729
#define  USART_CR1_IDLEIE 5315,436836
#define  USART_CR1_RXNEIE 5316,436946
#define  USART_CR1_TCIE 5317,437056
#define  USART_CR1_TXEIE 5318,437183
#define  USART_CR1_PEIE 5319,437292
#define  USART_CR1_PS 5320,437400
#define  USART_CR1_PCE 5321,437505
#define  USART_CR1_WAKE 5322,437615
#define  USART_CR1_M 5323,437726
#define  USART_CR1_M0 5324,437826
#define  USART_CR1_MME 5325,437936
#define  USART_CR1_CMIE 5326,438041
#define  USART_CR1_OVER8 5327,438162
#define  USART_CR1_DEDT 5328,438287
#define  USART_CR1_DEDT_0 5329,438423
#define  USART_CR1_DEDT_1 5330,438517
#define  USART_CR1_DEDT_2 5331,438611
#define  USART_CR1_DEDT_3 5332,438705
#define  USART_CR1_DEDT_4 5333,438799
#define  USART_CR1_DEAT 5334,438893
#define  USART_CR1_DEAT_0 5335,439027
#define  USART_CR1_DEAT_1 5336,439121
#define  USART_CR1_DEAT_2 5337,439215
#define  USART_CR1_DEAT_3 5338,439309
#define  USART_CR1_DEAT_4 5339,439403
#define  USART_CR1_RTOIE 5340,439497
#define  USART_CR1_EOBIE 5341,439619
#define  USART_CR2_ADDM7 5344,439821
#define  USART_CR2_LBDL 5345,439942
#define  USART_CR2_LBDIE 5346,440057
#define  USART_CR2_LBCL 5347,440182
#define  USART_CR2_CPHA 5348,440291
#define  USART_CR2_CPOL 5349,440391
#define  USART_CR2_CLKEN 5350,440494
#define  USART_CR2_STOP 5351,440595
#define  USART_CR2_STOP_0 5352,440710
#define  USART_CR2_STOP_1 5353,440804
#define  USART_CR2_LINEN 5354,440898
#define  USART_CR2_SWAP 5355,441002
#define  USART_CR2_RXINV 5356,441106
#define  USART_CR2_TXINV 5357,441224
#define  USART_CR2_DATAINV 5358,441342
#define  USART_CR2_MSBFIRST 5359,441452
#define  USART_CR2_ABREN 5360,441567
#define  USART_CR2_ABRMODE 5361,441676
#define  USART_CR2_ABRMODE_0 5362,441803
#define  USART_CR2_ABRMODE_1 5363,441897
#define  USART_CR2_RTOEN 5364,441991
#define  USART_CR2_ADD 5365,442104
#define  USART_CR3_EIE 5368,442302
#define  USART_CR3_IREN 5369,442413
#define  USART_CR3_IRLP 5370,442518
#define  USART_CR3_HDSEL 5371,442621
#define  USART_CR3_NACK 5372,442731
#define  USART_CR3_SCEN 5373,442841
#define  USART_CR3_DMAR 5374,442951
#define  USART_CR3_DMAT 5375,443059
#define  USART_CR3_RTSE 5376,443170
#define  USART_CR3_CTSE 5377,443269
#define  USART_CR3_CTSIE 5378,443368
#define  USART_CR3_ONEBIT 5379,443477
#define  USART_CR3_OVRDIS 5380,443594
#define  USART_CR3_DDRE 5381,443698
#define  USART_CR3_DEM 5382,443817
#define  USART_CR3_DEP 5383,443924
#define  USART_CR3_SCARCNT 5384,444045
#define  USART_CR3_SCARCNT_0 5385,444180
#define  USART_CR3_SCARCNT_1 5386,444274
#define  USART_CR3_SCARCNT_2 5387,444368
#define  USART_CR3_WUS 5388,444462
#define  USART_CR3_WUS_0 5389,444599
#define  USART_CR3_WUS_1 5390,444693
#define  USART_CR3_WUFIE 5391,444787
#define  USART_BRR_DIV_FRACTION 5394,444984
#define  USART_BRR_DIV_MANTISSA 5395,445093
#define  USART_GTPR_PSC 5398,445286
#define  USART_GTPR_GT 5399,445406
#define  USART_RTOR_RTO 5403,445612
#define  USART_RTOR_BLEN 5404,445724
#define  USART_RQR_ABRRQ 5407,445909
#define  USART_RQR_SBKRQ 5408,446020
#define  USART_RQR_MMRQ 5409,446127
#define  USART_RQR_RXFRQ 5410,446233
#define  USART_RQR_TXFRQ 5411,446348
#define  USART_ISR_PE 5414,446548
#define  USART_ISR_FE 5415,446649
#define  USART_ISR_NE 5416,446751
#define  USART_ISR_ORE 5417,446859
#define  USART_ISR_IDLE 5418,446961
#define  USART_ISR_RXNE 5419,447068
#define  USART_ISR_TC 5420,447185
#define  USART_ISR_TXE 5421,447295
#define  USART_ISR_LBDF 5422,447412
#define  USART_ISR_CTSIF 5423,447525
#define  USART_ISR_CTS 5424,447632
#define  USART_ISR_RTOF 5425,447729
#define  USART_ISR_EOBF 5426,447835
#define  USART_ISR_ABRE 5427,447941
#define  USART_ISR_ABRF 5428,448050
#define  USART_ISR_BUSY 5429,448158
#define  USART_ISR_CMF 5430,448256
#define  USART_ISR_SBKF 5431,448365
#define  USART_ISR_RWU 5432,448469
#define  USART_ISR_WUF 5433,448593
#define  USART_ISR_TEACK 5434,448709
#define  USART_ISR_REACK 5435,448830
#define  USART_ICR_PECF 5438,449034
#define  USART_ICR_FECF 5439,449146
#define  USART_ICR_NCF 5440,449259
#define  USART_ICR_ORECF 5441,449373
#define  USART_ICR_IDLECF 5442,449486
#define  USART_ICR_TCCF 5443,449604
#define  USART_ICR_LBDCF 5444,449725
#define  USART_ICR_CTSCF 5445,449844
#define  USART_ICR_RTOCF 5446,449957
#define  USART_ICR_EOBCF 5447,450074
#define  USART_ICR_CMCF 5448,450186
#define  USART_ICR_WUCF 5449,450301
#define  USART_RDR_RDR 5452,450507
#define  USART_TDR_TDR 5455,450714
#define  WWDG_CR_T 5463,451332
#define  WWDG_CR_T0 5464,451456
#define  WWDG_CR_T1 5465,451545
#define  WWDG_CR_T2 5466,451634
#define  WWDG_CR_T3 5467,451723
#define  WWDG_CR_T4 5468,451812
#define  WWDG_CR_T5 5469,451901
#define  WWDG_CR_T6 5470,451990
#define  WWDG_CR_WDGA 5472,452081
#define  WWDG_CFR_W 5475,452263
#define  WWDG_CFR_W0 5476,452379
#define  WWDG_CFR_W1 5477,452468
#define  WWDG_CFR_W2 5478,452557
#define  WWDG_CFR_W3 5479,452646
#define  WWDG_CFR_W4 5480,452735
#define  WWDG_CFR_W5 5481,452824
#define  WWDG_CFR_W6 5482,452913
#define  WWDG_CFR_WDGTB 5484,453004
#define  WWDG_CFR_WDGTB0 5485,453116
#define  WWDG_CFR_WDGTB1 5486,453205
#define  WWDG_CFR_EWI 5488,453296
#define  WWDG_SR_EWIF 5491,453486
#define IS_ADC_ALL_INSTANCE(5506,453773
#define IS_CAN_ALL_INSTANCE(5509,453917
#define IS_CEC_ALL_INSTANCE(5512,454060
#define IS_COMP_ALL_INSTANCE(5515,454203
#define IS_COMP_DAC1SWITCH_INSTANCE(5519,454419
#define IS_COMP_WINDOWMODE_INSTANCE(5522,454572
#define IS_CRC_ALL_INSTANCE(5525,454725
#define IS_DAC_ALL_INSTANCE(5528,454868
#define IS_DAC_CHANNEL_INSTANCE(5531,454998
#define IS_DMA_ALL_INSTANCE(5540,455428
#define IS_GPIO_ALL_INSTANCE(5554,456408
#define IS_GPIO_AF_INSTANCE(5561,456820
#define IS_GPIO_LOCK_INSTANCE(5568,457232
#define IS_I2C_ALL_INSTANCE(5573,457519
#define IS_I2S_ALL_INSTANCE(5577,457731
#define IS_IWDG_ALL_INSTANCE(5582,458009
#define IS_RTC_ALL_INSTANCE(5585,458155
#define IS_SDADC_ALL_INSTANCE(5588,458299
#define IS_SMBUS_ALL_INSTANCE(5593,458589
#define IS_SPI_ALL_INSTANCE(5597,458805
#define IS_TIM_INSTANCE(5602,459083
#define IS_TIM_CC1_INSTANCE(5619,459659
#define IS_TIM_CC2_INSTANCE(5633,460140
#define IS_TIM_CC3_INSTANCE(5643,460489
#define IS_TIM_CC4_INSTANCE(5651,460772
#define IS_TIM_CLOCK_SELECT_INSTANCE(5661,461143
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(5671,461507
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(5679,461807
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(5687,462112
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(5697,462478
#define IS_TIM_OCXREF_CLEAR_INSTANCE(5707,462840
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(5715,463132
#define IS_TIM_HALL_INTERFACE_INSTANCE(5723,463429
#define IS_TIM_XOR_INSTANCE(5726,463567
#define IS_TIM_MASTER_INSTANCE(5734,463850
#define IS_TIM_SLAVE_INSTANCE(5746,464268
#define IS_TIM_32B_COUNTER_INSTANCE(5756,464619
#define IS_TIM_DMABURST_INSTANCE(5761,464810
#define IS_TIM_BREAK_INSTANCE(5772,465197
#define IS_TIM_CCX_INSTANCE(5778,465428
#define IS_TIM_CCXN_INSTANCE(5830,468001
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(5841,468530
#define IS_TIM_REPETITION_COUNTER_INSTANCE(5849,468829
#define IS_TIM_CLOCK_DIVISION_INSTANCE(5855,469061
#define IS_TIM_BKIN2_INSTANCE(5869,469553
#define IS_TIM_TRGO2_INSTANCE(5872,469682
#define IS_TIM_DMA_INSTANCE(5875,469811
#define IS_TIM_DMA_CC_INSTANCE(5889,470302
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(5903,470786
#define IS_TIM_REMAP_INSTANCE(5906,470927
#define IS_TSC_ALL_INSTANCE(5911,471113
#define IS_USART_INSTANCE(5914,471256
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(5919,471534
#define IS_UART_INSTANCE(5924,471881
#define IS_UART_HALFDUPLEX_INSTANCE(5929,472199
#define IS_UART_LIN_INSTANCE(5934,472542
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(5939,472882
#define IS_UART_HWFLOW_INSTANCE(5944,473211
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(5949,473507
#define IS_UART_DRIVER_ENABLE_INSTANCE(5954,473851
#define IS_SMARTCARD_INSTANCE(5959,474168
#define IS_IRDA_INSTANCE(5964,474458
#define IS_UART_DMA_INSTANCE(5969,474743
#define IS_WWDG_ALL_INSTANCE(5972,474871
#define ADC1_2_IRQn 5988,475561
#define USB_LP_CAN_RX0_IRQn 5989,475604
#define USB_HP_CAN_TX_IRQn 5990,475650
#define USBWakeUp_IRQn 5991,475695
#define COMP1_2_IRQn 5992,475737
#define COMP1_2_3_IRQn 5993,475780
#define COMP2_IRQn 5994,475823
#define ADC4_IRQn 5995,475866
#define TIM8_BRK_IRQn 5996,475911
#define TIM8_UP_IRQn 5997,475955
#define TIM8_TRG_COM_IRQn 5998,475999
#define TIM1_BRK_TIM15_IRQn 5999,476043
#define TIM1_UP_TIM16_IRQn 6000,476087
#define TIM1_TRG_COM_TIM17_IRQn 6001,476131
#define TIM1_CC_IRQn 6002,476175
#define TIM20_UP_IRQn 6003,476224
#define TIM6_DAC_IRQn 6004,476268
#define TIM7_DAC2_IRQn 6005,476316
#define ADC1_2_IRQHandler 6009,476395
#define USB_LP_CAN_RX0_IRQHandler 6010,476450
#define USB_HP_CAN_TX_IRQHandler 6011,476508
#define USBWakeUp_IRQHandler 6012,476565
#define COMP1_2_IRQHandler 6013,476619
#define COMP1_2_3_IRQHandler 6014,476674
#define COMP2_IRQHandler 6015,476729
#define ADC4_IRQHandler 6016,476784
#define TIM8_BRK_IRQHandler 6017,476841
#define TIM8_UP_IRQHandler 6018,476897
#define TIM8_TRG_COM_IRQHandler 6019,476953
#define TIM1_BRK_TIM15_IRQHandler 6020,477009
#define TIM1_UP_TIM16_IRQHandler 6021,477065
#define TIM1_TRG_COM_TIM17_IRQHandler 6022,477121
#define TIM1_CC_IRQHandler 6023,477177
#define TIM20_UP_IRQHandler 6024,477238
#define TIM6_DAC_IRQHandler 6025,477294
#define TIM7_DAC2_IRQHandler 6026,477354

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f303xe.h,234442
#define __STM32F303xE_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  PVD_IRQn 97,4732
  TAMP_STAMP_IRQn 98,4847
  RTC_WKUP_IRQn 99,4962
  FLASH_IRQn 100,5077
  RCC_IRQn 101,5192
  EXTI0_IRQn 102,5307
  EXTI1_IRQn 103,5422
  EXTI2_TSC_IRQn 104,5537
  EXTI3_IRQn 105,5652
  EXTI4_IRQn 106,5767
  DMA1_Channel1_IRQn 107,5882
  DMA1_Channel2_IRQn 108,5997
  DMA1_Channel3_IRQn 109,6112
  DMA1_Channel4_IRQn 110,6227
  DMA1_Channel5_IRQn 111,6342
  DMA1_Channel6_IRQn 112,6457
  DMA1_Channel7_IRQn 113,6572
  ADC1_2_IRQn 114,6687
  USB_HP_CAN_TX_IRQn 115,6802
  USB_LP_CAN_RX0_IRQn 116,6917
  CAN_RX1_IRQn 117,7032
  CAN_SCE_IRQn 118,7147
  EXTI9_5_IRQn 119,7262
  TIM1_BRK_TIM15_IRQn 120,7377
  TIM1_UP_TIM16_IRQn 121,7492
  TIM1_TRG_COM_TIM17_IRQn 122,7607
  TIM1_CC_IRQn 123,7722
  TIM2_IRQn 124,7837
  TIM3_IRQn 125,7952
  TIM4_IRQn 126,8067
  I2C1_EV_IRQn 127,8182
  I2C1_ER_IRQn 128,8297
  I2C2_EV_IRQn 129,8412
  I2C2_ER_IRQn 130,8527
  SPI1_IRQn 131,8642
  SPI2_IRQn 132,8757
  USART1_IRQn 133,8872
  USART2_IRQn 134,8987
  USART3_IRQn 135,9102
  EXTI15_10_IRQn 136,9217
  RTC_Alarm_IRQn 137,9332
  USBWakeUp_IRQn 138,9448
  TIM8_BRK_IRQn 139,9563
  TIM8_UP_IRQn 140,9678
  TIM8_TRG_COM_IRQn 141,9793
  TIM8_CC_IRQn 142,9908
  ADC3_IRQn 143,10023
  FMC_IRQn 144,10138
  SPI3_IRQn 145,10253
  UART4_IRQn 146,10368
  UART5_IRQn 147,10483
  TIM6_DAC_IRQn 148,10598
  TIM7_IRQn 149,10704
  DMA2_Channel1_IRQn 150,10819
  DMA2_Channel2_IRQn 151,10934
  DMA2_Channel3_IRQn 152,11049
  DMA2_Channel4_IRQn 153,11164
  DMA2_Channel5_IRQn 154,11279
  ADC4_IRQn 155,11394
  COMP1_2_3_IRQn 156,11509
  COMP4_5_6_IRQn 157,11624
  COMP7_IRQn 158,11739
  I2C3_EV_IRQn 159,11854
  I2C3_ER_IRQn 160,11969
  USB_HP_IRQn 161,12084
  USB_LP_IRQn 162,12199
  USBWakeUp_RMP_IRQn 163,12314
  TIM20_BRK_IRQn 164,12429
  TIM20_UP_IRQn 165,12545
  TIM20_TRG_COM_IRQn 166,12661
  TIM20_CC_IRQn 167,12777
  FPU_IRQn 168,12893
  SPI4_IRQn 169,13009
} IRQn_Type;170,13127
  __IO uint32_t ISR;190,13469
  __IO uint32_t IER;191,13584
  __IO uint32_t CR;192,13699
  __IO uint32_t CFGR;193,13814
  uint32_t      RESERVED0;194,13929
  __IO uint32_t SMPR1;195,14044
  __IO uint32_t SMPR2;196,14159
  uint32_t      RESERVED1;197,14274
  __IO uint32_t TR1;198,14389
  __IO uint32_t TR2;199,14504
  __IO uint32_t TR3;200,14619
  uint32_t      RESERVED2;201,14734
  __IO uint32_t SQR1;202,14849
  __IO uint32_t SQR2;203,14964
  __IO uint32_t SQR3;204,15079
  __IO uint32_t SQR4;205,15194
  __IO uint32_t DR;206,15309
  uint32_t      RESERVED3;207,15424
  uint32_t      RESERVED4;208,15539
  __IO uint32_t JSQR;209,15654
  uint32_t      RESERVED5[RESERVED5210,15769
  __IO uint32_t OFR1;211,15884
  __IO uint32_t OFR2;212,15999
  __IO uint32_t OFR3;213,16114
  __IO uint32_t OFR4;214,16229
  uint32_t      RESERVED6[RESERVED6215,16344
  __IO uint32_t JDR1;216,16459
  __IO uint32_t JDR2;217,16574
  __IO uint32_t JDR3;218,16689
  __IO uint32_t JDR4;219,16804
  uint32_t      RESERVED7[RESERVED7220,16919
  __IO uint32_t AWD2CR;221,17034
  __IO uint32_t AWD3CR;222,17149
  uint32_t      RESERVED8;223,17264
  uint32_t      RESERVED9;224,17379
  __IO uint32_t DIFSEL;225,17494
  __IO uint32_t CALFACT;226,17609
} ADC_TypeDef;228,17726
  __IO uint32_t CSR;232,17763
  uint32_t      RESERVED;233,17893
  __IO uint32_t CCR;234,18023
  __IO uint32_t CDR;235,18153
} ADC_Common_TypeDef;237,18363
  __IO uint32_t TIR;244,18464
  __IO uint32_t TDTR;245,18530
  __IO uint32_t TDLR;246,18617
  __IO uint32_t TDHR;247,18678
} CAN_TxMailBox_TypeDef;248,18740
  __IO uint32_t RIR;255,18846
  __IO uint32_t RDTR;256,18922
  __IO uint32_t RDLR;257,19022
  __IO uint32_t RDHR;258,19096
} CAN_FIFOMailBox_TypeDef;259,19171
  __IO uint32_t FR1;266,19282
  __IO uint32_t FR2;267,19339
} CAN_FilterRegister_TypeDef;268,19396
  __IO uint32_t              MCR;275,19495
  __IO uint32_t              MSR;276,19621
  __IO uint32_t              TSR;277,19747
  __IO uint32_t              RF0R;278,19873
  __IO uint32_t              RF1R;279,19999
  __IO uint32_t              IER;280,20125
  __IO uint32_t              ESR;281,20251
  __IO uint32_t              BTR;282,20377
  uint32_t                   RESERVED0[RESERVED0283,20503
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox284,20629
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox285,20755
  uint32_t                   RESERVED1[RESERVED1286,20881
  __IO uint32_t              FMR;287,21007
  __IO uint32_t              FM1R;288,21133
  uint32_t                   RESERVED2;289,21259
  __IO uint32_t              FS1R;290,21385
  uint32_t                   RESERVED3;291,21511
  __IO uint32_t              FFA1R;292,21637
  uint32_t                   RESERVED4;293,21763
  __IO uint32_t              FA1R;294,21889
  uint32_t                   RESERVED5[RESERVED5295,22015
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister296,22141
} CAN_TypeDef;297,22267
  __IO uint32_t CSR;305,22348
} COMP_TypeDef;306,22438
  __IO uint32_t DR;314,22522
  __IO uint8_t  IDR;315,22626
  uint8_t       RESERVED0;316,22730
  uint16_t      RESERVED1;317,22834
  __IO uint32_t CR;318,22938
  uint32_t      RESERVED2;319,23042
  __IO uint32_t INIT;320,23146
  __IO uint32_t POL;321,23250
} CRC_TypeDef;322,23354
  __IO uint32_t CR;330,23444
  __IO uint32_t SWTRIGR;331,23557
  __IO uint32_t DHR12R1;332,23670
  __IO uint32_t DHR12L1;333,23783
  __IO uint32_t DHR8R1;334,23896
  __IO uint32_t DHR12R2;335,24009
  __IO uint32_t DHR12L2;336,24122
  __IO uint32_t DHR8R2;337,24235
  __IO uint32_t DHR12RD;338,24348
  __IO uint32_t DHR12LD;339,24461
  __IO uint32_t DHR8RD;340,24574
  __IO uint32_t DOR1;341,24687
  __IO uint32_t DOR2;342,24800
  __IO uint32_t SR;343,24913
} DAC_TypeDef;344,25026
  __IO uint32_t IDCODE;352,25098
  __IO uint32_t CR;353,25187
  __IO uint32_t APB1FZ;354,25276
  __IO uint32_t APB2FZ;355,25365
}DBGMCU_TypeDef;DBGMCU_TypeDef356,25454
  __IO uint32_t CCR;364,25533
  __IO uint32_t CNDTR;365,25651
  __IO uint32_t CPAR;366,25769
  __IO uint32_t CMAR;367,25887
} DMA_Channel_TypeDef;368,26005
  __IO uint32_t ISR;372,26050
  __IO uint32_t IFCR;373,26168
} DMA_TypeDef;374,26286
  __IO uint32_t IMR;382,26384
  __IO uint32_t EMR;383,26501
  __IO uint32_t RTSR;384,26618
  __IO uint32_t FTSR;385,26735
  __IO uint32_t SWIER;386,26852
  __IO uint32_t PR;387,26969
  uint32_t      RESERVED1;388,27086
  uint32_t      RESERVED2;389,27203
  __IO uint32_t IMR2;390,27320
  __IO uint32_t EMR2;391,27437
  __IO uint32_t RTSR2;392,27554
  __IO uint32_t FTSR2;393,27671
  __IO uint32_t SWIER2;394,27788
  __IO uint32_t PR2;395,27905
}EXTI_TypeDef;EXTI_TypeDef396,28022
  __IO uint32_t ACR;404,28100
  __IO uint32_t KEYR;405,28204
  __IO uint32_t OPTKEYR;406,28308
  __IO uint32_t SR;407,28412
  __IO uint32_t CR;408,28516
  __IO uint32_t AR;409,28620
  uint32_t      RESERVED;410,28724
  __IO uint32_t OBR;411,28828
  __IO uint32_t WRPR;412,28932
} FLASH_TypeDef;414,29038
  __IO uint32_t BTCR[BTCR422,29129
} FMC_Bank1_TypeDef;423,29275
  __IO uint32_t BWTR[BWTR431,29381
} FMC_Bank1E_TypeDef;432,29480
  __IO uint32_t PCR2;440,29585
  __IO uint32_t SR2;441,29696
  __IO uint32_t PMEM2;442,29807
  __IO uint32_t PATT2;443,29918
  uint32_t      RESERVED0;444,30029
  __IO uint32_t ECCR2;445,30140
  uint32_t      RESERVED1;446,30251
  uint32_t      RESERVED2;447,30362
  __IO uint32_t PCR3;448,30473
  __IO uint32_t SR3;449,30584
  __IO uint32_t PMEM3;450,30695
  __IO uint32_t PATT3;451,30806
  uint32_t      RESERVED3;452,30917
  __IO uint32_t ECCR3;453,31028
} FMC_Bank2_3_TypeDef;454,31139
  __IO uint32_t PCR4;462,31245
  __IO uint32_t SR4;463,31354
  __IO uint32_t PMEM4;464,31463
  __IO uint32_t PATT4;465,31572
  __IO uint32_t PIO4;466,31681
} FMC_Bank4_TypeDef;467,31790
  __IO uint16_t RDP;474,31880
  __IO uint16_t USER;475,31986
  uint16_t RESERVED0;476,32092
  uint16_t RESERVED1;477,32198
  __IO uint16_t WRP0;478,32304
  __IO uint16_t WRP1;479,32410
  __IO uint16_t WRP2;480,32516
  __IO uint16_t WRP3;481,32622
} OB_TypeDef;482,32728
  __IO uint32_t MODER;490,32809
  __IO uint32_t OTYPER;491,32913
  __IO uint32_t OSPEEDR;492,33017
  __IO uint32_t PUPDR;493,33121
  __IO uint32_t IDR;494,33225
  __IO uint32_t ODR;495,33329
  __IO uint32_t BSRR;496,33433
  __IO uint32_t LCKR;497,33532
  __IO uint32_t AFR[AFR498,33636
  __IO uint32_t BRR;499,33740
}GPIO_TypeDef;GPIO_TypeDef500,33839
  __IO uint32_t CSR;508,33931
} OPAMP_TypeDef;509,34035
  __IO uint32_t CFGR1;517,34131
  __IO uint32_t RCR;518,34244
  __IO uint32_t EXTICR[EXTICR519,34353
  __IO uint32_t CFGR2;520,34468
  __IO uint32_t RESERVED0;521,34581
  __IO uint32_t RESERVED1;522,34690
  __IO uint32_t RESERVED2;523,34799
  __IO uint32_t RESERVED4;524,34908
  __IO uint32_t RESERVED5;525,35017
  __IO uint32_t RESERVED6;526,35126
  __IO uint32_t RESERVED7;527,35235
  __IO uint32_t RESERVED8;528,35344
  __IO uint32_t RESERVED9;529,35453
  __IO uint32_t RESERVED10;530,35562
  __IO uint32_t RESERVED11;531,35671
  __IO uint32_t CFGR4;532,35780
  __IO uint32_t RESERVED12;533,35889
  __IO uint32_t RESERVED13;534,35998
} SYSCFG_TypeDef;535,36107
  __IO uint32_t CR1;543,36207
  __IO uint32_t CR2;544,36298
  __IO uint32_t OAR1;545,36389
  __IO uint32_t OAR2;546,36480
  __IO uint32_t TIMINGR;547,36571
  __IO uint32_t TIMEOUTR;548,36662
  __IO uint32_t ISR;549,36753
  __IO uint32_t ICR;550,36844
  __IO uint32_t PECR;551,36935
  __IO uint32_t RXDR;552,37026
  __IO uint32_t TXDR;553,37117
}I2C_TypeDef;I2C_TypeDef554,37208
  __IO uint32_t KR;562,37290
  __IO uint32_t PR;563,37367
  __IO uint32_t RLR;564,37444
  __IO uint32_t SR;565,37521
  __IO uint32_t WINR;566,37598
} IWDG_TypeDef;567,37675
  __IO uint32_t CR;575,37752
  __IO uint32_t CSR;576,37839
} PWR_TypeDef;577,37926
  __IO uint32_t CR;584,38010
  __IO uint32_t CFGR;585,38129
  __IO uint32_t CIR;586,38248
  __IO uint32_t APB2RSTR;587,38367
  __IO uint32_t APB1RSTR;588,38486
  __IO uint32_t AHBENR;589,38605
  __IO uint32_t APB2ENR;590,38724
  __IO uint32_t APB1ENR;591,38843
  __IO uint32_t BDCR;592,38962
  __IO uint32_t CSR;593,39081
  __IO uint32_t AHBRSTR;594,39200
  __IO uint32_t CFGR2;595,39319
  __IO uint32_t CFGR3;596,39438
} RCC_TypeDef;597,39557
  __IO uint32_t TR;605,39635
  __IO uint32_t DR;606,39751
  __IO uint32_t CR;607,39867
  __IO uint32_t ISR;608,39983
  __IO uint32_t PRER;609,40099
  __IO uint32_t WUTR;610,40215
  uint32_t RESERVED0;611,40331
  __IO uint32_t ALRMAR;612,40447
  __IO uint32_t ALRMBR;613,40563
  __IO uint32_t WPR;614,40679
  __IO uint32_t SSR;615,40795
  __IO uint32_t SHIFTR;616,40911
  __IO uint32_t TSTR;617,41027
  __IO uint32_t TSDR;618,41143
  __IO uint32_t TSSSR;619,41259
  __IO uint32_t CALR;620,41375
  __IO uint32_t TAFCR;621,41491
  __IO uint32_t ALRMASSR;622,41607
  __IO uint32_t ALRMBSSR;623,41723
  uint32_t RESERVED7;624,41839
  __IO uint32_t BKP0R;625,41955
  __IO uint32_t BKP1R;626,42071
  __IO uint32_t BKP2R;627,42187
  __IO uint32_t BKP3R;628,42303
  __IO uint32_t BKP4R;629,42419
  __IO uint32_t BKP5R;630,42535
  __IO uint32_t BKP6R;631,42651
  __IO uint32_t BKP7R;632,42767
  __IO uint32_t BKP8R;633,42883
  __IO uint32_t BKP9R;634,42999
  __IO uint32_t BKP10R;635,43115
  __IO uint32_t BKP11R;636,43231
  __IO uint32_t BKP12R;637,43347
  __IO uint32_t BKP13R;638,43463
  __IO uint32_t BKP14R;639,43579
  __IO uint32_t BKP15R;640,43695
} RTC_TypeDef;641,43811
  __IO uint32_t CR1;650,43903
  __IO uint32_t CR2;651,44012
  __IO uint32_t SR;652,44121
  __IO uint32_t DR;653,44230
  __IO uint32_t CRCPR;654,44339
  __IO uint32_t RXCRCR;655,44448
  __IO uint32_t TXCRCR;656,44557
  __IO uint32_t I2SCFGR;657,44666
  __IO uint32_t I2SPR;658,44775
} SPI_TypeDef;659,44884
  __IO uint32_t CR1;666,44948
  __IO uint32_t CR2;667,45044
  __IO uint32_t SMCR;668,45140
  __IO uint32_t DIER;669,45236
  __IO uint32_t SR;670,45332
  __IO uint32_t EGR;671,45428
  __IO uint32_t CCMR1;672,45524
  __IO uint32_t CCMR2;673,45620
  __IO uint32_t CCER;674,45716
  __IO uint32_t CNT;675,45812
  __IO uint32_t PSC;676,45908
  __IO uint32_t ARR;677,46004
  __IO uint32_t RCR;678,46100
  __IO uint32_t CCR1;679,46196
  __IO uint32_t CCR2;680,46292
  __IO uint32_t CCR3;681,46388
  __IO uint32_t CCR4;682,46484
  __IO uint32_t BDTR;683,46580
  __IO uint32_t DCR;684,46676
  __IO uint32_t DMAR;685,46772
  __IO uint32_t OR;686,46868
  __IO uint32_t CCMR3;687,46964
  __IO uint32_t CCR5;688,47060
  __IO uint32_t CCR6;689,47156
} TIM_TypeDef;690,47252
  __IO uint32_t CR;697,47343
  __IO uint32_t IER;698,47462
  __IO uint32_t ICR;699,47581
  __IO uint32_t ISR;700,47700
  __IO uint32_t IOHCR;701,47819
  uint32_t      RESERVED1;702,47938
  __IO uint32_t IOASCR;703,48057
  uint32_t      RESERVED2;704,48176
  __IO uint32_t IOSCR;705,48295
  uint32_t      RESERVED3;706,48414
  __IO uint32_t IOCCR;707,48533
  uint32_t      RESERVED4;708,48652
  __IO uint32_t IOGCSR;709,48771
  __IO uint32_t IOGXCR[IOGXCR710,48890
} TSC_TypeDef;711,49012
  __IO uint32_t CR1;719,49130
  __IO uint32_t CR2;720,49226
  __IO uint32_t CR3;721,49322
  __IO uint32_t BRR;722,49418
  __IO uint32_t GTPR;723,49514
  __IO uint32_t RTOR;724,49610
  __IO uint32_t RQR;725,49706
  __IO uint32_t ISR;726,49802
  __IO uint32_t ICR;727,49898
  __IO uint16_t RDR;728,49994
  uint16_t  RESERVED1;729,50090
  __IO uint16_t TDR;730,50186
  uint16_t  RESERVED2;731,50282
} USART_TypeDef;732,50378
  __IO uint16_t EP0R;740,50484
  __IO uint16_t RESERVED0;741,50588
  __IO uint16_t EP1R;742,50644
  __IO uint16_t RESERVED1;743,50747
  __IO uint16_t EP2R;744,50805
  __IO uint16_t RESERVED2;745,50908
  __IO uint16_t EP3R;746,50966
  __IO uint16_t RESERVED3;747,51070
  __IO uint16_t EP4R;748,51128
  __IO uint16_t RESERVED4;749,51231
  __IO uint16_t EP5R;750,51289
  __IO uint16_t RESERVED5;751,51392
  __IO uint16_t EP6R;752,51450
  __IO uint16_t RESERVED6;753,51553
  __IO uint16_t EP7R;754,51611
  __IO uint16_t RESERVED7[RESERVED7755,51714
  __IO uint16_t CNTR;756,51770
  __IO uint16_t RESERVED8;757,51873
  __IO uint16_t ISTR;758,51931
  __IO uint16_t RESERVED9;759,52034
  __IO uint16_t FNR;760,52092
  __IO uint16_t RESERVEDA;761,52195
  __IO uint16_t DADDR;762,52253
  __IO uint16_t RESERVEDB;763,52356
  __IO uint16_t BTABLE;764,52414
  __IO uint16_t RESERVEDC;765,52517
  __IO uint16_t LPMCSR;766,52568
  __IO uint16_t RESERVEDD;767,52671
} USB_TypeDef;768,52722
  __IO uint32_t CR;775,52798
  __IO uint32_t CFR;776,52879
  __IO uint32_t SR;777,52960
} WWDG_TypeDef;778,53041
#define FLASH_BASE 784,53115
#define CCMDATARAM_BASE 785,53216
#define SRAM_BASE 786,53349
#define PERIPH_BASE 787,53449
#define FMC_BASE 788,53555
#define FMC_R_BASE 789,53694
#define SRAM_BB_BASE 791,53835
#define PERIPH_BB_BASE 792,53938
#define APB1PERIPH_BASE 796,54082
#define APB2PERIPH_BASE 797,54125
#define AHB1PERIPH_BASE 798,54183
#define AHB2PERIPH_BASE 799,54241
#define AHB3PERIPH_BASE 800,54299
#define TIM2_BASE 803,54385
#define TIM3_BASE 804,54447
#define TIM4_BASE 805,54509
#define TIM6_BASE 806,54571
#define TIM7_BASE 807,54633
#define RTC_BASE 808,54695
#define WWDG_BASE 809,54757
#define IWDG_BASE 810,54819
#define I2S2ext_BASE 811,54881
#define SPI2_BASE 812,54943
#define SPI3_BASE 813,55005
#define I2S3ext_BASE 814,55067
#define USART2_BASE 815,55129
#define USART3_BASE 816,55191
#define UART4_BASE 817,55253
#define UART5_BASE 818,55315
#define I2C1_BASE 819,55377
#define I2C2_BASE 820,55439
#define USB_BASE 821,55501
#define USB_PMAADDR 822,55612
#define CAN_BASE 823,55721
#define PWR_BASE 824,55783
#define DAC1_BASE 825,55845
#define DAC_BASE 826,55907
#define I2C3_BASE 827,55949
#define SYSCFG_BASE 830,56039
#define COMP1_BASE 831,56101
#define COMP2_BASE 832,56163
#define COMP3_BASE 833,56225
#define COMP4_BASE 834,56287
#define COMP5_BASE 835,56349
#define COMP6_BASE 836,56411
#define COMP7_BASE 837,56473
#define COMP_BASE 838,56535
#define OPAMP1_BASE 839,56577
#define OPAMP2_BASE 840,56639
#define OPAMP3_BASE 841,56701
#define OPAMP4_BASE 842,56763
#define OPAMP_BASE 843,56825
#define EXTI_BASE 844,56868
#define TIM1_BASE 845,56930
#define SPI1_BASE 846,56992
#define TIM8_BASE 847,57054
#define USART1_BASE 848,57116
#define SPI4_BASE 849,57178
#define TIM15_BASE 850,57240
#define TIM16_BASE 851,57302
#define TIM17_BASE 852,57364
#define TIM20_BASE 853,57426
#define DMA1_BASE 856,57516
#define DMA1_Channel1_BASE 857,57578
#define DMA1_Channel2_BASE 858,57640
#define DMA1_Channel3_BASE 859,57702
#define DMA1_Channel4_BASE 860,57764
#define DMA1_Channel5_BASE 861,57826
#define DMA1_Channel6_BASE 862,57888
#define DMA1_Channel7_BASE 863,57950
#define DMA2_BASE 864,58012
#define DMA2_Channel1_BASE 865,58074
#define DMA2_Channel2_BASE 866,58136
#define DMA2_Channel3_BASE 867,58198
#define DMA2_Channel4_BASE 868,58260
#define DMA2_Channel5_BASE 869,58322
#define RCC_BASE 870,58384
#define FLASH_R_BASE 871,58446
#define OB_BASE 872,58545
#define CRC_BASE 873,58643
#define TSC_BASE 874,58705
#define GPIOA_BASE 877,58795
#define GPIOB_BASE 878,58857
#define GPIOC_BASE 879,58919
#define GPIOD_BASE 880,58981
#define GPIOE_BASE 881,59043
#define GPIOF_BASE 882,59105
#define GPIOG_BASE 883,59167
#define GPIOH_BASE 884,59229
#define ADC1_BASE 887,59319
#define ADC2_BASE 888,59381
#define ADC1_2_COMMON_BASE 889,59443
#define ADC3_BASE 890,59505
#define ADC4_BASE 891,59567
#define ADC3_4_COMMON_BASE 892,59629
#define FMC_BANK1 895,59725
#define FMC_BANK1_1 896,59814
#define FMC_BANK1_2 897,59903
#define FMC_BANK1_3 898,59992
#define FMC_BANK1_4 899,60081
#define FMC_BANK2 901,60172
#define FMC_BANK3 902,60261
#define FMC_BANK4 903,60350
#define FMC_Bank1_R_BASE 906,60483
#define FMC_Bank1E_R_BASE 907,60536
#define FMC_Bank2_3_R_BASE 908,60589
#define FMC_Bank4_R_BASE 909,60642
#define DBGMCU_BASE 911,60697
#define TIM2 919,60866
#define TIM3 920,60923
#define TIM4 921,60980
#define TIM6 922,61037
#define TIM7 923,61094
#define RTC 924,61151
#define WWDG 925,61207
#define IWDG 926,61265
#define I2S2ext 927,61323
#define SPI2 928,61383
#define SPI3 929,61440
#define I2S3ext 930,61497
#define USART2 931,61557
#define USART3 932,61618
#define UART4 933,61679
#define UART5 934,61739
#define I2C1 935,61799
#define I2C2 936,61856
#define I2C3 937,61913
#define CAN 938,61970
#define PWR 939,62026
#define DAC 940,62082
#define DAC1 941,62138
#define COMP 942,62195
#define COMP1 943,62253
#define COMP2 944,62312
#define COMP3 945,62371
#define COMP4 946,62430
#define COMP5 947,62489
#define COMP6 948,62548
#define COMP7 949,62607
#define OPAMP1 950,62666
#define OPAMP 951,62727
#define OPAMP2 952,62787
#define OPAMP3 953,62848
#define OPAMP4 954,62909
#define SYSCFG 955,62970
#define EXTI 956,63032
#define TIM1 957,63090
#define SPI1 958,63147
#define TIM8 959,63204
#define USART1 960,63261
#define SPI4 961,63322
#define TIM15 962,63379
#define TIM16 963,63437
#define TIM17 964,63495
#define TIM20 965,63553
#define DBGMCU 966,63611
#define DMA1 967,63673
#define DMA1_Channel1 968,63730
#define DMA1_Channel2 969,63804
#define DMA1_Channel3 970,63878
#define DMA1_Channel4 971,63952
#define DMA1_Channel5 972,64026
#define DMA1_Channel6 973,64100
#define DMA1_Channel7 974,64174
#define DMA2 975,64248
#define DMA2_Channel1 976,64305
#define DMA2_Channel2 977,64379
#define DMA2_Channel3 978,64453
#define DMA2_Channel4 979,64527
#define DMA2_Channel5 980,64601
#define RCC 981,64675
#define FLASH 982,64731
#define OB 983,64793
#define CRC 984,64847
#define TSC 985,64903
#define GPIOA 986,64959
#define GPIOB 987,65018
#define GPIOC 988,65077
#define GPIOD 989,65136
#define GPIOE 990,65195
#define GPIOF 991,65254
#define GPIOG 992,65313
#define GPIOH 993,65372
#define ADC1 994,65431
#define ADC2 995,65488
#define ADC3 996,65545
#define ADC4 997,65602
#define ADC1_2_COMMON 998,65659
#define ADC3_4_COMMON 999,65732
#define USB 1000,65805
#define FMC_Bank1 1001,65861
#define FMC_Bank1E 1002,65931
#define FMC_Bank2_3 1003,66003
#define FMC_Bank4 1004,66077
#define ADC_ISR_ADRD 1029,67037
#define ADC_ISR_EOSMP 1030,67123
#define ADC_ISR_EOC 1031,67210
#define ADC_ISR_EOS 1032,67307
#define ADC_ISR_OVR 1033,67417
#define ADC_ISR_JEOC 1034,67496
#define ADC_ISR_JEOS 1035,67594
#define ADC_ISR_AWD1 1036,67705
#define ADC_ISR_AWD2 1037,67794
#define ADC_ISR_AWD3 1038,67883
#define ADC_ISR_JQOVF 1039,67972
#define ADC_IER_RDY 1042,68160
#define ADC_IER_EOSMP 1043,68257
#define ADC_IER_EOC 1044,68356
#define ADC_IER_EOS 1045,68465
#define ADC_IER_OVR 1046,68587
#define ADC_IER_JEOC 1047,68678
#define ADC_IER_JEOS 1048,68788
#define ADC_IER_AWD1 1049,68911
#define ADC_IER_AWD2 1050,69012
#define ADC_IER_AWD3 1051,69113
#define ADC_IER_JQOVF 1052,69214
#define ADC_CR_ADEN 1055,69413
#define ADC_CR_ADDIS 1056,69493
#define ADC_CR_ADSTART 1057,69574
#define ADC_CR_JADSTART 1058,69667
#define ADC_CR_ADSTP 1059,69761
#define ADC_CR_JADSTP 1060,69853
#define ADC_CR_ADVREGEN 1061,69946
#define ADC_CR_ADVREGEN_0 1062,70036
#define ADC_CR_ADVREGEN_1 1063,70116
#define ADC_CR_ADCALDIF 1064,70196
#define ADC_CR_ADCAL 1065,70295
#define ADC_CFGR_DMAEN 1068,70458
#define ADC_CFGR_DMACFG 1069,70532
#define ADC_CFGR_RES 1071,70615
#define ADC_CFGR_RES_0 1072,70694
#define ADC_CFGR_RES_1 1073,70767
#define ADC_CFGR_ALIGN 1075,70842
#define ADC_CFGR_EXTSEL 1077,70923
#define ADC_CFGR_EXTSEL_0 1078,71030
#define ADC_CFGR_EXTSEL_1 1079,71105
#define ADC_CFGR_EXTSEL_2 1080,71180
#define ADC_CFGR_EXTSEL_3 1081,71255
#define ADC_CFGR_EXTEN 1083,71332
#define ADC_CFGR_EXTEN_0 1084,71463
#define ADC_CFGR_EXTEN_1 1085,71538
#define ADC_CFGR_OVRMOD 1087,71615
#define ADC_CFGR_CONT 1088,71691
#define ADC_CFGR_AUTDLY 1089,71811
#define ADC_CFGR_AUTOFF 1090,71897
#define ADC_CFGR_DISCEN 1091,71975
#define ADC_CFGR_DISCNUM 1093,72080
#define ADC_CFGR_DISCNUM_0 1094,72176
#define ADC_CFGR_DISCNUM_1 1095,72253
#define ADC_CFGR_DISCNUM_2 1096,72330
#define ADC_CFGR_JDISCEN 1098,72409
#define ADC_CFGR_JQM 1099,72511
#define ADC_CFGR_AWD1SGL 1100,72590
#define ADC_CFGR_AWD1EN 1101,72710
#define ADC_CFGR_JAWD1EN 1102,72818
#define ADC_CFGR_JAUTO 1103,72927
#define ADC_CFGR_AWD1CH 1105,73028
#define ADC_CFGR_AWD1CH_0 1106,73127
#define ADC_CFGR_AWD1CH_1 1107,73203
#define ADC_CFGR_AWD1CH_2 1108,73280
#define ADC_CFGR_AWD1CH_3 1109,73357
#define ADC_CFGR_AWD1CH_4 1110,73434
#define ADC_SMPR1_SMP0 1113,73598
#define ADC_SMPR1_SMP0_0 1114,73696
#define ADC_SMPR1_SMP0_1 1115,73770
#define ADC_SMPR1_SMP0_2 1116,73844
#define ADC_SMPR1_SMP1 1118,73920
#define ADC_SMPR1_SMP1_0 1119,74018
#define ADC_SMPR1_SMP1_1 1120,74092
#define ADC_SMPR1_SMP1_2 1121,74166
#define ADC_SMPR1_SMP2 1123,74242
#define ADC_SMPR1_SMP2_0 1124,74340
#define ADC_SMPR1_SMP2_1 1125,74414
#define ADC_SMPR1_SMP2_2 1126,74488
#define ADC_SMPR1_SMP3 1128,74564
#define ADC_SMPR1_SMP3_0 1129,74662
#define ADC_SMPR1_SMP3_1 1130,74736
#define ADC_SMPR1_SMP3_2 1131,74810
#define ADC_SMPR1_SMP4 1133,74886
#define ADC_SMPR1_SMP4_0 1134,74984
#define ADC_SMPR1_SMP4_1 1135,75058
#define ADC_SMPR1_SMP4_2 1136,75132
#define ADC_SMPR1_SMP5 1138,75208
#define ADC_SMPR1_SMP5_0 1139,75306
#define ADC_SMPR1_SMP5_1 1140,75380
#define ADC_SMPR1_SMP5_2 1141,75454
#define ADC_SMPR1_SMP6 1143,75530
#define ADC_SMPR1_SMP6_0 1144,75628
#define ADC_SMPR1_SMP6_1 1145,75702
#define ADC_SMPR1_SMP6_2 1146,75776
#define ADC_SMPR1_SMP7 1148,75852
#define ADC_SMPR1_SMP7_0 1149,75950
#define ADC_SMPR1_SMP7_1 1150,76024
#define ADC_SMPR1_SMP7_2 1151,76098
#define ADC_SMPR1_SMP8 1153,76174
#define ADC_SMPR1_SMP8_0 1154,76272
#define ADC_SMPR1_SMP8_1 1155,76346
#define ADC_SMPR1_SMP8_2 1156,76420
#define ADC_SMPR1_SMP9 1158,76496
#define ADC_SMPR1_SMP9_0 1159,76594
#define ADC_SMPR1_SMP9_1 1160,76668
#define ADC_SMPR1_SMP9_2 1161,76742
#define ADC_SMPR2_SMP10 1164,76903
#define ADC_SMPR2_SMP10_0 1165,77003
#define ADC_SMPR2_SMP10_1 1166,77079
#define ADC_SMPR2_SMP10_2 1167,77155
#define ADC_SMPR2_SMP11 1169,77233
#define ADC_SMPR2_SMP11_0 1170,77333
#define ADC_SMPR2_SMP11_1 1171,77409
#define ADC_SMPR2_SMP11_2 1172,77485
#define ADC_SMPR2_SMP12 1174,77563
#define ADC_SMPR2_SMP12_0 1175,77663
#define ADC_SMPR2_SMP12_1 1176,77739
#define ADC_SMPR2_SMP12_2 1177,77815
#define ADC_SMPR2_SMP13 1179,77893
#define ADC_SMPR2_SMP13_0 1180,77993
#define ADC_SMPR2_SMP13_1 1181,78069
#define ADC_SMPR2_SMP13_2 1182,78145
#define ADC_SMPR2_SMP14 1184,78223
#define ADC_SMPR2_SMP14_0 1185,78323
#define ADC_SMPR2_SMP14_1 1186,78399
#define ADC_SMPR2_SMP14_2 1187,78475
#define ADC_SMPR2_SMP15 1189,78553
#define ADC_SMPR2_SMP15_0 1190,78653
#define ADC_SMPR2_SMP15_1 1191,78729
#define ADC_SMPR2_SMP15_2 1192,78805
#define ADC_SMPR2_SMP16 1194,78883
#define ADC_SMPR2_SMP16_0 1195,78983
#define ADC_SMPR2_SMP16_1 1196,79059
#define ADC_SMPR2_SMP16_2 1197,79135
#define ADC_SMPR2_SMP17 1199,79213
#define ADC_SMPR2_SMP17_0 1200,79313
#define ADC_SMPR2_SMP17_1 1201,79389
#define ADC_SMPR2_SMP17_2 1202,79465
#define ADC_SMPR2_SMP18 1204,79543
#define ADC_SMPR2_SMP18_0 1205,79643
#define ADC_SMPR2_SMP18_1 1206,79719
#define ADC_SMPR2_SMP18_2 1207,79795
#define ADC_TR1_LT1 1210,79956
#define ADC_TR1_LT1_0 1211,80054
#define ADC_TR1_LT1_1 1212,80128
#define ADC_TR1_LT1_2 1213,80202
#define ADC_TR1_LT1_3 1214,80276
#define ADC_TR1_LT1_4 1215,80350
#define ADC_TR1_LT1_5 1216,80424
#define ADC_TR1_LT1_6 1217,80498
#define ADC_TR1_LT1_7 1218,80572
#define ADC_TR1_LT1_8 1219,80646
#define ADC_TR1_LT1_9 1220,80720
#define ADC_TR1_LT1_10 1221,80794
#define ADC_TR1_LT1_11 1222,80869
#define ADC_TR1_HT1 1224,80946
#define ADC_TR1_HT1_0 1225,81045
#define ADC_TR1_HT1_1 1226,81119
#define ADC_TR1_HT1_2 1227,81193
#define ADC_TR1_HT1_3 1228,81267
#define ADC_TR1_HT1_4 1229,81341
#define ADC_TR1_HT1_5 1230,81415
#define ADC_TR1_HT1_6 1231,81489
#define ADC_TR1_HT1_7 1232,81563
#define ADC_TR1_HT1_8 1233,81637
#define ADC_TR1_HT1_9 1234,81711
#define ADC_TR1_HT1_10 1235,81785
#define ADC_TR1_HT1_11 1236,81860
#define ADC_TR2_LT2 1239,82020
#define ADC_TR2_LT2_0 1240,82118
#define ADC_TR2_LT2_1 1241,82192
#define ADC_TR2_LT2_2 1242,82266
#define ADC_TR2_LT2_3 1243,82340
#define ADC_TR2_LT2_4 1244,82414
#define ADC_TR2_LT2_5 1245,82488
#define ADC_TR2_LT2_6 1246,82562
#define ADC_TR2_LT2_7 1247,82636
#define ADC_TR2_HT2 1249,82712
#define ADC_TR2_HT2_0 1250,82811
#define ADC_TR2_HT2_1 1251,82885
#define ADC_TR2_HT2_2 1252,82959
#define ADC_TR2_HT2_3 1253,83033
#define ADC_TR2_HT2_4 1254,83107
#define ADC_TR2_HT2_5 1255,83181
#define ADC_TR2_HT2_6 1256,83255
#define ADC_TR2_HT2_7 1257,83329
#define ADC_TR3_LT3 1260,83488
#define ADC_TR3_LT3_0 1261,83586
#define ADC_TR3_LT3_1 1262,83660
#define ADC_TR3_LT3_2 1263,83734
#define ADC_TR3_LT3_3 1264,83808
#define ADC_TR3_LT3_4 1265,83882
#define ADC_TR3_LT3_5 1266,83956
#define ADC_TR3_LT3_6 1267,84030
#define ADC_TR3_LT3_7 1268,84104
#define ADC_TR3_HT3 1270,84180
#define ADC_TR3_HT3_0 1271,84279
#define ADC_TR3_HT3_1 1272,84353
#define ADC_TR3_HT3_2 1273,84427
#define ADC_TR3_HT3_3 1274,84501
#define ADC_TR3_HT3_4 1275,84575
#define ADC_TR3_HT3_5 1276,84649
#define ADC_TR3_HT3_6 1277,84723
#define ADC_TR3_HT3_7 1278,84797
#define ADC_SQR1_L 1281,84957
#define ADC_SQR1_L_0 1282,85053
#define ADC_SQR1_L_1 1283,85125
#define ADC_SQR1_L_2 1284,85197
#define ADC_SQR1_L_3 1285,85269
#define ADC_SQR1_SQ1 1287,85343
#define ADC_SQR1_SQ1_0 1288,85442
#define ADC_SQR1_SQ1_1 1289,85516
#define ADC_SQR1_SQ1_2 1290,85590
#define ADC_SQR1_SQ1_3 1291,85664
#define ADC_SQR1_SQ1_4 1292,85738
#define ADC_SQR1_SQ2 1294,85814
#define ADC_SQR1_SQ2_0 1295,85913
#define ADC_SQR1_SQ2_1 1296,85987
#define ADC_SQR1_SQ2_2 1297,86061
#define ADC_SQR1_SQ2_3 1298,86135
#define ADC_SQR1_SQ2_4 1299,86209
#define ADC_SQR1_SQ3 1301,86285
#define ADC_SQR1_SQ3_0 1302,86384
#define ADC_SQR1_SQ3_1 1303,86458
#define ADC_SQR1_SQ3_2 1304,86532
#define ADC_SQR1_SQ3_3 1305,86606
#define ADC_SQR1_SQ3_4 1306,86680
#define ADC_SQR1_SQ4 1308,86756
#define ADC_SQR1_SQ4_0 1309,86855
#define ADC_SQR1_SQ4_1 1310,86929
#define ADC_SQR1_SQ4_2 1311,87003
#define ADC_SQR1_SQ4_3 1312,87077
#define ADC_SQR1_SQ4_4 1313,87151
#define ADC_SQR2_SQ5 1316,87311
#define ADC_SQR2_SQ5_0 1317,87410
#define ADC_SQR2_SQ5_1 1318,87484
#define ADC_SQR2_SQ5_2 1319,87558
#define ADC_SQR2_SQ5_3 1320,87632
#define ADC_SQR2_SQ5_4 1321,87706
#define ADC_SQR2_SQ6 1323,87782
#define ADC_SQR2_SQ6_0 1324,87881
#define ADC_SQR2_SQ6_1 1325,87955
#define ADC_SQR2_SQ6_2 1326,88029
#define ADC_SQR2_SQ6_3 1327,88103
#define ADC_SQR2_SQ6_4 1328,88177
#define ADC_SQR2_SQ7 1330,88253
#define ADC_SQR2_SQ7_0 1331,88352
#define ADC_SQR2_SQ7_1 1332,88426
#define ADC_SQR2_SQ7_2 1333,88500
#define ADC_SQR2_SQ7_3 1334,88574
#define ADC_SQR2_SQ7_4 1335,88648
#define ADC_SQR2_SQ8 1337,88724
#define ADC_SQR2_SQ8_0 1338,88823
#define ADC_SQR2_SQ8_1 1339,88897
#define ADC_SQR2_SQ8_2 1340,88971
#define ADC_SQR2_SQ8_3 1341,89045
#define ADC_SQR2_SQ8_4 1342,89119
#define ADC_SQR2_SQ9 1344,89195
#define ADC_SQR2_SQ9_0 1345,89294
#define ADC_SQR2_SQ9_1 1346,89368
#define ADC_SQR2_SQ9_2 1347,89442
#define ADC_SQR2_SQ9_3 1348,89516
#define ADC_SQR2_SQ9_4 1349,89590
#define ADC_SQR3_SQ10 1352,89750
#define ADC_SQR3_SQ10_0 1353,89850
#define ADC_SQR3_SQ10_1 1354,89925
#define ADC_SQR3_SQ10_2 1355,90000
#define ADC_SQR3_SQ10_3 1356,90075
#define ADC_SQR3_SQ10_4 1357,90150
#define ADC_SQR3_SQ11 1359,90227
#define ADC_SQR3_SQ11_0 1360,90327
#define ADC_SQR3_SQ11_1 1361,90402
#define ADC_SQR3_SQ11_2 1362,90477
#define ADC_SQR3_SQ11_3 1363,90552
#define ADC_SQR3_SQ11_4 1364,90627
#define ADC_SQR3_SQ12 1366,90704
#define ADC_SQR3_SQ12_0 1367,90804
#define ADC_SQR3_SQ12_1 1368,90879
#define ADC_SQR3_SQ12_2 1369,90954
#define ADC_SQR3_SQ12_3 1370,91029
#define ADC_SQR3_SQ12_4 1371,91104
#define ADC_SQR3_SQ13 1373,91181
#define ADC_SQR3_SQ13_0 1374,91281
#define ADC_SQR3_SQ13_1 1375,91356
#define ADC_SQR3_SQ13_2 1376,91431
#define ADC_SQR3_SQ13_3 1377,91506
#define ADC_SQR3_SQ13_4 1378,91581
#define ADC_SQR3_SQ14 1380,91658
#define ADC_SQR3_SQ14_0 1381,91758
#define ADC_SQR3_SQ14_1 1382,91833
#define ADC_SQR3_SQ14_2 1383,91908
#define ADC_SQR3_SQ14_3 1384,91983
#define ADC_SQR3_SQ14_4 1385,92058
#define ADC_SQR4_SQ15 1388,92219
#define ADC_SQR4_SQ15_0 1389,92319
#define ADC_SQR4_SQ15_1 1390,92394
#define ADC_SQR4_SQ15_2 1391,92469
#define ADC_SQR4_SQ15_3 1392,92544
#define ADC_SQR4_SQ15_4 1393,92619
#define ADC_SQR4_SQ16 1395,92697
#define ADC_SQR4_SQ16_0 1396,92797
#define ADC_SQR4_SQ16_1 1397,92872
#define ADC_SQR4_SQ16_2 1398,92947
#define ADC_SQR4_SQ16_3 1399,93022
#define ADC_SQR4_SQ16_4 1400,93097
#define ADC_DR_RDATA 1402,93254
#define ADC_DR_RDATA_0 1403,93341
#define ADC_DR_RDATA_1 1404,93417
#define ADC_DR_RDATA_2 1405,93493
#define ADC_DR_RDATA_3 1406,93569
#define ADC_DR_RDATA_4 1407,93645
#define ADC_DR_RDATA_5 1408,93721
#define ADC_DR_RDATA_6 1409,93797
#define ADC_DR_RDATA_7 1410,93873
#define ADC_DR_RDATA_8 1411,93949
#define ADC_DR_RDATA_9 1412,94025
#define ADC_DR_RDATA_10 1413,94101
#define ADC_DR_RDATA_11 1414,94178
#define ADC_DR_RDATA_12 1415,94255
#define ADC_DR_RDATA_13 1416,94332
#define ADC_DR_RDATA_14 1417,94409
#define ADC_DR_RDATA_15 1418,94486
#define ADC_JSQR_JL 1421,94649
#define ADC_JSQR_JL_0 1422,94746
#define ADC_JSQR_JL_1 1423,94819
#define ADC_JSQR_JEXTSEL 1425,94894
#define ADC_JSQR_JEXTSEL_0 1426,95004
#define ADC_JSQR_JEXTSEL_1 1427,95082
#define ADC_JSQR_JEXTSEL_2 1428,95160
#define ADC_JSQR_JEXTSEL_3 1429,95238
#define ADC_JSQR_JEXTEN 1431,95318
#define ADC_JSQR_JEXTEN_0 1432,95451
#define ADC_JSQR_JEXTEN_1 1433,95528
#define ADC_JSQR_JSQ1 1435,95607
#define ADC_JSQR_JSQ1_0 1436,95707
#define ADC_JSQR_JSQ1_1 1437,95782
#define ADC_JSQR_JSQ1_2 1438,95857
#define ADC_JSQR_JSQ1_3 1439,95932
#define ADC_JSQR_JSQ1_4 1440,96007
#define ADC_JSQR_JSQ2 1442,96084
#define ADC_JSQR_JSQ2_0 1443,96184
#define ADC_JSQR_JSQ2_1 1444,96259
#define ADC_JSQR_JSQ2_2 1445,96334
#define ADC_JSQR_JSQ2_3 1446,96409
#define ADC_JSQR_JSQ2_4 1447,96484
#define ADC_JSQR_JSQ3 1449,96561
#define ADC_JSQR_JSQ3_0 1450,96661
#define ADC_JSQR_JSQ3_1 1451,96736
#define ADC_JSQR_JSQ3_2 1452,96811
#define ADC_JSQR_JSQ3_3 1453,96886
#define ADC_JSQR_JSQ3_4 1454,96961
#define ADC_JSQR_JSQ4 1456,97038
#define ADC_JSQR_JSQ4_0 1457,97138
#define ADC_JSQR_JSQ4_1 1458,97213
#define ADC_JSQR_JSQ4_2 1459,97288
#define ADC_JSQR_JSQ4_3 1460,97363
#define ADC_JSQR_JSQ4_4 1461,97438
#define ADC_OFR1_OFFSET1 1464,97599
#define ADC_OFR1_OFFSET1_0 1465,97726
#define ADC_OFR1_OFFSET1_1 1466,97804
#define ADC_OFR1_OFFSET1_2 1467,97882
#define ADC_OFR1_OFFSET1_3 1468,97960
#define ADC_OFR1_OFFSET1_4 1469,98038
#define ADC_OFR1_OFFSET1_5 1470,98116
#define ADC_OFR1_OFFSET1_6 1471,98194
#define ADC_OFR1_OFFSET1_7 1472,98272
#define ADC_OFR1_OFFSET1_8 1473,98350
#define ADC_OFR1_OFFSET1_9 1474,98428
#define ADC_OFR1_OFFSET1_10 1475,98506
#define ADC_OFR1_OFFSET1_11 1476,98585
#define ADC_OFR1_OFFSET1_CH 1478,98666
#define ADC_OFR1_OFFSET1_CH_0 1479,98774
#define ADC_OFR1_OFFSET1_CH_1 1480,98858
#define ADC_OFR1_OFFSET1_CH_2 1481,98942
#define ADC_OFR1_OFFSET1_CH_3 1482,99026
#define ADC_OFR1_OFFSET1_CH_4 1483,99110
#define ADC_OFR1_OFFSET1_EN 1485,99196
#define ADC_OFR2_OFFSET2 1488,99362
#define ADC_OFR2_OFFSET2_0 1489,99489
#define ADC_OFR2_OFFSET2_1 1490,99567
#define ADC_OFR2_OFFSET2_2 1491,99645
#define ADC_OFR2_OFFSET2_3 1492,99723
#define ADC_OFR2_OFFSET2_4 1493,99801
#define ADC_OFR2_OFFSET2_5 1494,99879
#define ADC_OFR2_OFFSET2_6 1495,99957
#define ADC_OFR2_OFFSET2_7 1496,100035
#define ADC_OFR2_OFFSET2_8 1497,100113
#define ADC_OFR2_OFFSET2_9 1498,100191
#define ADC_OFR2_OFFSET2_10 1499,100269
#define ADC_OFR2_OFFSET2_11 1500,100348
#define ADC_OFR2_OFFSET2_CH 1502,100429
#define ADC_OFR2_OFFSET2_CH_0 1503,100537
#define ADC_OFR2_OFFSET2_CH_1 1504,100621
#define ADC_OFR2_OFFSET2_CH_2 1505,100705
#define ADC_OFR2_OFFSET2_CH_3 1506,100789
#define ADC_OFR2_OFFSET2_CH_4 1507,100873
#define ADC_OFR2_OFFSET2_EN 1509,100959
#define ADC_OFR3_OFFSET3 1512,101125
#define ADC_OFR3_OFFSET3_0 1513,101252
#define ADC_OFR3_OFFSET3_1 1514,101330
#define ADC_OFR3_OFFSET3_2 1515,101408
#define ADC_OFR3_OFFSET3_3 1516,101486
#define ADC_OFR3_OFFSET3_4 1517,101564
#define ADC_OFR3_OFFSET3_5 1518,101642
#define ADC_OFR3_OFFSET3_6 1519,101720
#define ADC_OFR3_OFFSET3_7 1520,101798
#define ADC_OFR3_OFFSET3_8 1521,101876
#define ADC_OFR3_OFFSET3_9 1522,101954
#define ADC_OFR3_OFFSET3_10 1523,102032
#define ADC_OFR3_OFFSET3_11 1524,102111
#define ADC_OFR3_OFFSET3_CH 1526,102192
#define ADC_OFR3_OFFSET3_CH_0 1527,102300
#define ADC_OFR3_OFFSET3_CH_1 1528,102384
#define ADC_OFR3_OFFSET3_CH_2 1529,102468
#define ADC_OFR3_OFFSET3_CH_3 1530,102552
#define ADC_OFR3_OFFSET3_CH_4 1531,102636
#define ADC_OFR3_OFFSET3_EN 1533,102722
#define ADC_OFR4_OFFSET4 1536,102888
#define ADC_OFR4_OFFSET4_0 1537,103015
#define ADC_OFR4_OFFSET4_1 1538,103093
#define ADC_OFR4_OFFSET4_2 1539,103171
#define ADC_OFR4_OFFSET4_3 1540,103249
#define ADC_OFR4_OFFSET4_4 1541,103327
#define ADC_OFR4_OFFSET4_5 1542,103405
#define ADC_OFR4_OFFSET4_6 1543,103483
#define ADC_OFR4_OFFSET4_7 1544,103561
#define ADC_OFR4_OFFSET4_8 1545,103639
#define ADC_OFR4_OFFSET4_9 1546,103717
#define ADC_OFR4_OFFSET4_10 1547,103795
#define ADC_OFR4_OFFSET4_11 1548,103874
#define ADC_OFR4_OFFSET4_CH 1550,103955
#define ADC_OFR4_OFFSET4_CH_0 1551,104063
#define ADC_OFR4_OFFSET4_CH_1 1552,104147
#define ADC_OFR4_OFFSET4_CH_2 1553,104231
#define ADC_OFR4_OFFSET4_CH_3 1554,104315
#define ADC_OFR4_OFFSET4_CH_4 1555,104399
#define ADC_OFR4_OFFSET4_EN 1557,104485
#define ADC_JDR1_JDATA 1560,104651
#define ADC_JDR1_JDATA_0 1561,104729
#define ADC_JDR1_JDATA_1 1562,104805
#define ADC_JDR1_JDATA_2 1563,104881
#define ADC_JDR1_JDATA_3 1564,104957
#define ADC_JDR1_JDATA_4 1565,105033
#define ADC_JDR1_JDATA_5 1566,105109
#define ADC_JDR1_JDATA_6 1567,105185
#define ADC_JDR1_JDATA_7 1568,105261
#define ADC_JDR1_JDATA_8 1569,105337
#define ADC_JDR1_JDATA_9 1570,105413
#define ADC_JDR1_JDATA_10 1571,105489
#define ADC_JDR1_JDATA_11 1572,105566
#define ADC_JDR1_JDATA_12 1573,105643
#define ADC_JDR1_JDATA_13 1574,105720
#define ADC_JDR1_JDATA_14 1575,105797
#define ADC_JDR1_JDATA_15 1576,105874
#define ADC_JDR2_JDATA 1579,106037
#define ADC_JDR2_JDATA_0 1580,106115
#define ADC_JDR2_JDATA_1 1581,106191
#define ADC_JDR2_JDATA_2 1582,106267
#define ADC_JDR2_JDATA_3 1583,106343
#define ADC_JDR2_JDATA_4 1584,106419
#define ADC_JDR2_JDATA_5 1585,106495
#define ADC_JDR2_JDATA_6 1586,106571
#define ADC_JDR2_JDATA_7 1587,106647
#define ADC_JDR2_JDATA_8 1588,106723
#define ADC_JDR2_JDATA_9 1589,106799
#define ADC_JDR2_JDATA_10 1590,106875
#define ADC_JDR2_JDATA_11 1591,106952
#define ADC_JDR2_JDATA_12 1592,107029
#define ADC_JDR2_JDATA_13 1593,107106
#define ADC_JDR2_JDATA_14 1594,107183
#define ADC_JDR2_JDATA_15 1595,107260
#define ADC_JDR3_JDATA 1598,107423
#define ADC_JDR3_JDATA_0 1599,107501
#define ADC_JDR3_JDATA_1 1600,107577
#define ADC_JDR3_JDATA_2 1601,107653
#define ADC_JDR3_JDATA_3 1602,107729
#define ADC_JDR3_JDATA_4 1603,107805
#define ADC_JDR3_JDATA_5 1604,107881
#define ADC_JDR3_JDATA_6 1605,107957
#define ADC_JDR3_JDATA_7 1606,108033
#define ADC_JDR3_JDATA_8 1607,108109
#define ADC_JDR3_JDATA_9 1608,108185
#define ADC_JDR3_JDATA_10 1609,108261
#define ADC_JDR3_JDATA_11 1610,108338
#define ADC_JDR3_JDATA_12 1611,108415
#define ADC_JDR3_JDATA_13 1612,108492
#define ADC_JDR3_JDATA_14 1613,108569
#define ADC_JDR3_JDATA_15 1614,108646
#define ADC_JDR4_JDATA 1617,108809
#define ADC_JDR4_JDATA_0 1618,108887
#define ADC_JDR4_JDATA_1 1619,108963
#define ADC_JDR4_JDATA_2 1620,109039
#define ADC_JDR4_JDATA_3 1621,109115
#define ADC_JDR4_JDATA_4 1622,109191
#define ADC_JDR4_JDATA_5 1623,109267
#define ADC_JDR4_JDATA_6 1624,109343
#define ADC_JDR4_JDATA_7 1625,109419
#define ADC_JDR4_JDATA_8 1626,109495
#define ADC_JDR4_JDATA_9 1627,109571
#define ADC_JDR4_JDATA_10 1628,109647
#define ADC_JDR4_JDATA_11 1629,109724
#define ADC_JDR4_JDATA_12 1630,109801
#define ADC_JDR4_JDATA_13 1631,109878
#define ADC_JDR4_JDATA_14 1632,109955
#define ADC_JDR4_JDATA_15 1633,110032
#define ADC_AWD2CR_AWD2CH 1636,110197
#define ADC_AWD2CR_AWD2CH_0 1637,110298
#define ADC_AWD2CR_AWD2CH_1 1638,110376
#define ADC_AWD2CR_AWD2CH_2 1639,110454
#define ADC_AWD2CR_AWD2CH_3 1640,110532
#define ADC_AWD2CR_AWD2CH_4 1641,110610
#define ADC_AWD2CR_AWD2CH_5 1642,110688
#define ADC_AWD2CR_AWD2CH_6 1643,110766
#define ADC_AWD2CR_AWD2CH_7 1644,110844
#define ADC_AWD2CR_AWD2CH_8 1645,110922
#define ADC_AWD2CR_AWD2CH_9 1646,111000
#define ADC_AWD2CR_AWD2CH_10 1647,111078
#define ADC_AWD2CR_AWD2CH_11 1648,111157
#define ADC_AWD2CR_AWD2CH_12 1649,111236
#define ADC_AWD2CR_AWD2CH_13 1650,111315
#define ADC_AWD2CR_AWD2CH_14 1651,111394
#define ADC_AWD2CR_AWD2CH_15 1652,111473
#define ADC_AWD2CR_AWD2CH_16 1653,111552
#define ADC_AWD2CR_AWD2CH_17 1654,111631
#define ADC_AWD3CR_AWD3CH 1657,111798
#define ADC_AWD3CR_AWD3CH_0 1658,111899
#define ADC_AWD3CR_AWD3CH_1 1659,111977
#define ADC_AWD3CR_AWD3CH_2 1660,112055
#define ADC_AWD3CR_AWD3CH_3 1661,112133
#define ADC_AWD3CR_AWD3CH_4 1662,112211
#define ADC_AWD3CR_AWD3CH_5 1663,112289
#define ADC_AWD3CR_AWD3CH_6 1664,112367
#define ADC_AWD3CR_AWD3CH_7 1665,112445
#define ADC_AWD3CR_AWD3CH_8 1666,112523
#define ADC_AWD3CR_AWD3CH_9 1667,112601
#define ADC_AWD3CR_AWD3CH_10 1668,112679
#define ADC_AWD3CR_AWD3CH_11 1669,112758
#define ADC_AWD3CR_AWD3CH_12 1670,112837
#define ADC_AWD3CR_AWD3CH_13 1671,112916
#define ADC_AWD3CR_AWD3CH_14 1672,112995
#define ADC_AWD3CR_AWD3CH_15 1673,113074
#define ADC_AWD3CR_AWD3CH_16 1674,113153
#define ADC_AWD3CR_AWD3CH_17 1675,113232
#define ADC_DIFSEL_DIFSEL 1678,113399
#define ADC_DIFSEL_DIFSEL_0 1679,113504
#define ADC_DIFSEL_DIFSEL_1 1680,113582
#define ADC_DIFSEL_DIFSEL_2 1681,113660
#define ADC_DIFSEL_DIFSEL_3 1682,113738
#define ADC_DIFSEL_DIFSEL_4 1683,113816
#define ADC_DIFSEL_DIFSEL_5 1684,113894
#define ADC_DIFSEL_DIFSEL_6 1685,113972
#define ADC_DIFSEL_DIFSEL_7 1686,114050
#define ADC_DIFSEL_DIFSEL_8 1687,114128
#define ADC_DIFSEL_DIFSEL_9 1688,114206
#define ADC_DIFSEL_DIFSEL_10 1689,114284
#define ADC_DIFSEL_DIFSEL_11 1690,114363
#define ADC_DIFSEL_DIFSEL_12 1691,114442
#define ADC_DIFSEL_DIFSEL_13 1692,114521
#define ADC_DIFSEL_DIFSEL_14 1693,114600
#define ADC_DIFSEL_DIFSEL_15 1694,114679
#define ADC_DIFSEL_DIFSEL_16 1695,114758
#define ADC_DIFSEL_DIFSEL_17 1696,114837
#define ADC_CALFACT_CALFACT_S 1699,115005
#define ADC_CALFACT_CALFACT_S_0 1700,115114
#define ADC_CALFACT_CALFACT_S_1 1701,115198
#define ADC_CALFACT_CALFACT_S_2 1702,115282
#define ADC_CALFACT_CALFACT_S_3 1703,115366
#define ADC_CALFACT_CALFACT_S_4 1704,115450
#define ADC_CALFACT_CALFACT_S_5 1705,115534
#define ADC_CALFACT_CALFACT_S_6 1706,115618
#define ADC_CALFACT_CALFACT_D 1707,115702
#define ADC_CALFACT_CALFACT_D_0 1708,115811
#define ADC_CALFACT_CALFACT_D_1 1709,115895
#define ADC_CALFACT_CALFACT_D_2 1710,115979
#define ADC_CALFACT_CALFACT_D_3 1711,116063
#define ADC_CALFACT_CALFACT_D_4 1712,116147
#define ADC_CALFACT_CALFACT_D_5 1713,116231
#define ADC_CALFACT_CALFACT_D_6 1714,116315
#define ADC12_CSR_ADRDY_MST 1718,116568
#define ADC12_CSR_ADRDY_EOSMP_MST 1719,116653
#define ADC12_CSR_ADRDY_EOC_MST 1720,116766
#define ADC12_CSR_ADRDY_EOS_MST 1721,116878
#define ADC12_CSR_ADRDY_OVR_MST 1722,116993
#define ADC12_CSR_ADRDY_JEOC_MST 1723,117092
#define ADC12_CSR_ADRDY_JEOS_MST 1724,117205
#define ADC12_CSR_AWD1_MST 1725,117321
#define ADC12_CSR_AWD2_MST 1726,117430
#define ADC12_CSR_AWD3_MST 1727,117539
#define ADC12_CSR_JQOVF_MST 1728,117648
#define ADC12_CSR_ADRDY_SLV 1729,117771
#define ADC12_CSR_ADRDY_EOSMP_SLV 1730,117855
#define ADC12_CSR_ADRDY_EOC_SLV 1731,117967
#define ADC12_CSR_ADRDY_EOS_SLV 1732,118078
#define ADC12_CSR_ADRDY_OVR_SLV 1733,118192
#define ADC12_CSR_ADRDY_JEOC_SLV 1734,118290
#define ADC12_CSR_ADRDY_JEOS_SLV 1735,118402
#define ADC12_CSR_AWD1_SLV 1736,118517
#define ADC12_CSR_AWD2_SLV 1737,118625
#define ADC12_CSR_AWD3_SLV 1738,118733
#define ADC12_CSR_JQOVF_SLV 1739,118841
#define ADC34_CSR_ADRDY_MST 1742,119050
#define ADC34_CSR_ADRDY_EOSMP_MST 1743,119135
#define ADC34_CSR_ADRDY_EOC_MST 1744,119248
#define ADC34_CSR_ADRDY_EOS_MST 1745,119360
#define ADC34_CSR_ADRDY_OVR_MST 1746,119475
#define ADC34_CSR_ADRDY_JEOC_MST 1747,119574
#define ADC34_CSR_ADRDY_JEOS_MST 1748,119687
#define ADC34_CSR_AWD1_MST 1749,119803
#define ADC34_CSR_AWD2_MST 1750,119912
#define ADC34_CSR_AWD3_MST 1751,120021
#define ADC34_CSR_JQOVF_MST 1752,120130
#define ADC34_CSR_ADRDY_SLV 1753,120253
#define ADC34_CSR_ADRDY_EOSMP_SLV 1754,120337
#define ADC34_CSR_ADRDY_EOC_SLV 1755,120449
#define ADC34_CSR_ADRDY_EOS_SLV 1756,120560
#define ADC12_CSR_ADRDY_OVR_SLV 1757,120674
#define ADC34_CSR_ADRDY_JEOC_SLV 1758,120772
#define ADC34_CSR_ADRDY_JEOS_SLV 1759,120884
#define ADC34_CSR_AWD1_SLV 1760,120999
#define ADC34_CSR_AWD2_SLV 1761,121107
#define ADC34_CSR_AWD3_SLV 1762,121215
#define ADC34_CSR_JQOVF_SLV 1763,121323
#define ADC12_CCR_MULTI 1766,121530
#define ADC12_CCR_MULTI_0 1767,121623
#define ADC12_CCR_MULTI_1 1768,121703
#define ADC12_CCR_MULTI_2 1769,121783
#define ADC12_CCR_MULTI_3 1770,121863
#define ADC12_CCR_MULTI_4 1771,121943
#define ADC12_CCR_DELAY 1772,122023
#define ADC12_CCR_DELAY_0 1773,122123
#define ADC12_CCR_DELAY_1 1774,122203
#define ADC12_CCR_DELAY_2 1775,122283
#define ADC12_CCR_DELAY_3 1776,122363
#define ADC12_CCR_DMACFG 1777,122443
#define ADC12_CCR_MDMA 1778,122548
#define ADC12_CCR_MDMA_0 1779,122644
#define ADC12_CCR_MDMA_1 1780,122723
#define ADC12_CCR_CKMODE 1781,122802
#define ADC12_CCR_CKMODE_0 1782,122885
#define ADC12_CCR_CKMODE_1 1783,122966
#define ADC12_CCR_VREFEN 1784,123047
#define ADC12_CCR_TSEN 1785,123130
#define ADC12_CCR_VBATEN 1786,123224
#define ADC34_CCR_MULTI 1789,123389
#define ADC34_CCR_MULTI_0 1790,123482
#define ADC34_CCR_MULTI_1 1791,123562
#define ADC34_CCR_MULTI_2 1792,123642
#define ADC34_CCR_MULTI_3 1793,123722
#define ADC34_CCR_MULTI_4 1794,123802
#define ADC34_CCR_DELAY 1796,123884
#define ADC34_CCR_DELAY_0 1797,123984
#define ADC34_CCR_DELAY_1 1798,124064
#define ADC34_CCR_DELAY_2 1799,124144
#define ADC34_CCR_DELAY_3 1800,124224
#define ADC34_CCR_DMACFG 1802,124306
#define ADC34_CCR_MDMA 1803,124411
#define ADC34_CCR_MDMA_0 1804,124507
#define ADC34_CCR_MDMA_1 1805,124586
#define ADC34_CCR_CKMODE 1807,124667
#define ADC34_CCR_CKMODE_0 1808,124750
#define ADC34_CCR_CKMODE_1 1809,124831
#define ADC34_CCR_VREFEN 1811,124914
#define ADC34_CCR_TSEN 1812,124997
#define ADC34_CCR_VBATEN 1813,125091
#define ADC12_CDR_RDATA_MST 1816,125256
#define ADC12_CDR_RDATA_MST_0 1817,125355
#define ADC12_CDR_RDATA_MST_1 1818,125439
#define ADC12_CDR_RDATA_MST_2 1819,125523
#define ADC12_CDR_RDATA_MST_3 1820,125607
#define ADC12_CDR_RDATA_MST_4 1821,125691
#define ADC12_CDR_RDATA_MST_5 1822,125775
#define ADC12_CDR_RDATA_MST_6 1823,125859
#define ADC12_CDR_RDATA_MST_7 1824,125943
#define ADC12_CDR_RDATA_MST_8 1825,126027
#define ADC12_CDR_RDATA_MST_9 1826,126111
#define ADC12_CDR_RDATA_MST_10 1827,126195
#define ADC12_CDR_RDATA_MST_11 1828,126280
#define ADC12_CDR_RDATA_MST_12 1829,126365
#define ADC12_CDR_RDATA_MST_13 1830,126450
#define ADC12_CDR_RDATA_MST_14 1831,126535
#define ADC12_CDR_RDATA_MST_15 1832,126620
#define ADC12_CDR_RDATA_SLV 1834,126707
#define ADC12_CDR_RDATA_SLV_0 1835,126806
#define ADC12_CDR_RDATA_SLV_1 1836,126890
#define ADC12_CDR_RDATA_SLV_2 1837,126974
#define ADC12_CDR_RDATA_SLV_3 1838,127058
#define ADC12_CDR_RDATA_SLV_4 1839,127142
#define ADC12_CDR_RDATA_SLV_5 1840,127226
#define ADC12_CDR_RDATA_SLV_6 1841,127310
#define ADC12_CDR_RDATA_SLV_7 1842,127394
#define ADC12_CDR_RDATA_SLV_8 1843,127478
#define ADC12_CDR_RDATA_SLV_9 1844,127562
#define ADC12_CDR_RDATA_SLV_10 1845,127646
#define ADC12_CDR_RDATA_SLV_11 1846,127731
#define ADC12_CDR_RDATA_SLV_12 1847,127816
#define ADC12_CDR_RDATA_SLV_13 1848,127901
#define ADC12_CDR_RDATA_SLV_14 1849,127986
#define ADC12_CDR_RDATA_SLV_15 1850,128071
#define ADC34_CDR_RDATA_MST 1853,128241
#define ADC34_CDR_RDATA_MST_0 1854,128340
#define ADC34_CDR_RDATA_MST_1 1855,128424
#define ADC34_CDR_RDATA_MST_2 1856,128508
#define ADC34_CDR_RDATA_MST_3 1857,128592
#define ADC34_CDR_RDATA_MST_4 1858,128676
#define ADC34_CDR_RDATA_MST_5 1859,128760
#define ADC34_CDR_RDATA_MST_6 1860,128844
#define ADC34_CDR_RDATA_MST_7 1861,128928
#define ADC34_CDR_RDATA_MST_8 1862,129012
#define ADC34_CDR_RDATA_MST_9 1863,129096
#define ADC34_CDR_RDATA_MST_10 1864,129180
#define ADC34_CDR_RDATA_MST_11 1865,129265
#define ADC34_CDR_RDATA_MST_12 1866,129350
#define ADC34_CDR_RDATA_MST_13 1867,129435
#define ADC34_CDR_RDATA_MST_14 1868,129520
#define ADC34_CDR_RDATA_MST_15 1869,129605
#define ADC34_CDR_RDATA_SLV 1871,129692
#define ADC34_CDR_RDATA_SLV_0 1872,129791
#define ADC34_CDR_RDATA_SLV_1 1873,129875
#define ADC34_CDR_RDATA_SLV_2 1874,129959
#define ADC34_CDR_RDATA_SLV_3 1875,130043
#define ADC34_CDR_RDATA_SLV_4 1876,130127
#define ADC34_CDR_RDATA_SLV_5 1877,130211
#define ADC34_CDR_RDATA_SLV_6 1878,130295
#define ADC34_CDR_RDATA_SLV_7 1879,130379
#define ADC34_CDR_RDATA_SLV_8 1880,130463
#define ADC34_CDR_RDATA_SLV_9 1881,130547
#define ADC34_CDR_RDATA_SLV_10 1882,130631
#define ADC34_CDR_RDATA_SLV_11 1883,130716
#define ADC34_CDR_RDATA_SLV_12 1884,130801
#define ADC34_CDR_RDATA_SLV_13 1885,130886
#define ADC34_CDR_RDATA_SLV_14 1886,130971
#define ADC34_CDR_RDATA_SLV_15 1887,131056
#define COMP1_CSR_COMP1EN 1896,131637
#define COMP1_CSR_COMP1SW1 1897,131722
#define COMP1_CSR_COMP1INSEL 1898,131819
#define COMP1_CSR_COMP1INSEL_0 1899,131920
#define COMP1_CSR_COMP1INSEL_1 1900,132027
#define COMP1_CSR_COMP1INSEL_2 1901,132134
#define COMP1_CSR_COMP1OUTSEL 1902,132241
#define COMP1_CSR_COMP1OUTSEL_0 1903,132333
#define COMP1_CSR_COMP1OUTSEL_1 1904,132431
#define COMP1_CSR_COMP1OUTSEL_2 1905,132529
#define COMP1_CSR_COMP1OUTSEL_3 1906,132627
#define COMP1_CSR_COMP1POL 1907,132725
#define COMP1_CSR_COMP1BLANKING 1908,132819
#define COMP1_CSR_COMP1BLANKING_0 1909,132906
#define COMP1_CSR_COMP1BLANKING_1 1910,132999
#define COMP1_CSR_COMP1BLANKING_2 1911,133092
#define COMP1_CSR_COMP1OUT 1912,133185
#define COMP1_CSR_COMP1LOCK 1913,133276
#define COMP2_CSR_COMP2EN 1916,133443
#define COMP2_CSR_COMP2INSEL 1917,133528
#define COMP2_CSR_COMP2INSEL_0 1918,133629
#define COMP2_CSR_COMP2INSEL_1 1919,133736
#define COMP2_CSR_COMP2INSEL_2 1920,133843
#define COMP2_CSR_COMP2INSEL_3 1921,133950
#define COMP2_CSR_COMP2OUTSEL 1922,134057
#define COMP2_CSR_COMP2OUTSEL_0 1923,134149
#define COMP2_CSR_COMP2OUTSEL_1 1924,134247
#define COMP2_CSR_COMP2OUTSEL_2 1925,134345
#define COMP2_CSR_COMP2OUTSEL_3 1926,134443
#define COMP2_CSR_COMP2POL 1927,134541
#define COMP2_CSR_COMP2BLANKING 1928,134635
#define COMP2_CSR_COMP2BLANKING_0 1929,134722
#define COMP2_CSR_COMP2BLANKING_1 1930,134815
#define COMP2_CSR_COMP2BLANKING_2 1931,134908
#define COMP2_CSR_COMP2OUT 1932,135001
#define COMP2_CSR_COMP2LOCK 1933,135092
#define COMP3_CSR_COMP3EN 1936,135259
#define COMP3_CSR_COMP3INSEL 1937,135344
#define COMP3_CSR_COMP3INSEL_0 1938,135445
#define COMP3_CSR_COMP3INSEL_1 1939,135552
#define COMP3_CSR_COMP3INSEL_2 1940,135659
#define COMP3_CSR_COMP3OUTSEL 1941,135766
#define COMP3_CSR_COMP3OUTSEL_0 1942,135858
#define COMP3_CSR_COMP3OUTSEL_1 1943,135956
#define COMP3_CSR_COMP3OUTSEL_2 1944,136054
#define COMP3_CSR_COMP3OUTSEL_3 1945,136152
#define COMP3_CSR_COMP3POL 1946,136250
#define COMP3_CSR_COMP3BLANKING 1947,136344
#define COMP3_CSR_COMP3BLANKING_0 1948,136431
#define COMP3_CSR_COMP3BLANKING_1 1949,136524
#define COMP3_CSR_COMP3BLANKING_2 1950,136617
#define COMP3_CSR_COMP3OUT 1951,136710
#define COMP3_CSR_COMP3LOCK 1952,136801
#define COMP4_CSR_COMP4EN 1955,136968
#define COMP4_CSR_COMP4INSEL 1956,137053
#define COMP4_CSR_COMP4INSEL_0 1957,137154
#define COMP4_CSR_COMP4INSEL_1 1958,137261
#define COMP4_CSR_COMP4INSEL_2 1959,137368
#define COMP4_CSR_COMP4INSEL_3 1960,137475
#define COMP4_CSR_COMP4OUTSEL 1961,137582
#define COMP4_CSR_COMP4OUTSEL_0 1962,137674
#define COMP4_CSR_COMP4OUTSEL_1 1963,137772
#define COMP4_CSR_COMP4OUTSEL_2 1964,137870
#define COMP4_CSR_COMP4OUTSEL_3 1965,137968
#define COMP4_CSR_COMP4POL 1966,138066
#define COMP4_CSR_COMP4BLANKING 1967,138160
#define COMP4_CSR_COMP4BLANKING_0 1968,138247
#define COMP4_CSR_COMP4BLANKING_1 1969,138340
#define COMP4_CSR_COMP4BLANKING_2 1970,138433
#define COMP4_CSR_COMP4OUT 1971,138526
#define COMP4_CSR_COMP4LOCK 1972,138617
#define COMP5_CSR_COMP5EN 1975,138784
#define COMP5_CSR_COMP5INSEL 1976,138869
#define COMP5_CSR_COMP5INSEL_0 1977,138970
#define COMP5_CSR_COMP5INSEL_1 1978,139077
#define COMP5_CSR_COMP5INSEL_2 1979,139184
#define COMP5_CSR_COMP5OUTSEL 1980,139291
#define COMP5_CSR_COMP5OUTSEL_0 1981,139383
#define COMP5_CSR_COMP5OUTSEL_1 1982,139481
#define COMP5_CSR_COMP5OUTSEL_2 1983,139579
#define COMP5_CSR_COMP5OUTSEL_3 1984,139677
#define COMP5_CSR_COMP5POL 1985,139775
#define COMP5_CSR_COMP5BLANKING 1986,139869
#define COMP5_CSR_COMP5BLANKING_0 1987,139956
#define COMP5_CSR_COMP5BLANKING_1 1988,140049
#define COMP5_CSR_COMP5BLANKING_2 1989,140142
#define COMP5_CSR_COMP5OUT 1990,140235
#define COMP5_CSR_COMP5LOCK 1991,140326
#define COMP6_CSR_COMP6EN 1994,140493
#define COMP6_CSR_COMP6INSEL 1995,140578
#define COMP6_CSR_COMP6INSEL_0 1996,140679
#define COMP6_CSR_COMP6INSEL_1 1997,140786
#define COMP6_CSR_COMP6INSEL_2 1998,140893
#define COMP6_CSR_COMP6INSEL_3 1999,141000
#define COMP6_CSR_COMP6OUTSEL 2000,141107
#define COMP6_CSR_COMP6OUTSEL_0 2001,141199
#define COMP6_CSR_COMP6OUTSEL_1 2002,141297
#define COMP6_CSR_COMP6OUTSEL_2 2003,141395
#define COMP6_CSR_COMP6OUTSEL_3 2004,141493
#define COMP6_CSR_COMP6POL 2005,141591
#define COMP6_CSR_COMP6BLANKING 2006,141685
#define COMP6_CSR_COMP6BLANKING_0 2007,141772
#define COMP6_CSR_COMP6BLANKING_1 2008,141865
#define COMP6_CSR_COMP6BLANKING_2 2009,141958
#define COMP6_CSR_COMP6OUT 2010,142051
#define COMP6_CSR_COMP6LOCK 2011,142142
#define COMP7_CSR_COMP7EN 2014,142309
#define COMP7_CSR_COMP7INSEL 2015,142394
#define COMP7_CSR_COMP7INSEL_0 2016,142495
#define COMP7_CSR_COMP7INSEL_1 2017,142602
#define COMP7_CSR_COMP7INSEL_2 2018,142709
#define COMP7_CSR_COMP7OUTSEL 2019,142816
#define COMP7_CSR_COMP7OUTSEL_0 2020,142908
#define COMP7_CSR_COMP7OUTSEL_1 2021,143006
#define COMP7_CSR_COMP7OUTSEL_2 2022,143104
#define COMP7_CSR_COMP7OUTSEL_3 2023,143202
#define COMP7_CSR_COMP7POL 2024,143300
#define COMP7_CSR_COMP7BLANKING 2025,143394
#define COMP7_CSR_COMP7BLANKING_0 2026,143481
#define COMP7_CSR_COMP7BLANKING_1 2027,143574
#define COMP7_CSR_COMP7BLANKING_2 2028,143667
#define COMP7_CSR_COMP7OUT 2029,143760
#define COMP7_CSR_COMP7LOCK 2030,143851
#define COMP_CSR_COMPxEN 2033,144018
#define COMP_CSR_COMPxINSEL 2034,144102
#define COMP_CSR_COMPxINSEL_0 2035,144202
#define COMP_CSR_COMPxINSEL_1 2036,144308
#define COMP_CSR_COMPxINSEL_2 2037,144414
#define COMP_CSR_COMPxINSEL_3 2038,144520
#define COMP_CSR_COMPxWNDWEN 2039,144626
#define COMP_CSR_COMPxOUTSEL 2040,144722
#define COMP_CSR_COMPxOUTSEL_0 2041,144813
#define COMP_CSR_COMPxOUTSEL_1 2042,144910
#define COMP_CSR_COMPxOUTSEL_2 2043,145007
#define COMP_CSR_COMPxOUTSEL_3 2044,145104
#define COMP_CSR_COMPxPOL 2045,145201
#define COMP_CSR_COMPxBLANKING 2046,145294
#define COMP_CSR_COMPxBLANKING_0 2047,145380
#define COMP_CSR_COMPxBLANKING_1 2048,145472
#define COMP_CSR_COMPxBLANKING_2 2049,145564
#define COMP_CSR_COMPxOUT 2050,145656
#define COMP_CSR_COMPxLOCK 2051,145746
#define OPAMP1_CSR_OPAMP1EN 2059,146322
#define OPAMP1_CSR_FORCEVP 2060,146410
#define OPAMP1_CSR_VPSEL 2061,146548
#define OPAMP1_CSR_VPSEL_0 2062,146652
#define OPAMP1_CSR_VPSEL_1 2063,146732
#define OPAMP1_CSR_VMSEL 2064,146812
#define OPAMP1_CSR_VMSEL_0 2065,146912
#define OPAMP1_CSR_VMSEL_1 2066,146992
#define OPAMP1_CSR_TCMEN 2067,147072
#define OPAMP1_CSR_VMSSEL 2068,147179
#define OPAMP1_CSR_VPSSEL 2069,147289
#define OPAMP1_CSR_VPSSEL_0 2070,147403
#define OPAMP1_CSR_VPSSEL_1 2071,147483
#define OPAMP1_CSR_CALON 2072,147563
#define OPAMP1_CSR_CALSEL 2073,147661
#define OPAMP1_CSR_CALSEL_0 2074,147757
#define OPAMP1_CSR_CALSEL_1 2075,147837
#define OPAMP1_CSR_PGGAIN 2076,147917
#define OPAMP1_CSR_PGGAIN_0 2077,148008
#define OPAMP1_CSR_PGGAIN_1 2078,148088
#define OPAMP1_CSR_PGGAIN_2 2079,148168
#define OPAMP1_CSR_PGGAIN_3 2080,148248
#define OPAMP1_CSR_USERTRIM 2081,148328
#define OPAMP1_CSR_TRIMOFFSETP 2082,148423
#define OPAMP1_CSR_TRIMOFFSETN 2083,148526
#define OPAMP1_CSR_TSTREF 2084,148629
#define OPAMP1_CSR_OUTCAL 2085,148759
#define OPAMP1_CSR_LOCK 2086,148857
#define OPAMP2_CSR_OPAMP2EN 2089,149026
#define OPAMP2_CSR_FORCEVP 2090,149114
#define OPAMP2_CSR_VPSEL 2091,149252
#define OPAMP2_CSR_VPSEL_0 2092,149356
#define OPAMP2_CSR_VPSEL_1 2093,149436
#define OPAMP2_CSR_VMSEL 2094,149516
#define OPAMP2_CSR_VMSEL_0 2095,149616
#define OPAMP2_CSR_VMSEL_1 2096,149696
#define OPAMP2_CSR_TCMEN 2097,149776
#define OPAMP2_CSR_VMSSEL 2098,149883
#define OPAMP2_CSR_VPSSEL 2099,149993
#define OPAMP2_CSR_VPSSEL_0 2100,150107
#define OPAMP2_CSR_VPSSEL_1 2101,150187
#define OPAMP2_CSR_CALON 2102,150267
#define OPAMP2_CSR_CALSEL 2103,150365
#define OPAMP2_CSR_CALSEL_0 2104,150461
#define OPAMP2_CSR_CALSEL_1 2105,150541
#define OPAMP2_CSR_PGGAIN 2106,150621
#define OPAMP2_CSR_PGGAIN_0 2107,150712
#define OPAMP2_CSR_PGGAIN_1 2108,150792
#define OPAMP2_CSR_PGGAIN_2 2109,150872
#define OPAMP2_CSR_PGGAIN_3 2110,150952
#define OPAMP2_CSR_USERTRIM 2111,151032
#define OPAMP2_CSR_TRIMOFFSETP 2112,151127
#define OPAMP2_CSR_TRIMOFFSETN 2113,151230
#define OPAMP2_CSR_TSTREF 2114,151333
#define OPAMP2_CSR_OUTCAL 2115,151463
#define OPAMP2_CSR_LOCK 2116,151561
#define OPAMP3_CSR_OPAMP3EN 2119,151730
#define OPAMP3_CSR_FORCEVP 2120,151818
#define OPAMP3_CSR_VPSEL 2121,151956
#define OPAMP3_CSR_VPSEL_0 2122,152060
#define OPAMP3_CSR_VPSEL_1 2123,152140
#define OPAMP3_CSR_VMSEL 2124,152220
#define OPAMP3_CSR_VMSEL_0 2125,152320
#define OPAMP3_CSR_VMSEL_1 2126,152400
#define OPAMP3_CSR_TCMEN 2127,152480
#define OPAMP3_CSR_VMSSEL 2128,152587
#define OPAMP3_CSR_VPSSEL 2129,152697
#define OPAMP3_CSR_VPSSEL_0 2130,152811
#define OPAMP3_CSR_VPSSEL_1 2131,152891
#define OPAMP3_CSR_CALON 2132,152971
#define OPAMP3_CSR_CALSEL 2133,153069
#define OPAMP3_CSR_CALSEL_0 2134,153165
#define OPAMP3_CSR_CALSEL_1 2135,153245
#define OPAMP3_CSR_PGGAIN 2136,153325
#define OPAMP3_CSR_PGGAIN_0 2137,153416
#define OPAMP3_CSR_PGGAIN_1 2138,153496
#define OPAMP3_CSR_PGGAIN_2 2139,153576
#define OPAMP3_CSR_PGGAIN_3 2140,153656
#define OPAMP3_CSR_USERTRIM 2141,153736
#define OPAMP3_CSR_TRIMOFFSETP 2142,153831
#define OPAMP3_CSR_TRIMOFFSETN 2143,153934
#define OPAMP3_CSR_TSTREF 2144,154037
#define OPAMP3_CSR_OUTCAL 2145,154167
#define OPAMP3_CSR_LOCK 2146,154265
#define OPAMP4_CSR_OPAMP4EN 2149,154434
#define OPAMP4_CSR_FORCEVP 2150,154522
#define OPAMP4_CSR_VPSEL 2151,154660
#define OPAMP4_CSR_VPSEL_0 2152,154764
#define OPAMP4_CSR_VPSEL_1 2153,154844
#define OPAMP4_CSR_VMSEL 2154,154924
#define OPAMP4_CSR_VMSEL_0 2155,155024
#define OPAMP4_CSR_VMSEL_1 2156,155104
#define OPAMP4_CSR_TCMEN 2157,155184
#define OPAMP4_CSR_VMSSEL 2158,155291
#define OPAMP4_CSR_VPSSEL 2159,155401
#define OPAMP4_CSR_VPSSEL_0 2160,155515
#define OPAMP4_CSR_VPSSEL_1 2161,155595
#define OPAMP4_CSR_CALON 2162,155675
#define OPAMP4_CSR_CALSEL 2163,155773
#define OPAMP4_CSR_CALSEL_0 2164,155869
#define OPAMP4_CSR_CALSEL_1 2165,155949
#define OPAMP4_CSR_PGGAIN 2166,156029
#define OPAMP4_CSR_PGGAIN_0 2167,156120
#define OPAMP4_CSR_PGGAIN_1 2168,156200
#define OPAMP4_CSR_PGGAIN_2 2169,156280
#define OPAMP4_CSR_PGGAIN_3 2170,156360
#define OPAMP4_CSR_USERTRIM 2171,156440
#define OPAMP4_CSR_TRIMOFFSETP 2172,156535
#define OPAMP4_CSR_TRIMOFFSETN 2173,156638
#define OPAMP4_CSR_TSTREF 2174,156741
#define OPAMP4_CSR_OUTCAL 2175,156871
#define OPAMP4_CSR_LOCK 2176,156969
#define OPAMP_CSR_OPAMPxEN 2179,157138
#define OPAMP_CSR_FORCEVP 2180,157224
#define OPAMP_CSR_VPSEL 2181,157361
#define OPAMP_CSR_VPSEL_0 2182,157464
#define OPAMP_CSR_VPSEL_1 2183,157543
#define OPAMP_CSR_VMSEL 2184,157622
#define OPAMP_CSR_VMSEL_0 2185,157721
#define OPAMP_CSR_VMSEL_1 2186,157800
#define OPAMP_CSR_TCMEN 2187,157879
#define OPAMP_CSR_VMSSEL 2188,157985
#define OPAMP_CSR_VPSSEL 2189,158094
#define OPAMP_CSR_VPSSEL_0 2190,158207
#define OPAMP_CSR_VPSSEL_1 2191,158286
#define OPAMP_CSR_CALON 2192,158365
#define OPAMP_CSR_CALSEL 2193,158462
#define OPAMP_CSR_CALSEL_0 2194,158557
#define OPAMP_CSR_CALSEL_1 2195,158636
#define OPAMP_CSR_PGGAIN 2196,158715
#define OPAMP_CSR_PGGAIN_0 2197,158805
#define OPAMP_CSR_PGGAIN_1 2198,158884
#define OPAMP_CSR_PGGAIN_2 2199,158963
#define OPAMP_CSR_PGGAIN_3 2200,159042
#define OPAMP_CSR_USERTRIM 2201,159121
#define OPAMP_CSR_TRIMOFFSETP 2202,159215
#define OPAMP_CSR_TRIMOFFSETN 2203,159317
#define OPAMP_CSR_TSTREF 2204,159419
#define OPAMP_CSR_OUTCAL 2205,159548
#define OPAMP_CSR_LOCK 2206,159645
#define  CAN_MCR_INRQ 2214,160223
#define  CAN_MCR_SLEEP 2215,160329
#define  CAN_MCR_TXFP 2216,160431
#define  CAN_MCR_RFLM 2217,160537
#define  CAN_MCR_NART 2218,160645
#define  CAN_MCR_AWUM 2219,160756
#define  CAN_MCR_ABOM 2220,160861
#define  CAN_MCR_TTCM 2221,160973
#define  CAN_MCR_RESET 2222,161090
#define  CAN_MSR_INAK 2225,161285
#define  CAN_MSR_SLAK 2226,161395
#define  CAN_MSR_ERRI 2227,161496
#define  CAN_MSR_WKUI 2228,161595
#define  CAN_MSR_SLAKI 2229,161695
#define  CAN_MSR_TXM 2230,161806
#define  CAN_MSR_RXM 2231,161903
#define  CAN_MSR_SAMP 2232,161999
#define  CAN_MSR_RX 2233,162100
#define  CAN_TSR_RQCP0 2236,162281
#define  CAN_TSR_TXOK0 2237,162391
#define  CAN_TSR_ALST0 2238,162502
#define  CAN_TSR_TERR0 2239,162615
#define  CAN_TSR_ABRQ0 2240,162729
#define  CAN_TSR_RQCP1 2241,162839
#define  CAN_TSR_TXOK1 2242,162949
#define  CAN_TSR_ALST1 2243,163060
#define  CAN_TSR_TERR1 2244,163173
#define  CAN_TSR_ABRQ1 2245,163287
#define  CAN_TSR_RQCP2 2246,163398
#define  CAN_TSR_TXOK2 2247,163508
#define  CAN_TSR_ALST2 2248,163620
#define  CAN_TSR_TERR2 2249,163734
#define  CAN_TSR_ABRQ2 2250,163849
#define  CAN_TSR_CODE 2251,163960
#define  CAN_TSR_TME 2253,164058
#define  CAN_TSR_TME0 2254,164155
#define  CAN_TSR_TME1 2255,164263
#define  CAN_TSR_TME2 2256,164371
#define  CAN_TSR_LOW 2258,164481
#define  CAN_TSR_LOW0 2259,164578
#define  CAN_TSR_LOW1 2260,164696
#define  CAN_TSR_LOW2 2261,164814
#define  CAN_RF0R_FMP0 2264,165016
#define  CAN_RF0R_FULL0 2265,165122
#define  CAN_RF0R_FOVR0 2266,165217
#define  CAN_RF0R_RFOM0 2267,165315
#define  CAN_RF1R_FMP1 2270,165512
#define  CAN_RF1R_FULL1 2271,165618
#define  CAN_RF1R_FOVR1 2272,165713
#define  CAN_RF1R_RFOM1 2273,165811
#define  CAN_IER_TMEIE 2276,166008
#define  CAN_IER_FMPIE0 2277,166131
#define  CAN_IER_FFIE0 2278,166252
#define  CAN_IER_FOVIE0 2279,166362
#define  CAN_IER_FMPIE1 2280,166475
#define  CAN_IER_FFIE1 2281,166596
#define  CAN_IER_FOVIE1 2282,166706
#define  CAN_IER_EWGIE 2283,166819
#define  CAN_IER_EPVIE 2284,166933
#define  CAN_IER_BOFIE 2285,167047
#define  CAN_IER_LECIE 2286,167155
#define  CAN_IER_ERRIE 2287,167271
#define  CAN_IER_WKUIE 2288,167377
#define  CAN_IER_SLKIE 2289,167484
#define  CAN_ESR_EWGF 2292,167674
#define  CAN_ESR_EPVF 2293,167776
#define  CAN_ESR_BOFF 2294,167878
#define  CAN_ESR_LEC 2296,167976
#define  CAN_ESR_LEC_0 2297,168091
#define  CAN_ESR_LEC_1 2298,168180
#define  CAN_ESR_LEC_2 2299,168269
#define  CAN_ESR_TEC 2301,168360
#define  CAN_ESR_REC 2302,168502
#define  CAN_BTR_BRP 2305,168691
#define  CAN_BTR_TS1 2306,168794
#define  CAN_BTR_TS1_0 2307,168892
#define  CAN_BTR_TS1_1 2308,168998
#define  CAN_BTR_TS1_2 2309,169104
#define  CAN_BTR_TS1_3 2310,169210
#define  CAN_BTR_TS2 2311,169316
#define  CAN_BTR_TS2_0 2312,169414
#define  CAN_BTR_TS2_1 2313,169520
#define  CAN_BTR_TS2_2 2314,169626
#define  CAN_BTR_SJW 2315,169732
#define  CAN_BTR_SJW_0 2316,169844
#define  CAN_BTR_SJW_1 2317,169964
#define  CAN_BTR_LBKM 2318,170084
#define  CAN_BTR_SILM 2319,170190
#define  CAN_TI0R_TXRQ 2323,170395
#define  CAN_TI0R_RTR 2324,170503
#define  CAN_TI0R_IDE 2325,170614
#define  CAN_TI0R_EXID 2326,170718
#define  CAN_TI0R_STID 2327,170821
#define  CAN_TDT0R_DLC 2330,171031
#define  CAN_TDT0R_TGT 2331,171131
#define  CAN_TDT0R_TIME 2332,171235
#define  CAN_TDL0R_DATA0 2335,171421
#define  CAN_TDL0R_DATA1 2336,171516
#define  CAN_TDL0R_DATA2 2337,171611
#define  CAN_TDL0R_DATA3 2338,171706
#define  CAN_TDH0R_DATA4 2341,171885
#define  CAN_TDH0R_DATA5 2342,171980
#define  CAN_TDH0R_DATA6 2343,172075
#define  CAN_TDH0R_DATA7 2344,172170
#define  CAN_TI1R_TXRQ 2347,172349
#define  CAN_TI1R_RTR 2348,172457
#define  CAN_TI1R_IDE 2349,172568
#define  CAN_TI1R_EXID 2350,172672
#define  CAN_TI1R_STID 2351,172775
#define  CAN_TDT1R_DLC 2354,172985
#define  CAN_TDT1R_TGT 2355,173085
#define  CAN_TDT1R_TIME 2356,173189
#define  CAN_TDL1R_DATA0 2359,173375
#define  CAN_TDL1R_DATA1 2360,173470
#define  CAN_TDL1R_DATA2 2361,173565
#define  CAN_TDL1R_DATA3 2362,173660
#define  CAN_TDH1R_DATA4 2365,173839
#define  CAN_TDH1R_DATA5 2366,173934
#define  CAN_TDH1R_DATA6 2367,174029
#define  CAN_TDH1R_DATA7 2368,174124
#define  CAN_TI2R_TXRQ 2371,174303
#define  CAN_TI2R_RTR 2372,174411
#define  CAN_TI2R_IDE 2373,174522
#define  CAN_TI2R_EXID 2374,174626
#define  CAN_TI2R_STID 2375,174729
#define  CAN_TDT2R_DLC 2378,174939
#define  CAN_TDT2R_TGT 2379,175039
#define  CAN_TDT2R_TIME 2380,175143
#define  CAN_TDL2R_DATA0 2383,175329
#define  CAN_TDL2R_DATA1 2384,175424
#define  CAN_TDL2R_DATA2 2385,175519
#define  CAN_TDL2R_DATA3 2386,175614
#define  CAN_TDH2R_DATA4 2389,175793
#define  CAN_TDH2R_DATA5 2390,175888
#define  CAN_TDH2R_DATA6 2391,175983
#define  CAN_TDH2R_DATA7 2392,176078
#define  CAN_RI0R_RTR 2395,176257
#define  CAN_RI0R_IDE 2396,176368
#define  CAN_RI0R_EXID 2397,176472
#define  CAN_RI0R_STID 2398,176575
#define  CAN_RDT0R_DLC 2401,176785
#define  CAN_RDT0R_FMI 2402,176885
#define  CAN_RDT0R_TIME 2403,176987
#define  CAN_RDL0R_DATA0 2406,177173
#define  CAN_RDL0R_DATA1 2407,177268
#define  CAN_RDL0R_DATA2 2408,177363
#define  CAN_RDL0R_DATA3 2409,177458
#define  CAN_RDH0R_DATA4 2412,177637
#define  CAN_RDH0R_DATA5 2413,177732
#define  CAN_RDH0R_DATA6 2414,177827
#define  CAN_RDH0R_DATA7 2415,177922
#define  CAN_RI1R_RTR 2418,178101
#define  CAN_RI1R_IDE 2419,178212
#define  CAN_RI1R_EXID 2420,178316
#define  CAN_RI1R_STID 2421,178419
#define  CAN_RDT1R_DLC 2424,178629
#define  CAN_RDT1R_FMI 2425,178729
#define  CAN_RDT1R_TIME 2426,178831
#define  CAN_RDL1R_DATA0 2429,179017
#define  CAN_RDL1R_DATA1 2430,179112
#define  CAN_RDL1R_DATA2 2431,179207
#define  CAN_RDL1R_DATA3 2432,179302
#define  CAN_RDH1R_DATA4 2435,179481
#define  CAN_RDH1R_DATA5 2436,179576
#define  CAN_RDH1R_DATA6 2437,179671
#define  CAN_RDH1R_DATA7 2438,179766
#define  CAN_FMR_FINIT 2442,179974
#define  CAN_FM1R_FBM 2445,180158
#define  CAN_FM1R_FBM0 2446,180253
#define  CAN_FM1R_FBM1 2447,180359
#define  CAN_FM1R_FBM2 2448,180465
#define  CAN_FM1R_FBM3 2449,180571
#define  CAN_FM1R_FBM4 2450,180677
#define  CAN_FM1R_FBM5 2451,180783
#define  CAN_FM1R_FBM6 2452,180889
#define  CAN_FM1R_FBM7 2453,180995
#define  CAN_FM1R_FBM8 2454,181101
#define  CAN_FM1R_FBM9 2455,181207
#define  CAN_FM1R_FBM10 2456,181313
#define  CAN_FM1R_FBM11 2457,181420
#define  CAN_FM1R_FBM12 2458,181527
#define  CAN_FM1R_FBM13 2459,181634
#define  CAN_FS1R_FSC 2462,181825
#define  CAN_FS1R_FSC0 2463,181935
#define  CAN_FS1R_FSC1 2464,182051
#define  CAN_FS1R_FSC2 2465,182167
#define  CAN_FS1R_FSC3 2466,182283
#define  CAN_FS1R_FSC4 2467,182399
#define  CAN_FS1R_FSC5 2468,182515
#define  CAN_FS1R_FSC6 2469,182631
#define  CAN_FS1R_FSC7 2470,182747
#define  CAN_FS1R_FSC8 2471,182863
#define  CAN_FS1R_FSC9 2472,182979
#define  CAN_FS1R_FSC10 2473,183095
#define  CAN_FS1R_FSC11 2474,183212
#define  CAN_FS1R_FSC12 2475,183329
#define  CAN_FS1R_FSC13 2476,183446
#define  CAN_FFA1R_FFA 2479,183647
#define  CAN_FFA1R_FFA0 2480,183753
#define  CAN_FFA1R_FFA1 2481,183872
#define  CAN_FFA1R_FFA2 2482,183991
#define  CAN_FFA1R_FFA3 2483,184110
#define  CAN_FFA1R_FFA4 2484,184229
#define  CAN_FFA1R_FFA5 2485,184348
#define  CAN_FFA1R_FFA6 2486,184467
#define  CAN_FFA1R_FFA7 2487,184586
#define  CAN_FFA1R_FFA8 2488,184705
#define  CAN_FFA1R_FFA9 2489,184824
#define  CAN_FFA1R_FFA10 2490,184943
#define  CAN_FFA1R_FFA11 2491,185063
#define  CAN_FFA1R_FFA12 2492,185183
#define  CAN_FFA1R_FFA13 2493,185303
#define  CAN_FA1R_FACT 2496,185507
#define  CAN_FA1R_FACT0 2497,185604
#define  CAN_FA1R_FACT1 2498,185703
#define  CAN_FA1R_FACT2 2499,185802
#define  CAN_FA1R_FACT3 2500,185901
#define  CAN_FA1R_FACT4 2501,186000
#define  CAN_FA1R_FACT5 2502,186099
#define  CAN_FA1R_FACT6 2503,186198
#define  CAN_FA1R_FACT7 2504,186297
#define  CAN_FA1R_FACT8 2505,186396
#define  CAN_FA1R_FACT9 2506,186495
#define  CAN_FA1R_FACT10 2507,186594
#define  CAN_FA1R_FACT11 2508,186694
#define  CAN_FA1R_FACT12 2509,186794
#define  CAN_FA1R_FACT13 2510,186894
#define  CAN_F0R1_FB0 2513,187078
#define  CAN_F0R1_FB1 2514,187174
#define  CAN_F0R1_FB2 2515,187270
#define  CAN_F0R1_FB3 2516,187366
#define  CAN_F0R1_FB4 2517,187462
#define  CAN_F0R1_FB5 2518,187558
#define  CAN_F0R1_FB6 2519,187654
#define  CAN_F0R1_FB7 2520,187750
#define  CAN_F0R1_FB8 2521,187846
#define  CAN_F0R1_FB9 2522,187942
#define  CAN_F0R1_FB10 2523,188038
#define  CAN_F0R1_FB11 2524,188135
#define  CAN_F0R1_FB12 2525,188232
#define  CAN_F0R1_FB13 2526,188329
#define  CAN_F0R1_FB14 2527,188426
#define  CAN_F0R1_FB15 2528,188523
#define  CAN_F0R1_FB16 2529,188620
#define  CAN_F0R1_FB17 2530,188717
#define  CAN_F0R1_FB18 2531,188814
#define  CAN_F0R1_FB19 2532,188911
#define  CAN_F0R1_FB20 2533,189008
#define  CAN_F0R1_FB21 2534,189105
#define  CAN_F0R1_FB22 2535,189202
#define  CAN_F0R1_FB23 2536,189299
#define  CAN_F0R1_FB24 2537,189396
#define  CAN_F0R1_FB25 2538,189493
#define  CAN_F0R1_FB26 2539,189590
#define  CAN_F0R1_FB27 2540,189687
#define  CAN_F0R1_FB28 2541,189784
#define  CAN_F0R1_FB29 2542,189881
#define  CAN_F0R1_FB30 2543,189978
#define  CAN_F0R1_FB31 2544,190075
#define  CAN_F1R1_FB0 2547,190256
#define  CAN_F1R1_FB1 2548,190352
#define  CAN_F1R1_FB2 2549,190448
#define  CAN_F1R1_FB3 2550,190544
#define  CAN_F1R1_FB4 2551,190640
#define  CAN_F1R1_FB5 2552,190736
#define  CAN_F1R1_FB6 2553,190832
#define  CAN_F1R1_FB7 2554,190928
#define  CAN_F1R1_FB8 2555,191024
#define  CAN_F1R1_FB9 2556,191120
#define  CAN_F1R1_FB10 2557,191216
#define  CAN_F1R1_FB11 2558,191313
#define  CAN_F1R1_FB12 2559,191410
#define  CAN_F1R1_FB13 2560,191507
#define  CAN_F1R1_FB14 2561,191604
#define  CAN_F1R1_FB15 2562,191701
#define  CAN_F1R1_FB16 2563,191798
#define  CAN_F1R1_FB17 2564,191895
#define  CAN_F1R1_FB18 2565,191992
#define  CAN_F1R1_FB19 2566,192089
#define  CAN_F1R1_FB20 2567,192186
#define  CAN_F1R1_FB21 2568,192283
#define  CAN_F1R1_FB22 2569,192380
#define  CAN_F1R1_FB23 2570,192477
#define  CAN_F1R1_FB24 2571,192574
#define  CAN_F1R1_FB25 2572,192671
#define  CAN_F1R1_FB26 2573,192768
#define  CAN_F1R1_FB27 2574,192865
#define  CAN_F1R1_FB28 2575,192962
#define  CAN_F1R1_FB29 2576,193059
#define  CAN_F1R1_FB30 2577,193156
#define  CAN_F1R1_FB31 2578,193253
#define  CAN_F2R1_FB0 2581,193434
#define  CAN_F2R1_FB1 2582,193530
#define  CAN_F2R1_FB2 2583,193626
#define  CAN_F2R1_FB3 2584,193722
#define  CAN_F2R1_FB4 2585,193818
#define  CAN_F2R1_FB5 2586,193914
#define  CAN_F2R1_FB6 2587,194010
#define  CAN_F2R1_FB7 2588,194106
#define  CAN_F2R1_FB8 2589,194202
#define  CAN_F2R1_FB9 2590,194298
#define  CAN_F2R1_FB10 2591,194394
#define  CAN_F2R1_FB11 2592,194491
#define  CAN_F2R1_FB12 2593,194588
#define  CAN_F2R1_FB13 2594,194685
#define  CAN_F2R1_FB14 2595,194782
#define  CAN_F2R1_FB15 2596,194879
#define  CAN_F2R1_FB16 2597,194976
#define  CAN_F2R1_FB17 2598,195073
#define  CAN_F2R1_FB18 2599,195170
#define  CAN_F2R1_FB19 2600,195267
#define  CAN_F2R1_FB20 2601,195364
#define  CAN_F2R1_FB21 2602,195461
#define  CAN_F2R1_FB22 2603,195558
#define  CAN_F2R1_FB23 2604,195655
#define  CAN_F2R1_FB24 2605,195752
#define  CAN_F2R1_FB25 2606,195849
#define  CAN_F2R1_FB26 2607,195946
#define  CAN_F2R1_FB27 2608,196043
#define  CAN_F2R1_FB28 2609,196140
#define  CAN_F2R1_FB29 2610,196237
#define  CAN_F2R1_FB30 2611,196334
#define  CAN_F2R1_FB31 2612,196431
#define  CAN_F3R1_FB0 2615,196612
#define  CAN_F3R1_FB1 2616,196708
#define  CAN_F3R1_FB2 2617,196804
#define  CAN_F3R1_FB3 2618,196900
#define  CAN_F3R1_FB4 2619,196996
#define  CAN_F3R1_FB5 2620,197092
#define  CAN_F3R1_FB6 2621,197188
#define  CAN_F3R1_FB7 2622,197284
#define  CAN_F3R1_FB8 2623,197380
#define  CAN_F3R1_FB9 2624,197476
#define  CAN_F3R1_FB10 2625,197572
#define  CAN_F3R1_FB11 2626,197669
#define  CAN_F3R1_FB12 2627,197766
#define  CAN_F3R1_FB13 2628,197863
#define  CAN_F3R1_FB14 2629,197960
#define  CAN_F3R1_FB15 2630,198057
#define  CAN_F3R1_FB16 2631,198154
#define  CAN_F3R1_FB17 2632,198251
#define  CAN_F3R1_FB18 2633,198348
#define  CAN_F3R1_FB19 2634,198445
#define  CAN_F3R1_FB20 2635,198542
#define  CAN_F3R1_FB21 2636,198639
#define  CAN_F3R1_FB22 2637,198736
#define  CAN_F3R1_FB23 2638,198833
#define  CAN_F3R1_FB24 2639,198930
#define  CAN_F3R1_FB25 2640,199027
#define  CAN_F3R1_FB26 2641,199124
#define  CAN_F3R1_FB27 2642,199221
#define  CAN_F3R1_FB28 2643,199318
#define  CAN_F3R1_FB29 2644,199415
#define  CAN_F3R1_FB30 2645,199512
#define  CAN_F3R1_FB31 2646,199609
#define  CAN_F4R1_FB0 2649,199790
#define  CAN_F4R1_FB1 2650,199886
#define  CAN_F4R1_FB2 2651,199982
#define  CAN_F4R1_FB3 2652,200078
#define  CAN_F4R1_FB4 2653,200174
#define  CAN_F4R1_FB5 2654,200270
#define  CAN_F4R1_FB6 2655,200366
#define  CAN_F4R1_FB7 2656,200462
#define  CAN_F4R1_FB8 2657,200558
#define  CAN_F4R1_FB9 2658,200654
#define  CAN_F4R1_FB10 2659,200750
#define  CAN_F4R1_FB11 2660,200847
#define  CAN_F4R1_FB12 2661,200944
#define  CAN_F4R1_FB13 2662,201041
#define  CAN_F4R1_FB14 2663,201138
#define  CAN_F4R1_FB15 2664,201235
#define  CAN_F4R1_FB16 2665,201332
#define  CAN_F4R1_FB17 2666,201429
#define  CAN_F4R1_FB18 2667,201526
#define  CAN_F4R1_FB19 2668,201623
#define  CAN_F4R1_FB20 2669,201720
#define  CAN_F4R1_FB21 2670,201817
#define  CAN_F4R1_FB22 2671,201914
#define  CAN_F4R1_FB23 2672,202011
#define  CAN_F4R1_FB24 2673,202108
#define  CAN_F4R1_FB25 2674,202205
#define  CAN_F4R1_FB26 2675,202302
#define  CAN_F4R1_FB27 2676,202399
#define  CAN_F4R1_FB28 2677,202496
#define  CAN_F4R1_FB29 2678,202593
#define  CAN_F4R1_FB30 2679,202690
#define  CAN_F4R1_FB31 2680,202787
#define  CAN_F5R1_FB0 2683,202968
#define  CAN_F5R1_FB1 2684,203064
#define  CAN_F5R1_FB2 2685,203160
#define  CAN_F5R1_FB3 2686,203256
#define  CAN_F5R1_FB4 2687,203352
#define  CAN_F5R1_FB5 2688,203448
#define  CAN_F5R1_FB6 2689,203544
#define  CAN_F5R1_FB7 2690,203640
#define  CAN_F5R1_FB8 2691,203736
#define  CAN_F5R1_FB9 2692,203832
#define  CAN_F5R1_FB10 2693,203928
#define  CAN_F5R1_FB11 2694,204025
#define  CAN_F5R1_FB12 2695,204122
#define  CAN_F5R1_FB13 2696,204219
#define  CAN_F5R1_FB14 2697,204316
#define  CAN_F5R1_FB15 2698,204413
#define  CAN_F5R1_FB16 2699,204510
#define  CAN_F5R1_FB17 2700,204607
#define  CAN_F5R1_FB18 2701,204704
#define  CAN_F5R1_FB19 2702,204801
#define  CAN_F5R1_FB20 2703,204898
#define  CAN_F5R1_FB21 2704,204995
#define  CAN_F5R1_FB22 2705,205092
#define  CAN_F5R1_FB23 2706,205189
#define  CAN_F5R1_FB24 2707,205286
#define  CAN_F5R1_FB25 2708,205383
#define  CAN_F5R1_FB26 2709,205480
#define  CAN_F5R1_FB27 2710,205577
#define  CAN_F5R1_FB28 2711,205674
#define  CAN_F5R1_FB29 2712,205771
#define  CAN_F5R1_FB30 2713,205868
#define  CAN_F5R1_FB31 2714,205965
#define  CAN_F6R1_FB0 2717,206146
#define  CAN_F6R1_FB1 2718,206242
#define  CAN_F6R1_FB2 2719,206338
#define  CAN_F6R1_FB3 2720,206434
#define  CAN_F6R1_FB4 2721,206530
#define  CAN_F6R1_FB5 2722,206626
#define  CAN_F6R1_FB6 2723,206722
#define  CAN_F6R1_FB7 2724,206818
#define  CAN_F6R1_FB8 2725,206914
#define  CAN_F6R1_FB9 2726,207010
#define  CAN_F6R1_FB10 2727,207106
#define  CAN_F6R1_FB11 2728,207203
#define  CAN_F6R1_FB12 2729,207300
#define  CAN_F6R1_FB13 2730,207397
#define  CAN_F6R1_FB14 2731,207494
#define  CAN_F6R1_FB15 2732,207591
#define  CAN_F6R1_FB16 2733,207688
#define  CAN_F6R1_FB17 2734,207785
#define  CAN_F6R1_FB18 2735,207882
#define  CAN_F6R1_FB19 2736,207979
#define  CAN_F6R1_FB20 2737,208076
#define  CAN_F6R1_FB21 2738,208173
#define  CAN_F6R1_FB22 2739,208270
#define  CAN_F6R1_FB23 2740,208367
#define  CAN_F6R1_FB24 2741,208464
#define  CAN_F6R1_FB25 2742,208561
#define  CAN_F6R1_FB26 2743,208658
#define  CAN_F6R1_FB27 2744,208755
#define  CAN_F6R1_FB28 2745,208852
#define  CAN_F6R1_FB29 2746,208949
#define  CAN_F6R1_FB30 2747,209046
#define  CAN_F6R1_FB31 2748,209143
#define  CAN_F7R1_FB0 2751,209324
#define  CAN_F7R1_FB1 2752,209420
#define  CAN_F7R1_FB2 2753,209516
#define  CAN_F7R1_FB3 2754,209612
#define  CAN_F7R1_FB4 2755,209708
#define  CAN_F7R1_FB5 2756,209804
#define  CAN_F7R1_FB6 2757,209900
#define  CAN_F7R1_FB7 2758,209996
#define  CAN_F7R1_FB8 2759,210092
#define  CAN_F7R1_FB9 2760,210188
#define  CAN_F7R1_FB10 2761,210284
#define  CAN_F7R1_FB11 2762,210381
#define  CAN_F7R1_FB12 2763,210478
#define  CAN_F7R1_FB13 2764,210575
#define  CAN_F7R1_FB14 2765,210672
#define  CAN_F7R1_FB15 2766,210769
#define  CAN_F7R1_FB16 2767,210866
#define  CAN_F7R1_FB17 2768,210963
#define  CAN_F7R1_FB18 2769,211060
#define  CAN_F7R1_FB19 2770,211157
#define  CAN_F7R1_FB20 2771,211254
#define  CAN_F7R1_FB21 2772,211351
#define  CAN_F7R1_FB22 2773,211448
#define  CAN_F7R1_FB23 2774,211545
#define  CAN_F7R1_FB24 2775,211642
#define  CAN_F7R1_FB25 2776,211739
#define  CAN_F7R1_FB26 2777,211836
#define  CAN_F7R1_FB27 2778,211933
#define  CAN_F7R1_FB28 2779,212030
#define  CAN_F7R1_FB29 2780,212127
#define  CAN_F7R1_FB30 2781,212224
#define  CAN_F7R1_FB31 2782,212321
#define  CAN_F8R1_FB0 2785,212502
#define  CAN_F8R1_FB1 2786,212598
#define  CAN_F8R1_FB2 2787,212694
#define  CAN_F8R1_FB3 2788,212790
#define  CAN_F8R1_FB4 2789,212886
#define  CAN_F8R1_FB5 2790,212982
#define  CAN_F8R1_FB6 2791,213078
#define  CAN_F8R1_FB7 2792,213174
#define  CAN_F8R1_FB8 2793,213270
#define  CAN_F8R1_FB9 2794,213366
#define  CAN_F8R1_FB10 2795,213462
#define  CAN_F8R1_FB11 2796,213559
#define  CAN_F8R1_FB12 2797,213656
#define  CAN_F8R1_FB13 2798,213753
#define  CAN_F8R1_FB14 2799,213850
#define  CAN_F8R1_FB15 2800,213947
#define  CAN_F8R1_FB16 2801,214044
#define  CAN_F8R1_FB17 2802,214141
#define  CAN_F8R1_FB18 2803,214238
#define  CAN_F8R1_FB19 2804,214335
#define  CAN_F8R1_FB20 2805,214432
#define  CAN_F8R1_FB21 2806,214529
#define  CAN_F8R1_FB22 2807,214626
#define  CAN_F8R1_FB23 2808,214723
#define  CAN_F8R1_FB24 2809,214820
#define  CAN_F8R1_FB25 2810,214917
#define  CAN_F8R1_FB26 2811,215014
#define  CAN_F8R1_FB27 2812,215111
#define  CAN_F8R1_FB28 2813,215208
#define  CAN_F8R1_FB29 2814,215305
#define  CAN_F8R1_FB30 2815,215402
#define  CAN_F8R1_FB31 2816,215499
#define  CAN_F9R1_FB0 2819,215680
#define  CAN_F9R1_FB1 2820,215776
#define  CAN_F9R1_FB2 2821,215872
#define  CAN_F9R1_FB3 2822,215968
#define  CAN_F9R1_FB4 2823,216064
#define  CAN_F9R1_FB5 2824,216160
#define  CAN_F9R1_FB6 2825,216256
#define  CAN_F9R1_FB7 2826,216352
#define  CAN_F9R1_FB8 2827,216448
#define  CAN_F9R1_FB9 2828,216544
#define  CAN_F9R1_FB10 2829,216640
#define  CAN_F9R1_FB11 2830,216737
#define  CAN_F9R1_FB12 2831,216834
#define  CAN_F9R1_FB13 2832,216931
#define  CAN_F9R1_FB14 2833,217028
#define  CAN_F9R1_FB15 2834,217125
#define  CAN_F9R1_FB16 2835,217222
#define  CAN_F9R1_FB17 2836,217319
#define  CAN_F9R1_FB18 2837,217416
#define  CAN_F9R1_FB19 2838,217513
#define  CAN_F9R1_FB20 2839,217610
#define  CAN_F9R1_FB21 2840,217707
#define  CAN_F9R1_FB22 2841,217804
#define  CAN_F9R1_FB23 2842,217901
#define  CAN_F9R1_FB24 2843,217998
#define  CAN_F9R1_FB25 2844,218095
#define  CAN_F9R1_FB26 2845,218192
#define  CAN_F9R1_FB27 2846,218289
#define  CAN_F9R1_FB28 2847,218386
#define  CAN_F9R1_FB29 2848,218483
#define  CAN_F9R1_FB30 2849,218580
#define  CAN_F9R1_FB31 2850,218677
#define  CAN_F10R1_FB0 2853,218858
#define  CAN_F10R1_FB1 2854,218954
#define  CAN_F10R1_FB2 2855,219050
#define  CAN_F10R1_FB3 2856,219146
#define  CAN_F10R1_FB4 2857,219242
#define  CAN_F10R1_FB5 2858,219338
#define  CAN_F10R1_FB6 2859,219434
#define  CAN_F10R1_FB7 2860,219530
#define  CAN_F10R1_FB8 2861,219626
#define  CAN_F10R1_FB9 2862,219722
#define  CAN_F10R1_FB10 2863,219818
#define  CAN_F10R1_FB11 2864,219915
#define  CAN_F10R1_FB12 2865,220012
#define  CAN_F10R1_FB13 2866,220109
#define  CAN_F10R1_FB14 2867,220206
#define  CAN_F10R1_FB15 2868,220303
#define  CAN_F10R1_FB16 2869,220400
#define  CAN_F10R1_FB17 2870,220497
#define  CAN_F10R1_FB18 2871,220594
#define  CAN_F10R1_FB19 2872,220691
#define  CAN_F10R1_FB20 2873,220788
#define  CAN_F10R1_FB21 2874,220885
#define  CAN_F10R1_FB22 2875,220982
#define  CAN_F10R1_FB23 2876,221079
#define  CAN_F10R1_FB24 2877,221176
#define  CAN_F10R1_FB25 2878,221273
#define  CAN_F10R1_FB26 2879,221370
#define  CAN_F10R1_FB27 2880,221467
#define  CAN_F10R1_FB28 2881,221564
#define  CAN_F10R1_FB29 2882,221661
#define  CAN_F10R1_FB30 2883,221758
#define  CAN_F10R1_FB31 2884,221855
#define  CAN_F11R1_FB0 2887,222036
#define  CAN_F11R1_FB1 2888,222132
#define  CAN_F11R1_FB2 2889,222228
#define  CAN_F11R1_FB3 2890,222324
#define  CAN_F11R1_FB4 2891,222420
#define  CAN_F11R1_FB5 2892,222516
#define  CAN_F11R1_FB6 2893,222612
#define  CAN_F11R1_FB7 2894,222708
#define  CAN_F11R1_FB8 2895,222804
#define  CAN_F11R1_FB9 2896,222900
#define  CAN_F11R1_FB10 2897,222996
#define  CAN_F11R1_FB11 2898,223093
#define  CAN_F11R1_FB12 2899,223190
#define  CAN_F11R1_FB13 2900,223287
#define  CAN_F11R1_FB14 2901,223384
#define  CAN_F11R1_FB15 2902,223481
#define  CAN_F11R1_FB16 2903,223578
#define  CAN_F11R1_FB17 2904,223675
#define  CAN_F11R1_FB18 2905,223772
#define  CAN_F11R1_FB19 2906,223869
#define  CAN_F11R1_FB20 2907,223966
#define  CAN_F11R1_FB21 2908,224063
#define  CAN_F11R1_FB22 2909,224160
#define  CAN_F11R1_FB23 2910,224257
#define  CAN_F11R1_FB24 2911,224354
#define  CAN_F11R1_FB25 2912,224451
#define  CAN_F11R1_FB26 2913,224548
#define  CAN_F11R1_FB27 2914,224645
#define  CAN_F11R1_FB28 2915,224742
#define  CAN_F11R1_FB29 2916,224839
#define  CAN_F11R1_FB30 2917,224936
#define  CAN_F11R1_FB31 2918,225033
#define  CAN_F12R1_FB0 2921,225214
#define  CAN_F12R1_FB1 2922,225310
#define  CAN_F12R1_FB2 2923,225406
#define  CAN_F12R1_FB3 2924,225502
#define  CAN_F12R1_FB4 2925,225598
#define  CAN_F12R1_FB5 2926,225694
#define  CAN_F12R1_FB6 2927,225790
#define  CAN_F12R1_FB7 2928,225886
#define  CAN_F12R1_FB8 2929,225982
#define  CAN_F12R1_FB9 2930,226078
#define  CAN_F12R1_FB10 2931,226174
#define  CAN_F12R1_FB11 2932,226271
#define  CAN_F12R1_FB12 2933,226368
#define  CAN_F12R1_FB13 2934,226465
#define  CAN_F12R1_FB14 2935,226562
#define  CAN_F12R1_FB15 2936,226659
#define  CAN_F12R1_FB16 2937,226756
#define  CAN_F12R1_FB17 2938,226853
#define  CAN_F12R1_FB18 2939,226950
#define  CAN_F12R1_FB19 2940,227047
#define  CAN_F12R1_FB20 2941,227144
#define  CAN_F12R1_FB21 2942,227241
#define  CAN_F12R1_FB22 2943,227338
#define  CAN_F12R1_FB23 2944,227435
#define  CAN_F12R1_FB24 2945,227532
#define  CAN_F12R1_FB25 2946,227629
#define  CAN_F12R1_FB26 2947,227726
#define  CAN_F12R1_FB27 2948,227823
#define  CAN_F12R1_FB28 2949,227920
#define  CAN_F12R1_FB29 2950,228017
#define  CAN_F12R1_FB30 2951,228114
#define  CAN_F12R1_FB31 2952,228211
#define  CAN_F13R1_FB0 2955,228392
#define  CAN_F13R1_FB1 2956,228488
#define  CAN_F13R1_FB2 2957,228584
#define  CAN_F13R1_FB3 2958,228680
#define  CAN_F13R1_FB4 2959,228776
#define  CAN_F13R1_FB5 2960,228872
#define  CAN_F13R1_FB6 2961,228968
#define  CAN_F13R1_FB7 2962,229064
#define  CAN_F13R1_FB8 2963,229160
#define  CAN_F13R1_FB9 2964,229256
#define  CAN_F13R1_FB10 2965,229352
#define  CAN_F13R1_FB11 2966,229449
#define  CAN_F13R1_FB12 2967,229546
#define  CAN_F13R1_FB13 2968,229643
#define  CAN_F13R1_FB14 2969,229740
#define  CAN_F13R1_FB15 2970,229837
#define  CAN_F13R1_FB16 2971,229934
#define  CAN_F13R1_FB17 2972,230031
#define  CAN_F13R1_FB18 2973,230128
#define  CAN_F13R1_FB19 2974,230225
#define  CAN_F13R1_FB20 2975,230322
#define  CAN_F13R1_FB21 2976,230419
#define  CAN_F13R1_FB22 2977,230516
#define  CAN_F13R1_FB23 2978,230613
#define  CAN_F13R1_FB24 2979,230710
#define  CAN_F13R1_FB25 2980,230807
#define  CAN_F13R1_FB26 2981,230904
#define  CAN_F13R1_FB27 2982,231001
#define  CAN_F13R1_FB28 2983,231098
#define  CAN_F13R1_FB29 2984,231195
#define  CAN_F13R1_FB30 2985,231292
#define  CAN_F13R1_FB31 2986,231389
#define  CAN_F0R2_FB0 2989,231570
#define  CAN_F0R2_FB1 2990,231666
#define  CAN_F0R2_FB2 2991,231762
#define  CAN_F0R2_FB3 2992,231858
#define  CAN_F0R2_FB4 2993,231954
#define  CAN_F0R2_FB5 2994,232050
#define  CAN_F0R2_FB6 2995,232146
#define  CAN_F0R2_FB7 2996,232242
#define  CAN_F0R2_FB8 2997,232338
#define  CAN_F0R2_FB9 2998,232434
#define  CAN_F0R2_FB10 2999,232530
#define  CAN_F0R2_FB11 3000,232627
#define  CAN_F0R2_FB12 3001,232724
#define  CAN_F0R2_FB13 3002,232821
#define  CAN_F0R2_FB14 3003,232918
#define  CAN_F0R2_FB15 3004,233015
#define  CAN_F0R2_FB16 3005,233112
#define  CAN_F0R2_FB17 3006,233209
#define  CAN_F0R2_FB18 3007,233306
#define  CAN_F0R2_FB19 3008,233403
#define  CAN_F0R2_FB20 3009,233500
#define  CAN_F0R2_FB21 3010,233597
#define  CAN_F0R2_FB22 3011,233694
#define  CAN_F0R2_FB23 3012,233791
#define  CAN_F0R2_FB24 3013,233888
#define  CAN_F0R2_FB25 3014,233985
#define  CAN_F0R2_FB26 3015,234082
#define  CAN_F0R2_FB27 3016,234179
#define  CAN_F0R2_FB28 3017,234276
#define  CAN_F0R2_FB29 3018,234373
#define  CAN_F0R2_FB30 3019,234470
#define  CAN_F0R2_FB31 3020,234567
#define  CAN_F1R2_FB0 3023,234748
#define  CAN_F1R2_FB1 3024,234844
#define  CAN_F1R2_FB2 3025,234940
#define  CAN_F1R2_FB3 3026,235036
#define  CAN_F1R2_FB4 3027,235132
#define  CAN_F1R2_FB5 3028,235228
#define  CAN_F1R2_FB6 3029,235324
#define  CAN_F1R2_FB7 3030,235420
#define  CAN_F1R2_FB8 3031,235516
#define  CAN_F1R2_FB9 3032,235612
#define  CAN_F1R2_FB10 3033,235708
#define  CAN_F1R2_FB11 3034,235805
#define  CAN_F1R2_FB12 3035,235902
#define  CAN_F1R2_FB13 3036,235999
#define  CAN_F1R2_FB14 3037,236096
#define  CAN_F1R2_FB15 3038,236193
#define  CAN_F1R2_FB16 3039,236290
#define  CAN_F1R2_FB17 3040,236387
#define  CAN_F1R2_FB18 3041,236484
#define  CAN_F1R2_FB19 3042,236581
#define  CAN_F1R2_FB20 3043,236678
#define  CAN_F1R2_FB21 3044,236775
#define  CAN_F1R2_FB22 3045,236872
#define  CAN_F1R2_FB23 3046,236969
#define  CAN_F1R2_FB24 3047,237066
#define  CAN_F1R2_FB25 3048,237163
#define  CAN_F1R2_FB26 3049,237260
#define  CAN_F1R2_FB27 3050,237357
#define  CAN_F1R2_FB28 3051,237454
#define  CAN_F1R2_FB29 3052,237551
#define  CAN_F1R2_FB30 3053,237648
#define  CAN_F1R2_FB31 3054,237745
#define  CAN_F2R2_FB0 3057,237926
#define  CAN_F2R2_FB1 3058,238022
#define  CAN_F2R2_FB2 3059,238118
#define  CAN_F2R2_FB3 3060,238214
#define  CAN_F2R2_FB4 3061,238310
#define  CAN_F2R2_FB5 3062,238406
#define  CAN_F2R2_FB6 3063,238502
#define  CAN_F2R2_FB7 3064,238598
#define  CAN_F2R2_FB8 3065,238694
#define  CAN_F2R2_FB9 3066,238790
#define  CAN_F2R2_FB10 3067,238886
#define  CAN_F2R2_FB11 3068,238983
#define  CAN_F2R2_FB12 3069,239080
#define  CAN_F2R2_FB13 3070,239177
#define  CAN_F2R2_FB14 3071,239274
#define  CAN_F2R2_FB15 3072,239371
#define  CAN_F2R2_FB16 3073,239468
#define  CAN_F2R2_FB17 3074,239565
#define  CAN_F2R2_FB18 3075,239662
#define  CAN_F2R2_FB19 3076,239759
#define  CAN_F2R2_FB20 3077,239856
#define  CAN_F2R2_FB21 3078,239953
#define  CAN_F2R2_FB22 3079,240050
#define  CAN_F2R2_FB23 3080,240147
#define  CAN_F2R2_FB24 3081,240244
#define  CAN_F2R2_FB25 3082,240341
#define  CAN_F2R2_FB26 3083,240438
#define  CAN_F2R2_FB27 3084,240535
#define  CAN_F2R2_FB28 3085,240632
#define  CAN_F2R2_FB29 3086,240729
#define  CAN_F2R2_FB30 3087,240826
#define  CAN_F2R2_FB31 3088,240923
#define  CAN_F3R2_FB0 3091,241104
#define  CAN_F3R2_FB1 3092,241200
#define  CAN_F3R2_FB2 3093,241296
#define  CAN_F3R2_FB3 3094,241392
#define  CAN_F3R2_FB4 3095,241488
#define  CAN_F3R2_FB5 3096,241584
#define  CAN_F3R2_FB6 3097,241680
#define  CAN_F3R2_FB7 3098,241776
#define  CAN_F3R2_FB8 3099,241872
#define  CAN_F3R2_FB9 3100,241968
#define  CAN_F3R2_FB10 3101,242064
#define  CAN_F3R2_FB11 3102,242161
#define  CAN_F3R2_FB12 3103,242258
#define  CAN_F3R2_FB13 3104,242355
#define  CAN_F3R2_FB14 3105,242452
#define  CAN_F3R2_FB15 3106,242549
#define  CAN_F3R2_FB16 3107,242646
#define  CAN_F3R2_FB17 3108,242743
#define  CAN_F3R2_FB18 3109,242840
#define  CAN_F3R2_FB19 3110,242937
#define  CAN_F3R2_FB20 3111,243034
#define  CAN_F3R2_FB21 3112,243131
#define  CAN_F3R2_FB22 3113,243228
#define  CAN_F3R2_FB23 3114,243325
#define  CAN_F3R2_FB24 3115,243422
#define  CAN_F3R2_FB25 3116,243519
#define  CAN_F3R2_FB26 3117,243616
#define  CAN_F3R2_FB27 3118,243713
#define  CAN_F3R2_FB28 3119,243810
#define  CAN_F3R2_FB29 3120,243907
#define  CAN_F3R2_FB30 3121,244004
#define  CAN_F3R2_FB31 3122,244101
#define  CAN_F4R2_FB0 3125,244282
#define  CAN_F4R2_FB1 3126,244378
#define  CAN_F4R2_FB2 3127,244474
#define  CAN_F4R2_FB3 3128,244570
#define  CAN_F4R2_FB4 3129,244666
#define  CAN_F4R2_FB5 3130,244762
#define  CAN_F4R2_FB6 3131,244858
#define  CAN_F4R2_FB7 3132,244954
#define  CAN_F4R2_FB8 3133,245050
#define  CAN_F4R2_FB9 3134,245146
#define  CAN_F4R2_FB10 3135,245242
#define  CAN_F4R2_FB11 3136,245339
#define  CAN_F4R2_FB12 3137,245436
#define  CAN_F4R2_FB13 3138,245533
#define  CAN_F4R2_FB14 3139,245630
#define  CAN_F4R2_FB15 3140,245727
#define  CAN_F4R2_FB16 3141,245824
#define  CAN_F4R2_FB17 3142,245921
#define  CAN_F4R2_FB18 3143,246018
#define  CAN_F4R2_FB19 3144,246115
#define  CAN_F4R2_FB20 3145,246212
#define  CAN_F4R2_FB21 3146,246309
#define  CAN_F4R2_FB22 3147,246406
#define  CAN_F4R2_FB23 3148,246503
#define  CAN_F4R2_FB24 3149,246600
#define  CAN_F4R2_FB25 3150,246697
#define  CAN_F4R2_FB26 3151,246794
#define  CAN_F4R2_FB27 3152,246891
#define  CAN_F4R2_FB28 3153,246988
#define  CAN_F4R2_FB29 3154,247085
#define  CAN_F4R2_FB30 3155,247182
#define  CAN_F4R2_FB31 3156,247279
#define  CAN_F5R2_FB0 3159,247460
#define  CAN_F5R2_FB1 3160,247556
#define  CAN_F5R2_FB2 3161,247652
#define  CAN_F5R2_FB3 3162,247748
#define  CAN_F5R2_FB4 3163,247844
#define  CAN_F5R2_FB5 3164,247940
#define  CAN_F5R2_FB6 3165,248036
#define  CAN_F5R2_FB7 3166,248132
#define  CAN_F5R2_FB8 3167,248228
#define  CAN_F5R2_FB9 3168,248324
#define  CAN_F5R2_FB10 3169,248420
#define  CAN_F5R2_FB11 3170,248517
#define  CAN_F5R2_FB12 3171,248614
#define  CAN_F5R2_FB13 3172,248711
#define  CAN_F5R2_FB14 3173,248808
#define  CAN_F5R2_FB15 3174,248905
#define  CAN_F5R2_FB16 3175,249002
#define  CAN_F5R2_FB17 3176,249099
#define  CAN_F5R2_FB18 3177,249196
#define  CAN_F5R2_FB19 3178,249293
#define  CAN_F5R2_FB20 3179,249390
#define  CAN_F5R2_FB21 3180,249487
#define  CAN_F5R2_FB22 3181,249584
#define  CAN_F5R2_FB23 3182,249681
#define  CAN_F5R2_FB24 3183,249778
#define  CAN_F5R2_FB25 3184,249875
#define  CAN_F5R2_FB26 3185,249972
#define  CAN_F5R2_FB27 3186,250069
#define  CAN_F5R2_FB28 3187,250166
#define  CAN_F5R2_FB29 3188,250263
#define  CAN_F5R2_FB30 3189,250360
#define  CAN_F5R2_FB31 3190,250457
#define  CAN_F6R2_FB0 3193,250638
#define  CAN_F6R2_FB1 3194,250734
#define  CAN_F6R2_FB2 3195,250830
#define  CAN_F6R2_FB3 3196,250926
#define  CAN_F6R2_FB4 3197,251022
#define  CAN_F6R2_FB5 3198,251118
#define  CAN_F6R2_FB6 3199,251214
#define  CAN_F6R2_FB7 3200,251310
#define  CAN_F6R2_FB8 3201,251406
#define  CAN_F6R2_FB9 3202,251502
#define  CAN_F6R2_FB10 3203,251598
#define  CAN_F6R2_FB11 3204,251695
#define  CAN_F6R2_FB12 3205,251792
#define  CAN_F6R2_FB13 3206,251889
#define  CAN_F6R2_FB14 3207,251986
#define  CAN_F6R2_FB15 3208,252083
#define  CAN_F6R2_FB16 3209,252180
#define  CAN_F6R2_FB17 3210,252277
#define  CAN_F6R2_FB18 3211,252374
#define  CAN_F6R2_FB19 3212,252471
#define  CAN_F6R2_FB20 3213,252568
#define  CAN_F6R2_FB21 3214,252665
#define  CAN_F6R2_FB22 3215,252762
#define  CAN_F6R2_FB23 3216,252859
#define  CAN_F6R2_FB24 3217,252956
#define  CAN_F6R2_FB25 3218,253053
#define  CAN_F6R2_FB26 3219,253150
#define  CAN_F6R2_FB27 3220,253247
#define  CAN_F6R2_FB28 3221,253344
#define  CAN_F6R2_FB29 3222,253441
#define  CAN_F6R2_FB30 3223,253538
#define  CAN_F6R2_FB31 3224,253635
#define  CAN_F7R2_FB0 3227,253816
#define  CAN_F7R2_FB1 3228,253912
#define  CAN_F7R2_FB2 3229,254008
#define  CAN_F7R2_FB3 3230,254104
#define  CAN_F7R2_FB4 3231,254200
#define  CAN_F7R2_FB5 3232,254296
#define  CAN_F7R2_FB6 3233,254392
#define  CAN_F7R2_FB7 3234,254488
#define  CAN_F7R2_FB8 3235,254584
#define  CAN_F7R2_FB9 3236,254680
#define  CAN_F7R2_FB10 3237,254776
#define  CAN_F7R2_FB11 3238,254873
#define  CAN_F7R2_FB12 3239,254970
#define  CAN_F7R2_FB13 3240,255067
#define  CAN_F7R2_FB14 3241,255164
#define  CAN_F7R2_FB15 3242,255261
#define  CAN_F7R2_FB16 3243,255358
#define  CAN_F7R2_FB17 3244,255455
#define  CAN_F7R2_FB18 3245,255552
#define  CAN_F7R2_FB19 3246,255649
#define  CAN_F7R2_FB20 3247,255746
#define  CAN_F7R2_FB21 3248,255843
#define  CAN_F7R2_FB22 3249,255940
#define  CAN_F7R2_FB23 3250,256037
#define  CAN_F7R2_FB24 3251,256134
#define  CAN_F7R2_FB25 3252,256231
#define  CAN_F7R2_FB26 3253,256328
#define  CAN_F7R2_FB27 3254,256425
#define  CAN_F7R2_FB28 3255,256522
#define  CAN_F7R2_FB29 3256,256619
#define  CAN_F7R2_FB30 3257,256716
#define  CAN_F7R2_FB31 3258,256813
#define  CAN_F8R2_FB0 3261,256994
#define  CAN_F8R2_FB1 3262,257090
#define  CAN_F8R2_FB2 3263,257186
#define  CAN_F8R2_FB3 3264,257282
#define  CAN_F8R2_FB4 3265,257378
#define  CAN_F8R2_FB5 3266,257474
#define  CAN_F8R2_FB6 3267,257570
#define  CAN_F8R2_FB7 3268,257666
#define  CAN_F8R2_FB8 3269,257762
#define  CAN_F8R2_FB9 3270,257858
#define  CAN_F8R2_FB10 3271,257954
#define  CAN_F8R2_FB11 3272,258051
#define  CAN_F8R2_FB12 3273,258148
#define  CAN_F8R2_FB13 3274,258245
#define  CAN_F8R2_FB14 3275,258342
#define  CAN_F8R2_FB15 3276,258439
#define  CAN_F8R2_FB16 3277,258536
#define  CAN_F8R2_FB17 3278,258633
#define  CAN_F8R2_FB18 3279,258730
#define  CAN_F8R2_FB19 3280,258827
#define  CAN_F8R2_FB20 3281,258924
#define  CAN_F8R2_FB21 3282,259021
#define  CAN_F8R2_FB22 3283,259118
#define  CAN_F8R2_FB23 3284,259215
#define  CAN_F8R2_FB24 3285,259312
#define  CAN_F8R2_FB25 3286,259409
#define  CAN_F8R2_FB26 3287,259506
#define  CAN_F8R2_FB27 3288,259603
#define  CAN_F8R2_FB28 3289,259700
#define  CAN_F8R2_FB29 3290,259797
#define  CAN_F8R2_FB30 3291,259894
#define  CAN_F8R2_FB31 3292,259991
#define  CAN_F9R2_FB0 3295,260172
#define  CAN_F9R2_FB1 3296,260268
#define  CAN_F9R2_FB2 3297,260364
#define  CAN_F9R2_FB3 3298,260460
#define  CAN_F9R2_FB4 3299,260556
#define  CAN_F9R2_FB5 3300,260652
#define  CAN_F9R2_FB6 3301,260748
#define  CAN_F9R2_FB7 3302,260844
#define  CAN_F9R2_FB8 3303,260940
#define  CAN_F9R2_FB9 3304,261036
#define  CAN_F9R2_FB10 3305,261132
#define  CAN_F9R2_FB11 3306,261229
#define  CAN_F9R2_FB12 3307,261326
#define  CAN_F9R2_FB13 3308,261423
#define  CAN_F9R2_FB14 3309,261520
#define  CAN_F9R2_FB15 3310,261617
#define  CAN_F9R2_FB16 3311,261714
#define  CAN_F9R2_FB17 3312,261811
#define  CAN_F9R2_FB18 3313,261908
#define  CAN_F9R2_FB19 3314,262005
#define  CAN_F9R2_FB20 3315,262102
#define  CAN_F9R2_FB21 3316,262199
#define  CAN_F9R2_FB22 3317,262296
#define  CAN_F9R2_FB23 3318,262393
#define  CAN_F9R2_FB24 3319,262490
#define  CAN_F9R2_FB25 3320,262587
#define  CAN_F9R2_FB26 3321,262684
#define  CAN_F9R2_FB27 3322,262781
#define  CAN_F9R2_FB28 3323,262878
#define  CAN_F9R2_FB29 3324,262975
#define  CAN_F9R2_FB30 3325,263072
#define  CAN_F9R2_FB31 3326,263169
#define  CAN_F10R2_FB0 3329,263350
#define  CAN_F10R2_FB1 3330,263446
#define  CAN_F10R2_FB2 3331,263542
#define  CAN_F10R2_FB3 3332,263638
#define  CAN_F10R2_FB4 3333,263734
#define  CAN_F10R2_FB5 3334,263830
#define  CAN_F10R2_FB6 3335,263926
#define  CAN_F10R2_FB7 3336,264022
#define  CAN_F10R2_FB8 3337,264118
#define  CAN_F10R2_FB9 3338,264214
#define  CAN_F10R2_FB10 3339,264310
#define  CAN_F10R2_FB11 3340,264407
#define  CAN_F10R2_FB12 3341,264504
#define  CAN_F10R2_FB13 3342,264601
#define  CAN_F10R2_FB14 3343,264698
#define  CAN_F10R2_FB15 3344,264795
#define  CAN_F10R2_FB16 3345,264892
#define  CAN_F10R2_FB17 3346,264989
#define  CAN_F10R2_FB18 3347,265086
#define  CAN_F10R2_FB19 3348,265183
#define  CAN_F10R2_FB20 3349,265280
#define  CAN_F10R2_FB21 3350,265377
#define  CAN_F10R2_FB22 3351,265474
#define  CAN_F10R2_FB23 3352,265571
#define  CAN_F10R2_FB24 3353,265668
#define  CAN_F10R2_FB25 3354,265765
#define  CAN_F10R2_FB26 3355,265862
#define  CAN_F10R2_FB27 3356,265959
#define  CAN_F10R2_FB28 3357,266056
#define  CAN_F10R2_FB29 3358,266153
#define  CAN_F10R2_FB30 3359,266250
#define  CAN_F10R2_FB31 3360,266347
#define  CAN_F11R2_FB0 3363,266528
#define  CAN_F11R2_FB1 3364,266624
#define  CAN_F11R2_FB2 3365,266720
#define  CAN_F11R2_FB3 3366,266816
#define  CAN_F11R2_FB4 3367,266912
#define  CAN_F11R2_FB5 3368,267008
#define  CAN_F11R2_FB6 3369,267104
#define  CAN_F11R2_FB7 3370,267200
#define  CAN_F11R2_FB8 3371,267296
#define  CAN_F11R2_FB9 3372,267392
#define  CAN_F11R2_FB10 3373,267488
#define  CAN_F11R2_FB11 3374,267585
#define  CAN_F11R2_FB12 3375,267682
#define  CAN_F11R2_FB13 3376,267779
#define  CAN_F11R2_FB14 3377,267876
#define  CAN_F11R2_FB15 3378,267973
#define  CAN_F11R2_FB16 3379,268070
#define  CAN_F11R2_FB17 3380,268167
#define  CAN_F11R2_FB18 3381,268264
#define  CAN_F11R2_FB19 3382,268361
#define  CAN_F11R2_FB20 3383,268458
#define  CAN_F11R2_FB21 3384,268555
#define  CAN_F11R2_FB22 3385,268652
#define  CAN_F11R2_FB23 3386,268749
#define  CAN_F11R2_FB24 3387,268846
#define  CAN_F11R2_FB25 3388,268943
#define  CAN_F11R2_FB26 3389,269040
#define  CAN_F11R2_FB27 3390,269137
#define  CAN_F11R2_FB28 3391,269234
#define  CAN_F11R2_FB29 3392,269331
#define  CAN_F11R2_FB30 3393,269428
#define  CAN_F11R2_FB31 3394,269525
#define  CAN_F12R2_FB0 3397,269706
#define  CAN_F12R2_FB1 3398,269802
#define  CAN_F12R2_FB2 3399,269898
#define  CAN_F12R2_FB3 3400,269994
#define  CAN_F12R2_FB4 3401,270090
#define  CAN_F12R2_FB5 3402,270186
#define  CAN_F12R2_FB6 3403,270282
#define  CAN_F12R2_FB7 3404,270378
#define  CAN_F12R2_FB8 3405,270474
#define  CAN_F12R2_FB9 3406,270570
#define  CAN_F12R2_FB10 3407,270666
#define  CAN_F12R2_FB11 3408,270763
#define  CAN_F12R2_FB12 3409,270860
#define  CAN_F12R2_FB13 3410,270957
#define  CAN_F12R2_FB14 3411,271054
#define  CAN_F12R2_FB15 3412,271151
#define  CAN_F12R2_FB16 3413,271248
#define  CAN_F12R2_FB17 3414,271345
#define  CAN_F12R2_FB18 3415,271442
#define  CAN_F12R2_FB19 3416,271539
#define  CAN_F12R2_FB20 3417,271636
#define  CAN_F12R2_FB21 3418,271733
#define  CAN_F12R2_FB22 3419,271830
#define  CAN_F12R2_FB23 3420,271927
#define  CAN_F12R2_FB24 3421,272024
#define  CAN_F12R2_FB25 3422,272121
#define  CAN_F12R2_FB26 3423,272218
#define  CAN_F12R2_FB27 3424,272315
#define  CAN_F12R2_FB28 3425,272412
#define  CAN_F12R2_FB29 3426,272509
#define  CAN_F12R2_FB30 3427,272606
#define  CAN_F12R2_FB31 3428,272703
#define  CAN_F13R2_FB0 3431,272884
#define  CAN_F13R2_FB1 3432,272980
#define  CAN_F13R2_FB2 3433,273076
#define  CAN_F13R2_FB3 3434,273172
#define  CAN_F13R2_FB4 3435,273268
#define  CAN_F13R2_FB5 3436,273364
#define  CAN_F13R2_FB6 3437,273460
#define  CAN_F13R2_FB7 3438,273556
#define  CAN_F13R2_FB8 3439,273652
#define  CAN_F13R2_FB9 3440,273748
#define  CAN_F13R2_FB10 3441,273844
#define  CAN_F13R2_FB11 3442,273941
#define  CAN_F13R2_FB12 3443,274038
#define  CAN_F13R2_FB13 3444,274135
#define  CAN_F13R2_FB14 3445,274232
#define  CAN_F13R2_FB15 3446,274329
#define  CAN_F13R2_FB16 3447,274426
#define  CAN_F13R2_FB17 3448,274523
#define  CAN_F13R2_FB18 3449,274620
#define  CAN_F13R2_FB19 3450,274717
#define  CAN_F13R2_FB20 3451,274814
#define  CAN_F13R2_FB21 3452,274911
#define  CAN_F13R2_FB22 3453,275008
#define  CAN_F13R2_FB23 3454,275105
#define  CAN_F13R2_FB24 3455,275202
#define  CAN_F13R2_FB25 3456,275299
#define  CAN_F13R2_FB26 3457,275396
#define  CAN_F13R2_FB27 3458,275493
#define  CAN_F13R2_FB28 3459,275590
#define  CAN_F13R2_FB29 3460,275687
#define  CAN_F13R2_FB30 3461,275784
#define  CAN_F13R2_FB31 3462,275881
#define  CRC_DR_DR 3470,276472
#define  CRC_IDR_IDR 3473,276652
#define  CRC_CR_RESET 3476,276853
#define  CRC_CR_POLYSIZE 3477,276965
#define  CRC_CR_POLYSIZE_0 3478,277063
#define  CRC_CR_POLYSIZE_1 3479,277162
#define  CRC_CR_REV_IN 3480,277261
#define  CRC_CR_REV_IN_0 3481,277369
#define  CRC_CR_REV_IN_1 3482,277452
#define  CRC_CR_REV_OUT 3483,277535
#define  CRC_INIT_INIT 3486,277729
#define  CRC_POL_POL 3489,277913
#define  DAC_CR_EN1 3497,278515
#define  DAC_CR_BOFF1 3498,278619
#define  DAC_CR_TEN1 3499,278738
#define  DAC_CR_TSEL1 3501,278852
#define  DAC_CR_TSEL1_0 3502,278980
#define  DAC_CR_TSEL1_1 3503,279070
#define  DAC_CR_TSEL1_2 3504,279160
#define  DAC_CR_WAVE1 3506,279252
#define  DAC_CR_WAVE1_0 3507,279400
#define  DAC_CR_WAVE1_1 3508,279490
#define  DAC_CR_MAMP1 3510,279582
#define  DAC_CR_MAMP1_0 3511,279716
#define  DAC_CR_MAMP1_1 3512,279806
#define  DAC_CR_MAMP1_2 3513,279896
#define  DAC_CR_MAMP1_3 3514,279986
#define  DAC_CR_DMAEN1 3516,280078
#define  DAC_CR_DMAUDRIE1 3517,280186
#define  DAC_CR_EN2 3518,280307
#define  DAC_CR_BOFF2 3519,280411
#define  DAC_CR_TEN2 3520,280530
#define  DAC_CR_TSEL2 3522,280644
#define  DAC_CR_TSEL2_0 3523,280772
#define  DAC_CR_TSEL2_1 3524,280862
#define  DAC_CR_TSEL2_2 3525,280952
#define  DAC_CR_WAVE2 3527,281044
#define  DAC_CR_WAVE2_0 3528,281192
#define  DAC_CR_WAVE2_1 3529,281282
#define  DAC_CR_MAMP2 3531,281374
#define  DAC_CR_MAMP2_0 3532,281508
#define  DAC_CR_MAMP2_1 3533,281598
#define  DAC_CR_MAMP2_2 3534,281688
#define  DAC_CR_MAMP2_3 3535,281778
#define  DAC_CR_DMAEN2 3537,281870
#define  DAC_CR_DMAUDRIE2 3538,281979
#define  DAC_SWTRIGR_SWTRIG1 3541,282184
#define  DAC_SWTRIGR_SWTRIG2 3542,282298
#define  DAC_DHR12R1_DACC1DHR 3545,282496
#define  DAC_DHR12L1_DACC1DHR 3548,282703
#define  DAC_DHR8R1_DACC1DHR 3551,282909
#define  DAC_DHR12R2_DACC2DHR 3554,283115
#define  DAC_DHR12L2_DACC2DHR 3557,283322
#define  DAC_DHR8R2_DACC2DHR 3560,283528
#define  DAC_DHR12RD_DACC1DHR 3563,283734
#define  DAC_DHR12RD_DACC2DHR 3564,283857
#define  DAC_DHR12LD_DACC1DHR 3567,284064
#define  DAC_DHR12LD_DACC2DHR 3568,284186
#define  DAC_DHR8RD_DACC1DHR 3571,284392
#define  DAC_DHR8RD_DACC2DHR 3572,284514
#define  DAC_DOR1_DACC1DOR 3575,284720
#define  DAC_DOR2_DACC2DOR 3578,284913
#define  DAC_SR_DMAUDR1 3581,285106
#define  DAC_SR_DMAUDR2 3582,285221
#define  DBGMCU_IDCODE_DEV_ID 3590,285830
#define  DBGMCU_IDCODE_REV_ID 3591,285899
#define  DBGMCU_CR_DBG_SLEEP 3594,286052
#define  DBGMCU_CR_DBG_STOP 3595,286121
#define  DBGMCU_CR_DBG_STANDBY 3596,286190
#define  DBGMCU_CR_TRACE_IOEN 3597,286259
#define  DBGMCU_CR_TRACE_MODE 3599,286330
#define  DBGMCU_CR_TRACE_MODE_0 3600,286399
#define  DBGMCU_CR_TRACE_MODE_1 3601,286480
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3604,286645
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3605,286714
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3606,286783
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3607,286852
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3608,286921
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3609,286990
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3610,287059
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3611,287128
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3612,287197
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3613,287270
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 3614,287343
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3615,287416
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3618,287569
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3619,287638
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3620,287707
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3621,287776
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3622,287845
#define  DBGMCU_APB2_FZ_DBG_TIM20_STOP 3623,287914
#define  DMA_ISR_GIF1 3631,288477
#define  DMA_ISR_TCIF1 3632,288593
#define  DMA_ISR_HTIF1 3633,288710
#define  DMA_ISR_TEIF1 3634,288823
#define  DMA_ISR_GIF2 3635,288937
#define  DMA_ISR_TCIF2 3636,289053
#define  DMA_ISR_HTIF2 3637,289170
#define  DMA_ISR_TEIF2 3638,289283
#define  DMA_ISR_GIF3 3639,289397
#define  DMA_ISR_TCIF3 3640,289513
#define  DMA_ISR_HTIF3 3641,289630
#define  DMA_ISR_TEIF3 3642,289743
#define  DMA_ISR_GIF4 3643,289857
#define  DMA_ISR_TCIF4 3644,289973
#define  DMA_ISR_HTIF4 3645,290090
#define  DMA_ISR_TEIF4 3646,290203
#define  DMA_ISR_GIF5 3647,290317
#define  DMA_ISR_TCIF5 3648,290433
#define  DMA_ISR_HTIF5 3649,290550
#define  DMA_ISR_TEIF5 3650,290663
#define  DMA_ISR_GIF6 3651,290777
#define  DMA_ISR_TCIF6 3652,290893
#define  DMA_ISR_HTIF6 3653,291010
#define  DMA_ISR_TEIF6 3654,291123
#define  DMA_ISR_GIF7 3655,291237
#define  DMA_ISR_TCIF7 3656,291353
#define  DMA_ISR_HTIF7 3657,291470
#define  DMA_ISR_TEIF7 3658,291583
#define  DMA_IFCR_CGIF1 3661,291781
#define  DMA_IFCR_CTCIF1 3662,291898
#define  DMA_IFCR_CHTIF1 3663,292016
#define  DMA_IFCR_CTEIF1 3664,292130
#define  DMA_IFCR_CGIF2 3665,292245
#define  DMA_IFCR_CTCIF2 3666,292362
#define  DMA_IFCR_CHTIF2 3667,292480
#define  DMA_IFCR_CTEIF2 3668,292594
#define  DMA_IFCR_CGIF3 3669,292709
#define  DMA_IFCR_CTCIF3 3670,292826
#define  DMA_IFCR_CHTIF3 3671,292944
#define  DMA_IFCR_CTEIF3 3672,293058
#define  DMA_IFCR_CGIF4 3673,293173
#define  DMA_IFCR_CTCIF4 3674,293290
#define  DMA_IFCR_CHTIF4 3675,293408
#define  DMA_IFCR_CTEIF4 3676,293522
#define  DMA_IFCR_CGIF5 3677,293637
#define  DMA_IFCR_CTCIF5 3678,293754
#define  DMA_IFCR_CHTIF5 3679,293872
#define  DMA_IFCR_CTEIF5 3680,293986
#define  DMA_IFCR_CGIF6 3681,294101
#define  DMA_IFCR_CTCIF6 3682,294218
#define  DMA_IFCR_CHTIF6 3683,294336
#define  DMA_IFCR_CTEIF6 3684,294450
#define  DMA_IFCR_CGIF7 3685,294565
#define  DMA_IFCR_CTCIF7 3686,294682
#define  DMA_IFCR_CHTIF7 3687,294800
#define  DMA_IFCR_CTEIF7 3688,294914
#define  DMA_CCR_EN 3691,295113
#define  DMA_CCR_TCIE 3692,295233
#define  DMA_CCR_HTIE 3693,295353
#define  DMA_CCR_TEIE 3694,295473
#define  DMA_CCR_DIR 3695,295593
#define  DMA_CCR_CIRC 3696,295713
#define  DMA_CCR_PINC 3697,295833
#define  DMA_CCR_MINC 3698,295953
#define  DMA_CCR_PSIZE 3700,296075
#define  DMA_CCR_PSIZE_0 3701,296195
#define  DMA_CCR_PSIZE_1 3702,296315
#define  DMA_CCR_MSIZE 3704,296437
#define  DMA_CCR_MSIZE_0 3705,296557
#define  DMA_CCR_MSIZE_1 3706,296677
#define  DMA_CCR_PL 3708,296799
#define  DMA_CCR_PL_0 3709,296919
#define  DMA_CCR_PL_1 3710,297039
#define  DMA_CCR_MEM2MEM 3712,297161
#define  DMA_CNDTR_NDT 3715,297365
#define  DMA_CPAR_PA 3718,297569
#define  DMA_CMAR_MA 3721,297773
#define  EXTI_IMR_MR0 3729,298387
#define  EXTI_IMR_MR1 3730,298496
#define  EXTI_IMR_MR2 3731,298605
#define  EXTI_IMR_MR3 3732,298714
#define  EXTI_IMR_MR4 3733,298823
#define  EXTI_IMR_MR5 3734,298932
#define  EXTI_IMR_MR6 3735,299041
#define  EXTI_IMR_MR7 3736,299150
#define  EXTI_IMR_MR8 3737,299259
#define  EXTI_IMR_MR9 3738,299368
#define  EXTI_IMR_MR10 3739,299477
#define  EXTI_IMR_MR11 3740,299587
#define  EXTI_IMR_MR12 3741,299697
#define  EXTI_IMR_MR13 3742,299807
#define  EXTI_IMR_MR14 3743,299917
#define  EXTI_IMR_MR15 3744,300027
#define  EXTI_IMR_MR16 3745,300137
#define  EXTI_IMR_MR17 3746,300247
#define  EXTI_IMR_MR18 3747,300357
#define  EXTI_IMR_MR19 3748,300467
#define  EXTI_IMR_MR20 3749,300577
#define  EXTI_IMR_MR21 3750,300687
#define  EXTI_IMR_MR22 3751,300797
#define  EXTI_IMR_MR23 3752,300907
#define  EXTI_IMR_MR24 3753,301017
#define  EXTI_IMR_MR25 3754,301127
#define  EXTI_IMR_MR26 3755,301237
#define  EXTI_IMR_MR27 3756,301347
#define  EXTI_IMR_MR28 3757,301457
#define  EXTI_IMR_MR29 3758,301567
#define  EXTI_IMR_MR30 3759,301677
#define  EXTI_IMR_MR31 3760,301787
#define  EXTI_EMR_MR0 3763,301981
#define  EXTI_EMR_MR1 3764,302086
#define  EXTI_EMR_MR2 3765,302191
#define  EXTI_EMR_MR3 3766,302296
#define  EXTI_EMR_MR4 3767,302401
#define  EXTI_EMR_MR5 3768,302506
#define  EXTI_EMR_MR6 3769,302611
#define  EXTI_EMR_MR7 3770,302716
#define  EXTI_EMR_MR8 3771,302821
#define  EXTI_EMR_MR9 3772,302926
#define  EXTI_EMR_MR10 3773,303031
#define  EXTI_EMR_MR11 3774,303137
#define  EXTI_EMR_MR12 3775,303243
#define  EXTI_EMR_MR13 3776,303349
#define  EXTI_EMR_MR14 3777,303455
#define  EXTI_EMR_MR15 3778,303561
#define  EXTI_EMR_MR16 3779,303667
#define  EXTI_EMR_MR17 3780,303773
#define  EXTI_EMR_MR18 3781,303879
#define  EXTI_EMR_MR19 3782,303985
#define  EXTI_EMR_MR20 3783,304091
#define  EXTI_EMR_MR21 3784,304197
#define  EXTI_EMR_MR22 3785,304303
#define  EXTI_EMR_MR23 3786,304409
#define  EXTI_EMR_MR24 3787,304515
#define  EXTI_EMR_MR25 3788,304621
#define  EXTI_EMR_MR26 3789,304727
#define  EXTI_EMR_MR27 3790,304833
#define  EXTI_EMR_MR28 3791,304939
#define  EXTI_EMR_MR29 3792,305045
#define  EXTI_EMR_MR30 3793,305151
#define  EXTI_EMR_MR31 3794,305257
#define  EXTI_RTSR_TR0 3797,305447
#define  EXTI_RTSR_TR1 3798,305580
#define  EXTI_RTSR_TR2 3799,305713
#define  EXTI_RTSR_TR3 3800,305846
#define  EXTI_RTSR_TR4 3801,305979
#define  EXTI_RTSR_TR5 3802,306112
#define  EXTI_RTSR_TR6 3803,306245
#define  EXTI_RTSR_TR7 3804,306378
#define  EXTI_RTSR_TR8 3805,306511
#define  EXTI_RTSR_TR9 3806,306644
#define  EXTI_RTSR_TR10 3807,306777
#define  EXTI_RTSR_TR11 3808,306911
#define  EXTI_RTSR_TR12 3809,307045
#define  EXTI_RTSR_TR13 3810,307179
#define  EXTI_RTSR_TR14 3811,307313
#define  EXTI_RTSR_TR15 3812,307447
#define  EXTI_RTSR_TR16 3813,307581
#define  EXTI_RTSR_TR17 3814,307715
#define  EXTI_RTSR_TR18 3815,307849
#define  EXTI_RTSR_TR19 3816,307983
#define  EXTI_RTSR_TR20 3817,308117
#define  EXTI_RTSR_TR21 3818,308251
#define  EXTI_RTSR_TR22 3819,308385
#define  EXTI_RTSR_TR29 3820,308519
#define  EXTI_RTSR_TR30 3821,308653
#define  EXTI_RTSR_TR31 3822,308787
#define  EXTI_FTSR_TR0 3825,309005
#define  EXTI_FTSR_TR1 3826,309139
#define  EXTI_FTSR_TR2 3827,309273
#define  EXTI_FTSR_TR3 3828,309407
#define  EXTI_FTSR_TR4 3829,309541
#define  EXTI_FTSR_TR5 3830,309675
#define  EXTI_FTSR_TR6 3831,309809
#define  EXTI_FTSR_TR7 3832,309943
#define  EXTI_FTSR_TR8 3833,310077
#define  EXTI_FTSR_TR9 3834,310211
#define  EXTI_FTSR_TR10 3835,310345
#define  EXTI_FTSR_TR11 3836,310480
#define  EXTI_FTSR_TR12 3837,310615
#define  EXTI_FTSR_TR13 3838,310750
#define  EXTI_FTSR_TR14 3839,310885
#define  EXTI_FTSR_TR15 3840,311020
#define  EXTI_FTSR_TR16 3841,311155
#define  EXTI_FTSR_TR17 3842,311290
#define  EXTI_FTSR_TR18 3843,311425
#define  EXTI_FTSR_TR19 3844,311560
#define  EXTI_FTSR_TR20 3845,311695
#define  EXTI_FTSR_TR21 3846,311830
#define  EXTI_FTSR_TR22 3847,311965
#define  EXTI_FTSR_TR29 3848,312100
#define  EXTI_FTSR_TR30 3849,312235
#define  EXTI_FTSR_TR31 3850,312370
#define  EXTI_SWIER_SWIER0 3853,312589
#define  EXTI_SWIER_SWIER1 3854,312702
#define  EXTI_SWIER_SWIER2 3855,312815
#define  EXTI_SWIER_SWIER3 3856,312928
#define  EXTI_SWIER_SWIER4 3857,313041
#define  EXTI_SWIER_SWIER5 3858,313154
#define  EXTI_SWIER_SWIER6 3859,313267
#define  EXTI_SWIER_SWIER7 3860,313380
#define  EXTI_SWIER_SWIER8 3861,313493
#define  EXTI_SWIER_SWIER9 3862,313606
#define  EXTI_SWIER_SWIER10 3863,313719
#define  EXTI_SWIER_SWIER11 3864,313833
#define  EXTI_SWIER_SWIER12 3865,313947
#define  EXTI_SWIER_SWIER13 3866,314061
#define  EXTI_SWIER_SWIER14 3867,314175
#define  EXTI_SWIER_SWIER15 3868,314289
#define  EXTI_SWIER_SWIER16 3869,314403
#define  EXTI_SWIER_SWIER17 3870,314517
#define  EXTI_SWIER_SWIER18 3871,314631
#define  EXTI_SWIER_SWIER19 3872,314745
#define  EXTI_SWIER_SWIER20 3873,314859
#define  EXTI_SWIER_SWIER21 3874,314973
#define  EXTI_SWIER_SWIER22 3875,315087
#define  EXTI_SWIER_SWIER29 3876,315201
#define  EXTI_SWIER_SWIER30 3877,315315
#define  EXTI_SWIER_SWIER31 3878,315429
#define  EXTI_PR_PR0 3881,315627
#define  EXTI_PR_PR1 3882,315734
#define  EXTI_PR_PR2 3883,315841
#define  EXTI_PR_PR3 3884,315948
#define  EXTI_PR_PR4 3885,316055
#define  EXTI_PR_PR5 3886,316162
#define  EXTI_PR_PR6 3887,316269
#define  EXTI_PR_PR7 3888,316376
#define  EXTI_PR_PR8 3889,316483
#define  EXTI_PR_PR9 3890,316590
#define  EXTI_PR_PR10 3891,316697
#define  EXTI_PR_PR11 3892,316805
#define  EXTI_PR_PR12 3893,316913
#define  EXTI_PR_PR13 3894,317021
#define  EXTI_PR_PR14 3895,317129
#define  EXTI_PR_PR15 3896,317237
#define  EXTI_PR_PR16 3897,317345
#define  EXTI_PR_PR17 3898,317453
#define  EXTI_PR_PR18 3899,317561
#define  EXTI_PR_PR19 3900,317669
#define  EXTI_PR_PR20 3901,317777
#define  EXTI_PR_PR21 3902,317885
#define  EXTI_PR_PR22 3903,317993
#define  EXTI_PR_PR29 3904,318101
#define  EXTI_PR_PR30 3905,318209
#define  EXTI_PR_PR31 3906,318317
#define  EXTI_IMR2_MR32 3909,318509
#define  EXTI_IMR2_MR33 3910,318619
#define  EXTI_IMR2_MR34 3911,318729
#define  EXTI_IMR2_MR35 3912,318839
#define  EXTI_EMR2_MR32 3915,319033
#define  EXTI_EMR2_MR33 3916,319139
#define  EXTI_EMR2_MR34 3917,319245
#define  EXTI_EMR2_MR35 3918,319351
#define  EXTI_RTSR2_TR32 3921,319542
#define  EXTI_RTSR2_TR33 3922,319677
#define  EXTI_FTSR2_TR32 3925,319896
#define  EXTI_FTSR2_TR33 3926,320031
#define  EXTI_SWIER2_SWIER32 3929,320250
#define  EXTI_SWIER2_SWIER33 3930,320364
#define  EXTI_PR2_PR32 3933,320562
#define  EXTI_PR2_PR33 3934,320670
#define  FLASH_ACR_LATENCY 3942,321272
#define  FLASH_ACR_LATENCY_0 3943,321384
#define  FLASH_ACR_LATENCY_1 3944,321474
#define  FLASH_ACR_LATENCY_2 3945,321564
#define  FLASH_ACR_HLFCYA 3947,321656
#define  FLASH_ACR_PRFTBE 3948,321771
#define  FLASH_ACR_PRFTBS 3949,321878
#define  FLASH_KEYR_FKEYR 3952,322069
#define  RDP_KEY 3954,322164
#define  FLASH_KEY1 3955,322256
#define  FLASH_KEY2 3956,322350
#define  FLASH_OPTKEYR_OPTKEYR 3959,322528
#define  FLASH_OPTKEY1 3961,322630
#define  FLASH_OPTKEY2 3962,322731
#define  FLASH_SR_BSY 3965,322915
#define  FLASH_SR_PGERR 3966,323004
#define  FLASH_SR_WRPERR 3967,323106
#define  FLASH_SR_EOP 3968,323213
#define  FLASH_CR_PG 3971,323398
#define  FLASH_CR_PER 3972,323494
#define  FLASH_CR_MER 3973,323589
#define  FLASH_CR_OPTPG 3974,323684
#define  FLASH_CR_OPTER 3975,323792
#define  FLASH_CR_STRT 3976,323894
#define  FLASH_CR_LOCK 3977,323984
#define  FLASH_CR_OPTWRE 3978,324073
#define  FLASH_CR_ERRIE 3979,324183
#define  FLASH_CR_EOPIE 3980,324290
#define  FLASH_CR_OBL_LAUNCH 3981,324408
#define  FLASH_AR_FAR 3984,324602
#define  FLASH_OBR_OPTERR 3987,324784
#define  FLASH_OBR_RDPRT 3988,324886
#define  FLASH_OBR_RDPRT_1 3989,324986
#define  FLASH_OBR_RDPRT_2 3990,325094
#define  FLASH_OBR_USER 3992,325204
#define  FLASH_OBR_IWDG_SW 3993,325306
#define  FLASH_OBR_nRST_STOP 3994,325398
#define  FLASH_OBR_nRST_STDBY 3995,325492
#define  FLASH_OBR_nBOOT1 3996,325587
#define  FLASH_OBR_VDDA_MONITOR 3997,325678
#define  FLASH_OBR_SRAM_PE 3998,325775
#define  FLASH_OBR_DATA0 3999,325867
#define  FLASH_OBR_DATA1 4000,325950
#define FLASH_OBR_WDG_SW 4003,326057
#define  FLASH_WRPR_WRP 4006,326185
#define  OB_RDP_RDP 4011,326451
#define  OB_RDP_nRDP 4012,326563
#define  OB_USER_USER 4015,326772
#define  OB_USER_nUSER 4016,326873
#define  OB_WRP0_WRP0 4019,327071
#define  OB_WRP0_nWRP0 4020,327198
#define  OB_WRP1_WRP1 4023,327422
#define  OB_WRP1_nWRP1 4024,327549
#define  OB_WRP2_WRP2 4027,327773
#define  OB_WRP2_nWRP2 4028,327900
#define  OB_WRP3_WRP3 4031,328124
#define  OB_WRP3_nWRP3 4032,328251
#define  FMC_BCRx_MBKEN 4040,328884
#define  FMC_BCRx_MUXEN 4041,329005
#define  FMC_BCRx_MTYP 4043,329128
#define  FMC_BCRx_MTYP_0 4044,329249
#define  FMC_BCRx_MTYP_1 4045,329337
#define  FMC_BCRx_MWID 4047,329427
#define  FMC_BCRx_MWID_0 4048,329548
#define  FMC_BCRx_MWID_1 4049,329636
#define  FMC_BCRx_FACCEN 4051,329726
#define  FMC_BCRx_BURSTEN 4052,329835
#define  FMC_BCRx_WAITPOL 4053,329944
#define  FMC_BCRx_WRAPMOD 4054,330053
#define  FMC_BCRx_WAITCFG 4055,330162
#define  FMC_BCRx_WREN 4056,330271
#define  FMC_BCRx_WAITEN 4057,330380
#define  FMC_BCRx_EXTMOD 4058,330489
#define  FMC_BCRx_ASYNCWAIT 4059,330598
#define  FMC_BCRx_CBURSTRW 4060,330707
#define  FMC_BCR1_MBKEN 4063,330899
#define  FMC_BCR1_MUXEN 4064,331020
#define  FMC_BCR1_MTYP 4066,331143
#define  FMC_BCR1_MTYP_0 4067,331264
#define  FMC_BCR1_MTYP_1 4068,331352
#define  FMC_BCR1_MWID 4070,331442
#define  FMC_BCR1_MWID_0 4071,331563
#define  FMC_BCR1_MWID_1 4072,331651
#define  FMC_BCR1_FACCEN 4074,331741
#define  FMC_BCR1_BURSTEN 4075,331850
#define  FMC_BCR1_WAITPOL 4076,331959
#define  FMC_BCR1_WRAPMOD 4077,332068
#define  FMC_BCR1_WAITCFG 4078,332177
#define  FMC_BCR1_WREN 4079,332286
#define  FMC_BCR1_WAITEN 4080,332395
#define  FMC_BCR1_EXTMOD 4081,332504
#define  FMC_BCR1_ASYNCWAIT 4082,332613
#define  FMC_BCR1_CBURSTRW 4083,332722
#define  FMC_BCR1_CCLKEN 4084,332831
#define  FMC_BCR2_MBKEN 4087,333023
#define  FMC_BCR2_MUXEN 4088,333144
#define  FMC_BCR2_MTYP 4090,333267
#define  FMC_BCR2_MTYP_0 4091,333388
#define  FMC_BCR2_MTYP_1 4092,333476
#define  FMC_BCR2_MWID 4094,333566
#define  FMC_BCR2_MWID_0 4095,333687
#define  FMC_BCR2_MWID_1 4096,333775
#define  FMC_BCR2_FACCEN 4098,333865
#define  FMC_BCR2_BURSTEN 4099,333974
#define  FMC_BCR2_WAITPOL 4100,334083
#define  FMC_BCR2_WRAPMOD 4101,334192
#define  FMC_BCR2_WAITCFG 4102,334301
#define  FMC_BCR2_WREN 4103,334410
#define  FMC_BCR2_WAITEN 4104,334519
#define  FMC_BCR2_EXTMOD 4105,334628
#define  FMC_BCR2_ASYNCWAIT 4106,334737
#define  FMC_BCR2_CBURSTRW 4107,334846
#define  FMC_BCR3_MBKEN 4110,335038
#define  FMC_BCR3_MUXEN 4111,335159
#define  FMC_BCR3_MTYP 4113,335282
#define  FMC_BCR3_MTYP_0 4114,335403
#define  FMC_BCR3_MTYP_1 4115,335491
#define  FMC_BCR3_MWID 4117,335581
#define  FMC_BCR3_MWID_0 4118,335702
#define  FMC_BCR3_MWID_1 4119,335790
#define  FMC_BCR3_FACCEN 4121,335880
#define  FMC_BCR3_BURSTEN 4122,335989
#define  FMC_BCR3_WAITPOL 4123,336098
#define  FMC_BCR3_WRAPMOD 4124,336207
#define  FMC_BCR3_WAITCFG 4125,336316
#define  FMC_BCR3_WREN 4126,336425
#define  FMC_BCR3_WAITEN 4127,336534
#define  FMC_BCR3_EXTMOD 4128,336643
#define  FMC_BCR3_ASYNCWAIT 4129,336752
#define  FMC_BCR3_CBURSTRW 4130,336861
#define  FMC_BCR4_MBKEN 4133,337053
#define  FMC_BCR4_MUXEN 4134,337174
#define  FMC_BCR4_MTYP 4136,337297
#define  FMC_BCR4_MTYP_0 4137,337418
#define  FMC_BCR4_MTYP_1 4138,337506
#define  FMC_BCR4_MWID 4140,337596
#define  FMC_BCR4_MWID_0 4141,337717
#define  FMC_BCR4_MWID_1 4142,337805
#define  FMC_BCR4_FACCEN 4144,337895
#define  FMC_BCR4_BURSTEN 4145,338004
#define  FMC_BCR4_WAITPOL 4146,338113
#define  FMC_BCR4_WRAPMOD 4147,338222
#define  FMC_BCR4_WAITCFG 4148,338331
#define  FMC_BCR4_WREN 4149,338440
#define  FMC_BCR4_WAITEN 4150,338549
#define  FMC_BCR4_EXTMOD 4151,338658
#define  FMC_BCR4_ASYNCWAIT 4152,338767
#define  FMC_BCR4_CBURSTRW 4153,338876
#define  FMC_BTRx_ADDSET 4156,339067
#define  FMC_BTRx_ADDSET_0 4157,339197
#define  FMC_BTRx_ADDSET_1 4158,339285
#define  FMC_BTRx_ADDSET_2 4159,339373
#define  FMC_BTR_ADDSET_3 4160,339461
#define  FMC_BTRx_ADDHLD 4162,339550
#define  FMC_BTRx_ADDHLD_0 4163,339680
#define  FMC_BTRx_ADDHLD_1 4164,339768
#define  FMC_BTRx_ADDHLD_2 4165,339856
#define  FMC_BTRx_ADDHLD_3 4166,339944
#define  FMC_BTRx_DATAST 4168,340034
#define  FMC_BTR_DATAST_0 4169,340156
#define  FMC_BTRx_DATAST_1 4170,340243
#define  FMC_BTRx_DATAST_2 4171,340331
#define  FMC_BTRx_DATAST_3 4172,340419
#define  FMC_BTRx_DATAST_4 4173,340507
#define  FMC_BTRx_DATAST_5 4174,340595
#define  FMC_BTRx_DATAST_6 4175,340683
#define  FMC_BTRx_DATAST_7 4176,340771
#define  FMC_BTRx_BUSTURN 4178,340861
#define  FMC_BTRx_BUSTURN_0 4179,340993
#define  FMC_BTRx_BUSTURN_1 4180,341081
#define  FMC_BTRx_BUSTURN_2 4181,341169
#define  FMC_BTRx_BUSTURN_3 4182,341257
#define  FMC_BTRx_CLKDIV 4184,341347
#define  FMC_BTRx_CLKDIV_0 4185,341467
#define  FMC_BTRx_CLKDIV_1 4186,341555
#define  FMC_BTRx_CLKDIV_2 4187,341643
#define  FMC_BTRx_CLKDIV_3 4188,341731
#define  FMC_BTRx_DATLAT 4190,341821
#define  FMC_BTRx_DATLAT_0 4191,341934
#define  FMC_BTRx_DATLAT_1 4192,342022
#define  FMC_BTRx_DATLAT_2 4193,342110
#define  FMC_BTRx_DATLAT_3 4194,342198
#define  FMC_BTRx_ACCMOD 4196,342288
#define  FMC_BTRx_ACCMOD_0 4197,342401
#define  FMC_BTRx_ACCMOD_1 4198,342489
#define  FMC_BTR1_ADDSET 4201,342659
#define  FMC_BTR1_ADDSET_0 4202,342789
#define  FMC_BTR1_ADDSET_1 4203,342877
#define  FMC_BTR1_ADDSET_2 4204,342965
#define  FMC_BTR1_ADDSET_3 4205,343053
#define  FMC_BTR1_ADDHLD 4207,343143
#define  FMC_BTR1_ADDHLD_0 4208,343273
#define  FMC_BTR1_ADDHLD_1 4209,343361
#define  FMC_BTR1_ADDHLD_2 4210,343449
#define  FMC_BTR1_ADDHLD_3 4211,343537
#define  FMC_BTR1_DATAST 4213,343627
#define  FMC_BTR1_DATAST_0 4214,343749
#define  FMC_BTR1_DATAST_1 4215,343837
#define  FMC_BTR1_DATAST_2 4216,343925
#define  FMC_BTR1_DATAST_3 4217,344013
#define  FMC_BTR1_DATAST_4 4218,344101
#define  FMC_BTR1_DATAST_5 4219,344189
#define  FMC_BTR1_DATAST_6 4220,344277
#define  FMC_BTR1_DATAST_7 4221,344365
#define  FMC_BTR1_BUSTURN 4223,344455
#define  FMC_BTR1_BUSTURN_0 4224,344587
#define  FMC_BTR1_BUSTURN_1 4225,344675
#define  FMC_BTR1_BUSTURN_2 4226,344763
#define  FMC_BTR1_BUSTURN_3 4227,344851
#define  FMC_BTR1_CLKDIV 4229,344941
#define  FMC_BTR1_CLKDIV_0 4230,345061
#define  FMC_BTR1_CLKDIV_1 4231,345149
#define  FMC_BTR1_CLKDIV_2 4232,345237
#define  FMC_BTR1_CLKDIV_3 4233,345325
#define  FMC_BTR1_DATLAT 4235,345415
#define  FMC_BTR1_DATLAT_0 4236,345528
#define  FMC_BTR1_DATLAT_1 4237,345616
#define  FMC_BTR1_DATLAT_2 4238,345704
#define  FMC_BTR1_DATLAT_3 4239,345792
#define  FMC_BTR1_ACCMOD 4241,345882
#define  FMC_BTR1_ACCMOD_0 4242,345995
#define  FMC_BTR1_ACCMOD_1 4243,346083
#define  FMC_BTR2_ADDSET 4246,346254
#define  FMC_BTR2_ADDSET_0 4247,346384
#define  FMC_BTR2_ADDSET_1 4248,346472
#define  FMC_BTR2_ADDSET_2 4249,346560
#define  FMC_BTR2_ADDSET_3 4250,346648
#define  FMC_BTR2_ADDHLD 4252,346738
#define  FMC_BTR2_ADDHLD_0 4253,346867
#define  FMC_BTR2_ADDHLD_1 4254,346955
#define  FMC_BTR2_ADDHLD_2 4255,347043
#define  FMC_BTR2_ADDHLD_3 4256,347131
#define  FMC_BTR2_DATAST 4258,347221
#define  FMC_BTR2_DATAST_0 4259,347343
#define  FMC_BTR2_DATAST_1 4260,347431
#define  FMC_BTR2_DATAST_2 4261,347519
#define  FMC_BTR2_DATAST_3 4262,347607
#define  FMC_BTR2_DATAST_4 4263,347695
#define  FMC_BTR2_DATAST_5 4264,347783
#define  FMC_BTR2_DATAST_6 4265,347871
#define  FMC_BTR2_DATAST_7 4266,347959
#define  FMC_BTR2_BUSTURN 4268,348049
#define  FMC_BTR2_BUSTURN_0 4269,348181
#define  FMC_BTR2_BUSTURN_1 4270,348269
#define  FMC_BTR2_BUSTURN_2 4271,348357
#define  FMC_BTR2_BUSTURN_3 4272,348445
#define  FMC_BTR2_CLKDIV 4274,348535
#define  FMC_BTR2_CLKDIV_0 4275,348655
#define  FMC_BTR2_CLKDIV_1 4276,348743
#define  FMC_BTR2_CLKDIV_2 4277,348831
#define  FMC_BTR2_CLKDIV_3 4278,348919
#define  FMC_BTR2_DATLAT 4280,349009
#define  FMC_BTR2_DATLAT_0 4281,349122
#define  FMC_BTR2_DATLAT_1 4282,349210
#define  FMC_BTR2_DATLAT_2 4283,349298
#define  FMC_BTR2_DATLAT_3 4284,349386
#define  FMC_BTR2_ACCMOD 4286,349476
#define  FMC_BTR2_ACCMOD_0 4287,349589
#define  FMC_BTR2_ACCMOD_1 4288,349677
#define  FMC_BTR3_ADDSET 4291,349849
#define  FMC_BTR3_ADDSET_0 4292,349979
#define  FMC_BTR3_ADDSET_1 4293,350067
#define  FMC_BTR3_ADDSET_2 4294,350155
#define  FMC_BTR3_ADDSET_3 4295,350243
#define  FMC_BTR3_ADDHLD 4297,350333
#define  FMC_BTR3_ADDHLD_0 4298,350462
#define  FMC_BTR3_ADDHLD_1 4299,350550
#define  FMC_BTR3_ADDHLD_2 4300,350638
#define  FMC_BTR3_ADDHLD_3 4301,350726
#define  FMC_BTR3_DATAST 4303,350816
#define  FMC_BTR3_DATAST_0 4304,350938
#define  FMC_BTR3_DATAST_1 4305,351026
#define  FMC_BTR3_DATAST_2 4306,351114
#define  FMC_BTR3_DATAST_3 4307,351202
#define  FMC_BTR3_DATAST_4 4308,351290
#define  FMC_BTR3_DATAST_5 4309,351378
#define  FMC_BTR3_DATAST_6 4310,351466
#define  FMC_BTR3_DATAST_7 4311,351554
#define  FMC_BTR3_BUSTURN 4313,351644
#define  FMC_BTR3_BUSTURN_0 4314,351776
#define  FMC_BTR3_BUSTURN_1 4315,351864
#define  FMC_BTR3_BUSTURN_2 4316,351952
#define  FMC_BTR3_BUSTURN_3 4317,352040
#define  FMC_BTR3_CLKDIV 4319,352130
#define  FMC_BTR3_CLKDIV_0 4320,352250
#define  FMC_BTR3_CLKDIV_1 4321,352338
#define  FMC_BTR3_CLKDIV_2 4322,352426
#define  FMC_BTR3_CLKDIV_3 4323,352514
#define  FMC_BTR3_DATLAT 4325,352604
#define  FMC_BTR3_DATLAT_0 4326,352717
#define  FMC_BTR3_DATLAT_1 4327,352805
#define  FMC_BTR3_DATLAT_2 4328,352893
#define  FMC_BTR3_DATLAT_3 4329,352981
#define  FMC_BTR3_ACCMOD 4331,353071
#define  FMC_BTR3_ACCMOD_0 4332,353184
#define  FMC_BTR3_ACCMOD_1 4333,353272
#define  FMC_BTR4_ADDSET 4336,353443
#define  FMC_BTR4_ADDSET_0 4337,353573
#define  FMC_BTR4_ADDSET_1 4338,353661
#define  FMC_BTR4_ADDSET_2 4339,353749
#define  FMC_BTR4_ADDSET_3 4340,353837
#define  FMC_BTR4_ADDHLD 4342,353927
#define  FMC_BTR4_ADDHLD_0 4343,354056
#define  FMC_BTR4_ADDHLD_1 4344,354144
#define  FMC_BTR4_ADDHLD_2 4345,354232
#define  FMC_BTR4_ADDHLD_3 4346,354320
#define  FMC_BTR4_DATAST 4348,354410
#define  FMC_BTR4_DATAST_0 4349,354532
#define  FMC_BTR4_DATAST_1 4350,354620
#define  FMC_BTR4_DATAST_2 4351,354708
#define  FMC_BTR4_DATAST_3 4352,354796
#define  FMC_BTR4_DATAST_4 4353,354884
#define  FMC_BTR4_DATAST_5 4354,354972
#define  FMC_BTR4_DATAST_6 4355,355060
#define  FMC_BTR4_DATAST_7 4356,355148
#define  FMC_BTR4_BUSTURN 4358,355238
#define  FMC_BTR4_BUSTURN_0 4359,355370
#define  FMC_BTR4_BUSTURN_1 4360,355458
#define  FMC_BTR4_BUSTURN_2 4361,355546
#define  FMC_BTR4_BUSTURN_3 4362,355634
#define  FMC_BTR4_CLKDIV 4364,355724
#define  FMC_BTR4_CLKDIV_0 4365,355844
#define  FMC_BTR4_CLKDIV_1 4366,355932
#define  FMC_BTR4_CLKDIV_2 4367,356020
#define  FMC_BTR4_CLKDIV_3 4368,356108
#define  FMC_BTR4_DATLAT 4370,356198
#define  FMC_BTR4_DATLAT_0 4371,356311
#define  FMC_BTR4_DATLAT_1 4372,356399
#define  FMC_BTR4_DATLAT_2 4373,356487
#define  FMC_BTR4_DATLAT_3 4374,356575
#define  FMC_BTR4_ACCMOD 4376,356665
#define  FMC_BTR4_ACCMOD_0 4377,356778
#define  FMC_BTR4_ACCMOD_1 4378,356866
#define  FMC_BWTRx_ADDSETx 4381,357037
#define  FMC_BWTRx_ADDSETx_0 4382,357167
#define  FMC_BWTRx_ADDSETx_1 4383,357255
#define  FMC_BWTRx_ADDSETx_2 4384,357343
#define  FMC_BWTRx_ADDSETx_3 4385,357431
#define  FMC_BWTRx_ADDHLDx 4387,357521
#define  FMC_BWTRx_ADDHLDx_0 4388,357650
#define  FMC_BWTRx_ADDHLDx_1 4389,357738
#define  FMC_BWTRx_ADDHLDx_2 4390,357826
#define  FMC_BWTRx_ADDHLDx_3 4391,357914
#define  FMC_BWTRx_DATASTx 4393,358004
#define  FMC_BWTRx_DATASTx_0 4394,358126
#define  FMC_BWTRx_DATASTx_1 4395,358214
#define  FMC_BWTRx_DATASTx_2 4396,358302
#define  FMC_BWTRx_DATASTx_3 4397,358390
#define  FMC_BWTRx_DATASTx_4 4398,358478
#define  FMC_BWTRx_DATASTx_5 4399,358566
#define  FMC_BWTRx_DATASTx_6 4400,358654
#define  FMC_BWTRx_DATASTx_7 4401,358742
#define  FMC_BWTRx_ACCMODx 4403,358832
#define  FMC_BWTRx_ACCMODx_0 4404,358945
#define  FMC_BWTRx_ACCMODx_1 4405,359033
#define  FMC_BWTR1_ADDSET 4408,359204
#define  FMC_BWTR1_ADDSET_0 4409,359334
#define  FMC_BWTR1_ADDSET_1 4410,359422
#define  FMC_BWTR1_ADDSET_2 4411,359510
#define  FMC_BWTR1_ADDSET_3 4412,359598
#define  FMC_BWTR1_ADDHLD 4414,359688
#define  FMC_BWTR1_ADDHLD_0 4415,359817
#define  FMC_BWTR1_ADDHLD_1 4416,359905
#define  FMC_BWTR1_ADDHLD_2 4417,359993
#define  FMC_BWTR1_ADDHLD_3 4418,360081
#define  FMC_BWTR1_DATAST 4420,360171
#define  FMC_BWTR1_DATAST_0 4421,360293
#define  FMC_BWTR1_DATAST_1 4422,360381
#define  FMC_BWTR1_DATAST_2 4423,360469
#define  FMC_BWTR1_DATAST_3 4424,360557
#define  FMC_BWTR1_DATAST_4 4425,360645
#define  FMC_BWTR1_DATAST_5 4426,360733
#define  FMC_BWTR1_DATAST_6 4427,360821
#define  FMC_BWTR1_DATAST_7 4428,360909
#define  FMC_BWTR1_CLKDIV 4430,360999
#define  FMC_BWTR1_CLKDIV_0 4431,361119
#define  FMC_BWTR1_CLKDIV_1 4432,361207
#define  FMC_BWTR1_CLKDIV_2 4433,361295
#define  FMC_BWTR1_CLKDIV_3 4434,361383
#define  FMC_BWTR1_DATLAT 4436,361473
#define  FMC_BWTR1_DATLAT_0 4437,361586
#define  FMC_BWTR1_DATLAT_1 4438,361674
#define  FMC_BWTR1_DATLAT_2 4439,361762
#define  FMC_BWTR1_DATLAT_3 4440,361850
#define  FMC_BWTR1_ACCMOD 4442,361940
#define  FMC_BWTR1_ACCMOD_0 4443,362053
#define  FMC_BWTR1_ACCMOD_1 4444,362141
#define  FMC_BWTR2_ADDSET 4447,362312
#define  FMC_BWTR2_ADDSET_0 4448,362442
#define  FMC_BWTR2_ADDSET_1 4449,362530
#define  FMC_BWTR2_ADDSET_2 4450,362618
#define  FMC_BWTR2_ADDSET_3 4451,362706
#define  FMC_BWTR2_ADDHLD 4453,362796
#define  FMC_BWTR2_ADDHLD_0 4454,362925
#define  FMC_BWTR2_ADDHLD_1 4455,363013
#define  FMC_BWTR2_ADDHLD_2 4456,363101
#define  FMC_BWTR2_ADDHLD_3 4457,363189
#define  FMC_BWTR2_DATAST 4459,363279
#define  FMC_BWTR2_DATAST_0 4460,363401
#define  FMC_BWTR2_DATAST_1 4461,363489
#define  FMC_BWTR2_DATAST_2 4462,363577
#define  FMC_BWTR2_DATAST_3 4463,363665
#define  FMC_BWTR2_DATAST_4 4464,363753
#define  FMC_BWTR2_DATAST_5 4465,363841
#define  FMC_BWTR2_DATAST_6 4466,363929
#define  FMC_BWTR2_DATAST_7 4467,364017
#define  FMC_BWTR2_CLKDIV 4469,364107
#define  FMC_BWTR2_CLKDIV_0 4470,364227
#define  FMC_BWTR2_CLKDIV_1 4471,364315
#define  FMC_BWTR2_CLKDIV_2 4472,364402
#define  FMC_BWTR2_CLKDIV_3 4473,364490
#define  FMC_BWTR2_DATLAT 4475,364580
#define  FMC_BWTR2_DATLAT_0 4476,364693
#define  FMC_BWTR2_DATLAT_1 4477,364781
#define  FMC_BWTR2_DATLAT_2 4478,364869
#define  FMC_BWTR2_DATLAT_3 4479,364957
#define  FMC_BWTR2_ACCMOD 4481,365047
#define  FMC_BWTR2_ACCMOD_0 4482,365160
#define  FMC_BWTR2_ACCMOD_1 4483,365248
#define  FMC_BWTR3_ADDSET 4486,365419
#define  FMC_BWTR3_ADDSET_0 4487,365549
#define  FMC_BWTR3_ADDSET_1 4488,365637
#define  FMC_BWTR3_ADDSET_2 4489,365725
#define  FMC_BWTR3_ADDSET_3 4490,365813
#define  FMC_BWTR3_ADDHLD 4492,365903
#define  FMC_BWTR3_ADDHLD_0 4493,366032
#define  FMC_BWTR3_ADDHLD_1 4494,366120
#define  FMC_BWTR3_ADDHLD_2 4495,366208
#define  FMC_BWTR3_ADDHLD_3 4496,366296
#define  FMC_BWTR3_DATAST 4498,366386
#define  FMC_BWTR3_DATAST_0 4499,366508
#define  FMC_BWTR3_DATAST_1 4500,366596
#define  FMC_BWTR3_DATAST_2 4501,366684
#define  FMC_BWTR3_DATAST_3 4502,366772
#define  FMC_BWTR3_DATAST_4 4503,366860
#define  FMC_BWTR3_DATAST_5 4504,366948
#define  FMC_BWTR3_DATAST_6 4505,367036
#define  FMC_BWTR3_DATAST_7 4506,367124
#define  FMC_BWTR3_CLKDIV 4508,367214
#define  FMC_BWTR3_CLKDIV_0 4509,367334
#define  FMC_BWTR3_CLKDIV_1 4510,367422
#define  FMC_BWTR3_CLKDIV_2 4511,367510
#define  FMC_BWTR3_CLKDIV_3 4512,367598
#define  FMC_BWTR3_DATLAT 4514,367688
#define  FMC_BWTR3_DATLAT_0 4515,367801
#define  FMC_BWTR3_DATLAT_1 4516,367889
#define  FMC_BWTR3_DATLAT_2 4517,367977
#define  FMC_BWTR3_DATLAT_3 4518,368065
#define  FMC_BWTR3_ACCMOD 4520,368155
#define  FMC_BWTR3_ACCMOD_0 4521,368268
#define  FMC_BWTR3_ACCMOD_1 4522,368356
#define  FMC_BWTR4_ADDSET 4525,368527
#define  FMC_BWTR4_ADDSET_0 4526,368657
#define  FMC_BWTR4_ADDSET_1 4527,368745
#define  FMC_BWTR4_ADDSET_2 4528,368833
#define  FMC_BWTR4_ADDSET_3 4529,368921
#define  FMC_BWTR4_ADDHLD 4531,369011
#define  FMC_BWTR4_ADDHLD_0 4532,369140
#define  FMC_BWTR4_ADDHLD_1 4533,369228
#define  FMC_BWTR4_ADDHLD_2 4534,369316
#define  FMC_BWTR4_ADDHLD_3 4535,369404
#define  FMC_BWTR4_DATAST 4537,369494
#define  FMC_BWTR4_DATAST_0 4538,369616
#define  FMC_BWTR4_DATAST_1 4539,369704
#define  FMC_BWTR4_DATAST_2 4540,369792
#define  FMC_BWTR4_DATAST_3 4541,369880
#define  FMC_BWTR4_DATAST_4 4542,369968
#define  FMC_BWTR4_DATAST_5 4543,370056
#define  FMC_BWTR4_DATAST_6 4544,370144
#define  FMC_BWTR4_DATAST_7 4545,370232
#define  FMC_BWTR4_CLKDIV 4547,370322
#define  FMC_BWTR4_CLKDIV_0 4548,370442
#define  FMC_BWTR4_CLKDIV_1 4549,370530
#define  FMC_BWTR4_CLKDIV_2 4550,370618
#define  FMC_BWTR4_CLKDIV_3 4551,370706
#define  FMC_BWTR4_DATLAT 4553,370796
#define  FMC_BWTR4_DATLAT_0 4554,370909
#define  FMC_BWTR4_DATLAT_1 4555,370997
#define  FMC_BWTR4_DATLAT_2 4556,371085
#define  FMC_BWTR4_DATLAT_3 4557,371173
#define  FMC_BWTR4_ACCMOD 4559,371263
#define  FMC_BWTR4_ACCMOD_0 4560,371376
#define  FMC_BWTR4_ACCMOD_1 4561,371464
#define  FMC_PCRx_PWAITEN 4564,371635
#define  FMC_PCRx_PBKEN 4565,371759
#define  FMC_PCRx_PTYP 4566,371883
#define  FMC_PCRx_PWID 4568,372009
#define  FMC_PCRx_PWID_0 4569,372133
#define  FMC_PCRx_PWID_1 4570,372221
#define  FMC_PCRx_ECCEN 4572,372311
#define  FMC_PCRx_TCLR 4574,372437
#define  FMC_PCRx_TCLR_0 4575,372561
#define  FMC_PCRx_TCLR_1 4576,372649
#define  FMC_PCRx_TCLR_2 4577,372737
#define  FMC_PCRx_TCLR_3 4578,372825
#define  FMC_PCRx_TAR 4580,372915
#define  FMC_PCRx_TAR_0 4581,373039
#define  FMC_PCRx_TAR_1 4582,373127
#define  FMC_PCRx_TAR_2 4583,373215
#define  FMC_PCRx_TAR_3 4584,373303
#define  FMC_PCRx_ECCPS 4586,373393
#define  FMC_PCRx_ECCPS_0 4587,373517
#define  FMC_PCRx_ECCPS_1 4588,373605
#define  FMC_PCRx_ECCPS_2 4589,373693
#define  FMC_PCR2_PWAITEN 4592,373864
#define  FMC_PCR2_PBKEN 4593,373988
#define  FMC_PCR2_PTYP 4594,374112
#define  FMC_PCR2_PWID 4596,374238
#define  FMC_PCR2_PWID_0 4597,374362
#define  FMC_PCR2_PWID_1 4598,374450
#define  FMC_PCR2_ECCEN 4600,374540
#define  FMC_PCR2_TCLR 4602,374666
#define  FMC_PCR2_TCLR_0 4603,374790
#define  FMC_PCR2_TCLR_1 4604,374878
#define  FMC_PCR2_TCLR_2 4605,374966
#define  FMC_PCR2_TCLR_3 4606,375054
#define  FMC_PCR2_TAR 4608,375144
#define  FMC_PCR2_TAR_0 4609,375268
#define  FMC_PCR2_TAR_1 4610,375356
#define  FMC_PCR2_TAR_2 4611,375444
#define  FMC_PCR2_TAR_3 4612,375532
#define  FMC_PCR2_ECCPS 4614,375622
#define  FMC_PCR2_ECCPS_0 4615,375746
#define  FMC_PCR2_ECCPS_1 4616,375834
#define  FMC_PCR2_ECCPS_2 4617,375922
#define  FMC_PCR3_PWAITEN 4620,376093
#define  FMC_PCR3_PBKEN 4621,376217
#define  FMC_PCR3_PTYP 4622,376341
#define  FMC_PCR3_PWID 4624,376467
#define  FMC_PCR3_PWID_0 4625,376591
#define  FMC_PCR3_PWID_1 4626,376679
#define  FMC_PCR3_ECCEN 4628,376769
#define  FMC_PCR3_TCLR 4630,376895
#define  FMC_PCR3_TCLR_0 4631,377019
#define  FMC_PCR3_TCLR_1 4632,377107
#define  FMC_PCR3_TCLR_2 4633,377195
#define  FMC_PCR3_TCLR_3 4634,377283
#define  FMC_PCR3_TAR 4636,377373
#define  FMC_PCR3_TAR_0 4637,377497
#define  FMC_PCR3_TAR_1 4638,377585
#define  FMC_PCR3_TAR_2 4639,377673
#define  FMC_PCR3_TAR_3 4640,377761
#define  FMC_PCR3_ECCPS 4642,377851
#define  FMC_PCR3_ECCPS_0 4643,377975
#define  FMC_PCR3_ECCPS_1 4644,378063
#define  FMC_PCR3_ECCPS_2 4645,378151
#define  FMC_PCR4_PWAITEN 4648,378322
#define  FMC_PCR4_PBKEN 4649,378446
#define  FMC_PCR4_PTYP 4650,378570
#define  FMC_PCR4_PWID 4652,378696
#define  FMC_PCR4_PWID_0 4653,378820
#define  FMC_PCR4_PWID_1 4654,378908
#define  FMC_PCR4_ECCEN 4656,378998
#define  FMC_PCR4_TCLR 4658,379124
#define  FMC_PCR4_TCLR_0 4659,379248
#define  FMC_PCR4_TCLR_1 4660,379336
#define  FMC_PCR4_TCLR_2 4661,379424
#define  FMC_PCR4_TCLR_3 4662,379512
#define  FMC_PCR4_TAR 4664,379602
#define  FMC_PCR4_TAR_0 4665,379726
#define  FMC_PCR4_TAR_1 4666,379814
#define  FMC_PCR4_TAR_2 4667,379902
#define  FMC_PCR4_TAR_3 4668,379990
#define  FMC_PCR4_ECCPS 4670,380080
#define  FMC_PCR4_ECCPS_0 4671,380204
#define  FMC_PCR4_ECCPS_1 4672,380292
#define  FMC_PCR4_ECCPS_2 4673,380380
#define  FMC_SRx_IRS 4676,380551
#define  FMC_SRx_ILS 4677,380678
#define  FMC_SRx_IFS 4678,380805
#define  FMC_SRx_IREN 4679,380932
#define  FMC_SRx_ILEN 4680,381059
#define  FMC_SRx_IFEN 4681,381186
#define  FMC_SRx_FEMPT 4682,381313
#define  FMC_SR2_IRS 4685,381523
#define  FMC_SR2_ILS 4686,381650
#define  FMC_SR2_IFS 4687,381777
#define  FMC_SR2_IREN 4688,381904
#define  FMC_SR2_ILEN 4689,382031
#define  FMC_SR2_IFEN 4690,382158
#define  FMC_SR2_FEMPT 4691,382285
#define  FMC_SR3_IRS 4694,382495
#define  FMC_SR3_ILS 4695,382622
#define  FMC_SR3_IFS 4696,382749
#define  FMC_SR3_IREN 4697,382876
#define  FMC_SR3_ILEN 4698,383003
#define  FMC_SR3_IFEN 4699,383130
#define  FMC_SR3_FEMPT 4700,383257
#define  FMC_SR4_IRS 4703,383467
#define  FMC_SR4_ILS 4704,383594
#define  FMC_SR4_IFS 4705,383721
#define  FMC_SR4_IREN 4706,383848
#define  FMC_SR4_ILEN 4707,383975
#define  FMC_SR4_IFEN 4708,384102
#define  FMC_SR4_FEMPT 4709,384229
#define  FMC_PMEMx_MEMSETx 4712,384439
#define  FMC_PMEMx_MEMSETx_0 4713,384568
#define  FMC_PMEMx_MEMSETx_1 4714,384656
#define  FMC_PMEMx_MEMSETx_2 4715,384744
#define  FMC_PMEMx_MEMSETx_3 4716,384832
#define  FMC_PMEMx_MEMSETx_4 4717,384920
#define  FMC_PMEMx_MEMSETx_5 4718,385008
#define  FMC_PMEMx_MEMSETx_6 4719,385096
#define  FMC_PMEMx_MEMSETx_7 4720,385184
#define  FMC_PMEMx_MEMWAITx 4722,385274
#define  FMC_PMEMx_MEMWAITx_0 4723,385403
#define  FMC_PMEMx_MEMWAITx_1 4724,385491
#define  FMC_PMEMx_MEMWAITx_2 4725,385579
#define  FMC_PMEMx_MEMWAITx_3 4726,385667
#define  FMC_PMEMx_MEMWAITx_4 4727,385755
#define  FMC_PMEMx_MEMWAITx_5 4728,385843
#define  FMC_PMEMx_MEMWAITx_6 4729,385931
#define  FMC_PMEMx_MEMWAITx_7 4730,386019
#define  FMC_PMEMx_MEMHOLDx 4732,386109
#define  FMC_PMEMx_MEMHOLDx_0 4733,386238
#define  FMC_PMEMx_MEMHOLDx_1 4734,386326
#define  FMC_PMEMx_MEMHOLDx_2 4735,386414
#define  FMC_PMEMx_MEMHOLDx_3 4736,386502
#define  FMC_PMEMx_MEMHOLDx_4 4737,386590
#define  FMC_PMEMx_MEMHOLDx_5 4738,386678
#define  FMC_PMEMx_MEMHOLDx_6 4739,386766
#define  FMC_PMEMx_MEMHOLDx_7 4740,386854
#define  FMC_PMEMx_MEMHIZx 4742,386944
#define  FMC_PMEMx_MEMHIZx_0 4743,387079
#define  FMC_PMEMx_MEMHIZx_1 4744,387167
#define  FMC_PMEMx_MEMHIZx_2 4745,387255
#define  FMC_PMEMx_MEMHIZx_3 4746,387343
#define  FMC_PMEMx_MEMHIZx_4 4747,387431
#define  FMC_PMEMx_MEMHIZx_5 4748,387519
#define  FMC_PMEMx_MEMHIZx_6 4749,387607
#define  FMC_PMEMx_MEMHIZx_7 4750,387695
#define  FMC_PMEM2_MEMSET2 4753,387866
#define  FMC_PMEM2_MEMSET2_0 4754,387995
#define  FMC_PMEM2_MEMSET2_1 4755,388083
#define  FMC_PMEM2_MEMSET2_2 4756,388171
#define  FMC_PMEM2_MEMSET2_3 4757,388259
#define  FMC_PMEM2_MEMSET2_4 4758,388347
#define  FMC_PMEM2_MEMSET2_5 4759,388435
#define  FMC_PMEM2_MEMSET2_6 4760,388523
#define  FMC_PMEM2_MEMSET2_7 4761,388611
#define  FMC_PMEM2_MEMWAIT2 4763,388701
#define  FMC_PMEM2_MEMWAIT2_0 4764,388830
#define  FMC_PMEM2_MEMWAIT2_1 4765,388918
#define  FMC_PMEM2_MEMWAIT2_2 4766,389006
#define  FMC_PMEM2_MEMWAIT2_3 4767,389094
#define  FMC_PMEM2_MEMWAIT2_4 4768,389182
#define  FMC_PMEM2_MEMWAIT2_5 4769,389270
#define  FMC_PMEM2_MEMWAIT2_6 4770,389358
#define  FMC_PMEM2_MEMWAIT2_7 4771,389446
#define  FMC_PMEM2_MEMHOLD2 4773,389536
#define  FMC_PMEM2_MEMHOLD2_0 4774,389665
#define  FMC_PMEM2_MEMHOLD2_1 4775,389753
#define  FMC_PMEM2_MEMHOLD2_2 4776,389841
#define  FMC_PMEM2_MEMHOLD2_3 4777,389929
#define  FMC_PMEM2_MEMHOLD2_4 4778,390017
#define  FMC_PMEM2_MEMHOLD2_5 4779,390105
#define  FMC_PMEM2_MEMHOLD2_6 4780,390193
#define  FMC_PMEM2_MEMHOLD2_7 4781,390281
#define  FMC_PMEM2_MEMHIZ2 4783,390371
#define  FMC_PMEM2_MEMHIZ2_0 4784,390506
#define  FMC_PMEM2_MEMHIZ2_1 4785,390594
#define  FMC_PMEM2_MEMHIZ2_2 4786,390682
#define  FMC_PMEM2_MEMHIZ2_3 4787,390770
#define  FMC_PMEM2_MEMHIZ2_4 4788,390858
#define  FMC_PMEM2_MEMHIZ2_5 4789,390946
#define  FMC_PMEM2_MEMHIZ2_6 4790,391034
#define  FMC_PMEM2_MEMHIZ2_7 4791,391122
#define  FMC_PMEM3_MEMSET3 4794,391293
#define  FMC_PMEM3_MEMSET3_0 4795,391422
#define  FMC_PMEM3_MEMSET3_1 4796,391510
#define  FMC_PMEM3_MEMSET3_2 4797,391598
#define  FMC_PMEM3_MEMSET3_3 4798,391686
#define  FMC_PMEM3_MEMSET3_4 4799,391774
#define  FMC_PMEM3_MEMSET3_5 4800,391862
#define  FMC_PMEM3_MEMSET3_6 4801,391950
#define  FMC_PMEM3_MEMSET3_7 4802,392038
#define  FMC_PMEM3_MEMWAIT3 4804,392128
#define  FMC_PMEM3_MEMWAIT3_0 4805,392257
#define  FMC_PMEM3_MEMWAIT3_1 4806,392345
#define  FMC_PMEM3_MEMWAIT3_2 4807,392433
#define  FMC_PMEM3_MEMWAIT3_3 4808,392521
#define  FMC_PMEM3_MEMWAIT3_4 4809,392609
#define  FMC_PMEM3_MEMWAIT3_5 4810,392697
#define  FMC_PMEM3_MEMWAIT3_6 4811,392785
#define  FMC_PMEM3_MEMWAIT3_7 4812,392873
#define  FMC_PMEM3_MEMHOLD3 4814,392963
#define  FMC_PMEM3_MEMHOLD3_0 4815,393092
#define  FMC_PMEM3_MEMHOLD3_1 4816,393180
#define  FMC_PMEM3_MEMHOLD3_2 4817,393268
#define  FMC_PMEM3_MEMHOLD3_3 4818,393356
#define  FMC_PMEM3_MEMHOLD3_4 4819,393444
#define  FMC_PMEM3_MEMHOLD3_5 4820,393532
#define  FMC_PMEM3_MEMHOLD3_6 4821,393620
#define  FMC_PMEM3_MEMHOLD3_7 4822,393708
#define  FMC_PMEM3_MEMHIZ3 4824,393798
#define  FMC_PMEM3_MEMHIZ3_0 4825,393933
#define  FMC_PMEM3_MEMHIZ3_1 4826,394021
#define  FMC_PMEM3_MEMHIZ3_2 4827,394109
#define  FMC_PMEM3_MEMHIZ3_3 4828,394197
#define  FMC_PMEM3_MEMHIZ3_4 4829,394285
#define  FMC_PMEM3_MEMHIZ3_5 4830,394373
#define  FMC_PMEM3_MEMHIZ3_6 4831,394461
#define  FMC_PMEM3_MEMHIZ3_7 4832,394549
#define  FMC_PMEM4_MEMSET4 4835,394720
#define  FMC_PMEM4_MEMSET4_0 4836,394849
#define  FMC_PMEM4_MEMSET4_1 4837,394937
#define  FMC_PMEM4_MEMSET4_2 4838,395025
#define  FMC_PMEM4_MEMSET4_3 4839,395113
#define  FMC_PMEM4_MEMSET4_4 4840,395201
#define  FMC_PMEM4_MEMSET4_5 4841,395289
#define  FMC_PMEM4_MEMSET4_6 4842,395377
#define  FMC_PMEM4_MEMSET4_7 4843,395465
#define  FMC_PMEM4_MEMWAIT4 4845,395555
#define  FMC_PMEM4_MEMWAIT4_0 4846,395684
#define  FMC_PMEM4_MEMWAIT4_1 4847,395772
#define  FMC_PMEM4_MEMWAIT4_2 4848,395860
#define  FMC_PMEM4_MEMWAIT4_3 4849,395948
#define  FMC_PMEM4_MEMWAIT4_4 4850,396036
#define  FMC_PMEM4_MEMWAIT4_5 4851,396124
#define  FMC_PMEM4_MEMWAIT4_6 4852,396212
#define  FMC_PMEM4_MEMWAIT4_7 4853,396300
#define  FMC_PMEM4_MEMHOLD4 4855,396390
#define  FMC_PMEM4_MEMHOLD4_0 4856,396519
#define  FMC_PMEM4_MEMHOLD4_1 4857,396607
#define  FMC_PMEM4_MEMHOLD4_2 4858,396695
#define  FMC_PMEM4_MEMHOLD4_3 4859,396783
#define  FMC_PMEM4_MEMHOLD4_4 4860,396871
#define  FMC_PMEM4_MEMHOLD4_5 4861,396959
#define  FMC_PMEM4_MEMHOLD4_6 4862,397047
#define  FMC_PMEM4_MEMHOLD4_7 4863,397135
#define  FMC_PMEM4_MEMHIZ4 4865,397225
#define  FMC_PMEM4_MEMHIZ4_0 4866,397360
#define  FMC_PMEM4_MEMHIZ4_1 4867,397448
#define  FMC_PMEM4_MEMHIZ4_2 4868,397536
#define  FMC_PMEM4_MEMHIZ4_3 4869,397624
#define  FMC_PMEM4_MEMHIZ4_4 4870,397712
#define  FMC_PMEM4_MEMHIZ4_5 4871,397800
#define  FMC_PMEM4_MEMHIZ4_6 4872,397888
#define  FMC_PMEM4_MEMHIZ4_7 4873,397976
#define  FMC_PATTx_ATTSETx 4876,398147
#define  FMC_PATTx_ATTSETx_0 4877,398279
#define  FMC_PATTx_ATTSETx_1 4878,398367
#define  FMC_PATTx_ATTSETx_2 4879,398455
#define  FMC_PATTx_ATTSETx_3 4880,398543
#define  FMC_PATTx_ATTSETx_4 4881,398631
#define  FMC_PATTx_ATTSETx_5 4882,398719
#define  FMC_PATTx_ATTSETx_6 4883,398807
#define  FMC_PATTx_ATTSETx_7 4884,398895
#define  FMC_PATTx_ATTWAITx 4886,398985
#define  FMC_PATTx_ATTWAITx_0 4887,399117
#define  FMC_PATTx_ATTWAITx_1 4888,399205
#define  FMC_PATTx_ATTWAITx_2 4889,399293
#define  FMC_PATTx_ATTWAITx_3 4890,399381
#define  FMC_PATTx_ATTWAITx_4 4891,399469
#define  FMC_PATTx_ATTWAITx_5 4892,399557
#define  FMC_PATTx_ATTWAITx_6 4893,399645
#define  FMC_PATTx_ATTWAITx_7 4894,399733
#define  FMC_PATTx_ATTHOLDx 4896,399823
#define  FMC_PATTx_ATTHOLDx_0 4897,399955
#define  FMC_PATTx_ATTHOLDx_1 4898,400043
#define  FMC_PATTx_ATTHOLDx_2 4899,400131
#define  FMC_PATTx_ATTHOLDx_3 4900,400219
#define  FMC_PATTx_ATTHOLDx_4 4901,400307
#define  FMC_PATTx_ATTHOLDx_5 4902,400395
#define  FMC_PATTx_ATTHOLDx_6 4903,400483
#define  FMC_PATTx_ATTHOLDx_7 4904,400571
#define  FMC_PATTx_ATTHIZx 4906,400661
#define  FMC_PATTx_ATTHIZx_0 4907,400799
#define  FMC_PATTx_ATTHIZx_1 4908,400887
#define  FMC_PATTx_ATTHIZx_2 4909,400975
#define  FMC_PATTx_ATTHIZx_3 4910,401063
#define  FMC_PATTx_ATTHIZx_4 4911,401151
#define  FMC_PATTx_ATTHIZx_5 4912,401239
#define  FMC_PATTx_ATTHIZx_6 4913,401327
#define  FMC_PATTx_ATTHIZx_7 4914,401415
#define  FMC_PATT2_ATTSET2 4917,401586
#define  FMC_PATT2_ATTSET2_0 4918,401718
#define  FMC_PATT2_ATTSET2_1 4919,401806
#define  FMC_PATT2_ATTSET2_2 4920,401894
#define  FMC_PATT2_ATTSET2_3 4921,401982
#define  FMC_PATT2_ATTSET2_4 4922,402070
#define  FMC_PATT2_ATTSET2_5 4923,402158
#define  FMC_PATT2_ATTSET2_6 4924,402246
#define  FMC_PATT2_ATTSET2_7 4925,402334
#define  FMC_PATT2_ATTWAIT2 4927,402424
#define  FMC_PATT2_ATTWAIT2_0 4928,402556
#define  FMC_PATT2_ATTWAIT2_1 4929,402644
#define  FMC_PATT2_ATTWAIT2_2 4930,402732
#define  FMC_PATT2_ATTWAIT2_3 4931,402820
#define  FMC_PATT2_ATTWAIT2_4 4932,402908
#define  FMC_PATT2_ATTWAIT2_5 4933,402996
#define  FMC_PATT2_ATTWAIT2_6 4934,403084
#define  FMC_PATT2_ATTWAIT2_7 4935,403172
#define  FMC_PATT2_ATTHOLD2 4937,403262
#define  FMC_PATT2_ATTHOLD2_0 4938,403394
#define  FMC_PATT2_ATTHOLD2_1 4939,403482
#define  FMC_PATT2_ATTHOLD2_2 4940,403570
#define  FMC_PATT2_ATTHOLD2_3 4941,403658
#define  FMC_PATT2_ATTHOLD2_4 4942,403746
#define  FMC_PATT2_ATTHOLD2_5 4943,403834
#define  FMC_PATT2_ATTHOLD2_6 4944,403922
#define  FMC_PATT2_ATTHOLD2_7 4945,404010
#define  FMC_PATT2_ATTHIZ2 4947,404100
#define  FMC_PATT2_ATTHIZ2_0 4948,404238
#define  FMC_PATT2_ATTHIZ2_1 4949,404326
#define  FMC_PATT2_ATTHIZ2_2 4950,404414
#define  FMC_PATT2_ATTHIZ2_3 4951,404502
#define  FMC_PATT2_ATTHIZ2_4 4952,404590
#define  FMC_PATT2_ATTHIZ2_5 4953,404678
#define  FMC_PATT2_ATTHIZ2_6 4954,404766
#define  FMC_PATT2_ATTHIZ2_7 4955,404854
#define  FMC_PATT3_ATTSET3 4958,405025
#define  FMC_PATT3_ATTSET3_0 4959,405157
#define  FMC_PATT3_ATTSET3_1 4960,405245
#define  FMC_PATT3_ATTSET3_2 4961,405333
#define  FMC_PATT3_ATTSET3_3 4962,405421
#define  FMC_PATT3_ATTSET3_4 4963,405509
#define  FMC_PATT3_ATTSET3_5 4964,405597
#define  FMC_PATT3_ATTSET3_6 4965,405685
#define  FMC_PATT3_ATTSET3_7 4966,405773
#define  FMC_PATT3_ATTWAIT3 4968,405863
#define  FMC_PATT3_ATTWAIT3_0 4969,405995
#define  FMC_PATT3_ATTWAIT3_1 4970,406083
#define  FMC_PATT3_ATTWAIT3_2 4971,406171
#define  FMC_PATT3_ATTWAIT3_3 4972,406259
#define  FMC_PATT3_ATTWAIT3_4 4973,406347
#define  FMC_PATT3_ATTWAIT3_5 4974,406435
#define  FMC_PATT3_ATTWAIT3_6 4975,406523
#define  FMC_PATT3_ATTWAIT3_7 4976,406611
#define  FMC_PATT3_ATTHOLD3 4978,406701
#define  FMC_PATT3_ATTHOLD3_0 4979,406833
#define  FMC_PATT3_ATTHOLD3_1 4980,406921
#define  FMC_PATT3_ATTHOLD3_2 4981,407009
#define  FMC_PATT3_ATTHOLD3_3 4982,407097
#define  FMC_PATT3_ATTHOLD3_4 4983,407185
#define  FMC_PATT3_ATTHOLD3_5 4984,407273
#define  FMC_PATT3_ATTHOLD3_6 4985,407361
#define  FMC_PATT3_ATTHOLD3_7 4986,407449
#define  FMC_PATT3_ATTHIZ3 4988,407539
#define  FMC_PATT3_ATTHIZ3_0 4989,407677
#define  FMC_PATT3_ATTHIZ3_1 4990,407765
#define  FMC_PATT3_ATTHIZ3_2 4991,407853
#define  FMC_PATT3_ATTHIZ3_3 4992,407941
#define  FMC_PATT3_ATTHIZ3_4 4993,408029
#define  FMC_PATT3_ATTHIZ3_5 4994,408117
#define  FMC_PATT3_ATTHIZ3_6 4995,408205
#define  FMC_PATT3_ATTHIZ3_7 4996,408293
#define  FMC_PATT4_ATTSET4 4999,408464
#define  FMC_PATT4_ATTSET4_0 5000,408596
#define  FMC_PATT4_ATTSET4_1 5001,408684
#define  FMC_PATT4_ATTSET4_2 5002,408772
#define  FMC_PATT4_ATTSET4_3 5003,408860
#define  FMC_PATT4_ATTSET4_4 5004,408948
#define  FMC_PATT4_ATTSET4_5 5005,409036
#define  FMC_PATT4_ATTSET4_6 5006,409124
#define  FMC_PATT4_ATTSET4_7 5007,409212
#define  FMC_PATT4_ATTWAIT4 5009,409302
#define  FMC_PATT4_ATTWAIT4_0 5010,409434
#define  FMC_PATT4_ATTWAIT4_1 5011,409522
#define  FMC_PATT4_ATTWAIT4_2 5012,409610
#define  FMC_PATT4_ATTWAIT4_3 5013,409698
#define  FMC_PATT4_ATTWAIT4_4 5014,409786
#define  FMC_PATT4_ATTWAIT4_5 5015,409874
#define  FMC_PATT4_ATTWAIT4_6 5016,409962
#define  FMC_PATT4_ATTWAIT4_7 5017,410050
#define  FMC_PATT4_ATTHOLD4 5019,410140
#define  FMC_PATT4_ATTHOLD4_0 5020,410272
#define  FMC_PATT4_ATTHOLD4_1 5021,410360
#define  FMC_PATT4_ATTHOLD4_2 5022,410448
#define  FMC_PATT4_ATTHOLD4_3 5023,410536
#define  FMC_PATT4_ATTHOLD4_4 5024,410624
#define  FMC_PATT4_ATTHOLD4_5 5025,410712
#define  FMC_PATT4_ATTHOLD4_6 5026,410800
#define  FMC_PATT4_ATTHOLD4_7 5027,410888
#define  FMC_PATT4_ATTHIZ4 5029,410978
#define  FMC_PATT4_ATTHIZ4_0 5030,411116
#define  FMC_PATT4_ATTHIZ4_1 5031,411204
#define  FMC_PATT4_ATTHIZ4_2 5032,411292
#define  FMC_PATT4_ATTHIZ4_3 5033,411380
#define  FMC_PATT4_ATTHIZ4_4 5034,411468
#define  FMC_PATT4_ATTHIZ4_5 5035,411556
#define  FMC_PATT4_ATTHIZ4_6 5036,411644
#define  FMC_PATT4_ATTHIZ4_7 5037,411732
#define  FMC_PIO4_IOSET4 5040,411903
#define  FMC_PIO4_IOSET4_0 5041,412021
#define  FMC_PIO4_IOSET4_1 5042,412109
#define  FMC_PIO4_IOSET4_2 5043,412197
#define  FMC_PIO4_IOSET4_3 5044,412285
#define  FMC_PIO4_IOSET4_4 5045,412373
#define  FMC_PIO4_IOSET4_5 5046,412461
#define  FMC_PIO4_IOSET4_6 5047,412549
#define  FMC_PIO4_IOSET4_7 5048,412637
#define  FMC_PIO4_IOWAIT4 5050,412727
#define  FMC_PIO4_IOWAIT4_0 5051,412845
#define  FMC_PIO4_IOWAIT4_1 5052,412933
#define  FMC_PIO4_IOWAIT4_2 5053,413021
#define  FMC_PIO4_IOWAIT4_3 5054,413109
#define  FMC_PIO4_IOWAIT4_4 5055,413197
#define  FMC_PIO4_IOWAIT4_5 5056,413285
#define  FMC_PIO4_IOWAIT4_6 5057,413373
#define  FMC_PIO4_IOWAIT4_7 5058,413461
#define  FMC_PIO4_IOHOLD4 5060,413551
#define  FMC_PIO4_IOHOLD4_0 5061,413669
#define  FMC_PIO4_IOHOLD4_1 5062,413757
#define  FMC_PIO4_IOHOLD4_2 5063,413845
#define  FMC_PIO4_IOHOLD4_3 5064,413933
#define  FMC_PIO4_IOHOLD4_4 5065,414021
#define  FMC_PIO4_IOHOLD4_5 5066,414109
#define  FMC_PIO4_IOHOLD4_6 5067,414197
#define  FMC_PIO4_IOHOLD4_7 5068,414285
#define  FMC_PIO4_IOHIZ4 5070,414375
#define  FMC_PIO4_IOHIZ4_0 5071,414499
#define  FMC_PIO4_IOHIZ4_1 5072,414587
#define  FMC_PIO4_IOHIZ4_2 5073,414675
#define  FMC_PIO4_IOHIZ4_3 5074,414763
#define  FMC_PIO4_IOHIZ4_4 5075,414851
#define  FMC_PIO4_IOHIZ4_5 5076,414939
#define  FMC_PIO4_IOHIZ4_6 5077,415027
#define  FMC_PIO4_IOHIZ4_7 5078,415115
#define  FMC_ECCR2_ECC2 5081,415286
#define  FMC_ECCR3_ECC3 5084,415462
#define GPIO_MODER_MODER0 5092,416049
#define GPIO_MODER_MODER0_0 5093,416108
#define GPIO_MODER_MODER0_1 5094,416167
#define GPIO_MODER_MODER1 5095,416226
#define GPIO_MODER_MODER1_0 5096,416285
#define GPIO_MODER_MODER1_1 5097,416344
#define GPIO_MODER_MODER2 5098,416403
#define GPIO_MODER_MODER2_0 5099,416462
#define GPIO_MODER_MODER2_1 5100,416521
#define GPIO_MODER_MODER3 5101,416580
#define GPIO_MODER_MODER3_0 5102,416639
#define GPIO_MODER_MODER3_1 5103,416698
#define GPIO_MODER_MODER4 5104,416757
#define GPIO_MODER_MODER4_0 5105,416816
#define GPIO_MODER_MODER4_1 5106,416875
#define GPIO_MODER_MODER5 5107,416934
#define GPIO_MODER_MODER5_0 5108,416993
#define GPIO_MODER_MODER5_1 5109,417052
#define GPIO_MODER_MODER6 5110,417111
#define GPIO_MODER_MODER6_0 5111,417170
#define GPIO_MODER_MODER6_1 5112,417229
#define GPIO_MODER_MODER7 5113,417288
#define GPIO_MODER_MODER7_0 5114,417347
#define GPIO_MODER_MODER7_1 5115,417406
#define GPIO_MODER_MODER8 5116,417465
#define GPIO_MODER_MODER8_0 5117,417524
#define GPIO_MODER_MODER8_1 5118,417583
#define GPIO_MODER_MODER9 5119,417642
#define GPIO_MODER_MODER9_0 5120,417701
#define GPIO_MODER_MODER9_1 5121,417760
#define GPIO_MODER_MODER10 5122,417819
#define GPIO_MODER_MODER10_0 5123,417878
#define GPIO_MODER_MODER10_1 5124,417937
#define GPIO_MODER_MODER11 5125,417996
#define GPIO_MODER_MODER11_0 5126,418055
#define GPIO_MODER_MODER11_1 5127,418114
#define GPIO_MODER_MODER12 5128,418173
#define GPIO_MODER_MODER12_0 5129,418232
#define GPIO_MODER_MODER12_1 5130,418291
#define GPIO_MODER_MODER13 5131,418350
#define GPIO_MODER_MODER13_0 5132,418409
#define GPIO_MODER_MODER13_1 5133,418468
#define GPIO_MODER_MODER14 5134,418527
#define GPIO_MODER_MODER14_0 5135,418586
#define GPIO_MODER_MODER14_1 5136,418645
#define GPIO_MODER_MODER15 5137,418704
#define GPIO_MODER_MODER15_0 5138,418763
#define GPIO_MODER_MODER15_1 5139,418822
#define GPIO_OTYPER_OT_0 5142,418965
#define GPIO_OTYPER_OT_1 5143,419024
#define GPIO_OTYPER_OT_2 5144,419083
#define GPIO_OTYPER_OT_3 5145,419142
#define GPIO_OTYPER_OT_4 5146,419201
#define GPIO_OTYPER_OT_5 5147,419260
#define GPIO_OTYPER_OT_6 5148,419319
#define GPIO_OTYPER_OT_7 5149,419378
#define GPIO_OTYPER_OT_8 5150,419437
#define GPIO_OTYPER_OT_9 5151,419496
#define GPIO_OTYPER_OT_10 5152,419555
#define GPIO_OTYPER_OT_11 5153,419614
#define GPIO_OTYPER_OT_12 5154,419673
#define GPIO_OTYPER_OT_13 5155,419732
#define GPIO_OTYPER_OT_14 5156,419791
#define GPIO_OTYPER_OT_15 5157,419850
#define GPIO_OSPEEDER_OSPEEDR0 5160,419993
#define GPIO_OSPEEDER_OSPEEDR0_0 5161,420052
#define GPIO_OSPEEDER_OSPEEDR0_1 5162,420111
#define GPIO_OSPEEDER_OSPEEDR1 5163,420170
#define GPIO_OSPEEDER_OSPEEDR1_0 5164,420229
#define GPIO_OSPEEDER_OSPEEDR1_1 5165,420288
#define GPIO_OSPEEDER_OSPEEDR2 5166,420347
#define GPIO_OSPEEDER_OSPEEDR2_0 5167,420406
#define GPIO_OSPEEDER_OSPEEDR2_1 5168,420465
#define GPIO_OSPEEDER_OSPEEDR3 5169,420524
#define GPIO_OSPEEDER_OSPEEDR3_0 5170,420583
#define GPIO_OSPEEDER_OSPEEDR3_1 5171,420642
#define GPIO_OSPEEDER_OSPEEDR4 5172,420701
#define GPIO_OSPEEDER_OSPEEDR4_0 5173,420760
#define GPIO_OSPEEDER_OSPEEDR4_1 5174,420819
#define GPIO_OSPEEDER_OSPEEDR5 5175,420878
#define GPIO_OSPEEDER_OSPEEDR5_0 5176,420937
#define GPIO_OSPEEDER_OSPEEDR5_1 5177,420996
#define GPIO_OSPEEDER_OSPEEDR6 5178,421055
#define GPIO_OSPEEDER_OSPEEDR6_0 5179,421114
#define GPIO_OSPEEDER_OSPEEDR6_1 5180,421173
#define GPIO_OSPEEDER_OSPEEDR7 5181,421232
#define GPIO_OSPEEDER_OSPEEDR7_0 5182,421291
#define GPIO_OSPEEDER_OSPEEDR7_1 5183,421350
#define GPIO_OSPEEDER_OSPEEDR8 5184,421409
#define GPIO_OSPEEDER_OSPEEDR8_0 5185,421468
#define GPIO_OSPEEDER_OSPEEDR8_1 5186,421527
#define GPIO_OSPEEDER_OSPEEDR9 5187,421586
#define GPIO_OSPEEDER_OSPEEDR9_0 5188,421645
#define GPIO_OSPEEDER_OSPEEDR9_1 5189,421704
#define GPIO_OSPEEDER_OSPEEDR10 5190,421763
#define GPIO_OSPEEDER_OSPEEDR10_0 5191,421822
#define GPIO_OSPEEDER_OSPEEDR10_1 5192,421881
#define GPIO_OSPEEDER_OSPEEDR11 5193,421940
#define GPIO_OSPEEDER_OSPEEDR11_0 5194,421999
#define GPIO_OSPEEDER_OSPEEDR11_1 5195,422058
#define GPIO_OSPEEDER_OSPEEDR12 5196,422117
#define GPIO_OSPEEDER_OSPEEDR12_0 5197,422176
#define GPIO_OSPEEDER_OSPEEDR12_1 5198,422235
#define GPIO_OSPEEDER_OSPEEDR13 5199,422294
#define GPIO_OSPEEDER_OSPEEDR13_0 5200,422353
#define GPIO_OSPEEDER_OSPEEDR13_1 5201,422412
#define GPIO_OSPEEDER_OSPEEDR14 5202,422471
#define GPIO_OSPEEDER_OSPEEDR14_0 5203,422530
#define GPIO_OSPEEDER_OSPEEDR14_1 5204,422589
#define GPIO_OSPEEDER_OSPEEDR15 5205,422648
#define GPIO_OSPEEDER_OSPEEDR15_0 5206,422707
#define GPIO_OSPEEDER_OSPEEDR15_1 5207,422766
#define GPIO_PUPDR_PUPDR0 5210,422909
#define GPIO_PUPDR_PUPDR0_0 5211,422968
#define GPIO_PUPDR_PUPDR0_1 5212,423027
#define GPIO_PUPDR_PUPDR1 5213,423086
#define GPIO_PUPDR_PUPDR1_0 5214,423145
#define GPIO_PUPDR_PUPDR1_1 5215,423204
#define GPIO_PUPDR_PUPDR2 5216,423263
#define GPIO_PUPDR_PUPDR2_0 5217,423322
#define GPIO_PUPDR_PUPDR2_1 5218,423381
#define GPIO_PUPDR_PUPDR3 5219,423440
#define GPIO_PUPDR_PUPDR3_0 5220,423499
#define GPIO_PUPDR_PUPDR3_1 5221,423558
#define GPIO_PUPDR_PUPDR4 5222,423617
#define GPIO_PUPDR_PUPDR4_0 5223,423676
#define GPIO_PUPDR_PUPDR4_1 5224,423735
#define GPIO_PUPDR_PUPDR5 5225,423794
#define GPIO_PUPDR_PUPDR5_0 5226,423853
#define GPIO_PUPDR_PUPDR5_1 5227,423912
#define GPIO_PUPDR_PUPDR6 5228,423971
#define GPIO_PUPDR_PUPDR6_0 5229,424030
#define GPIO_PUPDR_PUPDR6_1 5230,424089
#define GPIO_PUPDR_PUPDR7 5231,424148
#define GPIO_PUPDR_PUPDR7_0 5232,424207
#define GPIO_PUPDR_PUPDR7_1 5233,424266
#define GPIO_PUPDR_PUPDR8 5234,424325
#define GPIO_PUPDR_PUPDR8_0 5235,424384
#define GPIO_PUPDR_PUPDR8_1 5236,424443
#define GPIO_PUPDR_PUPDR9 5237,424502
#define GPIO_PUPDR_PUPDR9_0 5238,424561
#define GPIO_PUPDR_PUPDR9_1 5239,424620
#define GPIO_PUPDR_PUPDR10 5240,424679
#define GPIO_PUPDR_PUPDR10_0 5241,424738
#define GPIO_PUPDR_PUPDR10_1 5242,424797
#define GPIO_PUPDR_PUPDR11 5243,424856
#define GPIO_PUPDR_PUPDR11_0 5244,424915
#define GPIO_PUPDR_PUPDR11_1 5245,424974
#define GPIO_PUPDR_PUPDR12 5246,425033
#define GPIO_PUPDR_PUPDR12_0 5247,425092
#define GPIO_PUPDR_PUPDR12_1 5248,425151
#define GPIO_PUPDR_PUPDR13 5249,425210
#define GPIO_PUPDR_PUPDR13_0 5250,425269
#define GPIO_PUPDR_PUPDR13_1 5251,425328
#define GPIO_PUPDR_PUPDR14 5252,425387
#define GPIO_PUPDR_PUPDR14_0 5253,425446
#define GPIO_PUPDR_PUPDR14_1 5254,425505
#define GPIO_PUPDR_PUPDR15 5255,425564
#define GPIO_PUPDR_PUPDR15_0 5256,425623
#define GPIO_PUPDR_PUPDR15_1 5257,425682
#define GPIO_IDR_0 5260,425825
#define GPIO_IDR_1 5261,425884
#define GPIO_IDR_2 5262,425943
#define GPIO_IDR_3 5263,426002
#define GPIO_IDR_4 5264,426061
#define GPIO_IDR_5 5265,426120
#define GPIO_IDR_6 5266,426179
#define GPIO_IDR_7 5267,426238
#define GPIO_IDR_8 5268,426297
#define GPIO_IDR_9 5269,426356
#define GPIO_IDR_10 5270,426415
#define GPIO_IDR_11 5271,426474
#define GPIO_IDR_12 5272,426533
#define GPIO_IDR_13 5273,426592
#define GPIO_IDR_14 5274,426651
#define GPIO_IDR_15 5275,426710
#define GPIO_ODR_0 5278,426853
#define GPIO_ODR_1 5279,426912
#define GPIO_ODR_2 5280,426971
#define GPIO_ODR_3 5281,427030
#define GPIO_ODR_4 5282,427089
#define GPIO_ODR_5 5283,427148
#define GPIO_ODR_6 5284,427207
#define GPIO_ODR_7 5285,427266
#define GPIO_ODR_8 5286,427325
#define GPIO_ODR_9 5287,427384
#define GPIO_ODR_10 5288,427443
#define GPIO_ODR_11 5289,427502
#define GPIO_ODR_12 5290,427561
#define GPIO_ODR_13 5291,427620
#define GPIO_ODR_14 5292,427679
#define GPIO_ODR_15 5293,427738
#define GPIO_BSRR_BS_0 5296,427881
#define GPIO_BSRR_BS_1 5297,427940
#define GPIO_BSRR_BS_2 5298,427999
#define GPIO_BSRR_BS_3 5299,428058
#define GPIO_BSRR_BS_4 5300,428117
#define GPIO_BSRR_BS_5 5301,428176
#define GPIO_BSRR_BS_6 5302,428235
#define GPIO_BSRR_BS_7 5303,428294
#define GPIO_BSRR_BS_8 5304,428353
#define GPIO_BSRR_BS_9 5305,428412
#define GPIO_BSRR_BS_10 5306,428471
#define GPIO_BSRR_BS_11 5307,428530
#define GPIO_BSRR_BS_12 5308,428589
#define GPIO_BSRR_BS_13 5309,428648
#define GPIO_BSRR_BS_14 5310,428707
#define GPIO_BSRR_BS_15 5311,428766
#define GPIO_BSRR_BR_0 5312,428825
#define GPIO_BSRR_BR_1 5313,428884
#define GPIO_BSRR_BR_2 5314,428943
#define GPIO_BSRR_BR_3 5315,429002
#define GPIO_BSRR_BR_4 5316,429061
#define GPIO_BSRR_BR_5 5317,429120
#define GPIO_BSRR_BR_6 5318,429179
#define GPIO_BSRR_BR_7 5319,429238
#define GPIO_BSRR_BR_8 5320,429297
#define GPIO_BSRR_BR_9 5321,429356
#define GPIO_BSRR_BR_10 5322,429415
#define GPIO_BSRR_BR_11 5323,429474
#define GPIO_BSRR_BR_12 5324,429533
#define GPIO_BSRR_BR_13 5325,429592
#define GPIO_BSRR_BR_14 5326,429651
#define GPIO_BSRR_BR_15 5327,429710
#define GPIO_LCKR_LCK0 5330,429853
#define GPIO_LCKR_LCK1 5331,429912
#define GPIO_LCKR_LCK2 5332,429971
#define GPIO_LCKR_LCK3 5333,430030
#define GPIO_LCKR_LCK4 5334,430089
#define GPIO_LCKR_LCK5 5335,430148
#define GPIO_LCKR_LCK6 5336,430207
#define GPIO_LCKR_LCK7 5337,430266
#define GPIO_LCKR_LCK8 5338,430325
#define GPIO_LCKR_LCK9 5339,430384
#define GPIO_LCKR_LCK10 5340,430443
#define GPIO_LCKR_LCK11 5341,430502
#define GPIO_LCKR_LCK12 5342,430561
#define GPIO_LCKR_LCK13 5343,430620
#define GPIO_LCKR_LCK14 5344,430679
#define GPIO_LCKR_LCK15 5345,430738
#define GPIO_LCKR_LCKK 5346,430797
#define GPIO_AFRL_AFRL0 5349,430940
#define GPIO_AFRL_AFRL1 5350,430999
#define GPIO_AFRL_AFRL2 5351,431058
#define GPIO_AFRL_AFRL3 5352,431117
#define GPIO_AFRL_AFRL4 5353,431176
#define GPIO_AFRL_AFRL5 5354,431235
#define GPIO_AFRL_AFRL6 5355,431294
#define GPIO_AFRL_AFRL7 5356,431353
#define GPIO_AFRH_AFRH0 5359,431496
#define GPIO_AFRH_AFRH1 5360,431555
#define GPIO_AFRH_AFRH2 5361,431614
#define GPIO_AFRH_AFRH3 5362,431673
#define GPIO_AFRH_AFRH4 5363,431732
#define GPIO_AFRH_AFRH5 5364,431791
#define GPIO_AFRH_AFRH6 5365,431850
#define GPIO_AFRH_AFRH7 5366,431909
#define GPIO_BRR_BR_0 5369,432052
#define GPIO_BRR_BR_1 5370,432111
#define GPIO_BRR_BR_2 5371,432170
#define GPIO_BRR_BR_3 5372,432229
#define GPIO_BRR_BR_4 5373,432288
#define GPIO_BRR_BR_5 5374,432347
#define GPIO_BRR_BR_6 5375,432406
#define GPIO_BRR_BR_7 5376,432465
#define GPIO_BRR_BR_8 5377,432524
#define GPIO_BRR_BR_9 5378,432583
#define GPIO_BRR_BR_10 5379,432642
#define GPIO_BRR_BR_11 5380,432701
#define GPIO_BRR_BR_12 5381,432760
#define GPIO_BRR_BR_13 5382,432819
#define GPIO_BRR_BR_14 5383,432878
#define GPIO_BRR_BR_15 5384,432937
#define  I2C_CR1_PE 5392,433489
#define  I2C_CR1_TXIE 5393,433591
#define  I2C_CR1_RXIE 5394,433695
#define  I2C_CR1_ADDRIE 5395,433799
#define  I2C_CR1_NACKIE 5396,433914
#define  I2C_CR1_STOPIE 5397,434029
#define  I2C_CR1_TCIE 5398,434145
#define  I2C_CR1_ERRIE 5399,434264
#define  I2C_CR1_DNF 5400,434372
#define  I2C_CR1_ANFOFF 5401,434477
#define  I2C_CR1_SWRST 5402,434585
#define  I2C_CR1_TXDMAEN 5403,434684
#define  I2C_CR1_RXDMAEN 5404,434801
#define  I2C_CR1_SBC 5405,434915
#define  I2C_CR1_NOSTRETCH 5406,435018
#define  I2C_CR1_WUPEN 5407,435127
#define  I2C_CR1_GCEN 5408,435235
#define  I2C_CR1_SMBHEN 5409,435339
#define  I2C_CR1_SMBDEN 5410,435449
#define  I2C_CR1_ALERTEN 5411,435569
#define  I2C_CR1_PECEN 5412,435672
#define I2C_CR1_DFN 5415,435791
#define  I2C_CR2_SADD 5418,435907
#define  I2C_CR2_RD_WRN 5419,436019
#define  I2C_CR2_ADD10 5420,436136
#define  I2C_CR2_HEAD10R 5421,436257
#define  I2C_CR2_START 5422,436397
#define  I2C_CR2_STOP 5423,436498
#define  I2C_CR2_NACK 5424,436612
#define  I2C_CR2_NBYTES 5425,436725
#define  I2C_CR2_RELOAD 5426,436825
#define  I2C_CR2_AUTOEND 5427,436928
#define  I2C_CR2_PECBYTE 5428,437045
#define  I2C_OAR1_OA1 5431,437239
#define  I2C_OAR1_OA1MODE 5432,437347
#define  I2C_OAR1_OA1EN 5433,437457
#define  I2C_OAR2_OA2 5436,437646
#define  I2C_OAR2_OA2MSK 5437,437777
#define  I2C_OAR2_OA2NOMASK 5438,437908
#define  I2C_OAR2_OA2MASK01 5439,438039
#define  I2C_OAR2_OA2MASK02 5440,438170
#define  I2C_OAR2_OA2MASK03 5441,438301
#define  I2C_OAR2_OA2MASK04 5442,438432
#define  I2C_OAR2_OA2MASK05 5443,438563
#define  I2C_OAR2_OA2MASK06 5444,438694
#define  I2C_OAR2_OA2MASK07 5445,438825
#define  I2C_OAR2_OA2EN 5446,438956
#define  I2C_TIMINGR_SCLL 5449,439171
#define  I2C_TIMINGR_SCLH 5450,439284
#define  I2C_TIMINGR_SDADEL 5451,439398
#define  I2C_TIMINGR_SCLDEL 5452,439497
#define  I2C_TIMINGR_PRESC 5453,439597
#define  I2C_TIMEOUTR_TIMEOUTA 5456,439783
#define  I2C_TIMEOUTR_TIDLE 5457,439881
#define  I2C_TIMEOUTR_TIMOUTEN 5458,439994
#define  I2C_TIMEOUTR_TIMEOUTB 5459,440099
#define  I2C_TIMEOUTR_TEXTEN 5460,440196
#define  I2C_ISR_TXE 5463,440394
#define  I2C_ISR_TXIS 5464,440507
#define  I2C_ISR_RXNE 5465,440617
#define  I2C_ISR_ADDR 5466,440733
#define  I2C_ISR_NACKF 5467,440845
#define  I2C_ISR_STOPF 5468,440948
#define  I2C_ISR_TC 5469,441052
#define  I2C_ISR_TCR 5470,441168
#define  I2C_ISR_BERR 5471,441277
#define  I2C_ISR_ARLO 5472,441371
#define  I2C_ISR_OVR 5473,441472
#define  I2C_ISR_PECERR 5474,441573
#define  I2C_ISR_TIMEOUT 5475,441680
#define  I2C_ISR_ALERT 5476,441795
#define  I2C_ISR_BUSY 5477,441891
#define  I2C_ISR_DIR 5478,441984
#define  I2C_ISR_ADDCODE 5479,442100
#define  I2C_ICR_ADDRCF 5482,442300
#define  I2C_ICR_NACKCF 5483,442411
#define  I2C_ICR_STOPCF 5484,442511
#define  I2C_ICR_BERRCF 5485,442621
#define  I2C_ICR_ARLOCF 5486,442726
#define  I2C_ICR_OVRCF 5487,442838
#define  I2C_ICR_PECCF 5488,442950
#define  I2C_ICR_TIMOUTCF 5489,443055
#define  I2C_ICR_ALERTCF 5490,443158
#define  I2C_PECR_PEC 5493,443343
#define  I2C_RXDR_RXDATA 5496,443525
#define  I2C_TXDR_TXDATA 5499,443713
#define  IWDG_KR_KEY 5508,444313
#define  IWDG_PR_PR 5511,444516
#define  IWDG_PR_PR_0 5512,444628
#define  IWDG_PR_PR_1 5513,444718
#define  IWDG_PR_PR_2 5514,444808
#define  IWDG_RLR_RL 5517,444982
#define  IWDG_SR_PVU 5520,445180
#define  IWDG_SR_RVU 5521,445296
#define  IWDG_SR_WVU 5522,445417
#define  IWDG_WINR_WIN 5525,445622
#define  PWR_CR_LPDS 5533,446230
#define  PWR_CR_PDDS 5534,446331
#define  PWR_CR_CWUF 5535,446433
#define  PWR_CR_CSBF 5536,446532
#define  PWR_CR_PVDE 5537,446632
#define  PWR_CR_PLS 5539,446745
#define  PWR_CR_PLS_0 5540,446862
#define  PWR_CR_PLS_1 5541,446949
#define  PWR_CR_PLS_2 5542,447036
#define  PWR_CR_PLS_LEV0 5545,447158
#define  PWR_CR_PLS_LEV1 5546,447251
#define  PWR_CR_PLS_LEV2 5547,447344
#define  PWR_CR_PLS_LEV3 5548,447437
#define  PWR_CR_PLS_LEV4 5549,447530
#define  PWR_CR_PLS_LEV5 5550,447623
#define  PWR_CR_PLS_LEV6 5551,447716
#define  PWR_CR_PLS_LEV7 5552,447809
#define  PWR_CR_DBP 5554,447904
#define  PWR_CSR_WUF 5557,448108
#define  PWR_CSR_SBF 5558,448201
#define  PWR_CSR_PVDO 5559,448295
#define  PWR_CSR_VREFINTRDYF 5560,448387
#define  PWR_CSR_EWUP1 5562,448518
#define  PWR_CSR_EWUP2 5563,448617
#define  PWR_CSR_EWUP3 5564,448716
#define  RCC_CR_HSION 5572,449309
#define  RCC_CR_HSIRDY 5573,449378
#define  RCC_CR_HSITRIM 5575,449449
#define  RCC_CR_HSITRIM_0 5576,449518
#define  RCC_CR_HSITRIM_1 5577,449599
#define  RCC_CR_HSITRIM_2 5578,449680
#define  RCC_CR_HSITRIM_3 5579,449761
#define  RCC_CR_HSITRIM_4 5580,449842
#define  RCC_CR_HSICAL 5582,449925
#define  RCC_CR_HSICAL_0 5583,449994
#define  RCC_CR_HSICAL_1 5584,450075
#define  RCC_CR_HSICAL_2 5585,450156
#define  RCC_CR_HSICAL_3 5586,450237
#define  RCC_CR_HSICAL_4 5587,450318
#define  RCC_CR_HSICAL_5 5588,450399
#define  RCC_CR_HSICAL_6 5589,450480
#define  RCC_CR_HSICAL_7 5590,450561
#define  RCC_CR_HSEON 5592,450644
#define  RCC_CR_HSERDY 5593,450713
#define  RCC_CR_HSEBYP 5594,450782
#define  RCC_CR_CSSON 5595,450851
#define  RCC_CR_PLLON 5596,450920
#define  RCC_CR_PLLRDY 5597,450989
#define  RCC_CFGR_SW 5601,451168
#define  RCC_CFGR_SW_0 5602,451287
#define  RCC_CFGR_SW_1 5603,451377
#define  RCC_CFGR_SW_HSI 5605,451469
#define  RCC_CFGR_SW_HSE 5606,451582
#define  RCC_CFGR_SW_PLL 5607,451695
#define  RCC_CFGR_SWS 5610,451837
#define  RCC_CFGR_SWS_0 5611,451964
#define  RCC_CFGR_SWS_1 5612,452054
#define  RCC_CFGR_SWS_HSI 5614,452146
#define  RCC_CFGR_SWS_HSE 5615,452266
#define  RCC_CFGR_SWS_PLL 5616,452386
#define  RCC_CFGR_HPRE 5619,452525
#define  RCC_CFGR_HPRE_0 5620,452640
#define  RCC_CFGR_HPRE_1 5621,452730
#define  RCC_CFGR_HPRE_2 5622,452820
#define  RCC_CFGR_HPRE_3 5623,452910
#define  RCC_CFGR_HPRE_DIV1 5625,453002
#define  RCC_CFGR_HPRE_DIV2 5626,453105
#define  RCC_CFGR_HPRE_DIV4 5627,453209
#define  RCC_CFGR_HPRE_DIV8 5628,453313
#define  RCC_CFGR_HPRE_DIV16 5629,453417
#define  RCC_CFGR_HPRE_DIV64 5630,453522
#define  RCC_CFGR_HPRE_DIV128 5631,453627
#define  RCC_CFGR_HPRE_DIV256 5632,453733
#define  RCC_CFGR_HPRE_DIV512 5633,453839
#define  RCC_CFGR_PPRE1 5636,453976
#define  RCC_CFGR_PPRE1_0 5637,454092
#define  RCC_CFGR_PPRE1_1 5638,454182
#define  RCC_CFGR_PPRE1_2 5639,454272
#define  RCC_CFGR_PPRE1_DIV1 5641,454364
#define  RCC_CFGR_PPRE1_DIV2 5642,454465
#define  RCC_CFGR_PPRE1_DIV4 5643,454567
#define  RCC_CFGR_PPRE1_DIV8 5644,454669
#define  RCC_CFGR_PPRE1_DIV16 5645,454771
#define  RCC_CFGR_PPRE2 5648,454905
#define  RCC_CFGR_PPRE2_0 5649,455021
#define  RCC_CFGR_PPRE2_1 5650,455111
#define  RCC_CFGR_PPRE2_2 5651,455201
#define  RCC_CFGR_PPRE2_DIV1 5653,455293
#define  RCC_CFGR_PPRE2_DIV2 5654,455394
#define  RCC_CFGR_PPRE2_DIV4 5655,455496
#define  RCC_CFGR_PPRE2_DIV8 5656,455598
#define  RCC_CFGR_PPRE2_DIV16 5657,455700
#define  RCC_CFGR_PLLSRC 5659,455805
#define  RCC_CFGR_PLLSRC_HSI_PREDIV 5660,455912
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 5661,456039
#define  RCC_CFGR_PLLXTPRE 5663,456177
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 5664,456287
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 5665,456414
#define  RCC_CFGR_PLLMUL 5668,456574
#define  RCC_CFGR_PLLMUL_0 5669,456703
#define  RCC_CFGR_PLLMUL_1 5670,456793
#define  RCC_CFGR_PLLMUL_2 5671,456883
#define  RCC_CFGR_PLLMUL_3 5672,456973
#define  RCC_CFGR_PLLMUL2 5674,457065
#define  RCC_CFGR_PLLMUL3 5675,457167
#define  RCC_CFGR_PLLMUL4 5676,457269
#define  RCC_CFGR_PLLMUL5 5677,457371
#define  RCC_CFGR_PLLMUL6 5678,457473
#define  RCC_CFGR_PLLMUL7 5679,457575
#define  RCC_CFGR_PLLMUL8 5680,457677
#define  RCC_CFGR_PLLMUL9 5681,457779
#define  RCC_CFGR_PLLMUL10 5682,457881
#define  RCC_CFGR_PLLMUL11 5683,457983
#define  RCC_CFGR_PLLMUL12 5684,458086
#define  RCC_CFGR_PLLMUL13 5685,458189
#define  RCC_CFGR_PLLMUL14 5686,458292
#define  RCC_CFGR_PLLMUL15 5687,458395
#define  RCC_CFGR_PLLMUL16 5688,458498
#define  RCC_CFGR_USBPRE 5691,458630
#define  RCC_CFGR_USBPRE_DIV1_5 5693,458730
#define  RCC_CFGR_USBPRE_DIV1 5694,458856
#define  RCC_CFGR_I2SSRC 5697,459009
#define  RCC_CFGR_I2SSRC_SYSCLK 5699,459131
#define  RCC_CFGR_I2SSRC_EXT 5700,459257
#define  RCC_CFGR_MCO 5703,459414
#define  RCC_CFGR_MCO_0 5704,459543
#define  RCC_CFGR_MCO_1 5705,459633
#define  RCC_CFGR_MCO_2 5706,459723
#define  RCC_CFGR_MCO_NOCLOCK 5708,459815
#define  RCC_CFGR_MCO_LSI 5709,459908
#define  RCC_CFGR_MCO_LSE 5710,460025
#define  RCC_CFGR_MCO_SYSCLK 5711,460142
#define  RCC_CFGR_MCO_HSI 5712,460262
#define  RCC_CFGR_MCO_HSE 5713,460379
#define  RCC_CFGR_MCO_PLL 5714,460497
#define  RCC_CFGR_MCOPRE 5716,460629
#define  RCC_CFGR_MCOPRE_0 5717,460771
#define  RCC_CFGR_MCOPRE_1 5718,460861
#define  RCC_CFGR_MCOPRE_2 5719,460951
#define  RCC_CFGR_PLLNODIV 5721,461043
#define  RCC_CIR_LSIRDYF 5724,461238
#define  RCC_CIR_LSERDYF 5725,461347
#define  RCC_CIR_HSIRDYF 5726,461456
#define  RCC_CIR_HSERDYF 5727,461565
#define  RCC_CIR_PLLRDYF 5728,461674
#define  RCC_CIR_CSSF 5729,461783
#define  RCC_CIR_LSIRDYIE 5730,461904
#define  RCC_CIR_LSERDYIE 5731,462015
#define  RCC_CIR_HSIRDYIE 5732,462126
#define  RCC_CIR_HSERDYIE 5733,462237
#define  RCC_CIR_PLLRDYIE 5734,462348
#define  RCC_CIR_LSIRDYC 5735,462459
#define  RCC_CIR_LSERDYC 5736,462569
#define  RCC_CIR_HSIRDYC 5737,462679
#define  RCC_CIR_HSERDYC 5738,462789
#define  RCC_CIR_PLLRDYC 5739,462899
#define  RCC_CIR_CSSC 5740,463009
#define  RCC_APB2RSTR_SYSCFGRST 5743,463216
#define  RCC_APB2RSTR_TIM1RST 5744,463313
#define  RCC_APB2RSTR_SPI1RST 5745,463408
#define  RCC_APB2RSTR_TIM8RST 5746,463503
#define  RCC_APB2RSTR_USART1RST 5747,463598
#define  RCC_APB2RSTR_SPI4RST 5748,463695
#define  RCC_APB2RSTR_TIM15RST 5749,463790
#define  RCC_APB2RSTR_TIM16RST 5750,463886
#define  RCC_APB2RSTR_TIM17RST 5751,463982
#define  RCC_APB2RSTR_TIM20RST 5752,464078
#define  RCC_APB1RSTR_TIM2RST 5755,464260
#define  RCC_APB1RSTR_TIM3RST 5756,464358
#define  RCC_APB1RSTR_TIM4RST 5757,464456
#define  RCC_APB1RSTR_TIM6RST 5758,464554
#define  RCC_APB1RSTR_TIM7RST 5759,464652
#define  RCC_APB1RSTR_WWDGRST 5760,464750
#define  RCC_APB1RSTR_SPI2RST 5761,464856
#define  RCC_APB1RSTR_SPI3RST 5762,464951
#define  RCC_APB1RSTR_USART2RST 5763,465046
#define  RCC_APB1RSTR_USART3RST 5764,465144
#define  RCC_APB1RSTR_UART4RST 5765,465242
#define  RCC_APB1RSTR_UART5RST 5766,465339
#define  RCC_APB1RSTR_I2C1RST 5767,465436
#define  RCC_APB1RSTR_I2C2RST 5768,465532
#define  RCC_APB1RSTR_USBRST 5769,465628
#define  RCC_APB1RSTR_CANRST 5770,465722
#define  RCC_APB1RSTR_PWRRST 5771,465816
#define  RCC_APB1RSTR_DAC1RST 5772,465910
#define  RCC_APB1RSTR_I2C3RST 5773,466006
#define  RCC_AHBENR_DMA1EN 5776,466186
#define  RCC_AHBENR_DMA2EN 5777,466288
#define  RCC_AHBENR_SRAMEN 5778,466390
#define  RCC_AHBENR_FLITFEN 5779,466502
#define  RCC_AHBENR_FMCEN 5780,466605
#define  RCC_AHBENR_CRCEN 5781,466706
#define  RCC_AHBENR_GPIOHEN 5782,466807
#define  RCC_AHBENR_GPIOAEN 5783,466910
#define  RCC_AHBENR_GPIOBEN 5784,467013
#define  RCC_AHBENR_GPIOCEN 5785,467116
#define  RCC_AHBENR_GPIODEN 5786,467219
#define  RCC_AHBENR_GPIOEEN 5787,467322
#define  RCC_AHBENR_GPIOFEN 5788,467425
#define  RCC_AHBENR_GPIOGEN 5789,467528
#define  RCC_AHBENR_TSCEN 5790,467631
#define  RCC_AHBENR_ADC12EN 5791,467731
#define  RCC_AHBENR_ADC34EN 5792,467839
#define  RCC_APB2ENR_SYSCFGEN 5795,468031
#define  RCC_APB2ENR_TIM1EN 5796,468135
#define  RCC_APB2ENR_SPI1EN 5797,468237
#define  RCC_APB2ENR_TIM8EN 5798,468339
#define  RCC_APB2ENR_USART1EN 5799,468441
#define  RCC_APB2ENR_SPI4EN 5800,468545
#define  RCC_APB2ENR_TIM15EN 5801,468647
#define  RCC_APB2ENR_TIM16EN 5802,468750
#define  RCC_APB2ENR_TIM17EN 5803,468853
#define  RCC_APB2ENR_TIM20EN 5804,468956
#define  RCC_APB1ENR_TIM2EN 5807,469144
#define  RCC_APB1ENR_TIM3EN 5808,469249
#define  RCC_APB1ENR_TIM4EN 5809,469354
#define  RCC_APB1ENR_TIM6EN 5810,469459
#define  RCC_APB1ENR_TIM7EN 5811,469564
#define  RCC_APB1ENR_WWDGEN 5812,469669
#define  RCC_APB1ENR_SPI2EN 5813,469782
#define  RCC_APB1ENR_SPI3EN 5814,469884
#define  RCC_APB1ENR_USART2EN 5815,469986
#define  RCC_APB1ENR_USART3EN 5816,470091
#define  RCC_APB1ENR_UART4EN 5817,470196
#define  RCC_APB1ENR_UART5EN 5818,470300
#define  RCC_APB1ENR_I2C1EN 5819,470404
#define  RCC_APB1ENR_I2C2EN 5820,470507
#define  RCC_APB1ENR_USBEN 5821,470610
#define  RCC_APB1ENR_CANEN 5822,470711
#define  RCC_APB1ENR_PWREN 5823,470812
#define  RCC_APB1ENR_DAC1EN 5824,470913
#define  RCC_APB1ENR_I2C3EN 5825,471016
#define  RCC_BDCR_LSE 5828,471203
#define  RCC_BDCR_LSEON 5829,471328
#define  RCC_BDCR_LSERDY 5830,471449
#define  RCC_BDCR_LSEBYP 5831,471569
#define  RCC_BDCR_LSEDRV 5833,471692
#define  RCC_BDCR_LSEDRV_0 5834,471821
#define  RCC_BDCR_LSEDRV_1 5835,471911
#define  RCC_BDCR_RTCSEL 5837,472003
#define  RCC_BDCR_RTCSEL_0 5838,472133
#define  RCC_BDCR_RTCSEL_1 5839,472223
#define  RCC_BDCR_RTCSEL_NOCLOCK 5842,472342
#define  RCC_BDCR_RTCSEL_LSE 5843,472435
#define  RCC_BDCR_RTCSEL_LSI 5844,472558
#define  RCC_BDCR_RTCSEL_HSE 5845,472681
#define  RCC_BDCR_RTCEN 5847,472820
#define  RCC_BDCR_BDRST 5848,472921
#define  RCC_CSR_LSION 5851,473119
#define  RCC_CSR_LSIRDY 5852,473240
#define  RCC_CSR_VREGRSTF 5853,473360
#define  RCC_CSR_RMVF 5854,473473
#define  RCC_CSR_OBLRSTF 5855,473575
#define  RCC_CSR_PINRSTF 5856,473674
#define  RCC_CSR_PORRSTF 5857,473773
#define  RCC_CSR_SFTRSTF 5858,473876
#define  RCC_CSR_IWDGRSTF 5859,473980
#define  RCC_CSR_WWDGRSTF 5860,474096
#define  RCC_CSR_LPWRRSTF 5861,474207
#define  RCC_AHBRSTR_FMCRST 5864,474396
#define  RCC_AHBRSTR_GPIOHRST 5865,474491
#define  RCC_AHBRSTR_GPIOARST 5866,474588
#define  RCC_AHBRSTR_GPIOBRST 5867,474685
#define  RCC_AHBRSTR_GPIOCRST 5868,474782
#define  RCC_AHBRSTR_GPIODRST 5869,474879
#define  RCC_AHBRSTR_GPIOERST 5870,474976
#define  RCC_AHBRSTR_GPIOFRST 5871,475073
#define  RCC_AHBRSTR_GPIOGRST 5872,475170
#define  RCC_AHBRSTR_TSCRST 5873,475267
#define  RCC_AHBRSTR_ADC12RST 5874,475362
#define  RCC_AHBRSTR_ADC34RST 5875,475465
#define  RCC_CFGR2_PREDIV 5879,475682
#define  RCC_CFGR2_PREDIV_0 5880,475783
#define  RCC_CFGR2_PREDIV_1 5881,475873
#define  RCC_CFGR2_PREDIV_2 5882,475963
#define  RCC_CFGR2_PREDIV_3 5883,476053
#define  RCC_CFGR2_PREDIV_DIV1 5885,476145
#define  RCC_CFGR2_PREDIV_DIV2 5886,476260
#define  RCC_CFGR2_PREDIV_DIV3 5887,476376
#define  RCC_CFGR2_PREDIV_DIV4 5888,476492
#define  RCC_CFGR2_PREDIV_DIV5 5889,476608
#define  RCC_CFGR2_PREDIV_DIV6 5890,476724
#define  RCC_CFGR2_PREDIV_DIV7 5891,476840
#define  RCC_CFGR2_PREDIV_DIV8 5892,476956
#define  RCC_CFGR2_PREDIV_DIV9 5893,477072
#define  RCC_CFGR2_PREDIV_DIV10 5894,477188
#define  RCC_CFGR2_PREDIV_DIV11 5895,477305
#define  RCC_CFGR2_PREDIV_DIV12 5896,477422
#define  RCC_CFGR2_PREDIV_DIV13 5897,477539
#define  RCC_CFGR2_PREDIV_DIV14 5898,477656
#define  RCC_CFGR2_PREDIV_DIV15 5899,477773
#define  RCC_CFGR2_PREDIV_DIV16 5900,477890
#define  RCC_CFGR2_ADCPRE12 5903,478041
#define  RCC_CFGR2_ADCPRE12_0 5904,478144
#define  RCC_CFGR2_ADCPRE12_1 5905,478234
#define  RCC_CFGR2_ADCPRE12_2 5906,478324
#define  RCC_CFGR2_ADCPRE12_3 5907,478414
#define  RCC_CFGR2_ADCPRE12_4 5908,478504
#define  RCC_CFGR2_ADCPRE12_NO 5910,478596
#define  RCC_CFGR2_ADCPRE12_DIV1 5911,478726
#define  RCC_CFGR2_ADCPRE12_DIV2 5912,478839
#define  RCC_CFGR2_ADCPRE12_DIV4 5913,478952
#define  RCC_CFGR2_ADCPRE12_DIV6 5914,479065
#define  RCC_CFGR2_ADCPRE12_DIV8 5915,479178
#define  RCC_CFGR2_ADCPRE12_DIV10 5916,479291
#define  RCC_CFGR2_ADCPRE12_DIV12 5917,479405
#define  RCC_CFGR2_ADCPRE12_DIV16 5918,479519
#define  RCC_CFGR2_ADCPRE12_DIV32 5919,479633
#define  RCC_CFGR2_ADCPRE12_DIV64 5920,479747
#define  RCC_CFGR2_ADCPRE12_DIV128 5921,479861
#define  RCC_CFGR2_ADCPRE12_DIV256 5922,479976
#define  RCC_CFGR2_ADCPRE34 5925,480125
#define  RCC_CFGR2_ADCPRE34_0 5926,480229
#define  RCC_CFGR2_ADCPRE34_1 5927,480319
#define  RCC_CFGR2_ADCPRE34_2 5928,480409
#define  RCC_CFGR2_ADCPRE34_3 5929,480499
#define  RCC_CFGR2_ADCPRE34_4 5930,480589
#define  RCC_CFGR2_ADCPRE34_NO 5932,480681
#define  RCC_CFGR2_ADCPRE34_DIV1 5933,480811
#define  RCC_CFGR2_ADCPRE34_DIV2 5934,480924
#define  RCC_CFGR2_ADCPRE34_DIV4 5935,481037
#define  RCC_CFGR2_ADCPRE34_DIV6 5936,481150
#define  RCC_CFGR2_ADCPRE34_DIV8 5937,481263
#define  RCC_CFGR2_ADCPRE34_DIV10 5938,481376
#define  RCC_CFGR2_ADCPRE34_DIV12 5939,481490
#define  RCC_CFGR2_ADCPRE34_DIV16 5940,481604
#define  RCC_CFGR2_ADCPRE34_DIV32 5941,481718
#define  RCC_CFGR2_ADCPRE34_DIV64 5942,481832
#define  RCC_CFGR2_ADCPRE34_DIV128 5943,481946
#define  RCC_CFGR2_ADCPRE34_DIV256 5944,482061
#define  RCC_CFGR3_USART1SW 5947,482260
#define  RCC_CFGR3_USART1SW_0 5948,482363
#define  RCC_CFGR3_USART1SW_1 5949,482453
#define  RCC_CFGR3_USART1SW_PCLK2 5951,482545
#define  RCC_CFGR3_USART1SW_SYSCLK 5952,482669
#define  RCC_CFGR3_USART1SW_LSE 5953,482798
#define  RCC_CFGR3_USART1SW_HSI 5954,482931
#define  RCC_CFGR3_USART1SW_PCLK 5956,483086
#define  RCC_CFGR3_I2CSW 5958,483159
#define  RCC_CFGR3_I2C1SW 5959,483254
#define  RCC_CFGR3_I2C2SW 5960,483350
#define  RCC_CFGR3_I2C3SW 5961,483446
#define  RCC_CFGR3_I2C1SW_HSI 5963,483544
#define  RCC_CFGR3_I2C1SW_SYSCLK 5964,483675
#define  RCC_CFGR3_I2C2SW_HSI 5965,483802
#define  RCC_CFGR3_I2C2SW_SYSCLK 5966,483933
#define  RCC_CFGR3_I2C3SW_HSI 5967,484060
#define  RCC_CFGR3_I2C3SW_SYSCLK 5968,484191
#define  RCC_CFGR3_TIMSW 5970,484320
#define  RCC_CFGR3_TIM1SW 5971,484415
#define  RCC_CFGR3_TIM8SW 5972,484511
#define  RCC_CFGR3_TIM15SW 5973,484607
#define  RCC_CFGR3_TIM16SW 5974,484704
#define  RCC_CFGR3_TIM17SW 5975,484801
#define  RCC_CFGR3_TIM20SW 5976,484898
#define  RCC_CFGR3_TIM2SW 5977,484995
#define  RCC_CFGR3_TIM34SW 5978,485091
#define  RCC_CFGR3_TIM1SW_HCLK 5979,485189
#define  RCC_CFGR3_TIM1SW_PLL 5980,485304
#define  RCC_CFGR3_TIM8SW_HCLK 5981,485424
#define  RCC_CFGR3_TIM8SW_PLL 5982,485539
#define  RCC_CFGR3_TIM15SW_HCLK 5983,485659
#define  RCC_CFGR3_TIM15SW_PLL 5984,485775
#define  RCC_CFGR3_TIM16SW_HCLK 5985,485896
#define  RCC_CFGR3_TIM16SW_PLL 5986,486012
#define  RCC_CFGR3_TIM17SW_HCLK 5987,486133
#define  RCC_CFGR3_TIM17SW_PLL 5988,486249
#define  RCC_CFGR3_TIM20SW_HCLK 5989,486370
#define  RCC_CFGR3_TIM20SW_PLL 5990,486487
#define  RCC_CFGR3_USART2SW 5992,486611
#define  RCC_CFGR3_USART2SW_0 5993,486714
#define  RCC_CFGR3_USART2SW_1 5994,486804
#define  RCC_CFGR3_USART2SW_PCLK 5996,486896
#define  RCC_CFGR3_USART2SW_SYSCLK 5997,487020
#define  RCC_CFGR3_USART2SW_LSE 5998,487149
#define  RCC_CFGR3_USART2SW_HSI 5999,487282
#define  RCC_CFGR3_USART3SW 6001,487417
#define  RCC_CFGR3_USART3SW_0 6002,487520
#define  RCC_CFGR3_USART3SW_1 6003,487610
#define  RCC_CFGR3_USART3SW_PCLK 6005,487702
#define  RCC_CFGR3_USART3SW_SYSCLK 6006,487826
#define  RCC_CFGR3_USART3SW_LSE 6007,487955
#define  RCC_CFGR3_USART3SW_HSI 6008,488088
#define  RCC_CFGR3_UART4SW 6010,488223
#define  RCC_CFGR3_UART4SW_0 6011,488325
#define  RCC_CFGR3_UART4SW_1 6012,488415
#define  RCC_CFGR3_UART4SW_PCLK 6014,488507
#define  RCC_CFGR3_UART4SW_SYSCLK 6015,488630
#define  RCC_CFGR3_UART4SW_LSE 6016,488758
#define  RCC_CFGR3_UART4SW_HSI 6017,488890
#define  RCC_CFGR3_UART5SW 6019,489024
#define  RCC_CFGR3_UART5SW_0 6020,489126
#define  RCC_CFGR3_UART5SW_1 6021,489216
#define  RCC_CFGR3_UART5SW_PCLK 6023,489308
#define  RCC_CFGR3_UART5SW_SYSCLK 6024,489431
#define  RCC_CFGR3_UART5SW_LSE 6025,489559
#define  RCC_CFGR3_UART5SW_HSI 6026,489691
#define  RCC_CFGR3_TIM2SW_HCLK 6028,489825
#define  RCC_CFGR3_TIM2SW_PLL 6029,489940
#define  RCC_CFGR3_TIM34SW_HCLK 6031,490062
#define  RCC_CFGR3_TIM34SW_PLL 6032,490183
#define RTC_TR_PM 6040,490803
#define RTC_TR_HT 6041,490872
#define RTC_TR_HT_0 6042,490941
#define RTC_TR_HT_1 6043,491010
#define RTC_TR_HU 6044,491079
#define RTC_TR_HU_0 6045,491148
#define RTC_TR_HU_1 6046,491217
#define RTC_TR_HU_2 6047,491286
#define RTC_TR_HU_3 6048,491355
#define RTC_TR_MNT 6049,491424
#define RTC_TR_MNT_0 6050,491493
#define RTC_TR_MNT_1 6051,491562
#define RTC_TR_MNT_2 6052,491631
#define RTC_TR_MNU 6053,491700
#define RTC_TR_MNU_0 6054,491769
#define RTC_TR_MNU_1 6055,491838
#define RTC_TR_MNU_2 6056,491907
#define RTC_TR_MNU_3 6057,491976
#define RTC_TR_ST 6058,492045
#define RTC_TR_ST_0 6059,492114
#define RTC_TR_ST_1 6060,492183
#define RTC_TR_ST_2 6061,492252
#define RTC_TR_SU 6062,492321
#define RTC_TR_SU_0 6063,492390
#define RTC_TR_SU_1 6064,492459
#define RTC_TR_SU_2 6065,492528
#define RTC_TR_SU_3 6066,492597
#define RTC_DR_YT 6069,492750
#define RTC_DR_YT_0 6070,492819
#define RTC_DR_YT_1 6071,492888
#define RTC_DR_YT_2 6072,492957
#define RTC_DR_YT_3 6073,493026
#define RTC_DR_YU 6074,493095
#define RTC_DR_YU_0 6075,493164
#define RTC_DR_YU_1 6076,493233
#define RTC_DR_YU_2 6077,493302
#define RTC_DR_YU_3 6078,493371
#define RTC_DR_WDU 6079,493440
#define RTC_DR_WDU_0 6080,493509
#define RTC_DR_WDU_1 6081,493578
#define RTC_DR_WDU_2 6082,493647
#define RTC_DR_MT 6083,493716
#define RTC_DR_MU 6084,493785
#define RTC_DR_MU_0 6085,493854
#define RTC_DR_MU_1 6086,493923
#define RTC_DR_MU_2 6087,493992
#define RTC_DR_MU_3 6088,494061
#define RTC_DR_DT 6089,494130
#define RTC_DR_DT_0 6090,494199
#define RTC_DR_DT_1 6091,494268
#define RTC_DR_DU 6092,494337
#define RTC_DR_DU_0 6093,494406
#define RTC_DR_DU_1 6094,494475
#define RTC_DR_DU_2 6095,494544
#define RTC_DR_DU_3 6096,494613
#define RTC_CR_COE 6099,494766
#define RTC_CR_OSEL 6100,494835
#define RTC_CR_OSEL_0 6101,494904
#define RTC_CR_OSEL_1 6102,494973
#define RTC_CR_POL 6103,495042
#define RTC_CR_COSEL 6104,495111
#define RTC_CR_BCK 6105,495180
#define RTC_CR_SUB1H 6106,495249
#define RTC_CR_ADD1H 6107,495318
#define RTC_CR_TSIE 6108,495387
#define RTC_CR_WUTIE 6109,495456
#define RTC_CR_ALRBIE 6110,495525
#define RTC_CR_ALRAIE 6111,495594
#define RTC_CR_TSE 6112,495663
#define RTC_CR_WUTE 6113,495732
#define RTC_CR_ALRBE 6114,495801
#define RTC_CR_ALRAE 6115,495870
#define RTC_CR_FMT 6116,495939
#define RTC_CR_BYPSHAD 6117,496008
#define RTC_CR_REFCKON 6118,496077
#define RTC_CR_TSEDGE 6119,496146
#define RTC_CR_WUCKSEL 6120,496215
#define RTC_CR_WUCKSEL_0 6121,496284
#define RTC_CR_WUCKSEL_1 6122,496353
#define RTC_CR_WUCKSEL_2 6123,496422
#define RTC_ISR_RECALPF 6126,496575
#define RTC_ISR_TAMP3F 6127,496644
#define RTC_ISR_TAMP2F 6128,496713
#define RTC_ISR_TAMP1F 6129,496782
#define RTC_ISR_TSOVF 6130,496851
#define RTC_ISR_TSF 6131,496920
#define RTC_ISR_WUTF 6132,496989
#define RTC_ISR_ALRBF 6133,497058
#define RTC_ISR_ALRAF 6134,497127
#define RTC_ISR_INIT 6135,497196
#define RTC_ISR_INITF 6136,497265
#define RTC_ISR_RSF 6137,497334
#define RTC_ISR_INITS 6138,497403
#define RTC_ISR_SHPF 6139,497472
#define RTC_ISR_WUTWF 6140,497541
#define RTC_ISR_ALRBWF 6141,497610
#define RTC_ISR_ALRAWF 6142,497679
#define RTC_PRER_PREDIV_A 6145,497832
#define RTC_PRER_PREDIV_S 6146,497901
#define RTC_WUTR_WUT 6149,498054
#define RTC_ALRMAR_MSK4 6152,498207
#define RTC_ALRMAR_WDSEL 6153,498276
#define RTC_ALRMAR_DT 6154,498345
#define RTC_ALRMAR_DT_0 6155,498414
#define RTC_ALRMAR_DT_1 6156,498483
#define RTC_ALRMAR_DU 6157,498552
#define RTC_ALRMAR_DU_0 6158,498621
#define RTC_ALRMAR_DU_1 6159,498690
#define RTC_ALRMAR_DU_2 6160,498759
#define RTC_ALRMAR_DU_3 6161,498828
#define RTC_ALRMAR_MSK3 6162,498897
#define RTC_ALRMAR_PM 6163,498966
#define RTC_ALRMAR_HT 6164,499035
#define RTC_ALRMAR_HT_0 6165,499104
#define RTC_ALRMAR_HT_1 6166,499173
#define RTC_ALRMAR_HU 6167,499242
#define RTC_ALRMAR_HU_0 6168,499311
#define RTC_ALRMAR_HU_1 6169,499380
#define RTC_ALRMAR_HU_2 6170,499449
#define RTC_ALRMAR_HU_3 6171,499518
#define RTC_ALRMAR_MSK2 6172,499587
#define RTC_ALRMAR_MNT 6173,499656
#define RTC_ALRMAR_MNT_0 6174,499725
#define RTC_ALRMAR_MNT_1 6175,499794
#define RTC_ALRMAR_MNT_2 6176,499863
#define RTC_ALRMAR_MNU 6177,499932
#define RTC_ALRMAR_MNU_0 6178,500001
#define RTC_ALRMAR_MNU_1 6179,500070
#define RTC_ALRMAR_MNU_2 6180,500139
#define RTC_ALRMAR_MNU_3 6181,500208
#define RTC_ALRMAR_MSK1 6182,500277
#define RTC_ALRMAR_ST 6183,500346
#define RTC_ALRMAR_ST_0 6184,500415
#define RTC_ALRMAR_ST_1 6185,500484
#define RTC_ALRMAR_ST_2 6186,500553
#define RTC_ALRMAR_SU 6187,500622
#define RTC_ALRMAR_SU_0 6188,500691
#define RTC_ALRMAR_SU_1 6189,500760
#define RTC_ALRMAR_SU_2 6190,500829
#define RTC_ALRMAR_SU_3 6191,500898
#define RTC_ALRMBR_MSK4 6194,501051
#define RTC_ALRMBR_WDSEL 6195,501120
#define RTC_ALRMBR_DT 6196,501189
#define RTC_ALRMBR_DT_0 6197,501258
#define RTC_ALRMBR_DT_1 6198,501327
#define RTC_ALRMBR_DU 6199,501396
#define RTC_ALRMBR_DU_0 6200,501465
#define RTC_ALRMBR_DU_1 6201,501534
#define RTC_ALRMBR_DU_2 6202,501603
#define RTC_ALRMBR_DU_3 6203,501672
#define RTC_ALRMBR_MSK3 6204,501741
#define RTC_ALRMBR_PM 6205,501810
#define RTC_ALRMBR_HT 6206,501879
#define RTC_ALRMBR_HT_0 6207,501948
#define RTC_ALRMBR_HT_1 6208,502017
#define RTC_ALRMBR_HU 6209,502086
#define RTC_ALRMBR_HU_0 6210,502155
#define RTC_ALRMBR_HU_1 6211,502224
#define RTC_ALRMBR_HU_2 6212,502293
#define RTC_ALRMBR_HU_3 6213,502362
#define RTC_ALRMBR_MSK2 6214,502431
#define RTC_ALRMBR_MNT 6215,502500
#define RTC_ALRMBR_MNT_0 6216,502569
#define RTC_ALRMBR_MNT_1 6217,502638
#define RTC_ALRMBR_MNT_2 6218,502707
#define RTC_ALRMBR_MNU 6219,502776
#define RTC_ALRMBR_MNU_0 6220,502845
#define RTC_ALRMBR_MNU_1 6221,502914
#define RTC_ALRMBR_MNU_2 6222,502983
#define RTC_ALRMBR_MNU_3 6223,503052
#define RTC_ALRMBR_MSK1 6224,503121
#define RTC_ALRMBR_ST 6225,503190
#define RTC_ALRMBR_ST_0 6226,503259
#define RTC_ALRMBR_ST_1 6227,503328
#define RTC_ALRMBR_ST_2 6228,503397
#define RTC_ALRMBR_SU 6229,503466
#define RTC_ALRMBR_SU_0 6230,503535
#define RTC_ALRMBR_SU_1 6231,503604
#define RTC_ALRMBR_SU_2 6232,503673
#define RTC_ALRMBR_SU_3 6233,503742
#define RTC_WPR_KEY 6236,503895
#define RTC_SSR_SS 6239,504048
#define RTC_SHIFTR_SUBFS 6242,504201
#define RTC_SHIFTR_ADD1S 6243,504270
#define RTC_TSTR_PM 6246,504423
#define RTC_TSTR_HT 6247,504492
#define RTC_TSTR_HT_0 6248,504561
#define RTC_TSTR_HT_1 6249,504630
#define RTC_TSTR_HU 6250,504699
#define RTC_TSTR_HU_0 6251,504768
#define RTC_TSTR_HU_1 6252,504837
#define RTC_TSTR_HU_2 6253,504906
#define RTC_TSTR_HU_3 6254,504975
#define RTC_TSTR_MNT 6255,505044
#define RTC_TSTR_MNT_0 6256,505113
#define RTC_TSTR_MNT_1 6257,505182
#define RTC_TSTR_MNT_2 6258,505251
#define RTC_TSTR_MNU 6259,505320
#define RTC_TSTR_MNU_0 6260,505389
#define RTC_TSTR_MNU_1 6261,505458
#define RTC_TSTR_MNU_2 6262,505527
#define RTC_TSTR_MNU_3 6263,505596
#define RTC_TSTR_ST 6264,505665
#define RTC_TSTR_ST_0 6265,505734
#define RTC_TSTR_ST_1 6266,505803
#define RTC_TSTR_ST_2 6267,505872
#define RTC_TSTR_SU 6268,505941
#define RTC_TSTR_SU_0 6269,506010
#define RTC_TSTR_SU_1 6270,506079
#define RTC_TSTR_SU_2 6271,506148
#define RTC_TSTR_SU_3 6272,506217
#define RTC_TSDR_WDU 6275,506370
#define RTC_TSDR_WDU_0 6276,506439
#define RTC_TSDR_WDU_1 6277,506508
#define RTC_TSDR_WDU_2 6278,506577
#define RTC_TSDR_MT 6279,506646
#define RTC_TSDR_MU 6280,506715
#define RTC_TSDR_MU_0 6281,506784
#define RTC_TSDR_MU_1 6282,506853
#define RTC_TSDR_MU_2 6283,506922
#define RTC_TSDR_MU_3 6284,506991
#define RTC_TSDR_DT 6285,507060
#define RTC_TSDR_DT_0 6286,507129
#define RTC_TSDR_DT_1 6287,507198
#define RTC_TSDR_DU 6288,507267
#define RTC_TSDR_DU_0 6289,507336
#define RTC_TSDR_DU_1 6290,507405
#define RTC_TSDR_DU_2 6291,507474
#define RTC_TSDR_DU_3 6292,507543
#define RTC_TSSSR_SS 6295,507696
#define RTC_CALR_CALP 6298,507848
#define RTC_CALR_CALW8 6299,507917
#define RTC_CALR_CALW16 6300,507986
#define RTC_CALR_CALM 6301,508055
#define RTC_CALR_CALM_0 6302,508124
#define RTC_CALR_CALM_1 6303,508193
#define RTC_CALR_CALM_2 6304,508262
#define RTC_CALR_CALM_3 6305,508331
#define RTC_CALR_CALM_4 6306,508400
#define RTC_CALR_CALM_5 6307,508469
#define RTC_CALR_CALM_6 6308,508538
#define RTC_CALR_CALM_7 6309,508607
#define RTC_CALR_CALM_8 6310,508676
#define RTC_TAFCR_ALARMOUTTYPE 6313,508829
#define RTC_TAFCR_TAMPPUDIS 6314,508898
#define RTC_TAFCR_TAMPPRCH 6315,508967
#define RTC_TAFCR_TAMPPRCH_0 6316,509036
#define RTC_TAFCR_TAMPPRCH_1 6317,509105
#define RTC_TAFCR_TAMPFLT 6318,509174
#define RTC_TAFCR_TAMPFLT_0 6319,509243
#define RTC_TAFCR_TAMPFLT_1 6320,509312
#define RTC_TAFCR_TAMPFREQ 6321,509381
#define RTC_TAFCR_TAMPFREQ_0 6322,509450
#define RTC_TAFCR_TAMPFREQ_1 6323,509519
#define RTC_TAFCR_TAMPFREQ_2 6324,509588
#define RTC_TAFCR_TAMPTS 6325,509657
#define RTC_TAFCR_TAMP3TRG 6326,509726
#define RTC_TAFCR_TAMP3E 6327,509795
#define RTC_TAFCR_TAMP2TRG 6328,509864
#define RTC_TAFCR_TAMP2E 6329,509933
#define RTC_TAFCR_TAMPIE 6330,510002
#define RTC_TAFCR_TAMP1TRG 6331,510071
#define RTC_TAFCR_TAMP1E 6332,510140
#define RTC_ALRMASSR_MASKSS 6335,510293
#define RTC_ALRMASSR_MASKSS_0 6336,510362
#define RTC_ALRMASSR_MASKSS_1 6337,510431
#define RTC_ALRMASSR_MASKSS_2 6338,510500
#define RTC_ALRMASSR_MASKSS_3 6339,510569
#define RTC_ALRMASSR_SS 6340,510638
#define RTC_ALRMBSSR_MASKSS 6343,510791
#define RTC_ALRMBSSR_MASKSS_0 6344,510860
#define RTC_ALRMBSSR_MASKSS_1 6345,510929
#define RTC_ALRMBSSR_MASKSS_2 6346,510998
#define RTC_ALRMBSSR_MASKSS_3 6347,511067
#define RTC_ALRMBSSR_SS 6348,511136
#define RTC_BKP0R 6351,511289
#define RTC_BKP1R 6354,511442
#define RTC_BKP2R 6357,511595
#define RTC_BKP3R 6360,511748
#define RTC_BKP4R 6363,511901
#define RTC_BKP5R 6366,512054
#define RTC_BKP6R 6369,512207
#define RTC_BKP7R 6372,512360
#define RTC_BKP8R 6375,512513
#define RTC_BKP9R 6378,512666
#define RTC_BKP10R 6381,512819
#define RTC_BKP11R 6384,512972
#define RTC_BKP12R 6387,513125
#define RTC_BKP13R 6390,513278
#define RTC_BKP14R 6393,513431
#define RTC_BKP15R 6396,513584
#define RTC_BKP_NUMBER 6399,513737
#define  SPI_CR1_CPHA 6407,514280
#define  SPI_CR1_CPOL 6408,514376
#define  SPI_CR1_MSTR 6409,514475
#define  SPI_CR1_BR 6410,514576
#define  SPI_CR1_BR_0 6411,514693
#define  SPI_CR1_BR_1 6412,514783
#define  SPI_CR1_BR_2 6413,514873
#define  SPI_CR1_SPE 6414,514963
#define  SPI_CR1_LSBFIRST 6415,515058
#define  SPI_CR1_SSI 6416,515155
#define  SPI_CR1_SSM 6417,515261
#define  SPI_CR1_RXONLY 6418,515371
#define  SPI_CR1_CRCL 6419,515468
#define  SPI_CR1_CRCNEXT 6420,515563
#define  SPI_CR1_CRCEN 6421,515665
#define  SPI_CR1_BIDIOE 6422,515781
#define  SPI_CR1_BIDIMODE 6423,515901
#define  SPI_CR2_RXDMAEN 6426,516100
#define  SPI_CR2_TXDMAEN 6427,516205
#define  SPI_CR2_SSOE 6428,516310
#define  SPI_CR2_NSSP 6429,516411
#define  SPI_CR2_FRF 6430,516523
#define  SPI_CR2_ERRIE 6431,516627
#define  SPI_CR2_RXNEIE 6432,516734
#define  SPI_CR2_TXEIE 6433,516855
#define  SPI_CR2_DS 6434,516972
#define  SPI_CR2_DS_0 6435,517074
#define  SPI_CR2_DS_1 6436,517164
#define  SPI_CR2_DS_2 6437,517254
#define  SPI_CR2_DS_3 6438,517344
#define  SPI_CR2_FRXTH 6439,517434
#define  SPI_CR2_LDMARX 6440,517543
#define  SPI_CR2_LDMATX 6441,517659
#define  SPI_SR_RXNE 6444,517862
#define  SPI_SR_TXE 6445,517971
#define  SPI_SR_CHSIDE 6446,518077
#define  SPI_SR_UDR 6447,518174
#define  SPI_SR_CRCERR 6448,518272
#define  SPI_SR_MODF 6449,518371
#define  SPI_SR_OVR 6450,518466
#define  SPI_SR_BSY 6451,518563
#define  SPI_SR_FRE 6452,518657
#define  SPI_SR_FRLVL 6453,518763
#define  SPI_SR_FRLVL_0 6454,518868
#define  SPI_SR_FRLVL_1 6455,518958
#define  SPI_SR_FTLVL 6456,519048
#define  SPI_SR_FTLVL_0 6457,519156
#define  SPI_SR_FTLVL_1 6458,519246
#define  SPI_DR_DR 6461,519420
#define  SPI_CRCPR_CRCPOLY 6464,519602
#define  SPI_RXCRCR_RXCRC 6467,519794
#define  SPI_TXCRCR_TXCRC 6470,519978
#define  SPI_I2SCFGR_CHLEN 6473,520162
#define  SPI_I2SCFGR_DATLEN 6474,520295
#define  SPI_I2SCFGR_DATLEN_0 6475,520427
#define  SPI_I2SCFGR_DATLEN_1 6476,520516
#define  SPI_I2SCFGR_CKPOL 6477,520605
#define  SPI_I2SCFGR_I2SSTD 6478,520716
#define  SPI_I2SCFGR_I2SSTD_0 6479,520841
#define  SPI_I2SCFGR_I2SSTD_1 6480,520930
#define  SPI_I2SCFGR_PCMSYNC 6481,521019
#define  SPI_I2SCFGR_I2SCFG 6482,521128
#define  SPI_I2SCFGR_I2SCFG_0 6483,521253
#define  SPI_I2SCFGR_I2SCFG_1 6484,521342
#define  SPI_I2SCFGR_I2SE 6485,521431
#define  SPI_I2SCFGR_I2SMOD 6486,521525
#define  SPI_I2SPR_I2SDIV 6489,521711
#define  SPI_I2SPR_ODD 6490,521815
#define  SPI_I2SPR_MCKOE 6491,521927
#define SYSCFG_CFGR1_MEM_MODE 6499,522530
#define SYSCFG_CFGR1_MEM_MODE_0 6500,522633
#define SYSCFG_CFGR1_MEM_MODE_1 6501,522715
#define SYSCFG_CFGR1_MEM_MODE_2 6502,522797
#define SYSCFG_CFGR1_USB_IT_RMP 6503,522879
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 6504,522975
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 6505,523074
#define SYSCFG_CFGR1_DMA_RMP 6506,523170
#define SYSCFG_CFGR1_ADC24_DMA_RMP 6507,523261
#define SYSCFG_CFGR1_TIM16_DMA_RMP 6508,523361
#define SYSCFG_CFGR1_TIM17_DMA_RMP 6509,523456
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 6510,523551
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 6511,523656
#define SYSCFG_CFGR1_I2C_PB6_FMP 6512,523761
#define SYSCFG_CFGR1_I2C_PB7_FMP 6513,523860
#define SYSCFG_CFGR1_I2C_PB8_FMP 6514,523959
#define SYSCFG_CFGR1_I2C_PB9_FMP 6515,524058
#define SYSCFG_CFGR1_I2C1_FMP 6516,524157
#define SYSCFG_CFGR1_I2C2_FMP 6517,524253
#define SYSCFG_CFGR1_ENCODER_MODE 6518,524349
#define SYSCFG_CFGR1_ENCODER_MODE_0 6519,524438
#define SYSCFG_CFGR1_ENCODER_MODE_1 6520,524529
#define SYSCFG_CFGR1_I2C3_FMP 6521,524620
#define SYSCFG_CFGR1_FPU_IE 6522,524716
#define SYSCFG_CFGR1_FPU_IE_0 6523,524829
#define SYSCFG_CFGR1_FPU_IE_1 6524,524944
#define SYSCFG_CFGR1_FPU_IE_2 6525,525059
#define SYSCFG_CFGR1_FPU_IE_3 6526,525174
#define SYSCFG_CFGR1_FPU_IE_4 6527,525289
#define SYSCFG_CFGR1_FPU_IE_5 6528,525404
#define SYSCFG_RCR_PAGE0 6531,525603
#define SYSCFG_RCR_PAGE1 6532,525704
#define SYSCFG_RCR_PAGE2 6533,525805
#define SYSCFG_RCR_PAGE3 6534,525906
#define SYSCFG_RCR_PAGE4 6535,526007
#define SYSCFG_RCR_PAGE5 6536,526108
#define SYSCFG_RCR_PAGE6 6537,526209
#define SYSCFG_RCR_PAGE7 6538,526310
#define SYSCFG_RCR_PAGE8 6539,526411
#define SYSCFG_RCR_PAGE9 6540,526512
#define SYSCFG_RCR_PAGE10 6541,526613
#define SYSCFG_RCR_PAGE11 6542,526715
#define SYSCFG_RCR_PAGE12 6543,526817
#define SYSCFG_RCR_PAGE13 6544,526919
#define SYSCFG_RCR_PAGE14 6545,527021
#define SYSCFG_RCR_PAGE15 6546,527123
#define SYSCFG_EXTICR1_EXTI0 6549,527309
#define SYSCFG_EXTICR1_EXTI1 6550,527402
#define SYSCFG_EXTICR1_EXTI2 6551,527495
#define SYSCFG_EXTICR1_EXTI3 6552,527588
#define SYSCFG_EXTICR1_EXTI0_PA 6557,527729
#define SYSCFG_EXTICR1_EXTI0_PB 6558,527811
#define SYSCFG_EXTICR1_EXTI0_PC 6559,527893
#define SYSCFG_EXTICR1_EXTI0_PD 6560,527975
#define SYSCFG_EXTICR1_EXTI0_PE 6561,528057
#define SYSCFG_EXTICR1_EXTI0_PF 6562,528139
#define SYSCFG_EXTICR1_EXTI0_PG 6563,528221
#define SYSCFG_EXTICR1_EXTI0_PH 6564,528303
#define SYSCFG_EXTICR1_EXTI1_PA 6569,528433
#define SYSCFG_EXTICR1_EXTI1_PB 6570,528515
#define SYSCFG_EXTICR1_EXTI1_PC 6571,528597
#define SYSCFG_EXTICR1_EXTI1_PD 6572,528679
#define SYSCFG_EXTICR1_EXTI1_PE 6573,528761
#define SYSCFG_EXTICR1_EXTI1_PF 6574,528843
#define SYSCFG_EXTICR1_EXTI1_PG 6575,528925
#define SYSCFG_EXTICR1_EXTI1_PH 6576,529007
#define SYSCFG_EXTICR1_EXTI2_PA 6581,529137
#define SYSCFG_EXTICR1_EXTI2_PB 6582,529219
#define SYSCFG_EXTICR1_EXTI2_PC 6583,529301
#define SYSCFG_EXTICR1_EXTI2_PD 6584,529383
#define SYSCFG_EXTICR1_EXTI2_PE 6585,529465
#define SYSCFG_EXTICR1_EXTI2_PF 6586,529547
#define SYSCFG_EXTICR1_EXTI2_PG 6587,529629
#define SYSCFG_EXTICR1_EXTI3_PA 6592,529759
#define SYSCFG_EXTICR1_EXTI3_PB 6593,529841
#define SYSCFG_EXTICR1_EXTI3_PC 6594,529923
#define SYSCFG_EXTICR1_EXTI3_PD 6595,530005
#define SYSCFG_EXTICR1_EXTI3_PE 6596,530087
#define SYSCFG_EXTICR1_EXTI3_PF 6597,530169
#define SYSCFG_EXTICR1_EXTI3_PG 6598,530251
#define SYSCFG_EXTICR2_EXTI4 6601,530417
#define SYSCFG_EXTICR2_EXTI5 6602,530510
#define SYSCFG_EXTICR2_EXTI6 6603,530603
#define SYSCFG_EXTICR2_EXTI7 6604,530696
#define SYSCFG_EXTICR2_EXTI4_PA 6609,530837
#define SYSCFG_EXTICR2_EXTI4_PB 6610,530919
#define SYSCFG_EXTICR2_EXTI4_PC 6611,531001
#define SYSCFG_EXTICR2_EXTI4_PD 6612,531083
#define SYSCFG_EXTICR2_EXTI4_PE 6613,531165
#define SYSCFG_EXTICR2_EXTI4_PF 6614,531247
#define SYSCFG_EXTICR2_EXTI4_PG 6615,531329
#define SYSCFG_EXTICR2_EXTI4_PH 6616,531411
#define SYSCFG_EXTICR2_EXTI5_PA 6621,531541
#define SYSCFG_EXTICR2_EXTI5_PB 6622,531623
#define SYSCFG_EXTICR2_EXTI5_PC 6623,531705
#define SYSCFG_EXTICR2_EXTI5_PD 6624,531787
#define SYSCFG_EXTICR2_EXTI5_PE 6625,531869
#define SYSCFG_EXTICR2_EXTI5_PF 6626,531951
#define SYSCFG_EXTICR2_EXTI5_PG 6627,532033
#define SYSCFG_EXTICR2_EXTI6_PA 6632,532163
#define SYSCFG_EXTICR2_EXTI6_PB 6633,532245
#define SYSCFG_EXTICR2_EXTI6_PC 6634,532327
#define SYSCFG_EXTICR2_EXTI6_PD 6635,532409
#define SYSCFG_EXTICR2_EXTI6_PE 6636,532491
#define SYSCFG_EXTICR2_EXTI6_PF 6637,532573
#define SYSCFG_EXTICR2_EXTI6_PG 6638,532655
#define SYSCFG_EXTICR2_EXTI7_PA 6643,532785
#define SYSCFG_EXTICR2_EXTI7_PB 6644,532867
#define SYSCFG_EXTICR2_EXTI7_PC 6645,532949
#define SYSCFG_EXTICR2_EXTI7_PD 6646,533031
#define SYSCFG_EXTICR2_EXTI7_PE 6647,533113
#define SYSCFG_EXTICR2_EXTI7_PF 6648,533195
#define SYSCFG_EXTICR2_EXTI7_PG 6649,533277
#define SYSCFG_EXTICR3_EXTI8 6652,533443
#define SYSCFG_EXTICR3_EXTI9 6653,533536
#define SYSCFG_EXTICR3_EXTI10 6654,533629
#define SYSCFG_EXTICR3_EXTI11 6655,533723
#define SYSCFG_EXTICR3_EXTI8_PA 6660,533865
#define SYSCFG_EXTICR3_EXTI8_PB 6661,533947
#define SYSCFG_EXTICR3_EXTI8_PC 6662,534029
#define SYSCFG_EXTICR3_EXTI8_PD 6663,534111
#define SYSCFG_EXTICR3_EXTI8_PE 6664,534193
#define SYSCFG_EXTICR3_EXTI8_PF 6665,534275
#define SYSCFG_EXTICR3_EXTI8_PG 6666,534357
#define SYSCFG_EXTICR3_EXTI9_PA 6671,534487
#define SYSCFG_EXTICR3_EXTI9_PB 6672,534569
#define SYSCFG_EXTICR3_EXTI9_PC 6673,534651
#define SYSCFG_EXTICR3_EXTI9_PD 6674,534733
#define SYSCFG_EXTICR3_EXTI9_PE 6675,534815
#define SYSCFG_EXTICR3_EXTI9_PF 6676,534897
#define SYSCFG_EXTICR3_EXTI9_PG 6677,534979
#define SYSCFG_EXTICR3_EXTI10_PA 6682,535110
#define SYSCFG_EXTICR3_EXTI10_PB 6683,535193
#define SYSCFG_EXTICR3_EXTI10_PC 6684,535276
#define SYSCFG_EXTICR3_EXTI10_PD 6685,535359
#define SYSCFG_EXTICR3_EXTI10_PE 6686,535442
#define SYSCFG_EXTICR3_EXTI10_PF 6687,535525
#define SYSCFG_EXTICR3_EXTI10_PG 6688,535608
#define SYSCFG_EXTICR3_EXTI11_PA 6693,535740
#define SYSCFG_EXTICR3_EXTI11_PB 6694,535823
#define SYSCFG_EXTICR3_EXTI11_PC 6695,535906
#define SYSCFG_EXTICR3_EXTI11_PD 6696,535989
#define SYSCFG_EXTICR3_EXTI11_PE 6697,536072
#define SYSCFG_EXTICR3_EXTI11_PF 6698,536155
#define SYSCFG_EXTICR3_EXTI11_PG 6699,536238
#define SYSCFG_EXTICR4_EXTI12 6702,536407
#define SYSCFG_EXTICR4_EXTI13 6703,536501
#define SYSCFG_EXTICR4_EXTI14 6704,536595
#define SYSCFG_EXTICR4_EXTI15 6705,536689
#define SYSCFG_EXTICR4_EXTI12_PA 6710,536832
#define SYSCFG_EXTICR4_EXTI12_PB 6711,536915
#define SYSCFG_EXTICR4_EXTI12_PC 6712,536998
#define SYSCFG_EXTICR4_EXTI12_PD 6713,537081
#define SYSCFG_EXTICR4_EXTI12_PE 6714,537164
#define SYSCFG_EXTICR4_EXTI12_PF 6715,537247
#define SYSCFG_EXTICR4_EXTI12_PG 6716,537330
#define SYSCFG_EXTICR4_EXTI13_PA 6721,537462
#define SYSCFG_EXTICR4_EXTI13_PB 6722,537545
#define SYSCFG_EXTICR4_EXTI13_PC 6723,537628
#define SYSCFG_EXTICR4_EXTI13_PD 6724,537711
#define SYSCFG_EXTICR4_EXTI13_PE 6725,537794
#define SYSCFG_EXTICR4_EXTI13_PF 6726,537877
#define SYSCFG_EXTICR4_EXTI13_PG 6727,537960
#define SYSCFG_EXTICR4_EXTI14_PA 6732,538092
#define SYSCFG_EXTICR4_EXTI14_PB 6733,538175
#define SYSCFG_EXTICR4_EXTI14_PC 6734,538258
#define SYSCFG_EXTICR4_EXTI14_PD 6735,538341
#define SYSCFG_EXTICR4_EXTI14_PE 6736,538424
#define SYSCFG_EXTICR4_EXTI14_PF 6737,538507
#define SYSCFG_EXTICR4_EXTI14_PG 6738,538590
#define SYSCFG_EXTICR4_EXTI15_PA 6743,538722
#define SYSCFG_EXTICR4_EXTI15_PB 6744,538805
#define SYSCFG_EXTICR4_EXTI15_PC 6745,538888
#define SYSCFG_EXTICR4_EXTI15_PD 6746,538971
#define SYSCFG_EXTICR4_EXTI15_PE 6747,539054
#define SYSCFG_EXTICR4_EXTI15_PF 6748,539137
#define SYSCFG_EXTICR4_EXTI15_PG 6749,539220
#define SYSCFG_CFGR2_LOCKUP_LOCK 6752,539386
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 6753,539550
#define SYSCFG_CFGR2_PVD_LOCK 6754,539701
#define SYSCFG_CFGR2_BYP_ADDR_PAR 6755,539896
#define SYSCFG_CFGR2_SRAM_PE 6756,540017
#define SYSCFG_CFGR4_ADC12_EXT2_RMP 6758,540201
#define SYSCFG_CFGR4_ADC12_EXT3_RMP 6759,540313
#define SYSCFG_CFGR4_ADC12_EXT5_RMP 6760,540425
#define SYSCFG_CFGR4_ADC12_EXT13_RMP 6761,540537
#define SYSCFG_CFGR4_ADC12_EXT15_RMP 6762,540650
#define SYSCFG_CFGR4_ADC12_JEXT3_RMP 6763,540763
#define SYSCFG_CFGR4_ADC12_JEXT6_RMP 6764,540877
#define SYSCFG_CFGR4_ADC12_JEXT13_RMP 6765,540991
#define SYSCFG_CFGR4_ADC34_EXT5_RMP 6766,541106
#define SYSCFG_CFGR4_ADC34_EXT6_RMP 6767,541218
#define SYSCFG_CFGR4_ADC34_EXT15_RMP 6768,541330
#define SYSCFG_CFGR4_ADC34_JEXT5_RMP 6769,541443
#define SYSCFG_CFGR4_ADC34_JEXT11_RMP 6770,541557
#define SYSCFG_CFGR4_ADC34_JEXT14_RMP 6771,541672
#define  TIM_CR1_CEN 6779,542281
#define  TIM_CR1_UDIS 6780,542383
#define  TIM_CR1_URS 6781,542485
#define  TIM_CR1_OPM 6782,542594
#define  TIM_CR1_DIR 6783,542696
#define  TIM_CR1_CMS 6785,542795
#define  TIM_CR1_CMS_0 6786,542928
#define  TIM_CR1_CMS_1 6787,543021
#define  TIM_CR1_ARPE 6789,543116
#define  TIM_CR1_CKD 6791,543232
#define  TIM_CR1_CKD_0 6792,543350
#define  TIM_CR1_CKD_1 6793,543443
#define  TIM_CR1_UIFREMAP 6795,543538
#define  TIM_CR2_CCPC 6798,543737
#define  TIM_CR2_CCUS 6799,543858
#define  TIM_CR2_CCDS 6800,543986
#define  TIM_CR2_MMS 6802,544105
#define  TIM_CR2_MMS_0 6803,544230
#define  TIM_CR2_MMS_1 6804,544323
#define  TIM_CR2_MMS_2 6805,544416
#define  TIM_CR2_TI1S 6807,544511
#define  TIM_CR2_OIS1 6808,544612
#define  TIM_CR2_OIS1N 6809,544732
#define  TIM_CR2_OIS2 6810,544853
#define  TIM_CR2_OIS2N 6811,544973
#define  TIM_CR2_OIS3 6812,545094
#define  TIM_CR2_OIS3N 6813,545214
#define  TIM_CR2_OIS4 6814,545335
#define  TIM_CR2_OIS5 6815,545455
#define  TIM_CR2_OIS6 6816,545575
#define  TIM_CR2_MMS2 6818,545697
#define  TIM_CR2_MMS2_0 6819,545822
#define  TIM_CR2_MMS2_1 6820,545915
#define  TIM_CR2_MMS2_2 6821,546008
#define  TIM_CR2_MMS2_3 6822,546101
#define  TIM_SMCR_SMS 6825,546278
#define  TIM_SMCR_SMS_0 6826,546402
#define  TIM_SMCR_SMS_1 6827,546495
#define  TIM_SMCR_SMS_2 6828,546588
#define  TIM_SMCR_SMS_3 6829,546681
#define  TIM_SMCR_OCCS 6831,546776
#define  TIM_SMCR_TS 6833,546888
#define  TIM_SMCR_TS_0 6834,547008
#define  TIM_SMCR_TS_1 6835,547101
#define  TIM_SMCR_TS_2 6836,547194
#define  TIM_SMCR_MSM 6838,547289
#define  TIM_SMCR_ETF 6840,547396
#define  TIM_SMCR_ETF_0 6841,547523
#define  TIM_SMCR_ETF_1 6842,547616
#define  TIM_SMCR_ETF_2 6843,547709
#define  TIM_SMCR_ETF_3 6844,547802
#define  TIM_SMCR_ETPS 6846,547897
#define  TIM_SMCR_ETPS_0 6847,548028
#define  TIM_SMCR_ETPS_1 6848,548121
#define  TIM_SMCR_ECE 6850,548216
#define  TIM_SMCR_ETP 6851,548325
#define  TIM_DIER_UIE 6854,548522
#define  TIM_DIER_CC1IE 6855,548633
#define  TIM_DIER_CC2IE 6856,548755
#define  TIM_DIER_CC3IE 6857,548877
#define  TIM_DIER_CC4IE 6858,548999
#define  TIM_DIER_COMIE 6859,549121
#define  TIM_DIER_TIE 6860,549229
#define  TIM_DIER_BIE 6861,549341
#define  TIM_DIER_UDE 6862,549451
#define  TIM_DIER_CC1DE 6863,549564
#define  TIM_DIER_CC2DE 6864,549688
#define  TIM_DIER_CC3DE 6865,549812
#define  TIM_DIER_CC4DE 6866,549936
#define  TIM_DIER_COMDE 6867,550060
#define  TIM_DIER_TDE 6868,550170
#define  TIM_SR_UIF 6871,550368
#define  TIM_SR_CC1IF 6872,550477
#define  TIM_SR_CC2IF 6873,550597
#define  TIM_SR_CC3IF 6874,550717
#define  TIM_SR_CC4IF 6875,550837
#define  TIM_SR_COMIF 6876,550957
#define  TIM_SR_TIF 6877,551063
#define  TIM_SR_BIF 6878,551173
#define  TIM_SR_B2IF 6879,551281
#define  TIM_SR_CC1OF 6880,551390
#define  TIM_SR_CC2OF 6881,551512
#define  TIM_SR_CC3OF 6882,551634
#define  TIM_SR_CC4OF 6883,551756
#define  TIM_SR_CC5IF 6884,551878
#define  TIM_SR_CC6IF 6885,551998
#define  TIM_EGR_UG 6888,552202
#define  TIM_EGR_CC1G 6889,552310
#define  TIM_EGR_CC2G 6890,552429
#define  TIM_EGR_CC3G 6891,552548
#define  TIM_EGR_CC4G 6892,552667
#define  TIM_EGR_COMG 6893,552786
#define  TIM_EGR_TG 6894,552918
#define  TIM_EGR_BG 6895,553027
#define  TIM_EGR_B2G 6896,553134
#define  TIM_CCMR1_CC1S 6899,553325
#define  TIM_CCMR1_CC1S_0 6900,553457
#define  TIM_CCMR1_CC1S_1 6901,553550
#define  TIM_CCMR1_OC1FE 6903,553645
#define  TIM_CCMR1_OC1PE 6904,553761
#define  TIM_CCMR1_OC1M 6906,553882
#define  TIM_CCMR1_OC1M_0 6907,554008
#define  TIM_CCMR1_OC1M_1 6908,554101
#define  TIM_CCMR1_OC1M_2 6909,554194
#define  TIM_CCMR1_OC1M_3 6910,554287
#define  TIM_CCMR1_OC1CE 6912,554382
#define  TIM_CCMR1_CC2S 6914,554500
#define  TIM_CCMR1_CC2S_0 6915,554632
#define  TIM_CCMR1_CC2S_1 6916,554725
#define  TIM_CCMR1_OC2FE 6918,554820
#define  TIM_CCMR1_OC2PE 6919,554936
#define  TIM_CCMR1_OC2M 6921,555057
#define  TIM_CCMR1_OC2M_0 6922,555183
#define  TIM_CCMR1_OC2M_1 6923,555276
#define  TIM_CCMR1_OC2M_2 6924,555369
#define  TIM_CCMR1_OC2M_3 6925,555462
#define  TIM_CCMR1_OC2CE 6927,555557
#define  TIM_CCMR1_IC1PSC 6931,555760
#define  TIM_CCMR1_IC1PSC_0 6932,555892
#define  TIM_CCMR1_IC1PSC_1 6933,555985
#define  TIM_CCMR1_IC1F 6935,556080
#define  TIM_CCMR1_IC1F_0 6936,556207
#define  TIM_CCMR1_IC1F_1 6937,556300
#define  TIM_CCMR1_IC1F_2 6938,556393
#define  TIM_CCMR1_IC1F_3 6939,556486
#define  TIM_CCMR1_IC2PSC 6941,556581
#define  TIM_CCMR1_IC2PSC_0 6942,556713
#define  TIM_CCMR1_IC2PSC_1 6943,556806
#define  TIM_CCMR1_IC2F 6945,556901
#define  TIM_CCMR1_IC2F_0 6946,557028
#define  TIM_CCMR1_IC2F_1 6947,557121
#define  TIM_CCMR1_IC2F_2 6948,557214
#define  TIM_CCMR1_IC2F_3 6949,557307
#define  TIM_CCMR2_CC3S 6952,557484
#define  TIM_CCMR2_CC3S_0 6953,557616
#define  TIM_CCMR2_CC3S_1 6954,557709
#define  TIM_CCMR2_OC3FE 6956,557804
#define  TIM_CCMR2_OC3PE 6957,557920
#define  TIM_CCMR2_OC3M 6959,558041
#define  TIM_CCMR2_OC3M_0 6960,558167
#define  TIM_CCMR2_OC3M_1 6961,558260
#define  TIM_CCMR2_OC3M_2 6962,558353
#define  TIM_CCMR2_OC3M_3 6963,558446
#define  TIM_CCMR2_OC3CE 6965,558541
#define  TIM_CCMR2_CC4S 6967,558660
#define  TIM_CCMR2_CC4S_0 6968,558792
#define  TIM_CCMR2_CC4S_1 6969,558885
#define  TIM_CCMR2_OC4FE 6971,558980
#define  TIM_CCMR2_OC4PE 6972,559096
#define  TIM_CCMR2_OC4M 6974,559217
#define  TIM_CCMR2_OC4M_0 6975,559343
#define  TIM_CCMR2_OC4M_1 6976,559436
#define  TIM_CCMR2_OC4M_2 6977,559529
#define  TIM_CCMR2_OC4M_3 6978,559622
#define  TIM_CCMR2_OC4CE 6980,559717
#define  TIM_CCMR2_IC3PSC 6984,559920
#define  TIM_CCMR2_IC3PSC_0 6985,560056
#define  TIM_CCMR2_IC3PSC_1 6986,560153
#define  TIM_CCMR2_IC3F 6988,560252
#define  TIM_CCMR2_IC3F_0 6989,560383
#define  TIM_CCMR2_IC3F_1 6990,560480
#define  TIM_CCMR2_IC3F_2 6991,560577
#define  TIM_CCMR2_IC3F_3 6992,560674
#define  TIM_CCMR2_IC4PSC 6994,560773
#define  TIM_CCMR2_IC4PSC_0 6995,560909
#define  TIM_CCMR2_IC4PSC_1 6996,561006
#define  TIM_CCMR2_IC4F 6998,561105
#define  TIM_CCMR2_IC4F_0 6999,561236
#define  TIM_CCMR2_IC4F_1 7000,561333
#define  TIM_CCMR2_IC4F_2 7001,561430
#define  TIM_CCMR2_IC4F_3 7002,561527
#define  TIM_CCER_CC1E 7005,561708
#define  TIM_CCER_CC1P 7006,561827
#define  TIM_CCER_CC1NE 7007,561948
#define  TIM_CCER_CC1NP 7008,562081
#define  TIM_CCER_CC2E 7009,562216
#define  TIM_CCER_CC2P 7010,562335
#define  TIM_CCER_CC2NE 7011,562456
#define  TIM_CCER_CC2NP 7012,562589
#define  TIM_CCER_CC3E 7013,562724
#define  TIM_CCER_CC3P 7014,562843
#define  TIM_CCER_CC3NE 7015,562964
#define  TIM_CCER_CC3NP 7016,563097
#define  TIM_CCER_CC4E 7017,563232
#define  TIM_CCER_CC4P 7018,563351
#define  TIM_CCER_CC4NP 7019,563472
#define  TIM_CCER_CC5E 7020,563607
#define  TIM_CCER_CC5P 7021,563726
#define  TIM_CCER_CC6E 7022,563847
#define  TIM_CCER_CC6P 7023,563966
#define  TIM_CNT_CNT 7026,564171
#define  TIM_CNT_UIFCPY 7027,564272
#define  TIM_PSC_PSC 7030,564470
#define  TIM_ARR_ARR 7033,564657
#define  TIM_RCR_REP 7036,564853
#define  TIM_CCR1_CCR1 7039,565049
#define  TIM_CCR2_CCR2 7042,565244
#define  TIM_CCR3_CCR3 7045,565439
#define  TIM_CCR4_CCR4 7048,565634
#define  TIM_CCR5_CCR5 7051,565829
#define  TIM_CCR5_GC5C1 7052,565936
#define  TIM_CCR5_GC5C2 7053,566049
#define  TIM_CCR5_GC5C3 7054,566162
#define  TIM_CCR6_CCR6 7057,566359
#define  TIM_BDTR_DTG 7060,566554
#define  TIM_BDTR_DTG_0 7061,566684
#define  TIM_BDTR_DTG_1 7062,566777
#define  TIM_BDTR_DTG_2 7063,566870
#define  TIM_BDTR_DTG_3 7064,566963
#define  TIM_BDTR_DTG_4 7065,567056
#define  TIM_BDTR_DTG_5 7066,567149
#define  TIM_BDTR_DTG_6 7067,567242
#define  TIM_BDTR_DTG_7 7068,567335
#define  TIM_BDTR_LOCK 7070,567430
#define  TIM_BDTR_LOCK_0 7071,567553
#define  TIM_BDTR_LOCK_1 7072,567646
#define  TIM_BDTR_OSSI 7074,567741
#define  TIM_BDTR_OSSR 7075,567862
#define  TIM_BDTR_BKE 7076,567982
#define  TIM_BDTR_BKP 7077,568093
#define  TIM_BDTR_AOE 7078,568206
#define  TIM_BDTR_MOE 7079,568317
#define  TIM_BDTR_BKF 7081,568425
#define  TIM_BDTR_BK2F 7082,568536
#define  TIM_BDTR_BK2E 7084,568649
#define  TIM_BDTR_BK2P 7085,568760
#define  TIM_DCR_DBA 7088,568957
#define  TIM_DCR_DBA_0 7089,569077
#define  TIM_DCR_DBA_1 7090,569170
#define  TIM_DCR_DBA_2 7091,569263
#define  TIM_DCR_DBA_3 7092,569356
#define  TIM_DCR_DBA_4 7093,569449
#define  TIM_DCR_DBL 7095,569544
#define  TIM_DCR_DBL_0 7096,569664
#define  TIM_DCR_DBL_1 7097,569757
#define  TIM_DCR_DBL_2 7098,569850
#define  TIM_DCR_DBL_3 7099,569943
#define  TIM_DCR_DBL_4 7100,570036
#define  TIM_DMAR_DMAB 7103,570213
#define TIM16_OR_TI1_RMP 7106,570418
#define TIM16_OR_TI1_RMP_0 7107,570545
#define TIM16_OR_TI1_RMP_1 7108,570638
#define TIM1_OR_ETR_RMP 7111,570816
#define TIM1_OR_ETR_RMP_0 7112,570938
#define TIM1_OR_ETR_RMP_1 7113,571031
#define TIM1_OR_ETR_RMP_2 7114,571124
#define TIM1_OR_ETR_RMP_3 7115,571217
#define TIM8_OR_ETR_RMP 7118,571395
#define TIM8_OR_ETR_RMP_0 7119,571517
#define TIM8_OR_ETR_RMP_1 7120,571610
#define TIM8_OR_ETR_RMP_2 7121,571703
#define TIM8_OR_ETR_RMP_3 7122,571796
#define TIM20_OR_ETR_RMP 7125,571973
#define TIM20_OR_ETR_RMP_0 7126,572096
#define TIM20_OR_ETR_RMP_1 7127,572189
#define TIM20_OR_ETR_RMP_2 7128,572282
#define TIM20_OR_ETR_RMP_3 7129,572375
#define  TIM_CCMR3_OC5FE 7132,572552
#define  TIM_CCMR3_OC5PE 7133,572668
#define  TIM_CCMR3_OC5M 7135,572789
#define  TIM_CCMR3_OC5M_0 7136,572915
#define  TIM_CCMR3_OC5M_1 7137,573008
#define  TIM_CCMR3_OC5M_2 7138,573101
#define  TIM_CCMR3_OC5M_3 7139,573194
#define  TIM_CCMR3_OC5CE 7141,573289
#define  TIM_CCMR3_OC6FE 7143,573408
#define  TIM_CCMR3_OC6PE 7144,573524
#define  TIM_CCMR3_OC6M 7146,573645
#define  TIM_CCMR3_OC6M_0 7147,573771
#define  TIM_CCMR3_OC6M_1 7148,573864
#define  TIM_CCMR3_OC6M_2 7149,573957
#define  TIM_CCMR3_OC6M_3 7150,574050
#define  TIM_CCMR3_OC6CE 7152,574145
#define  TSC_CR_TSCE 7160,574756
#define  TSC_CR_START 7161,574875
#define  TSC_CR_AM 7162,574980
#define  TSC_CR_SYNCPOL 7163,575084
#define  TSC_CR_IODEF 7164,575200
#define  TSC_CR_MCV 7166,575305
#define  TSC_CR_MCV_0 7167,575424
#define  TSC_CR_MCV_1 7168,575517
#define  TSC_CR_MCV_2 7169,575610
#define  TSC_CR_PGPSC 7171,575705
#define  TSC_CR_PGPSC_0 7172,575836
#define  TSC_CR_PGPSC_1 7173,575929
#define  TSC_CR_PGPSC_2 7174,576022
#define  TSC_CR_SSPSC 7176,576117
#define  TSC_CR_SSE 7177,576230
#define  TSC_CR_SSD 7179,576342
#define  TSC_CR_SSD_0 7180,576471
#define  TSC_CR_SSD_1 7181,576564
#define  TSC_CR_SSD_2 7182,576657
#define  TSC_CR_SSD_3 7183,576750
#define  TSC_CR_SSD_4 7184,576843
#define  TSC_CR_SSD_5 7185,576936
#define  TSC_CR_SSD_6 7186,577029
#define  TSC_CR_CTPL 7188,577124
#define  TSC_CR_CTPL_0 7189,577254
#define  TSC_CR_CTPL_1 7190,577347
#define  TSC_CR_CTPL_2 7191,577440
#define  TSC_CR_CTPL_3 7192,577533
#define  TSC_CR_CTPH 7194,577628
#define  TSC_CR_CTPH_0 7195,577759
#define  TSC_CR_CTPH_1 7196,577852
#define  TSC_CR_CTPH_2 7197,577945
#define  TSC_CR_CTPH_3 7198,578038
#define  TSC_IER_EOAIE 7201,578215
#define  TSC_IER_MCEIE 7202,578338
#define  TSC_ICR_EOAIC 7205,578542
#define  TSC_ICR_MCEIC 7206,578664
#define  TSC_ISR_EOAF 7209,578867
#define  TSC_ISR_MCEF 7210,578978
#define  TSC_IOHCR_G1_IO1 7213,579170
#define  TSC_IOHCR_G1_IO2 7214,579300
#define  TSC_IOHCR_G1_IO3 7215,579430
#define  TSC_IOHCR_G1_IO4 7216,579560
#define  TSC_IOHCR_G2_IO1 7217,579690
#define  TSC_IOHCR_G2_IO2 7218,579820
#define  TSC_IOHCR_G2_IO3 7219,579950
#define  TSC_IOHCR_G2_IO4 7220,580080
#define  TSC_IOHCR_G3_IO1 7221,580210
#define  TSC_IOHCR_G3_IO2 7222,580340
#define  TSC_IOHCR_G3_IO3 7223,580470
#define  TSC_IOHCR_G3_IO4 7224,580600
#define  TSC_IOHCR_G4_IO1 7225,580730
#define  TSC_IOHCR_G4_IO2 7226,580860
#define  TSC_IOHCR_G4_IO3 7227,580990
#define  TSC_IOHCR_G4_IO4 7228,581120
#define  TSC_IOHCR_G5_IO1 7229,581250
#define  TSC_IOHCR_G5_IO2 7230,581380
#define  TSC_IOHCR_G5_IO3 7231,581510
#define  TSC_IOHCR_G5_IO4 7232,581640
#define  TSC_IOHCR_G6_IO1 7233,581770
#define  TSC_IOHCR_G6_IO2 7234,581900
#define  TSC_IOHCR_G6_IO3 7235,582030
#define  TSC_IOHCR_G6_IO4 7236,582160
#define  TSC_IOHCR_G7_IO1 7237,582290
#define  TSC_IOHCR_G7_IO2 7238,582420
#define  TSC_IOHCR_G7_IO3 7239,582550
#define  TSC_IOHCR_G7_IO4 7240,582680
#define  TSC_IOHCR_G8_IO1 7241,582810
#define  TSC_IOHCR_G8_IO2 7242,582940
#define  TSC_IOHCR_G8_IO3 7243,583070
#define  TSC_IOHCR_G8_IO4 7244,583200
#define  TSC_IOASCR_G1_IO1 7247,583414
#define  TSC_IOASCR_G1_IO2 7248,583533
#define  TSC_IOASCR_G1_IO3 7249,583652
#define  TSC_IOASCR_G1_IO4 7250,583771
#define  TSC_IOASCR_G2_IO1 7251,583890
#define  TSC_IOASCR_G2_IO2 7252,584009
#define  TSC_IOASCR_G2_IO3 7253,584128
#define  TSC_IOASCR_G2_IO4 7254,584247
#define  TSC_IOASCR_G3_IO1 7255,584366
#define  TSC_IOASCR_G3_IO2 7256,584485
#define  TSC_IOASCR_G3_IO3 7257,584604
#define  TSC_IOASCR_G3_IO4 7258,584723
#define  TSC_IOASCR_G4_IO1 7259,584842
#define  TSC_IOASCR_G4_IO2 7260,584961
#define  TSC_IOASCR_G4_IO3 7261,585080
#define  TSC_IOASCR_G4_IO4 7262,585199
#define  TSC_IOASCR_G5_IO1 7263,585318
#define  TSC_IOASCR_G5_IO2 7264,585437
#define  TSC_IOASCR_G5_IO3 7265,585556
#define  TSC_IOASCR_G5_IO4 7266,585675
#define  TSC_IOASCR_G6_IO1 7267,585794
#define  TSC_IOASCR_G6_IO2 7268,585913
#define  TSC_IOASCR_G6_IO3 7269,586032
#define  TSC_IOASCR_G6_IO4 7270,586151
#define  TSC_IOASCR_G7_IO1 7271,586270
#define  TSC_IOASCR_G7_IO2 7272,586389
#define  TSC_IOASCR_G7_IO3 7273,586508
#define  TSC_IOASCR_G7_IO4 7274,586627
#define  TSC_IOASCR_G8_IO1 7275,586746
#define  TSC_IOASCR_G8_IO2 7276,586865
#define  TSC_IOASCR_G8_IO3 7277,586984
#define  TSC_IOASCR_G8_IO4 7278,587103
#define  TSC_IOSCR_G1_IO1 7281,587306
#define  TSC_IOSCR_G1_IO2 7282,587418
#define  TSC_IOSCR_G1_IO3 7283,587530
#define  TSC_IOSCR_G1_IO4 7284,587642
#define  TSC_IOSCR_G2_IO1 7285,587754
#define  TSC_IOSCR_G2_IO2 7286,587866
#define  TSC_IOSCR_G2_IO3 7287,587978
#define  TSC_IOSCR_G2_IO4 7288,588090
#define  TSC_IOSCR_G3_IO1 7289,588202
#define  TSC_IOSCR_G3_IO2 7290,588314
#define  TSC_IOSCR_G3_IO3 7291,588426
#define  TSC_IOSCR_G3_IO4 7292,588538
#define  TSC_IOSCR_G4_IO1 7293,588650
#define  TSC_IOSCR_G4_IO2 7294,588762
#define  TSC_IOSCR_G4_IO3 7295,588874
#define  TSC_IOSCR_G4_IO4 7296,588986
#define  TSC_IOSCR_G5_IO1 7297,589098
#define  TSC_IOSCR_G5_IO2 7298,589210
#define  TSC_IOSCR_G5_IO3 7299,589322
#define  TSC_IOSCR_G5_IO4 7300,589434
#define  TSC_IOSCR_G6_IO1 7301,589546
#define  TSC_IOSCR_G6_IO2 7302,589658
#define  TSC_IOSCR_G6_IO3 7303,589770
#define  TSC_IOSCR_G6_IO4 7304,589882
#define  TSC_IOSCR_G7_IO1 7305,589994
#define  TSC_IOSCR_G7_IO2 7306,590106
#define  TSC_IOSCR_G7_IO3 7307,590218
#define  TSC_IOSCR_G7_IO4 7308,590330
#define  TSC_IOSCR_G8_IO1 7309,590442
#define  TSC_IOSCR_G8_IO2 7310,590554
#define  TSC_IOSCR_G8_IO3 7311,590666
#define  TSC_IOSCR_G8_IO4 7312,590778
#define  TSC_IOCCR_G1_IO1 7315,590974
#define  TSC_IOCCR_G1_IO2 7316,591085
#define  TSC_IOCCR_G1_IO3 7317,591196
#define  TSC_IOCCR_G1_IO4 7318,591307
#define  TSC_IOCCR_G2_IO1 7319,591418
#define  TSC_IOCCR_G2_IO2 7320,591529
#define  TSC_IOCCR_G2_IO3 7321,591640
#define  TSC_IOCCR_G2_IO4 7322,591751
#define  TSC_IOCCR_G3_IO1 7323,591862
#define  TSC_IOCCR_G3_IO2 7324,591973
#define  TSC_IOCCR_G3_IO3 7325,592084
#define  TSC_IOCCR_G3_IO4 7326,592195
#define  TSC_IOCCR_G4_IO1 7327,592306
#define  TSC_IOCCR_G4_IO2 7328,592417
#define  TSC_IOCCR_G4_IO3 7329,592528
#define  TSC_IOCCR_G4_IO4 7330,592639
#define  TSC_IOCCR_G5_IO1 7331,592750
#define  TSC_IOCCR_G5_IO2 7332,592861
#define  TSC_IOCCR_G5_IO3 7333,592972
#define  TSC_IOCCR_G5_IO4 7334,593083
#define  TSC_IOCCR_G6_IO1 7335,593194
#define  TSC_IOCCR_G6_IO2 7336,593305
#define  TSC_IOCCR_G6_IO3 7337,593416
#define  TSC_IOCCR_G6_IO4 7338,593527
#define  TSC_IOCCR_G7_IO1 7339,593638
#define  TSC_IOCCR_G7_IO2 7340,593749
#define  TSC_IOCCR_G7_IO3 7341,593860
#define  TSC_IOCCR_G7_IO4 7342,593971
#define  TSC_IOCCR_G8_IO1 7343,594082
#define  TSC_IOCCR_G8_IO2 7344,594193
#define  TSC_IOCCR_G8_IO3 7345,594304
#define  TSC_IOCCR_G8_IO4 7346,594415
#define  TSC_IOGCSR_G1E 7349,594610
#define  TSC_IOGCSR_G2E 7350,594721
#define  TSC_IOGCSR_G3E 7351,594832
#define  TSC_IOGCSR_G4E 7352,594943
#define  TSC_IOGCSR_G5E 7353,595054
#define  TSC_IOGCSR_G6E 7354,595165
#define  TSC_IOGCSR_G7E 7355,595276
#define  TSC_IOGCSR_G8E 7356,595387
#define  TSC_IOGCSR_G1S 7357,595498
#define  TSC_IOGCSR_G2S 7358,595609
#define  TSC_IOGCSR_G3S 7359,595720
#define  TSC_IOGCSR_G4S 7360,595831
#define  TSC_IOGCSR_G5S 7361,595942
#define  TSC_IOGCSR_G6S 7362,596053
#define  TSC_IOGCSR_G7S 7363,596164
#define  TSC_IOGCSR_G8S 7364,596275
#define  TSC_IOGXCR_CNT 7367,596470
#define  USART_CR1_UE 7375,597082
#define  USART_CR1_UESM 7376,597183
#define  USART_CR1_RE 7377,597297
#define  USART_CR1_TE 7378,597401
#define  USART_CR1_IDLEIE 7379,597508
#define  USART_CR1_RXNEIE 7380,597618
#define  USART_CR1_TCIE 7381,597728
#define  USART_CR1_TXEIE 7382,597855
#define  USART_CR1_PEIE 7383,597964
#define  USART_CR1_PS 7384,598072
#define  USART_CR1_PCE 7385,598177
#define  USART_CR1_WAKE 7386,598287
#define  USART_CR1_M0 7387,598398
#define  USART_CR1_MME 7388,598504
#define  USART_CR1_CMIE 7389,598609
#define  USART_CR1_OVER8 7390,598730
#define  USART_CR1_DEDT 7391,598855
#define  USART_CR1_DEDT_0 7392,598991
#define  USART_CR1_DEDT_1 7393,599085
#define  USART_CR1_DEDT_2 7394,599179
#define  USART_CR1_DEDT_3 7395,599273
#define  USART_CR1_DEDT_4 7396,599367
#define  USART_CR1_DEAT 7397,599461
#define  USART_CR1_DEAT_0 7398,599595
#define  USART_CR1_DEAT_1 7399,599689
#define  USART_CR1_DEAT_2 7400,599783
#define  USART_CR1_DEAT_3 7401,599877
#define  USART_CR1_DEAT_4 7402,599971
#define  USART_CR1_RTOIE 7403,600065
#define  USART_CR1_EOBIE 7404,600187
#define  USART_CR1_M1 7405,600305
#define  USART_CR1_M 7406,600411
#define  USART_CR2_ADDM7 7409,600603
#define  USART_CR2_LBDL 7410,600724
#define  USART_CR2_LBDIE 7411,600839
#define  USART_CR2_LBCL 7412,600964
#define  USART_CR2_CPHA 7413,601073
#define  USART_CR2_CPOL 7414,601173
#define  USART_CR2_CLKEN 7415,601276
#define  USART_CR2_STOP 7416,601377
#define  USART_CR2_STOP_0 7417,601492
#define  USART_CR2_STOP_1 7418,601586
#define  USART_CR2_LINEN 7419,601680
#define  USART_CR2_SWAP 7420,601784
#define  USART_CR2_RXINV 7421,601888
#define  USART_CR2_TXINV 7422,602006
#define  USART_CR2_DATAINV 7423,602124
#define  USART_CR2_MSBFIRST 7424,602234
#define  USART_CR2_ABREN 7425,602349
#define  USART_CR2_ABRMODE 7426,602458
#define  USART_CR2_ABRMODE_0 7427,602585
#define  USART_CR2_ABRMODE_1 7428,602679
#define  USART_CR2_RTOEN 7429,602773
#define  USART_CR2_ADD 7430,602886
#define  USART_CR3_EIE 7433,603084
#define  USART_CR3_IREN 7434,603195
#define  USART_CR3_IRLP 7435,603300
#define  USART_CR3_HDSEL 7436,603403
#define  USART_CR3_NACK 7437,603513
#define  USART_CR3_SCEN 7438,603623
#define  USART_CR3_DMAR 7439,603733
#define  USART_CR3_DMAT 7440,603841
#define  USART_CR3_RTSE 7441,603952
#define  USART_CR3_CTSE 7442,604051
#define  USART_CR3_CTSIE 7443,604150
#define  USART_CR3_ONEBIT 7444,604259
#define  USART_CR3_OVRDIS 7445,604376
#define  USART_CR3_DDRE 7446,604480
#define  USART_CR3_DEM 7447,604599
#define  USART_CR3_DEP 7448,604706
#define  USART_CR3_SCARCNT 7449,604827
#define  USART_CR3_SCARCNT_0 7450,604962
#define  USART_CR3_SCARCNT_1 7451,605056
#define  USART_CR3_SCARCNT_2 7452,605150
#define  USART_CR3_WUS 7453,605244
#define  USART_CR3_WUS_0 7454,605381
#define  USART_CR3_WUS_1 7455,605475
#define  USART_CR3_WUFIE 7456,605569
#define  USART_BRR_DIV_FRACTION 7459,605766
#define  USART_BRR_DIV_MANTISSA 7460,605875
#define  USART_GTPR_PSC 7463,606068
#define  USART_GTPR_GT 7464,606188
#define  USART_RTOR_RTO 7468,606394
#define  USART_RTOR_BLEN 7469,606506
#define  USART_RQR_ABRRQ 7472,606691
#define  USART_RQR_SBKRQ 7473,606802
#define  USART_RQR_MMRQ 7474,606909
#define  USART_RQR_RXFRQ 7475,607015
#define  USART_RQR_TXFRQ 7476,607130
#define  USART_ISR_PE 7479,607330
#define  USART_ISR_FE 7480,607431
#define  USART_ISR_NE 7481,607533
#define  USART_ISR_ORE 7482,607641
#define  USART_ISR_IDLE 7483,607743
#define  USART_ISR_RXNE 7484,607850
#define  USART_ISR_TC 7485,607967
#define  USART_ISR_TXE 7486,608077
#define  USART_ISR_LBDF 7487,608194
#define  USART_ISR_CTSIF 7488,608307
#define  USART_ISR_CTS 7489,608414
#define  USART_ISR_RTOF 7490,608511
#define  USART_ISR_EOBF 7491,608617
#define  USART_ISR_ABRE 7492,608723
#define  USART_ISR_ABRF 7493,608832
#define  USART_ISR_BUSY 7494,608940
#define  USART_ISR_CMF 7495,609038
#define  USART_ISR_SBKF 7496,609147
#define  USART_ISR_RWU 7497,609251
#define  USART_ISR_WUF 7498,609375
#define  USART_ISR_TEACK 7499,609491
#define  USART_ISR_REACK 7500,609612
#define  USART_ICR_PECF 7503,609816
#define  USART_ICR_FECF 7504,609928
#define  USART_ICR_NCF 7505,610041
#define  USART_ICR_ORECF 7506,610155
#define  USART_ICR_IDLECF 7507,610268
#define  USART_ICR_TCCF 7508,610386
#define  USART_ICR_LBDCF 7509,610507
#define  USART_ICR_CTSCF 7510,610626
#define  USART_ICR_RTOCF 7511,610739
#define  USART_ICR_EOBCF 7512,610856
#define  USART_ICR_CMCF 7513,610968
#define  USART_ICR_WUCF 7514,611083
#define  USART_RDR_RDR 7517,611289
#define  USART_TDR_TDR 7520,611496
#define USB_CNTR 7527,612032
#define USB_ISTR 7528,612133
#define USB_FNR 7529,612243
#define USB_DADDR 7530,612349
#define USB_BTABLE 7531,612457
#define USB_LPMCSR 7532,612571
#define USB_ISTR_CTR 7535,612771
#define USB_ISTR_PMAOVR 7536,612890
#define USB_ISTR_ERR 7537,613010
#define USB_ISTR_WKUP 7538,613118
#define USB_ISTR_SUSP 7539,613228
#define USB_ISTR_RESET 7540,613338
#define USB_ISTR_SOF 7541,613446
#define USB_ISTR_ESOF 7542,613563
#define USB_ISTR_L1REQ 7543,613689
#define USB_ISTR_DIR 7544,613796
#define USB_ISTR_EP_ID 7545,613923
#define USB_ISTR_PMAOVRM 7548,614069
#define USB_CLR_CTR 7550,614113
#define USB_CLR_PMAOVR 7551,614222
#define USB_CLR_ERR 7552,614331
#define USB_CLR_WKUP 7553,614429
#define USB_CLR_SUSP 7554,614529
#define USB_CLR_RESET 7555,614629
#define USB_CLR_SOF 7556,614727
#define USB_CLR_ESOF 7557,614834
#define USB_CLR_L1REQ 7558,614950
#define USB_CLR_PMAOVRM 7561,615074
#define USB_CNTR_CTRM 7564,615198
#define USB_CNTR_PMAOVR 7565,615305
#define USB_CNTR_ERRM 7566,615413
#define USB_CNTR_WKUPM 7567,615509
#define USB_CNTR_SUSPM 7568,615607
#define USB_CNTR_RESETM 7569,615705
#define USB_CNTR_SOFM 7570,615803
#define USB_CNTR_ESOFM 7571,615908
#define USB_CNTR_L1REQM 7572,616022
#define USB_CNTR_L1RESUME 7573,616143
#define USB_CNTR_RESUME 7574,616250
#define USB_CNTR_FSUSP 7575,616350
#define USB_CNTR_LPMODE 7576,616449
#define USB_CNTR_PDWN 7577,616549
#define USB_CNTR_FRES 7578,616645
#define USB_CNTR_PMAOVRM 7581,616770
#define USB_CNTR_LP_MODE 7582,616812
#define  USB_LPMCSR_BESL 7585,616938
#define  USB_LPMCSR_REMWAKE 7586,617071
#define  USB_LPMCSR_LPMACK 7587,617210
#define  USB_LPMCSR_LMPEN 7588,617323
#define USB_FNR_RXDP 7591,617512
#define USB_FNR_RXDM 7592,617620
#define USB_FNR_LCK 7593,617728
#define USB_FNR_LSOF 7594,617820
#define USB_FNR_FN 7595,617914
#define USB_DADDR_EF 7598,618096
#define USB_DADDR_ADD 7599,618216
#define USB_EP0R 7602,618404
#define USB_EP1R 7603,618514
#define USB_EP2R 7604,618624
#define USB_EP3R 7605,618734
#define USB_EP4R 7606,618844
#define USB_EP5R 7607,618954
#define USB_EP6R 7608,619064
#define USB_EP7R 7609,619174
#define USB_EP_CTR_RX 7611,619306
#define USB_EP_DTOG_RX 7612,619421
#define USB_EPRX_STAT 7613,619531
#define USB_EP_SETUP 7614,619646
#define USB_EP_T_FIELD 7615,619747
#define USB_EP_KIND 7616,619847
#define USB_EP_CTR_TX 7617,619947
#define USB_EP_DTOG_TX 7618,620062
#define USB_EPTX_STAT 7619,620172
#define USB_EPADDR_FIELD 7620,620287
#define USB_EPREG_MASK 7623,620447
#define USB_EP_TYPE_MASK 7625,620677
#define USB_EP_BULK 7626,620781
#define USB_EP_CONTROL 7627,620880
#define USB_EP_ISOCHRONOUS 7628,620982
#define USB_EP_INTERRUPT 7629,621088
#define USB_EP_T_MASK 7630,621192
#define USB_EPKIND_MASK 7632,621322
#define USB_EP_TX_DIS 7634,621547
#define USB_EP_TX_STALL 7635,621653
#define USB_EP_TX_NAK 7636,621758
#define USB_EP_TX_VALID 7637,621861
#define USB_EPTX_DTOG1 7638,621964
#define USB_EPTX_DTOG2 7639,622078
#define USB_EPTX_DTOGMASK 7640,622192
#define USB_EP_RX_DIS 7642,622375
#define USB_EP_RX_STALL 7643,622481
#define USB_EP_RX_NAK 7644,622586
#define USB_EP_RX_VALID 7645,622689
#define USB_EPRX_DTOG1 7646,622792
#define USB_EPRX_DTOG2 7647,622906
#define USB_EPRX_DTOGMASK 7648,623020
#define  WWDG_CR_T 7656,623573
#define  WWDG_CR_T0 7657,623697
#define  WWDG_CR_T1 7658,623786
#define  WWDG_CR_T2 7659,623875
#define  WWDG_CR_T3 7660,623964
#define  WWDG_CR_T4 7661,624053
#define  WWDG_CR_T5 7662,624142
#define  WWDG_CR_T6 7663,624231
#define  WWDG_CR_WDGA 7665,624322
#define  WWDG_CFR_W 7668,624504
#define  WWDG_CFR_W0 7669,624620
#define  WWDG_CFR_W1 7670,624709
#define  WWDG_CFR_W2 7671,624798
#define  WWDG_CFR_W3 7672,624887
#define  WWDG_CFR_W4 7673,624976
#define  WWDG_CFR_W5 7674,625065
#define  WWDG_CFR_W6 7675,625154
#define  WWDG_CFR_WDGTB 7677,625245
#define  WWDG_CFR_WDGTB0 7678,625357
#define  WWDG_CFR_WDGTB1 7679,625446
#define  WWDG_CFR_EWI 7681,625537
#define  WWDG_SR_EWIF 7684,625727
#define IS_ADC_ALL_INSTANCE(7699,626014
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(7704,626276
#define IS_ADC_COMMON_INSTANCE(7707,626432
#define IS_CAN_ALL_INSTANCE(7711,626668
#define IS_COMP_ALL_INSTANCE(7714,626811
#define IS_COMP_WINDOWMODE_INSTANCE(7724,627369
#define IS_CRC_ALL_INSTANCE(7729,627674
#define IS_DAC_ALL_INSTANCE(7732,627817
#define IS_DAC_CHANNEL_INSTANCE(7734,627879
#define IS_DMA_ALL_INSTANCE(7740,628157
#define IS_GPIO_ALL_INSTANCE(7754,629137
#define IS_GPIO_AF_INSTANCE(7763,629687
#define IS_GPIO_LOCK_INSTANCE(7772,630237
#define IS_I2C_ALL_INSTANCE(7782,630869
#define IS_I2S_ALL_INSTANCE(7787,631147
#define IS_OPAMP_ALL_INSTANCE(7791,631359
#define IS_IWDG_ALL_INSTANCE(7797,631719
#define IS_RTC_ALL_INSTANCE(7800,631865
#define IS_SMBUS_ALL_INSTANCE(7803,632009
#define IS_SPI_ALL_INSTANCE(7808,632293
#define IS_TIM_INSTANCE(7814,632637
#define IS_TIM_CC1_INSTANCE(7828,633114
#define IS_TIM_CC2_INSTANCE(7840,633529
#define IS_TIM_CC3_INSTANCE(7850,633878
#define IS_TIM_CC4_INSTANCE(7859,634194
#define IS_TIM_CC5_INSTANCE(7868,634510
#define IS_TIM_CC6_INSTANCE(7874,634727
#define IS_TIM_CLOCK_SELECT_INSTANCE(7882,635032
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(7892,635396
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(7901,635729
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(7910,636067
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(7920,636433
#define IS_TIM_OCXREF_CLEAR_INSTANCE(7930,636795
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(7939,637120
#define IS_TIM_HALL_INTERFACE_INSTANCE(7948,637450
#define IS_TIM_XOR_INSTANCE(7954,637678
#define IS_TIM_MASTER_INSTANCE(7964,638027
#define IS_TIM_SLAVE_INSTANCE(7976,638445
#define IS_TIM_SYNCHRO_INSTANCE(7986,638796
#define IS_TIM_32B_COUNTER_INSTANCE(7998,639233
#define IS_TIM_DMABURST_INSTANCE(8002,639391
#define IS_TIM_BREAK_INSTANCE(8014,639819
#define IS_TIM_CCX_INSTANCE(8023,640161
#define IS_TIM_CCXN_INSTANCE(8077,642835
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(8103,644131
#define IS_TIM_REPETITION_COUNTER_INSTANCE(8112,644463
#define IS_TIM_CLOCK_DIVISION_INSTANCE(8121,644794
#define IS_TIM_BKIN2_INSTANCE(8133,645220
#define IS_TIM_TRGO2_INSTANCE(8139,645439
#define IS_TIM_DMA_INSTANCE(8145,645658
#define IS_TIM_DMA_CC_INSTANCE(8159,646149
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(8171,646567
#define IS_TIM_REMAP_INSTANCE(8180,646897
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(8187,647149
#define IS_TSC_ALL_INSTANCE(8193,647381
#define IS_USART_INSTANCE(8196,647524
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(8201,647802
#define IS_UART_INSTANCE(8206,648149
#define IS_UART_HALFDUPLEX_INSTANCE(8213,648600
#define IS_UART_LIN_INSTANCE(8220,649137
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(8227,649618
#define IS_UART_HWFLOW_INSTANCE(8234,650112
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(8239,650408
#define IS_UART_DRIVER_ENABLE_INSTANCE(8244,650752
#define IS_SMARTCARD_INSTANCE(8249,651069
#define IS_IRDA_INSTANCE(8254,651359
#define IS_UART_DMA_INSTANCE(8261,651773
#define IS_USB_ALL_INSTANCE(8264,651901
#define IS_WWDG_ALL_INSTANCE(8267,652044
#define ADC1_IRQn 8283,652734
#define SDADC1_IRQn 8284,652772
#define COMP1_2_IRQn 8285,652808
#define COMP2_IRQn 8286,652849
#define COMP_IRQn 8287,652890
#define COMP4_6_IRQn 8288,652931
#define HRTIM1_FLT_IRQn 8289,652972
#define HRTIM1_TIME_IRQn 8290,653011
#define TIM15_IRQn 8291,653050
#define TIM18_DAC2_IRQn 8292,653096
#define TIM17_IRQn 8293,653135
#define TIM16_IRQn 8294,653185
#define TIM19_IRQn 8295,653230
#define TIM6_DAC1_IRQn 8296,653270
#define TIM7_DAC2_IRQn 8297,653310
#define TIM12_IRQn 8298,653346
#define TIM14_IRQn 8299,653386
#define TIM13_IRQn 8300,653430
#define CEC_IRQn 8301,653469
#define USBWakeUp_IRQn 8302,653510
#define CAN_TX_IRQn 8303,653555
#define CAN_RX0_IRQn 8304,653600
#define ADC1_IRQHandler 8308,653682
#define SDADC1_IRQHandler 8309,653732
#define COMP1_2_IRQHandler 8310,653780
#define COMP2_IRQHandler 8311,653833
#define COMP_IRQHandler 8312,653886
#define COMP4_6_IRQHandler 8313,653939
#define HRTIM1_FLT_IRQHandler 8314,653992
#define HRTIM1_TIME_IRQHandler 8315,654043
#define TIM15_IRQHandler 8316,654094
#define TIM18_DAC2_IRQHandler 8317,654152
#define TIM17_IRQHandler 8318,654203
#define TIM16_IRQHandler 8319,654265
#define TIM19_IRQHandler 8320,654322
#define TIM6_DAC1_IRQHandler 8321,654374
#define TIM7_DAC2_IRQHandler 8322,654426
#define TIM12_IRQHandler 8323,654474
#define TIM14_IRQHandler 8324,654526
#define TIM13_IRQHandler 8325,654582
#define CEC_IRQHandler 8326,654633
#define USBWakeUp_IRQHandler 8327,654686
#define CAN_TX_IRQHandler 8328,654743
#define CAN_RX0_IRQHandler 8329,654800

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f302x8.h,177442
#define __STM32F302x8_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2919
#define __Vendor_SysTickConfig 69,3025
#define __FPU_PRESENT 70,3121
  NonMaskableInt_IRQn 87,3589
  MemoryManagement_IRQn 88,3704
  BusFault_IRQn 89,3819
  UsageFault_IRQn 90,3934
  SVCall_IRQn 91,4049
  DebugMonitor_IRQn 92,4164
  PendSV_IRQn 93,4279
  SysTick_IRQn 94,4394
  WWDG_IRQn 96,4624
  PVD_IRQn 97,4739
  TAMP_STAMP_IRQn 98,4854
  RTC_WKUP_IRQn 99,4969
  FLASH_IRQn 100,5084
  RCC_IRQn 101,5199
  EXTI0_IRQn 102,5314
  EXTI1_IRQn 103,5429
  EXTI2_TSC_IRQn 104,5544
  EXTI3_IRQn 105,5659
  EXTI4_IRQn 106,5774
  DMA1_Channel1_IRQn 107,5889
  DMA1_Channel2_IRQn 108,6004
  DMA1_Channel3_IRQn 109,6119
  DMA1_Channel4_IRQn 110,6234
  DMA1_Channel5_IRQn 111,6349
  DMA1_Channel6_IRQn 112,6464
  DMA1_Channel7_IRQn 113,6579
  ADC1_IRQn 114,6694
  USB_HP_CAN_TX_IRQn 115,6809
  USB_LP_CAN_RX0_IRQn 116,6924
  CAN_RX1_IRQn 117,7039
  CAN_SCE_IRQn 118,7154
  EXTI9_5_IRQn 119,7269
  TIM1_BRK_TIM15_IRQn 120,7384
  TIM1_UP_TIM16_IRQn 121,7499
  TIM1_TRG_COM_TIM17_IRQn 122,7614
  TIM1_CC_IRQn 123,7729
  TIM2_IRQn 124,7844
  I2C1_EV_IRQn 125,7959
  I2C1_ER_IRQn 126,8074
  I2C2_EV_IRQn 127,8189
  I2C2_ER_IRQn 128,8304
  SPI2_IRQn 129,8419
  USART1_IRQn 130,8534
  USART2_IRQn 131,8649
  USART3_IRQn 132,8764
  EXTI15_10_IRQn 133,8879
  RTC_Alarm_IRQn 134,8994
  USBWakeUp_IRQn 135,9110
  SPI3_IRQn 136,9225
  TIM6_DAC_IRQn 137,9340
  COMP2_IRQn 138,9446
  COMP4_6_IRQn 139,9561
  I2C3_EV_IRQn 140,9676
  I2C3_ER_IRQn 141,9791
  USB_HP_IRQn 142,9906
  USB_LP_IRQn 143,10021
  USBWakeUp_RMP_IRQn 144,10136
  FPU_IRQn 145,10251
} IRQn_Type;146,10367
  __IO uint32_t ISR;166,10709
  __IO uint32_t IER;167,10824
  __IO uint32_t CR;168,10939
  __IO uint32_t CFGR;169,11054
  uint32_t      RESERVED0;170,11169
  __IO uint32_t SMPR1;171,11284
  __IO uint32_t SMPR2;172,11399
  uint32_t      RESERVED1;173,11514
  __IO uint32_t TR1;174,11629
  __IO uint32_t TR2;175,11744
  __IO uint32_t TR3;176,11859
  uint32_t      RESERVED2;177,11974
  __IO uint32_t SQR1;178,12089
  __IO uint32_t SQR2;179,12204
  __IO uint32_t SQR3;180,12319
  __IO uint32_t SQR4;181,12434
  __IO uint32_t DR;182,12549
  uint32_t      RESERVED3;183,12664
  uint32_t      RESERVED4;184,12779
  __IO uint32_t JSQR;185,12894
  uint32_t      RESERVED5[RESERVED5186,13009
  __IO uint32_t OFR1;187,13124
  __IO uint32_t OFR2;188,13239
  __IO uint32_t OFR3;189,13354
  __IO uint32_t OFR4;190,13469
  uint32_t      RESERVED6[RESERVED6191,13584
  __IO uint32_t JDR1;192,13699
  __IO uint32_t JDR2;193,13814
  __IO uint32_t JDR3;194,13929
  __IO uint32_t JDR4;195,14044
  uint32_t      RESERVED7[RESERVED7196,14159
  __IO uint32_t AWD2CR;197,14274
  __IO uint32_t AWD3CR;198,14389
  uint32_t      RESERVED8;199,14504
  uint32_t      RESERVED9;200,14619
  __IO uint32_t DIFSEL;201,14734
  __IO uint32_t CALFACT;202,14849
} ADC_TypeDef;204,14966
  __IO uint32_t CSR;208,15003
  uint32_t      RESERVED;209,15133
  __IO uint32_t CCR;210,15263
  __IO uint32_t CDR;211,15393
} ADC_Common_TypeDef;213,15603
  __IO uint32_t TIR;220,15704
  __IO uint32_t TDTR;221,15770
  __IO uint32_t TDLR;222,15857
  __IO uint32_t TDHR;223,15918
} CAN_TxMailBox_TypeDef;224,15980
  __IO uint32_t RIR;231,16086
  __IO uint32_t RDTR;232,16162
  __IO uint32_t RDLR;233,16262
  __IO uint32_t RDHR;234,16336
} CAN_FIFOMailBox_TypeDef;235,16411
  __IO uint32_t FR1;242,16522
  __IO uint32_t FR2;243,16579
} CAN_FilterRegister_TypeDef;244,16636
  __IO uint32_t              MCR;251,16735
  __IO uint32_t              MSR;252,16861
  __IO uint32_t              TSR;253,16987
  __IO uint32_t              RF0R;254,17113
  __IO uint32_t              RF1R;255,17239
  __IO uint32_t              IER;256,17365
  __IO uint32_t              ESR;257,17491
  __IO uint32_t              BTR;258,17617
  uint32_t                   RESERVED0[RESERVED0259,17743
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox260,17869
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox261,17995
  uint32_t                   RESERVED1[RESERVED1262,18121
  __IO uint32_t              FMR;263,18247
  __IO uint32_t              FM1R;264,18373
  uint32_t                   RESERVED2;265,18499
  __IO uint32_t              FS1R;266,18625
  uint32_t                   RESERVED3;267,18751
  __IO uint32_t              FFA1R;268,18877
  uint32_t                   RESERVED4;269,19003
  __IO uint32_t              FA1R;270,19129
  uint32_t                   RESERVED5[RESERVED5271,19255
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister272,19381
} CAN_TypeDef;273,19507
  __IO uint32_t CSR;281,19588
} COMP_TypeDef;282,19678
  __IO uint32_t DR;290,19762
  __IO uint8_t  IDR;291,19866
  uint8_t       RESERVED0;292,19970
  uint16_t      RESERVED1;293,20074
  __IO uint32_t CR;294,20178
  uint32_t      RESERVED2;295,20282
  __IO uint32_t INIT;296,20386
  __IO uint32_t POL;297,20490
} CRC_TypeDef;298,20594
  __IO uint32_t CR;306,20684
  __IO uint32_t SWTRIGR;307,20797
  __IO uint32_t DHR12R1;308,20910
  __IO uint32_t DHR12L1;309,21023
  __IO uint32_t DHR8R1;310,21136
  __IO uint32_t RESERVED0;311,21249
  __IO uint32_t RESERVED1;312,21363
  __IO uint32_t RESERVED2;313,21477
  __IO uint32_t DHR12RD;314,21591
  __IO uint32_t DHR12LD;315,21704
  __IO uint32_t DHR8RD;316,21817
  __IO uint32_t DOR1;317,21930
  __IO uint32_t RESERVED3;318,22043
  __IO uint32_t SR;319,22157
} DAC_TypeDef;320,22270
  __IO uint32_t IDCODE;328,22342
  __IO uint32_t CR;329,22431
  __IO uint32_t APB1FZ;330,22520
  __IO uint32_t APB2FZ;331,22609
}DBGMCU_TypeDef;DBGMCU_TypeDef332,22698
  __IO uint32_t CCR;340,22777
  __IO uint32_t CNDTR;341,22895
  __IO uint32_t CPAR;342,23013
  __IO uint32_t CMAR;343,23131
} DMA_Channel_TypeDef;344,23249
  __IO uint32_t ISR;348,23294
  __IO uint32_t IFCR;349,23412
} DMA_TypeDef;350,23530
  __IO uint32_t IMR;358,23628
  __IO uint32_t EMR;359,23745
  __IO uint32_t RTSR;360,23862
  __IO uint32_t FTSR;361,23979
  __IO uint32_t SWIER;362,24096
  __IO uint32_t PR;363,24213
  uint32_t      RESERVED1;364,24330
  uint32_t      RESERVED2;365,24447
  __IO uint32_t IMR2;366,24564
  __IO uint32_t EMR2;367,24681
  __IO uint32_t RTSR2;368,24798
  __IO uint32_t FTSR2;369,24915
  __IO uint32_t SWIER2;370,25032
  __IO uint32_t PR2;371,25149
}EXTI_TypeDef;EXTI_TypeDef372,25266
  __IO uint32_t ACR;380,25344
  __IO uint32_t KEYR;381,25448
  __IO uint32_t OPTKEYR;382,25552
  __IO uint32_t SR;383,25656
  __IO uint32_t CR;384,25760
  __IO uint32_t AR;385,25864
  uint32_t      RESERVED;386,25968
  __IO uint32_t OBR;387,26072
  __IO uint32_t WRPR;388,26176
} FLASH_TypeDef;390,26282
  __IO uint16_t RDP;397,26367
  __IO uint16_t USER;398,26473
  uint16_t RESERVED0;399,26579
  uint16_t RESERVED1;400,26685
  __IO uint16_t WRP0;401,26791
  __IO uint16_t WRP1;402,26897
  __IO uint16_t WRP2;403,27003
  __IO uint16_t WRP3;404,27109
} OB_TypeDef;405,27215
  __IO uint32_t MODER;413,27296
  __IO uint32_t OTYPER;414,27400
  __IO uint32_t OSPEEDR;415,27504
  __IO uint32_t PUPDR;416,27608
  __IO uint32_t IDR;417,27712
  __IO uint32_t ODR;418,27816
  __IO uint32_t BSRR;419,27920
  __IO uint32_t LCKR;420,28019
  __IO uint32_t AFR[AFR421,28123
  __IO uint32_t BRR;422,28227
}GPIO_TypeDef;GPIO_TypeDef423,28326
  __IO uint32_t CSR;431,28418
} OPAMP_TypeDef;432,28522
  __IO uint32_t CFGR1;440,28618
       uint32_t RESERVED;441,28731
  __IO uint32_t EXTICR[EXTICR442,28844
  __IO uint32_t CFGR2;443,28959
} SYSCFG_TypeDef;444,29072
  __IO uint32_t CR1;452,29172
  __IO uint32_t CR2;453,29263
  __IO uint32_t OAR1;454,29354
  __IO uint32_t OAR2;455,29445
  __IO uint32_t TIMINGR;456,29536
  __IO uint32_t TIMEOUTR;457,29627
  __IO uint32_t ISR;458,29718
  __IO uint32_t ICR;459,29809
  __IO uint32_t PECR;460,29900
  __IO uint32_t RXDR;461,29991
  __IO uint32_t TXDR;462,30082
}I2C_TypeDef;I2C_TypeDef463,30173
  __IO uint32_t KR;471,30255
  __IO uint32_t PR;472,30332
  __IO uint32_t RLR;473,30409
  __IO uint32_t SR;474,30486
  __IO uint32_t WINR;475,30563
} IWDG_TypeDef;476,30640
  __IO uint32_t CR;484,30717
  __IO uint32_t CSR;485,30804
} PWR_TypeDef;486,30891
  __IO uint32_t CR;493,30975
  __IO uint32_t CFGR;494,31094
  __IO uint32_t CIR;495,31213
  __IO uint32_t APB2RSTR;496,31332
  __IO uint32_t APB1RSTR;497,31451
  __IO uint32_t AHBENR;498,31570
  __IO uint32_t APB2ENR;499,31689
  __IO uint32_t APB1ENR;500,31808
  __IO uint32_t BDCR;501,31927
  __IO uint32_t CSR;502,32046
  __IO uint32_t AHBRSTR;503,32165
  __IO uint32_t CFGR2;504,32284
  __IO uint32_t CFGR3;505,32403
} RCC_TypeDef;506,32522
  __IO uint32_t TR;514,32600
  __IO uint32_t DR;515,32716
  __IO uint32_t CR;516,32832
  __IO uint32_t ISR;517,32948
  __IO uint32_t PRER;518,33064
  __IO uint32_t WUTR;519,33180
  uint32_t RESERVED0;520,33296
  __IO uint32_t ALRMAR;521,33412
  __IO uint32_t ALRMBR;522,33528
  __IO uint32_t WPR;523,33644
  __IO uint32_t SSR;524,33760
  __IO uint32_t SHIFTR;525,33876
  __IO uint32_t TSTR;526,33992
  __IO uint32_t TSDR;527,34108
  __IO uint32_t TSSSR;528,34224
  __IO uint32_t CALR;529,34340
  __IO uint32_t TAFCR;530,34456
  __IO uint32_t ALRMASSR;531,34572
  __IO uint32_t ALRMBSSR;532,34688
  uint32_t RESERVED7;533,34804
  __IO uint32_t BKP0R;534,34920
  __IO uint32_t BKP1R;535,35036
  __IO uint32_t BKP2R;536,35152
  __IO uint32_t BKP3R;537,35268
  __IO uint32_t BKP4R;538,35384
  __IO uint32_t BKP5R;539,35500
  __IO uint32_t BKP6R;540,35616
  __IO uint32_t BKP7R;541,35732
  __IO uint32_t BKP8R;542,35848
  __IO uint32_t BKP9R;543,35964
  __IO uint32_t BKP10R;544,36080
  __IO uint32_t BKP11R;545,36196
  __IO uint32_t BKP12R;546,36312
  __IO uint32_t BKP13R;547,36428
  __IO uint32_t BKP14R;548,36544
  __IO uint32_t BKP15R;549,36660
  __IO uint32_t BKP16R;550,36776
  __IO uint32_t BKP17R;551,36892
  __IO uint32_t BKP18R;552,37008
  __IO uint32_t BKP19R;553,37124
} RTC_TypeDef;554,37240
  __IO uint32_t CR1;563,37332
  __IO uint32_t CR2;564,37441
  __IO uint32_t SR;565,37550
  __IO uint32_t DR;566,37659
  __IO uint32_t CRCPR;567,37768
  __IO uint32_t RXCRCR;568,37877
  __IO uint32_t TXCRCR;569,37986
  __IO uint32_t I2SCFGR;570,38095
  __IO uint32_t I2SPR;571,38204
} SPI_TypeDef;572,38313
  __IO uint32_t CR1;579,38377
  __IO uint32_t CR2;580,38473
  __IO uint32_t SMCR;581,38569
  __IO uint32_t DIER;582,38665
  __IO uint32_t SR;583,38761
  __IO uint32_t EGR;584,38857
  __IO uint32_t CCMR1;585,38953
  __IO uint32_t CCMR2;586,39049
  __IO uint32_t CCER;587,39145
  __IO uint32_t CNT;588,39241
  __IO uint32_t PSC;589,39337
  __IO uint32_t ARR;590,39433
  __IO uint32_t RCR;591,39529
  __IO uint32_t CCR1;592,39625
  __IO uint32_t CCR2;593,39721
  __IO uint32_t CCR3;594,39817
  __IO uint32_t CCR4;595,39913
  __IO uint32_t BDTR;596,40009
  __IO uint32_t DCR;597,40105
  __IO uint32_t DMAR;598,40201
  __IO uint32_t OR;599,40297
  __IO uint32_t CCMR3;600,40393
  __IO uint32_t CCR5;601,40489
  __IO uint32_t CCR6;602,40585
} TIM_TypeDef;603,40681
  __IO uint32_t CR;610,40772
  __IO uint32_t IER;611,40891
  __IO uint32_t ICR;612,41010
  __IO uint32_t ISR;613,41129
  __IO uint32_t IOHCR;614,41248
  uint32_t      RESERVED1;615,41367
  __IO uint32_t IOASCR;616,41486
  uint32_t      RESERVED2;617,41605
  __IO uint32_t IOSCR;618,41724
  uint32_t      RESERVED3;619,41843
  __IO uint32_t IOCCR;620,41962
  uint32_t      RESERVED4;621,42081
  __IO uint32_t IOGCSR;622,42200
  __IO uint32_t IOGXCR[IOGXCR623,42319
} TSC_TypeDef;624,42441
  __IO uint32_t CR1;632,42559
  __IO uint32_t CR2;633,42655
  __IO uint32_t CR3;634,42751
  __IO uint32_t BRR;635,42847
  __IO uint32_t GTPR;636,42943
  __IO uint32_t RTOR;637,43039
  __IO uint32_t RQR;638,43135
  __IO uint32_t ISR;639,43231
  __IO uint32_t ICR;640,43327
  __IO uint16_t RDR;641,43423
  uint16_t  RESERVED1;642,43519
  __IO uint16_t TDR;643,43615
  uint16_t  RESERVED2;644,43711
} USART_TypeDef;645,43807
  __IO uint16_t EP0R;653,43913
  __IO uint16_t RESERVED0;654,44017
  __IO uint16_t EP1R;655,44073
  __IO uint16_t RESERVED1;656,44176
  __IO uint16_t EP2R;657,44234
  __IO uint16_t RESERVED2;658,44337
  __IO uint16_t EP3R;659,44395
  __IO uint16_t RESERVED3;660,44499
  __IO uint16_t EP4R;661,44557
  __IO uint16_t RESERVED4;662,44660
  __IO uint16_t EP5R;663,44718
  __IO uint16_t RESERVED5;664,44821
  __IO uint16_t EP6R;665,44879
  __IO uint16_t RESERVED6;666,44982
  __IO uint16_t EP7R;667,45040
  __IO uint16_t RESERVED7[RESERVED7668,45143
  __IO uint16_t CNTR;669,45199
  __IO uint16_t RESERVED8;670,45302
  __IO uint16_t ISTR;671,45360
  __IO uint16_t RESERVED9;672,45463
  __IO uint16_t FNR;673,45521
  __IO uint16_t RESERVEDA;674,45624
  __IO uint16_t DADDR;675,45682
  __IO uint16_t RESERVEDB;676,45785
  __IO uint16_t BTABLE;677,45843
  __IO uint16_t RESERVEDC;678,45946
  __IO uint16_t LPMCSR;679,45997
  __IO uint16_t RESERVEDD;680,46100
} USB_TypeDef;681,46151
  __IO uint32_t CR;688,46227
  __IO uint32_t CFR;689,46308
  __IO uint32_t SR;690,46389
} WWDG_TypeDef;691,46470
#define FLASH_BASE 697,46544
#define SRAM_BASE 698,46645
#define PERIPH_BASE 699,46745
#define SRAM_BB_BASE 700,46851
#define PERIPH_BB_BASE 701,46954
#define APB1PERIPH_BASE 705,47098
#define APB2PERIPH_BASE 706,47141
#define AHB1PERIPH_BASE 707,47199
#define AHB2PERIPH_BASE 708,47257
#define AHB3PERIPH_BASE 709,47315
#define TIM2_BASE 712,47401
#define TIM6_BASE 713,47463
#define RTC_BASE 714,47525
#define WWDG_BASE 715,47587
#define IWDG_BASE 716,47649
#define I2S2ext_BASE 717,47711
#define SPI2_BASE 718,47773
#define SPI3_BASE 719,47835
#define I2S3ext_BASE 720,47897
#define USART2_BASE 721,47959
#define USART3_BASE 722,48021
#define I2C1_BASE 723,48083
#define I2C2_BASE 724,48145
#define USB_BASE 725,48207
#define USB_PMAADDR 726,48318
#define CAN_BASE 727,48427
#define PWR_BASE 728,48489
#define DAC1_BASE 729,48551
#define DAC_BASE 730,48613
#define I2C3_BASE 731,48655
#define SYSCFG_BASE 734,48745
#define COMP2_BASE 735,48807
#define COMP4_BASE 736,48869
#define COMP6_BASE 737,48931
#define COMP_BASE 738,48993
#define OPAMP2_BASE 739,49035
#define OPAMP_BASE 740,49097
#define EXTI_BASE 741,49140
#define TIM1_BASE 742,49202
#define USART1_BASE 743,49264
#define TIM15_BASE 744,49326
#define TIM16_BASE 745,49388
#define TIM17_BASE 746,49450
#define DMA1_BASE 749,49540
#define DMA1_Channel1_BASE 750,49602
#define DMA1_Channel2_BASE 751,49664
#define DMA1_Channel3_BASE 752,49726
#define DMA1_Channel4_BASE 753,49788
#define DMA1_Channel5_BASE 754,49850
#define DMA1_Channel6_BASE 755,49912
#define DMA1_Channel7_BASE 756,49974
#define RCC_BASE 757,50036
#define FLASH_R_BASE 758,50098
#define OB_BASE 759,50197
#define CRC_BASE 760,50295
#define TSC_BASE 761,50357
#define GPIOA_BASE 764,50447
#define GPIOB_BASE 765,50509
#define GPIOC_BASE 766,50571
#define GPIOD_BASE 767,50633
#define GPIOF_BASE 768,50695
#define ADC1_BASE 771,50785
#define ADC1_COMMON_BASE 772,50847
#define DBGMCU_BASE 774,50911
#define TIM2 782,51080
#define TIM6 783,51137
#define RTC 784,51194
#define WWDG 785,51250
#define IWDG 786,51308
#define I2S2ext 787,51366
#define SPI2 788,51426
#define SPI3 789,51483
#define I2S3ext 790,51540
#define USART2 791,51600
#define USART3 792,51661
#define I2C1 793,51722
#define I2C2 794,51779
#define I2C3 795,51836
#define CAN 796,51893
#define PWR 797,51949
#define DAC 798,52005
#define DAC1 799,52061
#define COMP 800,52118
#define COMP2 801,52176
#define COMP4 802,52235
#define COMP6 803,52294
#define OPAMP 804,52353
#define OPAMP2 805,52413
#define SYSCFG 806,52474
#define EXTI 807,52536
#define TIM1 808,52594
#define USART1 809,52651
#define TIM15 810,52712
#define TIM16 811,52770
#define TIM17 812,52828
#define DBGMCU 813,52886
#define DMA1 814,52948
#define DMA1_Channel1 815,53005
#define DMA1_Channel2 816,53079
#define DMA1_Channel3 817,53153
#define DMA1_Channel4 818,53227
#define DMA1_Channel5 819,53301
#define DMA1_Channel6 820,53375
#define DMA1_Channel7 821,53449
#define RCC 822,53523
#define FLASH 823,53579
#define OB 824,53641
#define CRC 825,53695
#define TSC 826,53751
#define GPIOA 827,53807
#define GPIOB 828,53866
#define GPIOC 829,53925
#define GPIOD 830,53984
#define GPIOF 831,54043
#define ADC1 832,54102
#define ADC1_COMMON 833,54159
#define USB 834,54230
#define ADC_ISR_ADRD 859,55176
#define ADC_ISR_EOSMP 860,55262
#define ADC_ISR_EOC 861,55349
#define ADC_ISR_EOS 862,55446
#define ADC_ISR_OVR 863,55556
#define ADC_ISR_JEOC 864,55635
#define ADC_ISR_JEOS 865,55733
#define ADC_ISR_AWD1 866,55844
#define ADC_ISR_AWD2 867,55933
#define ADC_ISR_AWD3 868,56022
#define ADC_ISR_JQOVF 869,56111
#define ADC_IER_RDY 872,56299
#define ADC_IER_EOSMP 873,56396
#define ADC_IER_EOC 874,56495
#define ADC_IER_EOS 875,56604
#define ADC_IER_OVR 876,56726
#define ADC_IER_JEOC 877,56817
#define ADC_IER_JEOS 878,56927
#define ADC_IER_AWD1 879,57050
#define ADC_IER_AWD2 880,57151
#define ADC_IER_AWD3 881,57252
#define ADC_IER_JQOVF 882,57353
#define ADC_CR_ADEN 885,57552
#define ADC_CR_ADDIS 886,57632
#define ADC_CR_ADSTART 887,57713
#define ADC_CR_JADSTART 888,57806
#define ADC_CR_ADSTP 889,57900
#define ADC_CR_JADSTP 890,57992
#define ADC_CR_ADVREGEN 891,58085
#define ADC_CR_ADVREGEN_0 892,58175
#define ADC_CR_ADVREGEN_1 893,58255
#define ADC_CR_ADCALDIF 894,58335
#define ADC_CR_ADCAL 895,58434
#define ADC_CFGR_DMAEN 898,58597
#define ADC_CFGR_DMACFG 899,58671
#define ADC_CFGR_RES 901,58754
#define ADC_CFGR_RES_0 902,58833
#define ADC_CFGR_RES_1 903,58906
#define ADC_CFGR_ALIGN 905,58981
#define ADC_CFGR_EXTSEL 907,59062
#define ADC_CFGR_EXTSEL_0 908,59169
#define ADC_CFGR_EXTSEL_1 909,59244
#define ADC_CFGR_EXTSEL_2 910,59319
#define ADC_CFGR_EXTSEL_3 911,59394
#define ADC_CFGR_EXTEN 913,59471
#define ADC_CFGR_EXTEN_0 914,59602
#define ADC_CFGR_EXTEN_1 915,59677
#define ADC_CFGR_OVRMOD 917,59754
#define ADC_CFGR_CONT 918,59830
#define ADC_CFGR_AUTDLY 919,59950
#define ADC_CFGR_AUTOFF 920,60036
#define ADC_CFGR_DISCEN 921,60114
#define ADC_CFGR_DISCNUM 923,60219
#define ADC_CFGR_DISCNUM_0 924,60315
#define ADC_CFGR_DISCNUM_1 925,60392
#define ADC_CFGR_DISCNUM_2 926,60469
#define ADC_CFGR_JDISCEN 928,60548
#define ADC_CFGR_JQM 929,60650
#define ADC_CFGR_AWD1SGL 930,60729
#define ADC_CFGR_AWD1EN 931,60849
#define ADC_CFGR_JAWD1EN 932,60957
#define ADC_CFGR_JAUTO 933,61066
#define ADC_CFGR_AWD1CH 935,61167
#define ADC_CFGR_AWD1CH_0 936,61266
#define ADC_CFGR_AWD1CH_1 937,61342
#define ADC_CFGR_AWD1CH_2 938,61419
#define ADC_CFGR_AWD1CH_3 939,61496
#define ADC_CFGR_AWD1CH_4 940,61573
#define ADC_SMPR1_SMP0 943,61737
#define ADC_SMPR1_SMP0_0 944,61835
#define ADC_SMPR1_SMP0_1 945,61909
#define ADC_SMPR1_SMP0_2 946,61983
#define ADC_SMPR1_SMP1 948,62059
#define ADC_SMPR1_SMP1_0 949,62157
#define ADC_SMPR1_SMP1_1 950,62231
#define ADC_SMPR1_SMP1_2 951,62305
#define ADC_SMPR1_SMP2 953,62381
#define ADC_SMPR1_SMP2_0 954,62479
#define ADC_SMPR1_SMP2_1 955,62553
#define ADC_SMPR1_SMP2_2 956,62627
#define ADC_SMPR1_SMP3 958,62703
#define ADC_SMPR1_SMP3_0 959,62801
#define ADC_SMPR1_SMP3_1 960,62875
#define ADC_SMPR1_SMP3_2 961,62949
#define ADC_SMPR1_SMP4 963,63025
#define ADC_SMPR1_SMP4_0 964,63123
#define ADC_SMPR1_SMP4_1 965,63197
#define ADC_SMPR1_SMP4_2 966,63271
#define ADC_SMPR1_SMP5 968,63347
#define ADC_SMPR1_SMP5_0 969,63445
#define ADC_SMPR1_SMP5_1 970,63519
#define ADC_SMPR1_SMP5_2 971,63593
#define ADC_SMPR1_SMP6 973,63669
#define ADC_SMPR1_SMP6_0 974,63767
#define ADC_SMPR1_SMP6_1 975,63841
#define ADC_SMPR1_SMP6_2 976,63915
#define ADC_SMPR1_SMP7 978,63991
#define ADC_SMPR1_SMP7_0 979,64089
#define ADC_SMPR1_SMP7_1 980,64163
#define ADC_SMPR1_SMP7_2 981,64237
#define ADC_SMPR1_SMP8 983,64313
#define ADC_SMPR1_SMP8_0 984,64411
#define ADC_SMPR1_SMP8_1 985,64485
#define ADC_SMPR1_SMP8_2 986,64559
#define ADC_SMPR1_SMP9 988,64635
#define ADC_SMPR1_SMP9_0 989,64733
#define ADC_SMPR1_SMP9_1 990,64807
#define ADC_SMPR1_SMP9_2 991,64881
#define ADC_SMPR2_SMP10 994,65042
#define ADC_SMPR2_SMP10_0 995,65142
#define ADC_SMPR2_SMP10_1 996,65218
#define ADC_SMPR2_SMP10_2 997,65294
#define ADC_SMPR2_SMP11 999,65372
#define ADC_SMPR2_SMP11_0 1000,65472
#define ADC_SMPR2_SMP11_1 1001,65548
#define ADC_SMPR2_SMP11_2 1002,65624
#define ADC_SMPR2_SMP12 1004,65702
#define ADC_SMPR2_SMP12_0 1005,65802
#define ADC_SMPR2_SMP12_1 1006,65878
#define ADC_SMPR2_SMP12_2 1007,65954
#define ADC_SMPR2_SMP13 1009,66032
#define ADC_SMPR2_SMP13_0 1010,66132
#define ADC_SMPR2_SMP13_1 1011,66208
#define ADC_SMPR2_SMP13_2 1012,66284
#define ADC_SMPR2_SMP14 1014,66362
#define ADC_SMPR2_SMP14_0 1015,66462
#define ADC_SMPR2_SMP14_1 1016,66538
#define ADC_SMPR2_SMP14_2 1017,66614
#define ADC_SMPR2_SMP15 1019,66692
#define ADC_SMPR2_SMP15_0 1020,66792
#define ADC_SMPR2_SMP15_1 1021,66868
#define ADC_SMPR2_SMP15_2 1022,66944
#define ADC_SMPR2_SMP16 1024,67022
#define ADC_SMPR2_SMP16_0 1025,67122
#define ADC_SMPR2_SMP16_1 1026,67198
#define ADC_SMPR2_SMP16_2 1027,67274
#define ADC_SMPR2_SMP17 1029,67352
#define ADC_SMPR2_SMP17_0 1030,67452
#define ADC_SMPR2_SMP17_1 1031,67528
#define ADC_SMPR2_SMP17_2 1032,67604
#define ADC_SMPR2_SMP18 1034,67682
#define ADC_SMPR2_SMP18_0 1035,67782
#define ADC_SMPR2_SMP18_1 1036,67858
#define ADC_SMPR2_SMP18_2 1037,67934
#define ADC_TR1_LT1 1040,68095
#define ADC_TR1_LT1_0 1041,68193
#define ADC_TR1_LT1_1 1042,68267
#define ADC_TR1_LT1_2 1043,68341
#define ADC_TR1_LT1_3 1044,68415
#define ADC_TR1_LT1_4 1045,68489
#define ADC_TR1_LT1_5 1046,68563
#define ADC_TR1_LT1_6 1047,68637
#define ADC_TR1_LT1_7 1048,68711
#define ADC_TR1_LT1_8 1049,68785
#define ADC_TR1_LT1_9 1050,68859
#define ADC_TR1_LT1_10 1051,68933
#define ADC_TR1_LT1_11 1052,69008
#define ADC_TR1_HT1 1054,69085
#define ADC_TR1_HT1_0 1055,69184
#define ADC_TR1_HT1_1 1056,69258
#define ADC_TR1_HT1_2 1057,69332
#define ADC_TR1_HT1_3 1058,69406
#define ADC_TR1_HT1_4 1059,69480
#define ADC_TR1_HT1_5 1060,69554
#define ADC_TR1_HT1_6 1061,69628
#define ADC_TR1_HT1_7 1062,69702
#define ADC_TR1_HT1_8 1063,69776
#define ADC_TR1_HT1_9 1064,69850
#define ADC_TR1_HT1_10 1065,69924
#define ADC_TR1_HT1_11 1066,69999
#define ADC_TR2_LT2 1069,70159
#define ADC_TR2_LT2_0 1070,70257
#define ADC_TR2_LT2_1 1071,70331
#define ADC_TR2_LT2_2 1072,70405
#define ADC_TR2_LT2_3 1073,70479
#define ADC_TR2_LT2_4 1074,70553
#define ADC_TR2_LT2_5 1075,70627
#define ADC_TR2_LT2_6 1076,70701
#define ADC_TR2_LT2_7 1077,70775
#define ADC_TR2_HT2 1079,70851
#define ADC_TR2_HT2_0 1080,70950
#define ADC_TR2_HT2_1 1081,71024
#define ADC_TR2_HT2_2 1082,71098
#define ADC_TR2_HT2_3 1083,71172
#define ADC_TR2_HT2_4 1084,71246
#define ADC_TR2_HT2_5 1085,71320
#define ADC_TR2_HT2_6 1086,71394
#define ADC_TR2_HT2_7 1087,71468
#define ADC_TR3_LT3 1090,71627
#define ADC_TR3_LT3_0 1091,71725
#define ADC_TR3_LT3_1 1092,71799
#define ADC_TR3_LT3_2 1093,71873
#define ADC_TR3_LT3_3 1094,71947
#define ADC_TR3_LT3_4 1095,72021
#define ADC_TR3_LT3_5 1096,72095
#define ADC_TR3_LT3_6 1097,72169
#define ADC_TR3_LT3_7 1098,72243
#define ADC_TR3_HT3 1100,72319
#define ADC_TR3_HT3_0 1101,72418
#define ADC_TR3_HT3_1 1102,72492
#define ADC_TR3_HT3_2 1103,72566
#define ADC_TR3_HT3_3 1104,72640
#define ADC_TR3_HT3_4 1105,72714
#define ADC_TR3_HT3_5 1106,72788
#define ADC_TR3_HT3_6 1107,72862
#define ADC_TR3_HT3_7 1108,72936
#define ADC_SQR1_L 1111,73096
#define ADC_SQR1_L_0 1112,73192
#define ADC_SQR1_L_1 1113,73264
#define ADC_SQR1_L_2 1114,73336
#define ADC_SQR1_L_3 1115,73408
#define ADC_SQR1_SQ1 1117,73482
#define ADC_SQR1_SQ1_0 1118,73581
#define ADC_SQR1_SQ1_1 1119,73655
#define ADC_SQR1_SQ1_2 1120,73729
#define ADC_SQR1_SQ1_3 1121,73803
#define ADC_SQR1_SQ1_4 1122,73877
#define ADC_SQR1_SQ2 1124,73953
#define ADC_SQR1_SQ2_0 1125,74052
#define ADC_SQR1_SQ2_1 1126,74126
#define ADC_SQR1_SQ2_2 1127,74200
#define ADC_SQR1_SQ2_3 1128,74274
#define ADC_SQR1_SQ2_4 1129,74348
#define ADC_SQR1_SQ3 1131,74424
#define ADC_SQR1_SQ3_0 1132,74523
#define ADC_SQR1_SQ3_1 1133,74597
#define ADC_SQR1_SQ3_2 1134,74671
#define ADC_SQR1_SQ3_3 1135,74745
#define ADC_SQR1_SQ3_4 1136,74819
#define ADC_SQR1_SQ4 1138,74895
#define ADC_SQR1_SQ4_0 1139,74994
#define ADC_SQR1_SQ4_1 1140,75068
#define ADC_SQR1_SQ4_2 1141,75142
#define ADC_SQR1_SQ4_3 1142,75216
#define ADC_SQR1_SQ4_4 1143,75290
#define ADC_SQR2_SQ5 1146,75450
#define ADC_SQR2_SQ5_0 1147,75549
#define ADC_SQR2_SQ5_1 1148,75623
#define ADC_SQR2_SQ5_2 1149,75697
#define ADC_SQR2_SQ5_3 1150,75771
#define ADC_SQR2_SQ5_4 1151,75845
#define ADC_SQR2_SQ6 1153,75921
#define ADC_SQR2_SQ6_0 1154,76020
#define ADC_SQR2_SQ6_1 1155,76094
#define ADC_SQR2_SQ6_2 1156,76168
#define ADC_SQR2_SQ6_3 1157,76242
#define ADC_SQR2_SQ6_4 1158,76316
#define ADC_SQR2_SQ7 1160,76392
#define ADC_SQR2_SQ7_0 1161,76491
#define ADC_SQR2_SQ7_1 1162,76565
#define ADC_SQR2_SQ7_2 1163,76639
#define ADC_SQR2_SQ7_3 1164,76713
#define ADC_SQR2_SQ7_4 1165,76787
#define ADC_SQR2_SQ8 1167,76863
#define ADC_SQR2_SQ8_0 1168,76962
#define ADC_SQR2_SQ8_1 1169,77036
#define ADC_SQR2_SQ8_2 1170,77110
#define ADC_SQR2_SQ8_3 1171,77184
#define ADC_SQR2_SQ8_4 1172,77258
#define ADC_SQR2_SQ9 1174,77334
#define ADC_SQR2_SQ9_0 1175,77433
#define ADC_SQR2_SQ9_1 1176,77507
#define ADC_SQR2_SQ9_2 1177,77581
#define ADC_SQR2_SQ9_3 1178,77655
#define ADC_SQR2_SQ9_4 1179,77729
#define ADC_SQR3_SQ10 1182,77889
#define ADC_SQR3_SQ10_0 1183,77989
#define ADC_SQR3_SQ10_1 1184,78064
#define ADC_SQR3_SQ10_2 1185,78139
#define ADC_SQR3_SQ10_3 1186,78214
#define ADC_SQR3_SQ10_4 1187,78289
#define ADC_SQR3_SQ11 1189,78366
#define ADC_SQR3_SQ11_0 1190,78466
#define ADC_SQR3_SQ11_1 1191,78541
#define ADC_SQR3_SQ11_2 1192,78616
#define ADC_SQR3_SQ11_3 1193,78691
#define ADC_SQR3_SQ11_4 1194,78766
#define ADC_SQR3_SQ12 1196,78843
#define ADC_SQR3_SQ12_0 1197,78943
#define ADC_SQR3_SQ12_1 1198,79018
#define ADC_SQR3_SQ12_2 1199,79093
#define ADC_SQR3_SQ12_3 1200,79168
#define ADC_SQR3_SQ12_4 1201,79243
#define ADC_SQR3_SQ13 1203,79320
#define ADC_SQR3_SQ13_0 1204,79420
#define ADC_SQR3_SQ13_1 1205,79495
#define ADC_SQR3_SQ13_2 1206,79570
#define ADC_SQR3_SQ13_3 1207,79645
#define ADC_SQR3_SQ13_4 1208,79720
#define ADC_SQR3_SQ14 1210,79797
#define ADC_SQR3_SQ14_0 1211,79897
#define ADC_SQR3_SQ14_1 1212,79972
#define ADC_SQR3_SQ14_2 1213,80047
#define ADC_SQR3_SQ14_3 1214,80122
#define ADC_SQR3_SQ14_4 1215,80197
#define ADC_SQR4_SQ15 1218,80358
#define ADC_SQR4_SQ15_0 1219,80458
#define ADC_SQR4_SQ15_1 1220,80533
#define ADC_SQR4_SQ15_2 1221,80608
#define ADC_SQR4_SQ15_3 1222,80683
#define ADC_SQR4_SQ15_4 1223,80758
#define ADC_SQR4_SQ16 1225,80836
#define ADC_SQR4_SQ16_0 1226,80936
#define ADC_SQR4_SQ16_1 1227,81011
#define ADC_SQR4_SQ16_2 1228,81086
#define ADC_SQR4_SQ16_3 1229,81161
#define ADC_SQR4_SQ16_4 1230,81236
#define ADC_DR_RDATA 1232,81393
#define ADC_DR_RDATA_0 1233,81480
#define ADC_DR_RDATA_1 1234,81556
#define ADC_DR_RDATA_2 1235,81632
#define ADC_DR_RDATA_3 1236,81708
#define ADC_DR_RDATA_4 1237,81784
#define ADC_DR_RDATA_5 1238,81860
#define ADC_DR_RDATA_6 1239,81936
#define ADC_DR_RDATA_7 1240,82012
#define ADC_DR_RDATA_8 1241,82088
#define ADC_DR_RDATA_9 1242,82164
#define ADC_DR_RDATA_10 1243,82240
#define ADC_DR_RDATA_11 1244,82317
#define ADC_DR_RDATA_12 1245,82394
#define ADC_DR_RDATA_13 1246,82471
#define ADC_DR_RDATA_14 1247,82548
#define ADC_DR_RDATA_15 1248,82625
#define ADC_JSQR_JL 1251,82788
#define ADC_JSQR_JL_0 1252,82885
#define ADC_JSQR_JL_1 1253,82958
#define ADC_JSQR_JEXTSEL 1255,83033
#define ADC_JSQR_JEXTSEL_0 1256,83143
#define ADC_JSQR_JEXTSEL_1 1257,83221
#define ADC_JSQR_JEXTSEL_2 1258,83299
#define ADC_JSQR_JEXTSEL_3 1259,83377
#define ADC_JSQR_JEXTEN 1261,83457
#define ADC_JSQR_JEXTEN_0 1262,83590
#define ADC_JSQR_JEXTEN_1 1263,83667
#define ADC_JSQR_JSQ1 1265,83746
#define ADC_JSQR_JSQ1_0 1266,83846
#define ADC_JSQR_JSQ1_1 1267,83921
#define ADC_JSQR_JSQ1_2 1268,83996
#define ADC_JSQR_JSQ1_3 1269,84071
#define ADC_JSQR_JSQ1_4 1270,84146
#define ADC_JSQR_JSQ2 1272,84223
#define ADC_JSQR_JSQ2_0 1273,84323
#define ADC_JSQR_JSQ2_1 1274,84398
#define ADC_JSQR_JSQ2_2 1275,84473
#define ADC_JSQR_JSQ2_3 1276,84548
#define ADC_JSQR_JSQ2_4 1277,84623
#define ADC_JSQR_JSQ3 1279,84700
#define ADC_JSQR_JSQ3_0 1280,84800
#define ADC_JSQR_JSQ3_1 1281,84875
#define ADC_JSQR_JSQ3_2 1282,84950
#define ADC_JSQR_JSQ3_3 1283,85025
#define ADC_JSQR_JSQ3_4 1284,85100
#define ADC_JSQR_JSQ4 1286,85177
#define ADC_JSQR_JSQ4_0 1287,85277
#define ADC_JSQR_JSQ4_1 1288,85352
#define ADC_JSQR_JSQ4_2 1289,85427
#define ADC_JSQR_JSQ4_3 1290,85502
#define ADC_JSQR_JSQ4_4 1291,85577
#define ADC_OFR1_OFFSET1 1294,85738
#define ADC_OFR1_OFFSET1_0 1295,85865
#define ADC_OFR1_OFFSET1_1 1296,85943
#define ADC_OFR1_OFFSET1_2 1297,86021
#define ADC_OFR1_OFFSET1_3 1298,86099
#define ADC_OFR1_OFFSET1_4 1299,86177
#define ADC_OFR1_OFFSET1_5 1300,86255
#define ADC_OFR1_OFFSET1_6 1301,86333
#define ADC_OFR1_OFFSET1_7 1302,86411
#define ADC_OFR1_OFFSET1_8 1303,86489
#define ADC_OFR1_OFFSET1_9 1304,86567
#define ADC_OFR1_OFFSET1_10 1305,86645
#define ADC_OFR1_OFFSET1_11 1306,86724
#define ADC_OFR1_OFFSET1_CH 1308,86805
#define ADC_OFR1_OFFSET1_CH_0 1309,86913
#define ADC_OFR1_OFFSET1_CH_1 1310,86997
#define ADC_OFR1_OFFSET1_CH_2 1311,87081
#define ADC_OFR1_OFFSET1_CH_3 1312,87165
#define ADC_OFR1_OFFSET1_CH_4 1313,87249
#define ADC_OFR1_OFFSET1_EN 1315,87335
#define ADC_OFR2_OFFSET2 1318,87501
#define ADC_OFR2_OFFSET2_0 1319,87628
#define ADC_OFR2_OFFSET2_1 1320,87706
#define ADC_OFR2_OFFSET2_2 1321,87784
#define ADC_OFR2_OFFSET2_3 1322,87862
#define ADC_OFR2_OFFSET2_4 1323,87940
#define ADC_OFR2_OFFSET2_5 1324,88018
#define ADC_OFR2_OFFSET2_6 1325,88096
#define ADC_OFR2_OFFSET2_7 1326,88174
#define ADC_OFR2_OFFSET2_8 1327,88252
#define ADC_OFR2_OFFSET2_9 1328,88330
#define ADC_OFR2_OFFSET2_10 1329,88408
#define ADC_OFR2_OFFSET2_11 1330,88487
#define ADC_OFR2_OFFSET2_CH 1332,88568
#define ADC_OFR2_OFFSET2_CH_0 1333,88676
#define ADC_OFR2_OFFSET2_CH_1 1334,88760
#define ADC_OFR2_OFFSET2_CH_2 1335,88844
#define ADC_OFR2_OFFSET2_CH_3 1336,88928
#define ADC_OFR2_OFFSET2_CH_4 1337,89012
#define ADC_OFR2_OFFSET2_EN 1339,89098
#define ADC_OFR3_OFFSET3 1342,89264
#define ADC_OFR3_OFFSET3_0 1343,89391
#define ADC_OFR3_OFFSET3_1 1344,89469
#define ADC_OFR3_OFFSET3_2 1345,89547
#define ADC_OFR3_OFFSET3_3 1346,89625
#define ADC_OFR3_OFFSET3_4 1347,89703
#define ADC_OFR3_OFFSET3_5 1348,89781
#define ADC_OFR3_OFFSET3_6 1349,89859
#define ADC_OFR3_OFFSET3_7 1350,89937
#define ADC_OFR3_OFFSET3_8 1351,90015
#define ADC_OFR3_OFFSET3_9 1352,90093
#define ADC_OFR3_OFFSET3_10 1353,90171
#define ADC_OFR3_OFFSET3_11 1354,90250
#define ADC_OFR3_OFFSET3_CH 1356,90331
#define ADC_OFR3_OFFSET3_CH_0 1357,90439
#define ADC_OFR3_OFFSET3_CH_1 1358,90523
#define ADC_OFR3_OFFSET3_CH_2 1359,90607
#define ADC_OFR3_OFFSET3_CH_3 1360,90691
#define ADC_OFR3_OFFSET3_CH_4 1361,90775
#define ADC_OFR3_OFFSET3_EN 1363,90861
#define ADC_OFR4_OFFSET4 1366,91027
#define ADC_OFR4_OFFSET4_0 1367,91154
#define ADC_OFR4_OFFSET4_1 1368,91232
#define ADC_OFR4_OFFSET4_2 1369,91310
#define ADC_OFR4_OFFSET4_3 1370,91388
#define ADC_OFR4_OFFSET4_4 1371,91466
#define ADC_OFR4_OFFSET4_5 1372,91544
#define ADC_OFR4_OFFSET4_6 1373,91622
#define ADC_OFR4_OFFSET4_7 1374,91700
#define ADC_OFR4_OFFSET4_8 1375,91778
#define ADC_OFR4_OFFSET4_9 1376,91856
#define ADC_OFR4_OFFSET4_10 1377,91934
#define ADC_OFR4_OFFSET4_11 1378,92013
#define ADC_OFR4_OFFSET4_CH 1380,92094
#define ADC_OFR4_OFFSET4_CH_0 1381,92202
#define ADC_OFR4_OFFSET4_CH_1 1382,92286
#define ADC_OFR4_OFFSET4_CH_2 1383,92370
#define ADC_OFR4_OFFSET4_CH_3 1384,92454
#define ADC_OFR4_OFFSET4_CH_4 1385,92538
#define ADC_OFR4_OFFSET4_EN 1387,92624
#define ADC_JDR1_JDATA 1390,92790
#define ADC_JDR1_JDATA_0 1391,92868
#define ADC_JDR1_JDATA_1 1392,92944
#define ADC_JDR1_JDATA_2 1393,93020
#define ADC_JDR1_JDATA_3 1394,93096
#define ADC_JDR1_JDATA_4 1395,93172
#define ADC_JDR1_JDATA_5 1396,93248
#define ADC_JDR1_JDATA_6 1397,93324
#define ADC_JDR1_JDATA_7 1398,93400
#define ADC_JDR1_JDATA_8 1399,93476
#define ADC_JDR1_JDATA_9 1400,93552
#define ADC_JDR1_JDATA_10 1401,93628
#define ADC_JDR1_JDATA_11 1402,93705
#define ADC_JDR1_JDATA_12 1403,93782
#define ADC_JDR1_JDATA_13 1404,93859
#define ADC_JDR1_JDATA_14 1405,93936
#define ADC_JDR1_JDATA_15 1406,94013
#define ADC_JDR2_JDATA 1409,94176
#define ADC_JDR2_JDATA_0 1410,94254
#define ADC_JDR2_JDATA_1 1411,94330
#define ADC_JDR2_JDATA_2 1412,94406
#define ADC_JDR2_JDATA_3 1413,94482
#define ADC_JDR2_JDATA_4 1414,94558
#define ADC_JDR2_JDATA_5 1415,94634
#define ADC_JDR2_JDATA_6 1416,94710
#define ADC_JDR2_JDATA_7 1417,94786
#define ADC_JDR2_JDATA_8 1418,94862
#define ADC_JDR2_JDATA_9 1419,94938
#define ADC_JDR2_JDATA_10 1420,95014
#define ADC_JDR2_JDATA_11 1421,95091
#define ADC_JDR2_JDATA_12 1422,95168
#define ADC_JDR2_JDATA_13 1423,95245
#define ADC_JDR2_JDATA_14 1424,95322
#define ADC_JDR2_JDATA_15 1425,95399
#define ADC_JDR3_JDATA 1428,95562
#define ADC_JDR3_JDATA_0 1429,95640
#define ADC_JDR3_JDATA_1 1430,95716
#define ADC_JDR3_JDATA_2 1431,95792
#define ADC_JDR3_JDATA_3 1432,95868
#define ADC_JDR3_JDATA_4 1433,95944
#define ADC_JDR3_JDATA_5 1434,96020
#define ADC_JDR3_JDATA_6 1435,96096
#define ADC_JDR3_JDATA_7 1436,96172
#define ADC_JDR3_JDATA_8 1437,96248
#define ADC_JDR3_JDATA_9 1438,96324
#define ADC_JDR3_JDATA_10 1439,96400
#define ADC_JDR3_JDATA_11 1440,96477
#define ADC_JDR3_JDATA_12 1441,96554
#define ADC_JDR3_JDATA_13 1442,96631
#define ADC_JDR3_JDATA_14 1443,96708
#define ADC_JDR3_JDATA_15 1444,96785
#define ADC_JDR4_JDATA 1447,96948
#define ADC_JDR4_JDATA_0 1448,97026
#define ADC_JDR4_JDATA_1 1449,97102
#define ADC_JDR4_JDATA_2 1450,97178
#define ADC_JDR4_JDATA_3 1451,97254
#define ADC_JDR4_JDATA_4 1452,97330
#define ADC_JDR4_JDATA_5 1453,97406
#define ADC_JDR4_JDATA_6 1454,97482
#define ADC_JDR4_JDATA_7 1455,97558
#define ADC_JDR4_JDATA_8 1456,97634
#define ADC_JDR4_JDATA_9 1457,97710
#define ADC_JDR4_JDATA_10 1458,97786
#define ADC_JDR4_JDATA_11 1459,97863
#define ADC_JDR4_JDATA_12 1460,97940
#define ADC_JDR4_JDATA_13 1461,98017
#define ADC_JDR4_JDATA_14 1462,98094
#define ADC_JDR4_JDATA_15 1463,98171
#define ADC_AWD2CR_AWD2CH 1466,98336
#define ADC_AWD2CR_AWD2CH_0 1467,98437
#define ADC_AWD2CR_AWD2CH_1 1468,98515
#define ADC_AWD2CR_AWD2CH_2 1469,98593
#define ADC_AWD2CR_AWD2CH_3 1470,98671
#define ADC_AWD2CR_AWD2CH_4 1471,98749
#define ADC_AWD2CR_AWD2CH_5 1472,98827
#define ADC_AWD2CR_AWD2CH_6 1473,98905
#define ADC_AWD2CR_AWD2CH_7 1474,98983
#define ADC_AWD2CR_AWD2CH_8 1475,99061
#define ADC_AWD2CR_AWD2CH_9 1476,99139
#define ADC_AWD2CR_AWD2CH_10 1477,99217
#define ADC_AWD2CR_AWD2CH_11 1478,99296
#define ADC_AWD2CR_AWD2CH_12 1479,99375
#define ADC_AWD2CR_AWD2CH_13 1480,99454
#define ADC_AWD2CR_AWD2CH_14 1481,99533
#define ADC_AWD2CR_AWD2CH_15 1482,99612
#define ADC_AWD2CR_AWD2CH_16 1483,99691
#define ADC_AWD2CR_AWD2CH_17 1484,99770
#define ADC_AWD3CR_AWD3CH 1487,99937
#define ADC_AWD3CR_AWD3CH_0 1488,100038
#define ADC_AWD3CR_AWD3CH_1 1489,100116
#define ADC_AWD3CR_AWD3CH_2 1490,100194
#define ADC_AWD3CR_AWD3CH_3 1491,100272
#define ADC_AWD3CR_AWD3CH_4 1492,100350
#define ADC_AWD3CR_AWD3CH_5 1493,100428
#define ADC_AWD3CR_AWD3CH_6 1494,100506
#define ADC_AWD3CR_AWD3CH_7 1495,100584
#define ADC_AWD3CR_AWD3CH_8 1496,100662
#define ADC_AWD3CR_AWD3CH_9 1497,100740
#define ADC_AWD3CR_AWD3CH_10 1498,100818
#define ADC_AWD3CR_AWD3CH_11 1499,100897
#define ADC_AWD3CR_AWD3CH_12 1500,100976
#define ADC_AWD3CR_AWD3CH_13 1501,101055
#define ADC_AWD3CR_AWD3CH_14 1502,101134
#define ADC_AWD3CR_AWD3CH_15 1503,101213
#define ADC_AWD3CR_AWD3CH_16 1504,101292
#define ADC_AWD3CR_AWD3CH_17 1505,101371
#define ADC_DIFSEL_DIFSEL 1508,101538
#define ADC_DIFSEL_DIFSEL_0 1509,101643
#define ADC_DIFSEL_DIFSEL_1 1510,101721
#define ADC_DIFSEL_DIFSEL_2 1511,101799
#define ADC_DIFSEL_DIFSEL_3 1512,101877
#define ADC_DIFSEL_DIFSEL_4 1513,101955
#define ADC_DIFSEL_DIFSEL_5 1514,102033
#define ADC_DIFSEL_DIFSEL_6 1515,102111
#define ADC_DIFSEL_DIFSEL_7 1516,102189
#define ADC_DIFSEL_DIFSEL_8 1517,102267
#define ADC_DIFSEL_DIFSEL_9 1518,102345
#define ADC_DIFSEL_DIFSEL_10 1519,102423
#define ADC_DIFSEL_DIFSEL_11 1520,102502
#define ADC_DIFSEL_DIFSEL_12 1521,102581
#define ADC_DIFSEL_DIFSEL_13 1522,102660
#define ADC_DIFSEL_DIFSEL_14 1523,102739
#define ADC_DIFSEL_DIFSEL_15 1524,102818
#define ADC_DIFSEL_DIFSEL_16 1525,102897
#define ADC_DIFSEL_DIFSEL_17 1526,102976
#define ADC_CALFACT_CALFACT_S 1529,103144
#define ADC_CALFACT_CALFACT_S_0 1530,103253
#define ADC_CALFACT_CALFACT_S_1 1531,103337
#define ADC_CALFACT_CALFACT_S_2 1532,103421
#define ADC_CALFACT_CALFACT_S_3 1533,103505
#define ADC_CALFACT_CALFACT_S_4 1534,103589
#define ADC_CALFACT_CALFACT_S_5 1535,103673
#define ADC_CALFACT_CALFACT_S_6 1536,103757
#define ADC_CALFACT_CALFACT_D 1537,103841
#define ADC_CALFACT_CALFACT_D_0 1538,103950
#define ADC_CALFACT_CALFACT_D_1 1539,104034
#define ADC_CALFACT_CALFACT_D_2 1540,104118
#define ADC_CALFACT_CALFACT_D_3 1541,104202
#define ADC_CALFACT_CALFACT_D_4 1542,104286
#define ADC_CALFACT_CALFACT_D_5 1543,104370
#define ADC_CALFACT_CALFACT_D_6 1544,104454
#define ADC1_CSR_ADRDY_MST 1548,104706
#define ADC1_CSR_ADRDY_EOSMP_MST 1549,104790
#define ADC1_CSR_ADRDY_EOC_MST 1550,104902
#define ADC1_CSR_ADRDY_EOS_MST 1551,105013
#define ADC1_CSR_ADRDY_OVR_MST 1552,105127
#define ADC1_CSR_ADRDY_JEOC_MST 1553,105225
#define ADC1_CSR_ADRDY_JEOS_MST 1554,105337
#define ADC1_CSR_AWD1_MST 1555,105452
#define ADC1_CSR_AWD2_MST 1556,105560
#define ADC1_CSR_AWD3_MST 1557,105668
#define ADC1_CSR_JQOVF_MST 1558,105776
#define ADC1_CSR_ADRDY_SLV 1559,105898
#define ADC1_CSR_ADRDY_EOSMP_SLV 1560,105981
#define ADC1_CSR_ADRDY_EOC_SLV 1561,106092
#define ADC1_CSR_ADRDY_EOS_SLV 1562,106202
#define ADC1_CSR_ADRDY_OVR_SLV 1563,106315
#define ADC1_CSR_ADRDY_JEOC_SLV 1564,106412
#define ADC1_CSR_ADRDY_JEOS_SLV 1565,106523
#define ADC1_CSR_AWD1_SLV 1566,106637
#define ADC1_CSR_AWD2_SLV 1567,106744
#define ADC1_CSR_AWD3_SLV 1568,106851
#define ADC1_CSR_JQOVF_SLV 1569,106958
#define ADC1_CCR_MULTI 1572,107164
#define ADC1_CCR_MULTI_0 1573,107256
#define ADC1_CCR_MULTI_1 1574,107335
#define ADC1_CCR_MULTI_2 1575,107414
#define ADC1_CCR_MULTI_3 1576,107493
#define ADC1_CCR_MULTI_4 1577,107572
#define ADC1_CCR_DELAY 1578,107651
#define ADC1_CCR_DELAY_0 1579,107750
#define ADC1_CCR_DELAY_1 1580,107829
#define ADC1_CCR_DELAY_2 1581,107908
#define ADC1_CCR_DELAY_3 1582,107987
#define ADC1_CCR_DMACFG 1583,108066
#define ADC1_CCR_MDMA 1584,108170
#define ADC1_CCR_MDMA_0 1585,108265
#define ADC1_CCR_MDMA_1 1586,108343
#define ADC1_CCR_CKMODE 1587,108421
#define ADC1_CCR_CKMODE_0 1588,108503
#define ADC1_CCR_CKMODE_1 1589,108583
#define ADC1_CCR_VREFEN 1590,108663
#define ADC1_CCR_TSEN 1591,108745
#define ADC1_CCR_VBATEN 1592,108838
#define ADC1_CDR_RDATA_MST 1595,109002
#define ADC1_CDR_RDATA_MST_0 1596,109100
#define ADC1_CDR_RDATA_MST_1 1597,109183
#define ADC1_CDR_RDATA_MST_2 1598,109266
#define ADC1_CDR_RDATA_MST_3 1599,109349
#define ADC1_CDR_RDATA_MST_4 1600,109432
#define ADC1_CDR_RDATA_MST_5 1601,109515
#define ADC1_CDR_RDATA_MST_6 1602,109598
#define ADC1_CDR_RDATA_MST_7 1603,109681
#define ADC1_CDR_RDATA_MST_8 1604,109764
#define ADC1_CDR_RDATA_MST_9 1605,109847
#define ADC1_CDR_RDATA_MST_10 1606,109930
#define ADC1_CDR_RDATA_MST_11 1607,110014
#define ADC1_CDR_RDATA_MST_12 1608,110098
#define ADC1_CDR_RDATA_MST_13 1609,110182
#define ADC1_CDR_RDATA_MST_14 1610,110266
#define ADC1_CDR_RDATA_MST_15 1611,110350
#define ADC1_CDR_RDATA_SLV 1613,110436
#define ADC1_CDR_RDATA_SLV_0 1614,110534
#define ADC1_CDR_RDATA_SLV_1 1615,110617
#define ADC1_CDR_RDATA_SLV_2 1616,110700
#define ADC1_CDR_RDATA_SLV_3 1617,110783
#define ADC1_CDR_RDATA_SLV_4 1618,110866
#define ADC1_CDR_RDATA_SLV_5 1619,110949
#define ADC1_CDR_RDATA_SLV_6 1620,111032
#define ADC1_CDR_RDATA_SLV_7 1621,111115
#define ADC1_CDR_RDATA_SLV_8 1622,111198
#define ADC1_CDR_RDATA_SLV_9 1623,111281
#define ADC1_CDR_RDATA_SLV_10 1624,111364
#define ADC1_CDR_RDATA_SLV_11 1625,111448
#define ADC1_CDR_RDATA_SLV_12 1626,111532
#define ADC1_CDR_RDATA_SLV_13 1627,111616
#define ADC1_CDR_RDATA_SLV_14 1628,111700
#define ADC1_CDR_RDATA_SLV_15 1629,111784
#define COMP2_CSR_COMP2EN 1638,112364
#define COMP2_CSR_COMP2INPDAC 1639,112449
#define COMP2_CSR_COMP2INSEL 1640,112561
#define COMP2_CSR_COMP2INSEL_0 1641,112662
#define COMP2_CSR_COMP2INSEL_1 1642,112769
#define COMP2_CSR_COMP2INSEL_2 1643,112876
#define COMP2_CSR_COMP2OUTSEL 1644,112983
#define COMP2_CSR_COMP2OUTSEL_0 1645,113075
#define COMP2_CSR_COMP2OUTSEL_1 1646,113173
#define COMP2_CSR_COMP2OUTSEL_2 1647,113271
#define COMP2_CSR_COMP2OUTSEL_3 1648,113369
#define COMP2_CSR_COMP2POL 1649,113467
#define COMP2_CSR_COMP2BLANKING 1650,113561
#define COMP2_CSR_COMP2BLANKING_0 1651,113648
#define COMP2_CSR_COMP2BLANKING_1 1652,113741
#define COMP2_CSR_COMP2BLANKING_2 1653,113834
#define COMP2_CSR_COMP2OUT 1654,113927
#define COMP2_CSR_COMP2LOCK 1655,114018
#define COMP4_CSR_COMP4EN 1658,114185
#define COMP4_CSR_COMP4INSEL 1659,114270
#define COMP4_CSR_COMP4INSEL_0 1660,114371
#define COMP4_CSR_COMP4INSEL_1 1661,114478
#define COMP4_CSR_COMP4INSEL_2 1662,114585
#define COMP4_CSR_COMP4OUTSEL 1663,114692
#define COMP4_CSR_COMP4OUTSEL_0 1664,114784
#define COMP4_CSR_COMP4OUTSEL_1 1665,114882
#define COMP4_CSR_COMP4OUTSEL_2 1666,114980
#define COMP4_CSR_COMP4OUTSEL_3 1667,115078
#define COMP4_CSR_COMP4POL 1668,115176
#define COMP4_CSR_COMP4BLANKING 1669,115270
#define COMP4_CSR_COMP4BLANKING_0 1670,115357
#define COMP4_CSR_COMP4BLANKING_1 1671,115450
#define COMP4_CSR_COMP4BLANKING_2 1672,115543
#define COMP4_CSR_COMP4OUT 1673,115636
#define COMP4_CSR_COMP4LOCK 1674,115727
#define COMP6_CSR_COMP6EN 1677,115894
#define COMP6_CSR_COMP6INSEL 1678,115979
#define COMP6_CSR_COMP6INSEL_0 1679,116080
#define COMP6_CSR_COMP6INSEL_1 1680,116187
#define COMP6_CSR_COMP6INSEL_2 1681,116294
#define COMP6_CSR_COMP6OUTSEL 1682,116401
#define COMP6_CSR_COMP6OUTSEL_0 1683,116493
#define COMP6_CSR_COMP6OUTSEL_1 1684,116591
#define COMP6_CSR_COMP6OUTSEL_2 1685,116689
#define COMP6_CSR_COMP6OUTSEL_3 1686,116787
#define COMP6_CSR_COMP6POL 1687,116885
#define COMP6_CSR_COMP6BLANKING 1688,116979
#define COMP6_CSR_COMP6BLANKING_0 1689,117066
#define COMP6_CSR_COMP6BLANKING_1 1690,117159
#define COMP6_CSR_COMP6BLANKING_2 1691,117252
#define COMP6_CSR_COMP6OUT 1692,117345
#define COMP6_CSR_COMP6LOCK 1693,117436
#define COMP_CSR_COMPxEN 1696,117603
#define COMP_CSR_COMP2SW1 1697,117687
#define COMP_CSR_COMPxINSEL 1698,117783
#define COMP_CSR_COMPxINSEL_0 1699,117883
#define COMP_CSR_COMPxINSEL_1 1700,117989
#define COMP_CSR_COMPxINSEL_2 1701,118095
#define COMP_CSR_COMPxOUTSEL 1702,118201
#define COMP_CSR_COMPxOUTSEL_0 1703,118292
#define COMP_CSR_COMPxOUTSEL_1 1704,118389
#define COMP_CSR_COMPxOUTSEL_2 1705,118486
#define COMP_CSR_COMPxOUTSEL_3 1706,118583
#define COMP_CSR_COMPxPOL 1707,118680
#define COMP_CSR_COMPxBLANKING 1708,118773
#define COMP_CSR_COMPxBLANKING_0 1709,118859
#define COMP_CSR_COMPxBLANKING_1 1710,118951
#define COMP_CSR_COMPxBLANKING_2 1711,119043
#define COMP_CSR_COMPxOUT 1712,119135
#define COMP_CSR_COMPxLOCK 1713,119225
#define OPAMP2_CSR_OPAMP2EN 1721,119801
#define OPAMP2_CSR_FORCEVP 1722,119889
#define OPAMP2_CSR_VPSEL 1723,120027
#define OPAMP2_CSR_VPSEL_0 1724,120131
#define OPAMP2_CSR_VPSEL_1 1725,120211
#define OPAMP2_CSR_VMSEL 1726,120291
#define OPAMP2_CSR_VMSEL_0 1727,120391
#define OPAMP2_CSR_VMSEL_1 1728,120471
#define OPAMP2_CSR_TCMEN 1729,120551
#define OPAMP2_CSR_VMSSEL 1730,120658
#define OPAMP2_CSR_VPSSEL 1731,120768
#define OPAMP2_CSR_VPSSEL_0 1732,120882
#define OPAMP2_CSR_VPSSEL_1 1733,120962
#define OPAMP2_CSR_CALON 1734,121042
#define OPAMP2_CSR_CALSEL 1735,121140
#define OPAMP2_CSR_CALSEL_0 1736,121236
#define OPAMP2_CSR_CALSEL_1 1737,121316
#define OPAMP2_CSR_PGGAIN 1738,121396
#define OPAMP2_CSR_PGGAIN_0 1739,121487
#define OPAMP2_CSR_PGGAIN_1 1740,121567
#define OPAMP2_CSR_PGGAIN_2 1741,121647
#define OPAMP2_CSR_PGGAIN_3 1742,121727
#define OPAMP2_CSR_USERTRIM 1743,121807
#define OPAMP2_CSR_TRIMOFFSETP 1744,121902
#define OPAMP2_CSR_TRIMOFFSETN 1745,122005
#define OPAMP2_CSR_TSTREF 1746,122108
#define OPAMP2_CSR_OUTCAL 1747,122238
#define OPAMP2_CSR_LOCK 1748,122336
#define OPAMP_CSR_OPAMPxEN 1751,122505
#define OPAMP_CSR_FORCEVP 1752,122591
#define OPAMP_CSR_VPSEL 1753,122728
#define OPAMP_CSR_VPSEL_0 1754,122831
#define OPAMP_CSR_VPSEL_1 1755,122910
#define OPAMP_CSR_VMSEL 1756,122989
#define OPAMP_CSR_VMSEL_0 1757,123088
#define OPAMP_CSR_VMSEL_1 1758,123167
#define OPAMP_CSR_TCMEN 1759,123246
#define OPAMP_CSR_VMSSEL 1760,123352
#define OPAMP_CSR_VPSSEL 1761,123461
#define OPAMP_CSR_VPSSEL_0 1762,123574
#define OPAMP_CSR_VPSSEL_1 1763,123653
#define OPAMP_CSR_CALON 1764,123732
#define OPAMP_CSR_CALSEL 1765,123829
#define OPAMP_CSR_CALSEL_0 1766,123924
#define OPAMP_CSR_CALSEL_1 1767,124003
#define OPAMP_CSR_PGGAIN 1768,124082
#define OPAMP_CSR_PGGAIN_0 1769,124172
#define OPAMP_CSR_PGGAIN_1 1770,124251
#define OPAMP_CSR_PGGAIN_2 1771,124330
#define OPAMP_CSR_PGGAIN_3 1772,124409
#define OPAMP_CSR_USERTRIM 1773,124488
#define OPAMP_CSR_TRIMOFFSETP 1774,124582
#define OPAMP_CSR_TRIMOFFSETN 1775,124684
#define OPAMP_CSR_TSTREF 1776,124786
#define OPAMP_CSR_OUTCAL 1777,124915
#define OPAMP_CSR_LOCK 1778,125012
#define  CAN_MCR_INRQ 1786,125590
#define  CAN_MCR_SLEEP 1787,125696
#define  CAN_MCR_TXFP 1788,125798
#define  CAN_MCR_RFLM 1789,125904
#define  CAN_MCR_NART 1790,126012
#define  CAN_MCR_AWUM 1791,126123
#define  CAN_MCR_ABOM 1792,126228
#define  CAN_MCR_TTCM 1793,126340
#define  CAN_MCR_RESET 1794,126457
#define  CAN_MSR_INAK 1797,126652
#define  CAN_MSR_SLAK 1798,126762
#define  CAN_MSR_ERRI 1799,126863
#define  CAN_MSR_WKUI 1800,126962
#define  CAN_MSR_SLAKI 1801,127062
#define  CAN_MSR_TXM 1802,127173
#define  CAN_MSR_RXM 1803,127270
#define  CAN_MSR_SAMP 1804,127366
#define  CAN_MSR_RX 1805,127467
#define  CAN_TSR_RQCP0 1808,127648
#define  CAN_TSR_TXOK0 1809,127758
#define  CAN_TSR_ALST0 1810,127869
#define  CAN_TSR_TERR0 1811,127982
#define  CAN_TSR_ABRQ0 1812,128096
#define  CAN_TSR_RQCP1 1813,128206
#define  CAN_TSR_TXOK1 1814,128316
#define  CAN_TSR_ALST1 1815,128427
#define  CAN_TSR_TERR1 1816,128540
#define  CAN_TSR_ABRQ1 1817,128654
#define  CAN_TSR_RQCP2 1818,128765
#define  CAN_TSR_TXOK2 1819,128875
#define  CAN_TSR_ALST2 1820,128987
#define  CAN_TSR_TERR2 1821,129101
#define  CAN_TSR_ABRQ2 1822,129216
#define  CAN_TSR_CODE 1823,129327
#define  CAN_TSR_TME 1825,129425
#define  CAN_TSR_TME0 1826,129522
#define  CAN_TSR_TME1 1827,129630
#define  CAN_TSR_TME2 1828,129738
#define  CAN_TSR_LOW 1830,129848
#define  CAN_TSR_LOW0 1831,129945
#define  CAN_TSR_LOW1 1832,130063
#define  CAN_TSR_LOW2 1833,130181
#define  CAN_RF0R_FMP0 1836,130383
#define  CAN_RF0R_FULL0 1837,130489
#define  CAN_RF0R_FOVR0 1838,130584
#define  CAN_RF0R_RFOM0 1839,130682
#define  CAN_RF1R_FMP1 1842,130879
#define  CAN_RF1R_FULL1 1843,130985
#define  CAN_RF1R_FOVR1 1844,131080
#define  CAN_RF1R_RFOM1 1845,131178
#define  CAN_IER_TMEIE 1848,131375
#define  CAN_IER_FMPIE0 1849,131498
#define  CAN_IER_FFIE0 1850,131619
#define  CAN_IER_FOVIE0 1851,131729
#define  CAN_IER_FMPIE1 1852,131842
#define  CAN_IER_FFIE1 1853,131963
#define  CAN_IER_FOVIE1 1854,132073
#define  CAN_IER_EWGIE 1855,132186
#define  CAN_IER_EPVIE 1856,132300
#define  CAN_IER_BOFIE 1857,132414
#define  CAN_IER_LECIE 1858,132522
#define  CAN_IER_ERRIE 1859,132638
#define  CAN_IER_WKUIE 1860,132744
#define  CAN_IER_SLKIE 1861,132851
#define  CAN_ESR_EWGF 1864,133041
#define  CAN_ESR_EPVF 1865,133143
#define  CAN_ESR_BOFF 1866,133245
#define  CAN_ESR_LEC 1868,133343
#define  CAN_ESR_LEC_0 1869,133458
#define  CAN_ESR_LEC_1 1870,133547
#define  CAN_ESR_LEC_2 1871,133636
#define  CAN_ESR_TEC 1873,133727
#define  CAN_ESR_REC 1874,133869
#define  CAN_BTR_BRP 1877,134058
#define  CAN_BTR_TS1 1878,134161
#define  CAN_BTR_TS1_0 1879,134259
#define  CAN_BTR_TS1_1 1880,134365
#define  CAN_BTR_TS1_2 1881,134471
#define  CAN_BTR_TS1_3 1882,134577
#define  CAN_BTR_TS2 1883,134683
#define  CAN_BTR_TS2_0 1884,134781
#define  CAN_BTR_TS2_1 1885,134887
#define  CAN_BTR_TS2_2 1886,134993
#define  CAN_BTR_SJW 1887,135099
#define  CAN_BTR_SJW_0 1888,135211
#define  CAN_BTR_SJW_1 1889,135331
#define  CAN_BTR_LBKM 1890,135451
#define  CAN_BTR_SILM 1891,135557
#define  CAN_TI0R_TXRQ 1895,135762
#define  CAN_TI0R_RTR 1896,135870
#define  CAN_TI0R_IDE 1897,135981
#define  CAN_TI0R_EXID 1898,136085
#define  CAN_TI0R_STID 1899,136188
#define  CAN_TDT0R_DLC 1902,136398
#define  CAN_TDT0R_TGT 1903,136498
#define  CAN_TDT0R_TIME 1904,136602
#define  CAN_TDL0R_DATA0 1907,136788
#define  CAN_TDL0R_DATA1 1908,136883
#define  CAN_TDL0R_DATA2 1909,136978
#define  CAN_TDL0R_DATA3 1910,137073
#define  CAN_TDH0R_DATA4 1913,137252
#define  CAN_TDH0R_DATA5 1914,137347
#define  CAN_TDH0R_DATA6 1915,137442
#define  CAN_TDH0R_DATA7 1916,137537
#define  CAN_TI1R_TXRQ 1919,137716
#define  CAN_TI1R_RTR 1920,137824
#define  CAN_TI1R_IDE 1921,137935
#define  CAN_TI1R_EXID 1922,138039
#define  CAN_TI1R_STID 1923,138142
#define  CAN_TDT1R_DLC 1926,138352
#define  CAN_TDT1R_TGT 1927,138452
#define  CAN_TDT1R_TIME 1928,138556
#define  CAN_TDL1R_DATA0 1931,138742
#define  CAN_TDL1R_DATA1 1932,138837
#define  CAN_TDL1R_DATA2 1933,138932
#define  CAN_TDL1R_DATA3 1934,139027
#define  CAN_TDH1R_DATA4 1937,139206
#define  CAN_TDH1R_DATA5 1938,139301
#define  CAN_TDH1R_DATA6 1939,139396
#define  CAN_TDH1R_DATA7 1940,139491
#define  CAN_TI2R_TXRQ 1943,139670
#define  CAN_TI2R_RTR 1944,139778
#define  CAN_TI2R_IDE 1945,139889
#define  CAN_TI2R_EXID 1946,139993
#define  CAN_TI2R_STID 1947,140096
#define  CAN_TDT2R_DLC 1950,140306
#define  CAN_TDT2R_TGT 1951,140406
#define  CAN_TDT2R_TIME 1952,140510
#define  CAN_TDL2R_DATA0 1955,140696
#define  CAN_TDL2R_DATA1 1956,140791
#define  CAN_TDL2R_DATA2 1957,140886
#define  CAN_TDL2R_DATA3 1958,140981
#define  CAN_TDH2R_DATA4 1961,141160
#define  CAN_TDH2R_DATA5 1962,141255
#define  CAN_TDH2R_DATA6 1963,141350
#define  CAN_TDH2R_DATA7 1964,141445
#define  CAN_RI0R_RTR 1967,141624
#define  CAN_RI0R_IDE 1968,141735
#define  CAN_RI0R_EXID 1969,141839
#define  CAN_RI0R_STID 1970,141942
#define  CAN_RDT0R_DLC 1973,142152
#define  CAN_RDT0R_FMI 1974,142252
#define  CAN_RDT0R_TIME 1975,142354
#define  CAN_RDL0R_DATA0 1978,142540
#define  CAN_RDL0R_DATA1 1979,142635
#define  CAN_RDL0R_DATA2 1980,142730
#define  CAN_RDL0R_DATA3 1981,142825
#define  CAN_RDH0R_DATA4 1984,143004
#define  CAN_RDH0R_DATA5 1985,143099
#define  CAN_RDH0R_DATA6 1986,143194
#define  CAN_RDH0R_DATA7 1987,143289
#define  CAN_RI1R_RTR 1990,143468
#define  CAN_RI1R_IDE 1991,143579
#define  CAN_RI1R_EXID 1992,143683
#define  CAN_RI1R_STID 1993,143786
#define  CAN_RDT1R_DLC 1996,143996
#define  CAN_RDT1R_FMI 1997,144096
#define  CAN_RDT1R_TIME 1998,144198
#define  CAN_RDL1R_DATA0 2001,144384
#define  CAN_RDL1R_DATA1 2002,144479
#define  CAN_RDL1R_DATA2 2003,144574
#define  CAN_RDL1R_DATA3 2004,144669
#define  CAN_RDH1R_DATA4 2007,144848
#define  CAN_RDH1R_DATA5 2008,144943
#define  CAN_RDH1R_DATA6 2009,145038
#define  CAN_RDH1R_DATA7 2010,145133
#define  CAN_FMR_FINIT 2014,145341
#define  CAN_FM1R_FBM 2017,145525
#define  CAN_FM1R_FBM0 2018,145620
#define  CAN_FM1R_FBM1 2019,145726
#define  CAN_FM1R_FBM2 2020,145832
#define  CAN_FM1R_FBM3 2021,145938
#define  CAN_FM1R_FBM4 2022,146044
#define  CAN_FM1R_FBM5 2023,146150
#define  CAN_FM1R_FBM6 2024,146256
#define  CAN_FM1R_FBM7 2025,146362
#define  CAN_FM1R_FBM8 2026,146468
#define  CAN_FM1R_FBM9 2027,146574
#define  CAN_FM1R_FBM10 2028,146680
#define  CAN_FM1R_FBM11 2029,146787
#define  CAN_FM1R_FBM12 2030,146894
#define  CAN_FM1R_FBM13 2031,147001
#define  CAN_FS1R_FSC 2034,147192
#define  CAN_FS1R_FSC0 2035,147302
#define  CAN_FS1R_FSC1 2036,147418
#define  CAN_FS1R_FSC2 2037,147534
#define  CAN_FS1R_FSC3 2038,147650
#define  CAN_FS1R_FSC4 2039,147766
#define  CAN_FS1R_FSC5 2040,147882
#define  CAN_FS1R_FSC6 2041,147998
#define  CAN_FS1R_FSC7 2042,148114
#define  CAN_FS1R_FSC8 2043,148230
#define  CAN_FS1R_FSC9 2044,148346
#define  CAN_FS1R_FSC10 2045,148462
#define  CAN_FS1R_FSC11 2046,148579
#define  CAN_FS1R_FSC12 2047,148696
#define  CAN_FS1R_FSC13 2048,148813
#define  CAN_FFA1R_FFA 2051,149014
#define  CAN_FFA1R_FFA0 2052,149120
#define  CAN_FFA1R_FFA1 2053,149239
#define  CAN_FFA1R_FFA2 2054,149358
#define  CAN_FFA1R_FFA3 2055,149477
#define  CAN_FFA1R_FFA4 2056,149596
#define  CAN_FFA1R_FFA5 2057,149715
#define  CAN_FFA1R_FFA6 2058,149834
#define  CAN_FFA1R_FFA7 2059,149953
#define  CAN_FFA1R_FFA8 2060,150072
#define  CAN_FFA1R_FFA9 2061,150191
#define  CAN_FFA1R_FFA10 2062,150310
#define  CAN_FFA1R_FFA11 2063,150430
#define  CAN_FFA1R_FFA12 2064,150550
#define  CAN_FFA1R_FFA13 2065,150670
#define  CAN_FA1R_FACT 2068,150874
#define  CAN_FA1R_FACT0 2069,150971
#define  CAN_FA1R_FACT1 2070,151070
#define  CAN_FA1R_FACT2 2071,151169
#define  CAN_FA1R_FACT3 2072,151268
#define  CAN_FA1R_FACT4 2073,151367
#define  CAN_FA1R_FACT5 2074,151466
#define  CAN_FA1R_FACT6 2075,151565
#define  CAN_FA1R_FACT7 2076,151664
#define  CAN_FA1R_FACT8 2077,151763
#define  CAN_FA1R_FACT9 2078,151862
#define  CAN_FA1R_FACT10 2079,151961
#define  CAN_FA1R_FACT11 2080,152061
#define  CAN_FA1R_FACT12 2081,152161
#define  CAN_FA1R_FACT13 2082,152261
#define  CAN_F0R1_FB0 2085,152445
#define  CAN_F0R1_FB1 2086,152541
#define  CAN_F0R1_FB2 2087,152637
#define  CAN_F0R1_FB3 2088,152733
#define  CAN_F0R1_FB4 2089,152829
#define  CAN_F0R1_FB5 2090,152925
#define  CAN_F0R1_FB6 2091,153021
#define  CAN_F0R1_FB7 2092,153117
#define  CAN_F0R1_FB8 2093,153213
#define  CAN_F0R1_FB9 2094,153309
#define  CAN_F0R1_FB10 2095,153405
#define  CAN_F0R1_FB11 2096,153502
#define  CAN_F0R1_FB12 2097,153599
#define  CAN_F0R1_FB13 2098,153696
#define  CAN_F0R1_FB14 2099,153793
#define  CAN_F0R1_FB15 2100,153890
#define  CAN_F0R1_FB16 2101,153987
#define  CAN_F0R1_FB17 2102,154084
#define  CAN_F0R1_FB18 2103,154181
#define  CAN_F0R1_FB19 2104,154278
#define  CAN_F0R1_FB20 2105,154375
#define  CAN_F0R1_FB21 2106,154472
#define  CAN_F0R1_FB22 2107,154569
#define  CAN_F0R1_FB23 2108,154666
#define  CAN_F0R1_FB24 2109,154763
#define  CAN_F0R1_FB25 2110,154860
#define  CAN_F0R1_FB26 2111,154957
#define  CAN_F0R1_FB27 2112,155054
#define  CAN_F0R1_FB28 2113,155151
#define  CAN_F0R1_FB29 2114,155248
#define  CAN_F0R1_FB30 2115,155345
#define  CAN_F0R1_FB31 2116,155442
#define  CAN_F1R1_FB0 2119,155623
#define  CAN_F1R1_FB1 2120,155719
#define  CAN_F1R1_FB2 2121,155815
#define  CAN_F1R1_FB3 2122,155911
#define  CAN_F1R1_FB4 2123,156007
#define  CAN_F1R1_FB5 2124,156103
#define  CAN_F1R1_FB6 2125,156199
#define  CAN_F1R1_FB7 2126,156295
#define  CAN_F1R1_FB8 2127,156391
#define  CAN_F1R1_FB9 2128,156487
#define  CAN_F1R1_FB10 2129,156583
#define  CAN_F1R1_FB11 2130,156680
#define  CAN_F1R1_FB12 2131,156777
#define  CAN_F1R1_FB13 2132,156874
#define  CAN_F1R1_FB14 2133,156971
#define  CAN_F1R1_FB15 2134,157068
#define  CAN_F1R1_FB16 2135,157165
#define  CAN_F1R1_FB17 2136,157262
#define  CAN_F1R1_FB18 2137,157359
#define  CAN_F1R1_FB19 2138,157456
#define  CAN_F1R1_FB20 2139,157553
#define  CAN_F1R1_FB21 2140,157650
#define  CAN_F1R1_FB22 2141,157747
#define  CAN_F1R1_FB23 2142,157844
#define  CAN_F1R1_FB24 2143,157941
#define  CAN_F1R1_FB25 2144,158038
#define  CAN_F1R1_FB26 2145,158135
#define  CAN_F1R1_FB27 2146,158232
#define  CAN_F1R1_FB28 2147,158329
#define  CAN_F1R1_FB29 2148,158426
#define  CAN_F1R1_FB30 2149,158523
#define  CAN_F1R1_FB31 2150,158620
#define  CAN_F2R1_FB0 2153,158801
#define  CAN_F2R1_FB1 2154,158897
#define  CAN_F2R1_FB2 2155,158993
#define  CAN_F2R1_FB3 2156,159089
#define  CAN_F2R1_FB4 2157,159185
#define  CAN_F2R1_FB5 2158,159281
#define  CAN_F2R1_FB6 2159,159377
#define  CAN_F2R1_FB7 2160,159473
#define  CAN_F2R1_FB8 2161,159569
#define  CAN_F2R1_FB9 2162,159665
#define  CAN_F2R1_FB10 2163,159761
#define  CAN_F2R1_FB11 2164,159858
#define  CAN_F2R1_FB12 2165,159955
#define  CAN_F2R1_FB13 2166,160052
#define  CAN_F2R1_FB14 2167,160149
#define  CAN_F2R1_FB15 2168,160246
#define  CAN_F2R1_FB16 2169,160343
#define  CAN_F2R1_FB17 2170,160440
#define  CAN_F2R1_FB18 2171,160537
#define  CAN_F2R1_FB19 2172,160634
#define  CAN_F2R1_FB20 2173,160731
#define  CAN_F2R1_FB21 2174,160828
#define  CAN_F2R1_FB22 2175,160925
#define  CAN_F2R1_FB23 2176,161022
#define  CAN_F2R1_FB24 2177,161119
#define  CAN_F2R1_FB25 2178,161216
#define  CAN_F2R1_FB26 2179,161313
#define  CAN_F2R1_FB27 2180,161410
#define  CAN_F2R1_FB28 2181,161507
#define  CAN_F2R1_FB29 2182,161604
#define  CAN_F2R1_FB30 2183,161701
#define  CAN_F2R1_FB31 2184,161798
#define  CAN_F3R1_FB0 2187,161979
#define  CAN_F3R1_FB1 2188,162075
#define  CAN_F3R1_FB2 2189,162171
#define  CAN_F3R1_FB3 2190,162267
#define  CAN_F3R1_FB4 2191,162363
#define  CAN_F3R1_FB5 2192,162459
#define  CAN_F3R1_FB6 2193,162555
#define  CAN_F3R1_FB7 2194,162651
#define  CAN_F3R1_FB8 2195,162747
#define  CAN_F3R1_FB9 2196,162843
#define  CAN_F3R1_FB10 2197,162939
#define  CAN_F3R1_FB11 2198,163036
#define  CAN_F3R1_FB12 2199,163133
#define  CAN_F3R1_FB13 2200,163230
#define  CAN_F3R1_FB14 2201,163327
#define  CAN_F3R1_FB15 2202,163424
#define  CAN_F3R1_FB16 2203,163521
#define  CAN_F3R1_FB17 2204,163618
#define  CAN_F3R1_FB18 2205,163715
#define  CAN_F3R1_FB19 2206,163812
#define  CAN_F3R1_FB20 2207,163909
#define  CAN_F3R1_FB21 2208,164006
#define  CAN_F3R1_FB22 2209,164103
#define  CAN_F3R1_FB23 2210,164200
#define  CAN_F3R1_FB24 2211,164297
#define  CAN_F3R1_FB25 2212,164394
#define  CAN_F3R1_FB26 2213,164491
#define  CAN_F3R1_FB27 2214,164588
#define  CAN_F3R1_FB28 2215,164685
#define  CAN_F3R1_FB29 2216,164782
#define  CAN_F3R1_FB30 2217,164879
#define  CAN_F3R1_FB31 2218,164976
#define  CAN_F4R1_FB0 2221,165157
#define  CAN_F4R1_FB1 2222,165253
#define  CAN_F4R1_FB2 2223,165349
#define  CAN_F4R1_FB3 2224,165445
#define  CAN_F4R1_FB4 2225,165541
#define  CAN_F4R1_FB5 2226,165637
#define  CAN_F4R1_FB6 2227,165733
#define  CAN_F4R1_FB7 2228,165829
#define  CAN_F4R1_FB8 2229,165925
#define  CAN_F4R1_FB9 2230,166021
#define  CAN_F4R1_FB10 2231,166117
#define  CAN_F4R1_FB11 2232,166214
#define  CAN_F4R1_FB12 2233,166311
#define  CAN_F4R1_FB13 2234,166408
#define  CAN_F4R1_FB14 2235,166505
#define  CAN_F4R1_FB15 2236,166602
#define  CAN_F4R1_FB16 2237,166699
#define  CAN_F4R1_FB17 2238,166796
#define  CAN_F4R1_FB18 2239,166893
#define  CAN_F4R1_FB19 2240,166990
#define  CAN_F4R1_FB20 2241,167087
#define  CAN_F4R1_FB21 2242,167184
#define  CAN_F4R1_FB22 2243,167281
#define  CAN_F4R1_FB23 2244,167378
#define  CAN_F4R1_FB24 2245,167475
#define  CAN_F4R1_FB25 2246,167572
#define  CAN_F4R1_FB26 2247,167669
#define  CAN_F4R1_FB27 2248,167766
#define  CAN_F4R1_FB28 2249,167863
#define  CAN_F4R1_FB29 2250,167960
#define  CAN_F4R1_FB30 2251,168057
#define  CAN_F4R1_FB31 2252,168154
#define  CAN_F5R1_FB0 2255,168335
#define  CAN_F5R1_FB1 2256,168431
#define  CAN_F5R1_FB2 2257,168527
#define  CAN_F5R1_FB3 2258,168623
#define  CAN_F5R1_FB4 2259,168719
#define  CAN_F5R1_FB5 2260,168815
#define  CAN_F5R1_FB6 2261,168911
#define  CAN_F5R1_FB7 2262,169007
#define  CAN_F5R1_FB8 2263,169103
#define  CAN_F5R1_FB9 2264,169199
#define  CAN_F5R1_FB10 2265,169295
#define  CAN_F5R1_FB11 2266,169392
#define  CAN_F5R1_FB12 2267,169489
#define  CAN_F5R1_FB13 2268,169586
#define  CAN_F5R1_FB14 2269,169683
#define  CAN_F5R1_FB15 2270,169780
#define  CAN_F5R1_FB16 2271,169877
#define  CAN_F5R1_FB17 2272,169974
#define  CAN_F5R1_FB18 2273,170071
#define  CAN_F5R1_FB19 2274,170168
#define  CAN_F5R1_FB20 2275,170265
#define  CAN_F5R1_FB21 2276,170362
#define  CAN_F5R1_FB22 2277,170459
#define  CAN_F5R1_FB23 2278,170556
#define  CAN_F5R1_FB24 2279,170653
#define  CAN_F5R1_FB25 2280,170750
#define  CAN_F5R1_FB26 2281,170847
#define  CAN_F5R1_FB27 2282,170944
#define  CAN_F5R1_FB28 2283,171041
#define  CAN_F5R1_FB29 2284,171138
#define  CAN_F5R1_FB30 2285,171235
#define  CAN_F5R1_FB31 2286,171332
#define  CAN_F6R1_FB0 2289,171513
#define  CAN_F6R1_FB1 2290,171609
#define  CAN_F6R1_FB2 2291,171705
#define  CAN_F6R1_FB3 2292,171801
#define  CAN_F6R1_FB4 2293,171897
#define  CAN_F6R1_FB5 2294,171993
#define  CAN_F6R1_FB6 2295,172089
#define  CAN_F6R1_FB7 2296,172185
#define  CAN_F6R1_FB8 2297,172281
#define  CAN_F6R1_FB9 2298,172377
#define  CAN_F6R1_FB10 2299,172473
#define  CAN_F6R1_FB11 2300,172570
#define  CAN_F6R1_FB12 2301,172667
#define  CAN_F6R1_FB13 2302,172764
#define  CAN_F6R1_FB14 2303,172861
#define  CAN_F6R1_FB15 2304,172958
#define  CAN_F6R1_FB16 2305,173055
#define  CAN_F6R1_FB17 2306,173152
#define  CAN_F6R1_FB18 2307,173249
#define  CAN_F6R1_FB19 2308,173346
#define  CAN_F6R1_FB20 2309,173443
#define  CAN_F6R1_FB21 2310,173540
#define  CAN_F6R1_FB22 2311,173637
#define  CAN_F6R1_FB23 2312,173734
#define  CAN_F6R1_FB24 2313,173831
#define  CAN_F6R1_FB25 2314,173928
#define  CAN_F6R1_FB26 2315,174025
#define  CAN_F6R1_FB27 2316,174122
#define  CAN_F6R1_FB28 2317,174219
#define  CAN_F6R1_FB29 2318,174316
#define  CAN_F6R1_FB30 2319,174413
#define  CAN_F6R1_FB31 2320,174510
#define  CAN_F7R1_FB0 2323,174691
#define  CAN_F7R1_FB1 2324,174787
#define  CAN_F7R1_FB2 2325,174883
#define  CAN_F7R1_FB3 2326,174979
#define  CAN_F7R1_FB4 2327,175075
#define  CAN_F7R1_FB5 2328,175171
#define  CAN_F7R1_FB6 2329,175267
#define  CAN_F7R1_FB7 2330,175363
#define  CAN_F7R1_FB8 2331,175459
#define  CAN_F7R1_FB9 2332,175555
#define  CAN_F7R1_FB10 2333,175651
#define  CAN_F7R1_FB11 2334,175748
#define  CAN_F7R1_FB12 2335,175845
#define  CAN_F7R1_FB13 2336,175942
#define  CAN_F7R1_FB14 2337,176039
#define  CAN_F7R1_FB15 2338,176136
#define  CAN_F7R1_FB16 2339,176233
#define  CAN_F7R1_FB17 2340,176330
#define  CAN_F7R1_FB18 2341,176427
#define  CAN_F7R1_FB19 2342,176524
#define  CAN_F7R1_FB20 2343,176621
#define  CAN_F7R1_FB21 2344,176718
#define  CAN_F7R1_FB22 2345,176815
#define  CAN_F7R1_FB23 2346,176912
#define  CAN_F7R1_FB24 2347,177009
#define  CAN_F7R1_FB25 2348,177106
#define  CAN_F7R1_FB26 2349,177203
#define  CAN_F7R1_FB27 2350,177300
#define  CAN_F7R1_FB28 2351,177397
#define  CAN_F7R1_FB29 2352,177494
#define  CAN_F7R1_FB30 2353,177591
#define  CAN_F7R1_FB31 2354,177688
#define  CAN_F8R1_FB0 2357,177869
#define  CAN_F8R1_FB1 2358,177965
#define  CAN_F8R1_FB2 2359,178061
#define  CAN_F8R1_FB3 2360,178157
#define  CAN_F8R1_FB4 2361,178253
#define  CAN_F8R1_FB5 2362,178349
#define  CAN_F8R1_FB6 2363,178445
#define  CAN_F8R1_FB7 2364,178541
#define  CAN_F8R1_FB8 2365,178637
#define  CAN_F8R1_FB9 2366,178733
#define  CAN_F8R1_FB10 2367,178829
#define  CAN_F8R1_FB11 2368,178926
#define  CAN_F8R1_FB12 2369,179023
#define  CAN_F8R1_FB13 2370,179120
#define  CAN_F8R1_FB14 2371,179217
#define  CAN_F8R1_FB15 2372,179314
#define  CAN_F8R1_FB16 2373,179411
#define  CAN_F8R1_FB17 2374,179508
#define  CAN_F8R1_FB18 2375,179605
#define  CAN_F8R1_FB19 2376,179702
#define  CAN_F8R1_FB20 2377,179799
#define  CAN_F8R1_FB21 2378,179896
#define  CAN_F8R1_FB22 2379,179993
#define  CAN_F8R1_FB23 2380,180090
#define  CAN_F8R1_FB24 2381,180187
#define  CAN_F8R1_FB25 2382,180284
#define  CAN_F8R1_FB26 2383,180381
#define  CAN_F8R1_FB27 2384,180478
#define  CAN_F8R1_FB28 2385,180575
#define  CAN_F8R1_FB29 2386,180672
#define  CAN_F8R1_FB30 2387,180769
#define  CAN_F8R1_FB31 2388,180866
#define  CAN_F9R1_FB0 2391,181047
#define  CAN_F9R1_FB1 2392,181143
#define  CAN_F9R1_FB2 2393,181239
#define  CAN_F9R1_FB3 2394,181335
#define  CAN_F9R1_FB4 2395,181431
#define  CAN_F9R1_FB5 2396,181527
#define  CAN_F9R1_FB6 2397,181623
#define  CAN_F9R1_FB7 2398,181719
#define  CAN_F9R1_FB8 2399,181815
#define  CAN_F9R1_FB9 2400,181911
#define  CAN_F9R1_FB10 2401,182007
#define  CAN_F9R1_FB11 2402,182104
#define  CAN_F9R1_FB12 2403,182201
#define  CAN_F9R1_FB13 2404,182298
#define  CAN_F9R1_FB14 2405,182395
#define  CAN_F9R1_FB15 2406,182492
#define  CAN_F9R1_FB16 2407,182589
#define  CAN_F9R1_FB17 2408,182686
#define  CAN_F9R1_FB18 2409,182783
#define  CAN_F9R1_FB19 2410,182880
#define  CAN_F9R1_FB20 2411,182977
#define  CAN_F9R1_FB21 2412,183074
#define  CAN_F9R1_FB22 2413,183171
#define  CAN_F9R1_FB23 2414,183268
#define  CAN_F9R1_FB24 2415,183365
#define  CAN_F9R1_FB25 2416,183462
#define  CAN_F9R1_FB26 2417,183559
#define  CAN_F9R1_FB27 2418,183656
#define  CAN_F9R1_FB28 2419,183753
#define  CAN_F9R1_FB29 2420,183850
#define  CAN_F9R1_FB30 2421,183947
#define  CAN_F9R1_FB31 2422,184044
#define  CAN_F10R1_FB0 2425,184225
#define  CAN_F10R1_FB1 2426,184321
#define  CAN_F10R1_FB2 2427,184417
#define  CAN_F10R1_FB3 2428,184513
#define  CAN_F10R1_FB4 2429,184609
#define  CAN_F10R1_FB5 2430,184705
#define  CAN_F10R1_FB6 2431,184801
#define  CAN_F10R1_FB7 2432,184897
#define  CAN_F10R1_FB8 2433,184993
#define  CAN_F10R1_FB9 2434,185089
#define  CAN_F10R1_FB10 2435,185185
#define  CAN_F10R1_FB11 2436,185282
#define  CAN_F10R1_FB12 2437,185379
#define  CAN_F10R1_FB13 2438,185476
#define  CAN_F10R1_FB14 2439,185573
#define  CAN_F10R1_FB15 2440,185670
#define  CAN_F10R1_FB16 2441,185767
#define  CAN_F10R1_FB17 2442,185864
#define  CAN_F10R1_FB18 2443,185961
#define  CAN_F10R1_FB19 2444,186058
#define  CAN_F10R1_FB20 2445,186155
#define  CAN_F10R1_FB21 2446,186252
#define  CAN_F10R1_FB22 2447,186349
#define  CAN_F10R1_FB23 2448,186446
#define  CAN_F10R1_FB24 2449,186543
#define  CAN_F10R1_FB25 2450,186640
#define  CAN_F10R1_FB26 2451,186737
#define  CAN_F10R1_FB27 2452,186834
#define  CAN_F10R1_FB28 2453,186931
#define  CAN_F10R1_FB29 2454,187028
#define  CAN_F10R1_FB30 2455,187125
#define  CAN_F10R1_FB31 2456,187222
#define  CAN_F11R1_FB0 2459,187403
#define  CAN_F11R1_FB1 2460,187499
#define  CAN_F11R1_FB2 2461,187595
#define  CAN_F11R1_FB3 2462,187691
#define  CAN_F11R1_FB4 2463,187787
#define  CAN_F11R1_FB5 2464,187883
#define  CAN_F11R1_FB6 2465,187979
#define  CAN_F11R1_FB7 2466,188075
#define  CAN_F11R1_FB8 2467,188171
#define  CAN_F11R1_FB9 2468,188267
#define  CAN_F11R1_FB10 2469,188363
#define  CAN_F11R1_FB11 2470,188460
#define  CAN_F11R1_FB12 2471,188557
#define  CAN_F11R1_FB13 2472,188654
#define  CAN_F11R1_FB14 2473,188751
#define  CAN_F11R1_FB15 2474,188848
#define  CAN_F11R1_FB16 2475,188945
#define  CAN_F11R1_FB17 2476,189042
#define  CAN_F11R1_FB18 2477,189139
#define  CAN_F11R1_FB19 2478,189236
#define  CAN_F11R1_FB20 2479,189333
#define  CAN_F11R1_FB21 2480,189430
#define  CAN_F11R1_FB22 2481,189527
#define  CAN_F11R1_FB23 2482,189624
#define  CAN_F11R1_FB24 2483,189721
#define  CAN_F11R1_FB25 2484,189818
#define  CAN_F11R1_FB26 2485,189915
#define  CAN_F11R1_FB27 2486,190012
#define  CAN_F11R1_FB28 2487,190109
#define  CAN_F11R1_FB29 2488,190206
#define  CAN_F11R1_FB30 2489,190303
#define  CAN_F11R1_FB31 2490,190400
#define  CAN_F12R1_FB0 2493,190581
#define  CAN_F12R1_FB1 2494,190677
#define  CAN_F12R1_FB2 2495,190773
#define  CAN_F12R1_FB3 2496,190869
#define  CAN_F12R1_FB4 2497,190965
#define  CAN_F12R1_FB5 2498,191061
#define  CAN_F12R1_FB6 2499,191157
#define  CAN_F12R1_FB7 2500,191253
#define  CAN_F12R1_FB8 2501,191349
#define  CAN_F12R1_FB9 2502,191445
#define  CAN_F12R1_FB10 2503,191541
#define  CAN_F12R1_FB11 2504,191638
#define  CAN_F12R1_FB12 2505,191735
#define  CAN_F12R1_FB13 2506,191832
#define  CAN_F12R1_FB14 2507,191929
#define  CAN_F12R1_FB15 2508,192026
#define  CAN_F12R1_FB16 2509,192123
#define  CAN_F12R1_FB17 2510,192220
#define  CAN_F12R1_FB18 2511,192317
#define  CAN_F12R1_FB19 2512,192414
#define  CAN_F12R1_FB20 2513,192511
#define  CAN_F12R1_FB21 2514,192608
#define  CAN_F12R1_FB22 2515,192705
#define  CAN_F12R1_FB23 2516,192802
#define  CAN_F12R1_FB24 2517,192899
#define  CAN_F12R1_FB25 2518,192996
#define  CAN_F12R1_FB26 2519,193093
#define  CAN_F12R1_FB27 2520,193190
#define  CAN_F12R1_FB28 2521,193287
#define  CAN_F12R1_FB29 2522,193384
#define  CAN_F12R1_FB30 2523,193481
#define  CAN_F12R1_FB31 2524,193578
#define  CAN_F13R1_FB0 2527,193759
#define  CAN_F13R1_FB1 2528,193855
#define  CAN_F13R1_FB2 2529,193951
#define  CAN_F13R1_FB3 2530,194047
#define  CAN_F13R1_FB4 2531,194143
#define  CAN_F13R1_FB5 2532,194239
#define  CAN_F13R1_FB6 2533,194335
#define  CAN_F13R1_FB7 2534,194431
#define  CAN_F13R1_FB8 2535,194527
#define  CAN_F13R1_FB9 2536,194623
#define  CAN_F13R1_FB10 2537,194719
#define  CAN_F13R1_FB11 2538,194816
#define  CAN_F13R1_FB12 2539,194913
#define  CAN_F13R1_FB13 2540,195010
#define  CAN_F13R1_FB14 2541,195107
#define  CAN_F13R1_FB15 2542,195204
#define  CAN_F13R1_FB16 2543,195301
#define  CAN_F13R1_FB17 2544,195398
#define  CAN_F13R1_FB18 2545,195495
#define  CAN_F13R1_FB19 2546,195592
#define  CAN_F13R1_FB20 2547,195689
#define  CAN_F13R1_FB21 2548,195786
#define  CAN_F13R1_FB22 2549,195883
#define  CAN_F13R1_FB23 2550,195980
#define  CAN_F13R1_FB24 2551,196077
#define  CAN_F13R1_FB25 2552,196174
#define  CAN_F13R1_FB26 2553,196271
#define  CAN_F13R1_FB27 2554,196368
#define  CAN_F13R1_FB28 2555,196465
#define  CAN_F13R1_FB29 2556,196562
#define  CAN_F13R1_FB30 2557,196659
#define  CAN_F13R1_FB31 2558,196756
#define  CAN_F0R2_FB0 2561,196937
#define  CAN_F0R2_FB1 2562,197033
#define  CAN_F0R2_FB2 2563,197129
#define  CAN_F0R2_FB3 2564,197225
#define  CAN_F0R2_FB4 2565,197321
#define  CAN_F0R2_FB5 2566,197417
#define  CAN_F0R2_FB6 2567,197513
#define  CAN_F0R2_FB7 2568,197609
#define  CAN_F0R2_FB8 2569,197705
#define  CAN_F0R2_FB9 2570,197801
#define  CAN_F0R2_FB10 2571,197897
#define  CAN_F0R2_FB11 2572,197994
#define  CAN_F0R2_FB12 2573,198091
#define  CAN_F0R2_FB13 2574,198188
#define  CAN_F0R2_FB14 2575,198285
#define  CAN_F0R2_FB15 2576,198382
#define  CAN_F0R2_FB16 2577,198479
#define  CAN_F0R2_FB17 2578,198576
#define  CAN_F0R2_FB18 2579,198673
#define  CAN_F0R2_FB19 2580,198770
#define  CAN_F0R2_FB20 2581,198867
#define  CAN_F0R2_FB21 2582,198964
#define  CAN_F0R2_FB22 2583,199061
#define  CAN_F0R2_FB23 2584,199158
#define  CAN_F0R2_FB24 2585,199255
#define  CAN_F0R2_FB25 2586,199352
#define  CAN_F0R2_FB26 2587,199449
#define  CAN_F0R2_FB27 2588,199546
#define  CAN_F0R2_FB28 2589,199643
#define  CAN_F0R2_FB29 2590,199740
#define  CAN_F0R2_FB30 2591,199837
#define  CAN_F0R2_FB31 2592,199934
#define  CAN_F1R2_FB0 2595,200115
#define  CAN_F1R2_FB1 2596,200211
#define  CAN_F1R2_FB2 2597,200307
#define  CAN_F1R2_FB3 2598,200403
#define  CAN_F1R2_FB4 2599,200499
#define  CAN_F1R2_FB5 2600,200595
#define  CAN_F1R2_FB6 2601,200691
#define  CAN_F1R2_FB7 2602,200787
#define  CAN_F1R2_FB8 2603,200883
#define  CAN_F1R2_FB9 2604,200979
#define  CAN_F1R2_FB10 2605,201075
#define  CAN_F1R2_FB11 2606,201172
#define  CAN_F1R2_FB12 2607,201269
#define  CAN_F1R2_FB13 2608,201366
#define  CAN_F1R2_FB14 2609,201463
#define  CAN_F1R2_FB15 2610,201560
#define  CAN_F1R2_FB16 2611,201657
#define  CAN_F1R2_FB17 2612,201754
#define  CAN_F1R2_FB18 2613,201851
#define  CAN_F1R2_FB19 2614,201948
#define  CAN_F1R2_FB20 2615,202045
#define  CAN_F1R2_FB21 2616,202142
#define  CAN_F1R2_FB22 2617,202239
#define  CAN_F1R2_FB23 2618,202336
#define  CAN_F1R2_FB24 2619,202433
#define  CAN_F1R2_FB25 2620,202530
#define  CAN_F1R2_FB26 2621,202627
#define  CAN_F1R2_FB27 2622,202724
#define  CAN_F1R2_FB28 2623,202821
#define  CAN_F1R2_FB29 2624,202918
#define  CAN_F1R2_FB30 2625,203015
#define  CAN_F1R2_FB31 2626,203112
#define  CAN_F2R2_FB0 2629,203293
#define  CAN_F2R2_FB1 2630,203389
#define  CAN_F2R2_FB2 2631,203485
#define  CAN_F2R2_FB3 2632,203581
#define  CAN_F2R2_FB4 2633,203677
#define  CAN_F2R2_FB5 2634,203773
#define  CAN_F2R2_FB6 2635,203869
#define  CAN_F2R2_FB7 2636,203965
#define  CAN_F2R2_FB8 2637,204061
#define  CAN_F2R2_FB9 2638,204157
#define  CAN_F2R2_FB10 2639,204253
#define  CAN_F2R2_FB11 2640,204350
#define  CAN_F2R2_FB12 2641,204447
#define  CAN_F2R2_FB13 2642,204544
#define  CAN_F2R2_FB14 2643,204641
#define  CAN_F2R2_FB15 2644,204738
#define  CAN_F2R2_FB16 2645,204835
#define  CAN_F2R2_FB17 2646,204932
#define  CAN_F2R2_FB18 2647,205029
#define  CAN_F2R2_FB19 2648,205126
#define  CAN_F2R2_FB20 2649,205223
#define  CAN_F2R2_FB21 2650,205320
#define  CAN_F2R2_FB22 2651,205417
#define  CAN_F2R2_FB23 2652,205514
#define  CAN_F2R2_FB24 2653,205611
#define  CAN_F2R2_FB25 2654,205708
#define  CAN_F2R2_FB26 2655,205805
#define  CAN_F2R2_FB27 2656,205902
#define  CAN_F2R2_FB28 2657,205999
#define  CAN_F2R2_FB29 2658,206096
#define  CAN_F2R2_FB30 2659,206193
#define  CAN_F2R2_FB31 2660,206290
#define  CAN_F3R2_FB0 2663,206471
#define  CAN_F3R2_FB1 2664,206567
#define  CAN_F3R2_FB2 2665,206663
#define  CAN_F3R2_FB3 2666,206759
#define  CAN_F3R2_FB4 2667,206855
#define  CAN_F3R2_FB5 2668,206951
#define  CAN_F3R2_FB6 2669,207047
#define  CAN_F3R2_FB7 2670,207143
#define  CAN_F3R2_FB8 2671,207239
#define  CAN_F3R2_FB9 2672,207335
#define  CAN_F3R2_FB10 2673,207431
#define  CAN_F3R2_FB11 2674,207528
#define  CAN_F3R2_FB12 2675,207625
#define  CAN_F3R2_FB13 2676,207722
#define  CAN_F3R2_FB14 2677,207819
#define  CAN_F3R2_FB15 2678,207916
#define  CAN_F3R2_FB16 2679,208013
#define  CAN_F3R2_FB17 2680,208110
#define  CAN_F3R2_FB18 2681,208207
#define  CAN_F3R2_FB19 2682,208304
#define  CAN_F3R2_FB20 2683,208401
#define  CAN_F3R2_FB21 2684,208498
#define  CAN_F3R2_FB22 2685,208595
#define  CAN_F3R2_FB23 2686,208692
#define  CAN_F3R2_FB24 2687,208789
#define  CAN_F3R2_FB25 2688,208886
#define  CAN_F3R2_FB26 2689,208983
#define  CAN_F3R2_FB27 2690,209080
#define  CAN_F3R2_FB28 2691,209177
#define  CAN_F3R2_FB29 2692,209274
#define  CAN_F3R2_FB30 2693,209371
#define  CAN_F3R2_FB31 2694,209468
#define  CAN_F4R2_FB0 2697,209649
#define  CAN_F4R2_FB1 2698,209745
#define  CAN_F4R2_FB2 2699,209841
#define  CAN_F4R2_FB3 2700,209937
#define  CAN_F4R2_FB4 2701,210033
#define  CAN_F4R2_FB5 2702,210129
#define  CAN_F4R2_FB6 2703,210225
#define  CAN_F4R2_FB7 2704,210321
#define  CAN_F4R2_FB8 2705,210417
#define  CAN_F4R2_FB9 2706,210513
#define  CAN_F4R2_FB10 2707,210609
#define  CAN_F4R2_FB11 2708,210706
#define  CAN_F4R2_FB12 2709,210803
#define  CAN_F4R2_FB13 2710,210900
#define  CAN_F4R2_FB14 2711,210997
#define  CAN_F4R2_FB15 2712,211094
#define  CAN_F4R2_FB16 2713,211191
#define  CAN_F4R2_FB17 2714,211288
#define  CAN_F4R2_FB18 2715,211385
#define  CAN_F4R2_FB19 2716,211482
#define  CAN_F4R2_FB20 2717,211579
#define  CAN_F4R2_FB21 2718,211676
#define  CAN_F4R2_FB22 2719,211773
#define  CAN_F4R2_FB23 2720,211870
#define  CAN_F4R2_FB24 2721,211967
#define  CAN_F4R2_FB25 2722,212064
#define  CAN_F4R2_FB26 2723,212161
#define  CAN_F4R2_FB27 2724,212258
#define  CAN_F4R2_FB28 2725,212355
#define  CAN_F4R2_FB29 2726,212452
#define  CAN_F4R2_FB30 2727,212549
#define  CAN_F4R2_FB31 2728,212646
#define  CAN_F5R2_FB0 2731,212827
#define  CAN_F5R2_FB1 2732,212923
#define  CAN_F5R2_FB2 2733,213019
#define  CAN_F5R2_FB3 2734,213115
#define  CAN_F5R2_FB4 2735,213211
#define  CAN_F5R2_FB5 2736,213307
#define  CAN_F5R2_FB6 2737,213403
#define  CAN_F5R2_FB7 2738,213499
#define  CAN_F5R2_FB8 2739,213595
#define  CAN_F5R2_FB9 2740,213691
#define  CAN_F5R2_FB10 2741,213787
#define  CAN_F5R2_FB11 2742,213884
#define  CAN_F5R2_FB12 2743,213981
#define  CAN_F5R2_FB13 2744,214078
#define  CAN_F5R2_FB14 2745,214175
#define  CAN_F5R2_FB15 2746,214272
#define  CAN_F5R2_FB16 2747,214369
#define  CAN_F5R2_FB17 2748,214466
#define  CAN_F5R2_FB18 2749,214563
#define  CAN_F5R2_FB19 2750,214660
#define  CAN_F5R2_FB20 2751,214757
#define  CAN_F5R2_FB21 2752,214854
#define  CAN_F5R2_FB22 2753,214951
#define  CAN_F5R2_FB23 2754,215048
#define  CAN_F5R2_FB24 2755,215145
#define  CAN_F5R2_FB25 2756,215242
#define  CAN_F5R2_FB26 2757,215339
#define  CAN_F5R2_FB27 2758,215436
#define  CAN_F5R2_FB28 2759,215533
#define  CAN_F5R2_FB29 2760,215630
#define  CAN_F5R2_FB30 2761,215727
#define  CAN_F5R2_FB31 2762,215824
#define  CAN_F6R2_FB0 2765,216005
#define  CAN_F6R2_FB1 2766,216101
#define  CAN_F6R2_FB2 2767,216197
#define  CAN_F6R2_FB3 2768,216293
#define  CAN_F6R2_FB4 2769,216389
#define  CAN_F6R2_FB5 2770,216485
#define  CAN_F6R2_FB6 2771,216581
#define  CAN_F6R2_FB7 2772,216677
#define  CAN_F6R2_FB8 2773,216773
#define  CAN_F6R2_FB9 2774,216869
#define  CAN_F6R2_FB10 2775,216965
#define  CAN_F6R2_FB11 2776,217062
#define  CAN_F6R2_FB12 2777,217159
#define  CAN_F6R2_FB13 2778,217256
#define  CAN_F6R2_FB14 2779,217353
#define  CAN_F6R2_FB15 2780,217450
#define  CAN_F6R2_FB16 2781,217547
#define  CAN_F6R2_FB17 2782,217644
#define  CAN_F6R2_FB18 2783,217741
#define  CAN_F6R2_FB19 2784,217838
#define  CAN_F6R2_FB20 2785,217935
#define  CAN_F6R2_FB21 2786,218032
#define  CAN_F6R2_FB22 2787,218129
#define  CAN_F6R2_FB23 2788,218226
#define  CAN_F6R2_FB24 2789,218323
#define  CAN_F6R2_FB25 2790,218420
#define  CAN_F6R2_FB26 2791,218517
#define  CAN_F6R2_FB27 2792,218614
#define  CAN_F6R2_FB28 2793,218711
#define  CAN_F6R2_FB29 2794,218808
#define  CAN_F6R2_FB30 2795,218905
#define  CAN_F6R2_FB31 2796,219002
#define  CAN_F7R2_FB0 2799,219183
#define  CAN_F7R2_FB1 2800,219279
#define  CAN_F7R2_FB2 2801,219375
#define  CAN_F7R2_FB3 2802,219471
#define  CAN_F7R2_FB4 2803,219567
#define  CAN_F7R2_FB5 2804,219663
#define  CAN_F7R2_FB6 2805,219759
#define  CAN_F7R2_FB7 2806,219855
#define  CAN_F7R2_FB8 2807,219951
#define  CAN_F7R2_FB9 2808,220047
#define  CAN_F7R2_FB10 2809,220143
#define  CAN_F7R2_FB11 2810,220240
#define  CAN_F7R2_FB12 2811,220337
#define  CAN_F7R2_FB13 2812,220434
#define  CAN_F7R2_FB14 2813,220531
#define  CAN_F7R2_FB15 2814,220628
#define  CAN_F7R2_FB16 2815,220725
#define  CAN_F7R2_FB17 2816,220822
#define  CAN_F7R2_FB18 2817,220919
#define  CAN_F7R2_FB19 2818,221016
#define  CAN_F7R2_FB20 2819,221113
#define  CAN_F7R2_FB21 2820,221210
#define  CAN_F7R2_FB22 2821,221307
#define  CAN_F7R2_FB23 2822,221404
#define  CAN_F7R2_FB24 2823,221501
#define  CAN_F7R2_FB25 2824,221598
#define  CAN_F7R2_FB26 2825,221695
#define  CAN_F7R2_FB27 2826,221792
#define  CAN_F7R2_FB28 2827,221889
#define  CAN_F7R2_FB29 2828,221986
#define  CAN_F7R2_FB30 2829,222083
#define  CAN_F7R2_FB31 2830,222180
#define  CAN_F8R2_FB0 2833,222361
#define  CAN_F8R2_FB1 2834,222457
#define  CAN_F8R2_FB2 2835,222553
#define  CAN_F8R2_FB3 2836,222649
#define  CAN_F8R2_FB4 2837,222745
#define  CAN_F8R2_FB5 2838,222841
#define  CAN_F8R2_FB6 2839,222937
#define  CAN_F8R2_FB7 2840,223033
#define  CAN_F8R2_FB8 2841,223129
#define  CAN_F8R2_FB9 2842,223225
#define  CAN_F8R2_FB10 2843,223321
#define  CAN_F8R2_FB11 2844,223418
#define  CAN_F8R2_FB12 2845,223515
#define  CAN_F8R2_FB13 2846,223612
#define  CAN_F8R2_FB14 2847,223709
#define  CAN_F8R2_FB15 2848,223806
#define  CAN_F8R2_FB16 2849,223903
#define  CAN_F8R2_FB17 2850,224000
#define  CAN_F8R2_FB18 2851,224097
#define  CAN_F8R2_FB19 2852,224194
#define  CAN_F8R2_FB20 2853,224291
#define  CAN_F8R2_FB21 2854,224388
#define  CAN_F8R2_FB22 2855,224485
#define  CAN_F8R2_FB23 2856,224582
#define  CAN_F8R2_FB24 2857,224679
#define  CAN_F8R2_FB25 2858,224776
#define  CAN_F8R2_FB26 2859,224873
#define  CAN_F8R2_FB27 2860,224970
#define  CAN_F8R2_FB28 2861,225067
#define  CAN_F8R2_FB29 2862,225164
#define  CAN_F8R2_FB30 2863,225261
#define  CAN_F8R2_FB31 2864,225358
#define  CAN_F9R2_FB0 2867,225539
#define  CAN_F9R2_FB1 2868,225635
#define  CAN_F9R2_FB2 2869,225731
#define  CAN_F9R2_FB3 2870,225827
#define  CAN_F9R2_FB4 2871,225923
#define  CAN_F9R2_FB5 2872,226019
#define  CAN_F9R2_FB6 2873,226115
#define  CAN_F9R2_FB7 2874,226211
#define  CAN_F9R2_FB8 2875,226307
#define  CAN_F9R2_FB9 2876,226403
#define  CAN_F9R2_FB10 2877,226499
#define  CAN_F9R2_FB11 2878,226596
#define  CAN_F9R2_FB12 2879,226693
#define  CAN_F9R2_FB13 2880,226790
#define  CAN_F9R2_FB14 2881,226887
#define  CAN_F9R2_FB15 2882,226984
#define  CAN_F9R2_FB16 2883,227081
#define  CAN_F9R2_FB17 2884,227178
#define  CAN_F9R2_FB18 2885,227275
#define  CAN_F9R2_FB19 2886,227372
#define  CAN_F9R2_FB20 2887,227469
#define  CAN_F9R2_FB21 2888,227566
#define  CAN_F9R2_FB22 2889,227663
#define  CAN_F9R2_FB23 2890,227760
#define  CAN_F9R2_FB24 2891,227857
#define  CAN_F9R2_FB25 2892,227954
#define  CAN_F9R2_FB26 2893,228051
#define  CAN_F9R2_FB27 2894,228148
#define  CAN_F9R2_FB28 2895,228245
#define  CAN_F9R2_FB29 2896,228342
#define  CAN_F9R2_FB30 2897,228439
#define  CAN_F9R2_FB31 2898,228536
#define  CAN_F10R2_FB0 2901,228717
#define  CAN_F10R2_FB1 2902,228813
#define  CAN_F10R2_FB2 2903,228909
#define  CAN_F10R2_FB3 2904,229005
#define  CAN_F10R2_FB4 2905,229101
#define  CAN_F10R2_FB5 2906,229197
#define  CAN_F10R2_FB6 2907,229293
#define  CAN_F10R2_FB7 2908,229389
#define  CAN_F10R2_FB8 2909,229485
#define  CAN_F10R2_FB9 2910,229581
#define  CAN_F10R2_FB10 2911,229677
#define  CAN_F10R2_FB11 2912,229774
#define  CAN_F10R2_FB12 2913,229871
#define  CAN_F10R2_FB13 2914,229968
#define  CAN_F10R2_FB14 2915,230065
#define  CAN_F10R2_FB15 2916,230162
#define  CAN_F10R2_FB16 2917,230259
#define  CAN_F10R2_FB17 2918,230356
#define  CAN_F10R2_FB18 2919,230453
#define  CAN_F10R2_FB19 2920,230550
#define  CAN_F10R2_FB20 2921,230647
#define  CAN_F10R2_FB21 2922,230744
#define  CAN_F10R2_FB22 2923,230841
#define  CAN_F10R2_FB23 2924,230938
#define  CAN_F10R2_FB24 2925,231035
#define  CAN_F10R2_FB25 2926,231132
#define  CAN_F10R2_FB26 2927,231229
#define  CAN_F10R2_FB27 2928,231326
#define  CAN_F10R2_FB28 2929,231423
#define  CAN_F10R2_FB29 2930,231520
#define  CAN_F10R2_FB30 2931,231617
#define  CAN_F10R2_FB31 2932,231714
#define  CAN_F11R2_FB0 2935,231895
#define  CAN_F11R2_FB1 2936,231991
#define  CAN_F11R2_FB2 2937,232087
#define  CAN_F11R2_FB3 2938,232183
#define  CAN_F11R2_FB4 2939,232279
#define  CAN_F11R2_FB5 2940,232375
#define  CAN_F11R2_FB6 2941,232471
#define  CAN_F11R2_FB7 2942,232567
#define  CAN_F11R2_FB8 2943,232663
#define  CAN_F11R2_FB9 2944,232759
#define  CAN_F11R2_FB10 2945,232855
#define  CAN_F11R2_FB11 2946,232952
#define  CAN_F11R2_FB12 2947,233049
#define  CAN_F11R2_FB13 2948,233146
#define  CAN_F11R2_FB14 2949,233243
#define  CAN_F11R2_FB15 2950,233340
#define  CAN_F11R2_FB16 2951,233437
#define  CAN_F11R2_FB17 2952,233534
#define  CAN_F11R2_FB18 2953,233631
#define  CAN_F11R2_FB19 2954,233728
#define  CAN_F11R2_FB20 2955,233825
#define  CAN_F11R2_FB21 2956,233922
#define  CAN_F11R2_FB22 2957,234019
#define  CAN_F11R2_FB23 2958,234116
#define  CAN_F11R2_FB24 2959,234213
#define  CAN_F11R2_FB25 2960,234310
#define  CAN_F11R2_FB26 2961,234407
#define  CAN_F11R2_FB27 2962,234504
#define  CAN_F11R2_FB28 2963,234601
#define  CAN_F11R2_FB29 2964,234698
#define  CAN_F11R2_FB30 2965,234795
#define  CAN_F11R2_FB31 2966,234892
#define  CAN_F12R2_FB0 2969,235073
#define  CAN_F12R2_FB1 2970,235169
#define  CAN_F12R2_FB2 2971,235265
#define  CAN_F12R2_FB3 2972,235361
#define  CAN_F12R2_FB4 2973,235457
#define  CAN_F12R2_FB5 2974,235553
#define  CAN_F12R2_FB6 2975,235649
#define  CAN_F12R2_FB7 2976,235745
#define  CAN_F12R2_FB8 2977,235841
#define  CAN_F12R2_FB9 2978,235937
#define  CAN_F12R2_FB10 2979,236033
#define  CAN_F12R2_FB11 2980,236130
#define  CAN_F12R2_FB12 2981,236227
#define  CAN_F12R2_FB13 2982,236324
#define  CAN_F12R2_FB14 2983,236421
#define  CAN_F12R2_FB15 2984,236518
#define  CAN_F12R2_FB16 2985,236615
#define  CAN_F12R2_FB17 2986,236712
#define  CAN_F12R2_FB18 2987,236809
#define  CAN_F12R2_FB19 2988,236906
#define  CAN_F12R2_FB20 2989,237003
#define  CAN_F12R2_FB21 2990,237100
#define  CAN_F12R2_FB22 2991,237197
#define  CAN_F12R2_FB23 2992,237294
#define  CAN_F12R2_FB24 2993,237391
#define  CAN_F12R2_FB25 2994,237488
#define  CAN_F12R2_FB26 2995,237585
#define  CAN_F12R2_FB27 2996,237682
#define  CAN_F12R2_FB28 2997,237779
#define  CAN_F12R2_FB29 2998,237876
#define  CAN_F12R2_FB30 2999,237973
#define  CAN_F12R2_FB31 3000,238070
#define  CAN_F13R2_FB0 3003,238251
#define  CAN_F13R2_FB1 3004,238347
#define  CAN_F13R2_FB2 3005,238443
#define  CAN_F13R2_FB3 3006,238539
#define  CAN_F13R2_FB4 3007,238635
#define  CAN_F13R2_FB5 3008,238731
#define  CAN_F13R2_FB6 3009,238827
#define  CAN_F13R2_FB7 3010,238923
#define  CAN_F13R2_FB8 3011,239019
#define  CAN_F13R2_FB9 3012,239115
#define  CAN_F13R2_FB10 3013,239211
#define  CAN_F13R2_FB11 3014,239308
#define  CAN_F13R2_FB12 3015,239405
#define  CAN_F13R2_FB13 3016,239502
#define  CAN_F13R2_FB14 3017,239599
#define  CAN_F13R2_FB15 3018,239696
#define  CAN_F13R2_FB16 3019,239793
#define  CAN_F13R2_FB17 3020,239890
#define  CAN_F13R2_FB18 3021,239987
#define  CAN_F13R2_FB19 3022,240084
#define  CAN_F13R2_FB20 3023,240181
#define  CAN_F13R2_FB21 3024,240278
#define  CAN_F13R2_FB22 3025,240375
#define  CAN_F13R2_FB23 3026,240472
#define  CAN_F13R2_FB24 3027,240569
#define  CAN_F13R2_FB25 3028,240666
#define  CAN_F13R2_FB26 3029,240763
#define  CAN_F13R2_FB27 3030,240860
#define  CAN_F13R2_FB28 3031,240957
#define  CAN_F13R2_FB29 3032,241054
#define  CAN_F13R2_FB30 3033,241151
#define  CAN_F13R2_FB31 3034,241248
#define  CRC_DR_DR 3042,241839
#define  CRC_IDR_IDR 3045,242019
#define  CRC_CR_RESET 3048,242220
#define  CRC_CR_POLYSIZE 3049,242332
#define  CRC_CR_POLYSIZE_0 3050,242430
#define  CRC_CR_POLYSIZE_1 3051,242529
#define  CRC_CR_REV_IN 3052,242628
#define  CRC_CR_REV_IN_0 3053,242736
#define  CRC_CR_REV_IN_1 3054,242819
#define  CRC_CR_REV_OUT 3055,242902
#define  CRC_INIT_INIT 3058,243096
#define  CRC_POL_POL 3061,243280
#define  DAC_CR_EN1 3069,243882
#define  DAC_CR_BOFF1 3070,243986
#define  DAC_CR_TEN1 3071,244105
#define  DAC_CR_TSEL1 3073,244219
#define  DAC_CR_TSEL1_0 3074,244347
#define  DAC_CR_TSEL1_1 3075,244437
#define  DAC_CR_TSEL1_2 3076,244527
#define  DAC_CR_WAVE1 3078,244619
#define  DAC_CR_WAVE1_0 3079,244767
#define  DAC_CR_WAVE1_1 3080,244857
#define  DAC_CR_MAMP1 3082,244949
#define  DAC_CR_MAMP1_0 3083,245083
#define  DAC_CR_MAMP1_1 3084,245173
#define  DAC_CR_MAMP1_2 3085,245263
#define  DAC_CR_MAMP1_3 3086,245353
#define  DAC_CR_DMAEN1 3088,245445
#define  DAC_CR_DMAUDRIE1 3089,245553
#define  DAC_SWTRIGR_SWTRIG1 3091,245756
#define  DAC_DHR12R1_DACC1DHR 3094,245954
#define  DAC_DHR12L1_DACC1DHR 3097,246161
#define  DAC_DHR8R1_DACC1DHR 3100,246367
#define  DAC_DHR12RD_DACC1DHR 3103,246573
#define  DAC_DHR12LD_DACC1DHR 3106,246780
#define  DAC_DHR8RD_DACC1DHR 3109,246986
#define  DAC_DOR1_DACC1DOR 3112,247192
#define  DAC_SR_DMAUDR1 3115,247385
#define  DBGMCU_IDCODE_DEV_ID 3123,247994
#define  DBGMCU_IDCODE_REV_ID 3124,248063
#define  DBGMCU_CR_DBG_SLEEP 3127,248216
#define  DBGMCU_CR_DBG_STOP 3128,248285
#define  DBGMCU_CR_DBG_STANDBY 3129,248354
#define  DBGMCU_CR_TRACE_IOEN 3130,248423
#define  DBGMCU_CR_TRACE_MODE 3132,248494
#define  DBGMCU_CR_TRACE_MODE_0 3133,248563
#define  DBGMCU_CR_TRACE_MODE_1 3134,248644
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3137,248809
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3138,248878
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3139,248947
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3140,249016
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3141,249085
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3142,249154
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3143,249227
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 3144,249300
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3145,249373
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3148,249526
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3149,249595
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3150,249664
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3151,249733
#define  DMA_ISR_GIF1 3159,250296
#define  DMA_ISR_TCIF1 3160,250412
#define  DMA_ISR_HTIF1 3161,250529
#define  DMA_ISR_TEIF1 3162,250642
#define  DMA_ISR_GIF2 3163,250756
#define  DMA_ISR_TCIF2 3164,250872
#define  DMA_ISR_HTIF2 3165,250989
#define  DMA_ISR_TEIF2 3166,251102
#define  DMA_ISR_GIF3 3167,251216
#define  DMA_ISR_TCIF3 3168,251332
#define  DMA_ISR_HTIF3 3169,251449
#define  DMA_ISR_TEIF3 3170,251562
#define  DMA_ISR_GIF4 3171,251676
#define  DMA_ISR_TCIF4 3172,251792
#define  DMA_ISR_HTIF4 3173,251909
#define  DMA_ISR_TEIF4 3174,252022
#define  DMA_ISR_GIF5 3175,252136
#define  DMA_ISR_TCIF5 3176,252252
#define  DMA_ISR_HTIF5 3177,252369
#define  DMA_ISR_TEIF5 3178,252482
#define  DMA_ISR_GIF6 3179,252596
#define  DMA_ISR_TCIF6 3180,252712
#define  DMA_ISR_HTIF6 3181,252829
#define  DMA_ISR_TEIF6 3182,252942
#define  DMA_ISR_GIF7 3183,253056
#define  DMA_ISR_TCIF7 3184,253172
#define  DMA_ISR_HTIF7 3185,253289
#define  DMA_ISR_TEIF7 3186,253402
#define  DMA_IFCR_CGIF1 3189,253600
#define  DMA_IFCR_CTCIF1 3190,253717
#define  DMA_IFCR_CHTIF1 3191,253835
#define  DMA_IFCR_CTEIF1 3192,253949
#define  DMA_IFCR_CGIF2 3193,254064
#define  DMA_IFCR_CTCIF2 3194,254181
#define  DMA_IFCR_CHTIF2 3195,254299
#define  DMA_IFCR_CTEIF2 3196,254413
#define  DMA_IFCR_CGIF3 3197,254528
#define  DMA_IFCR_CTCIF3 3198,254645
#define  DMA_IFCR_CHTIF3 3199,254763
#define  DMA_IFCR_CTEIF3 3200,254877
#define  DMA_IFCR_CGIF4 3201,254992
#define  DMA_IFCR_CTCIF4 3202,255109
#define  DMA_IFCR_CHTIF4 3203,255227
#define  DMA_IFCR_CTEIF4 3204,255341
#define  DMA_IFCR_CGIF5 3205,255456
#define  DMA_IFCR_CTCIF5 3206,255573
#define  DMA_IFCR_CHTIF5 3207,255691
#define  DMA_IFCR_CTEIF5 3208,255805
#define  DMA_IFCR_CGIF6 3209,255920
#define  DMA_IFCR_CTCIF6 3210,256037
#define  DMA_IFCR_CHTIF6 3211,256155
#define  DMA_IFCR_CTEIF6 3212,256269
#define  DMA_IFCR_CGIF7 3213,256384
#define  DMA_IFCR_CTCIF7 3214,256501
#define  DMA_IFCR_CHTIF7 3215,256619
#define  DMA_IFCR_CTEIF7 3216,256733
#define  DMA_CCR_EN 3219,256932
#define  DMA_CCR_TCIE 3220,257052
#define  DMA_CCR_HTIE 3221,257172
#define  DMA_CCR_TEIE 3222,257292
#define  DMA_CCR_DIR 3223,257412
#define  DMA_CCR_CIRC 3224,257532
#define  DMA_CCR_PINC 3225,257652
#define  DMA_CCR_MINC 3226,257772
#define  DMA_CCR_PSIZE 3228,257894
#define  DMA_CCR_PSIZE_0 3229,258014
#define  DMA_CCR_PSIZE_1 3230,258134
#define  DMA_CCR_MSIZE 3232,258256
#define  DMA_CCR_MSIZE_0 3233,258376
#define  DMA_CCR_MSIZE_1 3234,258496
#define  DMA_CCR_PL 3236,258618
#define  DMA_CCR_PL_0 3237,258738
#define  DMA_CCR_PL_1 3238,258858
#define  DMA_CCR_MEM2MEM 3240,258980
#define  DMA_CNDTR_NDT 3243,259184
#define  DMA_CPAR_PA 3246,259388
#define  DMA_CMAR_MA 3249,259592
#define  EXTI_IMR_MR0 3257,260206
#define  EXTI_IMR_MR1 3258,260315
#define  EXTI_IMR_MR2 3259,260424
#define  EXTI_IMR_MR3 3260,260533
#define  EXTI_IMR_MR4 3261,260642
#define  EXTI_IMR_MR5 3262,260751
#define  EXTI_IMR_MR6 3263,260860
#define  EXTI_IMR_MR7 3264,260969
#define  EXTI_IMR_MR8 3265,261078
#define  EXTI_IMR_MR9 3266,261187
#define  EXTI_IMR_MR10 3267,261296
#define  EXTI_IMR_MR11 3268,261406
#define  EXTI_IMR_MR12 3269,261516
#define  EXTI_IMR_MR13 3270,261626
#define  EXTI_IMR_MR14 3271,261736
#define  EXTI_IMR_MR15 3272,261846
#define  EXTI_IMR_MR16 3273,261956
#define  EXTI_IMR_MR17 3274,262066
#define  EXTI_IMR_MR18 3275,262176
#define  EXTI_IMR_MR19 3276,262286
#define  EXTI_IMR_MR20 3277,262396
#define  EXTI_IMR_MR21 3278,262506
#define  EXTI_IMR_MR22 3279,262616
#define  EXTI_IMR_MR23 3280,262726
#define  EXTI_IMR_MR24 3281,262836
#define  EXTI_IMR_MR25 3282,262946
#define  EXTI_IMR_MR26 3283,263056
#define  EXTI_IMR_MR27 3284,263166
#define  EXTI_IMR_MR28 3285,263276
#define  EXTI_IMR_MR29 3286,263386
#define  EXTI_IMR_MR30 3287,263496
#define  EXTI_IMR_MR31 3288,263606
#define  EXTI_EMR_MR0 3291,263800
#define  EXTI_EMR_MR1 3292,263905
#define  EXTI_EMR_MR2 3293,264010
#define  EXTI_EMR_MR3 3294,264115
#define  EXTI_EMR_MR4 3295,264220
#define  EXTI_EMR_MR5 3296,264325
#define  EXTI_EMR_MR6 3297,264430
#define  EXTI_EMR_MR7 3298,264535
#define  EXTI_EMR_MR8 3299,264640
#define  EXTI_EMR_MR9 3300,264745
#define  EXTI_EMR_MR10 3301,264850
#define  EXTI_EMR_MR11 3302,264956
#define  EXTI_EMR_MR12 3303,265062
#define  EXTI_EMR_MR13 3304,265168
#define  EXTI_EMR_MR14 3305,265274
#define  EXTI_EMR_MR15 3306,265380
#define  EXTI_EMR_MR16 3307,265486
#define  EXTI_EMR_MR17 3308,265592
#define  EXTI_EMR_MR18 3309,265698
#define  EXTI_EMR_MR19 3310,265804
#define  EXTI_EMR_MR20 3311,265910
#define  EXTI_EMR_MR21 3312,266016
#define  EXTI_EMR_MR22 3313,266122
#define  EXTI_EMR_MR23 3314,266228
#define  EXTI_EMR_MR24 3315,266334
#define  EXTI_EMR_MR25 3316,266440
#define  EXTI_EMR_MR26 3317,266546
#define  EXTI_EMR_MR27 3318,266652
#define  EXTI_EMR_MR28 3319,266758
#define  EXTI_EMR_MR29 3320,266864
#define  EXTI_EMR_MR30 3321,266970
#define  EXTI_EMR_MR31 3322,267076
#define  EXTI_RTSR_TR0 3325,267266
#define  EXTI_RTSR_TR1 3326,267399
#define  EXTI_RTSR_TR2 3327,267532
#define  EXTI_RTSR_TR3 3328,267665
#define  EXTI_RTSR_TR4 3329,267798
#define  EXTI_RTSR_TR5 3330,267931
#define  EXTI_RTSR_TR6 3331,268064
#define  EXTI_RTSR_TR7 3332,268197
#define  EXTI_RTSR_TR8 3333,268330
#define  EXTI_RTSR_TR9 3334,268463
#define  EXTI_RTSR_TR10 3335,268596
#define  EXTI_RTSR_TR11 3336,268730
#define  EXTI_RTSR_TR12 3337,268864
#define  EXTI_RTSR_TR13 3338,268998
#define  EXTI_RTSR_TR14 3339,269132
#define  EXTI_RTSR_TR15 3340,269266
#define  EXTI_RTSR_TR16 3341,269400
#define  EXTI_RTSR_TR17 3342,269534
#define  EXTI_RTSR_TR18 3343,269668
#define  EXTI_RTSR_TR19 3344,269802
#define  EXTI_RTSR_TR20 3345,269936
#define  EXTI_RTSR_TR21 3346,270070
#define  EXTI_RTSR_TR22 3347,270204
#define  EXTI_RTSR_TR29 3348,270338
#define  EXTI_RTSR_TR30 3349,270472
#define  EXTI_RTSR_TR31 3350,270606
#define  EXTI_FTSR_TR0 3353,270824
#define  EXTI_FTSR_TR1 3354,270958
#define  EXTI_FTSR_TR2 3355,271092
#define  EXTI_FTSR_TR3 3356,271226
#define  EXTI_FTSR_TR4 3357,271360
#define  EXTI_FTSR_TR5 3358,271494
#define  EXTI_FTSR_TR6 3359,271628
#define  EXTI_FTSR_TR7 3360,271762
#define  EXTI_FTSR_TR8 3361,271896
#define  EXTI_FTSR_TR9 3362,272030
#define  EXTI_FTSR_TR10 3363,272164
#define  EXTI_FTSR_TR11 3364,272299
#define  EXTI_FTSR_TR12 3365,272434
#define  EXTI_FTSR_TR13 3366,272569
#define  EXTI_FTSR_TR14 3367,272704
#define  EXTI_FTSR_TR15 3368,272839
#define  EXTI_FTSR_TR16 3369,272974
#define  EXTI_FTSR_TR17 3370,273109
#define  EXTI_FTSR_TR18 3371,273244
#define  EXTI_FTSR_TR19 3372,273379
#define  EXTI_FTSR_TR20 3373,273514
#define  EXTI_FTSR_TR21 3374,273649
#define  EXTI_FTSR_TR22 3375,273784
#define  EXTI_FTSR_TR29 3376,273919
#define  EXTI_FTSR_TR30 3377,274054
#define  EXTI_FTSR_TR31 3378,274189
#define  EXTI_SWIER_SWIER0 3381,274408
#define  EXTI_SWIER_SWIER1 3382,274521
#define  EXTI_SWIER_SWIER2 3383,274634
#define  EXTI_SWIER_SWIER3 3384,274747
#define  EXTI_SWIER_SWIER4 3385,274860
#define  EXTI_SWIER_SWIER5 3386,274973
#define  EXTI_SWIER_SWIER6 3387,275086
#define  EXTI_SWIER_SWIER7 3388,275199
#define  EXTI_SWIER_SWIER8 3389,275312
#define  EXTI_SWIER_SWIER9 3390,275425
#define  EXTI_SWIER_SWIER10 3391,275538
#define  EXTI_SWIER_SWIER11 3392,275652
#define  EXTI_SWIER_SWIER12 3393,275766
#define  EXTI_SWIER_SWIER13 3394,275880
#define  EXTI_SWIER_SWIER14 3395,275994
#define  EXTI_SWIER_SWIER15 3396,276108
#define  EXTI_SWIER_SWIER16 3397,276222
#define  EXTI_SWIER_SWIER17 3398,276336
#define  EXTI_SWIER_SWIER18 3399,276450
#define  EXTI_SWIER_SWIER19 3400,276564
#define  EXTI_SWIER_SWIER20 3401,276678
#define  EXTI_SWIER_SWIER21 3402,276792
#define  EXTI_SWIER_SWIER22 3403,276906
#define  EXTI_SWIER_SWIER29 3404,277020
#define  EXTI_SWIER_SWIER30 3405,277134
#define  EXTI_SWIER_SWIER31 3406,277248
#define  EXTI_PR_PR0 3409,277446
#define  EXTI_PR_PR1 3410,277553
#define  EXTI_PR_PR2 3411,277660
#define  EXTI_PR_PR3 3412,277767
#define  EXTI_PR_PR4 3413,277874
#define  EXTI_PR_PR5 3414,277981
#define  EXTI_PR_PR6 3415,278088
#define  EXTI_PR_PR7 3416,278195
#define  EXTI_PR_PR8 3417,278302
#define  EXTI_PR_PR9 3418,278409
#define  EXTI_PR_PR10 3419,278516
#define  EXTI_PR_PR11 3420,278624
#define  EXTI_PR_PR12 3421,278732
#define  EXTI_PR_PR13 3422,278840
#define  EXTI_PR_PR14 3423,278948
#define  EXTI_PR_PR15 3424,279056
#define  EXTI_PR_PR16 3425,279164
#define  EXTI_PR_PR17 3426,279272
#define  EXTI_PR_PR18 3427,279380
#define  EXTI_PR_PR19 3428,279488
#define  EXTI_PR_PR20 3429,279596
#define  EXTI_PR_PR21 3430,279704
#define  EXTI_PR_PR22 3431,279812
#define  EXTI_PR_PR29 3432,279920
#define  EXTI_PR_PR30 3433,280028
#define  EXTI_PR_PR31 3434,280136
#define  EXTI_IMR2_MR32 3437,280328
#define  EXTI_IMR2_MR33 3438,280438
#define  EXTI_IMR2_MR34 3439,280548
#define  EXTI_IMR2_MR35 3440,280658
#define  EXTI_EMR2_MR32 3443,280852
#define  EXTI_EMR2_MR33 3444,280958
#define  EXTI_EMR2_MR34 3445,281064
#define  EXTI_EMR2_MR35 3446,281170
#define  EXTI_RTSR2_TR32 3449,281361
#define  EXTI_RTSR2_TR33 3450,281496
#define  EXTI_FTSR2_TR32 3453,281715
#define  EXTI_FTSR2_TR33 3454,281850
#define  EXTI_SWIER2_SWIER32 3457,282069
#define  EXTI_SWIER2_SWIER33 3458,282183
#define  EXTI_PR2_PR32 3461,282381
#define  EXTI_PR2_PR33 3462,282489
#define  FLASH_ACR_LATENCY 3470,283091
#define  FLASH_ACR_LATENCY_0 3471,283203
#define  FLASH_ACR_LATENCY_1 3472,283293
#define  FLASH_ACR_LATENCY_2 3473,283383
#define  FLASH_ACR_HLFCYA 3475,283475
#define  FLASH_ACR_PRFTBE 3476,283590
#define  FLASH_ACR_PRFTBS 3477,283697
#define  FLASH_KEYR_FKEYR 3480,283888
#define  RDP_KEY 3482,283983
#define  FLASH_KEY1 3483,284075
#define  FLASH_KEY2 3484,284169
#define  FLASH_OPTKEYR_OPTKEYR 3487,284347
#define  FLASH_OPTKEY1 3489,284449
#define  FLASH_OPTKEY2 3490,284550
#define  FLASH_SR_BSY 3493,284734
#define  FLASH_SR_PGERR 3494,284823
#define  FLASH_SR_WRPERR 3495,284925
#define  FLASH_SR_EOP 3496,285032
#define  FLASH_CR_PG 3499,285217
#define  FLASH_CR_PER 3500,285313
#define  FLASH_CR_MER 3501,285408
#define  FLASH_CR_OPTPG 3502,285503
#define  FLASH_CR_OPTER 3503,285611
#define  FLASH_CR_STRT 3504,285713
#define  FLASH_CR_LOCK 3505,285803
#define  FLASH_CR_OPTWRE 3506,285892
#define  FLASH_CR_ERRIE 3507,286002
#define  FLASH_CR_EOPIE 3508,286109
#define  FLASH_CR_OBL_LAUNCH 3509,286227
#define  FLASH_AR_FAR 3512,286421
#define  FLASH_OBR_OPTERR 3515,286603
#define  FLASH_OBR_RDPRT 3516,286705
#define  FLASH_OBR_RDPRT_1 3517,286805
#define  FLASH_OBR_RDPRT_2 3518,286913
#define  FLASH_OBR_USER 3520,287023
#define  FLASH_OBR_IWDG_SW 3521,287125
#define  FLASH_OBR_nRST_STOP 3522,287217
#define  FLASH_OBR_nRST_STDBY 3523,287311
#define  FLASH_OBR_nBOOT1 3524,287406
#define  FLASH_OBR_VDDA_MONITOR 3525,287497
#define  FLASH_OBR_SRAM_PE 3526,287594
#define  FLASH_OBR_DATA0 3527,287686
#define  FLASH_OBR_DATA1 3528,287769
#define FLASH_OBR_WDG_SW 3531,287876
#define  FLASH_WRPR_WRP 3534,288004
#define  OB_RDP_RDP 3539,288270
#define  OB_RDP_nRDP 3540,288382
#define  OB_USER_USER 3543,288591
#define  OB_USER_nUSER 3544,288692
#define  OB_WRP0_WRP0 3547,288890
#define  OB_WRP0_nWRP0 3548,289017
#define  OB_WRP1_WRP1 3551,289241
#define  OB_WRP1_nWRP1 3552,289368
#define  OB_WRP2_WRP2 3555,289592
#define  OB_WRP2_nWRP2 3556,289719
#define  OB_WRP3_WRP3 3559,289943
#define  OB_WRP3_nWRP3 3560,290070
#define GPIO_MODER_MODER0 3568,290704
#define GPIO_MODER_MODER0_0 3569,290763
#define GPIO_MODER_MODER0_1 3570,290822
#define GPIO_MODER_MODER1 3571,290881
#define GPIO_MODER_MODER1_0 3572,290940
#define GPIO_MODER_MODER1_1 3573,290999
#define GPIO_MODER_MODER2 3574,291058
#define GPIO_MODER_MODER2_0 3575,291117
#define GPIO_MODER_MODER2_1 3576,291176
#define GPIO_MODER_MODER3 3577,291235
#define GPIO_MODER_MODER3_0 3578,291294
#define GPIO_MODER_MODER3_1 3579,291353
#define GPIO_MODER_MODER4 3580,291412
#define GPIO_MODER_MODER4_0 3581,291471
#define GPIO_MODER_MODER4_1 3582,291530
#define GPIO_MODER_MODER5 3583,291589
#define GPIO_MODER_MODER5_0 3584,291648
#define GPIO_MODER_MODER5_1 3585,291707
#define GPIO_MODER_MODER6 3586,291766
#define GPIO_MODER_MODER6_0 3587,291825
#define GPIO_MODER_MODER6_1 3588,291884
#define GPIO_MODER_MODER7 3589,291943
#define GPIO_MODER_MODER7_0 3590,292002
#define GPIO_MODER_MODER7_1 3591,292061
#define GPIO_MODER_MODER8 3592,292120
#define GPIO_MODER_MODER8_0 3593,292179
#define GPIO_MODER_MODER8_1 3594,292238
#define GPIO_MODER_MODER9 3595,292297
#define GPIO_MODER_MODER9_0 3596,292356
#define GPIO_MODER_MODER9_1 3597,292415
#define GPIO_MODER_MODER10 3598,292474
#define GPIO_MODER_MODER10_0 3599,292533
#define GPIO_MODER_MODER10_1 3600,292592
#define GPIO_MODER_MODER11 3601,292651
#define GPIO_MODER_MODER11_0 3602,292710
#define GPIO_MODER_MODER11_1 3603,292769
#define GPIO_MODER_MODER12 3604,292828
#define GPIO_MODER_MODER12_0 3605,292887
#define GPIO_MODER_MODER12_1 3606,292946
#define GPIO_MODER_MODER13 3607,293005
#define GPIO_MODER_MODER13_0 3608,293064
#define GPIO_MODER_MODER13_1 3609,293123
#define GPIO_MODER_MODER14 3610,293182
#define GPIO_MODER_MODER14_0 3611,293241
#define GPIO_MODER_MODER14_1 3612,293300
#define GPIO_MODER_MODER15 3613,293359
#define GPIO_MODER_MODER15_0 3614,293418
#define GPIO_MODER_MODER15_1 3615,293477
#define GPIO_OTYPER_OT_0 3618,293620
#define GPIO_OTYPER_OT_1 3619,293679
#define GPIO_OTYPER_OT_2 3620,293738
#define GPIO_OTYPER_OT_3 3621,293797
#define GPIO_OTYPER_OT_4 3622,293856
#define GPIO_OTYPER_OT_5 3623,293915
#define GPIO_OTYPER_OT_6 3624,293974
#define GPIO_OTYPER_OT_7 3625,294033
#define GPIO_OTYPER_OT_8 3626,294092
#define GPIO_OTYPER_OT_9 3627,294151
#define GPIO_OTYPER_OT_10 3628,294210
#define GPIO_OTYPER_OT_11 3629,294269
#define GPIO_OTYPER_OT_12 3630,294328
#define GPIO_OTYPER_OT_13 3631,294387
#define GPIO_OTYPER_OT_14 3632,294446
#define GPIO_OTYPER_OT_15 3633,294505
#define GPIO_OSPEEDER_OSPEEDR0 3636,294648
#define GPIO_OSPEEDER_OSPEEDR0_0 3637,294707
#define GPIO_OSPEEDER_OSPEEDR0_1 3638,294766
#define GPIO_OSPEEDER_OSPEEDR1 3639,294825
#define GPIO_OSPEEDER_OSPEEDR1_0 3640,294884
#define GPIO_OSPEEDER_OSPEEDR1_1 3641,294943
#define GPIO_OSPEEDER_OSPEEDR2 3642,295002
#define GPIO_OSPEEDER_OSPEEDR2_0 3643,295061
#define GPIO_OSPEEDER_OSPEEDR2_1 3644,295120
#define GPIO_OSPEEDER_OSPEEDR3 3645,295179
#define GPIO_OSPEEDER_OSPEEDR3_0 3646,295238
#define GPIO_OSPEEDER_OSPEEDR3_1 3647,295297
#define GPIO_OSPEEDER_OSPEEDR4 3648,295356
#define GPIO_OSPEEDER_OSPEEDR4_0 3649,295415
#define GPIO_OSPEEDER_OSPEEDR4_1 3650,295474
#define GPIO_OSPEEDER_OSPEEDR5 3651,295533
#define GPIO_OSPEEDER_OSPEEDR5_0 3652,295592
#define GPIO_OSPEEDER_OSPEEDR5_1 3653,295651
#define GPIO_OSPEEDER_OSPEEDR6 3654,295710
#define GPIO_OSPEEDER_OSPEEDR6_0 3655,295769
#define GPIO_OSPEEDER_OSPEEDR6_1 3656,295828
#define GPIO_OSPEEDER_OSPEEDR7 3657,295887
#define GPIO_OSPEEDER_OSPEEDR7_0 3658,295946
#define GPIO_OSPEEDER_OSPEEDR7_1 3659,296005
#define GPIO_OSPEEDER_OSPEEDR8 3660,296064
#define GPIO_OSPEEDER_OSPEEDR8_0 3661,296123
#define GPIO_OSPEEDER_OSPEEDR8_1 3662,296182
#define GPIO_OSPEEDER_OSPEEDR9 3663,296241
#define GPIO_OSPEEDER_OSPEEDR9_0 3664,296300
#define GPIO_OSPEEDER_OSPEEDR9_1 3665,296359
#define GPIO_OSPEEDER_OSPEEDR10 3666,296418
#define GPIO_OSPEEDER_OSPEEDR10_0 3667,296477
#define GPIO_OSPEEDER_OSPEEDR10_1 3668,296536
#define GPIO_OSPEEDER_OSPEEDR11 3669,296595
#define GPIO_OSPEEDER_OSPEEDR11_0 3670,296654
#define GPIO_OSPEEDER_OSPEEDR11_1 3671,296713
#define GPIO_OSPEEDER_OSPEEDR12 3672,296772
#define GPIO_OSPEEDER_OSPEEDR12_0 3673,296831
#define GPIO_OSPEEDER_OSPEEDR12_1 3674,296890
#define GPIO_OSPEEDER_OSPEEDR13 3675,296949
#define GPIO_OSPEEDER_OSPEEDR13_0 3676,297008
#define GPIO_OSPEEDER_OSPEEDR13_1 3677,297067
#define GPIO_OSPEEDER_OSPEEDR14 3678,297126
#define GPIO_OSPEEDER_OSPEEDR14_0 3679,297185
#define GPIO_OSPEEDER_OSPEEDR14_1 3680,297244
#define GPIO_OSPEEDER_OSPEEDR15 3681,297303
#define GPIO_OSPEEDER_OSPEEDR15_0 3682,297362
#define GPIO_OSPEEDER_OSPEEDR15_1 3683,297421
#define GPIO_PUPDR_PUPDR0 3686,297564
#define GPIO_PUPDR_PUPDR0_0 3687,297623
#define GPIO_PUPDR_PUPDR0_1 3688,297682
#define GPIO_PUPDR_PUPDR1 3689,297741
#define GPIO_PUPDR_PUPDR1_0 3690,297800
#define GPIO_PUPDR_PUPDR1_1 3691,297859
#define GPIO_PUPDR_PUPDR2 3692,297918
#define GPIO_PUPDR_PUPDR2_0 3693,297977
#define GPIO_PUPDR_PUPDR2_1 3694,298036
#define GPIO_PUPDR_PUPDR3 3695,298095
#define GPIO_PUPDR_PUPDR3_0 3696,298154
#define GPIO_PUPDR_PUPDR3_1 3697,298213
#define GPIO_PUPDR_PUPDR4 3698,298272
#define GPIO_PUPDR_PUPDR4_0 3699,298331
#define GPIO_PUPDR_PUPDR4_1 3700,298390
#define GPIO_PUPDR_PUPDR5 3701,298449
#define GPIO_PUPDR_PUPDR5_0 3702,298508
#define GPIO_PUPDR_PUPDR5_1 3703,298567
#define GPIO_PUPDR_PUPDR6 3704,298626
#define GPIO_PUPDR_PUPDR6_0 3705,298685
#define GPIO_PUPDR_PUPDR6_1 3706,298744
#define GPIO_PUPDR_PUPDR7 3707,298803
#define GPIO_PUPDR_PUPDR7_0 3708,298862
#define GPIO_PUPDR_PUPDR7_1 3709,298921
#define GPIO_PUPDR_PUPDR8 3710,298980
#define GPIO_PUPDR_PUPDR8_0 3711,299039
#define GPIO_PUPDR_PUPDR8_1 3712,299098
#define GPIO_PUPDR_PUPDR9 3713,299157
#define GPIO_PUPDR_PUPDR9_0 3714,299216
#define GPIO_PUPDR_PUPDR9_1 3715,299275
#define GPIO_PUPDR_PUPDR10 3716,299334
#define GPIO_PUPDR_PUPDR10_0 3717,299393
#define GPIO_PUPDR_PUPDR10_1 3718,299452
#define GPIO_PUPDR_PUPDR11 3719,299511
#define GPIO_PUPDR_PUPDR11_0 3720,299570
#define GPIO_PUPDR_PUPDR11_1 3721,299629
#define GPIO_PUPDR_PUPDR12 3722,299688
#define GPIO_PUPDR_PUPDR12_0 3723,299747
#define GPIO_PUPDR_PUPDR12_1 3724,299806
#define GPIO_PUPDR_PUPDR13 3725,299865
#define GPIO_PUPDR_PUPDR13_0 3726,299924
#define GPIO_PUPDR_PUPDR13_1 3727,299983
#define GPIO_PUPDR_PUPDR14 3728,300042
#define GPIO_PUPDR_PUPDR14_0 3729,300101
#define GPIO_PUPDR_PUPDR14_1 3730,300160
#define GPIO_PUPDR_PUPDR15 3731,300219
#define GPIO_PUPDR_PUPDR15_0 3732,300278
#define GPIO_PUPDR_PUPDR15_1 3733,300337
#define GPIO_IDR_0 3736,300480
#define GPIO_IDR_1 3737,300539
#define GPIO_IDR_2 3738,300598
#define GPIO_IDR_3 3739,300657
#define GPIO_IDR_4 3740,300716
#define GPIO_IDR_5 3741,300775
#define GPIO_IDR_6 3742,300834
#define GPIO_IDR_7 3743,300893
#define GPIO_IDR_8 3744,300952
#define GPIO_IDR_9 3745,301011
#define GPIO_IDR_10 3746,301070
#define GPIO_IDR_11 3747,301129
#define GPIO_IDR_12 3748,301188
#define GPIO_IDR_13 3749,301247
#define GPIO_IDR_14 3750,301306
#define GPIO_IDR_15 3751,301365
#define GPIO_ODR_0 3754,301508
#define GPIO_ODR_1 3755,301567
#define GPIO_ODR_2 3756,301626
#define GPIO_ODR_3 3757,301685
#define GPIO_ODR_4 3758,301744
#define GPIO_ODR_5 3759,301803
#define GPIO_ODR_6 3760,301862
#define GPIO_ODR_7 3761,301921
#define GPIO_ODR_8 3762,301980
#define GPIO_ODR_9 3763,302039
#define GPIO_ODR_10 3764,302098
#define GPIO_ODR_11 3765,302157
#define GPIO_ODR_12 3766,302216
#define GPIO_ODR_13 3767,302275
#define GPIO_ODR_14 3768,302334
#define GPIO_ODR_15 3769,302393
#define GPIO_BSRR_BS_0 3772,302536
#define GPIO_BSRR_BS_1 3773,302595
#define GPIO_BSRR_BS_2 3774,302654
#define GPIO_BSRR_BS_3 3775,302713
#define GPIO_BSRR_BS_4 3776,302772
#define GPIO_BSRR_BS_5 3777,302831
#define GPIO_BSRR_BS_6 3778,302890
#define GPIO_BSRR_BS_7 3779,302949
#define GPIO_BSRR_BS_8 3780,303008
#define GPIO_BSRR_BS_9 3781,303067
#define GPIO_BSRR_BS_10 3782,303126
#define GPIO_BSRR_BS_11 3783,303185
#define GPIO_BSRR_BS_12 3784,303244
#define GPIO_BSRR_BS_13 3785,303303
#define GPIO_BSRR_BS_14 3786,303362
#define GPIO_BSRR_BS_15 3787,303421
#define GPIO_BSRR_BR_0 3788,303480
#define GPIO_BSRR_BR_1 3789,303539
#define GPIO_BSRR_BR_2 3790,303598
#define GPIO_BSRR_BR_3 3791,303657
#define GPIO_BSRR_BR_4 3792,303716
#define GPIO_BSRR_BR_5 3793,303775
#define GPIO_BSRR_BR_6 3794,303834
#define GPIO_BSRR_BR_7 3795,303893
#define GPIO_BSRR_BR_8 3796,303952
#define GPIO_BSRR_BR_9 3797,304011
#define GPIO_BSRR_BR_10 3798,304070
#define GPIO_BSRR_BR_11 3799,304129
#define GPIO_BSRR_BR_12 3800,304188
#define GPIO_BSRR_BR_13 3801,304247
#define GPIO_BSRR_BR_14 3802,304306
#define GPIO_BSRR_BR_15 3803,304365
#define GPIO_LCKR_LCK0 3806,304508
#define GPIO_LCKR_LCK1 3807,304567
#define GPIO_LCKR_LCK2 3808,304626
#define GPIO_LCKR_LCK3 3809,304685
#define GPIO_LCKR_LCK4 3810,304744
#define GPIO_LCKR_LCK5 3811,304803
#define GPIO_LCKR_LCK6 3812,304862
#define GPIO_LCKR_LCK7 3813,304921
#define GPIO_LCKR_LCK8 3814,304980
#define GPIO_LCKR_LCK9 3815,305039
#define GPIO_LCKR_LCK10 3816,305098
#define GPIO_LCKR_LCK11 3817,305157
#define GPIO_LCKR_LCK12 3818,305216
#define GPIO_LCKR_LCK13 3819,305275
#define GPIO_LCKR_LCK14 3820,305334
#define GPIO_LCKR_LCK15 3821,305393
#define GPIO_LCKR_LCKK 3822,305452
#define GPIO_AFRL_AFRL0 3825,305595
#define GPIO_AFRL_AFRL1 3826,305654
#define GPIO_AFRL_AFRL2 3827,305713
#define GPIO_AFRL_AFRL3 3828,305772
#define GPIO_AFRL_AFRL4 3829,305831
#define GPIO_AFRL_AFRL5 3830,305890
#define GPIO_AFRL_AFRL6 3831,305949
#define GPIO_AFRL_AFRL7 3832,306008
#define GPIO_AFRH_AFRH0 3835,306151
#define GPIO_AFRH_AFRH1 3836,306210
#define GPIO_AFRH_AFRH2 3837,306269
#define GPIO_AFRH_AFRH3 3838,306328
#define GPIO_AFRH_AFRH4 3839,306387
#define GPIO_AFRH_AFRH5 3840,306446
#define GPIO_AFRH_AFRH6 3841,306505
#define GPIO_AFRH_AFRH7 3842,306564
#define GPIO_BRR_BR_0 3845,306707
#define GPIO_BRR_BR_1 3846,306766
#define GPIO_BRR_BR_2 3847,306825
#define GPIO_BRR_BR_3 3848,306884
#define GPIO_BRR_BR_4 3849,306943
#define GPIO_BRR_BR_5 3850,307002
#define GPIO_BRR_BR_6 3851,307061
#define GPIO_BRR_BR_7 3852,307120
#define GPIO_BRR_BR_8 3853,307179
#define GPIO_BRR_BR_9 3854,307238
#define GPIO_BRR_BR_10 3855,307297
#define GPIO_BRR_BR_11 3856,307356
#define GPIO_BRR_BR_12 3857,307415
#define GPIO_BRR_BR_13 3858,307474
#define GPIO_BRR_BR_14 3859,307533
#define GPIO_BRR_BR_15 3860,307592
#define  I2C_CR1_PE 3868,308144
#define  I2C_CR1_TXIE 3869,308246
#define  I2C_CR1_RXIE 3870,308350
#define  I2C_CR1_ADDRIE 3871,308454
#define  I2C_CR1_NACKIE 3872,308569
#define  I2C_CR1_STOPIE 3873,308684
#define  I2C_CR1_TCIE 3874,308800
#define  I2C_CR1_ERRIE 3875,308919
#define  I2C_CR1_DNF 3876,309027
#define  I2C_CR1_ANFOFF 3877,309132
#define  I2C_CR1_SWRST 3878,309240
#define  I2C_CR1_TXDMAEN 3879,309339
#define  I2C_CR1_RXDMAEN 3880,309456
#define  I2C_CR1_SBC 3881,309570
#define  I2C_CR1_NOSTRETCH 3882,309673
#define  I2C_CR1_WUPEN 3883,309782
#define  I2C_CR1_GCEN 3884,309890
#define  I2C_CR1_SMBHEN 3885,309994
#define  I2C_CR1_SMBDEN 3886,310104
#define  I2C_CR1_ALERTEN 3887,310224
#define  I2C_CR1_PECEN 3888,310327
#define I2C_CR1_DFN 3891,310446
#define  I2C_CR2_SADD 3894,310562
#define  I2C_CR2_RD_WRN 3895,310674
#define  I2C_CR2_ADD10 3896,310791
#define  I2C_CR2_HEAD10R 3897,310912
#define  I2C_CR2_START 3898,311052
#define  I2C_CR2_STOP 3899,311153
#define  I2C_CR2_NACK 3900,311267
#define  I2C_CR2_NBYTES 3901,311380
#define  I2C_CR2_RELOAD 3902,311480
#define  I2C_CR2_AUTOEND 3903,311583
#define  I2C_CR2_PECBYTE 3904,311700
#define  I2C_OAR1_OA1 3907,311894
#define  I2C_OAR1_OA1MODE 3908,312002
#define  I2C_OAR1_OA1EN 3909,312112
#define  I2C_OAR2_OA2 3912,312301
#define  I2C_OAR2_OA2MSK 3913,312432
#define  I2C_OAR2_OA2NOMASK 3914,312563
#define  I2C_OAR2_OA2MASK01 3915,312694
#define  I2C_OAR2_OA2MASK02 3916,312825
#define  I2C_OAR2_OA2MASK03 3917,312956
#define  I2C_OAR2_OA2MASK04 3918,313087
#define  I2C_OAR2_OA2MASK05 3919,313218
#define  I2C_OAR2_OA2MASK06 3920,313349
#define  I2C_OAR2_OA2MASK07 3921,313480
#define  I2C_OAR2_OA2EN 3922,313611
#define  I2C_TIMINGR_SCLL 3925,313826
#define  I2C_TIMINGR_SCLH 3926,313939
#define  I2C_TIMINGR_SDADEL 3927,314053
#define  I2C_TIMINGR_SCLDEL 3928,314152
#define  I2C_TIMINGR_PRESC 3929,314252
#define  I2C_TIMEOUTR_TIMEOUTA 3932,314438
#define  I2C_TIMEOUTR_TIDLE 3933,314536
#define  I2C_TIMEOUTR_TIMOUTEN 3934,314649
#define  I2C_TIMEOUTR_TIMEOUTB 3935,314754
#define  I2C_TIMEOUTR_TEXTEN 3936,314851
#define  I2C_ISR_TXE 3939,315049
#define  I2C_ISR_TXIS 3940,315162
#define  I2C_ISR_RXNE 3941,315272
#define  I2C_ISR_ADDR 3942,315388
#define  I2C_ISR_NACKF 3943,315500
#define  I2C_ISR_STOPF 3944,315603
#define  I2C_ISR_TC 3945,315707
#define  I2C_ISR_TCR 3946,315823
#define  I2C_ISR_BERR 3947,315932
#define  I2C_ISR_ARLO 3948,316026
#define  I2C_ISR_OVR 3949,316127
#define  I2C_ISR_PECERR 3950,316228
#define  I2C_ISR_TIMEOUT 3951,316335
#define  I2C_ISR_ALERT 3952,316450
#define  I2C_ISR_BUSY 3953,316546
#define  I2C_ISR_DIR 3954,316639
#define  I2C_ISR_ADDCODE 3955,316755
#define  I2C_ICR_ADDRCF 3958,316955
#define  I2C_ICR_NACKCF 3959,317066
#define  I2C_ICR_STOPCF 3960,317166
#define  I2C_ICR_BERRCF 3961,317276
#define  I2C_ICR_ARLOCF 3962,317381
#define  I2C_ICR_OVRCF 3963,317493
#define  I2C_ICR_PECCF 3964,317605
#define  I2C_ICR_TIMOUTCF 3965,317710
#define  I2C_ICR_ALERTCF 3966,317813
#define  I2C_PECR_PEC 3969,317998
#define  I2C_RXDR_RXDATA 3972,318180
#define  I2C_TXDR_TXDATA 3975,318368
#define  IWDG_KR_KEY 3984,318968
#define  IWDG_PR_PR 3987,319171
#define  IWDG_PR_PR_0 3988,319283
#define  IWDG_PR_PR_1 3989,319373
#define  IWDG_PR_PR_2 3990,319463
#define  IWDG_RLR_RL 3993,319637
#define  IWDG_SR_PVU 3996,319835
#define  IWDG_SR_RVU 3997,319951
#define  IWDG_SR_WVU 3998,320072
#define  IWDG_WINR_WIN 4001,320277
#define  PWR_CR_LPDS 4009,320885
#define  PWR_CR_PDDS 4010,320986
#define  PWR_CR_CWUF 4011,321088
#define  PWR_CR_CSBF 4012,321187
#define  PWR_CR_PVDE 4013,321287
#define  PWR_CR_PLS 4015,321400
#define  PWR_CR_PLS_0 4016,321517
#define  PWR_CR_PLS_1 4017,321604
#define  PWR_CR_PLS_2 4018,321691
#define  PWR_CR_PLS_LEV0 4021,321813
#define  PWR_CR_PLS_LEV1 4022,321906
#define  PWR_CR_PLS_LEV2 4023,321999
#define  PWR_CR_PLS_LEV3 4024,322092
#define  PWR_CR_PLS_LEV4 4025,322185
#define  PWR_CR_PLS_LEV5 4026,322278
#define  PWR_CR_PLS_LEV6 4027,322371
#define  PWR_CR_PLS_LEV7 4028,322464
#define  PWR_CR_DBP 4030,322559
#define  PWR_CSR_WUF 4033,322763
#define  PWR_CSR_SBF 4034,322856
#define  PWR_CSR_PVDO 4035,322950
#define  PWR_CSR_VREFINTRDYF 4036,323042
#define  PWR_CSR_EWUP1 4038,323173
#define  PWR_CSR_EWUP2 4039,323272
#define  PWR_CSR_EWUP3 4040,323371
#define  RCC_CR_HSION 4048,323964
#define  RCC_CR_HSIRDY 4049,324033
#define  RCC_CR_HSITRIM 4051,324104
#define  RCC_CR_HSITRIM_0 4052,324173
#define  RCC_CR_HSITRIM_1 4053,324254
#define  RCC_CR_HSITRIM_2 4054,324335
#define  RCC_CR_HSITRIM_3 4055,324416
#define  RCC_CR_HSITRIM_4 4056,324497
#define  RCC_CR_HSICAL 4058,324580
#define  RCC_CR_HSICAL_0 4059,324649
#define  RCC_CR_HSICAL_1 4060,324730
#define  RCC_CR_HSICAL_2 4061,324811
#define  RCC_CR_HSICAL_3 4062,324892
#define  RCC_CR_HSICAL_4 4063,324973
#define  RCC_CR_HSICAL_5 4064,325054
#define  RCC_CR_HSICAL_6 4065,325135
#define  RCC_CR_HSICAL_7 4066,325216
#define  RCC_CR_HSEON 4068,325299
#define  RCC_CR_HSERDY 4069,325368
#define  RCC_CR_HSEBYP 4070,325437
#define  RCC_CR_CSSON 4071,325506
#define  RCC_CR_PLLON 4072,325575
#define  RCC_CR_PLLRDY 4073,325644
#define  RCC_CFGR_SW 4077,325823
#define  RCC_CFGR_SW_0 4078,325942
#define  RCC_CFGR_SW_1 4079,326032
#define  RCC_CFGR_SW_HSI 4081,326124
#define  RCC_CFGR_SW_HSE 4082,326237
#define  RCC_CFGR_SW_PLL 4083,326350
#define  RCC_CFGR_SWS 4086,326492
#define  RCC_CFGR_SWS_0 4087,326619
#define  RCC_CFGR_SWS_1 4088,326709
#define  RCC_CFGR_SWS_HSI 4090,326801
#define  RCC_CFGR_SWS_HSE 4091,326921
#define  RCC_CFGR_SWS_PLL 4092,327041
#define  RCC_CFGR_HPRE 4095,327180
#define  RCC_CFGR_HPRE_0 4096,327295
#define  RCC_CFGR_HPRE_1 4097,327385
#define  RCC_CFGR_HPRE_2 4098,327475
#define  RCC_CFGR_HPRE_3 4099,327565
#define  RCC_CFGR_HPRE_DIV1 4101,327657
#define  RCC_CFGR_HPRE_DIV2 4102,327760
#define  RCC_CFGR_HPRE_DIV4 4103,327864
#define  RCC_CFGR_HPRE_DIV8 4104,327968
#define  RCC_CFGR_HPRE_DIV16 4105,328072
#define  RCC_CFGR_HPRE_DIV64 4106,328177
#define  RCC_CFGR_HPRE_DIV128 4107,328282
#define  RCC_CFGR_HPRE_DIV256 4108,328388
#define  RCC_CFGR_HPRE_DIV512 4109,328494
#define  RCC_CFGR_PPRE1 4112,328631
#define  RCC_CFGR_PPRE1_0 4113,328747
#define  RCC_CFGR_PPRE1_1 4114,328837
#define  RCC_CFGR_PPRE1_2 4115,328927
#define  RCC_CFGR_PPRE1_DIV1 4117,329019
#define  RCC_CFGR_PPRE1_DIV2 4118,329120
#define  RCC_CFGR_PPRE1_DIV4 4119,329222
#define  RCC_CFGR_PPRE1_DIV8 4120,329324
#define  RCC_CFGR_PPRE1_DIV16 4121,329426
#define  RCC_CFGR_PPRE2 4124,329560
#define  RCC_CFGR_PPRE2_0 4125,329676
#define  RCC_CFGR_PPRE2_1 4126,329766
#define  RCC_CFGR_PPRE2_2 4127,329856
#define  RCC_CFGR_PPRE2_DIV1 4129,329948
#define  RCC_CFGR_PPRE2_DIV2 4130,330049
#define  RCC_CFGR_PPRE2_DIV4 4131,330151
#define  RCC_CFGR_PPRE2_DIV8 4132,330253
#define  RCC_CFGR_PPRE2_DIV16 4133,330355
#define  RCC_CFGR_PLLSRC 4135,330460
#define  RCC_CFGR_PLLSRC_HSI_DIV2 4136,330567
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 4137,330709
#define  RCC_CFGR_PLLXTPRE 4139,330847
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 4140,330957
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 4141,331084
#define  RCC_CFGR_PLLMUL 4144,331244
#define  RCC_CFGR_PLLMUL_0 4145,331373
#define  RCC_CFGR_PLLMUL_1 4146,331463
#define  RCC_CFGR_PLLMUL_2 4147,331553
#define  RCC_CFGR_PLLMUL_3 4148,331643
#define  RCC_CFGR_PLLMUL2 4150,331735
#define  RCC_CFGR_PLLMUL3 4151,331837
#define  RCC_CFGR_PLLMUL4 4152,331939
#define  RCC_CFGR_PLLMUL5 4153,332041
#define  RCC_CFGR_PLLMUL6 4154,332143
#define  RCC_CFGR_PLLMUL7 4155,332245
#define  RCC_CFGR_PLLMUL8 4156,332347
#define  RCC_CFGR_PLLMUL9 4157,332449
#define  RCC_CFGR_PLLMUL10 4158,332551
#define  RCC_CFGR_PLLMUL11 4159,332653
#define  RCC_CFGR_PLLMUL12 4160,332756
#define  RCC_CFGR_PLLMUL13 4161,332859
#define  RCC_CFGR_PLLMUL14 4162,332962
#define  RCC_CFGR_PLLMUL15 4163,333065
#define  RCC_CFGR_PLLMUL16 4164,333168
#define  RCC_CFGR_USBPRE 4167,333300
#define  RCC_CFGR_USBPRE_DIV1_5 4169,333400
#define  RCC_CFGR_USBPRE_DIV1 4170,333526
#define  RCC_CFGR_I2SSRC 4173,333679
#define  RCC_CFGR_I2SSRC_SYSCLK 4175,333801
#define  RCC_CFGR_I2SSRC_EXT 4176,333927
#define  RCC_CFGR_MCO 4179,334084
#define  RCC_CFGR_MCO_0 4180,334213
#define  RCC_CFGR_MCO_1 4181,334303
#define  RCC_CFGR_MCO_2 4182,334393
#define  RCC_CFGR_MCO_NOCLOCK 4184,334485
#define  RCC_CFGR_MCO_LSI 4185,334578
#define  RCC_CFGR_MCO_LSE 4186,334695
#define  RCC_CFGR_MCO_SYSCLK 4187,334812
#define  RCC_CFGR_MCO_HSI 4188,334932
#define  RCC_CFGR_MCO_HSE 4189,335049
#define  RCC_CFGR_MCO_PLL 4190,335167
#define  RCC_CFGR_MCOPRE 4192,335299
#define  RCC_CFGR_MCOPRE_0 4193,335441
#define  RCC_CFGR_MCOPRE_1 4194,335531
#define  RCC_CFGR_MCOPRE_2 4195,335621
#define  RCC_CFGR_PLLNODIV 4197,335713
#define  RCC_CIR_LSIRDYF 4200,335908
#define  RCC_CIR_LSERDYF 4201,336017
#define  RCC_CIR_HSIRDYF 4202,336126
#define  RCC_CIR_HSERDYF 4203,336235
#define  RCC_CIR_PLLRDYF 4204,336344
#define  RCC_CIR_CSSF 4205,336453
#define  RCC_CIR_LSIRDYIE 4206,336574
#define  RCC_CIR_LSERDYIE 4207,336685
#define  RCC_CIR_HSIRDYIE 4208,336796
#define  RCC_CIR_HSERDYIE 4209,336907
#define  RCC_CIR_PLLRDYIE 4210,337018
#define  RCC_CIR_LSIRDYC 4211,337129
#define  RCC_CIR_LSERDYC 4212,337239
#define  RCC_CIR_HSIRDYC 4213,337349
#define  RCC_CIR_HSERDYC 4214,337459
#define  RCC_CIR_PLLRDYC 4215,337569
#define  RCC_CIR_CSSC 4216,337679
#define  RCC_APB2RSTR_SYSCFGRST 4219,337886
#define  RCC_APB2RSTR_TIM1RST 4220,337983
#define  RCC_APB2RSTR_USART1RST 4221,338078
#define  RCC_APB2RSTR_TIM15RST 4222,338175
#define  RCC_APB2RSTR_TIM16RST 4223,338271
#define  RCC_APB2RSTR_TIM17RST 4224,338367
#define  RCC_APB1RSTR_TIM2RST 4227,338549
#define  RCC_APB1RSTR_TIM6RST 4228,338647
#define  RCC_APB1RSTR_WWDGRST 4229,338745
#define  RCC_APB1RSTR_SPI2RST 4230,338851
#define  RCC_APB1RSTR_SPI3RST 4231,338946
#define  RCC_APB1RSTR_USART2RST 4232,339041
#define  RCC_APB1RSTR_USART3RST 4233,339139
#define  RCC_APB1RSTR_I2C1RST 4234,339237
#define  RCC_APB1RSTR_I2C2RST 4235,339333
#define  RCC_APB1RSTR_USBRST 4236,339429
#define  RCC_APB1RSTR_CANRST 4237,339523
#define  RCC_APB1RSTR_PWRRST 4238,339617
#define  RCC_APB1RSTR_DAC1RST 4239,339711
#define  RCC_APB1RSTR_I2C3RST 4240,339807
#define  RCC_AHBENR_DMA1EN 4243,339987
#define  RCC_AHBENR_SRAMEN 4244,340089
#define  RCC_AHBENR_FLITFEN 4245,340201
#define  RCC_AHBENR_CRCEN 4246,340304
#define  RCC_AHBENR_GPIOAEN 4247,340405
#define  RCC_AHBENR_GPIOBEN 4248,340508
#define  RCC_AHBENR_GPIOCEN 4249,340611
#define  RCC_AHBENR_GPIODEN 4250,340714
#define  RCC_AHBENR_GPIOFEN 4251,340817
#define  RCC_AHBENR_TSCEN 4252,340920
#define  RCC_AHBENR_ADC1EN 4253,341020
#define  RCC_APB2ENR_SYSCFGEN 4256,341205
#define  RCC_APB2ENR_TIM1EN 4257,341309
#define  RCC_APB2ENR_USART1EN 4258,341411
#define  RCC_APB2ENR_TIM15EN 4259,341515
#define  RCC_APB2ENR_TIM16EN 4260,341618
#define  RCC_APB2ENR_TIM17EN 4261,341721
#define  RCC_APB1ENR_TIM2EN 4264,341909
#define  RCC_APB1ENR_TIM6EN 4265,342014
#define  RCC_APB1ENR_WWDGEN 4266,342119
#define  RCC_APB1ENR_SPI2EN 4267,342232
#define  RCC_APB1ENR_SPI3EN 4268,342334
#define  RCC_APB1ENR_USART2EN 4269,342436
#define  RCC_APB1ENR_USART3EN 4270,342541
#define  RCC_APB1ENR_I2C1EN 4271,342646
#define  RCC_APB1ENR_I2C2EN 4272,342749
#define  RCC_APB1ENR_USBEN 4273,342852
#define  RCC_APB1ENR_CANEN 4274,342953
#define  RCC_APB1ENR_PWREN 4275,343054
#define  RCC_APB1ENR_DAC1EN 4276,343155
#define  RCC_APB1ENR_I2C3EN 4277,343258
#define  RCC_BDCR_LSE 4280,343445
#define  RCC_BDCR_LSEON 4281,343570
#define  RCC_BDCR_LSERDY 4282,343691
#define  RCC_BDCR_LSEBYP 4283,343811
#define  RCC_BDCR_LSEDRV 4285,343934
#define  RCC_BDCR_LSEDRV_0 4286,344063
#define  RCC_BDCR_LSEDRV_1 4287,344153
#define  RCC_BDCR_RTCSEL 4289,344245
#define  RCC_BDCR_RTCSEL_0 4290,344375
#define  RCC_BDCR_RTCSEL_1 4291,344465
#define  RCC_BDCR_RTCSEL_NOCLOCK 4294,344584
#define  RCC_BDCR_RTCSEL_LSE 4295,344677
#define  RCC_BDCR_RTCSEL_LSI 4296,344800
#define  RCC_BDCR_RTCSEL_HSE 4297,344923
#define  RCC_BDCR_RTCEN 4299,345062
#define  RCC_BDCR_BDRST 4300,345163
#define  RCC_CSR_LSION 4303,345361
#define  RCC_CSR_LSIRDY 4304,345482
#define  RCC_CSR_RMVF 4305,345602
#define  RCC_CSR_OBLRSTF 4306,345704
#define  RCC_CSR_PINRSTF 4307,345803
#define  RCC_CSR_PORRSTF 4308,345902
#define  RCC_CSR_SFTRSTF 4309,346005
#define  RCC_CSR_IWDGRSTF 4310,346109
#define  RCC_CSR_WWDGRSTF 4311,346225
#define  RCC_CSR_LPWRRSTF 4312,346336
#define  RCC_AHBRSTR_GPIOARST 4315,346525
#define  RCC_AHBRSTR_GPIOBRST 4316,346622
#define  RCC_AHBRSTR_GPIOCRST 4317,346719
#define  RCC_AHBRSTR_GPIODRST 4318,346816
#define  RCC_AHBRSTR_GPIOFRST 4319,346913
#define  RCC_AHBRSTR_TSCRST 4320,347010
#define  RCC_AHBRSTR_ADC1RST 4321,347105
#define  RCC_CFGR2_PREDIV 4325,347315
#define  RCC_CFGR2_PREDIV_0 4326,347416
#define  RCC_CFGR2_PREDIV_1 4327,347506
#define  RCC_CFGR2_PREDIV_2 4328,347596
#define  RCC_CFGR2_PREDIV_3 4329,347686
#define  RCC_CFGR2_PREDIV_DIV1 4331,347778
#define  RCC_CFGR2_PREDIV_DIV2 4332,347893
#define  RCC_CFGR2_PREDIV_DIV3 4333,348009
#define  RCC_CFGR2_PREDIV_DIV4 4334,348125
#define  RCC_CFGR2_PREDIV_DIV5 4335,348241
#define  RCC_CFGR2_PREDIV_DIV6 4336,348357
#define  RCC_CFGR2_PREDIV_DIV7 4337,348473
#define  RCC_CFGR2_PREDIV_DIV8 4338,348589
#define  RCC_CFGR2_PREDIV_DIV9 4339,348705
#define  RCC_CFGR2_PREDIV_DIV10 4340,348821
#define  RCC_CFGR2_PREDIV_DIV11 4341,348938
#define  RCC_CFGR2_PREDIV_DIV12 4342,349055
#define  RCC_CFGR2_PREDIV_DIV13 4343,349172
#define  RCC_CFGR2_PREDIV_DIV14 4344,349289
#define  RCC_CFGR2_PREDIV_DIV15 4345,349406
#define  RCC_CFGR2_PREDIV_DIV16 4346,349523
#define  RCC_CFGR2_ADC1PRES 4349,349674
#define  RCC_CFGR2_ADC1PRES_0 4350,349777
#define  RCC_CFGR2_ADC1PRES_1 4351,349867
#define  RCC_CFGR2_ADC1PRES_2 4352,349957
#define  RCC_CFGR2_ADC1PRES_3 4353,350047
#define  RCC_CFGR2_ADC1PRES_4 4354,350137
#define  RCC_CFGR2_ADC1PRES_NO 4356,350229
#define  RCC_CFGR2_ADC1PRES_DIV1 4357,350357
#define  RCC_CFGR2_ADC1PRES_DIV2 4358,350469
#define  RCC_CFGR2_ADC1PRES_DIV4 4359,350581
#define  RCC_CFGR2_ADC1PRES_DIV6 4360,350693
#define  RCC_CFGR2_ADC1PRES_DIV8 4361,350805
#define  RCC_CFGR2_ADC1PRES_DIV10 4362,350917
#define  RCC_CFGR2_ADC1PRES_DIV12 4363,351030
#define  RCC_CFGR2_ADC1PRES_DIV16 4364,351143
#define  RCC_CFGR2_ADC1PRES_DIV32 4365,351256
#define  RCC_CFGR2_ADC1PRES_DIV64 4366,351369
#define  RCC_CFGR2_ADC1PRES_DIV128 4367,351482
#define  RCC_CFGR2_ADC1PRES_DIV256 4368,351596
#define  RCC_CFGR3_USART1SW 4371,351794
#define  RCC_CFGR3_USART1SW_0 4372,351897
#define  RCC_CFGR3_USART1SW_1 4373,351987
#define  RCC_CFGR3_USART1SW_PCLK1 4375,352079
#define  RCC_CFGR3_USART1SW_SYSCLK 4376,352203
#define  RCC_CFGR3_USART1SW_LSE 4377,352332
#define  RCC_CFGR3_USART1SW_HSI 4378,352465
#define  RCC_CFGR3_USART1SW_PCLK 4380,352620
#define  RCC_CFGR3_I2CSW 4382,352693
#define  RCC_CFGR3_I2C1SW 4383,352788
#define  RCC_CFGR3_I2C2SW 4384,352884
#define  RCC_CFGR3_I2C3SW 4385,352980
#define  RCC_CFGR3_I2C1SW_HSI 4387,353078
#define  RCC_CFGR3_I2C1SW_SYSCLK 4388,353209
#define  RCC_CFGR3_I2C2SW_HSI 4389,353336
#define  RCC_CFGR3_I2C2SW_SYSCLK 4390,353467
#define  RCC_CFGR3_I2C3SW_HSI 4391,353594
#define  RCC_CFGR3_I2C3SW_SYSCLK 4392,353725
#define  RCC_CFGR3_TIMSW 4394,353854
#define  RCC_CFGR3_TIM1SW 4395,353949
#define  RCC_CFGR3_TIM15SW 4396,354045
#define  RCC_CFGR3_TIM16SW 4397,354142
#define  RCC_CFGR3_TIM17SW 4398,354239
#define  RCC_CFGR3_TIM1SW_HCLK 4399,354336
#define  RCC_CFGR3_TIM1SW_PLL 4400,354451
#define  RCC_CFGR3_TIM15SW_HCLK 4401,354571
#define  RCC_CFGR3_TIM15SW_PLL 4402,354687
#define  RCC_CFGR3_TIM16SW_HCLK 4403,354808
#define  RCC_CFGR3_TIM16SW_PLL 4404,354924
#define  RCC_CFGR3_TIM17SW_HCLK 4405,355045
#define  RCC_CFGR3_TIM17SW_PLL 4406,355161
#define  RCC_CFGR3_USART2SW 4408,355284
#define  RCC_CFGR3_USART2SW_0 4409,355387
#define  RCC_CFGR3_USART2SW_1 4410,355477
#define  RCC_CFGR3_USART2SW_PCLK 4412,355569
#define  RCC_CFGR3_USART2SW_SYSCLK 4413,355693
#define  RCC_CFGR3_USART2SW_LSE 4414,355822
#define  RCC_CFGR3_USART2SW_HSI 4415,355955
#define  RCC_CFGR3_USART3SW 4417,356090
#define  RCC_CFGR3_USART3SW_0 4418,356193
#define  RCC_CFGR3_USART3SW_1 4419,356283
#define  RCC_CFGR3_USART3SW_PCLK 4421,356375
#define  RCC_CFGR3_USART3SW_SYSCLK 4422,356499
#define  RCC_CFGR3_USART3SW_LSE 4423,356628
#define  RCC_CFGR3_USART3SW_HSI 4424,356761
#define RTC_TR_PM 4432,357388
#define RTC_TR_HT 4433,357457
#define RTC_TR_HT_0 4434,357526
#define RTC_TR_HT_1 4435,357595
#define RTC_TR_HU 4436,357664
#define RTC_TR_HU_0 4437,357733
#define RTC_TR_HU_1 4438,357802
#define RTC_TR_HU_2 4439,357871
#define RTC_TR_HU_3 4440,357940
#define RTC_TR_MNT 4441,358009
#define RTC_TR_MNT_0 4442,358078
#define RTC_TR_MNT_1 4443,358147
#define RTC_TR_MNT_2 4444,358216
#define RTC_TR_MNU 4445,358285
#define RTC_TR_MNU_0 4446,358354
#define RTC_TR_MNU_1 4447,358423
#define RTC_TR_MNU_2 4448,358492
#define RTC_TR_MNU_3 4449,358561
#define RTC_TR_ST 4450,358630
#define RTC_TR_ST_0 4451,358699
#define RTC_TR_ST_1 4452,358768
#define RTC_TR_ST_2 4453,358837
#define RTC_TR_SU 4454,358906
#define RTC_TR_SU_0 4455,358975
#define RTC_TR_SU_1 4456,359044
#define RTC_TR_SU_2 4457,359113
#define RTC_TR_SU_3 4458,359182
#define RTC_DR_YT 4461,359335
#define RTC_DR_YT_0 4462,359404
#define RTC_DR_YT_1 4463,359473
#define RTC_DR_YT_2 4464,359542
#define RTC_DR_YT_3 4465,359611
#define RTC_DR_YU 4466,359680
#define RTC_DR_YU_0 4467,359749
#define RTC_DR_YU_1 4468,359818
#define RTC_DR_YU_2 4469,359887
#define RTC_DR_YU_3 4470,359956
#define RTC_DR_WDU 4471,360025
#define RTC_DR_WDU_0 4472,360094
#define RTC_DR_WDU_1 4473,360163
#define RTC_DR_WDU_2 4474,360232
#define RTC_DR_MT 4475,360301
#define RTC_DR_MU 4476,360370
#define RTC_DR_MU_0 4477,360439
#define RTC_DR_MU_1 4478,360508
#define RTC_DR_MU_2 4479,360577
#define RTC_DR_MU_3 4480,360646
#define RTC_DR_DT 4481,360715
#define RTC_DR_DT_0 4482,360784
#define RTC_DR_DT_1 4483,360853
#define RTC_DR_DU 4484,360922
#define RTC_DR_DU_0 4485,360991
#define RTC_DR_DU_1 4486,361060
#define RTC_DR_DU_2 4487,361129
#define RTC_DR_DU_3 4488,361198
#define RTC_CR_COE 4491,361351
#define RTC_CR_OSEL 4492,361420
#define RTC_CR_OSEL_0 4493,361489
#define RTC_CR_OSEL_1 4494,361558
#define RTC_CR_POL 4495,361627
#define RTC_CR_COSEL 4496,361696
#define RTC_CR_BCK 4497,361765
#define RTC_CR_SUB1H 4498,361834
#define RTC_CR_ADD1H 4499,361903
#define RTC_CR_TSIE 4500,361972
#define RTC_CR_WUTIE 4501,362041
#define RTC_CR_ALRBIE 4502,362110
#define RTC_CR_ALRAIE 4503,362179
#define RTC_CR_TSE 4504,362248
#define RTC_CR_WUTE 4505,362317
#define RTC_CR_ALRBE 4506,362386
#define RTC_CR_ALRAE 4507,362455
#define RTC_CR_FMT 4508,362524
#define RTC_CR_BYPSHAD 4509,362593
#define RTC_CR_REFCKON 4510,362662
#define RTC_CR_TSEDGE 4511,362731
#define RTC_CR_WUCKSEL 4512,362800
#define RTC_CR_WUCKSEL_0 4513,362869
#define RTC_CR_WUCKSEL_1 4514,362938
#define RTC_CR_WUCKSEL_2 4515,363007
#define RTC_ISR_RECALPF 4518,363160
#define RTC_ISR_TAMP3F 4519,363229
#define RTC_ISR_TAMP2F 4520,363298
#define RTC_ISR_TAMP1F 4521,363367
#define RTC_ISR_TSOVF 4522,363436
#define RTC_ISR_TSF 4523,363505
#define RTC_ISR_WUTF 4524,363574
#define RTC_ISR_ALRBF 4525,363643
#define RTC_ISR_ALRAF 4526,363712
#define RTC_ISR_INIT 4527,363781
#define RTC_ISR_INITF 4528,363850
#define RTC_ISR_RSF 4529,363919
#define RTC_ISR_INITS 4530,363988
#define RTC_ISR_SHPF 4531,364057
#define RTC_ISR_WUTWF 4532,364126
#define RTC_ISR_ALRBWF 4533,364195
#define RTC_ISR_ALRAWF 4534,364264
#define RTC_PRER_PREDIV_A 4537,364417
#define RTC_PRER_PREDIV_S 4538,364486
#define RTC_WUTR_WUT 4541,364639
#define RTC_ALRMAR_MSK4 4544,364792
#define RTC_ALRMAR_WDSEL 4545,364861
#define RTC_ALRMAR_DT 4546,364930
#define RTC_ALRMAR_DT_0 4547,364999
#define RTC_ALRMAR_DT_1 4548,365068
#define RTC_ALRMAR_DU 4549,365137
#define RTC_ALRMAR_DU_0 4550,365206
#define RTC_ALRMAR_DU_1 4551,365275
#define RTC_ALRMAR_DU_2 4552,365344
#define RTC_ALRMAR_DU_3 4553,365413
#define RTC_ALRMAR_MSK3 4554,365482
#define RTC_ALRMAR_PM 4555,365551
#define RTC_ALRMAR_HT 4556,365620
#define RTC_ALRMAR_HT_0 4557,365689
#define RTC_ALRMAR_HT_1 4558,365758
#define RTC_ALRMAR_HU 4559,365827
#define RTC_ALRMAR_HU_0 4560,365896
#define RTC_ALRMAR_HU_1 4561,365965
#define RTC_ALRMAR_HU_2 4562,366034
#define RTC_ALRMAR_HU_3 4563,366103
#define RTC_ALRMAR_MSK2 4564,366172
#define RTC_ALRMAR_MNT 4565,366241
#define RTC_ALRMAR_MNT_0 4566,366310
#define RTC_ALRMAR_MNT_1 4567,366379
#define RTC_ALRMAR_MNT_2 4568,366448
#define RTC_ALRMAR_MNU 4569,366517
#define RTC_ALRMAR_MNU_0 4570,366586
#define RTC_ALRMAR_MNU_1 4571,366655
#define RTC_ALRMAR_MNU_2 4572,366724
#define RTC_ALRMAR_MNU_3 4573,366793
#define RTC_ALRMAR_MSK1 4574,366862
#define RTC_ALRMAR_ST 4575,366931
#define RTC_ALRMAR_ST_0 4576,367000
#define RTC_ALRMAR_ST_1 4577,367069
#define RTC_ALRMAR_ST_2 4578,367138
#define RTC_ALRMAR_SU 4579,367207
#define RTC_ALRMAR_SU_0 4580,367276
#define RTC_ALRMAR_SU_1 4581,367345
#define RTC_ALRMAR_SU_2 4582,367414
#define RTC_ALRMAR_SU_3 4583,367483
#define RTC_ALRMBR_MSK4 4586,367636
#define RTC_ALRMBR_WDSEL 4587,367705
#define RTC_ALRMBR_DT 4588,367774
#define RTC_ALRMBR_DT_0 4589,367843
#define RTC_ALRMBR_DT_1 4590,367912
#define RTC_ALRMBR_DU 4591,367981
#define RTC_ALRMBR_DU_0 4592,368050
#define RTC_ALRMBR_DU_1 4593,368119
#define RTC_ALRMBR_DU_2 4594,368188
#define RTC_ALRMBR_DU_3 4595,368257
#define RTC_ALRMBR_MSK3 4596,368326
#define RTC_ALRMBR_PM 4597,368395
#define RTC_ALRMBR_HT 4598,368464
#define RTC_ALRMBR_HT_0 4599,368533
#define RTC_ALRMBR_HT_1 4600,368602
#define RTC_ALRMBR_HU 4601,368671
#define RTC_ALRMBR_HU_0 4602,368740
#define RTC_ALRMBR_HU_1 4603,368809
#define RTC_ALRMBR_HU_2 4604,368878
#define RTC_ALRMBR_HU_3 4605,368947
#define RTC_ALRMBR_MSK2 4606,369016
#define RTC_ALRMBR_MNT 4607,369085
#define RTC_ALRMBR_MNT_0 4608,369154
#define RTC_ALRMBR_MNT_1 4609,369223
#define RTC_ALRMBR_MNT_2 4610,369292
#define RTC_ALRMBR_MNU 4611,369361
#define RTC_ALRMBR_MNU_0 4612,369430
#define RTC_ALRMBR_MNU_1 4613,369499
#define RTC_ALRMBR_MNU_2 4614,369568
#define RTC_ALRMBR_MNU_3 4615,369637
#define RTC_ALRMBR_MSK1 4616,369706
#define RTC_ALRMBR_ST 4617,369775
#define RTC_ALRMBR_ST_0 4618,369844
#define RTC_ALRMBR_ST_1 4619,369913
#define RTC_ALRMBR_ST_2 4620,369982
#define RTC_ALRMBR_SU 4621,370051
#define RTC_ALRMBR_SU_0 4622,370120
#define RTC_ALRMBR_SU_1 4623,370189
#define RTC_ALRMBR_SU_2 4624,370258
#define RTC_ALRMBR_SU_3 4625,370327
#define RTC_WPR_KEY 4628,370480
#define RTC_SSR_SS 4631,370633
#define RTC_SHIFTR_SUBFS 4634,370786
#define RTC_SHIFTR_ADD1S 4635,370855
#define RTC_TSTR_PM 4638,371008
#define RTC_TSTR_HT 4639,371077
#define RTC_TSTR_HT_0 4640,371146
#define RTC_TSTR_HT_1 4641,371215
#define RTC_TSTR_HU 4642,371284
#define RTC_TSTR_HU_0 4643,371353
#define RTC_TSTR_HU_1 4644,371422
#define RTC_TSTR_HU_2 4645,371491
#define RTC_TSTR_HU_3 4646,371560
#define RTC_TSTR_MNT 4647,371629
#define RTC_TSTR_MNT_0 4648,371698
#define RTC_TSTR_MNT_1 4649,371767
#define RTC_TSTR_MNT_2 4650,371836
#define RTC_TSTR_MNU 4651,371905
#define RTC_TSTR_MNU_0 4652,371974
#define RTC_TSTR_MNU_1 4653,372043
#define RTC_TSTR_MNU_2 4654,372112
#define RTC_TSTR_MNU_3 4655,372181
#define RTC_TSTR_ST 4656,372250
#define RTC_TSTR_ST_0 4657,372319
#define RTC_TSTR_ST_1 4658,372388
#define RTC_TSTR_ST_2 4659,372457
#define RTC_TSTR_SU 4660,372526
#define RTC_TSTR_SU_0 4661,372595
#define RTC_TSTR_SU_1 4662,372664
#define RTC_TSTR_SU_2 4663,372733
#define RTC_TSTR_SU_3 4664,372802
#define RTC_TSDR_WDU 4667,372955
#define RTC_TSDR_WDU_0 4668,373024
#define RTC_TSDR_WDU_1 4669,373093
#define RTC_TSDR_WDU_2 4670,373162
#define RTC_TSDR_MT 4671,373231
#define RTC_TSDR_MU 4672,373300
#define RTC_TSDR_MU_0 4673,373369
#define RTC_TSDR_MU_1 4674,373438
#define RTC_TSDR_MU_2 4675,373507
#define RTC_TSDR_MU_3 4676,373576
#define RTC_TSDR_DT 4677,373645
#define RTC_TSDR_DT_0 4678,373714
#define RTC_TSDR_DT_1 4679,373783
#define RTC_TSDR_DU 4680,373852
#define RTC_TSDR_DU_0 4681,373921
#define RTC_TSDR_DU_1 4682,373990
#define RTC_TSDR_DU_2 4683,374059
#define RTC_TSDR_DU_3 4684,374128
#define RTC_TSSSR_SS 4687,374281
#define RTC_CALR_CALP 4690,374433
#define RTC_CALR_CALW8 4691,374502
#define RTC_CALR_CALW16 4692,374571
#define RTC_CALR_CALM 4693,374640
#define RTC_CALR_CALM_0 4694,374709
#define RTC_CALR_CALM_1 4695,374778
#define RTC_CALR_CALM_2 4696,374847
#define RTC_CALR_CALM_3 4697,374916
#define RTC_CALR_CALM_4 4698,374985
#define RTC_CALR_CALM_5 4699,375054
#define RTC_CALR_CALM_6 4700,375123
#define RTC_CALR_CALM_7 4701,375192
#define RTC_CALR_CALM_8 4702,375261
#define RTC_TAFCR_ALARMOUTTYPE 4705,375414
#define RTC_TAFCR_TAMPPUDIS 4706,375483
#define RTC_TAFCR_TAMPPRCH 4707,375552
#define RTC_TAFCR_TAMPPRCH_0 4708,375621
#define RTC_TAFCR_TAMPPRCH_1 4709,375690
#define RTC_TAFCR_TAMPFLT 4710,375759
#define RTC_TAFCR_TAMPFLT_0 4711,375828
#define RTC_TAFCR_TAMPFLT_1 4712,375897
#define RTC_TAFCR_TAMPFREQ 4713,375966
#define RTC_TAFCR_TAMPFREQ_0 4714,376035
#define RTC_TAFCR_TAMPFREQ_1 4715,376104
#define RTC_TAFCR_TAMPFREQ_2 4716,376173
#define RTC_TAFCR_TAMPTS 4717,376242
#define RTC_TAFCR_TAMP3TRG 4718,376311
#define RTC_TAFCR_TAMP3E 4719,376380
#define RTC_TAFCR_TAMP2TRG 4720,376449
#define RTC_TAFCR_TAMP2E 4721,376518
#define RTC_TAFCR_TAMPIE 4722,376587
#define RTC_TAFCR_TAMP1TRG 4723,376656
#define RTC_TAFCR_TAMP1E 4724,376725
#define RTC_ALRMASSR_MASKSS 4727,376878
#define RTC_ALRMASSR_MASKSS_0 4728,376947
#define RTC_ALRMASSR_MASKSS_1 4729,377016
#define RTC_ALRMASSR_MASKSS_2 4730,377085
#define RTC_ALRMASSR_MASKSS_3 4731,377154
#define RTC_ALRMASSR_SS 4732,377223
#define RTC_ALRMBSSR_MASKSS 4735,377376
#define RTC_ALRMBSSR_MASKSS_0 4736,377445
#define RTC_ALRMBSSR_MASKSS_1 4737,377514
#define RTC_ALRMBSSR_MASKSS_2 4738,377583
#define RTC_ALRMBSSR_MASKSS_3 4739,377652
#define RTC_ALRMBSSR_SS 4740,377721
#define RTC_BKP0R 4743,377874
#define RTC_BKP1R 4746,378027
#define RTC_BKP2R 4749,378180
#define RTC_BKP3R 4752,378333
#define RTC_BKP4R 4755,378486
#define RTC_BKP5R 4758,378639
#define RTC_BKP6R 4761,378792
#define RTC_BKP7R 4764,378945
#define RTC_BKP8R 4767,379098
#define RTC_BKP9R 4770,379251
#define RTC_BKP10R 4773,379404
#define RTC_BKP11R 4776,379557
#define RTC_BKP12R 4779,379710
#define RTC_BKP13R 4782,379863
#define RTC_BKP14R 4785,380016
#define RTC_BKP15R 4788,380169
#define RTC_BKP16R 4791,380322
#define RTC_BKP17R 4794,380475
#define RTC_BKP18R 4797,380628
#define RTC_BKP19R 4800,380781
#define RTC_BKP_NUMBER 4803,380934
#define  SPI_CR1_CPHA 4811,381477
#define  SPI_CR1_CPOL 4812,381573
#define  SPI_CR1_MSTR 4813,381672
#define  SPI_CR1_BR 4814,381773
#define  SPI_CR1_BR_0 4815,381890
#define  SPI_CR1_BR_1 4816,381980
#define  SPI_CR1_BR_2 4817,382070
#define  SPI_CR1_SPE 4818,382160
#define  SPI_CR1_LSBFIRST 4819,382255
#define  SPI_CR1_SSI 4820,382352
#define  SPI_CR1_SSM 4821,382458
#define  SPI_CR1_RXONLY 4822,382568
#define  SPI_CR1_CRCL 4823,382665
#define  SPI_CR1_CRCNEXT 4824,382760
#define  SPI_CR1_CRCEN 4825,382862
#define  SPI_CR1_BIDIOE 4826,382978
#define  SPI_CR1_BIDIMODE 4827,383098
#define  SPI_CR2_RXDMAEN 4830,383297
#define  SPI_CR2_TXDMAEN 4831,383402
#define  SPI_CR2_SSOE 4832,383507
#define  SPI_CR2_NSSP 4833,383608
#define  SPI_CR2_FRF 4834,383720
#define  SPI_CR2_ERRIE 4835,383824
#define  SPI_CR2_RXNEIE 4836,383931
#define  SPI_CR2_TXEIE 4837,384052
#define  SPI_CR2_DS 4838,384169
#define  SPI_CR2_DS_0 4839,384271
#define  SPI_CR2_DS_1 4840,384361
#define  SPI_CR2_DS_2 4841,384451
#define  SPI_CR2_DS_3 4842,384541
#define  SPI_CR2_FRXTH 4843,384631
#define  SPI_CR2_LDMARX 4844,384740
#define  SPI_CR2_LDMATX 4845,384856
#define  SPI_SR_RXNE 4848,385059
#define  SPI_SR_TXE 4849,385168
#define  SPI_SR_CHSIDE 4850,385274
#define  SPI_SR_UDR 4851,385371
#define  SPI_SR_CRCERR 4852,385469
#define  SPI_SR_MODF 4853,385568
#define  SPI_SR_OVR 4854,385663
#define  SPI_SR_BSY 4855,385760
#define  SPI_SR_FRE 4856,385854
#define  SPI_SR_FRLVL 4857,385960
#define  SPI_SR_FRLVL_0 4858,386065
#define  SPI_SR_FRLVL_1 4859,386155
#define  SPI_SR_FTLVL 4860,386245
#define  SPI_SR_FTLVL_0 4861,386353
#define  SPI_SR_FTLVL_1 4862,386443
#define  SPI_DR_DR 4865,386617
#define  SPI_CRCPR_CRCPOLY 4868,386799
#define  SPI_RXCRCR_RXCRC 4871,386991
#define  SPI_TXCRCR_TXCRC 4874,387175
#define  SPI_I2SCFGR_CHLEN 4877,387359
#define  SPI_I2SCFGR_DATLEN 4878,387492
#define  SPI_I2SCFGR_DATLEN_0 4879,387624
#define  SPI_I2SCFGR_DATLEN_1 4880,387713
#define  SPI_I2SCFGR_CKPOL 4881,387802
#define  SPI_I2SCFGR_I2SSTD 4882,387913
#define  SPI_I2SCFGR_I2SSTD_0 4883,388038
#define  SPI_I2SCFGR_I2SSTD_1 4884,388127
#define  SPI_I2SCFGR_PCMSYNC 4885,388216
#define  SPI_I2SCFGR_I2SCFG 4886,388325
#define  SPI_I2SCFGR_I2SCFG_0 4887,388450
#define  SPI_I2SCFGR_I2SCFG_1 4888,388539
#define  SPI_I2SCFGR_I2SE 4889,388628
#define  SPI_I2SCFGR_I2SMOD 4890,388722
#define  SPI_I2SPR_I2SDIV 4893,388908
#define  SPI_I2SPR_ODD 4894,389012
#define  SPI_I2SPR_MCKOE 4895,389124
#define SYSCFG_CFGR1_MEM_MODE 4903,389727
#define SYSCFG_CFGR1_MEM_MODE_0 4904,389830
#define SYSCFG_CFGR1_MEM_MODE_1 4905,389912
#define SYSCFG_CFGR1_USB_IT_RMP 4906,389994
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 4907,390090
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 4908,390189
#define SYSCFG_CFGR1_DMA_RMP 4909,390285
#define SYSCFG_CFGR1_TIM16_DMA_RMP 4910,390376
#define SYSCFG_CFGR1_TIM17_DMA_RMP 4911,390471
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 4912,390566
#define SYSCFG_CFGR1_I2C_PB6_FMP 4913,390671
#define SYSCFG_CFGR1_I2C_PB7_FMP 4914,390770
#define SYSCFG_CFGR1_I2C_PB8_FMP 4915,390869
#define SYSCFG_CFGR1_I2C_PB9_FMP 4916,390968
#define SYSCFG_CFGR1_I2C1_FMP 4917,391067
#define SYSCFG_CFGR1_I2C2_FMP 4918,391163
#define SYSCFG_CFGR1_ENCODER_MODE 4919,391259
#define SYSCFG_CFGR1_ENCODER_MODE_0 4920,391348
#define SYSCFG_CFGR1_ENCODER_MODE_1 4921,391439
#define SYSCFG_CFGR1_I2C3_FMP 4922,391530
#define SYSCFG_CFGR1_FPU_IE 4923,391626
#define SYSCFG_CFGR1_FPU_IE_0 4924,391739
#define SYSCFG_CFGR1_FPU_IE_1 4925,391854
#define SYSCFG_CFGR1_FPU_IE_2 4926,391969
#define SYSCFG_CFGR1_FPU_IE_3 4927,392084
#define SYSCFG_CFGR1_FPU_IE_4 4928,392199
#define SYSCFG_CFGR1_FPU_IE_5 4929,392314
#define SYSCFG_EXTICR1_EXTI0 4932,392513
#define SYSCFG_EXTICR1_EXTI1 4933,392606
#define SYSCFG_EXTICR1_EXTI2 4934,392699
#define SYSCFG_EXTICR1_EXTI3 4935,392792
#define SYSCFG_EXTICR1_EXTI0_PA 4940,392933
#define SYSCFG_EXTICR1_EXTI0_PB 4941,393015
#define SYSCFG_EXTICR1_EXTI0_PC 4942,393097
#define SYSCFG_EXTICR1_EXTI0_PD 4943,393179
#define SYSCFG_EXTICR1_EXTI0_PE 4944,393261
#define SYSCFG_EXTICR1_EXTI0_PF 4945,393343
#define SYSCFG_EXTICR1_EXTI1_PA 4950,393473
#define SYSCFG_EXTICR1_EXTI1_PB 4951,393555
#define SYSCFG_EXTICR1_EXTI1_PC 4952,393637
#define SYSCFG_EXTICR1_EXTI1_PD 4953,393719
#define SYSCFG_EXTICR1_EXTI1_PE 4954,393801
#define SYSCFG_EXTICR1_EXTI1_PF 4955,393883
#define SYSCFG_EXTICR1_EXTI2_PA 4960,394013
#define SYSCFG_EXTICR1_EXTI2_PB 4961,394095
#define SYSCFG_EXTICR1_EXTI2_PC 4962,394177
#define SYSCFG_EXTICR1_EXTI2_PD 4963,394259
#define SYSCFG_EXTICR1_EXTI2_PE 4964,394341
#define SYSCFG_EXTICR1_EXTI2_PF 4965,394423
#define SYSCFG_EXTICR1_EXTI3_PA 4970,394553
#define SYSCFG_EXTICR1_EXTI3_PB 4971,394635
#define SYSCFG_EXTICR1_EXTI3_PC 4972,394717
#define SYSCFG_EXTICR1_EXTI3_PD 4973,394799
#define SYSCFG_EXTICR1_EXTI3_PE 4974,394881
#define SYSCFG_EXTICR2_EXTI4 4977,395047
#define SYSCFG_EXTICR2_EXTI5 4978,395140
#define SYSCFG_EXTICR2_EXTI6 4979,395233
#define SYSCFG_EXTICR2_EXTI7 4980,395326
#define SYSCFG_EXTICR2_EXTI4_PA 4985,395467
#define SYSCFG_EXTICR2_EXTI4_PB 4986,395549
#define SYSCFG_EXTICR2_EXTI4_PC 4987,395631
#define SYSCFG_EXTICR2_EXTI4_PD 4988,395713
#define SYSCFG_EXTICR2_EXTI4_PE 4989,395795
#define SYSCFG_EXTICR2_EXTI4_PF 4990,395877
#define SYSCFG_EXTICR2_EXTI5_PA 4995,396007
#define SYSCFG_EXTICR2_EXTI5_PB 4996,396089
#define SYSCFG_EXTICR2_EXTI5_PC 4997,396171
#define SYSCFG_EXTICR2_EXTI5_PD 4998,396253
#define SYSCFG_EXTICR2_EXTI5_PE 4999,396335
#define SYSCFG_EXTICR2_EXTI5_PF 5000,396417
#define SYSCFG_EXTICR2_EXTI6_PA 5005,396547
#define SYSCFG_EXTICR2_EXTI6_PB 5006,396629
#define SYSCFG_EXTICR2_EXTI6_PC 5007,396711
#define SYSCFG_EXTICR2_EXTI6_PD 5008,396793
#define SYSCFG_EXTICR2_EXTI6_PE 5009,396875
#define SYSCFG_EXTICR2_EXTI6_PF 5010,396957
#define SYSCFG_EXTICR2_EXTI7_PA 5015,397087
#define SYSCFG_EXTICR2_EXTI7_PB 5016,397169
#define SYSCFG_EXTICR2_EXTI7_PC 5017,397251
#define SYSCFG_EXTICR2_EXTI7_PD 5018,397333
#define SYSCFG_EXTICR2_EXTI7_PE 5019,397415
#define SYSCFG_EXTICR3_EXTI8 5022,397581
#define SYSCFG_EXTICR3_EXTI9 5023,397674
#define SYSCFG_EXTICR3_EXTI10 5024,397767
#define SYSCFG_EXTICR3_EXTI11 5025,397861
#define SYSCFG_EXTICR3_EXTI8_PA 5030,398003
#define SYSCFG_EXTICR3_EXTI8_PB 5031,398085
#define SYSCFG_EXTICR3_EXTI8_PC 5032,398167
#define SYSCFG_EXTICR3_EXTI8_PD 5033,398249
#define SYSCFG_EXTICR3_EXTI8_PE 5034,398331
#define SYSCFG_EXTICR3_EXTI9_PA 5039,398461
#define SYSCFG_EXTICR3_EXTI9_PB 5040,398543
#define SYSCFG_EXTICR3_EXTI9_PC 5041,398625
#define SYSCFG_EXTICR3_EXTI9_PD 5042,398707
#define SYSCFG_EXTICR3_EXTI9_PE 5043,398789
#define SYSCFG_EXTICR3_EXTI9_PF 5044,398871
#define SYSCFG_EXTICR3_EXTI10_PA 5049,399002
#define SYSCFG_EXTICR3_EXTI10_PB 5050,399085
#define SYSCFG_EXTICR3_EXTI10_PC 5051,399168
#define SYSCFG_EXTICR3_EXTI10_PD 5052,399251
#define SYSCFG_EXTICR3_EXTI10_PE 5053,399334
#define SYSCFG_EXTICR3_EXTI10_PF 5054,399417
#define SYSCFG_EXTICR3_EXTI11_PA 5059,399549
#define SYSCFG_EXTICR3_EXTI11_PB 5060,399632
#define SYSCFG_EXTICR3_EXTI11_PC 5061,399715
#define SYSCFG_EXTICR3_EXTI11_PD 5062,399798
#define SYSCFG_EXTICR3_EXTI11_PE 5063,399881
#define SYSCFG_EXTICR4_EXTI12 5066,400050
#define SYSCFG_EXTICR4_EXTI13 5067,400144
#define SYSCFG_EXTICR4_EXTI14 5068,400238
#define SYSCFG_EXTICR4_EXTI15 5069,400332
#define SYSCFG_EXTICR4_EXTI12_PA 5074,400475
#define SYSCFG_EXTICR4_EXTI12_PB 5075,400558
#define SYSCFG_EXTICR4_EXTI12_PC 5076,400641
#define SYSCFG_EXTICR4_EXTI12_PD 5077,400724
#define SYSCFG_EXTICR4_EXTI12_PE 5078,400807
#define SYSCFG_EXTICR4_EXTI13_PA 5083,400939
#define SYSCFG_EXTICR4_EXTI13_PB 5084,401022
#define SYSCFG_EXTICR4_EXTI13_PC 5085,401105
#define SYSCFG_EXTICR4_EXTI13_PD 5086,401188
#define SYSCFG_EXTICR4_EXTI13_PE 5087,401271
#define SYSCFG_EXTICR4_EXTI14_PA 5092,401403
#define SYSCFG_EXTICR4_EXTI14_PB 5093,401486
#define SYSCFG_EXTICR4_EXTI14_PC 5094,401569
#define SYSCFG_EXTICR4_EXTI14_PD 5095,401652
#define SYSCFG_EXTICR4_EXTI14_PE 5096,401735
#define SYSCFG_EXTICR4_EXTI15_PA 5101,401867
#define SYSCFG_EXTICR4_EXTI15_PB 5102,401950
#define SYSCFG_EXTICR4_EXTI15_PC 5103,402033
#define SYSCFG_EXTICR4_EXTI15_PD 5104,402116
#define SYSCFG_EXTICR4_EXTI15_PE 5105,402199
#define SYSCFG_CFGR2_LOCKUP_LOCK 5108,402365
#define SYSCFG_CFGR2_PVD_LOCK 5109,402529
#define  TIM_CR1_CEN 5117,403218
#define  TIM_CR1_UDIS 5118,403320
#define  TIM_CR1_URS 5119,403422
#define  TIM_CR1_OPM 5120,403531
#define  TIM_CR1_DIR 5121,403633
#define  TIM_CR1_CMS 5123,403732
#define  TIM_CR1_CMS_0 5124,403865
#define  TIM_CR1_CMS_1 5125,403958
#define  TIM_CR1_ARPE 5127,404053
#define  TIM_CR1_CKD 5129,404169
#define  TIM_CR1_CKD_0 5130,404287
#define  TIM_CR1_CKD_1 5131,404380
#define  TIM_CR1_UIFREMAP 5133,404475
#define  TIM_CR2_CCPC 5136,404674
#define  TIM_CR2_CCUS 5137,404795
#define  TIM_CR2_CCDS 5138,404923
#define  TIM_CR2_MMS 5140,405042
#define  TIM_CR2_MMS_0 5141,405167
#define  TIM_CR2_MMS_1 5142,405260
#define  TIM_CR2_MMS_2 5143,405353
#define  TIM_CR2_TI1S 5145,405448
#define  TIM_CR2_OIS1 5146,405549
#define  TIM_CR2_OIS1N 5147,405669
#define  TIM_CR2_OIS2 5148,405790
#define  TIM_CR2_OIS2N 5149,405910
#define  TIM_CR2_OIS3 5150,406031
#define  TIM_CR2_OIS3N 5151,406151
#define  TIM_CR2_OIS4 5152,406272
#define  TIM_CR2_OIS5 5153,406392
#define  TIM_CR2_OIS6 5154,406512
#define  TIM_CR2_MMS2 5156,406634
#define  TIM_CR2_MMS2_0 5157,406759
#define  TIM_CR2_MMS2_1 5158,406852
#define  TIM_CR2_MMS2_2 5159,406945
#define  TIM_CR2_MMS2_3 5160,407038
#define  TIM_SMCR_SMS 5163,407215
#define  TIM_SMCR_SMS_0 5164,407339
#define  TIM_SMCR_SMS_1 5165,407432
#define  TIM_SMCR_SMS_2 5166,407525
#define  TIM_SMCR_SMS_3 5167,407618
#define  TIM_SMCR_OCCS 5169,407713
#define  TIM_SMCR_TS 5171,407825
#define  TIM_SMCR_TS_0 5172,407945
#define  TIM_SMCR_TS_1 5173,408038
#define  TIM_SMCR_TS_2 5174,408131
#define  TIM_SMCR_MSM 5176,408226
#define  TIM_SMCR_ETF 5178,408333
#define  TIM_SMCR_ETF_0 5179,408460
#define  TIM_SMCR_ETF_1 5180,408553
#define  TIM_SMCR_ETF_2 5181,408646
#define  TIM_SMCR_ETF_3 5182,408739
#define  TIM_SMCR_ETPS 5184,408834
#define  TIM_SMCR_ETPS_0 5185,408965
#define  TIM_SMCR_ETPS_1 5186,409058
#define  TIM_SMCR_ECE 5188,409153
#define  TIM_SMCR_ETP 5189,409262
#define  TIM_DIER_UIE 5192,409459
#define  TIM_DIER_CC1IE 5193,409570
#define  TIM_DIER_CC2IE 5194,409692
#define  TIM_DIER_CC3IE 5195,409814
#define  TIM_DIER_CC4IE 5196,409936
#define  TIM_DIER_COMIE 5197,410058
#define  TIM_DIER_TIE 5198,410166
#define  TIM_DIER_BIE 5199,410278
#define  TIM_DIER_UDE 5200,410388
#define  TIM_DIER_CC1DE 5201,410501
#define  TIM_DIER_CC2DE 5202,410625
#define  TIM_DIER_CC3DE 5203,410749
#define  TIM_DIER_CC4DE 5204,410873
#define  TIM_DIER_COMDE 5205,410997
#define  TIM_DIER_TDE 5206,411107
#define  TIM_SR_UIF 5209,411305
#define  TIM_SR_CC1IF 5210,411414
#define  TIM_SR_CC2IF 5211,411534
#define  TIM_SR_CC3IF 5212,411654
#define  TIM_SR_CC4IF 5213,411774
#define  TIM_SR_COMIF 5214,411894
#define  TIM_SR_TIF 5215,412000
#define  TIM_SR_BIF 5216,412110
#define  TIM_SR_B2IF 5217,412218
#define  TIM_SR_CC1OF 5218,412327
#define  TIM_SR_CC2OF 5219,412449
#define  TIM_SR_CC3OF 5220,412571
#define  TIM_SR_CC4OF 5221,412693
#define  TIM_SR_CC5IF 5222,412815
#define  TIM_SR_CC6IF 5223,412935
#define  TIM_EGR_UG 5226,413139
#define  TIM_EGR_CC1G 5227,413247
#define  TIM_EGR_CC2G 5228,413366
#define  TIM_EGR_CC3G 5229,413485
#define  TIM_EGR_CC4G 5230,413604
#define  TIM_EGR_COMG 5231,413723
#define  TIM_EGR_TG 5232,413855
#define  TIM_EGR_BG 5233,413964
#define  TIM_EGR_B2G 5234,414071
#define  TIM_CCMR1_CC1S 5237,414262
#define  TIM_CCMR1_CC1S_0 5238,414394
#define  TIM_CCMR1_CC1S_1 5239,414487
#define  TIM_CCMR1_OC1FE 5241,414582
#define  TIM_CCMR1_OC1PE 5242,414698
#define  TIM_CCMR1_OC1M 5244,414819
#define  TIM_CCMR1_OC1M_0 5245,414945
#define  TIM_CCMR1_OC1M_1 5246,415038
#define  TIM_CCMR1_OC1M_2 5247,415131
#define  TIM_CCMR1_OC1M_3 5248,415224
#define  TIM_CCMR1_OC1CE 5250,415319
#define  TIM_CCMR1_CC2S 5252,415437
#define  TIM_CCMR1_CC2S_0 5253,415569
#define  TIM_CCMR1_CC2S_1 5254,415662
#define  TIM_CCMR1_OC2FE 5256,415757
#define  TIM_CCMR1_OC2PE 5257,415873
#define  TIM_CCMR1_OC2M 5259,415994
#define  TIM_CCMR1_OC2M_0 5260,416120
#define  TIM_CCMR1_OC2M_1 5261,416213
#define  TIM_CCMR1_OC2M_2 5262,416306
#define  TIM_CCMR1_OC2M_3 5263,416399
#define  TIM_CCMR1_OC2CE 5265,416494
#define  TIM_CCMR1_IC1PSC 5269,416697
#define  TIM_CCMR1_IC1PSC_0 5270,416829
#define  TIM_CCMR1_IC1PSC_1 5271,416922
#define  TIM_CCMR1_IC1F 5273,417017
#define  TIM_CCMR1_IC1F_0 5274,417144
#define  TIM_CCMR1_IC1F_1 5275,417237
#define  TIM_CCMR1_IC1F_2 5276,417330
#define  TIM_CCMR1_IC1F_3 5277,417423
#define  TIM_CCMR1_IC2PSC 5279,417518
#define  TIM_CCMR1_IC2PSC_0 5280,417650
#define  TIM_CCMR1_IC2PSC_1 5281,417743
#define  TIM_CCMR1_IC2F 5283,417838
#define  TIM_CCMR1_IC2F_0 5284,417965
#define  TIM_CCMR1_IC2F_1 5285,418058
#define  TIM_CCMR1_IC2F_2 5286,418151
#define  TIM_CCMR1_IC2F_3 5287,418244
#define  TIM_CCMR2_CC3S 5290,418421
#define  TIM_CCMR2_CC3S_0 5291,418553
#define  TIM_CCMR2_CC3S_1 5292,418646
#define  TIM_CCMR2_OC3FE 5294,418741
#define  TIM_CCMR2_OC3PE 5295,418857
#define  TIM_CCMR2_OC3M 5297,418978
#define  TIM_CCMR2_OC3M_0 5298,419104
#define  TIM_CCMR2_OC3M_1 5299,419197
#define  TIM_CCMR2_OC3M_2 5300,419290
#define  TIM_CCMR2_OC3M_3 5301,419383
#define  TIM_CCMR2_OC3CE 5303,419478
#define  TIM_CCMR2_CC4S 5305,419597
#define  TIM_CCMR2_CC4S_0 5306,419729
#define  TIM_CCMR2_CC4S_1 5307,419822
#define  TIM_CCMR2_OC4FE 5309,419917
#define  TIM_CCMR2_OC4PE 5310,420033
#define  TIM_CCMR2_OC4M 5312,420154
#define  TIM_CCMR2_OC4M_0 5313,420280
#define  TIM_CCMR2_OC4M_1 5314,420373
#define  TIM_CCMR2_OC4M_2 5315,420466
#define  TIM_CCMR2_OC4M_3 5316,420559
#define  TIM_CCMR2_OC4CE 5318,420654
#define  TIM_CCMR2_IC3PSC 5322,420857
#define  TIM_CCMR2_IC3PSC_0 5323,420993
#define  TIM_CCMR2_IC3PSC_1 5324,421090
#define  TIM_CCMR2_IC3F 5326,421189
#define  TIM_CCMR2_IC3F_0 5327,421320
#define  TIM_CCMR2_IC3F_1 5328,421417
#define  TIM_CCMR2_IC3F_2 5329,421514
#define  TIM_CCMR2_IC3F_3 5330,421611
#define  TIM_CCMR2_IC4PSC 5332,421710
#define  TIM_CCMR2_IC4PSC_0 5333,421846
#define  TIM_CCMR2_IC4PSC_1 5334,421943
#define  TIM_CCMR2_IC4F 5336,422042
#define  TIM_CCMR2_IC4F_0 5337,422173
#define  TIM_CCMR2_IC4F_1 5338,422270
#define  TIM_CCMR2_IC4F_2 5339,422367
#define  TIM_CCMR2_IC4F_3 5340,422464
#define  TIM_CCER_CC1E 5343,422645
#define  TIM_CCER_CC1P 5344,422764
#define  TIM_CCER_CC1NE 5345,422885
#define  TIM_CCER_CC1NP 5346,423018
#define  TIM_CCER_CC2E 5347,423153
#define  TIM_CCER_CC2P 5348,423272
#define  TIM_CCER_CC2NE 5349,423393
#define  TIM_CCER_CC2NP 5350,423526
#define  TIM_CCER_CC3E 5351,423661
#define  TIM_CCER_CC3P 5352,423780
#define  TIM_CCER_CC3NE 5353,423901
#define  TIM_CCER_CC3NP 5354,424034
#define  TIM_CCER_CC4E 5355,424169
#define  TIM_CCER_CC4P 5356,424288
#define  TIM_CCER_CC4NP 5357,424409
#define  TIM_CCER_CC5E 5358,424544
#define  TIM_CCER_CC5P 5359,424663
#define  TIM_CCER_CC6E 5360,424784
#define  TIM_CCER_CC6P 5361,424903
#define  TIM_CNT_CNT 5364,425108
#define  TIM_CNT_UIFCPY 5365,425209
#define  TIM_PSC_PSC 5368,425407
#define  TIM_ARR_ARR 5371,425594
#define  TIM_RCR_REP 5374,425790
#define  TIM_CCR1_CCR1 5377,425986
#define  TIM_CCR2_CCR2 5380,426181
#define  TIM_CCR3_CCR3 5383,426376
#define  TIM_CCR4_CCR4 5386,426571
#define  TIM_CCR5_CCR5 5389,426766
#define  TIM_CCR5_GC5C1 5390,426873
#define  TIM_CCR5_GC5C2 5391,426986
#define  TIM_CCR5_GC5C3 5392,427099
#define  TIM_CCR6_CCR6 5395,427296
#define  TIM_BDTR_DTG 5398,427491
#define  TIM_BDTR_DTG_0 5399,427621
#define  TIM_BDTR_DTG_1 5400,427714
#define  TIM_BDTR_DTG_2 5401,427807
#define  TIM_BDTR_DTG_3 5402,427900
#define  TIM_BDTR_DTG_4 5403,427993
#define  TIM_BDTR_DTG_5 5404,428086
#define  TIM_BDTR_DTG_6 5405,428179
#define  TIM_BDTR_DTG_7 5406,428272
#define  TIM_BDTR_LOCK 5408,428367
#define  TIM_BDTR_LOCK_0 5409,428490
#define  TIM_BDTR_LOCK_1 5410,428583
#define  TIM_BDTR_OSSI 5412,428678
#define  TIM_BDTR_OSSR 5413,428799
#define  TIM_BDTR_BKE 5414,428919
#define  TIM_BDTR_BKP 5415,429030
#define  TIM_BDTR_AOE 5416,429143
#define  TIM_BDTR_MOE 5417,429254
#define  TIM_BDTR_BKF 5419,429362
#define  TIM_BDTR_BK2F 5420,429473
#define  TIM_BDTR_BK2E 5422,429586
#define  TIM_BDTR_BK2P 5423,429697
#define  TIM_DCR_DBA 5426,429894
#define  TIM_DCR_DBA_0 5427,430014
#define  TIM_DCR_DBA_1 5428,430107
#define  TIM_DCR_DBA_2 5429,430200
#define  TIM_DCR_DBA_3 5430,430293
#define  TIM_DCR_DBA_4 5431,430386
#define  TIM_DCR_DBL 5433,430481
#define  TIM_DCR_DBL_0 5434,430601
#define  TIM_DCR_DBL_1 5435,430694
#define  TIM_DCR_DBL_2 5436,430787
#define  TIM_DCR_DBL_3 5437,430880
#define  TIM_DCR_DBL_4 5438,430973
#define  TIM_DMAR_DMAB 5441,431150
#define TIM16_OR_TI1_RMP 5444,431355
#define TIM16_OR_TI1_RMP_0 5445,431482
#define TIM16_OR_TI1_RMP_1 5446,431575
#define TIM1_OR_ETR_RMP 5449,431753
#define TIM1_OR_ETR_RMP_0 5450,431875
#define TIM1_OR_ETR_RMP_1 5451,431968
#define TIM1_OR_ETR_RMP_2 5452,432061
#define TIM1_OR_ETR_RMP_3 5453,432154
#define  TIM_CCMR3_OC5FE 5456,432331
#define  TIM_CCMR3_OC5PE 5457,432447
#define  TIM_CCMR3_OC5M 5459,432568
#define  TIM_CCMR3_OC5M_0 5460,432694
#define  TIM_CCMR3_OC5M_1 5461,432787
#define  TIM_CCMR3_OC5M_2 5462,432880
#define  TIM_CCMR3_OC5M_3 5463,432973
#define  TIM_CCMR3_OC5CE 5465,433068
#define  TIM_CCMR3_OC6FE 5467,433187
#define  TIM_CCMR3_OC6PE 5468,433303
#define  TIM_CCMR3_OC6M 5470,433424
#define  TIM_CCMR3_OC6M_0 5471,433550
#define  TIM_CCMR3_OC6M_1 5472,433643
#define  TIM_CCMR3_OC6M_2 5473,433736
#define  TIM_CCMR3_OC6M_3 5474,433829
#define  TIM_CCMR3_OC6CE 5476,433924
#define  TSC_CR_TSCE 5484,434535
#define  TSC_CR_START 5485,434654
#define  TSC_CR_AM 5486,434759
#define  TSC_CR_SYNCPOL 5487,434863
#define  TSC_CR_IODEF 5488,434979
#define  TSC_CR_MCV 5490,435084
#define  TSC_CR_MCV_0 5491,435203
#define  TSC_CR_MCV_1 5492,435296
#define  TSC_CR_MCV_2 5493,435389
#define  TSC_CR_PGPSC 5495,435484
#define  TSC_CR_PGPSC_0 5496,435615
#define  TSC_CR_PGPSC_1 5497,435708
#define  TSC_CR_PGPSC_2 5498,435801
#define  TSC_CR_SSPSC 5500,435896
#define  TSC_CR_SSE 5501,436009
#define  TSC_CR_SSD 5503,436121
#define  TSC_CR_SSD_0 5504,436250
#define  TSC_CR_SSD_1 5505,436343
#define  TSC_CR_SSD_2 5506,436436
#define  TSC_CR_SSD_3 5507,436529
#define  TSC_CR_SSD_4 5508,436622
#define  TSC_CR_SSD_5 5509,436715
#define  TSC_CR_SSD_6 5510,436808
#define  TSC_CR_CTPL 5512,436903
#define  TSC_CR_CTPL_0 5513,437033
#define  TSC_CR_CTPL_1 5514,437126
#define  TSC_CR_CTPL_2 5515,437219
#define  TSC_CR_CTPL_3 5516,437312
#define  TSC_CR_CTPH 5518,437407
#define  TSC_CR_CTPH_0 5519,437538
#define  TSC_CR_CTPH_1 5520,437631
#define  TSC_CR_CTPH_2 5521,437724
#define  TSC_CR_CTPH_3 5522,437817
#define  TSC_IER_EOAIE 5525,437994
#define  TSC_IER_MCEIE 5526,438117
#define  TSC_ICR_EOAIC 5529,438321
#define  TSC_ICR_MCEIC 5530,438443
#define  TSC_ISR_EOAF 5533,438646
#define  TSC_ISR_MCEF 5534,438757
#define  TSC_IOHCR_G1_IO1 5537,438949
#define  TSC_IOHCR_G1_IO2 5538,439079
#define  TSC_IOHCR_G1_IO3 5539,439209
#define  TSC_IOHCR_G1_IO4 5540,439339
#define  TSC_IOHCR_G2_IO1 5541,439469
#define  TSC_IOHCR_G2_IO2 5542,439599
#define  TSC_IOHCR_G2_IO3 5543,439729
#define  TSC_IOHCR_G2_IO4 5544,439859
#define  TSC_IOHCR_G3_IO1 5545,439989
#define  TSC_IOHCR_G3_IO2 5546,440119
#define  TSC_IOHCR_G3_IO3 5547,440249
#define  TSC_IOHCR_G3_IO4 5548,440379
#define  TSC_IOHCR_G4_IO1 5549,440509
#define  TSC_IOHCR_G4_IO2 5550,440639
#define  TSC_IOHCR_G4_IO3 5551,440769
#define  TSC_IOHCR_G4_IO4 5552,440899
#define  TSC_IOHCR_G5_IO1 5553,441029
#define  TSC_IOHCR_G5_IO2 5554,441159
#define  TSC_IOHCR_G5_IO3 5555,441289
#define  TSC_IOHCR_G5_IO4 5556,441419
#define  TSC_IOHCR_G6_IO1 5557,441549
#define  TSC_IOHCR_G6_IO2 5558,441679
#define  TSC_IOHCR_G6_IO3 5559,441809
#define  TSC_IOHCR_G6_IO4 5560,441939
#define  TSC_IOHCR_G7_IO1 5561,442069
#define  TSC_IOHCR_G7_IO2 5562,442199
#define  TSC_IOHCR_G7_IO3 5563,442329
#define  TSC_IOHCR_G7_IO4 5564,442459
#define  TSC_IOHCR_G8_IO1 5565,442589
#define  TSC_IOHCR_G8_IO2 5566,442719
#define  TSC_IOHCR_G8_IO3 5567,442849
#define  TSC_IOHCR_G8_IO4 5568,442979
#define  TSC_IOASCR_G1_IO1 5571,443193
#define  TSC_IOASCR_G1_IO2 5572,443312
#define  TSC_IOASCR_G1_IO3 5573,443431
#define  TSC_IOASCR_G1_IO4 5574,443550
#define  TSC_IOASCR_G2_IO1 5575,443669
#define  TSC_IOASCR_G2_IO2 5576,443788
#define  TSC_IOASCR_G2_IO3 5577,443907
#define  TSC_IOASCR_G2_IO4 5578,444026
#define  TSC_IOASCR_G3_IO1 5579,444145
#define  TSC_IOASCR_G3_IO2 5580,444264
#define  TSC_IOASCR_G3_IO3 5581,444383
#define  TSC_IOASCR_G3_IO4 5582,444502
#define  TSC_IOASCR_G4_IO1 5583,444621
#define  TSC_IOASCR_G4_IO2 5584,444740
#define  TSC_IOASCR_G4_IO3 5585,444859
#define  TSC_IOASCR_G4_IO4 5586,444978
#define  TSC_IOASCR_G5_IO1 5587,445097
#define  TSC_IOASCR_G5_IO2 5588,445216
#define  TSC_IOASCR_G5_IO3 5589,445335
#define  TSC_IOASCR_G5_IO4 5590,445454
#define  TSC_IOASCR_G6_IO1 5591,445573
#define  TSC_IOASCR_G6_IO2 5592,445692
#define  TSC_IOASCR_G6_IO3 5593,445811
#define  TSC_IOASCR_G6_IO4 5594,445930
#define  TSC_IOASCR_G7_IO1 5595,446049
#define  TSC_IOASCR_G7_IO2 5596,446168
#define  TSC_IOASCR_G7_IO3 5597,446287
#define  TSC_IOASCR_G7_IO4 5598,446406
#define  TSC_IOASCR_G8_IO1 5599,446525
#define  TSC_IOASCR_G8_IO2 5600,446644
#define  TSC_IOASCR_G8_IO3 5601,446763
#define  TSC_IOASCR_G8_IO4 5602,446882
#define  TSC_IOSCR_G1_IO1 5605,447085
#define  TSC_IOSCR_G1_IO2 5606,447197
#define  TSC_IOSCR_G1_IO3 5607,447309
#define  TSC_IOSCR_G1_IO4 5608,447421
#define  TSC_IOSCR_G2_IO1 5609,447533
#define  TSC_IOSCR_G2_IO2 5610,447645
#define  TSC_IOSCR_G2_IO3 5611,447757
#define  TSC_IOSCR_G2_IO4 5612,447869
#define  TSC_IOSCR_G3_IO1 5613,447981
#define  TSC_IOSCR_G3_IO2 5614,448093
#define  TSC_IOSCR_G3_IO3 5615,448205
#define  TSC_IOSCR_G3_IO4 5616,448317
#define  TSC_IOSCR_G4_IO1 5617,448429
#define  TSC_IOSCR_G4_IO2 5618,448541
#define  TSC_IOSCR_G4_IO3 5619,448653
#define  TSC_IOSCR_G4_IO4 5620,448765
#define  TSC_IOSCR_G5_IO1 5621,448877
#define  TSC_IOSCR_G5_IO2 5622,448989
#define  TSC_IOSCR_G5_IO3 5623,449101
#define  TSC_IOSCR_G5_IO4 5624,449213
#define  TSC_IOSCR_G6_IO1 5625,449325
#define  TSC_IOSCR_G6_IO2 5626,449437
#define  TSC_IOSCR_G6_IO3 5627,449549
#define  TSC_IOSCR_G6_IO4 5628,449661
#define  TSC_IOSCR_G7_IO1 5629,449773
#define  TSC_IOSCR_G7_IO2 5630,449885
#define  TSC_IOSCR_G7_IO3 5631,449997
#define  TSC_IOSCR_G7_IO4 5632,450109
#define  TSC_IOSCR_G8_IO1 5633,450221
#define  TSC_IOSCR_G8_IO2 5634,450333
#define  TSC_IOSCR_G8_IO3 5635,450445
#define  TSC_IOSCR_G8_IO4 5636,450557
#define  TSC_IOCCR_G1_IO1 5639,450753
#define  TSC_IOCCR_G1_IO2 5640,450864
#define  TSC_IOCCR_G1_IO3 5641,450975
#define  TSC_IOCCR_G1_IO4 5642,451086
#define  TSC_IOCCR_G2_IO1 5643,451197
#define  TSC_IOCCR_G2_IO2 5644,451308
#define  TSC_IOCCR_G2_IO3 5645,451419
#define  TSC_IOCCR_G2_IO4 5646,451530
#define  TSC_IOCCR_G3_IO1 5647,451641
#define  TSC_IOCCR_G3_IO2 5648,451752
#define  TSC_IOCCR_G3_IO3 5649,451863
#define  TSC_IOCCR_G3_IO4 5650,451974
#define  TSC_IOCCR_G4_IO1 5651,452085
#define  TSC_IOCCR_G4_IO2 5652,452196
#define  TSC_IOCCR_G4_IO3 5653,452307
#define  TSC_IOCCR_G4_IO4 5654,452418
#define  TSC_IOCCR_G5_IO1 5655,452529
#define  TSC_IOCCR_G5_IO2 5656,452640
#define  TSC_IOCCR_G5_IO3 5657,452751
#define  TSC_IOCCR_G5_IO4 5658,452862
#define  TSC_IOCCR_G6_IO1 5659,452973
#define  TSC_IOCCR_G6_IO2 5660,453084
#define  TSC_IOCCR_G6_IO3 5661,453195
#define  TSC_IOCCR_G6_IO4 5662,453306
#define  TSC_IOCCR_G7_IO1 5663,453417
#define  TSC_IOCCR_G7_IO2 5664,453528
#define  TSC_IOCCR_G7_IO3 5665,453639
#define  TSC_IOCCR_G7_IO4 5666,453750
#define  TSC_IOCCR_G8_IO1 5667,453861
#define  TSC_IOCCR_G8_IO2 5668,453972
#define  TSC_IOCCR_G8_IO3 5669,454083
#define  TSC_IOCCR_G8_IO4 5670,454194
#define  TSC_IOGCSR_G1E 5673,454389
#define  TSC_IOGCSR_G2E 5674,454500
#define  TSC_IOGCSR_G3E 5675,454611
#define  TSC_IOGCSR_G4E 5676,454722
#define  TSC_IOGCSR_G5E 5677,454833
#define  TSC_IOGCSR_G6E 5678,454944
#define  TSC_IOGCSR_G7E 5679,455055
#define  TSC_IOGCSR_G8E 5680,455166
#define  TSC_IOGCSR_G1S 5681,455277
#define  TSC_IOGCSR_G2S 5682,455388
#define  TSC_IOGCSR_G3S 5683,455499
#define  TSC_IOGCSR_G4S 5684,455610
#define  TSC_IOGCSR_G5S 5685,455721
#define  TSC_IOGCSR_G6S 5686,455832
#define  TSC_IOGCSR_G7S 5687,455943
#define  TSC_IOGCSR_G8S 5688,456054
#define  TSC_IOGXCR_CNT 5691,456249
#define  USART_CR1_UE 5699,456861
#define  USART_CR1_UESM 5700,456962
#define  USART_CR1_RE 5701,457076
#define  USART_CR1_TE 5702,457180
#define  USART_CR1_IDLEIE 5703,457287
#define  USART_CR1_RXNEIE 5704,457397
#define  USART_CR1_TCIE 5705,457507
#define  USART_CR1_TXEIE 5706,457634
#define  USART_CR1_PEIE 5707,457743
#define  USART_CR1_PS 5708,457851
#define  USART_CR1_PCE 5709,457956
#define  USART_CR1_WAKE 5710,458066
#define  USART_CR1_M0 5711,458177
#define  USART_CR1_MME 5712,458283
#define  USART_CR1_CMIE 5713,458388
#define  USART_CR1_OVER8 5714,458509
#define  USART_CR1_DEDT 5715,458634
#define  USART_CR1_DEDT_0 5716,458770
#define  USART_CR1_DEDT_1 5717,458864
#define  USART_CR1_DEDT_2 5718,458958
#define  USART_CR1_DEDT_3 5719,459052
#define  USART_CR1_DEDT_4 5720,459146
#define  USART_CR1_DEAT 5721,459240
#define  USART_CR1_DEAT_0 5722,459374
#define  USART_CR1_DEAT_1 5723,459468
#define  USART_CR1_DEAT_2 5724,459562
#define  USART_CR1_DEAT_3 5725,459656
#define  USART_CR1_DEAT_4 5726,459750
#define  USART_CR1_RTOIE 5727,459844
#define  USART_CR1_EOBIE 5728,459966
#define  USART_CR1_M1 5729,460084
#define  USART_CR1_M 5730,460190
#define  USART_CR2_ADDM7 5733,460382
#define  USART_CR2_LBDL 5734,460503
#define  USART_CR2_LBDIE 5735,460618
#define  USART_CR2_LBCL 5736,460743
#define  USART_CR2_CPHA 5737,460852
#define  USART_CR2_CPOL 5738,460952
#define  USART_CR2_CLKEN 5739,461055
#define  USART_CR2_STOP 5740,461156
#define  USART_CR2_STOP_0 5741,461271
#define  USART_CR2_STOP_1 5742,461365
#define  USART_CR2_LINEN 5743,461459
#define  USART_CR2_SWAP 5744,461563
#define  USART_CR2_RXINV 5745,461667
#define  USART_CR2_TXINV 5746,461785
#define  USART_CR2_DATAINV 5747,461903
#define  USART_CR2_MSBFIRST 5748,462013
#define  USART_CR2_ABREN 5749,462128
#define  USART_CR2_ABRMODE 5750,462237
#define  USART_CR2_ABRMODE_0 5751,462364
#define  USART_CR2_ABRMODE_1 5752,462458
#define  USART_CR2_RTOEN 5753,462552
#define  USART_CR2_ADD 5754,462665
#define  USART_CR3_EIE 5757,462863
#define  USART_CR3_IREN 5758,462974
#define  USART_CR3_IRLP 5759,463079
#define  USART_CR3_HDSEL 5760,463182
#define  USART_CR3_NACK 5761,463292
#define  USART_CR3_SCEN 5762,463402
#define  USART_CR3_DMAR 5763,463512
#define  USART_CR3_DMAT 5764,463620
#define  USART_CR3_RTSE 5765,463731
#define  USART_CR3_CTSE 5766,463830
#define  USART_CR3_CTSIE 5767,463929
#define  USART_CR3_ONEBIT 5768,464038
#define  USART_CR3_OVRDIS 5769,464155
#define  USART_CR3_DDRE 5770,464259
#define  USART_CR3_DEM 5771,464378
#define  USART_CR3_DEP 5772,464485
#define  USART_CR3_SCARCNT 5773,464606
#define  USART_CR3_SCARCNT_0 5774,464741
#define  USART_CR3_SCARCNT_1 5775,464835
#define  USART_CR3_SCARCNT_2 5776,464929
#define  USART_CR3_WUS 5777,465023
#define  USART_CR3_WUS_0 5778,465160
#define  USART_CR3_WUS_1 5779,465254
#define  USART_CR3_WUFIE 5780,465348
#define  USART_BRR_DIV_FRACTION 5783,465545
#define  USART_BRR_DIV_MANTISSA 5784,465654
#define  USART_GTPR_PSC 5787,465847
#define  USART_GTPR_GT 5788,465967
#define  USART_RTOR_RTO 5792,466173
#define  USART_RTOR_BLEN 5793,466285
#define  USART_RQR_ABRRQ 5796,466470
#define  USART_RQR_SBKRQ 5797,466581
#define  USART_RQR_MMRQ 5798,466688
#define  USART_RQR_RXFRQ 5799,466794
#define  USART_RQR_TXFRQ 5800,466909
#define  USART_ISR_PE 5803,467109
#define  USART_ISR_FE 5804,467210
#define  USART_ISR_NE 5805,467312
#define  USART_ISR_ORE 5806,467420
#define  USART_ISR_IDLE 5807,467522
#define  USART_ISR_RXNE 5808,467629
#define  USART_ISR_TC 5809,467746
#define  USART_ISR_TXE 5810,467856
#define  USART_ISR_LBDF 5811,467973
#define  USART_ISR_CTSIF 5812,468086
#define  USART_ISR_CTS 5813,468193
#define  USART_ISR_RTOF 5814,468290
#define  USART_ISR_EOBF 5815,468396
#define  USART_ISR_ABRE 5816,468502
#define  USART_ISR_ABRF 5817,468611
#define  USART_ISR_BUSY 5818,468719
#define  USART_ISR_CMF 5819,468817
#define  USART_ISR_SBKF 5820,468926
#define  USART_ISR_RWU 5821,469030
#define  USART_ISR_WUF 5822,469154
#define  USART_ISR_TEACK 5823,469270
#define  USART_ISR_REACK 5824,469391
#define  USART_ICR_PECF 5827,469595
#define  USART_ICR_FECF 5828,469707
#define  USART_ICR_NCF 5829,469820
#define  USART_ICR_ORECF 5830,469934
#define  USART_ICR_IDLECF 5831,470047
#define  USART_ICR_TCCF 5832,470165
#define  USART_ICR_LBDCF 5833,470286
#define  USART_ICR_CTSCF 5834,470405
#define  USART_ICR_RTOCF 5835,470518
#define  USART_ICR_EOBCF 5836,470635
#define  USART_ICR_CMCF 5837,470747
#define  USART_ICR_WUCF 5838,470862
#define  USART_RDR_RDR 5841,471068
#define  USART_TDR_TDR 5844,471275
#define USB_CNTR 5851,471811
#define USB_ISTR 5852,471912
#define USB_FNR 5853,472022
#define USB_DADDR 5854,472128
#define USB_BTABLE 5855,472236
#define USB_LPMCSR 5856,472350
#define USB_ISTR_CTR 5859,472550
#define USB_ISTR_PMAOVR 5860,472669
#define USB_ISTR_ERR 5861,472789
#define USB_ISTR_WKUP 5862,472897
#define USB_ISTR_SUSP 5863,473007
#define USB_ISTR_RESET 5864,473117
#define USB_ISTR_SOF 5865,473225
#define USB_ISTR_ESOF 5866,473342
#define USB_ISTR_L1REQ 5867,473468
#define USB_ISTR_DIR 5868,473575
#define USB_ISTR_EP_ID 5869,473702
#define USB_ISTR_PMAOVRM 5872,473848
#define USB_CLR_CTR 5874,473892
#define USB_CLR_PMAOVR 5875,474001
#define USB_CLR_ERR 5876,474110
#define USB_CLR_WKUP 5877,474208
#define USB_CLR_SUSP 5878,474308
#define USB_CLR_RESET 5879,474408
#define USB_CLR_SOF 5880,474506
#define USB_CLR_ESOF 5881,474613
#define USB_CLR_L1REQ 5882,474729
#define USB_CLR_PMAOVRM 5885,474853
#define USB_CNTR_CTRM 5888,474977
#define USB_CNTR_PMAOVR 5889,475084
#define USB_CNTR_ERRM 5890,475192
#define USB_CNTR_WKUPM 5891,475288
#define USB_CNTR_SUSPM 5892,475386
#define USB_CNTR_RESETM 5893,475484
#define USB_CNTR_SOFM 5894,475582
#define USB_CNTR_ESOFM 5895,475687
#define USB_CNTR_L1REQM 5896,475801
#define USB_CNTR_L1RESUME 5897,475922
#define USB_CNTR_RESUME 5898,476029
#define USB_CNTR_FSUSP 5899,476129
#define USB_CNTR_LPMODE 5900,476228
#define USB_CNTR_PDWN 5901,476328
#define USB_CNTR_FRES 5902,476424
#define USB_CNTR_PMAOVRM 5905,476549
#define USB_CNTR_LP_MODE 5906,476591
#define  USB_LPMCSR_BESL 5909,476717
#define  USB_LPMCSR_REMWAKE 5910,476850
#define  USB_LPMCSR_LPMACK 5911,476989
#define  USB_LPMCSR_LMPEN 5912,477102
#define USB_FNR_RXDP 5915,477291
#define USB_FNR_RXDM 5916,477399
#define USB_FNR_LCK 5917,477507
#define USB_FNR_LSOF 5918,477599
#define USB_FNR_FN 5919,477693
#define USB_DADDR_EF 5922,477875
#define USB_DADDR_ADD 5923,477995
#define USB_EP0R 5926,478183
#define USB_EP1R 5927,478293
#define USB_EP2R 5928,478403
#define USB_EP3R 5929,478513
#define USB_EP4R 5930,478623
#define USB_EP5R 5931,478733
#define USB_EP6R 5932,478843
#define USB_EP7R 5933,478953
#define USB_EP_CTR_RX 5935,479085
#define USB_EP_DTOG_RX 5936,479200
#define USB_EPRX_STAT 5937,479310
#define USB_EP_SETUP 5938,479425
#define USB_EP_T_FIELD 5939,479526
#define USB_EP_KIND 5940,479626
#define USB_EP_CTR_TX 5941,479726
#define USB_EP_DTOG_TX 5942,479841
#define USB_EPTX_STAT 5943,479951
#define USB_EPADDR_FIELD 5944,480066
#define USB_EPREG_MASK 5947,480226
#define USB_EP_TYPE_MASK 5949,480456
#define USB_EP_BULK 5950,480560
#define USB_EP_CONTROL 5951,480659
#define USB_EP_ISOCHRONOUS 5952,480761
#define USB_EP_INTERRUPT 5953,480867
#define USB_EP_T_MASK 5954,480971
#define USB_EPKIND_MASK 5956,481101
#define USB_EP_TX_DIS 5958,481326
#define USB_EP_TX_STALL 5959,481432
#define USB_EP_TX_NAK 5960,481537
#define USB_EP_TX_VALID 5961,481640
#define USB_EPTX_DTOG1 5962,481743
#define USB_EPTX_DTOG2 5963,481857
#define USB_EPTX_DTOGMASK 5964,481971
#define USB_EP_RX_DIS 5966,482154
#define USB_EP_RX_STALL 5967,482260
#define USB_EP_RX_NAK 5968,482365
#define USB_EP_RX_VALID 5969,482468
#define USB_EPRX_DTOG1 5970,482571
#define USB_EPRX_DTOG2 5971,482685
#define USB_EPRX_DTOGMASK 5972,482799
#define  WWDG_CR_T 5980,483352
#define  WWDG_CR_T0 5981,483476
#define  WWDG_CR_T1 5982,483565
#define  WWDG_CR_T2 5983,483654
#define  WWDG_CR_T3 5984,483743
#define  WWDG_CR_T4 5985,483832
#define  WWDG_CR_T5 5986,483921
#define  WWDG_CR_T6 5987,484010
#define  WWDG_CR_WDGA 5989,484101
#define  WWDG_CFR_W 5992,484283
#define  WWDG_CFR_W0 5993,484399
#define  WWDG_CFR_W1 5994,484488
#define  WWDG_CFR_W2 5995,484577
#define  WWDG_CFR_W3 5996,484666
#define  WWDG_CFR_W4 5997,484755
#define  WWDG_CFR_W5 5998,484844
#define  WWDG_CFR_W6 5999,484933
#define  WWDG_CFR_WDGTB 6001,485024
#define  WWDG_CFR_WDGTB0 6002,485136
#define  WWDG_CFR_WDGTB1 6003,485225
#define  WWDG_CFR_EWI 6005,485316
#define  WWDG_SR_EWIF 6008,485506
#define IS_ADC_ALL_INSTANCE(6023,485793
#define IS_ADC_COMMON_INSTANCE(6025,485855
#define IS_CAN_ALL_INSTANCE(6028,486009
#define IS_COMP_ALL_INSTANCE(6031,486152
#define IS_COMP_DAC1SWITCH_INSTANCE(6036,486436
#define IS_COMP_WINDOWMODE_INSTANCE(6039,486589
#define IS_CRC_ALL_INSTANCE(6042,486724
#define IS_DAC_ALL_INSTANCE(6045,486867
#define IS_DAC_CHANNEL_INSTANCE(6047,486929
#define IS_DMA_ALL_INSTANCE(6052,487153
#define IS_GPIO_ALL_INSTANCE(6061,487758
#define IS_GPIO_AF_INSTANCE(6067,488101
#define IS_GPIO_LOCK_INSTANCE(6073,488444
#define IS_I2C_ALL_INSTANCE(6080,488869
#define IS_I2S_ALL_INSTANCE(6085,489147
#define IS_OPAMP_ALL_INSTANCE(6089,489359
#define IS_IWDG_ALL_INSTANCE(6092,489507
#define IS_RTC_ALL_INSTANCE(6095,489653
#define IS_SMBUS_ALL_INSTANCE(6098,489797
#define IS_SPI_ALL_INSTANCE(6103,490081
#define IS_TIM_INSTANCE(6107,490293
#define IS_TIM_CC1_INSTANCE(6116,490605
#define IS_TIM_CC2_INSTANCE(6124,490888
#define IS_TIM_CC3_INSTANCE(6130,491105
#define IS_TIM_CC4_INSTANCE(6135,491288
#define IS_TIM_CC5_INSTANCE(6140,491471
#define IS_TIM_CC6_INSTANCE(6144,491619
#define IS_TIM_CLOCK_SELECT_INSTANCE(6150,491855
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(6156,492087
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(6161,492287
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(6166,492492
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(6172,492726
#define IS_TIM_OCXREF_CLEAR_INSTANCE(6178,492956
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(6183,493148
#define IS_TIM_HALL_INTERFACE_INSTANCE(6188,493345
#define IS_TIM_XOR_INSTANCE(6192,493504
#define IS_TIM_MASTER_INSTANCE(6198,493721
#define IS_TIM_SLAVE_INSTANCE(6205,493974
#define IS_TIM_SYNCHRO_INSTANCE(6211,494193
#define IS_TIM_32B_COUNTER_INSTANCE(6218,494455
#define IS_TIM_DMABURST_INSTANCE(6222,494613
#define IS_TIM_BREAK_INSTANCE(6230,494907
#define IS_TIM_CCX_INSTANCE(6237,495175
#define IS_TIM_CCXN_INSTANCE(6263,496449
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(6279,497233
#define IS_TIM_REPETITION_COUNTER_INSTANCE(6284,497432
#define IS_TIM_CLOCK_DIVISION_INSTANCE(6291,497697
#define IS_TIM_BKIN2_INSTANCE(6299,497991
#define IS_TIM_TRGO2_INSTANCE(6303,498141
#define IS_TIM_DMA_INSTANCE(6307,498291
#define IS_TIM_DMA_CC_INSTANCE(6316,498617
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(6324,498903
#define IS_TIM_REMAP_INSTANCE(6331,499167
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(6336,499353
#define IS_TSC_ALL_INSTANCE(6340,499518
#define IS_USART_INSTANCE(6343,499661
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(6348,499939
#define IS_UART_INSTANCE(6351,500106
#define IS_UART_HALFDUPLEX_INSTANCE(6356,500424
#define IS_UART_LIN_INSTANCE(6361,500767
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(6364,500963
#define IS_UART_HWFLOW_INSTANCE(6367,501124
#define IS_UART_DRIVER_ENABLE_INSTANCE(6372,501420
#define IS_SMARTCARD_INSTANCE(6377,501737
#define IS_IRDA_INSTANCE(6380,501885
#define IS_UART_DMA_INSTANCE(6383,502038
#define IS_USB_ALL_INSTANCE(6385,502164
#define IS_WWDG_ALL_INSTANCE(6388,502307
#define ADC1_2_IRQn 6404,502997
#define COMP1_2_IRQn 6405,503033
#define COMP1_2_3_IRQn 6406,503070
#define COMP_IRQn 6407,503107
#define COMP4_5_6_IRQn 6408,503144
#define HRTIM1_FLT_IRQn 6409,503183
#define HRTIM1_TIME_IRQn 6410,503222
#define TIM15_IRQn 6411,503261
#define TIM18_DAC2_IRQn 6412,503307
#define TIM17_IRQn 6413,503346
#define TIM16_IRQn 6414,503396
#define TIM6_DAC1_IRQn 6415,503441
#define CEC_IRQn 6416,503481
#define USBWakeUp_IRQn 6417,503522
#define CAN_TX_IRQn 6418,503567
#define CAN_RX0_IRQn 6419,503612
#define ADC1_2_IRQHandler 6423,503694
#define COMP1_2_IRQHandler 6424,503742
#define COMP1_2_3_IRQHandler 6425,503791
#define COMP_IRQHandler 6426,503840
#define COMP4_5_6_IRQHandler 6427,503889
#define HRTIM1_FLT_IRQHandler 6428,503940
#define HRTIM1_TIME_IRQHandler 6429,503991
#define TIM15_IRQHandler 6430,504042
#define TIM18_DAC2_IRQHandler 6431,504100
#define TIM17_IRQHandler 6432,504151
#define TIM16_IRQHandler 6433,504213
#define TIM6_DAC1_IRQHandler 6434,504270
#define CEC_IRQHandler 6435,504322
#define USBWakeUp_IRQHandler 6436,504375
#define CAN_TX_IRQHandler 6437,504432
#define CAN_RX0_IRQHandler 6438,504489

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f398xx.h,228791
#define __STM32F398xx_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  TAMP_STAMP_IRQn 97,4732
  RTC_WKUP_IRQn 98,4847
  FLASH_IRQn 99,4962
  RCC_IRQn 100,5077
  EXTI0_IRQn 101,5192
  EXTI1_IRQn 102,5307
  EXTI2_TSC_IRQn 103,5422
  EXTI3_IRQn 104,5537
  EXTI4_IRQn 105,5652
  DMA1_Channel1_IRQn 106,5767
  DMA1_Channel2_IRQn 107,5882
  DMA1_Channel3_IRQn 108,5997
  DMA1_Channel4_IRQn 109,6112
  DMA1_Channel5_IRQn 110,6227
  DMA1_Channel6_IRQn 111,6342
  DMA1_Channel7_IRQn 112,6457
  ADC1_2_IRQn 113,6572
  CAN_TX_IRQn 114,6687
  CAN_RX0_IRQn 115,6802
  CAN_RX1_IRQn 116,6917
  CAN_SCE_IRQn 117,7032
  EXTI9_5_IRQn 118,7147
  TIM1_BRK_TIM15_IRQn 119,7262
  TIM1_UP_TIM16_IRQn 120,7377
  TIM1_TRG_COM_TIM17_IRQn 121,7492
  TIM1_CC_IRQn 122,7607
  TIM2_IRQn 123,7722
  TIM3_IRQn 124,7837
  TIM4_IRQn 125,7952
  I2C1_EV_IRQn 126,8067
  I2C1_ER_IRQn 127,8182
  I2C2_EV_IRQn 128,8297
  I2C2_ER_IRQn 129,8412
  SPI1_IRQn 130,8527
  SPI2_IRQn 131,8642
  USART1_IRQn 132,8757
  USART2_IRQn 133,8872
  USART3_IRQn 134,8987
  EXTI15_10_IRQn 135,9102
  RTC_Alarm_IRQn 136,9217
  TIM8_BRK_IRQn 137,9333
  TIM8_UP_IRQn 138,9448
  TIM8_TRG_COM_IRQn 139,9563
  TIM8_CC_IRQn 140,9678
  ADC3_IRQn 141,9793
  FMC_IRQn 142,9908
  SPI3_IRQn 143,10023
  UART4_IRQn 144,10138
  UART5_IRQn 145,10253
  TIM6_DAC_IRQn 146,10368
  TIM7_IRQn 147,10474
  DMA2_Channel1_IRQn 148,10589
  DMA2_Channel2_IRQn 149,10704
  DMA2_Channel3_IRQn 150,10819
  DMA2_Channel4_IRQn 151,10934
  DMA2_Channel5_IRQn 152,11049
  ADC4_IRQn 153,11164
  COMP1_2_3_IRQn 154,11279
  COMP4_5_6_IRQn 155,11394
  COMP7_IRQn 156,11509
  I2C3_EV_IRQn 157,11624
  I2C3_ER_IRQn 158,11739
  TIM20_BRK_IRQn 159,11854
  TIM20_UP_IRQn 160,11970
  TIM20_TRG_COM_IRQn 161,12086
  TIM20_CC_IRQn 162,12202
  FPU_IRQn 163,12318
  SPI4_IRQn 164,12434
} IRQn_Type;165,12552
  __IO uint32_t ISR;185,12894
  __IO uint32_t IER;186,13009
  __IO uint32_t CR;187,13124
  __IO uint32_t CFGR;188,13239
  uint32_t      RESERVED0;189,13354
  __IO uint32_t SMPR1;190,13469
  __IO uint32_t SMPR2;191,13584
  uint32_t      RESERVED1;192,13699
  __IO uint32_t TR1;193,13814
  __IO uint32_t TR2;194,13929
  __IO uint32_t TR3;195,14044
  uint32_t      RESERVED2;196,14159
  __IO uint32_t SQR1;197,14274
  __IO uint32_t SQR2;198,14389
  __IO uint32_t SQR3;199,14504
  __IO uint32_t SQR4;200,14619
  __IO uint32_t DR;201,14734
  uint32_t      RESERVED3;202,14849
  uint32_t      RESERVED4;203,14964
  __IO uint32_t JSQR;204,15079
  uint32_t      RESERVED5[RESERVED5205,15194
  __IO uint32_t OFR1;206,15309
  __IO uint32_t OFR2;207,15424
  __IO uint32_t OFR3;208,15539
  __IO uint32_t OFR4;209,15654
  uint32_t      RESERVED6[RESERVED6210,15769
  __IO uint32_t JDR1;211,15884
  __IO uint32_t JDR2;212,15999
  __IO uint32_t JDR3;213,16114
  __IO uint32_t JDR4;214,16229
  uint32_t      RESERVED7[RESERVED7215,16344
  __IO uint32_t AWD2CR;216,16459
  __IO uint32_t AWD3CR;217,16574
  uint32_t      RESERVED8;218,16689
  uint32_t      RESERVED9;219,16804
  __IO uint32_t DIFSEL;220,16919
  __IO uint32_t CALFACT;221,17034
} ADC_TypeDef;223,17151
  __IO uint32_t CSR;227,17188
  uint32_t      RESERVED;228,17318
  __IO uint32_t CCR;229,17448
  __IO uint32_t CDR;230,17578
} ADC_Common_TypeDef;232,17788
  __IO uint32_t TIR;239,17889
  __IO uint32_t TDTR;240,17955
  __IO uint32_t TDLR;241,18042
  __IO uint32_t TDHR;242,18103
} CAN_TxMailBox_TypeDef;243,18165
  __IO uint32_t RIR;250,18271
  __IO uint32_t RDTR;251,18347
  __IO uint32_t RDLR;252,18447
  __IO uint32_t RDHR;253,18521
} CAN_FIFOMailBox_TypeDef;254,18596
  __IO uint32_t FR1;261,18707
  __IO uint32_t FR2;262,18764
} CAN_FilterRegister_TypeDef;263,18821
  __IO uint32_t              MCR;270,18920
  __IO uint32_t              MSR;271,19046
  __IO uint32_t              TSR;272,19172
  __IO uint32_t              RF0R;273,19298
  __IO uint32_t              RF1R;274,19424
  __IO uint32_t              IER;275,19550
  __IO uint32_t              ESR;276,19676
  __IO uint32_t              BTR;277,19802
  uint32_t                   RESERVED0[RESERVED0278,19928
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox279,20054
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox280,20180
  uint32_t                   RESERVED1[RESERVED1281,20306
  __IO uint32_t              FMR;282,20432
  __IO uint32_t              FM1R;283,20558
  uint32_t                   RESERVED2;284,20684
  __IO uint32_t              FS1R;285,20810
  uint32_t                   RESERVED3;286,20936
  __IO uint32_t              FFA1R;287,21062
  uint32_t                   RESERVED4;288,21188
  __IO uint32_t              FA1R;289,21314
  uint32_t                   RESERVED5[RESERVED5290,21440
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister291,21566
} CAN_TypeDef;292,21692
  __IO uint32_t CSR;300,21773
} COMP_TypeDef;301,21863
  __IO uint32_t DR;309,21947
  __IO uint8_t  IDR;310,22051
  uint8_t       RESERVED0;311,22155
  uint16_t      RESERVED1;312,22259
  __IO uint32_t CR;313,22363
  uint32_t      RESERVED2;314,22467
  __IO uint32_t INIT;315,22571
  __IO uint32_t POL;316,22675
} CRC_TypeDef;317,22779
  __IO uint32_t CR;325,22869
  __IO uint32_t SWTRIGR;326,22982
  __IO uint32_t DHR12R1;327,23095
  __IO uint32_t DHR12L1;328,23208
  __IO uint32_t DHR8R1;329,23321
  __IO uint32_t DHR12R2;330,23434
  __IO uint32_t DHR12L2;331,23547
  __IO uint32_t DHR8R2;332,23660
  __IO uint32_t DHR12RD;333,23773
  __IO uint32_t DHR12LD;334,23886
  __IO uint32_t DHR8RD;335,23999
  __IO uint32_t DOR1;336,24112
  __IO uint32_t DOR2;337,24225
  __IO uint32_t SR;338,24338
} DAC_TypeDef;339,24451
  __IO uint32_t IDCODE;347,24523
  __IO uint32_t CR;348,24612
  __IO uint32_t APB1FZ;349,24701
  __IO uint32_t APB2FZ;350,24790
}DBGMCU_TypeDef;DBGMCU_TypeDef351,24879
  __IO uint32_t CCR;359,24958
  __IO uint32_t CNDTR;360,25076
  __IO uint32_t CPAR;361,25194
  __IO uint32_t CMAR;362,25312
} DMA_Channel_TypeDef;363,25430
  __IO uint32_t ISR;367,25475
  __IO uint32_t IFCR;368,25593
} DMA_TypeDef;369,25711
  __IO uint32_t IMR;377,25809
  __IO uint32_t EMR;378,25926
  __IO uint32_t RTSR;379,26043
  __IO uint32_t FTSR;380,26160
  __IO uint32_t SWIER;381,26277
  __IO uint32_t PR;382,26394
  uint32_t      RESERVED1;383,26511
  uint32_t      RESERVED2;384,26628
  __IO uint32_t IMR2;385,26745
  __IO uint32_t EMR2;386,26862
  __IO uint32_t RTSR2;387,26979
  __IO uint32_t FTSR2;388,27096
  __IO uint32_t SWIER2;389,27213
  __IO uint32_t PR2;390,27330
}EXTI_TypeDef;EXTI_TypeDef391,27447
  __IO uint32_t ACR;399,27525
  __IO uint32_t KEYR;400,27629
  __IO uint32_t OPTKEYR;401,27733
  __IO uint32_t SR;402,27837
  __IO uint32_t CR;403,27941
  __IO uint32_t AR;404,28045
  uint32_t      RESERVED;405,28149
  __IO uint32_t OBR;406,28253
  __IO uint32_t WRPR;407,28357
} FLASH_TypeDef;409,28463
  __IO uint32_t BTCR[BTCR417,28554
} FMC_Bank1_TypeDef;418,28700
  __IO uint32_t BWTR[BWTR426,28806
} FMC_Bank1E_TypeDef;427,28905
  __IO uint32_t PCR2;435,29010
  __IO uint32_t SR2;436,29121
  __IO uint32_t PMEM2;437,29232
  __IO uint32_t PATT2;438,29343
  uint32_t      RESERVED0;439,29454
  __IO uint32_t ECCR2;440,29565
  uint32_t      RESERVED1;441,29676
  uint32_t      RESERVED2;442,29787
  __IO uint32_t PCR3;443,29898
  __IO uint32_t SR3;444,30009
  __IO uint32_t PMEM3;445,30120
  __IO uint32_t PATT3;446,30231
  uint32_t      RESERVED3;447,30342
  __IO uint32_t ECCR3;448,30453
} FMC_Bank2_3_TypeDef;449,30564
  __IO uint32_t PCR4;457,30670
  __IO uint32_t SR4;458,30779
  __IO uint32_t PMEM4;459,30888
  __IO uint32_t PATT4;460,30997
  __IO uint32_t PIO4;461,31106
} FMC_Bank4_TypeDef;462,31215
  __IO uint16_t RDP;469,31305
  __IO uint16_t USER;470,31411
  uint16_t RESERVED0;471,31517
  uint16_t RESERVED1;472,31623
  __IO uint16_t WRP0;473,31729
  __IO uint16_t WRP1;474,31835
  __IO uint16_t WRP2;475,31941
  __IO uint16_t WRP3;476,32047
} OB_TypeDef;477,32153
  __IO uint32_t MODER;485,32234
  __IO uint32_t OTYPER;486,32338
  __IO uint32_t OSPEEDR;487,32442
  __IO uint32_t PUPDR;488,32546
  __IO uint32_t IDR;489,32650
  __IO uint32_t ODR;490,32754
  __IO uint32_t BSRR;491,32858
  __IO uint32_t LCKR;492,32957
  __IO uint32_t AFR[AFR493,33061
  __IO uint32_t BRR;494,33165
}GPIO_TypeDef;GPIO_TypeDef495,33264
  __IO uint32_t CSR;503,33356
} OPAMP_TypeDef;504,33460
  __IO uint32_t CFGR1;512,33556
  __IO uint32_t RCR;513,33669
  __IO uint32_t EXTICR[EXTICR514,33778
  __IO uint32_t CFGR2;515,33893
  __IO uint32_t RESERVED0;516,34006
  __IO uint32_t RESERVED1;517,34115
  __IO uint32_t RESERVED2;518,34224
  __IO uint32_t RESERVED4;519,34333
  __IO uint32_t RESERVED5;520,34442
  __IO uint32_t RESERVED6;521,34551
  __IO uint32_t RESERVED7;522,34660
  __IO uint32_t RESERVED8;523,34769
  __IO uint32_t RESERVED9;524,34878
  __IO uint32_t RESERVED10;525,34987
  __IO uint32_t RESERVED11;526,35096
  __IO uint32_t CFGR4;527,35205
  __IO uint32_t RESERVED12;528,35314
  __IO uint32_t RESERVED13;529,35423
} SYSCFG_TypeDef;530,35532
  __IO uint32_t CR1;538,35632
  __IO uint32_t CR2;539,35723
  __IO uint32_t OAR1;540,35814
  __IO uint32_t OAR2;541,35905
  __IO uint32_t TIMINGR;542,35996
  __IO uint32_t TIMEOUTR;543,36087
  __IO uint32_t ISR;544,36178
  __IO uint32_t ICR;545,36269
  __IO uint32_t PECR;546,36360
  __IO uint32_t RXDR;547,36451
  __IO uint32_t TXDR;548,36542
}I2C_TypeDef;I2C_TypeDef549,36633
  __IO uint32_t KR;557,36715
  __IO uint32_t PR;558,36792
  __IO uint32_t RLR;559,36869
  __IO uint32_t SR;560,36946
  __IO uint32_t WINR;561,37023
} IWDG_TypeDef;562,37100
  __IO uint32_t CR;570,37177
  __IO uint32_t CSR;571,37264
} PWR_TypeDef;572,37351
  __IO uint32_t CR;579,37435
  __IO uint32_t CFGR;580,37554
  __IO uint32_t CIR;581,37673
  __IO uint32_t APB2RSTR;582,37792
  __IO uint32_t APB1RSTR;583,37911
  __IO uint32_t AHBENR;584,38030
  __IO uint32_t APB2ENR;585,38149
  __IO uint32_t APB1ENR;586,38268
  __IO uint32_t BDCR;587,38387
  __IO uint32_t CSR;588,38506
  __IO uint32_t AHBRSTR;589,38625
  __IO uint32_t CFGR2;590,38744
  __IO uint32_t CFGR3;591,38863
} RCC_TypeDef;592,38982
  __IO uint32_t TR;600,39060
  __IO uint32_t DR;601,39176
  __IO uint32_t CR;602,39292
  __IO uint32_t ISR;603,39408
  __IO uint32_t PRER;604,39524
  __IO uint32_t WUTR;605,39640
  uint32_t RESERVED0;606,39756
  __IO uint32_t ALRMAR;607,39872
  __IO uint32_t ALRMBR;608,39988
  __IO uint32_t WPR;609,40104
  __IO uint32_t SSR;610,40220
  __IO uint32_t SHIFTR;611,40336
  __IO uint32_t TSTR;612,40452
  __IO uint32_t TSDR;613,40568
  __IO uint32_t TSSSR;614,40684
  __IO uint32_t CALR;615,40800
  __IO uint32_t TAFCR;616,40916
  __IO uint32_t ALRMASSR;617,41032
  __IO uint32_t ALRMBSSR;618,41148
  uint32_t RESERVED7;619,41264
  __IO uint32_t BKP0R;620,41380
  __IO uint32_t BKP1R;621,41496
  __IO uint32_t BKP2R;622,41612
  __IO uint32_t BKP3R;623,41728
  __IO uint32_t BKP4R;624,41844
  __IO uint32_t BKP5R;625,41960
  __IO uint32_t BKP6R;626,42076
  __IO uint32_t BKP7R;627,42192
  __IO uint32_t BKP8R;628,42308
  __IO uint32_t BKP9R;629,42424
  __IO uint32_t BKP10R;630,42540
  __IO uint32_t BKP11R;631,42656
  __IO uint32_t BKP12R;632,42772
  __IO uint32_t BKP13R;633,42888
  __IO uint32_t BKP14R;634,43004
  __IO uint32_t BKP15R;635,43120
} RTC_TypeDef;636,43236
  __IO uint32_t CR1;645,43328
  __IO uint32_t CR2;646,43437
  __IO uint32_t SR;647,43546
  __IO uint32_t DR;648,43655
  __IO uint32_t CRCPR;649,43764
  __IO uint32_t RXCRCR;650,43873
  __IO uint32_t TXCRCR;651,43982
  __IO uint32_t I2SCFGR;652,44091
  __IO uint32_t I2SPR;653,44200
} SPI_TypeDef;654,44309
  __IO uint32_t CR1;661,44373
  __IO uint32_t CR2;662,44469
  __IO uint32_t SMCR;663,44565
  __IO uint32_t DIER;664,44661
  __IO uint32_t SR;665,44757
  __IO uint32_t EGR;666,44853
  __IO uint32_t CCMR1;667,44949
  __IO uint32_t CCMR2;668,45045
  __IO uint32_t CCER;669,45141
  __IO uint32_t CNT;670,45237
  __IO uint32_t PSC;671,45333
  __IO uint32_t ARR;672,45429
  __IO uint32_t RCR;673,45525
  __IO uint32_t CCR1;674,45621
  __IO uint32_t CCR2;675,45717
  __IO uint32_t CCR3;676,45813
  __IO uint32_t CCR4;677,45909
  __IO uint32_t BDTR;678,46005
  __IO uint32_t DCR;679,46101
  __IO uint32_t DMAR;680,46197
  __IO uint32_t OR;681,46293
  __IO uint32_t CCMR3;682,46389
  __IO uint32_t CCR5;683,46485
  __IO uint32_t CCR6;684,46581
} TIM_TypeDef;685,46677
  __IO uint32_t CR;692,46768
  __IO uint32_t IER;693,46887
  __IO uint32_t ICR;694,47006
  __IO uint32_t ISR;695,47125
  __IO uint32_t IOHCR;696,47244
  uint32_t      RESERVED1;697,47363
  __IO uint32_t IOASCR;698,47482
  uint32_t      RESERVED2;699,47601
  __IO uint32_t IOSCR;700,47720
  uint32_t      RESERVED3;701,47839
  __IO uint32_t IOCCR;702,47958
  uint32_t      RESERVED4;703,48077
  __IO uint32_t IOGCSR;704,48196
  __IO uint32_t IOGXCR[IOGXCR705,48315
} TSC_TypeDef;706,48437
  __IO uint32_t CR1;714,48555
  __IO uint32_t CR2;715,48651
  __IO uint32_t CR3;716,48747
  __IO uint32_t BRR;717,48843
  __IO uint32_t GTPR;718,48939
  __IO uint32_t RTOR;719,49035
  __IO uint32_t RQR;720,49131
  __IO uint32_t ISR;721,49227
  __IO uint32_t ICR;722,49323
  __IO uint16_t RDR;723,49419
  uint16_t  RESERVED1;724,49515
  __IO uint16_t TDR;725,49611
  uint16_t  RESERVED2;726,49707
} USART_TypeDef;727,49803
  __IO uint32_t CR;734,49881
  __IO uint32_t CFR;735,49962
  __IO uint32_t SR;736,50043
} WWDG_TypeDef;737,50124
#define FLASH_BASE 743,50198
#define CCMDATARAM_BASE 744,50299
#define SRAM_BASE 745,50432
#define PERIPH_BASE 746,50532
#define FMC_BASE 747,50638
#define FMC_R_BASE 748,50777
#define SRAM_BB_BASE 750,50918
#define PERIPH_BB_BASE 751,51021
#define APB1PERIPH_BASE 755,51165
#define APB2PERIPH_BASE 756,51208
#define AHB1PERIPH_BASE 757,51266
#define AHB2PERIPH_BASE 758,51324
#define AHB3PERIPH_BASE 759,51382
#define TIM2_BASE 762,51468
#define TIM3_BASE 763,51530
#define TIM4_BASE 764,51592
#define TIM6_BASE 765,51654
#define TIM7_BASE 766,51716
#define RTC_BASE 767,51778
#define WWDG_BASE 768,51840
#define IWDG_BASE 769,51902
#define I2S2ext_BASE 770,51964
#define SPI2_BASE 771,52026
#define SPI3_BASE 772,52088
#define I2S3ext_BASE 773,52150
#define USART2_BASE 774,52212
#define USART3_BASE 775,52274
#define UART4_BASE 776,52336
#define UART5_BASE 777,52398
#define I2C1_BASE 778,52460
#define I2C2_BASE 779,52522
#define CAN_BASE 780,52584
#define PWR_BASE 781,52646
#define DAC1_BASE 782,52708
#define DAC_BASE 783,52770
#define I2C3_BASE 784,52812
#define SYSCFG_BASE 787,52902
#define COMP1_BASE 788,52964
#define COMP2_BASE 789,53026
#define COMP3_BASE 790,53088
#define COMP4_BASE 791,53150
#define COMP5_BASE 792,53212
#define COMP6_BASE 793,53274
#define COMP7_BASE 794,53336
#define COMP_BASE 795,53398
#define OPAMP1_BASE 796,53440
#define OPAMP2_BASE 797,53502
#define OPAMP3_BASE 798,53564
#define OPAMP4_BASE 799,53626
#define OPAMP_BASE 800,53688
#define EXTI_BASE 801,53731
#define TIM1_BASE 802,53793
#define SPI1_BASE 803,53855
#define TIM8_BASE 804,53917
#define USART1_BASE 805,53979
#define SPI4_BASE 806,54041
#define TIM15_BASE 807,54103
#define TIM16_BASE 808,54165
#define TIM17_BASE 809,54227
#define TIM20_BASE 810,54289
#define DMA1_BASE 813,54379
#define DMA1_Channel1_BASE 814,54441
#define DMA1_Channel2_BASE 815,54503
#define DMA1_Channel3_BASE 816,54565
#define DMA1_Channel4_BASE 817,54627
#define DMA1_Channel5_BASE 818,54689
#define DMA1_Channel6_BASE 819,54751
#define DMA1_Channel7_BASE 820,54813
#define DMA2_BASE 821,54875
#define DMA2_Channel1_BASE 822,54937
#define DMA2_Channel2_BASE 823,54999
#define DMA2_Channel3_BASE 824,55061
#define DMA2_Channel4_BASE 825,55123
#define DMA2_Channel5_BASE 826,55185
#define RCC_BASE 827,55247
#define FLASH_R_BASE 828,55309
#define OB_BASE 829,55408
#define CRC_BASE 830,55506
#define TSC_BASE 831,55568
#define GPIOA_BASE 834,55658
#define GPIOB_BASE 835,55720
#define GPIOC_BASE 836,55782
#define GPIOD_BASE 837,55844
#define GPIOE_BASE 838,55906
#define GPIOF_BASE 839,55968
#define GPIOG_BASE 840,56030
#define GPIOH_BASE 841,56092
#define ADC1_BASE 844,56182
#define ADC2_BASE 845,56244
#define ADC1_2_COMMON_BASE 846,56306
#define ADC3_BASE 847,56368
#define ADC4_BASE 848,56430
#define ADC3_4_COMMON_BASE 849,56492
#define FMC_BANK1 852,56588
#define FMC_BANK1_1 853,56677
#define FMC_BANK1_2 854,56766
#define FMC_BANK1_3 855,56855
#define FMC_BANK1_4 856,56944
#define FMC_BANK2 858,57035
#define FMC_BANK3 859,57124
#define FMC_BANK4 860,57213
#define FMC_Bank1_R_BASE 863,57346
#define FMC_Bank1E_R_BASE 864,57399
#define FMC_Bank2_3_R_BASE 865,57452
#define FMC_Bank4_R_BASE 866,57505
#define DBGMCU_BASE 868,57560
#define TIM2 876,57729
#define TIM3 877,57786
#define TIM4 878,57843
#define TIM6 879,57900
#define TIM7 880,57957
#define RTC 881,58014
#define WWDG 882,58070
#define IWDG 883,58128
#define I2S2ext 884,58186
#define SPI2 885,58246
#define SPI3 886,58303
#define I2S3ext 887,58360
#define USART2 888,58420
#define USART3 889,58481
#define UART4 890,58542
#define UART5 891,58602
#define I2C1 892,58662
#define I2C2 893,58719
#define I2C3 894,58776
#define CAN 895,58833
#define PWR 896,58889
#define DAC 897,58945
#define DAC1 898,59001
#define COMP 899,59058
#define COMP1 900,59116
#define COMP2 901,59175
#define COMP3 902,59234
#define COMP4 903,59293
#define COMP5 904,59352
#define COMP6 905,59411
#define COMP7 906,59470
#define OPAMP1 907,59529
#define OPAMP 908,59590
#define OPAMP2 909,59650
#define OPAMP3 910,59711
#define OPAMP4 911,59772
#define SYSCFG 912,59833
#define EXTI 913,59895
#define TIM1 914,59953
#define SPI1 915,60010
#define TIM8 916,60067
#define USART1 917,60124
#define SPI4 918,60185
#define TIM15 919,60242
#define TIM16 920,60300
#define TIM17 921,60358
#define TIM20 922,60416
#define DBGMCU 923,60474
#define DMA1 924,60536
#define DMA1_Channel1 925,60593
#define DMA1_Channel2 926,60667
#define DMA1_Channel3 927,60741
#define DMA1_Channel4 928,60815
#define DMA1_Channel5 929,60889
#define DMA1_Channel6 930,60963
#define DMA1_Channel7 931,61037
#define DMA2 932,61111
#define DMA2_Channel1 933,61168
#define DMA2_Channel2 934,61242
#define DMA2_Channel3 935,61316
#define DMA2_Channel4 936,61390
#define DMA2_Channel5 937,61464
#define RCC 938,61538
#define FLASH 939,61594
#define OB 940,61656
#define CRC 941,61710
#define TSC 942,61766
#define GPIOA 943,61822
#define GPIOB 944,61881
#define GPIOC 945,61940
#define GPIOD 946,61999
#define GPIOE 947,62058
#define GPIOF 948,62117
#define GPIOG 949,62176
#define GPIOH 950,62235
#define ADC1 951,62294
#define ADC2 952,62351
#define ADC3 953,62408
#define ADC4 954,62465
#define ADC1_2_COMMON 955,62522
#define ADC3_4_COMMON 956,62595
#define FMC_Bank1 957,62668
#define FMC_Bank1E 958,62738
#define FMC_Bank2_3 959,62810
#define FMC_Bank4 960,62884
#define ADC_ISR_ADRD 985,63844
#define ADC_ISR_EOSMP 986,63930
#define ADC_ISR_EOC 987,64017
#define ADC_ISR_EOS 988,64114
#define ADC_ISR_OVR 989,64224
#define ADC_ISR_JEOC 990,64303
#define ADC_ISR_JEOS 991,64401
#define ADC_ISR_AWD1 992,64512
#define ADC_ISR_AWD2 993,64601
#define ADC_ISR_AWD3 994,64690
#define ADC_ISR_JQOVF 995,64779
#define ADC_IER_RDY 998,64967
#define ADC_IER_EOSMP 999,65064
#define ADC_IER_EOC 1000,65163
#define ADC_IER_EOS 1001,65272
#define ADC_IER_OVR 1002,65394
#define ADC_IER_JEOC 1003,65485
#define ADC_IER_JEOS 1004,65595
#define ADC_IER_AWD1 1005,65718
#define ADC_IER_AWD2 1006,65819
#define ADC_IER_AWD3 1007,65920
#define ADC_IER_JQOVF 1008,66021
#define ADC_CR_ADEN 1011,66220
#define ADC_CR_ADDIS 1012,66300
#define ADC_CR_ADSTART 1013,66381
#define ADC_CR_JADSTART 1014,66474
#define ADC_CR_ADSTP 1015,66568
#define ADC_CR_JADSTP 1016,66660
#define ADC_CR_ADVREGEN 1017,66753
#define ADC_CR_ADVREGEN_0 1018,66843
#define ADC_CR_ADVREGEN_1 1019,66923
#define ADC_CR_ADCALDIF 1020,67003
#define ADC_CR_ADCAL 1021,67102
#define ADC_CFGR_DMAEN 1024,67265
#define ADC_CFGR_DMACFG 1025,67339
#define ADC_CFGR_RES 1027,67422
#define ADC_CFGR_RES_0 1028,67501
#define ADC_CFGR_RES_1 1029,67574
#define ADC_CFGR_ALIGN 1031,67649
#define ADC_CFGR_EXTSEL 1033,67730
#define ADC_CFGR_EXTSEL_0 1034,67837
#define ADC_CFGR_EXTSEL_1 1035,67912
#define ADC_CFGR_EXTSEL_2 1036,67987
#define ADC_CFGR_EXTSEL_3 1037,68062
#define ADC_CFGR_EXTEN 1039,68139
#define ADC_CFGR_EXTEN_0 1040,68270
#define ADC_CFGR_EXTEN_1 1041,68345
#define ADC_CFGR_OVRMOD 1043,68422
#define ADC_CFGR_CONT 1044,68498
#define ADC_CFGR_AUTDLY 1045,68618
#define ADC_CFGR_AUTOFF 1046,68704
#define ADC_CFGR_DISCEN 1047,68782
#define ADC_CFGR_DISCNUM 1049,68887
#define ADC_CFGR_DISCNUM_0 1050,68983
#define ADC_CFGR_DISCNUM_1 1051,69060
#define ADC_CFGR_DISCNUM_2 1052,69137
#define ADC_CFGR_JDISCEN 1054,69216
#define ADC_CFGR_JQM 1055,69318
#define ADC_CFGR_AWD1SGL 1056,69397
#define ADC_CFGR_AWD1EN 1057,69517
#define ADC_CFGR_JAWD1EN 1058,69625
#define ADC_CFGR_JAUTO 1059,69734
#define ADC_CFGR_AWD1CH 1061,69835
#define ADC_CFGR_AWD1CH_0 1062,69934
#define ADC_CFGR_AWD1CH_1 1063,70010
#define ADC_CFGR_AWD1CH_2 1064,70087
#define ADC_CFGR_AWD1CH_3 1065,70164
#define ADC_CFGR_AWD1CH_4 1066,70241
#define ADC_SMPR1_SMP0 1069,70405
#define ADC_SMPR1_SMP0_0 1070,70503
#define ADC_SMPR1_SMP0_1 1071,70577
#define ADC_SMPR1_SMP0_2 1072,70651
#define ADC_SMPR1_SMP1 1074,70727
#define ADC_SMPR1_SMP1_0 1075,70825
#define ADC_SMPR1_SMP1_1 1076,70899
#define ADC_SMPR1_SMP1_2 1077,70973
#define ADC_SMPR1_SMP2 1079,71049
#define ADC_SMPR1_SMP2_0 1080,71147
#define ADC_SMPR1_SMP2_1 1081,71221
#define ADC_SMPR1_SMP2_2 1082,71295
#define ADC_SMPR1_SMP3 1084,71371
#define ADC_SMPR1_SMP3_0 1085,71469
#define ADC_SMPR1_SMP3_1 1086,71543
#define ADC_SMPR1_SMP3_2 1087,71617
#define ADC_SMPR1_SMP4 1089,71693
#define ADC_SMPR1_SMP4_0 1090,71791
#define ADC_SMPR1_SMP4_1 1091,71865
#define ADC_SMPR1_SMP4_2 1092,71939
#define ADC_SMPR1_SMP5 1094,72015
#define ADC_SMPR1_SMP5_0 1095,72113
#define ADC_SMPR1_SMP5_1 1096,72187
#define ADC_SMPR1_SMP5_2 1097,72261
#define ADC_SMPR1_SMP6 1099,72337
#define ADC_SMPR1_SMP6_0 1100,72435
#define ADC_SMPR1_SMP6_1 1101,72509
#define ADC_SMPR1_SMP6_2 1102,72583
#define ADC_SMPR1_SMP7 1104,72659
#define ADC_SMPR1_SMP7_0 1105,72757
#define ADC_SMPR1_SMP7_1 1106,72831
#define ADC_SMPR1_SMP7_2 1107,72905
#define ADC_SMPR1_SMP8 1109,72981
#define ADC_SMPR1_SMP8_0 1110,73079
#define ADC_SMPR1_SMP8_1 1111,73153
#define ADC_SMPR1_SMP8_2 1112,73227
#define ADC_SMPR1_SMP9 1114,73303
#define ADC_SMPR1_SMP9_0 1115,73401
#define ADC_SMPR1_SMP9_1 1116,73475
#define ADC_SMPR1_SMP9_2 1117,73549
#define ADC_SMPR2_SMP10 1120,73710
#define ADC_SMPR2_SMP10_0 1121,73810
#define ADC_SMPR2_SMP10_1 1122,73886
#define ADC_SMPR2_SMP10_2 1123,73962
#define ADC_SMPR2_SMP11 1125,74040
#define ADC_SMPR2_SMP11_0 1126,74140
#define ADC_SMPR2_SMP11_1 1127,74216
#define ADC_SMPR2_SMP11_2 1128,74292
#define ADC_SMPR2_SMP12 1130,74370
#define ADC_SMPR2_SMP12_0 1131,74470
#define ADC_SMPR2_SMP12_1 1132,74546
#define ADC_SMPR2_SMP12_2 1133,74622
#define ADC_SMPR2_SMP13 1135,74700
#define ADC_SMPR2_SMP13_0 1136,74800
#define ADC_SMPR2_SMP13_1 1137,74876
#define ADC_SMPR2_SMP13_2 1138,74952
#define ADC_SMPR2_SMP14 1140,75030
#define ADC_SMPR2_SMP14_0 1141,75130
#define ADC_SMPR2_SMP14_1 1142,75206
#define ADC_SMPR2_SMP14_2 1143,75282
#define ADC_SMPR2_SMP15 1145,75360
#define ADC_SMPR2_SMP15_0 1146,75460
#define ADC_SMPR2_SMP15_1 1147,75536
#define ADC_SMPR2_SMP15_2 1148,75612
#define ADC_SMPR2_SMP16 1150,75690
#define ADC_SMPR2_SMP16_0 1151,75790
#define ADC_SMPR2_SMP16_1 1152,75866
#define ADC_SMPR2_SMP16_2 1153,75942
#define ADC_SMPR2_SMP17 1155,76020
#define ADC_SMPR2_SMP17_0 1156,76120
#define ADC_SMPR2_SMP17_1 1157,76196
#define ADC_SMPR2_SMP17_2 1158,76272
#define ADC_SMPR2_SMP18 1160,76350
#define ADC_SMPR2_SMP18_0 1161,76450
#define ADC_SMPR2_SMP18_1 1162,76526
#define ADC_SMPR2_SMP18_2 1163,76602
#define ADC_TR1_LT1 1166,76763
#define ADC_TR1_LT1_0 1167,76861
#define ADC_TR1_LT1_1 1168,76935
#define ADC_TR1_LT1_2 1169,77009
#define ADC_TR1_LT1_3 1170,77083
#define ADC_TR1_LT1_4 1171,77157
#define ADC_TR1_LT1_5 1172,77231
#define ADC_TR1_LT1_6 1173,77305
#define ADC_TR1_LT1_7 1174,77379
#define ADC_TR1_LT1_8 1175,77453
#define ADC_TR1_LT1_9 1176,77527
#define ADC_TR1_LT1_10 1177,77601
#define ADC_TR1_LT1_11 1178,77676
#define ADC_TR1_HT1 1180,77753
#define ADC_TR1_HT1_0 1181,77852
#define ADC_TR1_HT1_1 1182,77926
#define ADC_TR1_HT1_2 1183,78000
#define ADC_TR1_HT1_3 1184,78074
#define ADC_TR1_HT1_4 1185,78148
#define ADC_TR1_HT1_5 1186,78222
#define ADC_TR1_HT1_6 1187,78296
#define ADC_TR1_HT1_7 1188,78370
#define ADC_TR1_HT1_8 1189,78444
#define ADC_TR1_HT1_9 1190,78518
#define ADC_TR1_HT1_10 1191,78592
#define ADC_TR1_HT1_11 1192,78667
#define ADC_TR2_LT2 1195,78827
#define ADC_TR2_LT2_0 1196,78925
#define ADC_TR2_LT2_1 1197,78999
#define ADC_TR2_LT2_2 1198,79073
#define ADC_TR2_LT2_3 1199,79147
#define ADC_TR2_LT2_4 1200,79221
#define ADC_TR2_LT2_5 1201,79295
#define ADC_TR2_LT2_6 1202,79369
#define ADC_TR2_LT2_7 1203,79443
#define ADC_TR2_HT2 1205,79519
#define ADC_TR2_HT2_0 1206,79618
#define ADC_TR2_HT2_1 1207,79692
#define ADC_TR2_HT2_2 1208,79766
#define ADC_TR2_HT2_3 1209,79840
#define ADC_TR2_HT2_4 1210,79914
#define ADC_TR2_HT2_5 1211,79988
#define ADC_TR2_HT2_6 1212,80062
#define ADC_TR2_HT2_7 1213,80136
#define ADC_TR3_LT3 1216,80295
#define ADC_TR3_LT3_0 1217,80393
#define ADC_TR3_LT3_1 1218,80467
#define ADC_TR3_LT3_2 1219,80541
#define ADC_TR3_LT3_3 1220,80615
#define ADC_TR3_LT3_4 1221,80689
#define ADC_TR3_LT3_5 1222,80763
#define ADC_TR3_LT3_6 1223,80837
#define ADC_TR3_LT3_7 1224,80911
#define ADC_TR3_HT3 1226,80987
#define ADC_TR3_HT3_0 1227,81086
#define ADC_TR3_HT3_1 1228,81160
#define ADC_TR3_HT3_2 1229,81234
#define ADC_TR3_HT3_3 1230,81308
#define ADC_TR3_HT3_4 1231,81382
#define ADC_TR3_HT3_5 1232,81456
#define ADC_TR3_HT3_6 1233,81530
#define ADC_TR3_HT3_7 1234,81604
#define ADC_SQR1_L 1237,81764
#define ADC_SQR1_L_0 1238,81860
#define ADC_SQR1_L_1 1239,81932
#define ADC_SQR1_L_2 1240,82004
#define ADC_SQR1_L_3 1241,82076
#define ADC_SQR1_SQ1 1243,82150
#define ADC_SQR1_SQ1_0 1244,82249
#define ADC_SQR1_SQ1_1 1245,82323
#define ADC_SQR1_SQ1_2 1246,82397
#define ADC_SQR1_SQ1_3 1247,82471
#define ADC_SQR1_SQ1_4 1248,82545
#define ADC_SQR1_SQ2 1250,82621
#define ADC_SQR1_SQ2_0 1251,82720
#define ADC_SQR1_SQ2_1 1252,82794
#define ADC_SQR1_SQ2_2 1253,82868
#define ADC_SQR1_SQ2_3 1254,82942
#define ADC_SQR1_SQ2_4 1255,83016
#define ADC_SQR1_SQ3 1257,83092
#define ADC_SQR1_SQ3_0 1258,83191
#define ADC_SQR1_SQ3_1 1259,83265
#define ADC_SQR1_SQ3_2 1260,83339
#define ADC_SQR1_SQ3_3 1261,83413
#define ADC_SQR1_SQ3_4 1262,83487
#define ADC_SQR1_SQ4 1264,83563
#define ADC_SQR1_SQ4_0 1265,83662
#define ADC_SQR1_SQ4_1 1266,83736
#define ADC_SQR1_SQ4_2 1267,83810
#define ADC_SQR1_SQ4_3 1268,83884
#define ADC_SQR1_SQ4_4 1269,83958
#define ADC_SQR2_SQ5 1272,84118
#define ADC_SQR2_SQ5_0 1273,84217
#define ADC_SQR2_SQ5_1 1274,84291
#define ADC_SQR2_SQ5_2 1275,84365
#define ADC_SQR2_SQ5_3 1276,84439
#define ADC_SQR2_SQ5_4 1277,84513
#define ADC_SQR2_SQ6 1279,84589
#define ADC_SQR2_SQ6_0 1280,84688
#define ADC_SQR2_SQ6_1 1281,84762
#define ADC_SQR2_SQ6_2 1282,84836
#define ADC_SQR2_SQ6_3 1283,84910
#define ADC_SQR2_SQ6_4 1284,84984
#define ADC_SQR2_SQ7 1286,85060
#define ADC_SQR2_SQ7_0 1287,85159
#define ADC_SQR2_SQ7_1 1288,85233
#define ADC_SQR2_SQ7_2 1289,85307
#define ADC_SQR2_SQ7_3 1290,85381
#define ADC_SQR2_SQ7_4 1291,85455
#define ADC_SQR2_SQ8 1293,85531
#define ADC_SQR2_SQ8_0 1294,85630
#define ADC_SQR2_SQ8_1 1295,85704
#define ADC_SQR2_SQ8_2 1296,85778
#define ADC_SQR2_SQ8_3 1297,85852
#define ADC_SQR2_SQ8_4 1298,85926
#define ADC_SQR2_SQ9 1300,86002
#define ADC_SQR2_SQ9_0 1301,86101
#define ADC_SQR2_SQ9_1 1302,86175
#define ADC_SQR2_SQ9_2 1303,86249
#define ADC_SQR2_SQ9_3 1304,86323
#define ADC_SQR2_SQ9_4 1305,86397
#define ADC_SQR3_SQ10 1308,86557
#define ADC_SQR3_SQ10_0 1309,86657
#define ADC_SQR3_SQ10_1 1310,86732
#define ADC_SQR3_SQ10_2 1311,86807
#define ADC_SQR3_SQ10_3 1312,86882
#define ADC_SQR3_SQ10_4 1313,86957
#define ADC_SQR3_SQ11 1315,87034
#define ADC_SQR3_SQ11_0 1316,87134
#define ADC_SQR3_SQ11_1 1317,87209
#define ADC_SQR3_SQ11_2 1318,87284
#define ADC_SQR3_SQ11_3 1319,87359
#define ADC_SQR3_SQ11_4 1320,87434
#define ADC_SQR3_SQ12 1322,87511
#define ADC_SQR3_SQ12_0 1323,87611
#define ADC_SQR3_SQ12_1 1324,87686
#define ADC_SQR3_SQ12_2 1325,87761
#define ADC_SQR3_SQ12_3 1326,87836
#define ADC_SQR3_SQ12_4 1327,87911
#define ADC_SQR3_SQ13 1329,87988
#define ADC_SQR3_SQ13_0 1330,88088
#define ADC_SQR3_SQ13_1 1331,88163
#define ADC_SQR3_SQ13_2 1332,88238
#define ADC_SQR3_SQ13_3 1333,88313
#define ADC_SQR3_SQ13_4 1334,88388
#define ADC_SQR3_SQ14 1336,88465
#define ADC_SQR3_SQ14_0 1337,88565
#define ADC_SQR3_SQ14_1 1338,88640
#define ADC_SQR3_SQ14_2 1339,88715
#define ADC_SQR3_SQ14_3 1340,88790
#define ADC_SQR3_SQ14_4 1341,88865
#define ADC_SQR4_SQ15 1344,89026
#define ADC_SQR4_SQ15_0 1345,89126
#define ADC_SQR4_SQ15_1 1346,89201
#define ADC_SQR4_SQ15_2 1347,89276
#define ADC_SQR4_SQ15_3 1348,89351
#define ADC_SQR4_SQ15_4 1349,89426
#define ADC_SQR4_SQ16 1351,89504
#define ADC_SQR4_SQ16_0 1352,89604
#define ADC_SQR4_SQ16_1 1353,89679
#define ADC_SQR4_SQ16_2 1354,89754
#define ADC_SQR4_SQ16_3 1355,89829
#define ADC_SQR4_SQ16_4 1356,89904
#define ADC_DR_RDATA 1358,90061
#define ADC_DR_RDATA_0 1359,90148
#define ADC_DR_RDATA_1 1360,90224
#define ADC_DR_RDATA_2 1361,90300
#define ADC_DR_RDATA_3 1362,90376
#define ADC_DR_RDATA_4 1363,90452
#define ADC_DR_RDATA_5 1364,90528
#define ADC_DR_RDATA_6 1365,90604
#define ADC_DR_RDATA_7 1366,90680
#define ADC_DR_RDATA_8 1367,90756
#define ADC_DR_RDATA_9 1368,90832
#define ADC_DR_RDATA_10 1369,90908
#define ADC_DR_RDATA_11 1370,90985
#define ADC_DR_RDATA_12 1371,91062
#define ADC_DR_RDATA_13 1372,91139
#define ADC_DR_RDATA_14 1373,91216
#define ADC_DR_RDATA_15 1374,91293
#define ADC_JSQR_JL 1377,91456
#define ADC_JSQR_JL_0 1378,91553
#define ADC_JSQR_JL_1 1379,91626
#define ADC_JSQR_JEXTSEL 1381,91701
#define ADC_JSQR_JEXTSEL_0 1382,91811
#define ADC_JSQR_JEXTSEL_1 1383,91889
#define ADC_JSQR_JEXTSEL_2 1384,91967
#define ADC_JSQR_JEXTSEL_3 1385,92045
#define ADC_JSQR_JEXTEN 1387,92125
#define ADC_JSQR_JEXTEN_0 1388,92258
#define ADC_JSQR_JEXTEN_1 1389,92335
#define ADC_JSQR_JSQ1 1391,92414
#define ADC_JSQR_JSQ1_0 1392,92514
#define ADC_JSQR_JSQ1_1 1393,92589
#define ADC_JSQR_JSQ1_2 1394,92664
#define ADC_JSQR_JSQ1_3 1395,92739
#define ADC_JSQR_JSQ1_4 1396,92814
#define ADC_JSQR_JSQ2 1398,92891
#define ADC_JSQR_JSQ2_0 1399,92991
#define ADC_JSQR_JSQ2_1 1400,93066
#define ADC_JSQR_JSQ2_2 1401,93141
#define ADC_JSQR_JSQ2_3 1402,93216
#define ADC_JSQR_JSQ2_4 1403,93291
#define ADC_JSQR_JSQ3 1405,93368
#define ADC_JSQR_JSQ3_0 1406,93468
#define ADC_JSQR_JSQ3_1 1407,93543
#define ADC_JSQR_JSQ3_2 1408,93618
#define ADC_JSQR_JSQ3_3 1409,93693
#define ADC_JSQR_JSQ3_4 1410,93768
#define ADC_JSQR_JSQ4 1412,93845
#define ADC_JSQR_JSQ4_0 1413,93945
#define ADC_JSQR_JSQ4_1 1414,94020
#define ADC_JSQR_JSQ4_2 1415,94095
#define ADC_JSQR_JSQ4_3 1416,94170
#define ADC_JSQR_JSQ4_4 1417,94245
#define ADC_OFR1_OFFSET1 1420,94406
#define ADC_OFR1_OFFSET1_0 1421,94533
#define ADC_OFR1_OFFSET1_1 1422,94611
#define ADC_OFR1_OFFSET1_2 1423,94689
#define ADC_OFR1_OFFSET1_3 1424,94767
#define ADC_OFR1_OFFSET1_4 1425,94845
#define ADC_OFR1_OFFSET1_5 1426,94923
#define ADC_OFR1_OFFSET1_6 1427,95001
#define ADC_OFR1_OFFSET1_7 1428,95079
#define ADC_OFR1_OFFSET1_8 1429,95157
#define ADC_OFR1_OFFSET1_9 1430,95235
#define ADC_OFR1_OFFSET1_10 1431,95313
#define ADC_OFR1_OFFSET1_11 1432,95392
#define ADC_OFR1_OFFSET1_CH 1434,95473
#define ADC_OFR1_OFFSET1_CH_0 1435,95581
#define ADC_OFR1_OFFSET1_CH_1 1436,95665
#define ADC_OFR1_OFFSET1_CH_2 1437,95749
#define ADC_OFR1_OFFSET1_CH_3 1438,95833
#define ADC_OFR1_OFFSET1_CH_4 1439,95917
#define ADC_OFR1_OFFSET1_EN 1441,96003
#define ADC_OFR2_OFFSET2 1444,96169
#define ADC_OFR2_OFFSET2_0 1445,96296
#define ADC_OFR2_OFFSET2_1 1446,96374
#define ADC_OFR2_OFFSET2_2 1447,96452
#define ADC_OFR2_OFFSET2_3 1448,96530
#define ADC_OFR2_OFFSET2_4 1449,96608
#define ADC_OFR2_OFFSET2_5 1450,96686
#define ADC_OFR2_OFFSET2_6 1451,96764
#define ADC_OFR2_OFFSET2_7 1452,96842
#define ADC_OFR2_OFFSET2_8 1453,96920
#define ADC_OFR2_OFFSET2_9 1454,96998
#define ADC_OFR2_OFFSET2_10 1455,97076
#define ADC_OFR2_OFFSET2_11 1456,97155
#define ADC_OFR2_OFFSET2_CH 1458,97236
#define ADC_OFR2_OFFSET2_CH_0 1459,97344
#define ADC_OFR2_OFFSET2_CH_1 1460,97428
#define ADC_OFR2_OFFSET2_CH_2 1461,97512
#define ADC_OFR2_OFFSET2_CH_3 1462,97596
#define ADC_OFR2_OFFSET2_CH_4 1463,97680
#define ADC_OFR2_OFFSET2_EN 1465,97766
#define ADC_OFR3_OFFSET3 1468,97932
#define ADC_OFR3_OFFSET3_0 1469,98059
#define ADC_OFR3_OFFSET3_1 1470,98137
#define ADC_OFR3_OFFSET3_2 1471,98215
#define ADC_OFR3_OFFSET3_3 1472,98293
#define ADC_OFR3_OFFSET3_4 1473,98371
#define ADC_OFR3_OFFSET3_5 1474,98449
#define ADC_OFR3_OFFSET3_6 1475,98527
#define ADC_OFR3_OFFSET3_7 1476,98605
#define ADC_OFR3_OFFSET3_8 1477,98683
#define ADC_OFR3_OFFSET3_9 1478,98761
#define ADC_OFR3_OFFSET3_10 1479,98839
#define ADC_OFR3_OFFSET3_11 1480,98918
#define ADC_OFR3_OFFSET3_CH 1482,98999
#define ADC_OFR3_OFFSET3_CH_0 1483,99107
#define ADC_OFR3_OFFSET3_CH_1 1484,99191
#define ADC_OFR3_OFFSET3_CH_2 1485,99275
#define ADC_OFR3_OFFSET3_CH_3 1486,99359
#define ADC_OFR3_OFFSET3_CH_4 1487,99443
#define ADC_OFR3_OFFSET3_EN 1489,99529
#define ADC_OFR4_OFFSET4 1492,99695
#define ADC_OFR4_OFFSET4_0 1493,99822
#define ADC_OFR4_OFFSET4_1 1494,99900
#define ADC_OFR4_OFFSET4_2 1495,99978
#define ADC_OFR4_OFFSET4_3 1496,100056
#define ADC_OFR4_OFFSET4_4 1497,100134
#define ADC_OFR4_OFFSET4_5 1498,100212
#define ADC_OFR4_OFFSET4_6 1499,100290
#define ADC_OFR4_OFFSET4_7 1500,100368
#define ADC_OFR4_OFFSET4_8 1501,100446
#define ADC_OFR4_OFFSET4_9 1502,100524
#define ADC_OFR4_OFFSET4_10 1503,100602
#define ADC_OFR4_OFFSET4_11 1504,100681
#define ADC_OFR4_OFFSET4_CH 1506,100762
#define ADC_OFR4_OFFSET4_CH_0 1507,100870
#define ADC_OFR4_OFFSET4_CH_1 1508,100954
#define ADC_OFR4_OFFSET4_CH_2 1509,101038
#define ADC_OFR4_OFFSET4_CH_3 1510,101122
#define ADC_OFR4_OFFSET4_CH_4 1511,101206
#define ADC_OFR4_OFFSET4_EN 1513,101292
#define ADC_JDR1_JDATA 1516,101458
#define ADC_JDR1_JDATA_0 1517,101536
#define ADC_JDR1_JDATA_1 1518,101612
#define ADC_JDR1_JDATA_2 1519,101688
#define ADC_JDR1_JDATA_3 1520,101764
#define ADC_JDR1_JDATA_4 1521,101840
#define ADC_JDR1_JDATA_5 1522,101916
#define ADC_JDR1_JDATA_6 1523,101992
#define ADC_JDR1_JDATA_7 1524,102068
#define ADC_JDR1_JDATA_8 1525,102144
#define ADC_JDR1_JDATA_9 1526,102220
#define ADC_JDR1_JDATA_10 1527,102296
#define ADC_JDR1_JDATA_11 1528,102373
#define ADC_JDR1_JDATA_12 1529,102450
#define ADC_JDR1_JDATA_13 1530,102527
#define ADC_JDR1_JDATA_14 1531,102604
#define ADC_JDR1_JDATA_15 1532,102681
#define ADC_JDR2_JDATA 1535,102844
#define ADC_JDR2_JDATA_0 1536,102922
#define ADC_JDR2_JDATA_1 1537,102998
#define ADC_JDR2_JDATA_2 1538,103074
#define ADC_JDR2_JDATA_3 1539,103150
#define ADC_JDR2_JDATA_4 1540,103226
#define ADC_JDR2_JDATA_5 1541,103302
#define ADC_JDR2_JDATA_6 1542,103378
#define ADC_JDR2_JDATA_7 1543,103454
#define ADC_JDR2_JDATA_8 1544,103530
#define ADC_JDR2_JDATA_9 1545,103606
#define ADC_JDR2_JDATA_10 1546,103682
#define ADC_JDR2_JDATA_11 1547,103759
#define ADC_JDR2_JDATA_12 1548,103836
#define ADC_JDR2_JDATA_13 1549,103913
#define ADC_JDR2_JDATA_14 1550,103990
#define ADC_JDR2_JDATA_15 1551,104067
#define ADC_JDR3_JDATA 1554,104230
#define ADC_JDR3_JDATA_0 1555,104308
#define ADC_JDR3_JDATA_1 1556,104384
#define ADC_JDR3_JDATA_2 1557,104460
#define ADC_JDR3_JDATA_3 1558,104536
#define ADC_JDR3_JDATA_4 1559,104612
#define ADC_JDR3_JDATA_5 1560,104688
#define ADC_JDR3_JDATA_6 1561,104764
#define ADC_JDR3_JDATA_7 1562,104840
#define ADC_JDR3_JDATA_8 1563,104916
#define ADC_JDR3_JDATA_9 1564,104992
#define ADC_JDR3_JDATA_10 1565,105068
#define ADC_JDR3_JDATA_11 1566,105145
#define ADC_JDR3_JDATA_12 1567,105222
#define ADC_JDR3_JDATA_13 1568,105299
#define ADC_JDR3_JDATA_14 1569,105376
#define ADC_JDR3_JDATA_15 1570,105453
#define ADC_JDR4_JDATA 1573,105616
#define ADC_JDR4_JDATA_0 1574,105694
#define ADC_JDR4_JDATA_1 1575,105770
#define ADC_JDR4_JDATA_2 1576,105846
#define ADC_JDR4_JDATA_3 1577,105922
#define ADC_JDR4_JDATA_4 1578,105998
#define ADC_JDR4_JDATA_5 1579,106074
#define ADC_JDR4_JDATA_6 1580,106150
#define ADC_JDR4_JDATA_7 1581,106226
#define ADC_JDR4_JDATA_8 1582,106302
#define ADC_JDR4_JDATA_9 1583,106378
#define ADC_JDR4_JDATA_10 1584,106454
#define ADC_JDR4_JDATA_11 1585,106531
#define ADC_JDR4_JDATA_12 1586,106608
#define ADC_JDR4_JDATA_13 1587,106685
#define ADC_JDR4_JDATA_14 1588,106762
#define ADC_JDR4_JDATA_15 1589,106839
#define ADC_AWD2CR_AWD2CH 1592,107004
#define ADC_AWD2CR_AWD2CH_0 1593,107105
#define ADC_AWD2CR_AWD2CH_1 1594,107183
#define ADC_AWD2CR_AWD2CH_2 1595,107261
#define ADC_AWD2CR_AWD2CH_3 1596,107339
#define ADC_AWD2CR_AWD2CH_4 1597,107417
#define ADC_AWD2CR_AWD2CH_5 1598,107495
#define ADC_AWD2CR_AWD2CH_6 1599,107573
#define ADC_AWD2CR_AWD2CH_7 1600,107651
#define ADC_AWD2CR_AWD2CH_8 1601,107729
#define ADC_AWD2CR_AWD2CH_9 1602,107807
#define ADC_AWD2CR_AWD2CH_10 1603,107885
#define ADC_AWD2CR_AWD2CH_11 1604,107964
#define ADC_AWD2CR_AWD2CH_12 1605,108043
#define ADC_AWD2CR_AWD2CH_13 1606,108122
#define ADC_AWD2CR_AWD2CH_14 1607,108201
#define ADC_AWD2CR_AWD2CH_15 1608,108280
#define ADC_AWD2CR_AWD2CH_16 1609,108359
#define ADC_AWD2CR_AWD2CH_17 1610,108438
#define ADC_AWD3CR_AWD3CH 1613,108605
#define ADC_AWD3CR_AWD3CH_0 1614,108706
#define ADC_AWD3CR_AWD3CH_1 1615,108784
#define ADC_AWD3CR_AWD3CH_2 1616,108862
#define ADC_AWD3CR_AWD3CH_3 1617,108940
#define ADC_AWD3CR_AWD3CH_4 1618,109018
#define ADC_AWD3CR_AWD3CH_5 1619,109096
#define ADC_AWD3CR_AWD3CH_6 1620,109174
#define ADC_AWD3CR_AWD3CH_7 1621,109252
#define ADC_AWD3CR_AWD3CH_8 1622,109330
#define ADC_AWD3CR_AWD3CH_9 1623,109408
#define ADC_AWD3CR_AWD3CH_10 1624,109486
#define ADC_AWD3CR_AWD3CH_11 1625,109565
#define ADC_AWD3CR_AWD3CH_12 1626,109644
#define ADC_AWD3CR_AWD3CH_13 1627,109723
#define ADC_AWD3CR_AWD3CH_14 1628,109802
#define ADC_AWD3CR_AWD3CH_15 1629,109881
#define ADC_AWD3CR_AWD3CH_16 1630,109960
#define ADC_AWD3CR_AWD3CH_17 1631,110039
#define ADC_DIFSEL_DIFSEL 1634,110206
#define ADC_DIFSEL_DIFSEL_0 1635,110311
#define ADC_DIFSEL_DIFSEL_1 1636,110389
#define ADC_DIFSEL_DIFSEL_2 1637,110467
#define ADC_DIFSEL_DIFSEL_3 1638,110545
#define ADC_DIFSEL_DIFSEL_4 1639,110623
#define ADC_DIFSEL_DIFSEL_5 1640,110701
#define ADC_DIFSEL_DIFSEL_6 1641,110779
#define ADC_DIFSEL_DIFSEL_7 1642,110857
#define ADC_DIFSEL_DIFSEL_8 1643,110935
#define ADC_DIFSEL_DIFSEL_9 1644,111013
#define ADC_DIFSEL_DIFSEL_10 1645,111091
#define ADC_DIFSEL_DIFSEL_11 1646,111170
#define ADC_DIFSEL_DIFSEL_12 1647,111249
#define ADC_DIFSEL_DIFSEL_13 1648,111328
#define ADC_DIFSEL_DIFSEL_14 1649,111407
#define ADC_DIFSEL_DIFSEL_15 1650,111486
#define ADC_DIFSEL_DIFSEL_16 1651,111565
#define ADC_DIFSEL_DIFSEL_17 1652,111644
#define ADC_CALFACT_CALFACT_S 1655,111812
#define ADC_CALFACT_CALFACT_S_0 1656,111921
#define ADC_CALFACT_CALFACT_S_1 1657,112005
#define ADC_CALFACT_CALFACT_S_2 1658,112089
#define ADC_CALFACT_CALFACT_S_3 1659,112173
#define ADC_CALFACT_CALFACT_S_4 1660,112257
#define ADC_CALFACT_CALFACT_S_5 1661,112341
#define ADC_CALFACT_CALFACT_S_6 1662,112425
#define ADC_CALFACT_CALFACT_D 1663,112509
#define ADC_CALFACT_CALFACT_D_0 1664,112618
#define ADC_CALFACT_CALFACT_D_1 1665,112702
#define ADC_CALFACT_CALFACT_D_2 1666,112786
#define ADC_CALFACT_CALFACT_D_3 1667,112870
#define ADC_CALFACT_CALFACT_D_4 1668,112954
#define ADC_CALFACT_CALFACT_D_5 1669,113038
#define ADC_CALFACT_CALFACT_D_6 1670,113122
#define ADC12_CSR_ADRDY_MST 1674,113375
#define ADC12_CSR_ADRDY_EOSMP_MST 1675,113460
#define ADC12_CSR_ADRDY_EOC_MST 1676,113573
#define ADC12_CSR_ADRDY_EOS_MST 1677,113685
#define ADC12_CSR_ADRDY_OVR_MST 1678,113800
#define ADC12_CSR_ADRDY_JEOC_MST 1679,113899
#define ADC12_CSR_ADRDY_JEOS_MST 1680,114012
#define ADC12_CSR_AWD1_MST 1681,114128
#define ADC12_CSR_AWD2_MST 1682,114237
#define ADC12_CSR_AWD3_MST 1683,114346
#define ADC12_CSR_JQOVF_MST 1684,114455
#define ADC12_CSR_ADRDY_SLV 1685,114578
#define ADC12_CSR_ADRDY_EOSMP_SLV 1686,114662
#define ADC12_CSR_ADRDY_EOC_SLV 1687,114774
#define ADC12_CSR_ADRDY_EOS_SLV 1688,114885
#define ADC12_CSR_ADRDY_OVR_SLV 1689,114999
#define ADC12_CSR_ADRDY_JEOC_SLV 1690,115097
#define ADC12_CSR_ADRDY_JEOS_SLV 1691,115209
#define ADC12_CSR_AWD1_SLV 1692,115324
#define ADC12_CSR_AWD2_SLV 1693,115432
#define ADC12_CSR_AWD3_SLV 1694,115540
#define ADC12_CSR_JQOVF_SLV 1695,115648
#define ADC34_CSR_ADRDY_MST 1698,115857
#define ADC34_CSR_ADRDY_EOSMP_MST 1699,115942
#define ADC34_CSR_ADRDY_EOC_MST 1700,116055
#define ADC34_CSR_ADRDY_EOS_MST 1701,116167
#define ADC34_CSR_ADRDY_OVR_MST 1702,116282
#define ADC34_CSR_ADRDY_JEOC_MST 1703,116381
#define ADC34_CSR_ADRDY_JEOS_MST 1704,116494
#define ADC34_CSR_AWD1_MST 1705,116610
#define ADC34_CSR_AWD2_MST 1706,116719
#define ADC34_CSR_AWD3_MST 1707,116828
#define ADC34_CSR_JQOVF_MST 1708,116937
#define ADC34_CSR_ADRDY_SLV 1709,117060
#define ADC34_CSR_ADRDY_EOSMP_SLV 1710,117144
#define ADC34_CSR_ADRDY_EOC_SLV 1711,117256
#define ADC34_CSR_ADRDY_EOS_SLV 1712,117367
#define ADC12_CSR_ADRDY_OVR_SLV 1713,117481
#define ADC34_CSR_ADRDY_JEOC_SLV 1714,117579
#define ADC34_CSR_ADRDY_JEOS_SLV 1715,117691
#define ADC34_CSR_AWD1_SLV 1716,117806
#define ADC34_CSR_AWD2_SLV 1717,117914
#define ADC34_CSR_AWD3_SLV 1718,118022
#define ADC34_CSR_JQOVF_SLV 1719,118130
#define ADC12_CCR_MULTI 1722,118337
#define ADC12_CCR_MULTI_0 1723,118430
#define ADC12_CCR_MULTI_1 1724,118510
#define ADC12_CCR_MULTI_2 1725,118590
#define ADC12_CCR_MULTI_3 1726,118670
#define ADC12_CCR_MULTI_4 1727,118750
#define ADC12_CCR_DELAY 1728,118830
#define ADC12_CCR_DELAY_0 1729,118930
#define ADC12_CCR_DELAY_1 1730,119010
#define ADC12_CCR_DELAY_2 1731,119090
#define ADC12_CCR_DELAY_3 1732,119170
#define ADC12_CCR_DMACFG 1733,119250
#define ADC12_CCR_MDMA 1734,119355
#define ADC12_CCR_MDMA_0 1735,119451
#define ADC12_CCR_MDMA_1 1736,119530
#define ADC12_CCR_CKMODE 1737,119609
#define ADC12_CCR_CKMODE_0 1738,119692
#define ADC12_CCR_CKMODE_1 1739,119773
#define ADC12_CCR_VREFEN 1740,119854
#define ADC12_CCR_TSEN 1741,119937
#define ADC12_CCR_VBATEN 1742,120031
#define ADC34_CCR_MULTI 1745,120196
#define ADC34_CCR_MULTI_0 1746,120289
#define ADC34_CCR_MULTI_1 1747,120369
#define ADC34_CCR_MULTI_2 1748,120449
#define ADC34_CCR_MULTI_3 1749,120529
#define ADC34_CCR_MULTI_4 1750,120609
#define ADC34_CCR_DELAY 1752,120691
#define ADC34_CCR_DELAY_0 1753,120791
#define ADC34_CCR_DELAY_1 1754,120871
#define ADC34_CCR_DELAY_2 1755,120951
#define ADC34_CCR_DELAY_3 1756,121031
#define ADC34_CCR_DMACFG 1758,121113
#define ADC34_CCR_MDMA 1759,121218
#define ADC34_CCR_MDMA_0 1760,121314
#define ADC34_CCR_MDMA_1 1761,121393
#define ADC34_CCR_CKMODE 1763,121474
#define ADC34_CCR_CKMODE_0 1764,121557
#define ADC34_CCR_CKMODE_1 1765,121638
#define ADC34_CCR_VREFEN 1767,121721
#define ADC34_CCR_TSEN 1768,121804
#define ADC34_CCR_VBATEN 1769,121898
#define ADC12_CDR_RDATA_MST 1772,122063
#define ADC12_CDR_RDATA_MST_0 1773,122162
#define ADC12_CDR_RDATA_MST_1 1774,122246
#define ADC12_CDR_RDATA_MST_2 1775,122330
#define ADC12_CDR_RDATA_MST_3 1776,122414
#define ADC12_CDR_RDATA_MST_4 1777,122498
#define ADC12_CDR_RDATA_MST_5 1778,122582
#define ADC12_CDR_RDATA_MST_6 1779,122666
#define ADC12_CDR_RDATA_MST_7 1780,122750
#define ADC12_CDR_RDATA_MST_8 1781,122834
#define ADC12_CDR_RDATA_MST_9 1782,122918
#define ADC12_CDR_RDATA_MST_10 1783,123002
#define ADC12_CDR_RDATA_MST_11 1784,123087
#define ADC12_CDR_RDATA_MST_12 1785,123172
#define ADC12_CDR_RDATA_MST_13 1786,123257
#define ADC12_CDR_RDATA_MST_14 1787,123342
#define ADC12_CDR_RDATA_MST_15 1788,123427
#define ADC12_CDR_RDATA_SLV 1790,123514
#define ADC12_CDR_RDATA_SLV_0 1791,123613
#define ADC12_CDR_RDATA_SLV_1 1792,123697
#define ADC12_CDR_RDATA_SLV_2 1793,123781
#define ADC12_CDR_RDATA_SLV_3 1794,123865
#define ADC12_CDR_RDATA_SLV_4 1795,123949
#define ADC12_CDR_RDATA_SLV_5 1796,124033
#define ADC12_CDR_RDATA_SLV_6 1797,124117
#define ADC12_CDR_RDATA_SLV_7 1798,124201
#define ADC12_CDR_RDATA_SLV_8 1799,124285
#define ADC12_CDR_RDATA_SLV_9 1800,124369
#define ADC12_CDR_RDATA_SLV_10 1801,124453
#define ADC12_CDR_RDATA_SLV_11 1802,124538
#define ADC12_CDR_RDATA_SLV_12 1803,124623
#define ADC12_CDR_RDATA_SLV_13 1804,124708
#define ADC12_CDR_RDATA_SLV_14 1805,124793
#define ADC12_CDR_RDATA_SLV_15 1806,124878
#define ADC34_CDR_RDATA_MST 1809,125048
#define ADC34_CDR_RDATA_MST_0 1810,125147
#define ADC34_CDR_RDATA_MST_1 1811,125231
#define ADC34_CDR_RDATA_MST_2 1812,125315
#define ADC34_CDR_RDATA_MST_3 1813,125399
#define ADC34_CDR_RDATA_MST_4 1814,125483
#define ADC34_CDR_RDATA_MST_5 1815,125567
#define ADC34_CDR_RDATA_MST_6 1816,125651
#define ADC34_CDR_RDATA_MST_7 1817,125735
#define ADC34_CDR_RDATA_MST_8 1818,125819
#define ADC34_CDR_RDATA_MST_9 1819,125903
#define ADC34_CDR_RDATA_MST_10 1820,125987
#define ADC34_CDR_RDATA_MST_11 1821,126072
#define ADC34_CDR_RDATA_MST_12 1822,126157
#define ADC34_CDR_RDATA_MST_13 1823,126242
#define ADC34_CDR_RDATA_MST_14 1824,126327
#define ADC34_CDR_RDATA_MST_15 1825,126412
#define ADC34_CDR_RDATA_SLV 1827,126499
#define ADC34_CDR_RDATA_SLV_0 1828,126598
#define ADC34_CDR_RDATA_SLV_1 1829,126682
#define ADC34_CDR_RDATA_SLV_2 1830,126766
#define ADC34_CDR_RDATA_SLV_3 1831,126850
#define ADC34_CDR_RDATA_SLV_4 1832,126934
#define ADC34_CDR_RDATA_SLV_5 1833,127018
#define ADC34_CDR_RDATA_SLV_6 1834,127102
#define ADC34_CDR_RDATA_SLV_7 1835,127186
#define ADC34_CDR_RDATA_SLV_8 1836,127270
#define ADC34_CDR_RDATA_SLV_9 1837,127354
#define ADC34_CDR_RDATA_SLV_10 1838,127438
#define ADC34_CDR_RDATA_SLV_11 1839,127523
#define ADC34_CDR_RDATA_SLV_12 1840,127608
#define ADC34_CDR_RDATA_SLV_13 1841,127693
#define ADC34_CDR_RDATA_SLV_14 1842,127778
#define ADC34_CDR_RDATA_SLV_15 1843,127863
#define COMP1_CSR_COMP1EN 1852,128444
#define COMP1_CSR_COMP1SW1 1853,128529
#define COMP1_CSR_COMP1INSEL 1854,128626
#define COMP1_CSR_COMP1INSEL_0 1855,128727
#define COMP1_CSR_COMP1INSEL_1 1856,128834
#define COMP1_CSR_COMP1INSEL_2 1857,128941
#define COMP1_CSR_COMP1OUTSEL 1858,129048
#define COMP1_CSR_COMP1OUTSEL_0 1859,129140
#define COMP1_CSR_COMP1OUTSEL_1 1860,129238
#define COMP1_CSR_COMP1OUTSEL_2 1861,129336
#define COMP1_CSR_COMP1OUTSEL_3 1862,129434
#define COMP1_CSR_COMP1POL 1863,129532
#define COMP1_CSR_COMP1BLANKING 1864,129626
#define COMP1_CSR_COMP1BLANKING_0 1865,129713
#define COMP1_CSR_COMP1BLANKING_1 1866,129806
#define COMP1_CSR_COMP1BLANKING_2 1867,129899
#define COMP1_CSR_COMP1OUT 1868,129992
#define COMP1_CSR_COMP1LOCK 1869,130083
#define COMP2_CSR_COMP2EN 1872,130250
#define COMP2_CSR_COMP2INSEL 1873,130335
#define COMP2_CSR_COMP2INSEL_0 1874,130436
#define COMP2_CSR_COMP2INSEL_1 1875,130543
#define COMP2_CSR_COMP2INSEL_2 1876,130650
#define COMP2_CSR_COMP2INSEL_3 1877,130757
#define COMP2_CSR_COMP2OUTSEL 1878,130864
#define COMP2_CSR_COMP2OUTSEL_0 1879,130956
#define COMP2_CSR_COMP2OUTSEL_1 1880,131054
#define COMP2_CSR_COMP2OUTSEL_2 1881,131152
#define COMP2_CSR_COMP2OUTSEL_3 1882,131250
#define COMP2_CSR_COMP2POL 1883,131348
#define COMP2_CSR_COMP2BLANKING 1884,131442
#define COMP2_CSR_COMP2BLANKING_0 1885,131529
#define COMP2_CSR_COMP2BLANKING_1 1886,131622
#define COMP2_CSR_COMP2BLANKING_2 1887,131715
#define COMP2_CSR_COMP2OUT 1888,131808
#define COMP2_CSR_COMP2LOCK 1889,131899
#define COMP3_CSR_COMP3EN 1892,132066
#define COMP3_CSR_COMP3INSEL 1893,132151
#define COMP3_CSR_COMP3INSEL_0 1894,132252
#define COMP3_CSR_COMP3INSEL_1 1895,132359
#define COMP3_CSR_COMP3INSEL_2 1896,132466
#define COMP3_CSR_COMP3OUTSEL 1897,132573
#define COMP3_CSR_COMP3OUTSEL_0 1898,132665
#define COMP3_CSR_COMP3OUTSEL_1 1899,132763
#define COMP3_CSR_COMP3OUTSEL_2 1900,132861
#define COMP3_CSR_COMP3OUTSEL_3 1901,132959
#define COMP3_CSR_COMP3POL 1902,133057
#define COMP3_CSR_COMP3BLANKING 1903,133151
#define COMP3_CSR_COMP3BLANKING_0 1904,133238
#define COMP3_CSR_COMP3BLANKING_1 1905,133331
#define COMP3_CSR_COMP3BLANKING_2 1906,133424
#define COMP3_CSR_COMP3OUT 1907,133517
#define COMP3_CSR_COMP3LOCK 1908,133608
#define COMP4_CSR_COMP4EN 1911,133775
#define COMP4_CSR_COMP4INSEL 1912,133860
#define COMP4_CSR_COMP4INSEL_0 1913,133961
#define COMP4_CSR_COMP4INSEL_1 1914,134068
#define COMP4_CSR_COMP4INSEL_2 1915,134175
#define COMP4_CSR_COMP4INSEL_3 1916,134282
#define COMP4_CSR_COMP4OUTSEL 1917,134389
#define COMP4_CSR_COMP4OUTSEL_0 1918,134481
#define COMP4_CSR_COMP4OUTSEL_1 1919,134579
#define COMP4_CSR_COMP4OUTSEL_2 1920,134677
#define COMP4_CSR_COMP4OUTSEL_3 1921,134775
#define COMP4_CSR_COMP4POL 1922,134873
#define COMP4_CSR_COMP4BLANKING 1923,134967
#define COMP4_CSR_COMP4BLANKING_0 1924,135054
#define COMP4_CSR_COMP4BLANKING_1 1925,135147
#define COMP4_CSR_COMP4BLANKING_2 1926,135240
#define COMP4_CSR_COMP4OUT 1927,135333
#define COMP4_CSR_COMP4LOCK 1928,135424
#define COMP5_CSR_COMP5EN 1931,135591
#define COMP5_CSR_COMP5INSEL 1932,135676
#define COMP5_CSR_COMP5INSEL_0 1933,135777
#define COMP5_CSR_COMP5INSEL_1 1934,135884
#define COMP5_CSR_COMP5INSEL_2 1935,135991
#define COMP5_CSR_COMP5OUTSEL 1936,136098
#define COMP5_CSR_COMP5OUTSEL_0 1937,136190
#define COMP5_CSR_COMP5OUTSEL_1 1938,136288
#define COMP5_CSR_COMP5OUTSEL_2 1939,136386
#define COMP5_CSR_COMP5OUTSEL_3 1940,136484
#define COMP5_CSR_COMP5POL 1941,136582
#define COMP5_CSR_COMP5BLANKING 1942,136676
#define COMP5_CSR_COMP5BLANKING_0 1943,136763
#define COMP5_CSR_COMP5BLANKING_1 1944,136856
#define COMP5_CSR_COMP5BLANKING_2 1945,136949
#define COMP5_CSR_COMP5OUT 1946,137042
#define COMP5_CSR_COMP5LOCK 1947,137133
#define COMP6_CSR_COMP6EN 1950,137300
#define COMP6_CSR_COMP6INSEL 1951,137385
#define COMP6_CSR_COMP6INSEL_0 1952,137486
#define COMP6_CSR_COMP6INSEL_1 1953,137593
#define COMP6_CSR_COMP6INSEL_2 1954,137700
#define COMP6_CSR_COMP6INSEL_3 1955,137807
#define COMP6_CSR_COMP6OUTSEL 1956,137914
#define COMP6_CSR_COMP6OUTSEL_0 1957,138006
#define COMP6_CSR_COMP6OUTSEL_1 1958,138104
#define COMP6_CSR_COMP6OUTSEL_2 1959,138202
#define COMP6_CSR_COMP6OUTSEL_3 1960,138300
#define COMP6_CSR_COMP6POL 1961,138398
#define COMP6_CSR_COMP6BLANKING 1962,138492
#define COMP6_CSR_COMP6BLANKING_0 1963,138579
#define COMP6_CSR_COMP6BLANKING_1 1964,138672
#define COMP6_CSR_COMP6BLANKING_2 1965,138765
#define COMP6_CSR_COMP6OUT 1966,138858
#define COMP6_CSR_COMP6LOCK 1967,138949
#define COMP7_CSR_COMP7EN 1970,139116
#define COMP7_CSR_COMP7INSEL 1971,139201
#define COMP7_CSR_COMP7INSEL_0 1972,139302
#define COMP7_CSR_COMP7INSEL_1 1973,139409
#define COMP7_CSR_COMP7INSEL_2 1974,139516
#define COMP7_CSR_COMP7OUTSEL 1975,139623
#define COMP7_CSR_COMP7OUTSEL_0 1976,139715
#define COMP7_CSR_COMP7OUTSEL_1 1977,139813
#define COMP7_CSR_COMP7OUTSEL_2 1978,139911
#define COMP7_CSR_COMP7OUTSEL_3 1979,140009
#define COMP7_CSR_COMP7POL 1980,140107
#define COMP7_CSR_COMP7BLANKING 1981,140201
#define COMP7_CSR_COMP7BLANKING_0 1982,140288
#define COMP7_CSR_COMP7BLANKING_1 1983,140381
#define COMP7_CSR_COMP7BLANKING_2 1984,140474
#define COMP7_CSR_COMP7OUT 1985,140567
#define COMP7_CSR_COMP7LOCK 1986,140658
#define COMP_CSR_COMPxEN 1989,140825
#define COMP_CSR_COMPxINSEL 1990,140909
#define COMP_CSR_COMPxINSEL_0 1991,141009
#define COMP_CSR_COMPxINSEL_1 1992,141115
#define COMP_CSR_COMPxINSEL_2 1993,141221
#define COMP_CSR_COMPxINSEL_3 1994,141327
#define COMP_CSR_COMPxWNDWEN 1995,141433
#define COMP_CSR_COMPxOUTSEL 1996,141529
#define COMP_CSR_COMPxOUTSEL_0 1997,141620
#define COMP_CSR_COMPxOUTSEL_1 1998,141717
#define COMP_CSR_COMPxOUTSEL_2 1999,141814
#define COMP_CSR_COMPxOUTSEL_3 2000,141911
#define COMP_CSR_COMPxPOL 2001,142008
#define COMP_CSR_COMPxBLANKING 2002,142101
#define COMP_CSR_COMPxBLANKING_0 2003,142187
#define COMP_CSR_COMPxBLANKING_1 2004,142279
#define COMP_CSR_COMPxBLANKING_2 2005,142371
#define COMP_CSR_COMPxOUT 2006,142463
#define COMP_CSR_COMPxLOCK 2007,142553
#define OPAMP1_CSR_OPAMP1EN 2015,143129
#define OPAMP1_CSR_FORCEVP 2016,143217
#define OPAMP1_CSR_VPSEL 2017,143355
#define OPAMP1_CSR_VPSEL_0 2018,143459
#define OPAMP1_CSR_VPSEL_1 2019,143539
#define OPAMP1_CSR_VMSEL 2020,143619
#define OPAMP1_CSR_VMSEL_0 2021,143719
#define OPAMP1_CSR_VMSEL_1 2022,143799
#define OPAMP1_CSR_TCMEN 2023,143879
#define OPAMP1_CSR_VMSSEL 2024,143986
#define OPAMP1_CSR_VPSSEL 2025,144096
#define OPAMP1_CSR_VPSSEL_0 2026,144210
#define OPAMP1_CSR_VPSSEL_1 2027,144290
#define OPAMP1_CSR_CALON 2028,144370
#define OPAMP1_CSR_CALSEL 2029,144468
#define OPAMP1_CSR_CALSEL_0 2030,144564
#define OPAMP1_CSR_CALSEL_1 2031,144644
#define OPAMP1_CSR_PGGAIN 2032,144724
#define OPAMP1_CSR_PGGAIN_0 2033,144815
#define OPAMP1_CSR_PGGAIN_1 2034,144895
#define OPAMP1_CSR_PGGAIN_2 2035,144975
#define OPAMP1_CSR_PGGAIN_3 2036,145055
#define OPAMP1_CSR_USERTRIM 2037,145135
#define OPAMP1_CSR_TRIMOFFSETP 2038,145230
#define OPAMP1_CSR_TRIMOFFSETN 2039,145333
#define OPAMP1_CSR_TSTREF 2040,145436
#define OPAMP1_CSR_OUTCAL 2041,145566
#define OPAMP1_CSR_LOCK 2042,145664
#define OPAMP2_CSR_OPAMP2EN 2045,145833
#define OPAMP2_CSR_FORCEVP 2046,145921
#define OPAMP2_CSR_VPSEL 2047,146059
#define OPAMP2_CSR_VPSEL_0 2048,146163
#define OPAMP2_CSR_VPSEL_1 2049,146243
#define OPAMP2_CSR_VMSEL 2050,146323
#define OPAMP2_CSR_VMSEL_0 2051,146423
#define OPAMP2_CSR_VMSEL_1 2052,146503
#define OPAMP2_CSR_TCMEN 2053,146583
#define OPAMP2_CSR_VMSSEL 2054,146690
#define OPAMP2_CSR_VPSSEL 2055,146800
#define OPAMP2_CSR_VPSSEL_0 2056,146914
#define OPAMP2_CSR_VPSSEL_1 2057,146994
#define OPAMP2_CSR_CALON 2058,147074
#define OPAMP2_CSR_CALSEL 2059,147172
#define OPAMP2_CSR_CALSEL_0 2060,147268
#define OPAMP2_CSR_CALSEL_1 2061,147348
#define OPAMP2_CSR_PGGAIN 2062,147428
#define OPAMP2_CSR_PGGAIN_0 2063,147519
#define OPAMP2_CSR_PGGAIN_1 2064,147599
#define OPAMP2_CSR_PGGAIN_2 2065,147679
#define OPAMP2_CSR_PGGAIN_3 2066,147759
#define OPAMP2_CSR_USERTRIM 2067,147839
#define OPAMP2_CSR_TRIMOFFSETP 2068,147934
#define OPAMP2_CSR_TRIMOFFSETN 2069,148037
#define OPAMP2_CSR_TSTREF 2070,148140
#define OPAMP2_CSR_OUTCAL 2071,148270
#define OPAMP2_CSR_LOCK 2072,148368
#define OPAMP3_CSR_OPAMP3EN 2075,148537
#define OPAMP3_CSR_FORCEVP 2076,148625
#define OPAMP3_CSR_VPSEL 2077,148763
#define OPAMP3_CSR_VPSEL_0 2078,148867
#define OPAMP3_CSR_VPSEL_1 2079,148947
#define OPAMP3_CSR_VMSEL 2080,149027
#define OPAMP3_CSR_VMSEL_0 2081,149127
#define OPAMP3_CSR_VMSEL_1 2082,149207
#define OPAMP3_CSR_TCMEN 2083,149287
#define OPAMP3_CSR_VMSSEL 2084,149394
#define OPAMP3_CSR_VPSSEL 2085,149504
#define OPAMP3_CSR_VPSSEL_0 2086,149618
#define OPAMP3_CSR_VPSSEL_1 2087,149698
#define OPAMP3_CSR_CALON 2088,149778
#define OPAMP3_CSR_CALSEL 2089,149876
#define OPAMP3_CSR_CALSEL_0 2090,149972
#define OPAMP3_CSR_CALSEL_1 2091,150052
#define OPAMP3_CSR_PGGAIN 2092,150132
#define OPAMP3_CSR_PGGAIN_0 2093,150223
#define OPAMP3_CSR_PGGAIN_1 2094,150303
#define OPAMP3_CSR_PGGAIN_2 2095,150383
#define OPAMP3_CSR_PGGAIN_3 2096,150463
#define OPAMP3_CSR_USERTRIM 2097,150543
#define OPAMP3_CSR_TRIMOFFSETP 2098,150638
#define OPAMP3_CSR_TRIMOFFSETN 2099,150741
#define OPAMP3_CSR_TSTREF 2100,150844
#define OPAMP3_CSR_OUTCAL 2101,150974
#define OPAMP3_CSR_LOCK 2102,151072
#define OPAMP4_CSR_OPAMP4EN 2105,151241
#define OPAMP4_CSR_FORCEVP 2106,151329
#define OPAMP4_CSR_VPSEL 2107,151467
#define OPAMP4_CSR_VPSEL_0 2108,151571
#define OPAMP4_CSR_VPSEL_1 2109,151651
#define OPAMP4_CSR_VMSEL 2110,151731
#define OPAMP4_CSR_VMSEL_0 2111,151831
#define OPAMP4_CSR_VMSEL_1 2112,151911
#define OPAMP4_CSR_TCMEN 2113,151991
#define OPAMP4_CSR_VMSSEL 2114,152098
#define OPAMP4_CSR_VPSSEL 2115,152208
#define OPAMP4_CSR_VPSSEL_0 2116,152322
#define OPAMP4_CSR_VPSSEL_1 2117,152402
#define OPAMP4_CSR_CALON 2118,152482
#define OPAMP4_CSR_CALSEL 2119,152580
#define OPAMP4_CSR_CALSEL_0 2120,152676
#define OPAMP4_CSR_CALSEL_1 2121,152756
#define OPAMP4_CSR_PGGAIN 2122,152836
#define OPAMP4_CSR_PGGAIN_0 2123,152927
#define OPAMP4_CSR_PGGAIN_1 2124,153007
#define OPAMP4_CSR_PGGAIN_2 2125,153087
#define OPAMP4_CSR_PGGAIN_3 2126,153167
#define OPAMP4_CSR_USERTRIM 2127,153247
#define OPAMP4_CSR_TRIMOFFSETP 2128,153342
#define OPAMP4_CSR_TRIMOFFSETN 2129,153445
#define OPAMP4_CSR_TSTREF 2130,153548
#define OPAMP4_CSR_OUTCAL 2131,153678
#define OPAMP4_CSR_LOCK 2132,153776
#define OPAMP_CSR_OPAMPxEN 2135,153945
#define OPAMP_CSR_FORCEVP 2136,154031
#define OPAMP_CSR_VPSEL 2137,154168
#define OPAMP_CSR_VPSEL_0 2138,154271
#define OPAMP_CSR_VPSEL_1 2139,154350
#define OPAMP_CSR_VMSEL 2140,154429
#define OPAMP_CSR_VMSEL_0 2141,154528
#define OPAMP_CSR_VMSEL_1 2142,154607
#define OPAMP_CSR_TCMEN 2143,154686
#define OPAMP_CSR_VMSSEL 2144,154792
#define OPAMP_CSR_VPSSEL 2145,154901
#define OPAMP_CSR_VPSSEL_0 2146,155014
#define OPAMP_CSR_VPSSEL_1 2147,155093
#define OPAMP_CSR_CALON 2148,155172
#define OPAMP_CSR_CALSEL 2149,155269
#define OPAMP_CSR_CALSEL_0 2150,155364
#define OPAMP_CSR_CALSEL_1 2151,155443
#define OPAMP_CSR_PGGAIN 2152,155522
#define OPAMP_CSR_PGGAIN_0 2153,155612
#define OPAMP_CSR_PGGAIN_1 2154,155691
#define OPAMP_CSR_PGGAIN_2 2155,155770
#define OPAMP_CSR_PGGAIN_3 2156,155849
#define OPAMP_CSR_USERTRIM 2157,155928
#define OPAMP_CSR_TRIMOFFSETP 2158,156022
#define OPAMP_CSR_TRIMOFFSETN 2159,156124
#define OPAMP_CSR_TSTREF 2160,156226
#define OPAMP_CSR_OUTCAL 2161,156355
#define OPAMP_CSR_LOCK 2162,156452
#define  CAN_MCR_INRQ 2170,157030
#define  CAN_MCR_SLEEP 2171,157136
#define  CAN_MCR_TXFP 2172,157238
#define  CAN_MCR_RFLM 2173,157344
#define  CAN_MCR_NART 2174,157452
#define  CAN_MCR_AWUM 2175,157563
#define  CAN_MCR_ABOM 2176,157668
#define  CAN_MCR_TTCM 2177,157780
#define  CAN_MCR_RESET 2178,157897
#define  CAN_MSR_INAK 2181,158092
#define  CAN_MSR_SLAK 2182,158202
#define  CAN_MSR_ERRI 2183,158303
#define  CAN_MSR_WKUI 2184,158402
#define  CAN_MSR_SLAKI 2185,158502
#define  CAN_MSR_TXM 2186,158613
#define  CAN_MSR_RXM 2187,158710
#define  CAN_MSR_SAMP 2188,158806
#define  CAN_MSR_RX 2189,158907
#define  CAN_TSR_RQCP0 2192,159088
#define  CAN_TSR_TXOK0 2193,159198
#define  CAN_TSR_ALST0 2194,159309
#define  CAN_TSR_TERR0 2195,159422
#define  CAN_TSR_ABRQ0 2196,159536
#define  CAN_TSR_RQCP1 2197,159646
#define  CAN_TSR_TXOK1 2198,159756
#define  CAN_TSR_ALST1 2199,159867
#define  CAN_TSR_TERR1 2200,159980
#define  CAN_TSR_ABRQ1 2201,160094
#define  CAN_TSR_RQCP2 2202,160205
#define  CAN_TSR_TXOK2 2203,160315
#define  CAN_TSR_ALST2 2204,160427
#define  CAN_TSR_TERR2 2205,160541
#define  CAN_TSR_ABRQ2 2206,160656
#define  CAN_TSR_CODE 2207,160767
#define  CAN_TSR_TME 2209,160865
#define  CAN_TSR_TME0 2210,160962
#define  CAN_TSR_TME1 2211,161070
#define  CAN_TSR_TME2 2212,161178
#define  CAN_TSR_LOW 2214,161288
#define  CAN_TSR_LOW0 2215,161385
#define  CAN_TSR_LOW1 2216,161503
#define  CAN_TSR_LOW2 2217,161621
#define  CAN_RF0R_FMP0 2220,161823
#define  CAN_RF0R_FULL0 2221,161929
#define  CAN_RF0R_FOVR0 2222,162024
#define  CAN_RF0R_RFOM0 2223,162122
#define  CAN_RF1R_FMP1 2226,162319
#define  CAN_RF1R_FULL1 2227,162425
#define  CAN_RF1R_FOVR1 2228,162520
#define  CAN_RF1R_RFOM1 2229,162618
#define  CAN_IER_TMEIE 2232,162815
#define  CAN_IER_FMPIE0 2233,162938
#define  CAN_IER_FFIE0 2234,163059
#define  CAN_IER_FOVIE0 2235,163169
#define  CAN_IER_FMPIE1 2236,163282
#define  CAN_IER_FFIE1 2237,163403
#define  CAN_IER_FOVIE1 2238,163513
#define  CAN_IER_EWGIE 2239,163626
#define  CAN_IER_EPVIE 2240,163740
#define  CAN_IER_BOFIE 2241,163854
#define  CAN_IER_LECIE 2242,163962
#define  CAN_IER_ERRIE 2243,164078
#define  CAN_IER_WKUIE 2244,164184
#define  CAN_IER_SLKIE 2245,164291
#define  CAN_ESR_EWGF 2248,164481
#define  CAN_ESR_EPVF 2249,164583
#define  CAN_ESR_BOFF 2250,164685
#define  CAN_ESR_LEC 2252,164783
#define  CAN_ESR_LEC_0 2253,164898
#define  CAN_ESR_LEC_1 2254,164987
#define  CAN_ESR_LEC_2 2255,165076
#define  CAN_ESR_TEC 2257,165167
#define  CAN_ESR_REC 2258,165309
#define  CAN_BTR_BRP 2261,165498
#define  CAN_BTR_TS1 2262,165601
#define  CAN_BTR_TS1_0 2263,165699
#define  CAN_BTR_TS1_1 2264,165805
#define  CAN_BTR_TS1_2 2265,165911
#define  CAN_BTR_TS1_3 2266,166017
#define  CAN_BTR_TS2 2267,166123
#define  CAN_BTR_TS2_0 2268,166221
#define  CAN_BTR_TS2_1 2269,166327
#define  CAN_BTR_TS2_2 2270,166433
#define  CAN_BTR_SJW 2271,166539
#define  CAN_BTR_SJW_0 2272,166651
#define  CAN_BTR_SJW_1 2273,166771
#define  CAN_BTR_LBKM 2274,166891
#define  CAN_BTR_SILM 2275,166997
#define  CAN_TI0R_TXRQ 2279,167202
#define  CAN_TI0R_RTR 2280,167310
#define  CAN_TI0R_IDE 2281,167421
#define  CAN_TI0R_EXID 2282,167525
#define  CAN_TI0R_STID 2283,167628
#define  CAN_TDT0R_DLC 2286,167838
#define  CAN_TDT0R_TGT 2287,167938
#define  CAN_TDT0R_TIME 2288,168042
#define  CAN_TDL0R_DATA0 2291,168228
#define  CAN_TDL0R_DATA1 2292,168323
#define  CAN_TDL0R_DATA2 2293,168418
#define  CAN_TDL0R_DATA3 2294,168513
#define  CAN_TDH0R_DATA4 2297,168692
#define  CAN_TDH0R_DATA5 2298,168787
#define  CAN_TDH0R_DATA6 2299,168882
#define  CAN_TDH0R_DATA7 2300,168977
#define  CAN_TI1R_TXRQ 2303,169156
#define  CAN_TI1R_RTR 2304,169264
#define  CAN_TI1R_IDE 2305,169375
#define  CAN_TI1R_EXID 2306,169479
#define  CAN_TI1R_STID 2307,169582
#define  CAN_TDT1R_DLC 2310,169792
#define  CAN_TDT1R_TGT 2311,169892
#define  CAN_TDT1R_TIME 2312,169996
#define  CAN_TDL1R_DATA0 2315,170182
#define  CAN_TDL1R_DATA1 2316,170277
#define  CAN_TDL1R_DATA2 2317,170372
#define  CAN_TDL1R_DATA3 2318,170467
#define  CAN_TDH1R_DATA4 2321,170646
#define  CAN_TDH1R_DATA5 2322,170741
#define  CAN_TDH1R_DATA6 2323,170836
#define  CAN_TDH1R_DATA7 2324,170931
#define  CAN_TI2R_TXRQ 2327,171110
#define  CAN_TI2R_RTR 2328,171218
#define  CAN_TI2R_IDE 2329,171329
#define  CAN_TI2R_EXID 2330,171433
#define  CAN_TI2R_STID 2331,171536
#define  CAN_TDT2R_DLC 2334,171746
#define  CAN_TDT2R_TGT 2335,171846
#define  CAN_TDT2R_TIME 2336,171950
#define  CAN_TDL2R_DATA0 2339,172136
#define  CAN_TDL2R_DATA1 2340,172231
#define  CAN_TDL2R_DATA2 2341,172326
#define  CAN_TDL2R_DATA3 2342,172421
#define  CAN_TDH2R_DATA4 2345,172600
#define  CAN_TDH2R_DATA5 2346,172695
#define  CAN_TDH2R_DATA6 2347,172790
#define  CAN_TDH2R_DATA7 2348,172885
#define  CAN_RI0R_RTR 2351,173064
#define  CAN_RI0R_IDE 2352,173175
#define  CAN_RI0R_EXID 2353,173279
#define  CAN_RI0R_STID 2354,173382
#define  CAN_RDT0R_DLC 2357,173592
#define  CAN_RDT0R_FMI 2358,173692
#define  CAN_RDT0R_TIME 2359,173794
#define  CAN_RDL0R_DATA0 2362,173980
#define  CAN_RDL0R_DATA1 2363,174075
#define  CAN_RDL0R_DATA2 2364,174170
#define  CAN_RDL0R_DATA3 2365,174265
#define  CAN_RDH0R_DATA4 2368,174444
#define  CAN_RDH0R_DATA5 2369,174539
#define  CAN_RDH0R_DATA6 2370,174634
#define  CAN_RDH0R_DATA7 2371,174729
#define  CAN_RI1R_RTR 2374,174908
#define  CAN_RI1R_IDE 2375,175019
#define  CAN_RI1R_EXID 2376,175123
#define  CAN_RI1R_STID 2377,175226
#define  CAN_RDT1R_DLC 2380,175436
#define  CAN_RDT1R_FMI 2381,175536
#define  CAN_RDT1R_TIME 2382,175638
#define  CAN_RDL1R_DATA0 2385,175824
#define  CAN_RDL1R_DATA1 2386,175919
#define  CAN_RDL1R_DATA2 2387,176014
#define  CAN_RDL1R_DATA3 2388,176109
#define  CAN_RDH1R_DATA4 2391,176288
#define  CAN_RDH1R_DATA5 2392,176383
#define  CAN_RDH1R_DATA6 2393,176478
#define  CAN_RDH1R_DATA7 2394,176573
#define  CAN_FMR_FINIT 2398,176781
#define  CAN_FM1R_FBM 2401,176965
#define  CAN_FM1R_FBM0 2402,177060
#define  CAN_FM1R_FBM1 2403,177166
#define  CAN_FM1R_FBM2 2404,177272
#define  CAN_FM1R_FBM3 2405,177378
#define  CAN_FM1R_FBM4 2406,177484
#define  CAN_FM1R_FBM5 2407,177590
#define  CAN_FM1R_FBM6 2408,177696
#define  CAN_FM1R_FBM7 2409,177802
#define  CAN_FM1R_FBM8 2410,177908
#define  CAN_FM1R_FBM9 2411,178014
#define  CAN_FM1R_FBM10 2412,178120
#define  CAN_FM1R_FBM11 2413,178227
#define  CAN_FM1R_FBM12 2414,178334
#define  CAN_FM1R_FBM13 2415,178441
#define  CAN_FS1R_FSC 2418,178632
#define  CAN_FS1R_FSC0 2419,178742
#define  CAN_FS1R_FSC1 2420,178858
#define  CAN_FS1R_FSC2 2421,178974
#define  CAN_FS1R_FSC3 2422,179090
#define  CAN_FS1R_FSC4 2423,179206
#define  CAN_FS1R_FSC5 2424,179322
#define  CAN_FS1R_FSC6 2425,179438
#define  CAN_FS1R_FSC7 2426,179554
#define  CAN_FS1R_FSC8 2427,179670
#define  CAN_FS1R_FSC9 2428,179786
#define  CAN_FS1R_FSC10 2429,179902
#define  CAN_FS1R_FSC11 2430,180019
#define  CAN_FS1R_FSC12 2431,180136
#define  CAN_FS1R_FSC13 2432,180253
#define  CAN_FFA1R_FFA 2435,180454
#define  CAN_FFA1R_FFA0 2436,180560
#define  CAN_FFA1R_FFA1 2437,180679
#define  CAN_FFA1R_FFA2 2438,180798
#define  CAN_FFA1R_FFA3 2439,180917
#define  CAN_FFA1R_FFA4 2440,181036
#define  CAN_FFA1R_FFA5 2441,181155
#define  CAN_FFA1R_FFA6 2442,181274
#define  CAN_FFA1R_FFA7 2443,181393
#define  CAN_FFA1R_FFA8 2444,181512
#define  CAN_FFA1R_FFA9 2445,181631
#define  CAN_FFA1R_FFA10 2446,181750
#define  CAN_FFA1R_FFA11 2447,181870
#define  CAN_FFA1R_FFA12 2448,181990
#define  CAN_FFA1R_FFA13 2449,182110
#define  CAN_FA1R_FACT 2452,182314
#define  CAN_FA1R_FACT0 2453,182411
#define  CAN_FA1R_FACT1 2454,182510
#define  CAN_FA1R_FACT2 2455,182609
#define  CAN_FA1R_FACT3 2456,182708
#define  CAN_FA1R_FACT4 2457,182807
#define  CAN_FA1R_FACT5 2458,182906
#define  CAN_FA1R_FACT6 2459,183005
#define  CAN_FA1R_FACT7 2460,183104
#define  CAN_FA1R_FACT8 2461,183203
#define  CAN_FA1R_FACT9 2462,183302
#define  CAN_FA1R_FACT10 2463,183401
#define  CAN_FA1R_FACT11 2464,183501
#define  CAN_FA1R_FACT12 2465,183601
#define  CAN_FA1R_FACT13 2466,183701
#define  CAN_F0R1_FB0 2469,183885
#define  CAN_F0R1_FB1 2470,183981
#define  CAN_F0R1_FB2 2471,184077
#define  CAN_F0R1_FB3 2472,184173
#define  CAN_F0R1_FB4 2473,184269
#define  CAN_F0R1_FB5 2474,184365
#define  CAN_F0R1_FB6 2475,184461
#define  CAN_F0R1_FB7 2476,184557
#define  CAN_F0R1_FB8 2477,184653
#define  CAN_F0R1_FB9 2478,184749
#define  CAN_F0R1_FB10 2479,184845
#define  CAN_F0R1_FB11 2480,184942
#define  CAN_F0R1_FB12 2481,185039
#define  CAN_F0R1_FB13 2482,185136
#define  CAN_F0R1_FB14 2483,185233
#define  CAN_F0R1_FB15 2484,185330
#define  CAN_F0R1_FB16 2485,185427
#define  CAN_F0R1_FB17 2486,185524
#define  CAN_F0R1_FB18 2487,185621
#define  CAN_F0R1_FB19 2488,185718
#define  CAN_F0R1_FB20 2489,185815
#define  CAN_F0R1_FB21 2490,185912
#define  CAN_F0R1_FB22 2491,186009
#define  CAN_F0R1_FB23 2492,186106
#define  CAN_F0R1_FB24 2493,186203
#define  CAN_F0R1_FB25 2494,186300
#define  CAN_F0R1_FB26 2495,186397
#define  CAN_F0R1_FB27 2496,186494
#define  CAN_F0R1_FB28 2497,186591
#define  CAN_F0R1_FB29 2498,186688
#define  CAN_F0R1_FB30 2499,186785
#define  CAN_F0R1_FB31 2500,186882
#define  CAN_F1R1_FB0 2503,187063
#define  CAN_F1R1_FB1 2504,187159
#define  CAN_F1R1_FB2 2505,187255
#define  CAN_F1R1_FB3 2506,187351
#define  CAN_F1R1_FB4 2507,187447
#define  CAN_F1R1_FB5 2508,187543
#define  CAN_F1R1_FB6 2509,187639
#define  CAN_F1R1_FB7 2510,187735
#define  CAN_F1R1_FB8 2511,187831
#define  CAN_F1R1_FB9 2512,187927
#define  CAN_F1R1_FB10 2513,188023
#define  CAN_F1R1_FB11 2514,188120
#define  CAN_F1R1_FB12 2515,188217
#define  CAN_F1R1_FB13 2516,188314
#define  CAN_F1R1_FB14 2517,188411
#define  CAN_F1R1_FB15 2518,188508
#define  CAN_F1R1_FB16 2519,188605
#define  CAN_F1R1_FB17 2520,188702
#define  CAN_F1R1_FB18 2521,188799
#define  CAN_F1R1_FB19 2522,188896
#define  CAN_F1R1_FB20 2523,188993
#define  CAN_F1R1_FB21 2524,189090
#define  CAN_F1R1_FB22 2525,189187
#define  CAN_F1R1_FB23 2526,189284
#define  CAN_F1R1_FB24 2527,189381
#define  CAN_F1R1_FB25 2528,189478
#define  CAN_F1R1_FB26 2529,189575
#define  CAN_F1R1_FB27 2530,189672
#define  CAN_F1R1_FB28 2531,189769
#define  CAN_F1R1_FB29 2532,189866
#define  CAN_F1R1_FB30 2533,189963
#define  CAN_F1R1_FB31 2534,190060
#define  CAN_F2R1_FB0 2537,190241
#define  CAN_F2R1_FB1 2538,190337
#define  CAN_F2R1_FB2 2539,190433
#define  CAN_F2R1_FB3 2540,190529
#define  CAN_F2R1_FB4 2541,190625
#define  CAN_F2R1_FB5 2542,190721
#define  CAN_F2R1_FB6 2543,190817
#define  CAN_F2R1_FB7 2544,190913
#define  CAN_F2R1_FB8 2545,191009
#define  CAN_F2R1_FB9 2546,191105
#define  CAN_F2R1_FB10 2547,191201
#define  CAN_F2R1_FB11 2548,191298
#define  CAN_F2R1_FB12 2549,191395
#define  CAN_F2R1_FB13 2550,191492
#define  CAN_F2R1_FB14 2551,191589
#define  CAN_F2R1_FB15 2552,191686
#define  CAN_F2R1_FB16 2553,191783
#define  CAN_F2R1_FB17 2554,191880
#define  CAN_F2R1_FB18 2555,191977
#define  CAN_F2R1_FB19 2556,192074
#define  CAN_F2R1_FB20 2557,192171
#define  CAN_F2R1_FB21 2558,192268
#define  CAN_F2R1_FB22 2559,192365
#define  CAN_F2R1_FB23 2560,192462
#define  CAN_F2R1_FB24 2561,192559
#define  CAN_F2R1_FB25 2562,192656
#define  CAN_F2R1_FB26 2563,192753
#define  CAN_F2R1_FB27 2564,192850
#define  CAN_F2R1_FB28 2565,192947
#define  CAN_F2R1_FB29 2566,193044
#define  CAN_F2R1_FB30 2567,193141
#define  CAN_F2R1_FB31 2568,193238
#define  CAN_F3R1_FB0 2571,193419
#define  CAN_F3R1_FB1 2572,193515
#define  CAN_F3R1_FB2 2573,193611
#define  CAN_F3R1_FB3 2574,193707
#define  CAN_F3R1_FB4 2575,193803
#define  CAN_F3R1_FB5 2576,193899
#define  CAN_F3R1_FB6 2577,193995
#define  CAN_F3R1_FB7 2578,194091
#define  CAN_F3R1_FB8 2579,194187
#define  CAN_F3R1_FB9 2580,194283
#define  CAN_F3R1_FB10 2581,194379
#define  CAN_F3R1_FB11 2582,194476
#define  CAN_F3R1_FB12 2583,194573
#define  CAN_F3R1_FB13 2584,194670
#define  CAN_F3R1_FB14 2585,194767
#define  CAN_F3R1_FB15 2586,194864
#define  CAN_F3R1_FB16 2587,194961
#define  CAN_F3R1_FB17 2588,195058
#define  CAN_F3R1_FB18 2589,195155
#define  CAN_F3R1_FB19 2590,195252
#define  CAN_F3R1_FB20 2591,195349
#define  CAN_F3R1_FB21 2592,195446
#define  CAN_F3R1_FB22 2593,195543
#define  CAN_F3R1_FB23 2594,195640
#define  CAN_F3R1_FB24 2595,195737
#define  CAN_F3R1_FB25 2596,195834
#define  CAN_F3R1_FB26 2597,195931
#define  CAN_F3R1_FB27 2598,196028
#define  CAN_F3R1_FB28 2599,196125
#define  CAN_F3R1_FB29 2600,196222
#define  CAN_F3R1_FB30 2601,196319
#define  CAN_F3R1_FB31 2602,196416
#define  CAN_F4R1_FB0 2605,196597
#define  CAN_F4R1_FB1 2606,196693
#define  CAN_F4R1_FB2 2607,196789
#define  CAN_F4R1_FB3 2608,196885
#define  CAN_F4R1_FB4 2609,196981
#define  CAN_F4R1_FB5 2610,197077
#define  CAN_F4R1_FB6 2611,197173
#define  CAN_F4R1_FB7 2612,197269
#define  CAN_F4R1_FB8 2613,197365
#define  CAN_F4R1_FB9 2614,197461
#define  CAN_F4R1_FB10 2615,197557
#define  CAN_F4R1_FB11 2616,197654
#define  CAN_F4R1_FB12 2617,197751
#define  CAN_F4R1_FB13 2618,197848
#define  CAN_F4R1_FB14 2619,197945
#define  CAN_F4R1_FB15 2620,198042
#define  CAN_F4R1_FB16 2621,198139
#define  CAN_F4R1_FB17 2622,198236
#define  CAN_F4R1_FB18 2623,198333
#define  CAN_F4R1_FB19 2624,198430
#define  CAN_F4R1_FB20 2625,198527
#define  CAN_F4R1_FB21 2626,198624
#define  CAN_F4R1_FB22 2627,198721
#define  CAN_F4R1_FB23 2628,198818
#define  CAN_F4R1_FB24 2629,198915
#define  CAN_F4R1_FB25 2630,199012
#define  CAN_F4R1_FB26 2631,199109
#define  CAN_F4R1_FB27 2632,199206
#define  CAN_F4R1_FB28 2633,199303
#define  CAN_F4R1_FB29 2634,199400
#define  CAN_F4R1_FB30 2635,199497
#define  CAN_F4R1_FB31 2636,199594
#define  CAN_F5R1_FB0 2639,199775
#define  CAN_F5R1_FB1 2640,199871
#define  CAN_F5R1_FB2 2641,199967
#define  CAN_F5R1_FB3 2642,200063
#define  CAN_F5R1_FB4 2643,200159
#define  CAN_F5R1_FB5 2644,200255
#define  CAN_F5R1_FB6 2645,200351
#define  CAN_F5R1_FB7 2646,200447
#define  CAN_F5R1_FB8 2647,200543
#define  CAN_F5R1_FB9 2648,200639
#define  CAN_F5R1_FB10 2649,200735
#define  CAN_F5R1_FB11 2650,200832
#define  CAN_F5R1_FB12 2651,200929
#define  CAN_F5R1_FB13 2652,201026
#define  CAN_F5R1_FB14 2653,201123
#define  CAN_F5R1_FB15 2654,201220
#define  CAN_F5R1_FB16 2655,201317
#define  CAN_F5R1_FB17 2656,201414
#define  CAN_F5R1_FB18 2657,201511
#define  CAN_F5R1_FB19 2658,201608
#define  CAN_F5R1_FB20 2659,201705
#define  CAN_F5R1_FB21 2660,201802
#define  CAN_F5R1_FB22 2661,201899
#define  CAN_F5R1_FB23 2662,201996
#define  CAN_F5R1_FB24 2663,202093
#define  CAN_F5R1_FB25 2664,202190
#define  CAN_F5R1_FB26 2665,202287
#define  CAN_F5R1_FB27 2666,202384
#define  CAN_F5R1_FB28 2667,202481
#define  CAN_F5R1_FB29 2668,202578
#define  CAN_F5R1_FB30 2669,202675
#define  CAN_F5R1_FB31 2670,202772
#define  CAN_F6R1_FB0 2673,202953
#define  CAN_F6R1_FB1 2674,203049
#define  CAN_F6R1_FB2 2675,203145
#define  CAN_F6R1_FB3 2676,203241
#define  CAN_F6R1_FB4 2677,203337
#define  CAN_F6R1_FB5 2678,203433
#define  CAN_F6R1_FB6 2679,203529
#define  CAN_F6R1_FB7 2680,203625
#define  CAN_F6R1_FB8 2681,203721
#define  CAN_F6R1_FB9 2682,203817
#define  CAN_F6R1_FB10 2683,203913
#define  CAN_F6R1_FB11 2684,204010
#define  CAN_F6R1_FB12 2685,204107
#define  CAN_F6R1_FB13 2686,204204
#define  CAN_F6R1_FB14 2687,204301
#define  CAN_F6R1_FB15 2688,204398
#define  CAN_F6R1_FB16 2689,204495
#define  CAN_F6R1_FB17 2690,204592
#define  CAN_F6R1_FB18 2691,204689
#define  CAN_F6R1_FB19 2692,204786
#define  CAN_F6R1_FB20 2693,204883
#define  CAN_F6R1_FB21 2694,204980
#define  CAN_F6R1_FB22 2695,205077
#define  CAN_F6R1_FB23 2696,205174
#define  CAN_F6R1_FB24 2697,205271
#define  CAN_F6R1_FB25 2698,205368
#define  CAN_F6R1_FB26 2699,205465
#define  CAN_F6R1_FB27 2700,205562
#define  CAN_F6R1_FB28 2701,205659
#define  CAN_F6R1_FB29 2702,205756
#define  CAN_F6R1_FB30 2703,205853
#define  CAN_F6R1_FB31 2704,205950
#define  CAN_F7R1_FB0 2707,206131
#define  CAN_F7R1_FB1 2708,206227
#define  CAN_F7R1_FB2 2709,206323
#define  CAN_F7R1_FB3 2710,206419
#define  CAN_F7R1_FB4 2711,206515
#define  CAN_F7R1_FB5 2712,206611
#define  CAN_F7R1_FB6 2713,206707
#define  CAN_F7R1_FB7 2714,206803
#define  CAN_F7R1_FB8 2715,206899
#define  CAN_F7R1_FB9 2716,206995
#define  CAN_F7R1_FB10 2717,207091
#define  CAN_F7R1_FB11 2718,207188
#define  CAN_F7R1_FB12 2719,207285
#define  CAN_F7R1_FB13 2720,207382
#define  CAN_F7R1_FB14 2721,207479
#define  CAN_F7R1_FB15 2722,207576
#define  CAN_F7R1_FB16 2723,207673
#define  CAN_F7R1_FB17 2724,207770
#define  CAN_F7R1_FB18 2725,207867
#define  CAN_F7R1_FB19 2726,207964
#define  CAN_F7R1_FB20 2727,208061
#define  CAN_F7R1_FB21 2728,208158
#define  CAN_F7R1_FB22 2729,208255
#define  CAN_F7R1_FB23 2730,208352
#define  CAN_F7R1_FB24 2731,208449
#define  CAN_F7R1_FB25 2732,208546
#define  CAN_F7R1_FB26 2733,208643
#define  CAN_F7R1_FB27 2734,208740
#define  CAN_F7R1_FB28 2735,208837
#define  CAN_F7R1_FB29 2736,208934
#define  CAN_F7R1_FB30 2737,209031
#define  CAN_F7R1_FB31 2738,209128
#define  CAN_F8R1_FB0 2741,209309
#define  CAN_F8R1_FB1 2742,209405
#define  CAN_F8R1_FB2 2743,209501
#define  CAN_F8R1_FB3 2744,209597
#define  CAN_F8R1_FB4 2745,209693
#define  CAN_F8R1_FB5 2746,209789
#define  CAN_F8R1_FB6 2747,209885
#define  CAN_F8R1_FB7 2748,209981
#define  CAN_F8R1_FB8 2749,210077
#define  CAN_F8R1_FB9 2750,210173
#define  CAN_F8R1_FB10 2751,210269
#define  CAN_F8R1_FB11 2752,210366
#define  CAN_F8R1_FB12 2753,210463
#define  CAN_F8R1_FB13 2754,210560
#define  CAN_F8R1_FB14 2755,210657
#define  CAN_F8R1_FB15 2756,210754
#define  CAN_F8R1_FB16 2757,210851
#define  CAN_F8R1_FB17 2758,210948
#define  CAN_F8R1_FB18 2759,211045
#define  CAN_F8R1_FB19 2760,211142
#define  CAN_F8R1_FB20 2761,211239
#define  CAN_F8R1_FB21 2762,211336
#define  CAN_F8R1_FB22 2763,211433
#define  CAN_F8R1_FB23 2764,211530
#define  CAN_F8R1_FB24 2765,211627
#define  CAN_F8R1_FB25 2766,211724
#define  CAN_F8R1_FB26 2767,211821
#define  CAN_F8R1_FB27 2768,211918
#define  CAN_F8R1_FB28 2769,212015
#define  CAN_F8R1_FB29 2770,212112
#define  CAN_F8R1_FB30 2771,212209
#define  CAN_F8R1_FB31 2772,212306
#define  CAN_F9R1_FB0 2775,212487
#define  CAN_F9R1_FB1 2776,212583
#define  CAN_F9R1_FB2 2777,212679
#define  CAN_F9R1_FB3 2778,212775
#define  CAN_F9R1_FB4 2779,212871
#define  CAN_F9R1_FB5 2780,212967
#define  CAN_F9R1_FB6 2781,213063
#define  CAN_F9R1_FB7 2782,213159
#define  CAN_F9R1_FB8 2783,213255
#define  CAN_F9R1_FB9 2784,213351
#define  CAN_F9R1_FB10 2785,213447
#define  CAN_F9R1_FB11 2786,213544
#define  CAN_F9R1_FB12 2787,213641
#define  CAN_F9R1_FB13 2788,213738
#define  CAN_F9R1_FB14 2789,213835
#define  CAN_F9R1_FB15 2790,213932
#define  CAN_F9R1_FB16 2791,214029
#define  CAN_F9R1_FB17 2792,214126
#define  CAN_F9R1_FB18 2793,214223
#define  CAN_F9R1_FB19 2794,214320
#define  CAN_F9R1_FB20 2795,214417
#define  CAN_F9R1_FB21 2796,214514
#define  CAN_F9R1_FB22 2797,214611
#define  CAN_F9R1_FB23 2798,214708
#define  CAN_F9R1_FB24 2799,214805
#define  CAN_F9R1_FB25 2800,214902
#define  CAN_F9R1_FB26 2801,214999
#define  CAN_F9R1_FB27 2802,215096
#define  CAN_F9R1_FB28 2803,215193
#define  CAN_F9R1_FB29 2804,215290
#define  CAN_F9R1_FB30 2805,215387
#define  CAN_F9R1_FB31 2806,215484
#define  CAN_F10R1_FB0 2809,215665
#define  CAN_F10R1_FB1 2810,215761
#define  CAN_F10R1_FB2 2811,215857
#define  CAN_F10R1_FB3 2812,215953
#define  CAN_F10R1_FB4 2813,216049
#define  CAN_F10R1_FB5 2814,216145
#define  CAN_F10R1_FB6 2815,216241
#define  CAN_F10R1_FB7 2816,216337
#define  CAN_F10R1_FB8 2817,216433
#define  CAN_F10R1_FB9 2818,216529
#define  CAN_F10R1_FB10 2819,216625
#define  CAN_F10R1_FB11 2820,216722
#define  CAN_F10R1_FB12 2821,216819
#define  CAN_F10R1_FB13 2822,216916
#define  CAN_F10R1_FB14 2823,217013
#define  CAN_F10R1_FB15 2824,217110
#define  CAN_F10R1_FB16 2825,217207
#define  CAN_F10R1_FB17 2826,217304
#define  CAN_F10R1_FB18 2827,217401
#define  CAN_F10R1_FB19 2828,217498
#define  CAN_F10R1_FB20 2829,217595
#define  CAN_F10R1_FB21 2830,217692
#define  CAN_F10R1_FB22 2831,217789
#define  CAN_F10R1_FB23 2832,217886
#define  CAN_F10R1_FB24 2833,217983
#define  CAN_F10R1_FB25 2834,218080
#define  CAN_F10R1_FB26 2835,218177
#define  CAN_F10R1_FB27 2836,218274
#define  CAN_F10R1_FB28 2837,218371
#define  CAN_F10R1_FB29 2838,218468
#define  CAN_F10R1_FB30 2839,218565
#define  CAN_F10R1_FB31 2840,218662
#define  CAN_F11R1_FB0 2843,218843
#define  CAN_F11R1_FB1 2844,218939
#define  CAN_F11R1_FB2 2845,219035
#define  CAN_F11R1_FB3 2846,219131
#define  CAN_F11R1_FB4 2847,219227
#define  CAN_F11R1_FB5 2848,219323
#define  CAN_F11R1_FB6 2849,219419
#define  CAN_F11R1_FB7 2850,219515
#define  CAN_F11R1_FB8 2851,219611
#define  CAN_F11R1_FB9 2852,219707
#define  CAN_F11R1_FB10 2853,219803
#define  CAN_F11R1_FB11 2854,219900
#define  CAN_F11R1_FB12 2855,219997
#define  CAN_F11R1_FB13 2856,220094
#define  CAN_F11R1_FB14 2857,220191
#define  CAN_F11R1_FB15 2858,220288
#define  CAN_F11R1_FB16 2859,220385
#define  CAN_F11R1_FB17 2860,220482
#define  CAN_F11R1_FB18 2861,220579
#define  CAN_F11R1_FB19 2862,220676
#define  CAN_F11R1_FB20 2863,220773
#define  CAN_F11R1_FB21 2864,220870
#define  CAN_F11R1_FB22 2865,220967
#define  CAN_F11R1_FB23 2866,221064
#define  CAN_F11R1_FB24 2867,221161
#define  CAN_F11R1_FB25 2868,221258
#define  CAN_F11R1_FB26 2869,221355
#define  CAN_F11R1_FB27 2870,221452
#define  CAN_F11R1_FB28 2871,221549
#define  CAN_F11R1_FB29 2872,221646
#define  CAN_F11R1_FB30 2873,221743
#define  CAN_F11R1_FB31 2874,221840
#define  CAN_F12R1_FB0 2877,222021
#define  CAN_F12R1_FB1 2878,222117
#define  CAN_F12R1_FB2 2879,222213
#define  CAN_F12R1_FB3 2880,222309
#define  CAN_F12R1_FB4 2881,222405
#define  CAN_F12R1_FB5 2882,222501
#define  CAN_F12R1_FB6 2883,222597
#define  CAN_F12R1_FB7 2884,222693
#define  CAN_F12R1_FB8 2885,222789
#define  CAN_F12R1_FB9 2886,222885
#define  CAN_F12R1_FB10 2887,222981
#define  CAN_F12R1_FB11 2888,223078
#define  CAN_F12R1_FB12 2889,223175
#define  CAN_F12R1_FB13 2890,223272
#define  CAN_F12R1_FB14 2891,223369
#define  CAN_F12R1_FB15 2892,223466
#define  CAN_F12R1_FB16 2893,223563
#define  CAN_F12R1_FB17 2894,223660
#define  CAN_F12R1_FB18 2895,223757
#define  CAN_F12R1_FB19 2896,223854
#define  CAN_F12R1_FB20 2897,223951
#define  CAN_F12R1_FB21 2898,224048
#define  CAN_F12R1_FB22 2899,224145
#define  CAN_F12R1_FB23 2900,224242
#define  CAN_F12R1_FB24 2901,224339
#define  CAN_F12R1_FB25 2902,224436
#define  CAN_F12R1_FB26 2903,224533
#define  CAN_F12R1_FB27 2904,224630
#define  CAN_F12R1_FB28 2905,224727
#define  CAN_F12R1_FB29 2906,224824
#define  CAN_F12R1_FB30 2907,224921
#define  CAN_F12R1_FB31 2908,225018
#define  CAN_F13R1_FB0 2911,225199
#define  CAN_F13R1_FB1 2912,225295
#define  CAN_F13R1_FB2 2913,225391
#define  CAN_F13R1_FB3 2914,225487
#define  CAN_F13R1_FB4 2915,225583
#define  CAN_F13R1_FB5 2916,225679
#define  CAN_F13R1_FB6 2917,225775
#define  CAN_F13R1_FB7 2918,225871
#define  CAN_F13R1_FB8 2919,225967
#define  CAN_F13R1_FB9 2920,226063
#define  CAN_F13R1_FB10 2921,226159
#define  CAN_F13R1_FB11 2922,226256
#define  CAN_F13R1_FB12 2923,226353
#define  CAN_F13R1_FB13 2924,226450
#define  CAN_F13R1_FB14 2925,226547
#define  CAN_F13R1_FB15 2926,226644
#define  CAN_F13R1_FB16 2927,226741
#define  CAN_F13R1_FB17 2928,226838
#define  CAN_F13R1_FB18 2929,226935
#define  CAN_F13R1_FB19 2930,227032
#define  CAN_F13R1_FB20 2931,227129
#define  CAN_F13R1_FB21 2932,227226
#define  CAN_F13R1_FB22 2933,227323
#define  CAN_F13R1_FB23 2934,227420
#define  CAN_F13R1_FB24 2935,227517
#define  CAN_F13R1_FB25 2936,227614
#define  CAN_F13R1_FB26 2937,227711
#define  CAN_F13R1_FB27 2938,227808
#define  CAN_F13R1_FB28 2939,227905
#define  CAN_F13R1_FB29 2940,228002
#define  CAN_F13R1_FB30 2941,228099
#define  CAN_F13R1_FB31 2942,228196
#define  CAN_F0R2_FB0 2945,228377
#define  CAN_F0R2_FB1 2946,228473
#define  CAN_F0R2_FB2 2947,228569
#define  CAN_F0R2_FB3 2948,228665
#define  CAN_F0R2_FB4 2949,228761
#define  CAN_F0R2_FB5 2950,228857
#define  CAN_F0R2_FB6 2951,228953
#define  CAN_F0R2_FB7 2952,229049
#define  CAN_F0R2_FB8 2953,229145
#define  CAN_F0R2_FB9 2954,229241
#define  CAN_F0R2_FB10 2955,229337
#define  CAN_F0R2_FB11 2956,229434
#define  CAN_F0R2_FB12 2957,229531
#define  CAN_F0R2_FB13 2958,229628
#define  CAN_F0R2_FB14 2959,229725
#define  CAN_F0R2_FB15 2960,229822
#define  CAN_F0R2_FB16 2961,229919
#define  CAN_F0R2_FB17 2962,230016
#define  CAN_F0R2_FB18 2963,230113
#define  CAN_F0R2_FB19 2964,230210
#define  CAN_F0R2_FB20 2965,230307
#define  CAN_F0R2_FB21 2966,230404
#define  CAN_F0R2_FB22 2967,230501
#define  CAN_F0R2_FB23 2968,230598
#define  CAN_F0R2_FB24 2969,230695
#define  CAN_F0R2_FB25 2970,230792
#define  CAN_F0R2_FB26 2971,230889
#define  CAN_F0R2_FB27 2972,230986
#define  CAN_F0R2_FB28 2973,231083
#define  CAN_F0R2_FB29 2974,231180
#define  CAN_F0R2_FB30 2975,231277
#define  CAN_F0R2_FB31 2976,231374
#define  CAN_F1R2_FB0 2979,231555
#define  CAN_F1R2_FB1 2980,231651
#define  CAN_F1R2_FB2 2981,231747
#define  CAN_F1R2_FB3 2982,231843
#define  CAN_F1R2_FB4 2983,231939
#define  CAN_F1R2_FB5 2984,232035
#define  CAN_F1R2_FB6 2985,232131
#define  CAN_F1R2_FB7 2986,232227
#define  CAN_F1R2_FB8 2987,232323
#define  CAN_F1R2_FB9 2988,232419
#define  CAN_F1R2_FB10 2989,232515
#define  CAN_F1R2_FB11 2990,232612
#define  CAN_F1R2_FB12 2991,232709
#define  CAN_F1R2_FB13 2992,232806
#define  CAN_F1R2_FB14 2993,232903
#define  CAN_F1R2_FB15 2994,233000
#define  CAN_F1R2_FB16 2995,233097
#define  CAN_F1R2_FB17 2996,233194
#define  CAN_F1R2_FB18 2997,233291
#define  CAN_F1R2_FB19 2998,233388
#define  CAN_F1R2_FB20 2999,233485
#define  CAN_F1R2_FB21 3000,233582
#define  CAN_F1R2_FB22 3001,233679
#define  CAN_F1R2_FB23 3002,233776
#define  CAN_F1R2_FB24 3003,233873
#define  CAN_F1R2_FB25 3004,233970
#define  CAN_F1R2_FB26 3005,234067
#define  CAN_F1R2_FB27 3006,234164
#define  CAN_F1R2_FB28 3007,234261
#define  CAN_F1R2_FB29 3008,234358
#define  CAN_F1R2_FB30 3009,234455
#define  CAN_F1R2_FB31 3010,234552
#define  CAN_F2R2_FB0 3013,234733
#define  CAN_F2R2_FB1 3014,234829
#define  CAN_F2R2_FB2 3015,234925
#define  CAN_F2R2_FB3 3016,235021
#define  CAN_F2R2_FB4 3017,235117
#define  CAN_F2R2_FB5 3018,235213
#define  CAN_F2R2_FB6 3019,235309
#define  CAN_F2R2_FB7 3020,235405
#define  CAN_F2R2_FB8 3021,235501
#define  CAN_F2R2_FB9 3022,235597
#define  CAN_F2R2_FB10 3023,235693
#define  CAN_F2R2_FB11 3024,235790
#define  CAN_F2R2_FB12 3025,235887
#define  CAN_F2R2_FB13 3026,235984
#define  CAN_F2R2_FB14 3027,236081
#define  CAN_F2R2_FB15 3028,236178
#define  CAN_F2R2_FB16 3029,236275
#define  CAN_F2R2_FB17 3030,236372
#define  CAN_F2R2_FB18 3031,236469
#define  CAN_F2R2_FB19 3032,236566
#define  CAN_F2R2_FB20 3033,236663
#define  CAN_F2R2_FB21 3034,236760
#define  CAN_F2R2_FB22 3035,236857
#define  CAN_F2R2_FB23 3036,236954
#define  CAN_F2R2_FB24 3037,237051
#define  CAN_F2R2_FB25 3038,237148
#define  CAN_F2R2_FB26 3039,237245
#define  CAN_F2R2_FB27 3040,237342
#define  CAN_F2R2_FB28 3041,237439
#define  CAN_F2R2_FB29 3042,237536
#define  CAN_F2R2_FB30 3043,237633
#define  CAN_F2R2_FB31 3044,237730
#define  CAN_F3R2_FB0 3047,237911
#define  CAN_F3R2_FB1 3048,238007
#define  CAN_F3R2_FB2 3049,238103
#define  CAN_F3R2_FB3 3050,238199
#define  CAN_F3R2_FB4 3051,238295
#define  CAN_F3R2_FB5 3052,238391
#define  CAN_F3R2_FB6 3053,238487
#define  CAN_F3R2_FB7 3054,238583
#define  CAN_F3R2_FB8 3055,238679
#define  CAN_F3R2_FB9 3056,238775
#define  CAN_F3R2_FB10 3057,238871
#define  CAN_F3R2_FB11 3058,238968
#define  CAN_F3R2_FB12 3059,239065
#define  CAN_F3R2_FB13 3060,239162
#define  CAN_F3R2_FB14 3061,239259
#define  CAN_F3R2_FB15 3062,239356
#define  CAN_F3R2_FB16 3063,239453
#define  CAN_F3R2_FB17 3064,239550
#define  CAN_F3R2_FB18 3065,239647
#define  CAN_F3R2_FB19 3066,239744
#define  CAN_F3R2_FB20 3067,239841
#define  CAN_F3R2_FB21 3068,239938
#define  CAN_F3R2_FB22 3069,240035
#define  CAN_F3R2_FB23 3070,240132
#define  CAN_F3R2_FB24 3071,240229
#define  CAN_F3R2_FB25 3072,240326
#define  CAN_F3R2_FB26 3073,240423
#define  CAN_F3R2_FB27 3074,240520
#define  CAN_F3R2_FB28 3075,240617
#define  CAN_F3R2_FB29 3076,240714
#define  CAN_F3R2_FB30 3077,240811
#define  CAN_F3R2_FB31 3078,240908
#define  CAN_F4R2_FB0 3081,241089
#define  CAN_F4R2_FB1 3082,241185
#define  CAN_F4R2_FB2 3083,241281
#define  CAN_F4R2_FB3 3084,241377
#define  CAN_F4R2_FB4 3085,241473
#define  CAN_F4R2_FB5 3086,241569
#define  CAN_F4R2_FB6 3087,241665
#define  CAN_F4R2_FB7 3088,241761
#define  CAN_F4R2_FB8 3089,241857
#define  CAN_F4R2_FB9 3090,241953
#define  CAN_F4R2_FB10 3091,242049
#define  CAN_F4R2_FB11 3092,242146
#define  CAN_F4R2_FB12 3093,242243
#define  CAN_F4R2_FB13 3094,242340
#define  CAN_F4R2_FB14 3095,242437
#define  CAN_F4R2_FB15 3096,242534
#define  CAN_F4R2_FB16 3097,242631
#define  CAN_F4R2_FB17 3098,242728
#define  CAN_F4R2_FB18 3099,242825
#define  CAN_F4R2_FB19 3100,242922
#define  CAN_F4R2_FB20 3101,243019
#define  CAN_F4R2_FB21 3102,243116
#define  CAN_F4R2_FB22 3103,243213
#define  CAN_F4R2_FB23 3104,243310
#define  CAN_F4R2_FB24 3105,243407
#define  CAN_F4R2_FB25 3106,243504
#define  CAN_F4R2_FB26 3107,243601
#define  CAN_F4R2_FB27 3108,243698
#define  CAN_F4R2_FB28 3109,243795
#define  CAN_F4R2_FB29 3110,243892
#define  CAN_F4R2_FB30 3111,243989
#define  CAN_F4R2_FB31 3112,244086
#define  CAN_F5R2_FB0 3115,244267
#define  CAN_F5R2_FB1 3116,244363
#define  CAN_F5R2_FB2 3117,244459
#define  CAN_F5R2_FB3 3118,244555
#define  CAN_F5R2_FB4 3119,244651
#define  CAN_F5R2_FB5 3120,244747
#define  CAN_F5R2_FB6 3121,244843
#define  CAN_F5R2_FB7 3122,244939
#define  CAN_F5R2_FB8 3123,245035
#define  CAN_F5R2_FB9 3124,245131
#define  CAN_F5R2_FB10 3125,245227
#define  CAN_F5R2_FB11 3126,245324
#define  CAN_F5R2_FB12 3127,245421
#define  CAN_F5R2_FB13 3128,245518
#define  CAN_F5R2_FB14 3129,245615
#define  CAN_F5R2_FB15 3130,245712
#define  CAN_F5R2_FB16 3131,245809
#define  CAN_F5R2_FB17 3132,245906
#define  CAN_F5R2_FB18 3133,246003
#define  CAN_F5R2_FB19 3134,246100
#define  CAN_F5R2_FB20 3135,246197
#define  CAN_F5R2_FB21 3136,246294
#define  CAN_F5R2_FB22 3137,246391
#define  CAN_F5R2_FB23 3138,246488
#define  CAN_F5R2_FB24 3139,246585
#define  CAN_F5R2_FB25 3140,246682
#define  CAN_F5R2_FB26 3141,246779
#define  CAN_F5R2_FB27 3142,246876
#define  CAN_F5R2_FB28 3143,246973
#define  CAN_F5R2_FB29 3144,247070
#define  CAN_F5R2_FB30 3145,247167
#define  CAN_F5R2_FB31 3146,247264
#define  CAN_F6R2_FB0 3149,247445
#define  CAN_F6R2_FB1 3150,247541
#define  CAN_F6R2_FB2 3151,247637
#define  CAN_F6R2_FB3 3152,247733
#define  CAN_F6R2_FB4 3153,247829
#define  CAN_F6R2_FB5 3154,247925
#define  CAN_F6R2_FB6 3155,248021
#define  CAN_F6R2_FB7 3156,248117
#define  CAN_F6R2_FB8 3157,248213
#define  CAN_F6R2_FB9 3158,248309
#define  CAN_F6R2_FB10 3159,248405
#define  CAN_F6R2_FB11 3160,248502
#define  CAN_F6R2_FB12 3161,248599
#define  CAN_F6R2_FB13 3162,248696
#define  CAN_F6R2_FB14 3163,248793
#define  CAN_F6R2_FB15 3164,248890
#define  CAN_F6R2_FB16 3165,248987
#define  CAN_F6R2_FB17 3166,249084
#define  CAN_F6R2_FB18 3167,249181
#define  CAN_F6R2_FB19 3168,249278
#define  CAN_F6R2_FB20 3169,249375
#define  CAN_F6R2_FB21 3170,249472
#define  CAN_F6R2_FB22 3171,249569
#define  CAN_F6R2_FB23 3172,249666
#define  CAN_F6R2_FB24 3173,249763
#define  CAN_F6R2_FB25 3174,249860
#define  CAN_F6R2_FB26 3175,249957
#define  CAN_F6R2_FB27 3176,250054
#define  CAN_F6R2_FB28 3177,250151
#define  CAN_F6R2_FB29 3178,250248
#define  CAN_F6R2_FB30 3179,250345
#define  CAN_F6R2_FB31 3180,250442
#define  CAN_F7R2_FB0 3183,250623
#define  CAN_F7R2_FB1 3184,250719
#define  CAN_F7R2_FB2 3185,250815
#define  CAN_F7R2_FB3 3186,250911
#define  CAN_F7R2_FB4 3187,251007
#define  CAN_F7R2_FB5 3188,251103
#define  CAN_F7R2_FB6 3189,251199
#define  CAN_F7R2_FB7 3190,251295
#define  CAN_F7R2_FB8 3191,251391
#define  CAN_F7R2_FB9 3192,251487
#define  CAN_F7R2_FB10 3193,251583
#define  CAN_F7R2_FB11 3194,251680
#define  CAN_F7R2_FB12 3195,251777
#define  CAN_F7R2_FB13 3196,251874
#define  CAN_F7R2_FB14 3197,251971
#define  CAN_F7R2_FB15 3198,252068
#define  CAN_F7R2_FB16 3199,252165
#define  CAN_F7R2_FB17 3200,252262
#define  CAN_F7R2_FB18 3201,252359
#define  CAN_F7R2_FB19 3202,252456
#define  CAN_F7R2_FB20 3203,252553
#define  CAN_F7R2_FB21 3204,252650
#define  CAN_F7R2_FB22 3205,252747
#define  CAN_F7R2_FB23 3206,252844
#define  CAN_F7R2_FB24 3207,252941
#define  CAN_F7R2_FB25 3208,253038
#define  CAN_F7R2_FB26 3209,253135
#define  CAN_F7R2_FB27 3210,253232
#define  CAN_F7R2_FB28 3211,253329
#define  CAN_F7R2_FB29 3212,253426
#define  CAN_F7R2_FB30 3213,253523
#define  CAN_F7R2_FB31 3214,253620
#define  CAN_F8R2_FB0 3217,253801
#define  CAN_F8R2_FB1 3218,253897
#define  CAN_F8R2_FB2 3219,253993
#define  CAN_F8R2_FB3 3220,254089
#define  CAN_F8R2_FB4 3221,254185
#define  CAN_F8R2_FB5 3222,254281
#define  CAN_F8R2_FB6 3223,254377
#define  CAN_F8R2_FB7 3224,254473
#define  CAN_F8R2_FB8 3225,254569
#define  CAN_F8R2_FB9 3226,254665
#define  CAN_F8R2_FB10 3227,254761
#define  CAN_F8R2_FB11 3228,254858
#define  CAN_F8R2_FB12 3229,254955
#define  CAN_F8R2_FB13 3230,255052
#define  CAN_F8R2_FB14 3231,255149
#define  CAN_F8R2_FB15 3232,255246
#define  CAN_F8R2_FB16 3233,255343
#define  CAN_F8R2_FB17 3234,255440
#define  CAN_F8R2_FB18 3235,255537
#define  CAN_F8R2_FB19 3236,255634
#define  CAN_F8R2_FB20 3237,255731
#define  CAN_F8R2_FB21 3238,255828
#define  CAN_F8R2_FB22 3239,255925
#define  CAN_F8R2_FB23 3240,256022
#define  CAN_F8R2_FB24 3241,256119
#define  CAN_F8R2_FB25 3242,256216
#define  CAN_F8R2_FB26 3243,256313
#define  CAN_F8R2_FB27 3244,256410
#define  CAN_F8R2_FB28 3245,256507
#define  CAN_F8R2_FB29 3246,256604
#define  CAN_F8R2_FB30 3247,256701
#define  CAN_F8R2_FB31 3248,256798
#define  CAN_F9R2_FB0 3251,256979
#define  CAN_F9R2_FB1 3252,257075
#define  CAN_F9R2_FB2 3253,257171
#define  CAN_F9R2_FB3 3254,257267
#define  CAN_F9R2_FB4 3255,257363
#define  CAN_F9R2_FB5 3256,257459
#define  CAN_F9R2_FB6 3257,257555
#define  CAN_F9R2_FB7 3258,257651
#define  CAN_F9R2_FB8 3259,257747
#define  CAN_F9R2_FB9 3260,257843
#define  CAN_F9R2_FB10 3261,257939
#define  CAN_F9R2_FB11 3262,258036
#define  CAN_F9R2_FB12 3263,258133
#define  CAN_F9R2_FB13 3264,258230
#define  CAN_F9R2_FB14 3265,258327
#define  CAN_F9R2_FB15 3266,258424
#define  CAN_F9R2_FB16 3267,258521
#define  CAN_F9R2_FB17 3268,258618
#define  CAN_F9R2_FB18 3269,258715
#define  CAN_F9R2_FB19 3270,258812
#define  CAN_F9R2_FB20 3271,258909
#define  CAN_F9R2_FB21 3272,259006
#define  CAN_F9R2_FB22 3273,259103
#define  CAN_F9R2_FB23 3274,259200
#define  CAN_F9R2_FB24 3275,259297
#define  CAN_F9R2_FB25 3276,259394
#define  CAN_F9R2_FB26 3277,259491
#define  CAN_F9R2_FB27 3278,259588
#define  CAN_F9R2_FB28 3279,259685
#define  CAN_F9R2_FB29 3280,259782
#define  CAN_F9R2_FB30 3281,259879
#define  CAN_F9R2_FB31 3282,259976
#define  CAN_F10R2_FB0 3285,260157
#define  CAN_F10R2_FB1 3286,260253
#define  CAN_F10R2_FB2 3287,260349
#define  CAN_F10R2_FB3 3288,260445
#define  CAN_F10R2_FB4 3289,260541
#define  CAN_F10R2_FB5 3290,260637
#define  CAN_F10R2_FB6 3291,260733
#define  CAN_F10R2_FB7 3292,260829
#define  CAN_F10R2_FB8 3293,260925
#define  CAN_F10R2_FB9 3294,261021
#define  CAN_F10R2_FB10 3295,261117
#define  CAN_F10R2_FB11 3296,261214
#define  CAN_F10R2_FB12 3297,261311
#define  CAN_F10R2_FB13 3298,261408
#define  CAN_F10R2_FB14 3299,261505
#define  CAN_F10R2_FB15 3300,261602
#define  CAN_F10R2_FB16 3301,261699
#define  CAN_F10R2_FB17 3302,261796
#define  CAN_F10R2_FB18 3303,261893
#define  CAN_F10R2_FB19 3304,261990
#define  CAN_F10R2_FB20 3305,262087
#define  CAN_F10R2_FB21 3306,262184
#define  CAN_F10R2_FB22 3307,262281
#define  CAN_F10R2_FB23 3308,262378
#define  CAN_F10R2_FB24 3309,262475
#define  CAN_F10R2_FB25 3310,262572
#define  CAN_F10R2_FB26 3311,262669
#define  CAN_F10R2_FB27 3312,262766
#define  CAN_F10R2_FB28 3313,262863
#define  CAN_F10R2_FB29 3314,262960
#define  CAN_F10R2_FB30 3315,263057
#define  CAN_F10R2_FB31 3316,263154
#define  CAN_F11R2_FB0 3319,263335
#define  CAN_F11R2_FB1 3320,263431
#define  CAN_F11R2_FB2 3321,263527
#define  CAN_F11R2_FB3 3322,263623
#define  CAN_F11R2_FB4 3323,263719
#define  CAN_F11R2_FB5 3324,263815
#define  CAN_F11R2_FB6 3325,263911
#define  CAN_F11R2_FB7 3326,264007
#define  CAN_F11R2_FB8 3327,264103
#define  CAN_F11R2_FB9 3328,264199
#define  CAN_F11R2_FB10 3329,264295
#define  CAN_F11R2_FB11 3330,264392
#define  CAN_F11R2_FB12 3331,264489
#define  CAN_F11R2_FB13 3332,264586
#define  CAN_F11R2_FB14 3333,264683
#define  CAN_F11R2_FB15 3334,264780
#define  CAN_F11R2_FB16 3335,264877
#define  CAN_F11R2_FB17 3336,264974
#define  CAN_F11R2_FB18 3337,265071
#define  CAN_F11R2_FB19 3338,265168
#define  CAN_F11R2_FB20 3339,265265
#define  CAN_F11R2_FB21 3340,265362
#define  CAN_F11R2_FB22 3341,265459
#define  CAN_F11R2_FB23 3342,265556
#define  CAN_F11R2_FB24 3343,265653
#define  CAN_F11R2_FB25 3344,265750
#define  CAN_F11R2_FB26 3345,265847
#define  CAN_F11R2_FB27 3346,265944
#define  CAN_F11R2_FB28 3347,266041
#define  CAN_F11R2_FB29 3348,266138
#define  CAN_F11R2_FB30 3349,266235
#define  CAN_F11R2_FB31 3350,266332
#define  CAN_F12R2_FB0 3353,266513
#define  CAN_F12R2_FB1 3354,266609
#define  CAN_F12R2_FB2 3355,266705
#define  CAN_F12R2_FB3 3356,266801
#define  CAN_F12R2_FB4 3357,266897
#define  CAN_F12R2_FB5 3358,266993
#define  CAN_F12R2_FB6 3359,267089
#define  CAN_F12R2_FB7 3360,267185
#define  CAN_F12R2_FB8 3361,267281
#define  CAN_F12R2_FB9 3362,267377
#define  CAN_F12R2_FB10 3363,267473
#define  CAN_F12R2_FB11 3364,267570
#define  CAN_F12R2_FB12 3365,267667
#define  CAN_F12R2_FB13 3366,267764
#define  CAN_F12R2_FB14 3367,267861
#define  CAN_F12R2_FB15 3368,267958
#define  CAN_F12R2_FB16 3369,268055
#define  CAN_F12R2_FB17 3370,268152
#define  CAN_F12R2_FB18 3371,268249
#define  CAN_F12R2_FB19 3372,268346
#define  CAN_F12R2_FB20 3373,268443
#define  CAN_F12R2_FB21 3374,268540
#define  CAN_F12R2_FB22 3375,268637
#define  CAN_F12R2_FB23 3376,268734
#define  CAN_F12R2_FB24 3377,268831
#define  CAN_F12R2_FB25 3378,268928
#define  CAN_F12R2_FB26 3379,269025
#define  CAN_F12R2_FB27 3380,269122
#define  CAN_F12R2_FB28 3381,269219
#define  CAN_F12R2_FB29 3382,269316
#define  CAN_F12R2_FB30 3383,269413
#define  CAN_F12R2_FB31 3384,269510
#define  CAN_F13R2_FB0 3387,269691
#define  CAN_F13R2_FB1 3388,269787
#define  CAN_F13R2_FB2 3389,269883
#define  CAN_F13R2_FB3 3390,269979
#define  CAN_F13R2_FB4 3391,270075
#define  CAN_F13R2_FB5 3392,270171
#define  CAN_F13R2_FB6 3393,270267
#define  CAN_F13R2_FB7 3394,270363
#define  CAN_F13R2_FB8 3395,270459
#define  CAN_F13R2_FB9 3396,270555
#define  CAN_F13R2_FB10 3397,270651
#define  CAN_F13R2_FB11 3398,270748
#define  CAN_F13R2_FB12 3399,270845
#define  CAN_F13R2_FB13 3400,270942
#define  CAN_F13R2_FB14 3401,271039
#define  CAN_F13R2_FB15 3402,271136
#define  CAN_F13R2_FB16 3403,271233
#define  CAN_F13R2_FB17 3404,271330
#define  CAN_F13R2_FB18 3405,271427
#define  CAN_F13R2_FB19 3406,271524
#define  CAN_F13R2_FB20 3407,271621
#define  CAN_F13R2_FB21 3408,271718
#define  CAN_F13R2_FB22 3409,271815
#define  CAN_F13R2_FB23 3410,271912
#define  CAN_F13R2_FB24 3411,272009
#define  CAN_F13R2_FB25 3412,272106
#define  CAN_F13R2_FB26 3413,272203
#define  CAN_F13R2_FB27 3414,272300
#define  CAN_F13R2_FB28 3415,272397
#define  CAN_F13R2_FB29 3416,272494
#define  CAN_F13R2_FB30 3417,272591
#define  CAN_F13R2_FB31 3418,272688
#define  CRC_DR_DR 3426,273279
#define  CRC_IDR_IDR 3429,273459
#define  CRC_CR_RESET 3432,273660
#define  CRC_CR_POLYSIZE 3433,273772
#define  CRC_CR_POLYSIZE_0 3434,273870
#define  CRC_CR_POLYSIZE_1 3435,273969
#define  CRC_CR_REV_IN 3436,274068
#define  CRC_CR_REV_IN_0 3437,274176
#define  CRC_CR_REV_IN_1 3438,274259
#define  CRC_CR_REV_OUT 3439,274342
#define  CRC_INIT_INIT 3442,274536
#define  CRC_POL_POL 3445,274720
#define  DAC_CR_EN1 3453,275322
#define  DAC_CR_BOFF1 3454,275426
#define  DAC_CR_TEN1 3455,275545
#define  DAC_CR_TSEL1 3457,275659
#define  DAC_CR_TSEL1_0 3458,275787
#define  DAC_CR_TSEL1_1 3459,275877
#define  DAC_CR_TSEL1_2 3460,275967
#define  DAC_CR_WAVE1 3462,276059
#define  DAC_CR_WAVE1_0 3463,276207
#define  DAC_CR_WAVE1_1 3464,276297
#define  DAC_CR_MAMP1 3466,276389
#define  DAC_CR_MAMP1_0 3467,276523
#define  DAC_CR_MAMP1_1 3468,276613
#define  DAC_CR_MAMP1_2 3469,276703
#define  DAC_CR_MAMP1_3 3470,276793
#define  DAC_CR_DMAEN1 3472,276885
#define  DAC_CR_DMAUDRIE1 3473,276993
#define  DAC_CR_EN2 3474,277114
#define  DAC_CR_BOFF2 3475,277218
#define  DAC_CR_TEN2 3476,277337
#define  DAC_CR_TSEL2 3478,277451
#define  DAC_CR_TSEL2_0 3479,277579
#define  DAC_CR_TSEL2_1 3480,277669
#define  DAC_CR_TSEL2_2 3481,277759
#define  DAC_CR_WAVE2 3483,277851
#define  DAC_CR_WAVE2_0 3484,277999
#define  DAC_CR_WAVE2_1 3485,278089
#define  DAC_CR_MAMP2 3487,278181
#define  DAC_CR_MAMP2_0 3488,278315
#define  DAC_CR_MAMP2_1 3489,278405
#define  DAC_CR_MAMP2_2 3490,278495
#define  DAC_CR_MAMP2_3 3491,278585
#define  DAC_CR_DMAEN2 3493,278677
#define  DAC_CR_DMAUDRIE2 3494,278786
#define  DAC_SWTRIGR_SWTRIG1 3497,278991
#define  DAC_SWTRIGR_SWTRIG2 3498,279105
#define  DAC_DHR12R1_DACC1DHR 3501,279303
#define  DAC_DHR12L1_DACC1DHR 3504,279510
#define  DAC_DHR8R1_DACC1DHR 3507,279716
#define  DAC_DHR12R2_DACC2DHR 3510,279922
#define  DAC_DHR12L2_DACC2DHR 3513,280129
#define  DAC_DHR8R2_DACC2DHR 3516,280335
#define  DAC_DHR12RD_DACC1DHR 3519,280541
#define  DAC_DHR12RD_DACC2DHR 3520,280664
#define  DAC_DHR12LD_DACC1DHR 3523,280871
#define  DAC_DHR12LD_DACC2DHR 3524,280993
#define  DAC_DHR8RD_DACC1DHR 3527,281199
#define  DAC_DHR8RD_DACC2DHR 3528,281321
#define  DAC_DOR1_DACC1DOR 3531,281527
#define  DAC_DOR2_DACC2DOR 3534,281720
#define  DAC_SR_DMAUDR1 3537,281913
#define  DAC_SR_DMAUDR2 3538,282028
#define  DBGMCU_IDCODE_DEV_ID 3546,282637
#define  DBGMCU_IDCODE_REV_ID 3547,282706
#define  DBGMCU_CR_DBG_SLEEP 3550,282859
#define  DBGMCU_CR_DBG_STOP 3551,282928
#define  DBGMCU_CR_DBG_STANDBY 3552,282997
#define  DBGMCU_CR_TRACE_IOEN 3553,283066
#define  DBGMCU_CR_TRACE_MODE 3555,283137
#define  DBGMCU_CR_TRACE_MODE_0 3556,283206
#define  DBGMCU_CR_TRACE_MODE_1 3557,283287
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3560,283452
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3561,283521
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3562,283590
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3563,283659
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3564,283728
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3565,283797
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3566,283866
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3567,283935
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3568,284004
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3569,284077
#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT 3570,284150
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3571,284223
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3574,284376
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3575,284445
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3576,284514
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3577,284583
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3578,284652
#define  DBGMCU_APB2_FZ_DBG_TIM20_STOP 3579,284721
#define  DMA_ISR_GIF1 3587,285284
#define  DMA_ISR_TCIF1 3588,285400
#define  DMA_ISR_HTIF1 3589,285517
#define  DMA_ISR_TEIF1 3590,285630
#define  DMA_ISR_GIF2 3591,285744
#define  DMA_ISR_TCIF2 3592,285860
#define  DMA_ISR_HTIF2 3593,285977
#define  DMA_ISR_TEIF2 3594,286090
#define  DMA_ISR_GIF3 3595,286204
#define  DMA_ISR_TCIF3 3596,286320
#define  DMA_ISR_HTIF3 3597,286437
#define  DMA_ISR_TEIF3 3598,286550
#define  DMA_ISR_GIF4 3599,286664
#define  DMA_ISR_TCIF4 3600,286780
#define  DMA_ISR_HTIF4 3601,286897
#define  DMA_ISR_TEIF4 3602,287010
#define  DMA_ISR_GIF5 3603,287124
#define  DMA_ISR_TCIF5 3604,287240
#define  DMA_ISR_HTIF5 3605,287357
#define  DMA_ISR_TEIF5 3606,287470
#define  DMA_ISR_GIF6 3607,287584
#define  DMA_ISR_TCIF6 3608,287700
#define  DMA_ISR_HTIF6 3609,287817
#define  DMA_ISR_TEIF6 3610,287930
#define  DMA_ISR_GIF7 3611,288044
#define  DMA_ISR_TCIF7 3612,288160
#define  DMA_ISR_HTIF7 3613,288277
#define  DMA_ISR_TEIF7 3614,288390
#define  DMA_IFCR_CGIF1 3617,288588
#define  DMA_IFCR_CTCIF1 3618,288705
#define  DMA_IFCR_CHTIF1 3619,288823
#define  DMA_IFCR_CTEIF1 3620,288937
#define  DMA_IFCR_CGIF2 3621,289052
#define  DMA_IFCR_CTCIF2 3622,289169
#define  DMA_IFCR_CHTIF2 3623,289287
#define  DMA_IFCR_CTEIF2 3624,289401
#define  DMA_IFCR_CGIF3 3625,289516
#define  DMA_IFCR_CTCIF3 3626,289633
#define  DMA_IFCR_CHTIF3 3627,289751
#define  DMA_IFCR_CTEIF3 3628,289865
#define  DMA_IFCR_CGIF4 3629,289980
#define  DMA_IFCR_CTCIF4 3630,290097
#define  DMA_IFCR_CHTIF4 3631,290215
#define  DMA_IFCR_CTEIF4 3632,290329
#define  DMA_IFCR_CGIF5 3633,290444
#define  DMA_IFCR_CTCIF5 3634,290561
#define  DMA_IFCR_CHTIF5 3635,290679
#define  DMA_IFCR_CTEIF5 3636,290793
#define  DMA_IFCR_CGIF6 3637,290908
#define  DMA_IFCR_CTCIF6 3638,291025
#define  DMA_IFCR_CHTIF6 3639,291143
#define  DMA_IFCR_CTEIF6 3640,291257
#define  DMA_IFCR_CGIF7 3641,291372
#define  DMA_IFCR_CTCIF7 3642,291489
#define  DMA_IFCR_CHTIF7 3643,291607
#define  DMA_IFCR_CTEIF7 3644,291721
#define  DMA_CCR_EN 3647,291920
#define  DMA_CCR_TCIE 3648,292040
#define  DMA_CCR_HTIE 3649,292160
#define  DMA_CCR_TEIE 3650,292280
#define  DMA_CCR_DIR 3651,292400
#define  DMA_CCR_CIRC 3652,292520
#define  DMA_CCR_PINC 3653,292640
#define  DMA_CCR_MINC 3654,292760
#define  DMA_CCR_PSIZE 3656,292882
#define  DMA_CCR_PSIZE_0 3657,293002
#define  DMA_CCR_PSIZE_1 3658,293122
#define  DMA_CCR_MSIZE 3660,293244
#define  DMA_CCR_MSIZE_0 3661,293364
#define  DMA_CCR_MSIZE_1 3662,293484
#define  DMA_CCR_PL 3664,293606
#define  DMA_CCR_PL_0 3665,293726
#define  DMA_CCR_PL_1 3666,293846
#define  DMA_CCR_MEM2MEM 3668,293968
#define  DMA_CNDTR_NDT 3671,294172
#define  DMA_CPAR_PA 3674,294376
#define  DMA_CMAR_MA 3677,294580
#define  EXTI_IMR_MR0 3685,295194
#define  EXTI_IMR_MR1 3686,295303
#define  EXTI_IMR_MR2 3687,295412
#define  EXTI_IMR_MR3 3688,295521
#define  EXTI_IMR_MR4 3689,295630
#define  EXTI_IMR_MR5 3690,295739
#define  EXTI_IMR_MR6 3691,295848
#define  EXTI_IMR_MR7 3692,295957
#define  EXTI_IMR_MR8 3693,296066
#define  EXTI_IMR_MR9 3694,296175
#define  EXTI_IMR_MR10 3695,296284
#define  EXTI_IMR_MR11 3696,296394
#define  EXTI_IMR_MR12 3697,296504
#define  EXTI_IMR_MR13 3698,296614
#define  EXTI_IMR_MR14 3699,296724
#define  EXTI_IMR_MR15 3700,296834
#define  EXTI_IMR_MR16 3701,296944
#define  EXTI_IMR_MR17 3702,297054
#define  EXTI_IMR_MR18 3703,297164
#define  EXTI_IMR_MR19 3704,297274
#define  EXTI_IMR_MR20 3705,297384
#define  EXTI_IMR_MR21 3706,297494
#define  EXTI_IMR_MR22 3707,297604
#define  EXTI_IMR_MR23 3708,297714
#define  EXTI_IMR_MR24 3709,297824
#define  EXTI_IMR_MR25 3710,297934
#define  EXTI_IMR_MR26 3711,298044
#define  EXTI_IMR_MR27 3712,298154
#define  EXTI_IMR_MR28 3713,298264
#define  EXTI_IMR_MR29 3714,298374
#define  EXTI_IMR_MR30 3715,298484
#define  EXTI_IMR_MR31 3716,298594
#define  EXTI_EMR_MR0 3719,298788
#define  EXTI_EMR_MR1 3720,298893
#define  EXTI_EMR_MR2 3721,298998
#define  EXTI_EMR_MR3 3722,299103
#define  EXTI_EMR_MR4 3723,299208
#define  EXTI_EMR_MR5 3724,299313
#define  EXTI_EMR_MR6 3725,299418
#define  EXTI_EMR_MR7 3726,299523
#define  EXTI_EMR_MR8 3727,299628
#define  EXTI_EMR_MR9 3728,299733
#define  EXTI_EMR_MR10 3729,299838
#define  EXTI_EMR_MR11 3730,299944
#define  EXTI_EMR_MR12 3731,300050
#define  EXTI_EMR_MR13 3732,300156
#define  EXTI_EMR_MR14 3733,300262
#define  EXTI_EMR_MR15 3734,300368
#define  EXTI_EMR_MR16 3735,300474
#define  EXTI_EMR_MR17 3736,300580
#define  EXTI_EMR_MR18 3737,300686
#define  EXTI_EMR_MR19 3738,300792
#define  EXTI_EMR_MR20 3739,300898
#define  EXTI_EMR_MR21 3740,301004
#define  EXTI_EMR_MR22 3741,301110
#define  EXTI_EMR_MR23 3742,301216
#define  EXTI_EMR_MR24 3743,301322
#define  EXTI_EMR_MR25 3744,301428
#define  EXTI_EMR_MR26 3745,301534
#define  EXTI_EMR_MR27 3746,301640
#define  EXTI_EMR_MR28 3747,301746
#define  EXTI_EMR_MR29 3748,301852
#define  EXTI_EMR_MR30 3749,301958
#define  EXTI_EMR_MR31 3750,302064
#define  EXTI_RTSR_TR0 3753,302254
#define  EXTI_RTSR_TR1 3754,302387
#define  EXTI_RTSR_TR2 3755,302520
#define  EXTI_RTSR_TR3 3756,302653
#define  EXTI_RTSR_TR4 3757,302786
#define  EXTI_RTSR_TR5 3758,302919
#define  EXTI_RTSR_TR6 3759,303052
#define  EXTI_RTSR_TR7 3760,303185
#define  EXTI_RTSR_TR8 3761,303318
#define  EXTI_RTSR_TR9 3762,303451
#define  EXTI_RTSR_TR10 3763,303584
#define  EXTI_RTSR_TR11 3764,303718
#define  EXTI_RTSR_TR12 3765,303852
#define  EXTI_RTSR_TR13 3766,303986
#define  EXTI_RTSR_TR14 3767,304120
#define  EXTI_RTSR_TR15 3768,304254
#define  EXTI_RTSR_TR16 3769,304388
#define  EXTI_RTSR_TR17 3770,304522
#define  EXTI_RTSR_TR18 3771,304656
#define  EXTI_RTSR_TR19 3772,304790
#define  EXTI_RTSR_TR20 3773,304924
#define  EXTI_RTSR_TR21 3774,305058
#define  EXTI_RTSR_TR22 3775,305192
#define  EXTI_RTSR_TR29 3776,305326
#define  EXTI_RTSR_TR30 3777,305460
#define  EXTI_RTSR_TR31 3778,305594
#define  EXTI_FTSR_TR0 3781,305812
#define  EXTI_FTSR_TR1 3782,305946
#define  EXTI_FTSR_TR2 3783,306080
#define  EXTI_FTSR_TR3 3784,306214
#define  EXTI_FTSR_TR4 3785,306348
#define  EXTI_FTSR_TR5 3786,306482
#define  EXTI_FTSR_TR6 3787,306616
#define  EXTI_FTSR_TR7 3788,306750
#define  EXTI_FTSR_TR8 3789,306884
#define  EXTI_FTSR_TR9 3790,307018
#define  EXTI_FTSR_TR10 3791,307152
#define  EXTI_FTSR_TR11 3792,307287
#define  EXTI_FTSR_TR12 3793,307422
#define  EXTI_FTSR_TR13 3794,307557
#define  EXTI_FTSR_TR14 3795,307692
#define  EXTI_FTSR_TR15 3796,307827
#define  EXTI_FTSR_TR16 3797,307962
#define  EXTI_FTSR_TR17 3798,308097
#define  EXTI_FTSR_TR18 3799,308232
#define  EXTI_FTSR_TR19 3800,308367
#define  EXTI_FTSR_TR20 3801,308502
#define  EXTI_FTSR_TR21 3802,308637
#define  EXTI_FTSR_TR22 3803,308772
#define  EXTI_FTSR_TR29 3804,308907
#define  EXTI_FTSR_TR30 3805,309042
#define  EXTI_FTSR_TR31 3806,309177
#define  EXTI_SWIER_SWIER0 3809,309396
#define  EXTI_SWIER_SWIER1 3810,309509
#define  EXTI_SWIER_SWIER2 3811,309622
#define  EXTI_SWIER_SWIER3 3812,309735
#define  EXTI_SWIER_SWIER4 3813,309848
#define  EXTI_SWIER_SWIER5 3814,309961
#define  EXTI_SWIER_SWIER6 3815,310074
#define  EXTI_SWIER_SWIER7 3816,310187
#define  EXTI_SWIER_SWIER8 3817,310300
#define  EXTI_SWIER_SWIER9 3818,310413
#define  EXTI_SWIER_SWIER10 3819,310526
#define  EXTI_SWIER_SWIER11 3820,310640
#define  EXTI_SWIER_SWIER12 3821,310754
#define  EXTI_SWIER_SWIER13 3822,310868
#define  EXTI_SWIER_SWIER14 3823,310982
#define  EXTI_SWIER_SWIER15 3824,311096
#define  EXTI_SWIER_SWIER16 3825,311210
#define  EXTI_SWIER_SWIER17 3826,311324
#define  EXTI_SWIER_SWIER18 3827,311438
#define  EXTI_SWIER_SWIER19 3828,311552
#define  EXTI_SWIER_SWIER20 3829,311666
#define  EXTI_SWIER_SWIER21 3830,311780
#define  EXTI_SWIER_SWIER22 3831,311894
#define  EXTI_SWIER_SWIER29 3832,312008
#define  EXTI_SWIER_SWIER30 3833,312122
#define  EXTI_SWIER_SWIER31 3834,312236
#define  EXTI_PR_PR0 3837,312434
#define  EXTI_PR_PR1 3838,312541
#define  EXTI_PR_PR2 3839,312648
#define  EXTI_PR_PR3 3840,312755
#define  EXTI_PR_PR4 3841,312862
#define  EXTI_PR_PR5 3842,312969
#define  EXTI_PR_PR6 3843,313076
#define  EXTI_PR_PR7 3844,313183
#define  EXTI_PR_PR8 3845,313290
#define  EXTI_PR_PR9 3846,313397
#define  EXTI_PR_PR10 3847,313504
#define  EXTI_PR_PR11 3848,313612
#define  EXTI_PR_PR12 3849,313720
#define  EXTI_PR_PR13 3850,313828
#define  EXTI_PR_PR14 3851,313936
#define  EXTI_PR_PR15 3852,314044
#define  EXTI_PR_PR16 3853,314152
#define  EXTI_PR_PR17 3854,314260
#define  EXTI_PR_PR18 3855,314368
#define  EXTI_PR_PR19 3856,314476
#define  EXTI_PR_PR20 3857,314584
#define  EXTI_PR_PR21 3858,314692
#define  EXTI_PR_PR22 3859,314800
#define  EXTI_PR_PR29 3860,314908
#define  EXTI_PR_PR30 3861,315016
#define  EXTI_PR_PR31 3862,315124
#define  EXTI_IMR2_MR32 3865,315316
#define  EXTI_IMR2_MR33 3866,315426
#define  EXTI_IMR2_MR34 3867,315536
#define  EXTI_IMR2_MR35 3868,315646
#define  EXTI_EMR2_MR32 3871,315840
#define  EXTI_EMR2_MR33 3872,315946
#define  EXTI_EMR2_MR34 3873,316052
#define  EXTI_EMR2_MR35 3874,316158
#define  EXTI_RTSR2_TR32 3877,316349
#define  EXTI_RTSR2_TR33 3878,316484
#define  EXTI_FTSR2_TR32 3881,316703
#define  EXTI_FTSR2_TR33 3882,316838
#define  EXTI_SWIER2_SWIER32 3885,317057
#define  EXTI_SWIER2_SWIER33 3886,317171
#define  EXTI_PR2_PR32 3889,317369
#define  EXTI_PR2_PR33 3890,317477
#define  FLASH_ACR_LATENCY 3898,318079
#define  FLASH_ACR_LATENCY_0 3899,318191
#define  FLASH_ACR_LATENCY_1 3900,318281
#define  FLASH_ACR_LATENCY_2 3901,318371
#define  FLASH_ACR_HLFCYA 3903,318463
#define  FLASH_ACR_PRFTBE 3904,318578
#define  FLASH_ACR_PRFTBS 3905,318685
#define  FLASH_KEYR_FKEYR 3908,318876
#define  RDP_KEY 3910,318971
#define  FLASH_KEY1 3911,319063
#define  FLASH_KEY2 3912,319157
#define  FLASH_OPTKEYR_OPTKEYR 3915,319335
#define  FLASH_OPTKEY1 3917,319437
#define  FLASH_OPTKEY2 3918,319538
#define  FLASH_SR_BSY 3921,319722
#define  FLASH_SR_PGERR 3922,319811
#define  FLASH_SR_WRPERR 3923,319913
#define  FLASH_SR_EOP 3924,320020
#define  FLASH_CR_PG 3927,320205
#define  FLASH_CR_PER 3928,320301
#define  FLASH_CR_MER 3929,320396
#define  FLASH_CR_OPTPG 3930,320491
#define  FLASH_CR_OPTER 3931,320599
#define  FLASH_CR_STRT 3932,320701
#define  FLASH_CR_LOCK 3933,320791
#define  FLASH_CR_OPTWRE 3934,320880
#define  FLASH_CR_ERRIE 3935,320990
#define  FLASH_CR_EOPIE 3936,321097
#define  FLASH_CR_OBL_LAUNCH 3937,321215
#define  FLASH_AR_FAR 3940,321409
#define  FLASH_OBR_OPTERR 3943,321591
#define  FLASH_OBR_RDPRT 3944,321693
#define  FLASH_OBR_RDPRT_1 3945,321793
#define  FLASH_OBR_RDPRT_2 3946,321901
#define  FLASH_OBR_USER 3948,322011
#define  FLASH_OBR_IWDG_SW 3949,322113
#define  FLASH_OBR_nRST_STOP 3950,322205
#define  FLASH_OBR_nRST_STDBY 3951,322299
#define  FLASH_OBR_nBOOT1 3952,322394
#define  FLASH_OBR_VDDA_MONITOR 3953,322485
#define  FLASH_OBR_SRAM_PE 3954,322582
#define  FLASH_OBR_DATA0 3955,322674
#define  FLASH_OBR_DATA1 3956,322757
#define FLASH_OBR_WDG_SW 3959,322864
#define  FLASH_WRPR_WRP 3962,322992
#define  OB_RDP_RDP 3967,323258
#define  OB_RDP_nRDP 3968,323370
#define  OB_USER_USER 3971,323579
#define  OB_USER_nUSER 3972,323680
#define  OB_WRP0_WRP0 3975,323878
#define  OB_WRP0_nWRP0 3976,324005
#define  OB_WRP1_WRP1 3979,324229
#define  OB_WRP1_nWRP1 3980,324356
#define  OB_WRP2_WRP2 3983,324580
#define  OB_WRP2_nWRP2 3984,324707
#define  OB_WRP3_WRP3 3987,324931
#define  OB_WRP3_nWRP3 3988,325058
#define  FMC_BCRx_MBKEN 3996,325691
#define  FMC_BCRx_MUXEN 3997,325812
#define  FMC_BCRx_MTYP 3999,325935
#define  FMC_BCRx_MTYP_0 4000,326056
#define  FMC_BCRx_MTYP_1 4001,326144
#define  FMC_BCRx_MWID 4003,326234
#define  FMC_BCRx_MWID_0 4004,326355
#define  FMC_BCRx_MWID_1 4005,326443
#define  FMC_BCRx_FACCEN 4007,326533
#define  FMC_BCRx_BURSTEN 4008,326642
#define  FMC_BCRx_WAITPOL 4009,326751
#define  FMC_BCRx_WRAPMOD 4010,326860
#define  FMC_BCRx_WAITCFG 4011,326969
#define  FMC_BCRx_WREN 4012,327078
#define  FMC_BCRx_WAITEN 4013,327187
#define  FMC_BCRx_EXTMOD 4014,327296
#define  FMC_BCRx_ASYNCWAIT 4015,327405
#define  FMC_BCRx_CBURSTRW 4016,327514
#define  FMC_BCR1_MBKEN 4019,327706
#define  FMC_BCR1_MUXEN 4020,327827
#define  FMC_BCR1_MTYP 4022,327950
#define  FMC_BCR1_MTYP_0 4023,328071
#define  FMC_BCR1_MTYP_1 4024,328159
#define  FMC_BCR1_MWID 4026,328249
#define  FMC_BCR1_MWID_0 4027,328370
#define  FMC_BCR1_MWID_1 4028,328458
#define  FMC_BCR1_FACCEN 4030,328548
#define  FMC_BCR1_BURSTEN 4031,328657
#define  FMC_BCR1_WAITPOL 4032,328766
#define  FMC_BCR1_WRAPMOD 4033,328875
#define  FMC_BCR1_WAITCFG 4034,328984
#define  FMC_BCR1_WREN 4035,329093
#define  FMC_BCR1_WAITEN 4036,329202
#define  FMC_BCR1_EXTMOD 4037,329311
#define  FMC_BCR1_ASYNCWAIT 4038,329420
#define  FMC_BCR1_CBURSTRW 4039,329529
#define  FMC_BCR1_CCLKEN 4040,329638
#define  FMC_BCR2_MBKEN 4043,329830
#define  FMC_BCR2_MUXEN 4044,329951
#define  FMC_BCR2_MTYP 4046,330074
#define  FMC_BCR2_MTYP_0 4047,330195
#define  FMC_BCR2_MTYP_1 4048,330283
#define  FMC_BCR2_MWID 4050,330373
#define  FMC_BCR2_MWID_0 4051,330494
#define  FMC_BCR2_MWID_1 4052,330582
#define  FMC_BCR2_FACCEN 4054,330672
#define  FMC_BCR2_BURSTEN 4055,330781
#define  FMC_BCR2_WAITPOL 4056,330890
#define  FMC_BCR2_WRAPMOD 4057,330999
#define  FMC_BCR2_WAITCFG 4058,331108
#define  FMC_BCR2_WREN 4059,331217
#define  FMC_BCR2_WAITEN 4060,331326
#define  FMC_BCR2_EXTMOD 4061,331435
#define  FMC_BCR2_ASYNCWAIT 4062,331544
#define  FMC_BCR2_CBURSTRW 4063,331653
#define  FMC_BCR3_MBKEN 4066,331845
#define  FMC_BCR3_MUXEN 4067,331966
#define  FMC_BCR3_MTYP 4069,332089
#define  FMC_BCR3_MTYP_0 4070,332210
#define  FMC_BCR3_MTYP_1 4071,332298
#define  FMC_BCR3_MWID 4073,332388
#define  FMC_BCR3_MWID_0 4074,332509
#define  FMC_BCR3_MWID_1 4075,332597
#define  FMC_BCR3_FACCEN 4077,332687
#define  FMC_BCR3_BURSTEN 4078,332796
#define  FMC_BCR3_WAITPOL 4079,332905
#define  FMC_BCR3_WRAPMOD 4080,333014
#define  FMC_BCR3_WAITCFG 4081,333123
#define  FMC_BCR3_WREN 4082,333232
#define  FMC_BCR3_WAITEN 4083,333341
#define  FMC_BCR3_EXTMOD 4084,333450
#define  FMC_BCR3_ASYNCWAIT 4085,333559
#define  FMC_BCR3_CBURSTRW 4086,333668
#define  FMC_BCR4_MBKEN 4089,333860
#define  FMC_BCR4_MUXEN 4090,333981
#define  FMC_BCR4_MTYP 4092,334104
#define  FMC_BCR4_MTYP_0 4093,334225
#define  FMC_BCR4_MTYP_1 4094,334313
#define  FMC_BCR4_MWID 4096,334403
#define  FMC_BCR4_MWID_0 4097,334524
#define  FMC_BCR4_MWID_1 4098,334612
#define  FMC_BCR4_FACCEN 4100,334702
#define  FMC_BCR4_BURSTEN 4101,334811
#define  FMC_BCR4_WAITPOL 4102,334920
#define  FMC_BCR4_WRAPMOD 4103,335029
#define  FMC_BCR4_WAITCFG 4104,335138
#define  FMC_BCR4_WREN 4105,335247
#define  FMC_BCR4_WAITEN 4106,335356
#define  FMC_BCR4_EXTMOD 4107,335465
#define  FMC_BCR4_ASYNCWAIT 4108,335574
#define  FMC_BCR4_CBURSTRW 4109,335683
#define  FMC_BTRx_ADDSET 4112,335874
#define  FMC_BTRx_ADDSET_0 4113,336004
#define  FMC_BTRx_ADDSET_1 4114,336092
#define  FMC_BTRx_ADDSET_2 4115,336180
#define  FMC_BTR_ADDSET_3 4116,336268
#define  FMC_BTRx_ADDHLD 4118,336357
#define  FMC_BTRx_ADDHLD_0 4119,336487
#define  FMC_BTRx_ADDHLD_1 4120,336575
#define  FMC_BTRx_ADDHLD_2 4121,336663
#define  FMC_BTRx_ADDHLD_3 4122,336751
#define  FMC_BTRx_DATAST 4124,336841
#define  FMC_BTR_DATAST_0 4125,336963
#define  FMC_BTRx_DATAST_1 4126,337050
#define  FMC_BTRx_DATAST_2 4127,337138
#define  FMC_BTRx_DATAST_3 4128,337226
#define  FMC_BTRx_DATAST_4 4129,337314
#define  FMC_BTRx_DATAST_5 4130,337402
#define  FMC_BTRx_DATAST_6 4131,337490
#define  FMC_BTRx_DATAST_7 4132,337578
#define  FMC_BTRx_BUSTURN 4134,337668
#define  FMC_BTRx_BUSTURN_0 4135,337800
#define  FMC_BTRx_BUSTURN_1 4136,337888
#define  FMC_BTRx_BUSTURN_2 4137,337976
#define  FMC_BTRx_BUSTURN_3 4138,338064
#define  FMC_BTRx_CLKDIV 4140,338154
#define  FMC_BTRx_CLKDIV_0 4141,338274
#define  FMC_BTRx_CLKDIV_1 4142,338362
#define  FMC_BTRx_CLKDIV_2 4143,338450
#define  FMC_BTRx_CLKDIV_3 4144,338538
#define  FMC_BTRx_DATLAT 4146,338628
#define  FMC_BTRx_DATLAT_0 4147,338741
#define  FMC_BTRx_DATLAT_1 4148,338829
#define  FMC_BTRx_DATLAT_2 4149,338917
#define  FMC_BTRx_DATLAT_3 4150,339005
#define  FMC_BTRx_ACCMOD 4152,339095
#define  FMC_BTRx_ACCMOD_0 4153,339208
#define  FMC_BTRx_ACCMOD_1 4154,339296
#define  FMC_BTR1_ADDSET 4157,339466
#define  FMC_BTR1_ADDSET_0 4158,339596
#define  FMC_BTR1_ADDSET_1 4159,339684
#define  FMC_BTR1_ADDSET_2 4160,339772
#define  FMC_BTR1_ADDSET_3 4161,339860
#define  FMC_BTR1_ADDHLD 4163,339950
#define  FMC_BTR1_ADDHLD_0 4164,340080
#define  FMC_BTR1_ADDHLD_1 4165,340168
#define  FMC_BTR1_ADDHLD_2 4166,340256
#define  FMC_BTR1_ADDHLD_3 4167,340344
#define  FMC_BTR1_DATAST 4169,340434
#define  FMC_BTR1_DATAST_0 4170,340556
#define  FMC_BTR1_DATAST_1 4171,340644
#define  FMC_BTR1_DATAST_2 4172,340732
#define  FMC_BTR1_DATAST_3 4173,340820
#define  FMC_BTR1_DATAST_4 4174,340908
#define  FMC_BTR1_DATAST_5 4175,340996
#define  FMC_BTR1_DATAST_6 4176,341084
#define  FMC_BTR1_DATAST_7 4177,341172
#define  FMC_BTR1_BUSTURN 4179,341262
#define  FMC_BTR1_BUSTURN_0 4180,341394
#define  FMC_BTR1_BUSTURN_1 4181,341482
#define  FMC_BTR1_BUSTURN_2 4182,341570
#define  FMC_BTR1_BUSTURN_3 4183,341658
#define  FMC_BTR1_CLKDIV 4185,341748
#define  FMC_BTR1_CLKDIV_0 4186,341868
#define  FMC_BTR1_CLKDIV_1 4187,341956
#define  FMC_BTR1_CLKDIV_2 4188,342044
#define  FMC_BTR1_CLKDIV_3 4189,342132
#define  FMC_BTR1_DATLAT 4191,342222
#define  FMC_BTR1_DATLAT_0 4192,342335
#define  FMC_BTR1_DATLAT_1 4193,342423
#define  FMC_BTR1_DATLAT_2 4194,342511
#define  FMC_BTR1_DATLAT_3 4195,342599
#define  FMC_BTR1_ACCMOD 4197,342689
#define  FMC_BTR1_ACCMOD_0 4198,342802
#define  FMC_BTR1_ACCMOD_1 4199,342890
#define  FMC_BTR2_ADDSET 4202,343061
#define  FMC_BTR2_ADDSET_0 4203,343191
#define  FMC_BTR2_ADDSET_1 4204,343279
#define  FMC_BTR2_ADDSET_2 4205,343367
#define  FMC_BTR2_ADDSET_3 4206,343455
#define  FMC_BTR2_ADDHLD 4208,343545
#define  FMC_BTR2_ADDHLD_0 4209,343674
#define  FMC_BTR2_ADDHLD_1 4210,343762
#define  FMC_BTR2_ADDHLD_2 4211,343850
#define  FMC_BTR2_ADDHLD_3 4212,343938
#define  FMC_BTR2_DATAST 4214,344028
#define  FMC_BTR2_DATAST_0 4215,344150
#define  FMC_BTR2_DATAST_1 4216,344238
#define  FMC_BTR2_DATAST_2 4217,344326
#define  FMC_BTR2_DATAST_3 4218,344414
#define  FMC_BTR2_DATAST_4 4219,344502
#define  FMC_BTR2_DATAST_5 4220,344590
#define  FMC_BTR2_DATAST_6 4221,344678
#define  FMC_BTR2_DATAST_7 4222,344766
#define  FMC_BTR2_BUSTURN 4224,344856
#define  FMC_BTR2_BUSTURN_0 4225,344988
#define  FMC_BTR2_BUSTURN_1 4226,345076
#define  FMC_BTR2_BUSTURN_2 4227,345164
#define  FMC_BTR2_BUSTURN_3 4228,345252
#define  FMC_BTR2_CLKDIV 4230,345342
#define  FMC_BTR2_CLKDIV_0 4231,345462
#define  FMC_BTR2_CLKDIV_1 4232,345550
#define  FMC_BTR2_CLKDIV_2 4233,345638
#define  FMC_BTR2_CLKDIV_3 4234,345726
#define  FMC_BTR2_DATLAT 4236,345816
#define  FMC_BTR2_DATLAT_0 4237,345929
#define  FMC_BTR2_DATLAT_1 4238,346017
#define  FMC_BTR2_DATLAT_2 4239,346105
#define  FMC_BTR2_DATLAT_3 4240,346193
#define  FMC_BTR2_ACCMOD 4242,346283
#define  FMC_BTR2_ACCMOD_0 4243,346396
#define  FMC_BTR2_ACCMOD_1 4244,346484
#define  FMC_BTR3_ADDSET 4247,346656
#define  FMC_BTR3_ADDSET_0 4248,346786
#define  FMC_BTR3_ADDSET_1 4249,346874
#define  FMC_BTR3_ADDSET_2 4250,346962
#define  FMC_BTR3_ADDSET_3 4251,347050
#define  FMC_BTR3_ADDHLD 4253,347140
#define  FMC_BTR3_ADDHLD_0 4254,347269
#define  FMC_BTR3_ADDHLD_1 4255,347357
#define  FMC_BTR3_ADDHLD_2 4256,347445
#define  FMC_BTR3_ADDHLD_3 4257,347533
#define  FMC_BTR3_DATAST 4259,347623
#define  FMC_BTR3_DATAST_0 4260,347745
#define  FMC_BTR3_DATAST_1 4261,347833
#define  FMC_BTR3_DATAST_2 4262,347921
#define  FMC_BTR3_DATAST_3 4263,348009
#define  FMC_BTR3_DATAST_4 4264,348097
#define  FMC_BTR3_DATAST_5 4265,348185
#define  FMC_BTR3_DATAST_6 4266,348273
#define  FMC_BTR3_DATAST_7 4267,348361
#define  FMC_BTR3_BUSTURN 4269,348451
#define  FMC_BTR3_BUSTURN_0 4270,348583
#define  FMC_BTR3_BUSTURN_1 4271,348671
#define  FMC_BTR3_BUSTURN_2 4272,348759
#define  FMC_BTR3_BUSTURN_3 4273,348847
#define  FMC_BTR3_CLKDIV 4275,348937
#define  FMC_BTR3_CLKDIV_0 4276,349057
#define  FMC_BTR3_CLKDIV_1 4277,349145
#define  FMC_BTR3_CLKDIV_2 4278,349233
#define  FMC_BTR3_CLKDIV_3 4279,349321
#define  FMC_BTR3_DATLAT 4281,349411
#define  FMC_BTR3_DATLAT_0 4282,349524
#define  FMC_BTR3_DATLAT_1 4283,349612
#define  FMC_BTR3_DATLAT_2 4284,349700
#define  FMC_BTR3_DATLAT_3 4285,349788
#define  FMC_BTR3_ACCMOD 4287,349878
#define  FMC_BTR3_ACCMOD_0 4288,349991
#define  FMC_BTR3_ACCMOD_1 4289,350079
#define  FMC_BTR4_ADDSET 4292,350250
#define  FMC_BTR4_ADDSET_0 4293,350380
#define  FMC_BTR4_ADDSET_1 4294,350468
#define  FMC_BTR4_ADDSET_2 4295,350556
#define  FMC_BTR4_ADDSET_3 4296,350644
#define  FMC_BTR4_ADDHLD 4298,350734
#define  FMC_BTR4_ADDHLD_0 4299,350863
#define  FMC_BTR4_ADDHLD_1 4300,350951
#define  FMC_BTR4_ADDHLD_2 4301,351039
#define  FMC_BTR4_ADDHLD_3 4302,351127
#define  FMC_BTR4_DATAST 4304,351217
#define  FMC_BTR4_DATAST_0 4305,351339
#define  FMC_BTR4_DATAST_1 4306,351427
#define  FMC_BTR4_DATAST_2 4307,351515
#define  FMC_BTR4_DATAST_3 4308,351603
#define  FMC_BTR4_DATAST_4 4309,351691
#define  FMC_BTR4_DATAST_5 4310,351779
#define  FMC_BTR4_DATAST_6 4311,351867
#define  FMC_BTR4_DATAST_7 4312,351955
#define  FMC_BTR4_BUSTURN 4314,352045
#define  FMC_BTR4_BUSTURN_0 4315,352177
#define  FMC_BTR4_BUSTURN_1 4316,352265
#define  FMC_BTR4_BUSTURN_2 4317,352353
#define  FMC_BTR4_BUSTURN_3 4318,352441
#define  FMC_BTR4_CLKDIV 4320,352531
#define  FMC_BTR4_CLKDIV_0 4321,352651
#define  FMC_BTR4_CLKDIV_1 4322,352739
#define  FMC_BTR4_CLKDIV_2 4323,352827
#define  FMC_BTR4_CLKDIV_3 4324,352915
#define  FMC_BTR4_DATLAT 4326,353005
#define  FMC_BTR4_DATLAT_0 4327,353118
#define  FMC_BTR4_DATLAT_1 4328,353206
#define  FMC_BTR4_DATLAT_2 4329,353294
#define  FMC_BTR4_DATLAT_3 4330,353382
#define  FMC_BTR4_ACCMOD 4332,353472
#define  FMC_BTR4_ACCMOD_0 4333,353585
#define  FMC_BTR4_ACCMOD_1 4334,353673
#define  FMC_BWTRx_ADDSETx 4337,353844
#define  FMC_BWTRx_ADDSETx_0 4338,353974
#define  FMC_BWTRx_ADDSETx_1 4339,354062
#define  FMC_BWTRx_ADDSETx_2 4340,354150
#define  FMC_BWTRx_ADDSETx_3 4341,354238
#define  FMC_BWTRx_ADDHLDx 4343,354328
#define  FMC_BWTRx_ADDHLDx_0 4344,354457
#define  FMC_BWTRx_ADDHLDx_1 4345,354545
#define  FMC_BWTRx_ADDHLDx_2 4346,354633
#define  FMC_BWTRx_ADDHLDx_3 4347,354721
#define  FMC_BWTRx_DATASTx 4349,354811
#define  FMC_BWTRx_DATASTx_0 4350,354933
#define  FMC_BWTRx_DATASTx_1 4351,355021
#define  FMC_BWTRx_DATASTx_2 4352,355109
#define  FMC_BWTRx_DATASTx_3 4353,355197
#define  FMC_BWTRx_DATASTx_4 4354,355285
#define  FMC_BWTRx_DATASTx_5 4355,355373
#define  FMC_BWTRx_DATASTx_6 4356,355461
#define  FMC_BWTRx_DATASTx_7 4357,355549
#define  FMC_BWTRx_ACCMODx 4359,355639
#define  FMC_BWTRx_ACCMODx_0 4360,355752
#define  FMC_BWTRx_ACCMODx_1 4361,355840
#define  FMC_BWTR1_ADDSET 4364,356011
#define  FMC_BWTR1_ADDSET_0 4365,356141
#define  FMC_BWTR1_ADDSET_1 4366,356229
#define  FMC_BWTR1_ADDSET_2 4367,356317
#define  FMC_BWTR1_ADDSET_3 4368,356405
#define  FMC_BWTR1_ADDHLD 4370,356495
#define  FMC_BWTR1_ADDHLD_0 4371,356624
#define  FMC_BWTR1_ADDHLD_1 4372,356712
#define  FMC_BWTR1_ADDHLD_2 4373,356800
#define  FMC_BWTR1_ADDHLD_3 4374,356888
#define  FMC_BWTR1_DATAST 4376,356978
#define  FMC_BWTR1_DATAST_0 4377,357100
#define  FMC_BWTR1_DATAST_1 4378,357188
#define  FMC_BWTR1_DATAST_2 4379,357276
#define  FMC_BWTR1_DATAST_3 4380,357364
#define  FMC_BWTR1_DATAST_4 4381,357452
#define  FMC_BWTR1_DATAST_5 4382,357540
#define  FMC_BWTR1_DATAST_6 4383,357628
#define  FMC_BWTR1_DATAST_7 4384,357716
#define  FMC_BWTR1_CLKDIV 4386,357806
#define  FMC_BWTR1_CLKDIV_0 4387,357926
#define  FMC_BWTR1_CLKDIV_1 4388,358014
#define  FMC_BWTR1_CLKDIV_2 4389,358102
#define  FMC_BWTR1_CLKDIV_3 4390,358190
#define  FMC_BWTR1_DATLAT 4392,358280
#define  FMC_BWTR1_DATLAT_0 4393,358393
#define  FMC_BWTR1_DATLAT_1 4394,358481
#define  FMC_BWTR1_DATLAT_2 4395,358569
#define  FMC_BWTR1_DATLAT_3 4396,358657
#define  FMC_BWTR1_ACCMOD 4398,358747
#define  FMC_BWTR1_ACCMOD_0 4399,358860
#define  FMC_BWTR1_ACCMOD_1 4400,358948
#define  FMC_BWTR2_ADDSET 4403,359119
#define  FMC_BWTR2_ADDSET_0 4404,359249
#define  FMC_BWTR2_ADDSET_1 4405,359337
#define  FMC_BWTR2_ADDSET_2 4406,359425
#define  FMC_BWTR2_ADDSET_3 4407,359513
#define  FMC_BWTR2_ADDHLD 4409,359603
#define  FMC_BWTR2_ADDHLD_0 4410,359732
#define  FMC_BWTR2_ADDHLD_1 4411,359820
#define  FMC_BWTR2_ADDHLD_2 4412,359908
#define  FMC_BWTR2_ADDHLD_3 4413,359996
#define  FMC_BWTR2_DATAST 4415,360086
#define  FMC_BWTR2_DATAST_0 4416,360208
#define  FMC_BWTR2_DATAST_1 4417,360296
#define  FMC_BWTR2_DATAST_2 4418,360384
#define  FMC_BWTR2_DATAST_3 4419,360472
#define  FMC_BWTR2_DATAST_4 4420,360560
#define  FMC_BWTR2_DATAST_5 4421,360648
#define  FMC_BWTR2_DATAST_6 4422,360736
#define  FMC_BWTR2_DATAST_7 4423,360824
#define  FMC_BWTR2_CLKDIV 4425,360914
#define  FMC_BWTR2_CLKDIV_0 4426,361034
#define  FMC_BWTR2_CLKDIV_1 4427,361122
#define  FMC_BWTR2_CLKDIV_2 4428,361209
#define  FMC_BWTR2_CLKDIV_3 4429,361297
#define  FMC_BWTR2_DATLAT 4431,361387
#define  FMC_BWTR2_DATLAT_0 4432,361500
#define  FMC_BWTR2_DATLAT_1 4433,361588
#define  FMC_BWTR2_DATLAT_2 4434,361676
#define  FMC_BWTR2_DATLAT_3 4435,361764
#define  FMC_BWTR2_ACCMOD 4437,361854
#define  FMC_BWTR2_ACCMOD_0 4438,361967
#define  FMC_BWTR2_ACCMOD_1 4439,362055
#define  FMC_BWTR3_ADDSET 4442,362226
#define  FMC_BWTR3_ADDSET_0 4443,362356
#define  FMC_BWTR3_ADDSET_1 4444,362444
#define  FMC_BWTR3_ADDSET_2 4445,362532
#define  FMC_BWTR3_ADDSET_3 4446,362620
#define  FMC_BWTR3_ADDHLD 4448,362710
#define  FMC_BWTR3_ADDHLD_0 4449,362839
#define  FMC_BWTR3_ADDHLD_1 4450,362927
#define  FMC_BWTR3_ADDHLD_2 4451,363015
#define  FMC_BWTR3_ADDHLD_3 4452,363103
#define  FMC_BWTR3_DATAST 4454,363193
#define  FMC_BWTR3_DATAST_0 4455,363315
#define  FMC_BWTR3_DATAST_1 4456,363403
#define  FMC_BWTR3_DATAST_2 4457,363491
#define  FMC_BWTR3_DATAST_3 4458,363579
#define  FMC_BWTR3_DATAST_4 4459,363667
#define  FMC_BWTR3_DATAST_5 4460,363755
#define  FMC_BWTR3_DATAST_6 4461,363843
#define  FMC_BWTR3_DATAST_7 4462,363931
#define  FMC_BWTR3_CLKDIV 4464,364021
#define  FMC_BWTR3_CLKDIV_0 4465,364141
#define  FMC_BWTR3_CLKDIV_1 4466,364229
#define  FMC_BWTR3_CLKDIV_2 4467,364317
#define  FMC_BWTR3_CLKDIV_3 4468,364405
#define  FMC_BWTR3_DATLAT 4470,364495
#define  FMC_BWTR3_DATLAT_0 4471,364608
#define  FMC_BWTR3_DATLAT_1 4472,364696
#define  FMC_BWTR3_DATLAT_2 4473,364784
#define  FMC_BWTR3_DATLAT_3 4474,364872
#define  FMC_BWTR3_ACCMOD 4476,364962
#define  FMC_BWTR3_ACCMOD_0 4477,365075
#define  FMC_BWTR3_ACCMOD_1 4478,365163
#define  FMC_BWTR4_ADDSET 4481,365334
#define  FMC_BWTR4_ADDSET_0 4482,365464
#define  FMC_BWTR4_ADDSET_1 4483,365552
#define  FMC_BWTR4_ADDSET_2 4484,365640
#define  FMC_BWTR4_ADDSET_3 4485,365728
#define  FMC_BWTR4_ADDHLD 4487,365818
#define  FMC_BWTR4_ADDHLD_0 4488,365947
#define  FMC_BWTR4_ADDHLD_1 4489,366035
#define  FMC_BWTR4_ADDHLD_2 4490,366123
#define  FMC_BWTR4_ADDHLD_3 4491,366211
#define  FMC_BWTR4_DATAST 4493,366301
#define  FMC_BWTR4_DATAST_0 4494,366423
#define  FMC_BWTR4_DATAST_1 4495,366511
#define  FMC_BWTR4_DATAST_2 4496,366599
#define  FMC_BWTR4_DATAST_3 4497,366687
#define  FMC_BWTR4_DATAST_4 4498,366775
#define  FMC_BWTR4_DATAST_5 4499,366863
#define  FMC_BWTR4_DATAST_6 4500,366951
#define  FMC_BWTR4_DATAST_7 4501,367039
#define  FMC_BWTR4_CLKDIV 4503,367129
#define  FMC_BWTR4_CLKDIV_0 4504,367249
#define  FMC_BWTR4_CLKDIV_1 4505,367337
#define  FMC_BWTR4_CLKDIV_2 4506,367425
#define  FMC_BWTR4_CLKDIV_3 4507,367513
#define  FMC_BWTR4_DATLAT 4509,367603
#define  FMC_BWTR4_DATLAT_0 4510,367716
#define  FMC_BWTR4_DATLAT_1 4511,367804
#define  FMC_BWTR4_DATLAT_2 4512,367892
#define  FMC_BWTR4_DATLAT_3 4513,367980
#define  FMC_BWTR4_ACCMOD 4515,368070
#define  FMC_BWTR4_ACCMOD_0 4516,368183
#define  FMC_BWTR4_ACCMOD_1 4517,368271
#define  FMC_PCRx_PWAITEN 4520,368442
#define  FMC_PCRx_PBKEN 4521,368566
#define  FMC_PCRx_PTYP 4522,368690
#define  FMC_PCRx_PWID 4524,368816
#define  FMC_PCRx_PWID_0 4525,368940
#define  FMC_PCRx_PWID_1 4526,369028
#define  FMC_PCRx_ECCEN 4528,369118
#define  FMC_PCRx_TCLR 4530,369244
#define  FMC_PCRx_TCLR_0 4531,369368
#define  FMC_PCRx_TCLR_1 4532,369456
#define  FMC_PCRx_TCLR_2 4533,369544
#define  FMC_PCRx_TCLR_3 4534,369632
#define  FMC_PCRx_TAR 4536,369722
#define  FMC_PCRx_TAR_0 4537,369846
#define  FMC_PCRx_TAR_1 4538,369934
#define  FMC_PCRx_TAR_2 4539,370022
#define  FMC_PCRx_TAR_3 4540,370110
#define  FMC_PCRx_ECCPS 4542,370200
#define  FMC_PCRx_ECCPS_0 4543,370324
#define  FMC_PCRx_ECCPS_1 4544,370412
#define  FMC_PCRx_ECCPS_2 4545,370500
#define  FMC_PCR2_PWAITEN 4548,370671
#define  FMC_PCR2_PBKEN 4549,370795
#define  FMC_PCR2_PTYP 4550,370919
#define  FMC_PCR2_PWID 4552,371045
#define  FMC_PCR2_PWID_0 4553,371169
#define  FMC_PCR2_PWID_1 4554,371257
#define  FMC_PCR2_ECCEN 4556,371347
#define  FMC_PCR2_TCLR 4558,371473
#define  FMC_PCR2_TCLR_0 4559,371597
#define  FMC_PCR2_TCLR_1 4560,371685
#define  FMC_PCR2_TCLR_2 4561,371773
#define  FMC_PCR2_TCLR_3 4562,371861
#define  FMC_PCR2_TAR 4564,371951
#define  FMC_PCR2_TAR_0 4565,372075
#define  FMC_PCR2_TAR_1 4566,372163
#define  FMC_PCR2_TAR_2 4567,372251
#define  FMC_PCR2_TAR_3 4568,372339
#define  FMC_PCR2_ECCPS 4570,372429
#define  FMC_PCR2_ECCPS_0 4571,372553
#define  FMC_PCR2_ECCPS_1 4572,372641
#define  FMC_PCR2_ECCPS_2 4573,372729
#define  FMC_PCR3_PWAITEN 4576,372900
#define  FMC_PCR3_PBKEN 4577,373024
#define  FMC_PCR3_PTYP 4578,373148
#define  FMC_PCR3_PWID 4580,373274
#define  FMC_PCR3_PWID_0 4581,373398
#define  FMC_PCR3_PWID_1 4582,373486
#define  FMC_PCR3_ECCEN 4584,373576
#define  FMC_PCR3_TCLR 4586,373702
#define  FMC_PCR3_TCLR_0 4587,373826
#define  FMC_PCR3_TCLR_1 4588,373914
#define  FMC_PCR3_TCLR_2 4589,374002
#define  FMC_PCR3_TCLR_3 4590,374090
#define  FMC_PCR3_TAR 4592,374180
#define  FMC_PCR3_TAR_0 4593,374304
#define  FMC_PCR3_TAR_1 4594,374392
#define  FMC_PCR3_TAR_2 4595,374480
#define  FMC_PCR3_TAR_3 4596,374568
#define  FMC_PCR3_ECCPS 4598,374658
#define  FMC_PCR3_ECCPS_0 4599,374782
#define  FMC_PCR3_ECCPS_1 4600,374870
#define  FMC_PCR3_ECCPS_2 4601,374958
#define  FMC_PCR4_PWAITEN 4604,375129
#define  FMC_PCR4_PBKEN 4605,375253
#define  FMC_PCR4_PTYP 4606,375377
#define  FMC_PCR4_PWID 4608,375503
#define  FMC_PCR4_PWID_0 4609,375627
#define  FMC_PCR4_PWID_1 4610,375715
#define  FMC_PCR4_ECCEN 4612,375805
#define  FMC_PCR4_TCLR 4614,375931
#define  FMC_PCR4_TCLR_0 4615,376055
#define  FMC_PCR4_TCLR_1 4616,376143
#define  FMC_PCR4_TCLR_2 4617,376231
#define  FMC_PCR4_TCLR_3 4618,376319
#define  FMC_PCR4_TAR 4620,376409
#define  FMC_PCR4_TAR_0 4621,376533
#define  FMC_PCR4_TAR_1 4622,376621
#define  FMC_PCR4_TAR_2 4623,376709
#define  FMC_PCR4_TAR_3 4624,376797
#define  FMC_PCR4_ECCPS 4626,376887
#define  FMC_PCR4_ECCPS_0 4627,377011
#define  FMC_PCR4_ECCPS_1 4628,377099
#define  FMC_PCR4_ECCPS_2 4629,377187
#define  FMC_SRx_IRS 4632,377358
#define  FMC_SRx_ILS 4633,377485
#define  FMC_SRx_IFS 4634,377612
#define  FMC_SRx_IREN 4635,377739
#define  FMC_SRx_ILEN 4636,377866
#define  FMC_SRx_IFEN 4637,377993
#define  FMC_SRx_FEMPT 4638,378120
#define  FMC_SR2_IRS 4641,378330
#define  FMC_SR2_ILS 4642,378457
#define  FMC_SR2_IFS 4643,378584
#define  FMC_SR2_IREN 4644,378711
#define  FMC_SR2_ILEN 4645,378838
#define  FMC_SR2_IFEN 4646,378965
#define  FMC_SR2_FEMPT 4647,379092
#define  FMC_SR3_IRS 4650,379302
#define  FMC_SR3_ILS 4651,379429
#define  FMC_SR3_IFS 4652,379556
#define  FMC_SR3_IREN 4653,379683
#define  FMC_SR3_ILEN 4654,379810
#define  FMC_SR3_IFEN 4655,379937
#define  FMC_SR3_FEMPT 4656,380064
#define  FMC_SR4_IRS 4659,380274
#define  FMC_SR4_ILS 4660,380401
#define  FMC_SR4_IFS 4661,380528
#define  FMC_SR4_IREN 4662,380655
#define  FMC_SR4_ILEN 4663,380782
#define  FMC_SR4_IFEN 4664,380909
#define  FMC_SR4_FEMPT 4665,381036
#define  FMC_PMEMx_MEMSETx 4668,381246
#define  FMC_PMEMx_MEMSETx_0 4669,381375
#define  FMC_PMEMx_MEMSETx_1 4670,381463
#define  FMC_PMEMx_MEMSETx_2 4671,381551
#define  FMC_PMEMx_MEMSETx_3 4672,381639
#define  FMC_PMEMx_MEMSETx_4 4673,381727
#define  FMC_PMEMx_MEMSETx_5 4674,381815
#define  FMC_PMEMx_MEMSETx_6 4675,381903
#define  FMC_PMEMx_MEMSETx_7 4676,381991
#define  FMC_PMEMx_MEMWAITx 4678,382081
#define  FMC_PMEMx_MEMWAITx_0 4679,382210
#define  FMC_PMEMx_MEMWAITx_1 4680,382298
#define  FMC_PMEMx_MEMWAITx_2 4681,382386
#define  FMC_PMEMx_MEMWAITx_3 4682,382474
#define  FMC_PMEMx_MEMWAITx_4 4683,382562
#define  FMC_PMEMx_MEMWAITx_5 4684,382650
#define  FMC_PMEMx_MEMWAITx_6 4685,382738
#define  FMC_PMEMx_MEMWAITx_7 4686,382826
#define  FMC_PMEMx_MEMHOLDx 4688,382916
#define  FMC_PMEMx_MEMHOLDx_0 4689,383045
#define  FMC_PMEMx_MEMHOLDx_1 4690,383133
#define  FMC_PMEMx_MEMHOLDx_2 4691,383221
#define  FMC_PMEMx_MEMHOLDx_3 4692,383309
#define  FMC_PMEMx_MEMHOLDx_4 4693,383397
#define  FMC_PMEMx_MEMHOLDx_5 4694,383485
#define  FMC_PMEMx_MEMHOLDx_6 4695,383573
#define  FMC_PMEMx_MEMHOLDx_7 4696,383661
#define  FMC_PMEMx_MEMHIZx 4698,383751
#define  FMC_PMEMx_MEMHIZx_0 4699,383886
#define  FMC_PMEMx_MEMHIZx_1 4700,383974
#define  FMC_PMEMx_MEMHIZx_2 4701,384062
#define  FMC_PMEMx_MEMHIZx_3 4702,384150
#define  FMC_PMEMx_MEMHIZx_4 4703,384238
#define  FMC_PMEMx_MEMHIZx_5 4704,384326
#define  FMC_PMEMx_MEMHIZx_6 4705,384414
#define  FMC_PMEMx_MEMHIZx_7 4706,384502
#define  FMC_PMEM2_MEMSET2 4709,384673
#define  FMC_PMEM2_MEMSET2_0 4710,384802
#define  FMC_PMEM2_MEMSET2_1 4711,384890
#define  FMC_PMEM2_MEMSET2_2 4712,384978
#define  FMC_PMEM2_MEMSET2_3 4713,385066
#define  FMC_PMEM2_MEMSET2_4 4714,385154
#define  FMC_PMEM2_MEMSET2_5 4715,385242
#define  FMC_PMEM2_MEMSET2_6 4716,385330
#define  FMC_PMEM2_MEMSET2_7 4717,385418
#define  FMC_PMEM2_MEMWAIT2 4719,385508
#define  FMC_PMEM2_MEMWAIT2_0 4720,385637
#define  FMC_PMEM2_MEMWAIT2_1 4721,385725
#define  FMC_PMEM2_MEMWAIT2_2 4722,385813
#define  FMC_PMEM2_MEMWAIT2_3 4723,385901
#define  FMC_PMEM2_MEMWAIT2_4 4724,385989
#define  FMC_PMEM2_MEMWAIT2_5 4725,386077
#define  FMC_PMEM2_MEMWAIT2_6 4726,386165
#define  FMC_PMEM2_MEMWAIT2_7 4727,386253
#define  FMC_PMEM2_MEMHOLD2 4729,386343
#define  FMC_PMEM2_MEMHOLD2_0 4730,386472
#define  FMC_PMEM2_MEMHOLD2_1 4731,386560
#define  FMC_PMEM2_MEMHOLD2_2 4732,386648
#define  FMC_PMEM2_MEMHOLD2_3 4733,386736
#define  FMC_PMEM2_MEMHOLD2_4 4734,386824
#define  FMC_PMEM2_MEMHOLD2_5 4735,386912
#define  FMC_PMEM2_MEMHOLD2_6 4736,387000
#define  FMC_PMEM2_MEMHOLD2_7 4737,387088
#define  FMC_PMEM2_MEMHIZ2 4739,387178
#define  FMC_PMEM2_MEMHIZ2_0 4740,387313
#define  FMC_PMEM2_MEMHIZ2_1 4741,387401
#define  FMC_PMEM2_MEMHIZ2_2 4742,387489
#define  FMC_PMEM2_MEMHIZ2_3 4743,387577
#define  FMC_PMEM2_MEMHIZ2_4 4744,387665
#define  FMC_PMEM2_MEMHIZ2_5 4745,387753
#define  FMC_PMEM2_MEMHIZ2_6 4746,387841
#define  FMC_PMEM2_MEMHIZ2_7 4747,387929
#define  FMC_PMEM3_MEMSET3 4750,388100
#define  FMC_PMEM3_MEMSET3_0 4751,388229
#define  FMC_PMEM3_MEMSET3_1 4752,388317
#define  FMC_PMEM3_MEMSET3_2 4753,388405
#define  FMC_PMEM3_MEMSET3_3 4754,388493
#define  FMC_PMEM3_MEMSET3_4 4755,388581
#define  FMC_PMEM3_MEMSET3_5 4756,388669
#define  FMC_PMEM3_MEMSET3_6 4757,388757
#define  FMC_PMEM3_MEMSET3_7 4758,388845
#define  FMC_PMEM3_MEMWAIT3 4760,388935
#define  FMC_PMEM3_MEMWAIT3_0 4761,389064
#define  FMC_PMEM3_MEMWAIT3_1 4762,389152
#define  FMC_PMEM3_MEMWAIT3_2 4763,389240
#define  FMC_PMEM3_MEMWAIT3_3 4764,389328
#define  FMC_PMEM3_MEMWAIT3_4 4765,389416
#define  FMC_PMEM3_MEMWAIT3_5 4766,389504
#define  FMC_PMEM3_MEMWAIT3_6 4767,389592
#define  FMC_PMEM3_MEMWAIT3_7 4768,389680
#define  FMC_PMEM3_MEMHOLD3 4770,389770
#define  FMC_PMEM3_MEMHOLD3_0 4771,389899
#define  FMC_PMEM3_MEMHOLD3_1 4772,389987
#define  FMC_PMEM3_MEMHOLD3_2 4773,390075
#define  FMC_PMEM3_MEMHOLD3_3 4774,390163
#define  FMC_PMEM3_MEMHOLD3_4 4775,390251
#define  FMC_PMEM3_MEMHOLD3_5 4776,390339
#define  FMC_PMEM3_MEMHOLD3_6 4777,390427
#define  FMC_PMEM3_MEMHOLD3_7 4778,390515
#define  FMC_PMEM3_MEMHIZ3 4780,390605
#define  FMC_PMEM3_MEMHIZ3_0 4781,390740
#define  FMC_PMEM3_MEMHIZ3_1 4782,390828
#define  FMC_PMEM3_MEMHIZ3_2 4783,390916
#define  FMC_PMEM3_MEMHIZ3_3 4784,391004
#define  FMC_PMEM3_MEMHIZ3_4 4785,391092
#define  FMC_PMEM3_MEMHIZ3_5 4786,391180
#define  FMC_PMEM3_MEMHIZ3_6 4787,391268
#define  FMC_PMEM3_MEMHIZ3_7 4788,391356
#define  FMC_PMEM4_MEMSET4 4791,391527
#define  FMC_PMEM4_MEMSET4_0 4792,391656
#define  FMC_PMEM4_MEMSET4_1 4793,391744
#define  FMC_PMEM4_MEMSET4_2 4794,391832
#define  FMC_PMEM4_MEMSET4_3 4795,391920
#define  FMC_PMEM4_MEMSET4_4 4796,392008
#define  FMC_PMEM4_MEMSET4_5 4797,392096
#define  FMC_PMEM4_MEMSET4_6 4798,392184
#define  FMC_PMEM4_MEMSET4_7 4799,392272
#define  FMC_PMEM4_MEMWAIT4 4801,392362
#define  FMC_PMEM4_MEMWAIT4_0 4802,392491
#define  FMC_PMEM4_MEMWAIT4_1 4803,392579
#define  FMC_PMEM4_MEMWAIT4_2 4804,392667
#define  FMC_PMEM4_MEMWAIT4_3 4805,392755
#define  FMC_PMEM4_MEMWAIT4_4 4806,392843
#define  FMC_PMEM4_MEMWAIT4_5 4807,392931
#define  FMC_PMEM4_MEMWAIT4_6 4808,393019
#define  FMC_PMEM4_MEMWAIT4_7 4809,393107
#define  FMC_PMEM4_MEMHOLD4 4811,393197
#define  FMC_PMEM4_MEMHOLD4_0 4812,393326
#define  FMC_PMEM4_MEMHOLD4_1 4813,393414
#define  FMC_PMEM4_MEMHOLD4_2 4814,393502
#define  FMC_PMEM4_MEMHOLD4_3 4815,393590
#define  FMC_PMEM4_MEMHOLD4_4 4816,393678
#define  FMC_PMEM4_MEMHOLD4_5 4817,393766
#define  FMC_PMEM4_MEMHOLD4_6 4818,393854
#define  FMC_PMEM4_MEMHOLD4_7 4819,393942
#define  FMC_PMEM4_MEMHIZ4 4821,394032
#define  FMC_PMEM4_MEMHIZ4_0 4822,394167
#define  FMC_PMEM4_MEMHIZ4_1 4823,394255
#define  FMC_PMEM4_MEMHIZ4_2 4824,394343
#define  FMC_PMEM4_MEMHIZ4_3 4825,394431
#define  FMC_PMEM4_MEMHIZ4_4 4826,394519
#define  FMC_PMEM4_MEMHIZ4_5 4827,394607
#define  FMC_PMEM4_MEMHIZ4_6 4828,394695
#define  FMC_PMEM4_MEMHIZ4_7 4829,394783
#define  FMC_PATTx_ATTSETx 4832,394954
#define  FMC_PATTx_ATTSETx_0 4833,395086
#define  FMC_PATTx_ATTSETx_1 4834,395174
#define  FMC_PATTx_ATTSETx_2 4835,395262
#define  FMC_PATTx_ATTSETx_3 4836,395350
#define  FMC_PATTx_ATTSETx_4 4837,395438
#define  FMC_PATTx_ATTSETx_5 4838,395526
#define  FMC_PATTx_ATTSETx_6 4839,395614
#define  FMC_PATTx_ATTSETx_7 4840,395702
#define  FMC_PATTx_ATTWAITx 4842,395792
#define  FMC_PATTx_ATTWAITx_0 4843,395924
#define  FMC_PATTx_ATTWAITx_1 4844,396012
#define  FMC_PATTx_ATTWAITx_2 4845,396100
#define  FMC_PATTx_ATTWAITx_3 4846,396188
#define  FMC_PATTx_ATTWAITx_4 4847,396276
#define  FMC_PATTx_ATTWAITx_5 4848,396364
#define  FMC_PATTx_ATTWAITx_6 4849,396452
#define  FMC_PATTx_ATTWAITx_7 4850,396540
#define  FMC_PATTx_ATTHOLDx 4852,396630
#define  FMC_PATTx_ATTHOLDx_0 4853,396762
#define  FMC_PATTx_ATTHOLDx_1 4854,396850
#define  FMC_PATTx_ATTHOLDx_2 4855,396938
#define  FMC_PATTx_ATTHOLDx_3 4856,397026
#define  FMC_PATTx_ATTHOLDx_4 4857,397114
#define  FMC_PATTx_ATTHOLDx_5 4858,397202
#define  FMC_PATTx_ATTHOLDx_6 4859,397290
#define  FMC_PATTx_ATTHOLDx_7 4860,397378
#define  FMC_PATTx_ATTHIZx 4862,397468
#define  FMC_PATTx_ATTHIZx_0 4863,397606
#define  FMC_PATTx_ATTHIZx_1 4864,397694
#define  FMC_PATTx_ATTHIZx_2 4865,397782
#define  FMC_PATTx_ATTHIZx_3 4866,397870
#define  FMC_PATTx_ATTHIZx_4 4867,397958
#define  FMC_PATTx_ATTHIZx_5 4868,398046
#define  FMC_PATTx_ATTHIZx_6 4869,398134
#define  FMC_PATTx_ATTHIZx_7 4870,398222
#define  FMC_PATT2_ATTSET2 4873,398393
#define  FMC_PATT2_ATTSET2_0 4874,398525
#define  FMC_PATT2_ATTSET2_1 4875,398613
#define  FMC_PATT2_ATTSET2_2 4876,398701
#define  FMC_PATT2_ATTSET2_3 4877,398789
#define  FMC_PATT2_ATTSET2_4 4878,398877
#define  FMC_PATT2_ATTSET2_5 4879,398965
#define  FMC_PATT2_ATTSET2_6 4880,399053
#define  FMC_PATT2_ATTSET2_7 4881,399141
#define  FMC_PATT2_ATTWAIT2 4883,399231
#define  FMC_PATT2_ATTWAIT2_0 4884,399363
#define  FMC_PATT2_ATTWAIT2_1 4885,399451
#define  FMC_PATT2_ATTWAIT2_2 4886,399539
#define  FMC_PATT2_ATTWAIT2_3 4887,399627
#define  FMC_PATT2_ATTWAIT2_4 4888,399715
#define  FMC_PATT2_ATTWAIT2_5 4889,399803
#define  FMC_PATT2_ATTWAIT2_6 4890,399891
#define  FMC_PATT2_ATTWAIT2_7 4891,399979
#define  FMC_PATT2_ATTHOLD2 4893,400069
#define  FMC_PATT2_ATTHOLD2_0 4894,400201
#define  FMC_PATT2_ATTHOLD2_1 4895,400289
#define  FMC_PATT2_ATTHOLD2_2 4896,400377
#define  FMC_PATT2_ATTHOLD2_3 4897,400465
#define  FMC_PATT2_ATTHOLD2_4 4898,400553
#define  FMC_PATT2_ATTHOLD2_5 4899,400641
#define  FMC_PATT2_ATTHOLD2_6 4900,400729
#define  FMC_PATT2_ATTHOLD2_7 4901,400817
#define  FMC_PATT2_ATTHIZ2 4903,400907
#define  FMC_PATT2_ATTHIZ2_0 4904,401045
#define  FMC_PATT2_ATTHIZ2_1 4905,401133
#define  FMC_PATT2_ATTHIZ2_2 4906,401221
#define  FMC_PATT2_ATTHIZ2_3 4907,401309
#define  FMC_PATT2_ATTHIZ2_4 4908,401397
#define  FMC_PATT2_ATTHIZ2_5 4909,401485
#define  FMC_PATT2_ATTHIZ2_6 4910,401573
#define  FMC_PATT2_ATTHIZ2_7 4911,401661
#define  FMC_PATT3_ATTSET3 4914,401832
#define  FMC_PATT3_ATTSET3_0 4915,401964
#define  FMC_PATT3_ATTSET3_1 4916,402052
#define  FMC_PATT3_ATTSET3_2 4917,402140
#define  FMC_PATT3_ATTSET3_3 4918,402228
#define  FMC_PATT3_ATTSET3_4 4919,402316
#define  FMC_PATT3_ATTSET3_5 4920,402404
#define  FMC_PATT3_ATTSET3_6 4921,402492
#define  FMC_PATT3_ATTSET3_7 4922,402580
#define  FMC_PATT3_ATTWAIT3 4924,402670
#define  FMC_PATT3_ATTWAIT3_0 4925,402802
#define  FMC_PATT3_ATTWAIT3_1 4926,402890
#define  FMC_PATT3_ATTWAIT3_2 4927,402978
#define  FMC_PATT3_ATTWAIT3_3 4928,403066
#define  FMC_PATT3_ATTWAIT3_4 4929,403154
#define  FMC_PATT3_ATTWAIT3_5 4930,403242
#define  FMC_PATT3_ATTWAIT3_6 4931,403330
#define  FMC_PATT3_ATTWAIT3_7 4932,403418
#define  FMC_PATT3_ATTHOLD3 4934,403508
#define  FMC_PATT3_ATTHOLD3_0 4935,403640
#define  FMC_PATT3_ATTHOLD3_1 4936,403728
#define  FMC_PATT3_ATTHOLD3_2 4937,403816
#define  FMC_PATT3_ATTHOLD3_3 4938,403904
#define  FMC_PATT3_ATTHOLD3_4 4939,403992
#define  FMC_PATT3_ATTHOLD3_5 4940,404080
#define  FMC_PATT3_ATTHOLD3_6 4941,404168
#define  FMC_PATT3_ATTHOLD3_7 4942,404256
#define  FMC_PATT3_ATTHIZ3 4944,404346
#define  FMC_PATT3_ATTHIZ3_0 4945,404484
#define  FMC_PATT3_ATTHIZ3_1 4946,404572
#define  FMC_PATT3_ATTHIZ3_2 4947,404660
#define  FMC_PATT3_ATTHIZ3_3 4948,404748
#define  FMC_PATT3_ATTHIZ3_4 4949,404836
#define  FMC_PATT3_ATTHIZ3_5 4950,404924
#define  FMC_PATT3_ATTHIZ3_6 4951,405012
#define  FMC_PATT3_ATTHIZ3_7 4952,405100
#define  FMC_PATT4_ATTSET4 4955,405271
#define  FMC_PATT4_ATTSET4_0 4956,405403
#define  FMC_PATT4_ATTSET4_1 4957,405491
#define  FMC_PATT4_ATTSET4_2 4958,405579
#define  FMC_PATT4_ATTSET4_3 4959,405667
#define  FMC_PATT4_ATTSET4_4 4960,405755
#define  FMC_PATT4_ATTSET4_5 4961,405843
#define  FMC_PATT4_ATTSET4_6 4962,405931
#define  FMC_PATT4_ATTSET4_7 4963,406019
#define  FMC_PATT4_ATTWAIT4 4965,406109
#define  FMC_PATT4_ATTWAIT4_0 4966,406241
#define  FMC_PATT4_ATTWAIT4_1 4967,406329
#define  FMC_PATT4_ATTWAIT4_2 4968,406417
#define  FMC_PATT4_ATTWAIT4_3 4969,406505
#define  FMC_PATT4_ATTWAIT4_4 4970,406593
#define  FMC_PATT4_ATTWAIT4_5 4971,406681
#define  FMC_PATT4_ATTWAIT4_6 4972,406769
#define  FMC_PATT4_ATTWAIT4_7 4973,406857
#define  FMC_PATT4_ATTHOLD4 4975,406947
#define  FMC_PATT4_ATTHOLD4_0 4976,407079
#define  FMC_PATT4_ATTHOLD4_1 4977,407167
#define  FMC_PATT4_ATTHOLD4_2 4978,407255
#define  FMC_PATT4_ATTHOLD4_3 4979,407343
#define  FMC_PATT4_ATTHOLD4_4 4980,407431
#define  FMC_PATT4_ATTHOLD4_5 4981,407519
#define  FMC_PATT4_ATTHOLD4_6 4982,407607
#define  FMC_PATT4_ATTHOLD4_7 4983,407695
#define  FMC_PATT4_ATTHIZ4 4985,407785
#define  FMC_PATT4_ATTHIZ4_0 4986,407923
#define  FMC_PATT4_ATTHIZ4_1 4987,408011
#define  FMC_PATT4_ATTHIZ4_2 4988,408099
#define  FMC_PATT4_ATTHIZ4_3 4989,408187
#define  FMC_PATT4_ATTHIZ4_4 4990,408275
#define  FMC_PATT4_ATTHIZ4_5 4991,408363
#define  FMC_PATT4_ATTHIZ4_6 4992,408451
#define  FMC_PATT4_ATTHIZ4_7 4993,408539
#define  FMC_PIO4_IOSET4 4996,408710
#define  FMC_PIO4_IOSET4_0 4997,408828
#define  FMC_PIO4_IOSET4_1 4998,408916
#define  FMC_PIO4_IOSET4_2 4999,409004
#define  FMC_PIO4_IOSET4_3 5000,409092
#define  FMC_PIO4_IOSET4_4 5001,409180
#define  FMC_PIO4_IOSET4_5 5002,409268
#define  FMC_PIO4_IOSET4_6 5003,409356
#define  FMC_PIO4_IOSET4_7 5004,409444
#define  FMC_PIO4_IOWAIT4 5006,409534
#define  FMC_PIO4_IOWAIT4_0 5007,409652
#define  FMC_PIO4_IOWAIT4_1 5008,409740
#define  FMC_PIO4_IOWAIT4_2 5009,409828
#define  FMC_PIO4_IOWAIT4_3 5010,409916
#define  FMC_PIO4_IOWAIT4_4 5011,410004
#define  FMC_PIO4_IOWAIT4_5 5012,410092
#define  FMC_PIO4_IOWAIT4_6 5013,410180
#define  FMC_PIO4_IOWAIT4_7 5014,410268
#define  FMC_PIO4_IOHOLD4 5016,410358
#define  FMC_PIO4_IOHOLD4_0 5017,410476
#define  FMC_PIO4_IOHOLD4_1 5018,410564
#define  FMC_PIO4_IOHOLD4_2 5019,410652
#define  FMC_PIO4_IOHOLD4_3 5020,410740
#define  FMC_PIO4_IOHOLD4_4 5021,410828
#define  FMC_PIO4_IOHOLD4_5 5022,410916
#define  FMC_PIO4_IOHOLD4_6 5023,411004
#define  FMC_PIO4_IOHOLD4_7 5024,411092
#define  FMC_PIO4_IOHIZ4 5026,411182
#define  FMC_PIO4_IOHIZ4_0 5027,411306
#define  FMC_PIO4_IOHIZ4_1 5028,411394
#define  FMC_PIO4_IOHIZ4_2 5029,411482
#define  FMC_PIO4_IOHIZ4_3 5030,411570
#define  FMC_PIO4_IOHIZ4_4 5031,411658
#define  FMC_PIO4_IOHIZ4_5 5032,411746
#define  FMC_PIO4_IOHIZ4_6 5033,411834
#define  FMC_PIO4_IOHIZ4_7 5034,411922
#define  FMC_ECCR2_ECC2 5037,412093
#define  FMC_ECCR3_ECC3 5040,412269
#define GPIO_MODER_MODER0 5048,412856
#define GPIO_MODER_MODER0_0 5049,412915
#define GPIO_MODER_MODER0_1 5050,412974
#define GPIO_MODER_MODER1 5051,413033
#define GPIO_MODER_MODER1_0 5052,413092
#define GPIO_MODER_MODER1_1 5053,413151
#define GPIO_MODER_MODER2 5054,413210
#define GPIO_MODER_MODER2_0 5055,413269
#define GPIO_MODER_MODER2_1 5056,413328
#define GPIO_MODER_MODER3 5057,413387
#define GPIO_MODER_MODER3_0 5058,413446
#define GPIO_MODER_MODER3_1 5059,413505
#define GPIO_MODER_MODER4 5060,413564
#define GPIO_MODER_MODER4_0 5061,413623
#define GPIO_MODER_MODER4_1 5062,413682
#define GPIO_MODER_MODER5 5063,413741
#define GPIO_MODER_MODER5_0 5064,413800
#define GPIO_MODER_MODER5_1 5065,413859
#define GPIO_MODER_MODER6 5066,413918
#define GPIO_MODER_MODER6_0 5067,413977
#define GPIO_MODER_MODER6_1 5068,414036
#define GPIO_MODER_MODER7 5069,414095
#define GPIO_MODER_MODER7_0 5070,414154
#define GPIO_MODER_MODER7_1 5071,414213
#define GPIO_MODER_MODER8 5072,414272
#define GPIO_MODER_MODER8_0 5073,414331
#define GPIO_MODER_MODER8_1 5074,414390
#define GPIO_MODER_MODER9 5075,414449
#define GPIO_MODER_MODER9_0 5076,414508
#define GPIO_MODER_MODER9_1 5077,414567
#define GPIO_MODER_MODER10 5078,414626
#define GPIO_MODER_MODER10_0 5079,414685
#define GPIO_MODER_MODER10_1 5080,414744
#define GPIO_MODER_MODER11 5081,414803
#define GPIO_MODER_MODER11_0 5082,414862
#define GPIO_MODER_MODER11_1 5083,414921
#define GPIO_MODER_MODER12 5084,414980
#define GPIO_MODER_MODER12_0 5085,415039
#define GPIO_MODER_MODER12_1 5086,415098
#define GPIO_MODER_MODER13 5087,415157
#define GPIO_MODER_MODER13_0 5088,415216
#define GPIO_MODER_MODER13_1 5089,415275
#define GPIO_MODER_MODER14 5090,415334
#define GPIO_MODER_MODER14_0 5091,415393
#define GPIO_MODER_MODER14_1 5092,415452
#define GPIO_MODER_MODER15 5093,415511
#define GPIO_MODER_MODER15_0 5094,415570
#define GPIO_MODER_MODER15_1 5095,415629
#define GPIO_OTYPER_OT_0 5098,415772
#define GPIO_OTYPER_OT_1 5099,415831
#define GPIO_OTYPER_OT_2 5100,415890
#define GPIO_OTYPER_OT_3 5101,415949
#define GPIO_OTYPER_OT_4 5102,416008
#define GPIO_OTYPER_OT_5 5103,416067
#define GPIO_OTYPER_OT_6 5104,416126
#define GPIO_OTYPER_OT_7 5105,416185
#define GPIO_OTYPER_OT_8 5106,416244
#define GPIO_OTYPER_OT_9 5107,416303
#define GPIO_OTYPER_OT_10 5108,416362
#define GPIO_OTYPER_OT_11 5109,416421
#define GPIO_OTYPER_OT_12 5110,416480
#define GPIO_OTYPER_OT_13 5111,416539
#define GPIO_OTYPER_OT_14 5112,416598
#define GPIO_OTYPER_OT_15 5113,416657
#define GPIO_OSPEEDER_OSPEEDR0 5116,416800
#define GPIO_OSPEEDER_OSPEEDR0_0 5117,416859
#define GPIO_OSPEEDER_OSPEEDR0_1 5118,416918
#define GPIO_OSPEEDER_OSPEEDR1 5119,416977
#define GPIO_OSPEEDER_OSPEEDR1_0 5120,417036
#define GPIO_OSPEEDER_OSPEEDR1_1 5121,417095
#define GPIO_OSPEEDER_OSPEEDR2 5122,417154
#define GPIO_OSPEEDER_OSPEEDR2_0 5123,417213
#define GPIO_OSPEEDER_OSPEEDR2_1 5124,417272
#define GPIO_OSPEEDER_OSPEEDR3 5125,417331
#define GPIO_OSPEEDER_OSPEEDR3_0 5126,417390
#define GPIO_OSPEEDER_OSPEEDR3_1 5127,417449
#define GPIO_OSPEEDER_OSPEEDR4 5128,417508
#define GPIO_OSPEEDER_OSPEEDR4_0 5129,417567
#define GPIO_OSPEEDER_OSPEEDR4_1 5130,417626
#define GPIO_OSPEEDER_OSPEEDR5 5131,417685
#define GPIO_OSPEEDER_OSPEEDR5_0 5132,417744
#define GPIO_OSPEEDER_OSPEEDR5_1 5133,417803
#define GPIO_OSPEEDER_OSPEEDR6 5134,417862
#define GPIO_OSPEEDER_OSPEEDR6_0 5135,417921
#define GPIO_OSPEEDER_OSPEEDR6_1 5136,417980
#define GPIO_OSPEEDER_OSPEEDR7 5137,418039
#define GPIO_OSPEEDER_OSPEEDR7_0 5138,418098
#define GPIO_OSPEEDER_OSPEEDR7_1 5139,418157
#define GPIO_OSPEEDER_OSPEEDR8 5140,418216
#define GPIO_OSPEEDER_OSPEEDR8_0 5141,418275
#define GPIO_OSPEEDER_OSPEEDR8_1 5142,418334
#define GPIO_OSPEEDER_OSPEEDR9 5143,418393
#define GPIO_OSPEEDER_OSPEEDR9_0 5144,418452
#define GPIO_OSPEEDER_OSPEEDR9_1 5145,418511
#define GPIO_OSPEEDER_OSPEEDR10 5146,418570
#define GPIO_OSPEEDER_OSPEEDR10_0 5147,418629
#define GPIO_OSPEEDER_OSPEEDR10_1 5148,418688
#define GPIO_OSPEEDER_OSPEEDR11 5149,418747
#define GPIO_OSPEEDER_OSPEEDR11_0 5150,418806
#define GPIO_OSPEEDER_OSPEEDR11_1 5151,418865
#define GPIO_OSPEEDER_OSPEEDR12 5152,418924
#define GPIO_OSPEEDER_OSPEEDR12_0 5153,418983
#define GPIO_OSPEEDER_OSPEEDR12_1 5154,419042
#define GPIO_OSPEEDER_OSPEEDR13 5155,419101
#define GPIO_OSPEEDER_OSPEEDR13_0 5156,419160
#define GPIO_OSPEEDER_OSPEEDR13_1 5157,419219
#define GPIO_OSPEEDER_OSPEEDR14 5158,419278
#define GPIO_OSPEEDER_OSPEEDR14_0 5159,419337
#define GPIO_OSPEEDER_OSPEEDR14_1 5160,419396
#define GPIO_OSPEEDER_OSPEEDR15 5161,419455
#define GPIO_OSPEEDER_OSPEEDR15_0 5162,419514
#define GPIO_OSPEEDER_OSPEEDR15_1 5163,419573
#define GPIO_PUPDR_PUPDR0 5166,419716
#define GPIO_PUPDR_PUPDR0_0 5167,419775
#define GPIO_PUPDR_PUPDR0_1 5168,419834
#define GPIO_PUPDR_PUPDR1 5169,419893
#define GPIO_PUPDR_PUPDR1_0 5170,419952
#define GPIO_PUPDR_PUPDR1_1 5171,420011
#define GPIO_PUPDR_PUPDR2 5172,420070
#define GPIO_PUPDR_PUPDR2_0 5173,420129
#define GPIO_PUPDR_PUPDR2_1 5174,420188
#define GPIO_PUPDR_PUPDR3 5175,420247
#define GPIO_PUPDR_PUPDR3_0 5176,420306
#define GPIO_PUPDR_PUPDR3_1 5177,420365
#define GPIO_PUPDR_PUPDR4 5178,420424
#define GPIO_PUPDR_PUPDR4_0 5179,420483
#define GPIO_PUPDR_PUPDR4_1 5180,420542
#define GPIO_PUPDR_PUPDR5 5181,420601
#define GPIO_PUPDR_PUPDR5_0 5182,420660
#define GPIO_PUPDR_PUPDR5_1 5183,420719
#define GPIO_PUPDR_PUPDR6 5184,420778
#define GPIO_PUPDR_PUPDR6_0 5185,420837
#define GPIO_PUPDR_PUPDR6_1 5186,420896
#define GPIO_PUPDR_PUPDR7 5187,420955
#define GPIO_PUPDR_PUPDR7_0 5188,421014
#define GPIO_PUPDR_PUPDR7_1 5189,421073
#define GPIO_PUPDR_PUPDR8 5190,421132
#define GPIO_PUPDR_PUPDR8_0 5191,421191
#define GPIO_PUPDR_PUPDR8_1 5192,421250
#define GPIO_PUPDR_PUPDR9 5193,421309
#define GPIO_PUPDR_PUPDR9_0 5194,421368
#define GPIO_PUPDR_PUPDR9_1 5195,421427
#define GPIO_PUPDR_PUPDR10 5196,421486
#define GPIO_PUPDR_PUPDR10_0 5197,421545
#define GPIO_PUPDR_PUPDR10_1 5198,421604
#define GPIO_PUPDR_PUPDR11 5199,421663
#define GPIO_PUPDR_PUPDR11_0 5200,421722
#define GPIO_PUPDR_PUPDR11_1 5201,421781
#define GPIO_PUPDR_PUPDR12 5202,421840
#define GPIO_PUPDR_PUPDR12_0 5203,421899
#define GPIO_PUPDR_PUPDR12_1 5204,421958
#define GPIO_PUPDR_PUPDR13 5205,422017
#define GPIO_PUPDR_PUPDR13_0 5206,422076
#define GPIO_PUPDR_PUPDR13_1 5207,422135
#define GPIO_PUPDR_PUPDR14 5208,422194
#define GPIO_PUPDR_PUPDR14_0 5209,422253
#define GPIO_PUPDR_PUPDR14_1 5210,422312
#define GPIO_PUPDR_PUPDR15 5211,422371
#define GPIO_PUPDR_PUPDR15_0 5212,422430
#define GPIO_PUPDR_PUPDR15_1 5213,422489
#define GPIO_IDR_0 5216,422632
#define GPIO_IDR_1 5217,422691
#define GPIO_IDR_2 5218,422750
#define GPIO_IDR_3 5219,422809
#define GPIO_IDR_4 5220,422868
#define GPIO_IDR_5 5221,422927
#define GPIO_IDR_6 5222,422986
#define GPIO_IDR_7 5223,423045
#define GPIO_IDR_8 5224,423104
#define GPIO_IDR_9 5225,423163
#define GPIO_IDR_10 5226,423222
#define GPIO_IDR_11 5227,423281
#define GPIO_IDR_12 5228,423340
#define GPIO_IDR_13 5229,423399
#define GPIO_IDR_14 5230,423458
#define GPIO_IDR_15 5231,423517
#define GPIO_ODR_0 5234,423660
#define GPIO_ODR_1 5235,423719
#define GPIO_ODR_2 5236,423778
#define GPIO_ODR_3 5237,423837
#define GPIO_ODR_4 5238,423896
#define GPIO_ODR_5 5239,423955
#define GPIO_ODR_6 5240,424014
#define GPIO_ODR_7 5241,424073
#define GPIO_ODR_8 5242,424132
#define GPIO_ODR_9 5243,424191
#define GPIO_ODR_10 5244,424250
#define GPIO_ODR_11 5245,424309
#define GPIO_ODR_12 5246,424368
#define GPIO_ODR_13 5247,424427
#define GPIO_ODR_14 5248,424486
#define GPIO_ODR_15 5249,424545
#define GPIO_BSRR_BS_0 5252,424688
#define GPIO_BSRR_BS_1 5253,424747
#define GPIO_BSRR_BS_2 5254,424806
#define GPIO_BSRR_BS_3 5255,424865
#define GPIO_BSRR_BS_4 5256,424924
#define GPIO_BSRR_BS_5 5257,424983
#define GPIO_BSRR_BS_6 5258,425042
#define GPIO_BSRR_BS_7 5259,425101
#define GPIO_BSRR_BS_8 5260,425160
#define GPIO_BSRR_BS_9 5261,425219
#define GPIO_BSRR_BS_10 5262,425278
#define GPIO_BSRR_BS_11 5263,425337
#define GPIO_BSRR_BS_12 5264,425396
#define GPIO_BSRR_BS_13 5265,425455
#define GPIO_BSRR_BS_14 5266,425514
#define GPIO_BSRR_BS_15 5267,425573
#define GPIO_BSRR_BR_0 5268,425632
#define GPIO_BSRR_BR_1 5269,425691
#define GPIO_BSRR_BR_2 5270,425750
#define GPIO_BSRR_BR_3 5271,425809
#define GPIO_BSRR_BR_4 5272,425868
#define GPIO_BSRR_BR_5 5273,425927
#define GPIO_BSRR_BR_6 5274,425986
#define GPIO_BSRR_BR_7 5275,426045
#define GPIO_BSRR_BR_8 5276,426104
#define GPIO_BSRR_BR_9 5277,426163
#define GPIO_BSRR_BR_10 5278,426222
#define GPIO_BSRR_BR_11 5279,426281
#define GPIO_BSRR_BR_12 5280,426340
#define GPIO_BSRR_BR_13 5281,426399
#define GPIO_BSRR_BR_14 5282,426458
#define GPIO_BSRR_BR_15 5283,426517
#define GPIO_LCKR_LCK0 5286,426660
#define GPIO_LCKR_LCK1 5287,426719
#define GPIO_LCKR_LCK2 5288,426778
#define GPIO_LCKR_LCK3 5289,426837
#define GPIO_LCKR_LCK4 5290,426896
#define GPIO_LCKR_LCK5 5291,426955
#define GPIO_LCKR_LCK6 5292,427014
#define GPIO_LCKR_LCK7 5293,427073
#define GPIO_LCKR_LCK8 5294,427132
#define GPIO_LCKR_LCK9 5295,427191
#define GPIO_LCKR_LCK10 5296,427250
#define GPIO_LCKR_LCK11 5297,427309
#define GPIO_LCKR_LCK12 5298,427368
#define GPIO_LCKR_LCK13 5299,427427
#define GPIO_LCKR_LCK14 5300,427486
#define GPIO_LCKR_LCK15 5301,427545
#define GPIO_LCKR_LCKK 5302,427604
#define GPIO_AFRL_AFRL0 5305,427747
#define GPIO_AFRL_AFRL1 5306,427806
#define GPIO_AFRL_AFRL2 5307,427865
#define GPIO_AFRL_AFRL3 5308,427924
#define GPIO_AFRL_AFRL4 5309,427983
#define GPIO_AFRL_AFRL5 5310,428042
#define GPIO_AFRL_AFRL6 5311,428101
#define GPIO_AFRL_AFRL7 5312,428160
#define GPIO_AFRH_AFRH0 5315,428303
#define GPIO_AFRH_AFRH1 5316,428362
#define GPIO_AFRH_AFRH2 5317,428421
#define GPIO_AFRH_AFRH3 5318,428480
#define GPIO_AFRH_AFRH4 5319,428539
#define GPIO_AFRH_AFRH5 5320,428598
#define GPIO_AFRH_AFRH6 5321,428657
#define GPIO_AFRH_AFRH7 5322,428716
#define GPIO_BRR_BR_0 5325,428859
#define GPIO_BRR_BR_1 5326,428918
#define GPIO_BRR_BR_2 5327,428977
#define GPIO_BRR_BR_3 5328,429036
#define GPIO_BRR_BR_4 5329,429095
#define GPIO_BRR_BR_5 5330,429154
#define GPIO_BRR_BR_6 5331,429213
#define GPIO_BRR_BR_7 5332,429272
#define GPIO_BRR_BR_8 5333,429331
#define GPIO_BRR_BR_9 5334,429390
#define GPIO_BRR_BR_10 5335,429449
#define GPIO_BRR_BR_11 5336,429508
#define GPIO_BRR_BR_12 5337,429567
#define GPIO_BRR_BR_13 5338,429626
#define GPIO_BRR_BR_14 5339,429685
#define GPIO_BRR_BR_15 5340,429744
#define  I2C_CR1_PE 5348,430296
#define  I2C_CR1_TXIE 5349,430398
#define  I2C_CR1_RXIE 5350,430502
#define  I2C_CR1_ADDRIE 5351,430606
#define  I2C_CR1_NACKIE 5352,430721
#define  I2C_CR1_STOPIE 5353,430836
#define  I2C_CR1_TCIE 5354,430952
#define  I2C_CR1_ERRIE 5355,431071
#define  I2C_CR1_DNF 5356,431179
#define  I2C_CR1_ANFOFF 5357,431284
#define  I2C_CR1_SWRST 5358,431392
#define  I2C_CR1_TXDMAEN 5359,431491
#define  I2C_CR1_RXDMAEN 5360,431608
#define  I2C_CR1_SBC 5361,431722
#define  I2C_CR1_NOSTRETCH 5362,431825
#define  I2C_CR1_WUPEN 5363,431934
#define  I2C_CR1_GCEN 5364,432042
#define  I2C_CR1_SMBHEN 5365,432146
#define  I2C_CR1_SMBDEN 5366,432256
#define  I2C_CR1_ALERTEN 5367,432376
#define  I2C_CR1_PECEN 5368,432479
#define I2C_CR1_DFN 5371,432598
#define  I2C_CR2_SADD 5374,432714
#define  I2C_CR2_RD_WRN 5375,432826
#define  I2C_CR2_ADD10 5376,432943
#define  I2C_CR2_HEAD10R 5377,433064
#define  I2C_CR2_START 5378,433204
#define  I2C_CR2_STOP 5379,433305
#define  I2C_CR2_NACK 5380,433419
#define  I2C_CR2_NBYTES 5381,433532
#define  I2C_CR2_RELOAD 5382,433632
#define  I2C_CR2_AUTOEND 5383,433735
#define  I2C_CR2_PECBYTE 5384,433852
#define  I2C_OAR1_OA1 5387,434046
#define  I2C_OAR1_OA1MODE 5388,434154
#define  I2C_OAR1_OA1EN 5389,434264
#define  I2C_OAR2_OA2 5392,434453
#define  I2C_OAR2_OA2MSK 5393,434584
#define  I2C_OAR2_OA2NOMASK 5394,434715
#define  I2C_OAR2_OA2MASK01 5395,434846
#define  I2C_OAR2_OA2MASK02 5396,434977
#define  I2C_OAR2_OA2MASK03 5397,435108
#define  I2C_OAR2_OA2MASK04 5398,435239
#define  I2C_OAR2_OA2MASK05 5399,435370
#define  I2C_OAR2_OA2MASK06 5400,435501
#define  I2C_OAR2_OA2MASK07 5401,435632
#define  I2C_OAR2_OA2EN 5402,435763
#define  I2C_TIMINGR_SCLL 5405,435978
#define  I2C_TIMINGR_SCLH 5406,436091
#define  I2C_TIMINGR_SDADEL 5407,436205
#define  I2C_TIMINGR_SCLDEL 5408,436304
#define  I2C_TIMINGR_PRESC 5409,436404
#define  I2C_TIMEOUTR_TIMEOUTA 5412,436590
#define  I2C_TIMEOUTR_TIDLE 5413,436688
#define  I2C_TIMEOUTR_TIMOUTEN 5414,436801
#define  I2C_TIMEOUTR_TIMEOUTB 5415,436906
#define  I2C_TIMEOUTR_TEXTEN 5416,437003
#define  I2C_ISR_TXE 5419,437201
#define  I2C_ISR_TXIS 5420,437314
#define  I2C_ISR_RXNE 5421,437424
#define  I2C_ISR_ADDR 5422,437540
#define  I2C_ISR_NACKF 5423,437652
#define  I2C_ISR_STOPF 5424,437755
#define  I2C_ISR_TC 5425,437859
#define  I2C_ISR_TCR 5426,437975
#define  I2C_ISR_BERR 5427,438084
#define  I2C_ISR_ARLO 5428,438178
#define  I2C_ISR_OVR 5429,438279
#define  I2C_ISR_PECERR 5430,438380
#define  I2C_ISR_TIMEOUT 5431,438487
#define  I2C_ISR_ALERT 5432,438602
#define  I2C_ISR_BUSY 5433,438698
#define  I2C_ISR_DIR 5434,438791
#define  I2C_ISR_ADDCODE 5435,438907
#define  I2C_ICR_ADDRCF 5438,439107
#define  I2C_ICR_NACKCF 5439,439218
#define  I2C_ICR_STOPCF 5440,439318
#define  I2C_ICR_BERRCF 5441,439428
#define  I2C_ICR_ARLOCF 5442,439533
#define  I2C_ICR_OVRCF 5443,439645
#define  I2C_ICR_PECCF 5444,439757
#define  I2C_ICR_TIMOUTCF 5445,439862
#define  I2C_ICR_ALERTCF 5446,439965
#define  I2C_PECR_PEC 5449,440150
#define  I2C_RXDR_RXDATA 5452,440332
#define  I2C_TXDR_TXDATA 5455,440520
#define  IWDG_KR_KEY 5464,441120
#define  IWDG_PR_PR 5467,441323
#define  IWDG_PR_PR_0 5468,441435
#define  IWDG_PR_PR_1 5469,441525
#define  IWDG_PR_PR_2 5470,441615
#define  IWDG_RLR_RL 5473,441789
#define  IWDG_SR_PVU 5476,441987
#define  IWDG_SR_RVU 5477,442103
#define  IWDG_SR_WVU 5478,442224
#define  IWDG_WINR_WIN 5481,442429
#define  PWR_CR_LPDS 5489,443037
#define  PWR_CR_PDDS 5490,443138
#define  PWR_CR_CWUF 5491,443240
#define  PWR_CR_CSBF 5492,443339
#define  PWR_CR_DBP 5494,443441
#define  PWR_CSR_WUF 5497,443645
#define  PWR_CSR_SBF 5498,443738
#define  PWR_CSR_VREFINTRDYF 5499,443832
#define  PWR_CSR_EWUP1 5501,443963
#define  PWR_CSR_EWUP2 5502,444062
#define  PWR_CSR_EWUP3 5503,444161
#define  RCC_CR_HSION 5511,444754
#define  RCC_CR_HSIRDY 5512,444823
#define  RCC_CR_HSITRIM 5514,444894
#define  RCC_CR_HSITRIM_0 5515,444963
#define  RCC_CR_HSITRIM_1 5516,445044
#define  RCC_CR_HSITRIM_2 5517,445125
#define  RCC_CR_HSITRIM_3 5518,445206
#define  RCC_CR_HSITRIM_4 5519,445287
#define  RCC_CR_HSICAL 5521,445370
#define  RCC_CR_HSICAL_0 5522,445439
#define  RCC_CR_HSICAL_1 5523,445520
#define  RCC_CR_HSICAL_2 5524,445601
#define  RCC_CR_HSICAL_3 5525,445682
#define  RCC_CR_HSICAL_4 5526,445763
#define  RCC_CR_HSICAL_5 5527,445844
#define  RCC_CR_HSICAL_6 5528,445925
#define  RCC_CR_HSICAL_7 5529,446006
#define  RCC_CR_HSEON 5531,446089
#define  RCC_CR_HSERDY 5532,446158
#define  RCC_CR_HSEBYP 5533,446227
#define  RCC_CR_CSSON 5534,446296
#define  RCC_CR_PLLON 5535,446365
#define  RCC_CR_PLLRDY 5536,446434
#define  RCC_CFGR_SW 5540,446613
#define  RCC_CFGR_SW_0 5541,446732
#define  RCC_CFGR_SW_1 5542,446822
#define  RCC_CFGR_SW_HSI 5544,446914
#define  RCC_CFGR_SW_HSE 5545,447027
#define  RCC_CFGR_SW_PLL 5546,447140
#define  RCC_CFGR_SWS 5549,447282
#define  RCC_CFGR_SWS_0 5550,447409
#define  RCC_CFGR_SWS_1 5551,447499
#define  RCC_CFGR_SWS_HSI 5553,447591
#define  RCC_CFGR_SWS_HSE 5554,447711
#define  RCC_CFGR_SWS_PLL 5555,447831
#define  RCC_CFGR_HPRE 5558,447970
#define  RCC_CFGR_HPRE_0 5559,448085
#define  RCC_CFGR_HPRE_1 5560,448175
#define  RCC_CFGR_HPRE_2 5561,448265
#define  RCC_CFGR_HPRE_3 5562,448355
#define  RCC_CFGR_HPRE_DIV1 5564,448447
#define  RCC_CFGR_HPRE_DIV2 5565,448550
#define  RCC_CFGR_HPRE_DIV4 5566,448654
#define  RCC_CFGR_HPRE_DIV8 5567,448758
#define  RCC_CFGR_HPRE_DIV16 5568,448862
#define  RCC_CFGR_HPRE_DIV64 5569,448967
#define  RCC_CFGR_HPRE_DIV128 5570,449072
#define  RCC_CFGR_HPRE_DIV256 5571,449178
#define  RCC_CFGR_HPRE_DIV512 5572,449284
#define  RCC_CFGR_PPRE1 5575,449421
#define  RCC_CFGR_PPRE1_0 5576,449537
#define  RCC_CFGR_PPRE1_1 5577,449627
#define  RCC_CFGR_PPRE1_2 5578,449717
#define  RCC_CFGR_PPRE1_DIV1 5580,449809
#define  RCC_CFGR_PPRE1_DIV2 5581,449910
#define  RCC_CFGR_PPRE1_DIV4 5582,450012
#define  RCC_CFGR_PPRE1_DIV8 5583,450114
#define  RCC_CFGR_PPRE1_DIV16 5584,450216
#define  RCC_CFGR_PPRE2 5587,450350
#define  RCC_CFGR_PPRE2_0 5588,450466
#define  RCC_CFGR_PPRE2_1 5589,450556
#define  RCC_CFGR_PPRE2_2 5590,450646
#define  RCC_CFGR_PPRE2_DIV1 5592,450738
#define  RCC_CFGR_PPRE2_DIV2 5593,450839
#define  RCC_CFGR_PPRE2_DIV4 5594,450941
#define  RCC_CFGR_PPRE2_DIV8 5595,451043
#define  RCC_CFGR_PPRE2_DIV16 5596,451145
#define  RCC_CFGR_PLLSRC 5598,451250
#define  RCC_CFGR_PLLSRC_HSI_PREDIV 5599,451357
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 5600,451484
#define  RCC_CFGR_PLLXTPRE 5602,451622
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 5603,451732
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 5604,451859
#define  RCC_CFGR_PLLMUL 5607,452019
#define  RCC_CFGR_PLLMUL_0 5608,452148
#define  RCC_CFGR_PLLMUL_1 5609,452238
#define  RCC_CFGR_PLLMUL_2 5610,452328
#define  RCC_CFGR_PLLMUL_3 5611,452418
#define  RCC_CFGR_PLLMUL2 5613,452510
#define  RCC_CFGR_PLLMUL3 5614,452612
#define  RCC_CFGR_PLLMUL4 5615,452714
#define  RCC_CFGR_PLLMUL5 5616,452816
#define  RCC_CFGR_PLLMUL6 5617,452918
#define  RCC_CFGR_PLLMUL7 5618,453020
#define  RCC_CFGR_PLLMUL8 5619,453122
#define  RCC_CFGR_PLLMUL9 5620,453224
#define  RCC_CFGR_PLLMUL10 5621,453326
#define  RCC_CFGR_PLLMUL11 5622,453428
#define  RCC_CFGR_PLLMUL12 5623,453531
#define  RCC_CFGR_PLLMUL13 5624,453634
#define  RCC_CFGR_PLLMUL14 5625,453737
#define  RCC_CFGR_PLLMUL15 5626,453840
#define  RCC_CFGR_PLLMUL16 5627,453943
#define  RCC_CFGR_I2SSRC 5630,454075
#define  RCC_CFGR_I2SSRC_SYSCLK 5632,454197
#define  RCC_CFGR_I2SSRC_EXT 5633,454323
#define  RCC_CFGR_MCO 5636,454480
#define  RCC_CFGR_MCO_0 5637,454609
#define  RCC_CFGR_MCO_1 5638,454699
#define  RCC_CFGR_MCO_2 5639,454789
#define  RCC_CFGR_MCO_NOCLOCK 5641,454881
#define  RCC_CFGR_MCO_LSI 5642,454974
#define  RCC_CFGR_MCO_LSE 5643,455091
#define  RCC_CFGR_MCO_SYSCLK 5644,455208
#define  RCC_CFGR_MCO_HSI 5645,455328
#define  RCC_CFGR_MCO_HSE 5646,455445
#define  RCC_CFGR_MCO_PLL 5647,455563
#define  RCC_CFGR_MCOPRE 5649,455695
#define  RCC_CFGR_MCOPRE_0 5650,455837
#define  RCC_CFGR_MCOPRE_1 5651,455927
#define  RCC_CFGR_MCOPRE_2 5652,456017
#define  RCC_CFGR_PLLNODIV 5654,456109
#define  RCC_CIR_LSIRDYF 5657,456304
#define  RCC_CIR_LSERDYF 5658,456413
#define  RCC_CIR_HSIRDYF 5659,456522
#define  RCC_CIR_HSERDYF 5660,456631
#define  RCC_CIR_PLLRDYF 5661,456740
#define  RCC_CIR_CSSF 5662,456849
#define  RCC_CIR_LSIRDYIE 5663,456970
#define  RCC_CIR_LSERDYIE 5664,457081
#define  RCC_CIR_HSIRDYIE 5665,457192
#define  RCC_CIR_HSERDYIE 5666,457303
#define  RCC_CIR_PLLRDYIE 5667,457414
#define  RCC_CIR_LSIRDYC 5668,457525
#define  RCC_CIR_LSERDYC 5669,457635
#define  RCC_CIR_HSIRDYC 5670,457745
#define  RCC_CIR_HSERDYC 5671,457855
#define  RCC_CIR_PLLRDYC 5672,457965
#define  RCC_CIR_CSSC 5673,458075
#define  RCC_APB2RSTR_SYSCFGRST 5676,458282
#define  RCC_APB2RSTR_TIM1RST 5677,458379
#define  RCC_APB2RSTR_SPI1RST 5678,458474
#define  RCC_APB2RSTR_TIM8RST 5679,458569
#define  RCC_APB2RSTR_USART1RST 5680,458664
#define  RCC_APB2RSTR_SPI4RST 5681,458761
#define  RCC_APB2RSTR_TIM15RST 5682,458856
#define  RCC_APB2RSTR_TIM16RST 5683,458952
#define  RCC_APB2RSTR_TIM17RST 5684,459048
#define  RCC_APB2RSTR_TIM20RST 5685,459144
#define  RCC_APB1RSTR_TIM2RST 5688,459326
#define  RCC_APB1RSTR_TIM3RST 5689,459424
#define  RCC_APB1RSTR_TIM4RST 5690,459522
#define  RCC_APB1RSTR_TIM6RST 5691,459620
#define  RCC_APB1RSTR_TIM7RST 5692,459718
#define  RCC_APB1RSTR_WWDGRST 5693,459816
#define  RCC_APB1RSTR_SPI2RST 5694,459922
#define  RCC_APB1RSTR_SPI3RST 5695,460017
#define  RCC_APB1RSTR_USART2RST 5696,460112
#define  RCC_APB1RSTR_USART3RST 5697,460210
#define  RCC_APB1RSTR_UART4RST 5698,460308
#define  RCC_APB1RSTR_UART5RST 5699,460405
#define  RCC_APB1RSTR_I2C1RST 5700,460502
#define  RCC_APB1RSTR_I2C2RST 5701,460598
#define  RCC_APB1RSTR_CANRST 5702,460694
#define  RCC_APB1RSTR_PWRRST 5703,460788
#define  RCC_APB1RSTR_DAC1RST 5704,460882
#define  RCC_APB1RSTR_I2C3RST 5705,460978
#define  RCC_AHBENR_DMA1EN 5708,461158
#define  RCC_AHBENR_DMA2EN 5709,461260
#define  RCC_AHBENR_SRAMEN 5710,461362
#define  RCC_AHBENR_FLITFEN 5711,461474
#define  RCC_AHBENR_FMCEN 5712,461577
#define  RCC_AHBENR_CRCEN 5713,461678
#define  RCC_AHBENR_GPIOHEN 5714,461779
#define  RCC_AHBENR_GPIOAEN 5715,461882
#define  RCC_AHBENR_GPIOBEN 5716,461985
#define  RCC_AHBENR_GPIOCEN 5717,462088
#define  RCC_AHBENR_GPIODEN 5718,462191
#define  RCC_AHBENR_GPIOEEN 5719,462294
#define  RCC_AHBENR_GPIOFEN 5720,462397
#define  RCC_AHBENR_GPIOGEN 5721,462500
#define  RCC_AHBENR_TSCEN 5722,462603
#define  RCC_AHBENR_ADC12EN 5723,462703
#define  RCC_AHBENR_ADC34EN 5724,462811
#define  RCC_APB2ENR_SYSCFGEN 5727,463003
#define  RCC_APB2ENR_TIM1EN 5728,463107
#define  RCC_APB2ENR_SPI1EN 5729,463209
#define  RCC_APB2ENR_TIM8EN 5730,463311
#define  RCC_APB2ENR_USART1EN 5731,463413
#define  RCC_APB2ENR_SPI4EN 5732,463517
#define  RCC_APB2ENR_TIM15EN 5733,463619
#define  RCC_APB2ENR_TIM16EN 5734,463722
#define  RCC_APB2ENR_TIM17EN 5735,463825
#define  RCC_APB2ENR_TIM20EN 5736,463928
#define  RCC_APB1ENR_TIM2EN 5739,464116
#define  RCC_APB1ENR_TIM3EN 5740,464221
#define  RCC_APB1ENR_TIM4EN 5741,464326
#define  RCC_APB1ENR_TIM6EN 5742,464431
#define  RCC_APB1ENR_TIM7EN 5743,464536
#define  RCC_APB1ENR_WWDGEN 5744,464641
#define  RCC_APB1ENR_SPI2EN 5745,464754
#define  RCC_APB1ENR_SPI3EN 5746,464856
#define  RCC_APB1ENR_USART2EN 5747,464958
#define  RCC_APB1ENR_USART3EN 5748,465063
#define  RCC_APB1ENR_UART4EN 5749,465168
#define  RCC_APB1ENR_UART5EN 5750,465272
#define  RCC_APB1ENR_I2C1EN 5751,465376
#define  RCC_APB1ENR_I2C2EN 5752,465479
#define  RCC_APB1ENR_CANEN 5753,465582
#define  RCC_APB1ENR_PWREN 5754,465683
#define  RCC_APB1ENR_DAC1EN 5755,465784
#define  RCC_APB1ENR_I2C3EN 5756,465887
#define  RCC_BDCR_LSE 5759,466074
#define  RCC_BDCR_LSEON 5760,466199
#define  RCC_BDCR_LSERDY 5761,466320
#define  RCC_BDCR_LSEBYP 5762,466440
#define  RCC_BDCR_LSEDRV 5764,466563
#define  RCC_BDCR_LSEDRV_0 5765,466692
#define  RCC_BDCR_LSEDRV_1 5766,466782
#define  RCC_BDCR_RTCSEL 5768,466874
#define  RCC_BDCR_RTCSEL_0 5769,467004
#define  RCC_BDCR_RTCSEL_1 5770,467094
#define  RCC_BDCR_RTCSEL_NOCLOCK 5773,467213
#define  RCC_BDCR_RTCSEL_LSE 5774,467306
#define  RCC_BDCR_RTCSEL_LSI 5775,467429
#define  RCC_BDCR_RTCSEL_HSE 5776,467552
#define  RCC_BDCR_RTCEN 5778,467691
#define  RCC_BDCR_BDRST 5779,467792
#define  RCC_CSR_LSION 5782,467990
#define  RCC_CSR_LSIRDY 5783,468111
#define  RCC_CSR_RMVF 5784,468231
#define  RCC_CSR_OBLRSTF 5785,468333
#define  RCC_CSR_PINRSTF 5786,468432
#define  RCC_CSR_PORRSTF 5787,468531
#define  RCC_CSR_SFTRSTF 5788,468634
#define  RCC_CSR_IWDGRSTF 5789,468738
#define  RCC_CSR_WWDGRSTF 5790,468854
#define  RCC_CSR_LPWRRSTF 5791,468965
#define  RCC_AHBRSTR_FMCRST 5794,469154
#define  RCC_AHBRSTR_GPIOHRST 5795,469249
#define  RCC_AHBRSTR_GPIOARST 5796,469346
#define  RCC_AHBRSTR_GPIOBRST 5797,469443
#define  RCC_AHBRSTR_GPIOCRST 5798,469540
#define  RCC_AHBRSTR_GPIODRST 5799,469637
#define  RCC_AHBRSTR_GPIOERST 5800,469734
#define  RCC_AHBRSTR_GPIOFRST 5801,469831
#define  RCC_AHBRSTR_GPIOGRST 5802,469928
#define  RCC_AHBRSTR_TSCRST 5803,470025
#define  RCC_AHBRSTR_ADC12RST 5804,470120
#define  RCC_AHBRSTR_ADC34RST 5805,470223
#define  RCC_CFGR2_PREDIV 5809,470440
#define  RCC_CFGR2_PREDIV_0 5810,470541
#define  RCC_CFGR2_PREDIV_1 5811,470631
#define  RCC_CFGR2_PREDIV_2 5812,470721
#define  RCC_CFGR2_PREDIV_3 5813,470811
#define  RCC_CFGR2_PREDIV_DIV1 5815,470903
#define  RCC_CFGR2_PREDIV_DIV2 5816,471018
#define  RCC_CFGR2_PREDIV_DIV3 5817,471134
#define  RCC_CFGR2_PREDIV_DIV4 5818,471250
#define  RCC_CFGR2_PREDIV_DIV5 5819,471366
#define  RCC_CFGR2_PREDIV_DIV6 5820,471482
#define  RCC_CFGR2_PREDIV_DIV7 5821,471598
#define  RCC_CFGR2_PREDIV_DIV8 5822,471714
#define  RCC_CFGR2_PREDIV_DIV9 5823,471830
#define  RCC_CFGR2_PREDIV_DIV10 5824,471946
#define  RCC_CFGR2_PREDIV_DIV11 5825,472063
#define  RCC_CFGR2_PREDIV_DIV12 5826,472180
#define  RCC_CFGR2_PREDIV_DIV13 5827,472297
#define  RCC_CFGR2_PREDIV_DIV14 5828,472414
#define  RCC_CFGR2_PREDIV_DIV15 5829,472531
#define  RCC_CFGR2_PREDIV_DIV16 5830,472648
#define  RCC_CFGR2_ADCPRE12 5833,472799
#define  RCC_CFGR2_ADCPRE12_0 5834,472902
#define  RCC_CFGR2_ADCPRE12_1 5835,472992
#define  RCC_CFGR2_ADCPRE12_2 5836,473082
#define  RCC_CFGR2_ADCPRE12_3 5837,473172
#define  RCC_CFGR2_ADCPRE12_4 5838,473262
#define  RCC_CFGR2_ADCPRE12_NO 5840,473354
#define  RCC_CFGR2_ADCPRE12_DIV1 5841,473484
#define  RCC_CFGR2_ADCPRE12_DIV2 5842,473597
#define  RCC_CFGR2_ADCPRE12_DIV4 5843,473710
#define  RCC_CFGR2_ADCPRE12_DIV6 5844,473823
#define  RCC_CFGR2_ADCPRE12_DIV8 5845,473936
#define  RCC_CFGR2_ADCPRE12_DIV10 5846,474049
#define  RCC_CFGR2_ADCPRE12_DIV12 5847,474163
#define  RCC_CFGR2_ADCPRE12_DIV16 5848,474277
#define  RCC_CFGR2_ADCPRE12_DIV32 5849,474391
#define  RCC_CFGR2_ADCPRE12_DIV64 5850,474505
#define  RCC_CFGR2_ADCPRE12_DIV128 5851,474619
#define  RCC_CFGR2_ADCPRE12_DIV256 5852,474734
#define  RCC_CFGR2_ADCPRE34 5855,474883
#define  RCC_CFGR2_ADCPRE34_0 5856,474987
#define  RCC_CFGR2_ADCPRE34_1 5857,475077
#define  RCC_CFGR2_ADCPRE34_2 5858,475167
#define  RCC_CFGR2_ADCPRE34_3 5859,475257
#define  RCC_CFGR2_ADCPRE34_4 5860,475347
#define  RCC_CFGR2_ADCPRE34_NO 5862,475439
#define  RCC_CFGR2_ADCPRE34_DIV1 5863,475569
#define  RCC_CFGR2_ADCPRE34_DIV2 5864,475682
#define  RCC_CFGR2_ADCPRE34_DIV4 5865,475795
#define  RCC_CFGR2_ADCPRE34_DIV6 5866,475908
#define  RCC_CFGR2_ADCPRE34_DIV8 5867,476021
#define  RCC_CFGR2_ADCPRE34_DIV10 5868,476134
#define  RCC_CFGR2_ADCPRE34_DIV12 5869,476248
#define  RCC_CFGR2_ADCPRE34_DIV16 5870,476362
#define  RCC_CFGR2_ADCPRE34_DIV32 5871,476476
#define  RCC_CFGR2_ADCPRE34_DIV64 5872,476590
#define  RCC_CFGR2_ADCPRE34_DIV128 5873,476704
#define  RCC_CFGR2_ADCPRE34_DIV256 5874,476819
#define  RCC_CFGR3_USART1SW 5877,477018
#define  RCC_CFGR3_USART1SW_0 5878,477121
#define  RCC_CFGR3_USART1SW_1 5879,477211
#define  RCC_CFGR3_USART1SW_PCLK2 5881,477303
#define  RCC_CFGR3_USART1SW_SYSCLK 5882,477427
#define  RCC_CFGR3_USART1SW_LSE 5883,477556
#define  RCC_CFGR3_USART1SW_HSI 5884,477689
#define  RCC_CFGR3_USART1SW_PCLK 5886,477844
#define  RCC_CFGR3_I2CSW 5888,477917
#define  RCC_CFGR3_I2C1SW 5889,478012
#define  RCC_CFGR3_I2C2SW 5890,478108
#define  RCC_CFGR3_I2C3SW 5891,478204
#define  RCC_CFGR3_I2C1SW_HSI 5893,478302
#define  RCC_CFGR3_I2C1SW_SYSCLK 5894,478433
#define  RCC_CFGR3_I2C2SW_HSI 5895,478560
#define  RCC_CFGR3_I2C2SW_SYSCLK 5896,478691
#define  RCC_CFGR3_I2C3SW_HSI 5897,478818
#define  RCC_CFGR3_I2C3SW_SYSCLK 5898,478949
#define  RCC_CFGR3_TIMSW 5900,479078
#define  RCC_CFGR3_TIM1SW 5901,479173
#define  RCC_CFGR3_TIM8SW 5902,479269
#define  RCC_CFGR3_TIM15SW 5903,479365
#define  RCC_CFGR3_TIM16SW 5904,479462
#define  RCC_CFGR3_TIM17SW 5905,479559
#define  RCC_CFGR3_TIM20SW 5906,479656
#define  RCC_CFGR3_TIM2SW 5907,479753
#define  RCC_CFGR3_TIM34SW 5908,479849
#define  RCC_CFGR3_TIM1SW_HCLK 5909,479947
#define  RCC_CFGR3_TIM1SW_PLL 5910,480062
#define  RCC_CFGR3_TIM8SW_HCLK 5911,480182
#define  RCC_CFGR3_TIM8SW_PLL 5912,480297
#define  RCC_CFGR3_TIM15SW_HCLK 5913,480417
#define  RCC_CFGR3_TIM15SW_PLL 5914,480533
#define  RCC_CFGR3_TIM16SW_HCLK 5915,480654
#define  RCC_CFGR3_TIM16SW_PLL 5916,480770
#define  RCC_CFGR3_TIM17SW_HCLK 5917,480891
#define  RCC_CFGR3_TIM17SW_PLL 5918,481007
#define  RCC_CFGR3_TIM20SW_HCLK 5919,481128
#define  RCC_CFGR3_TIM20SW_PLL 5920,481245
#define  RCC_CFGR3_USART2SW 5922,481369
#define  RCC_CFGR3_USART2SW_0 5923,481472
#define  RCC_CFGR3_USART2SW_1 5924,481562
#define  RCC_CFGR3_USART2SW_PCLK 5926,481654
#define  RCC_CFGR3_USART2SW_SYSCLK 5927,481778
#define  RCC_CFGR3_USART2SW_LSE 5928,481907
#define  RCC_CFGR3_USART2SW_HSI 5929,482040
#define  RCC_CFGR3_USART3SW 5931,482175
#define  RCC_CFGR3_USART3SW_0 5932,482278
#define  RCC_CFGR3_USART3SW_1 5933,482368
#define  RCC_CFGR3_USART3SW_PCLK 5935,482460
#define  RCC_CFGR3_USART3SW_SYSCLK 5936,482584
#define  RCC_CFGR3_USART3SW_LSE 5937,482713
#define  RCC_CFGR3_USART3SW_HSI 5938,482846
#define  RCC_CFGR3_UART4SW 5940,482981
#define  RCC_CFGR3_UART4SW_0 5941,483083
#define  RCC_CFGR3_UART4SW_1 5942,483173
#define  RCC_CFGR3_UART4SW_PCLK 5944,483265
#define  RCC_CFGR3_UART4SW_SYSCLK 5945,483388
#define  RCC_CFGR3_UART4SW_LSE 5946,483516
#define  RCC_CFGR3_UART4SW_HSI 5947,483648
#define  RCC_CFGR3_UART5SW 5949,483782
#define  RCC_CFGR3_UART5SW_0 5950,483884
#define  RCC_CFGR3_UART5SW_1 5951,483974
#define  RCC_CFGR3_UART5SW_PCLK 5953,484066
#define  RCC_CFGR3_UART5SW_SYSCLK 5954,484189
#define  RCC_CFGR3_UART5SW_LSE 5955,484317
#define  RCC_CFGR3_UART5SW_HSI 5956,484449
#define  RCC_CFGR3_TIM2SW_HCLK 5958,484583
#define  RCC_CFGR3_TIM2SW_PLL 5959,484698
#define  RCC_CFGR3_TIM34SW_HCLK 5961,484820
#define  RCC_CFGR3_TIM34SW_PLL 5962,484941
#define RTC_TR_PM 5970,485561
#define RTC_TR_HT 5971,485630
#define RTC_TR_HT_0 5972,485699
#define RTC_TR_HT_1 5973,485768
#define RTC_TR_HU 5974,485837
#define RTC_TR_HU_0 5975,485906
#define RTC_TR_HU_1 5976,485975
#define RTC_TR_HU_2 5977,486044
#define RTC_TR_HU_3 5978,486113
#define RTC_TR_MNT 5979,486182
#define RTC_TR_MNT_0 5980,486251
#define RTC_TR_MNT_1 5981,486320
#define RTC_TR_MNT_2 5982,486389
#define RTC_TR_MNU 5983,486458
#define RTC_TR_MNU_0 5984,486527
#define RTC_TR_MNU_1 5985,486596
#define RTC_TR_MNU_2 5986,486665
#define RTC_TR_MNU_3 5987,486734
#define RTC_TR_ST 5988,486803
#define RTC_TR_ST_0 5989,486872
#define RTC_TR_ST_1 5990,486941
#define RTC_TR_ST_2 5991,487010
#define RTC_TR_SU 5992,487079
#define RTC_TR_SU_0 5993,487148
#define RTC_TR_SU_1 5994,487217
#define RTC_TR_SU_2 5995,487286
#define RTC_TR_SU_3 5996,487355
#define RTC_DR_YT 5999,487508
#define RTC_DR_YT_0 6000,487577
#define RTC_DR_YT_1 6001,487646
#define RTC_DR_YT_2 6002,487715
#define RTC_DR_YT_3 6003,487784
#define RTC_DR_YU 6004,487853
#define RTC_DR_YU_0 6005,487922
#define RTC_DR_YU_1 6006,487991
#define RTC_DR_YU_2 6007,488060
#define RTC_DR_YU_3 6008,488129
#define RTC_DR_WDU 6009,488198
#define RTC_DR_WDU_0 6010,488267
#define RTC_DR_WDU_1 6011,488336
#define RTC_DR_WDU_2 6012,488405
#define RTC_DR_MT 6013,488474
#define RTC_DR_MU 6014,488543
#define RTC_DR_MU_0 6015,488612
#define RTC_DR_MU_1 6016,488681
#define RTC_DR_MU_2 6017,488750
#define RTC_DR_MU_3 6018,488819
#define RTC_DR_DT 6019,488888
#define RTC_DR_DT_0 6020,488957
#define RTC_DR_DT_1 6021,489026
#define RTC_DR_DU 6022,489095
#define RTC_DR_DU_0 6023,489164
#define RTC_DR_DU_1 6024,489233
#define RTC_DR_DU_2 6025,489302
#define RTC_DR_DU_3 6026,489371
#define RTC_CR_COE 6029,489524
#define RTC_CR_OSEL 6030,489593
#define RTC_CR_OSEL_0 6031,489662
#define RTC_CR_OSEL_1 6032,489731
#define RTC_CR_POL 6033,489800
#define RTC_CR_COSEL 6034,489869
#define RTC_CR_BCK 6035,489938
#define RTC_CR_SUB1H 6036,490007
#define RTC_CR_ADD1H 6037,490076
#define RTC_CR_TSIE 6038,490145
#define RTC_CR_WUTIE 6039,490214
#define RTC_CR_ALRBIE 6040,490283
#define RTC_CR_ALRAIE 6041,490352
#define RTC_CR_TSE 6042,490421
#define RTC_CR_WUTE 6043,490490
#define RTC_CR_ALRBE 6044,490559
#define RTC_CR_ALRAE 6045,490628
#define RTC_CR_FMT 6046,490697
#define RTC_CR_BYPSHAD 6047,490766
#define RTC_CR_REFCKON 6048,490835
#define RTC_CR_TSEDGE 6049,490904
#define RTC_CR_WUCKSEL 6050,490973
#define RTC_CR_WUCKSEL_0 6051,491042
#define RTC_CR_WUCKSEL_1 6052,491111
#define RTC_CR_WUCKSEL_2 6053,491180
#define RTC_ISR_RECALPF 6056,491333
#define RTC_ISR_TAMP3F 6057,491402
#define RTC_ISR_TAMP2F 6058,491471
#define RTC_ISR_TAMP1F 6059,491540
#define RTC_ISR_TSOVF 6060,491609
#define RTC_ISR_TSF 6061,491678
#define RTC_ISR_WUTF 6062,491747
#define RTC_ISR_ALRBF 6063,491816
#define RTC_ISR_ALRAF 6064,491885
#define RTC_ISR_INIT 6065,491954
#define RTC_ISR_INITF 6066,492023
#define RTC_ISR_RSF 6067,492092
#define RTC_ISR_INITS 6068,492161
#define RTC_ISR_SHPF 6069,492230
#define RTC_ISR_WUTWF 6070,492299
#define RTC_ISR_ALRBWF 6071,492368
#define RTC_ISR_ALRAWF 6072,492437
#define RTC_PRER_PREDIV_A 6075,492590
#define RTC_PRER_PREDIV_S 6076,492659
#define RTC_WUTR_WUT 6079,492812
#define RTC_ALRMAR_MSK4 6082,492965
#define RTC_ALRMAR_WDSEL 6083,493034
#define RTC_ALRMAR_DT 6084,493103
#define RTC_ALRMAR_DT_0 6085,493172
#define RTC_ALRMAR_DT_1 6086,493241
#define RTC_ALRMAR_DU 6087,493310
#define RTC_ALRMAR_DU_0 6088,493379
#define RTC_ALRMAR_DU_1 6089,493448
#define RTC_ALRMAR_DU_2 6090,493517
#define RTC_ALRMAR_DU_3 6091,493586
#define RTC_ALRMAR_MSK3 6092,493655
#define RTC_ALRMAR_PM 6093,493724
#define RTC_ALRMAR_HT 6094,493793
#define RTC_ALRMAR_HT_0 6095,493862
#define RTC_ALRMAR_HT_1 6096,493931
#define RTC_ALRMAR_HU 6097,494000
#define RTC_ALRMAR_HU_0 6098,494069
#define RTC_ALRMAR_HU_1 6099,494138
#define RTC_ALRMAR_HU_2 6100,494207
#define RTC_ALRMAR_HU_3 6101,494276
#define RTC_ALRMAR_MSK2 6102,494345
#define RTC_ALRMAR_MNT 6103,494414
#define RTC_ALRMAR_MNT_0 6104,494483
#define RTC_ALRMAR_MNT_1 6105,494552
#define RTC_ALRMAR_MNT_2 6106,494621
#define RTC_ALRMAR_MNU 6107,494690
#define RTC_ALRMAR_MNU_0 6108,494759
#define RTC_ALRMAR_MNU_1 6109,494828
#define RTC_ALRMAR_MNU_2 6110,494897
#define RTC_ALRMAR_MNU_3 6111,494966
#define RTC_ALRMAR_MSK1 6112,495035
#define RTC_ALRMAR_ST 6113,495104
#define RTC_ALRMAR_ST_0 6114,495173
#define RTC_ALRMAR_ST_1 6115,495242
#define RTC_ALRMAR_ST_2 6116,495311
#define RTC_ALRMAR_SU 6117,495380
#define RTC_ALRMAR_SU_0 6118,495449
#define RTC_ALRMAR_SU_1 6119,495518
#define RTC_ALRMAR_SU_2 6120,495587
#define RTC_ALRMAR_SU_3 6121,495656
#define RTC_ALRMBR_MSK4 6124,495809
#define RTC_ALRMBR_WDSEL 6125,495878
#define RTC_ALRMBR_DT 6126,495947
#define RTC_ALRMBR_DT_0 6127,496016
#define RTC_ALRMBR_DT_1 6128,496085
#define RTC_ALRMBR_DU 6129,496154
#define RTC_ALRMBR_DU_0 6130,496223
#define RTC_ALRMBR_DU_1 6131,496292
#define RTC_ALRMBR_DU_2 6132,496361
#define RTC_ALRMBR_DU_3 6133,496430
#define RTC_ALRMBR_MSK3 6134,496499
#define RTC_ALRMBR_PM 6135,496568
#define RTC_ALRMBR_HT 6136,496637
#define RTC_ALRMBR_HT_0 6137,496706
#define RTC_ALRMBR_HT_1 6138,496775
#define RTC_ALRMBR_HU 6139,496844
#define RTC_ALRMBR_HU_0 6140,496913
#define RTC_ALRMBR_HU_1 6141,496982
#define RTC_ALRMBR_HU_2 6142,497051
#define RTC_ALRMBR_HU_3 6143,497120
#define RTC_ALRMBR_MSK2 6144,497189
#define RTC_ALRMBR_MNT 6145,497258
#define RTC_ALRMBR_MNT_0 6146,497327
#define RTC_ALRMBR_MNT_1 6147,497396
#define RTC_ALRMBR_MNT_2 6148,497465
#define RTC_ALRMBR_MNU 6149,497534
#define RTC_ALRMBR_MNU_0 6150,497603
#define RTC_ALRMBR_MNU_1 6151,497672
#define RTC_ALRMBR_MNU_2 6152,497741
#define RTC_ALRMBR_MNU_3 6153,497810
#define RTC_ALRMBR_MSK1 6154,497879
#define RTC_ALRMBR_ST 6155,497948
#define RTC_ALRMBR_ST_0 6156,498017
#define RTC_ALRMBR_ST_1 6157,498086
#define RTC_ALRMBR_ST_2 6158,498155
#define RTC_ALRMBR_SU 6159,498224
#define RTC_ALRMBR_SU_0 6160,498293
#define RTC_ALRMBR_SU_1 6161,498362
#define RTC_ALRMBR_SU_2 6162,498431
#define RTC_ALRMBR_SU_3 6163,498500
#define RTC_WPR_KEY 6166,498653
#define RTC_SSR_SS 6169,498806
#define RTC_SHIFTR_SUBFS 6172,498959
#define RTC_SHIFTR_ADD1S 6173,499028
#define RTC_TSTR_PM 6176,499181
#define RTC_TSTR_HT 6177,499250
#define RTC_TSTR_HT_0 6178,499319
#define RTC_TSTR_HT_1 6179,499388
#define RTC_TSTR_HU 6180,499457
#define RTC_TSTR_HU_0 6181,499526
#define RTC_TSTR_HU_1 6182,499595
#define RTC_TSTR_HU_2 6183,499664
#define RTC_TSTR_HU_3 6184,499733
#define RTC_TSTR_MNT 6185,499802
#define RTC_TSTR_MNT_0 6186,499871
#define RTC_TSTR_MNT_1 6187,499940
#define RTC_TSTR_MNT_2 6188,500009
#define RTC_TSTR_MNU 6189,500078
#define RTC_TSTR_MNU_0 6190,500147
#define RTC_TSTR_MNU_1 6191,500216
#define RTC_TSTR_MNU_2 6192,500285
#define RTC_TSTR_MNU_3 6193,500354
#define RTC_TSTR_ST 6194,500423
#define RTC_TSTR_ST_0 6195,500492
#define RTC_TSTR_ST_1 6196,500561
#define RTC_TSTR_ST_2 6197,500630
#define RTC_TSTR_SU 6198,500699
#define RTC_TSTR_SU_0 6199,500768
#define RTC_TSTR_SU_1 6200,500837
#define RTC_TSTR_SU_2 6201,500906
#define RTC_TSTR_SU_3 6202,500975
#define RTC_TSDR_WDU 6205,501128
#define RTC_TSDR_WDU_0 6206,501197
#define RTC_TSDR_WDU_1 6207,501266
#define RTC_TSDR_WDU_2 6208,501335
#define RTC_TSDR_MT 6209,501404
#define RTC_TSDR_MU 6210,501473
#define RTC_TSDR_MU_0 6211,501542
#define RTC_TSDR_MU_1 6212,501611
#define RTC_TSDR_MU_2 6213,501680
#define RTC_TSDR_MU_3 6214,501749
#define RTC_TSDR_DT 6215,501818
#define RTC_TSDR_DT_0 6216,501887
#define RTC_TSDR_DT_1 6217,501956
#define RTC_TSDR_DU 6218,502025
#define RTC_TSDR_DU_0 6219,502094
#define RTC_TSDR_DU_1 6220,502163
#define RTC_TSDR_DU_2 6221,502232
#define RTC_TSDR_DU_3 6222,502301
#define RTC_TSSSR_SS 6225,502454
#define RTC_CALR_CALP 6228,502606
#define RTC_CALR_CALW8 6229,502675
#define RTC_CALR_CALW16 6230,502744
#define RTC_CALR_CALM 6231,502813
#define RTC_CALR_CALM_0 6232,502882
#define RTC_CALR_CALM_1 6233,502951
#define RTC_CALR_CALM_2 6234,503020
#define RTC_CALR_CALM_3 6235,503089
#define RTC_CALR_CALM_4 6236,503158
#define RTC_CALR_CALM_5 6237,503227
#define RTC_CALR_CALM_6 6238,503296
#define RTC_CALR_CALM_7 6239,503365
#define RTC_CALR_CALM_8 6240,503434
#define RTC_TAFCR_ALARMOUTTYPE 6243,503587
#define RTC_TAFCR_TAMPPUDIS 6244,503656
#define RTC_TAFCR_TAMPPRCH 6245,503725
#define RTC_TAFCR_TAMPPRCH_0 6246,503794
#define RTC_TAFCR_TAMPPRCH_1 6247,503863
#define RTC_TAFCR_TAMPFLT 6248,503932
#define RTC_TAFCR_TAMPFLT_0 6249,504001
#define RTC_TAFCR_TAMPFLT_1 6250,504070
#define RTC_TAFCR_TAMPFREQ 6251,504139
#define RTC_TAFCR_TAMPFREQ_0 6252,504208
#define RTC_TAFCR_TAMPFREQ_1 6253,504277
#define RTC_TAFCR_TAMPFREQ_2 6254,504346
#define RTC_TAFCR_TAMPTS 6255,504415
#define RTC_TAFCR_TAMP3TRG 6256,504484
#define RTC_TAFCR_TAMP3E 6257,504553
#define RTC_TAFCR_TAMP2TRG 6258,504622
#define RTC_TAFCR_TAMP2E 6259,504691
#define RTC_TAFCR_TAMPIE 6260,504760
#define RTC_TAFCR_TAMP1TRG 6261,504829
#define RTC_TAFCR_TAMP1E 6262,504898
#define RTC_ALRMASSR_MASKSS 6265,505051
#define RTC_ALRMASSR_MASKSS_0 6266,505120
#define RTC_ALRMASSR_MASKSS_1 6267,505189
#define RTC_ALRMASSR_MASKSS_2 6268,505258
#define RTC_ALRMASSR_MASKSS_3 6269,505327
#define RTC_ALRMASSR_SS 6270,505396
#define RTC_ALRMBSSR_MASKSS 6273,505549
#define RTC_ALRMBSSR_MASKSS_0 6274,505618
#define RTC_ALRMBSSR_MASKSS_1 6275,505687
#define RTC_ALRMBSSR_MASKSS_2 6276,505756
#define RTC_ALRMBSSR_MASKSS_3 6277,505825
#define RTC_ALRMBSSR_SS 6278,505894
#define RTC_BKP0R 6281,506047
#define RTC_BKP1R 6284,506200
#define RTC_BKP2R 6287,506353
#define RTC_BKP3R 6290,506506
#define RTC_BKP4R 6293,506659
#define RTC_BKP5R 6296,506812
#define RTC_BKP6R 6299,506965
#define RTC_BKP7R 6302,507118
#define RTC_BKP8R 6305,507271
#define RTC_BKP9R 6308,507424
#define RTC_BKP10R 6311,507577
#define RTC_BKP11R 6314,507730
#define RTC_BKP12R 6317,507883
#define RTC_BKP13R 6320,508036
#define RTC_BKP14R 6323,508189
#define RTC_BKP15R 6326,508342
#define RTC_BKP_NUMBER 6329,508495
#define  SPI_CR1_CPHA 6337,509038
#define  SPI_CR1_CPOL 6338,509134
#define  SPI_CR1_MSTR 6339,509233
#define  SPI_CR1_BR 6340,509334
#define  SPI_CR1_BR_0 6341,509451
#define  SPI_CR1_BR_1 6342,509541
#define  SPI_CR1_BR_2 6343,509631
#define  SPI_CR1_SPE 6344,509721
#define  SPI_CR1_LSBFIRST 6345,509816
#define  SPI_CR1_SSI 6346,509913
#define  SPI_CR1_SSM 6347,510019
#define  SPI_CR1_RXONLY 6348,510129
#define  SPI_CR1_CRCL 6349,510226
#define  SPI_CR1_CRCNEXT 6350,510321
#define  SPI_CR1_CRCEN 6351,510423
#define  SPI_CR1_BIDIOE 6352,510539
#define  SPI_CR1_BIDIMODE 6353,510659
#define  SPI_CR2_RXDMAEN 6356,510858
#define  SPI_CR2_TXDMAEN 6357,510963
#define  SPI_CR2_SSOE 6358,511068
#define  SPI_CR2_NSSP 6359,511169
#define  SPI_CR2_FRF 6360,511281
#define  SPI_CR2_ERRIE 6361,511385
#define  SPI_CR2_RXNEIE 6362,511492
#define  SPI_CR2_TXEIE 6363,511613
#define  SPI_CR2_DS 6364,511730
#define  SPI_CR2_DS_0 6365,511832
#define  SPI_CR2_DS_1 6366,511922
#define  SPI_CR2_DS_2 6367,512012
#define  SPI_CR2_DS_3 6368,512102
#define  SPI_CR2_FRXTH 6369,512192
#define  SPI_CR2_LDMARX 6370,512301
#define  SPI_CR2_LDMATX 6371,512417
#define  SPI_SR_RXNE 6374,512620
#define  SPI_SR_TXE 6375,512729
#define  SPI_SR_CHSIDE 6376,512835
#define  SPI_SR_UDR 6377,512932
#define  SPI_SR_CRCERR 6378,513030
#define  SPI_SR_MODF 6379,513129
#define  SPI_SR_OVR 6380,513224
#define  SPI_SR_BSY 6381,513321
#define  SPI_SR_FRE 6382,513415
#define  SPI_SR_FRLVL 6383,513521
#define  SPI_SR_FRLVL_0 6384,513626
#define  SPI_SR_FRLVL_1 6385,513716
#define  SPI_SR_FTLVL 6386,513806
#define  SPI_SR_FTLVL_0 6387,513914
#define  SPI_SR_FTLVL_1 6388,514004
#define  SPI_DR_DR 6391,514178
#define  SPI_CRCPR_CRCPOLY 6394,514360
#define  SPI_RXCRCR_RXCRC 6397,514552
#define  SPI_TXCRCR_TXCRC 6400,514736
#define  SPI_I2SCFGR_CHLEN 6403,514920
#define  SPI_I2SCFGR_DATLEN 6404,515053
#define  SPI_I2SCFGR_DATLEN_0 6405,515185
#define  SPI_I2SCFGR_DATLEN_1 6406,515274
#define  SPI_I2SCFGR_CKPOL 6407,515363
#define  SPI_I2SCFGR_I2SSTD 6408,515474
#define  SPI_I2SCFGR_I2SSTD_0 6409,515599
#define  SPI_I2SCFGR_I2SSTD_1 6410,515688
#define  SPI_I2SCFGR_PCMSYNC 6411,515777
#define  SPI_I2SCFGR_I2SCFG 6412,515886
#define  SPI_I2SCFGR_I2SCFG_0 6413,516011
#define  SPI_I2SCFGR_I2SCFG_1 6414,516100
#define  SPI_I2SCFGR_I2SE 6415,516189
#define  SPI_I2SCFGR_I2SMOD 6416,516283
#define  SPI_I2SPR_I2SDIV 6419,516469
#define  SPI_I2SPR_ODD 6420,516573
#define  SPI_I2SPR_MCKOE 6421,516685
#define SYSCFG_CFGR1_MEM_MODE 6429,517288
#define SYSCFG_CFGR1_MEM_MODE_0 6430,517391
#define SYSCFG_CFGR1_MEM_MODE_1 6431,517473
#define SYSCFG_CFGR1_MEM_MODE_2 6432,517555
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 6433,517637
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 6434,517736
#define SYSCFG_CFGR1_DMA_RMP 6435,517832
#define SYSCFG_CFGR1_ADC24_DMA_RMP 6436,517923
#define SYSCFG_CFGR1_TIM16_DMA_RMP 6437,518023
#define SYSCFG_CFGR1_TIM17_DMA_RMP 6438,518118
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 6439,518213
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 6440,518318
#define SYSCFG_CFGR1_I2C_PB6_FMP 6441,518423
#define SYSCFG_CFGR1_I2C_PB7_FMP 6442,518522
#define SYSCFG_CFGR1_I2C_PB8_FMP 6443,518621
#define SYSCFG_CFGR1_I2C_PB9_FMP 6444,518720
#define SYSCFG_CFGR1_I2C1_FMP 6445,518819
#define SYSCFG_CFGR1_I2C2_FMP 6446,518915
#define SYSCFG_CFGR1_ENCODER_MODE 6447,519011
#define SYSCFG_CFGR1_ENCODER_MODE_0 6448,519100
#define SYSCFG_CFGR1_ENCODER_MODE_1 6449,519191
#define SYSCFG_CFGR1_I2C3_FMP 6450,519282
#define SYSCFG_CFGR1_FPU_IE 6451,519378
#define SYSCFG_CFGR1_FPU_IE_0 6452,519491
#define SYSCFG_CFGR1_FPU_IE_1 6453,519606
#define SYSCFG_CFGR1_FPU_IE_2 6454,519721
#define SYSCFG_CFGR1_FPU_IE_3 6455,519836
#define SYSCFG_CFGR1_FPU_IE_4 6456,519951
#define SYSCFG_CFGR1_FPU_IE_5 6457,520066
#define SYSCFG_RCR_PAGE0 6460,520265
#define SYSCFG_RCR_PAGE1 6461,520366
#define SYSCFG_RCR_PAGE2 6462,520467
#define SYSCFG_RCR_PAGE3 6463,520568
#define SYSCFG_RCR_PAGE4 6464,520669
#define SYSCFG_RCR_PAGE5 6465,520770
#define SYSCFG_RCR_PAGE6 6466,520871
#define SYSCFG_RCR_PAGE7 6467,520972
#define SYSCFG_RCR_PAGE8 6468,521073
#define SYSCFG_RCR_PAGE9 6469,521174
#define SYSCFG_RCR_PAGE10 6470,521275
#define SYSCFG_RCR_PAGE11 6471,521377
#define SYSCFG_RCR_PAGE12 6472,521479
#define SYSCFG_RCR_PAGE13 6473,521581
#define SYSCFG_RCR_PAGE14 6474,521683
#define SYSCFG_RCR_PAGE15 6475,521785
#define SYSCFG_EXTICR1_EXTI0 6478,521971
#define SYSCFG_EXTICR1_EXTI1 6479,522064
#define SYSCFG_EXTICR1_EXTI2 6480,522157
#define SYSCFG_EXTICR1_EXTI3 6481,522250
#define SYSCFG_EXTICR1_EXTI0_PA 6486,522391
#define SYSCFG_EXTICR1_EXTI0_PB 6487,522473
#define SYSCFG_EXTICR1_EXTI0_PC 6488,522555
#define SYSCFG_EXTICR1_EXTI0_PD 6489,522637
#define SYSCFG_EXTICR1_EXTI0_PE 6490,522719
#define SYSCFG_EXTICR1_EXTI0_PF 6491,522801
#define SYSCFG_EXTICR1_EXTI0_PG 6492,522883
#define SYSCFG_EXTICR1_EXTI0_PH 6493,522965
#define SYSCFG_EXTICR1_EXTI1_PA 6498,523095
#define SYSCFG_EXTICR1_EXTI1_PB 6499,523177
#define SYSCFG_EXTICR1_EXTI1_PC 6500,523259
#define SYSCFG_EXTICR1_EXTI1_PD 6501,523341
#define SYSCFG_EXTICR1_EXTI1_PE 6502,523423
#define SYSCFG_EXTICR1_EXTI1_PF 6503,523505
#define SYSCFG_EXTICR1_EXTI1_PG 6504,523587
#define SYSCFG_EXTICR1_EXTI1_PH 6505,523669
#define SYSCFG_EXTICR1_EXTI2_PA 6510,523799
#define SYSCFG_EXTICR1_EXTI2_PB 6511,523881
#define SYSCFG_EXTICR1_EXTI2_PC 6512,523963
#define SYSCFG_EXTICR1_EXTI2_PD 6513,524045
#define SYSCFG_EXTICR1_EXTI2_PE 6514,524127
#define SYSCFG_EXTICR1_EXTI2_PF 6515,524209
#define SYSCFG_EXTICR1_EXTI2_PG 6516,524291
#define SYSCFG_EXTICR1_EXTI3_PA 6521,524421
#define SYSCFG_EXTICR1_EXTI3_PB 6522,524503
#define SYSCFG_EXTICR1_EXTI3_PC 6523,524585
#define SYSCFG_EXTICR1_EXTI3_PD 6524,524667
#define SYSCFG_EXTICR1_EXTI3_PE 6525,524749
#define SYSCFG_EXTICR1_EXTI3_PF 6526,524831
#define SYSCFG_EXTICR1_EXTI3_PG 6527,524913
#define SYSCFG_EXTICR2_EXTI4 6530,525079
#define SYSCFG_EXTICR2_EXTI5 6531,525172
#define SYSCFG_EXTICR2_EXTI6 6532,525265
#define SYSCFG_EXTICR2_EXTI7 6533,525358
#define SYSCFG_EXTICR2_EXTI4_PA 6538,525499
#define SYSCFG_EXTICR2_EXTI4_PB 6539,525581
#define SYSCFG_EXTICR2_EXTI4_PC 6540,525663
#define SYSCFG_EXTICR2_EXTI4_PD 6541,525745
#define SYSCFG_EXTICR2_EXTI4_PE 6542,525827
#define SYSCFG_EXTICR2_EXTI4_PF 6543,525909
#define SYSCFG_EXTICR2_EXTI4_PG 6544,525991
#define SYSCFG_EXTICR2_EXTI4_PH 6545,526073
#define SYSCFG_EXTICR2_EXTI5_PA 6550,526203
#define SYSCFG_EXTICR2_EXTI5_PB 6551,526285
#define SYSCFG_EXTICR2_EXTI5_PC 6552,526367
#define SYSCFG_EXTICR2_EXTI5_PD 6553,526449
#define SYSCFG_EXTICR2_EXTI5_PE 6554,526531
#define SYSCFG_EXTICR2_EXTI5_PF 6555,526613
#define SYSCFG_EXTICR2_EXTI5_PG 6556,526695
#define SYSCFG_EXTICR2_EXTI6_PA 6561,526825
#define SYSCFG_EXTICR2_EXTI6_PB 6562,526907
#define SYSCFG_EXTICR2_EXTI6_PC 6563,526989
#define SYSCFG_EXTICR2_EXTI6_PD 6564,527071
#define SYSCFG_EXTICR2_EXTI6_PE 6565,527153
#define SYSCFG_EXTICR2_EXTI6_PF 6566,527235
#define SYSCFG_EXTICR2_EXTI6_PG 6567,527317
#define SYSCFG_EXTICR2_EXTI7_PA 6572,527447
#define SYSCFG_EXTICR2_EXTI7_PB 6573,527529
#define SYSCFG_EXTICR2_EXTI7_PC 6574,527611
#define SYSCFG_EXTICR2_EXTI7_PD 6575,527693
#define SYSCFG_EXTICR2_EXTI7_PE 6576,527775
#define SYSCFG_EXTICR2_EXTI7_PF 6577,527857
#define SYSCFG_EXTICR2_EXTI7_PG 6578,527939
#define SYSCFG_EXTICR3_EXTI8 6581,528105
#define SYSCFG_EXTICR3_EXTI9 6582,528198
#define SYSCFG_EXTICR3_EXTI10 6583,528291
#define SYSCFG_EXTICR3_EXTI11 6584,528385
#define SYSCFG_EXTICR3_EXTI8_PA 6589,528527
#define SYSCFG_EXTICR3_EXTI8_PB 6590,528609
#define SYSCFG_EXTICR3_EXTI8_PC 6591,528691
#define SYSCFG_EXTICR3_EXTI8_PD 6592,528773
#define SYSCFG_EXTICR3_EXTI8_PE 6593,528855
#define SYSCFG_EXTICR3_EXTI8_PF 6594,528937
#define SYSCFG_EXTICR3_EXTI8_PG 6595,529019
#define SYSCFG_EXTICR3_EXTI9_PA 6600,529149
#define SYSCFG_EXTICR3_EXTI9_PB 6601,529231
#define SYSCFG_EXTICR3_EXTI9_PC 6602,529313
#define SYSCFG_EXTICR3_EXTI9_PD 6603,529395
#define SYSCFG_EXTICR3_EXTI9_PE 6604,529477
#define SYSCFG_EXTICR3_EXTI9_PF 6605,529559
#define SYSCFG_EXTICR3_EXTI9_PG 6606,529641
#define SYSCFG_EXTICR3_EXTI10_PA 6611,529772
#define SYSCFG_EXTICR3_EXTI10_PB 6612,529855
#define SYSCFG_EXTICR3_EXTI10_PC 6613,529938
#define SYSCFG_EXTICR3_EXTI10_PD 6614,530021
#define SYSCFG_EXTICR3_EXTI10_PE 6615,530104
#define SYSCFG_EXTICR3_EXTI10_PF 6616,530187
#define SYSCFG_EXTICR3_EXTI10_PG 6617,530270
#define SYSCFG_EXTICR3_EXTI11_PA 6622,530402
#define SYSCFG_EXTICR3_EXTI11_PB 6623,530485
#define SYSCFG_EXTICR3_EXTI11_PC 6624,530568
#define SYSCFG_EXTICR3_EXTI11_PD 6625,530651
#define SYSCFG_EXTICR3_EXTI11_PE 6626,530734
#define SYSCFG_EXTICR3_EXTI11_PF 6627,530817
#define SYSCFG_EXTICR3_EXTI11_PG 6628,530900
#define SYSCFG_EXTICR4_EXTI12 6631,531069
#define SYSCFG_EXTICR4_EXTI13 6632,531163
#define SYSCFG_EXTICR4_EXTI14 6633,531257
#define SYSCFG_EXTICR4_EXTI15 6634,531351
#define SYSCFG_EXTICR4_EXTI12_PA 6639,531494
#define SYSCFG_EXTICR4_EXTI12_PB 6640,531577
#define SYSCFG_EXTICR4_EXTI12_PC 6641,531660
#define SYSCFG_EXTICR4_EXTI12_PD 6642,531743
#define SYSCFG_EXTICR4_EXTI12_PE 6643,531826
#define SYSCFG_EXTICR4_EXTI12_PF 6644,531909
#define SYSCFG_EXTICR4_EXTI12_PG 6645,531992
#define SYSCFG_EXTICR4_EXTI13_PA 6650,532124
#define SYSCFG_EXTICR4_EXTI13_PB 6651,532207
#define SYSCFG_EXTICR4_EXTI13_PC 6652,532290
#define SYSCFG_EXTICR4_EXTI13_PD 6653,532373
#define SYSCFG_EXTICR4_EXTI13_PE 6654,532456
#define SYSCFG_EXTICR4_EXTI13_PF 6655,532539
#define SYSCFG_EXTICR4_EXTI13_PG 6656,532622
#define SYSCFG_EXTICR4_EXTI14_PA 6661,532754
#define SYSCFG_EXTICR4_EXTI14_PB 6662,532837
#define SYSCFG_EXTICR4_EXTI14_PC 6663,532920
#define SYSCFG_EXTICR4_EXTI14_PD 6664,533003
#define SYSCFG_EXTICR4_EXTI14_PE 6665,533086
#define SYSCFG_EXTICR4_EXTI14_PF 6666,533169
#define SYSCFG_EXTICR4_EXTI14_PG 6667,533252
#define SYSCFG_EXTICR4_EXTI15_PA 6672,533384
#define SYSCFG_EXTICR4_EXTI15_PB 6673,533467
#define SYSCFG_EXTICR4_EXTI15_PC 6674,533550
#define SYSCFG_EXTICR4_EXTI15_PD 6675,533633
#define SYSCFG_EXTICR4_EXTI15_PE 6676,533716
#define SYSCFG_EXTICR4_EXTI15_PF 6677,533799
#define SYSCFG_EXTICR4_EXTI15_PG 6678,533882
#define SYSCFG_CFGR2_LOCKUP_LOCK 6681,534048
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 6682,534212
#define SYSCFG_CFGR2_BYP_ADDR_PAR 6683,534363
#define SYSCFG_CFGR2_SRAM_PE 6684,534484
#define SYSCFG_CFGR4_ADC12_EXT2_RMP 6686,534668
#define SYSCFG_CFGR4_ADC12_EXT3_RMP 6687,534780
#define SYSCFG_CFGR4_ADC12_EXT5_RMP 6688,534892
#define SYSCFG_CFGR4_ADC12_EXT13_RMP 6689,535004
#define SYSCFG_CFGR4_ADC12_EXT15_RMP 6690,535117
#define SYSCFG_CFGR4_ADC12_JEXT3_RMP 6691,535230
#define SYSCFG_CFGR4_ADC12_JEXT6_RMP 6692,535344
#define SYSCFG_CFGR4_ADC12_JEXT13_RMP 6693,535458
#define SYSCFG_CFGR4_ADC34_EXT5_RMP 6694,535573
#define SYSCFG_CFGR4_ADC34_EXT6_RMP 6695,535685
#define SYSCFG_CFGR4_ADC34_EXT15_RMP 6696,535797
#define SYSCFG_CFGR4_ADC34_JEXT5_RMP 6697,535910
#define SYSCFG_CFGR4_ADC34_JEXT11_RMP 6698,536024
#define SYSCFG_CFGR4_ADC34_JEXT14_RMP 6699,536139
#define  TIM_CR1_CEN 6707,536748
#define  TIM_CR1_UDIS 6708,536850
#define  TIM_CR1_URS 6709,536952
#define  TIM_CR1_OPM 6710,537061
#define  TIM_CR1_DIR 6711,537163
#define  TIM_CR1_CMS 6713,537262
#define  TIM_CR1_CMS_0 6714,537395
#define  TIM_CR1_CMS_1 6715,537488
#define  TIM_CR1_ARPE 6717,537583
#define  TIM_CR1_CKD 6719,537699
#define  TIM_CR1_CKD_0 6720,537817
#define  TIM_CR1_CKD_1 6721,537910
#define  TIM_CR1_UIFREMAP 6723,538005
#define  TIM_CR2_CCPC 6726,538204
#define  TIM_CR2_CCUS 6727,538325
#define  TIM_CR2_CCDS 6728,538453
#define  TIM_CR2_MMS 6730,538572
#define  TIM_CR2_MMS_0 6731,538697
#define  TIM_CR2_MMS_1 6732,538790
#define  TIM_CR2_MMS_2 6733,538883
#define  TIM_CR2_TI1S 6735,538978
#define  TIM_CR2_OIS1 6736,539079
#define  TIM_CR2_OIS1N 6737,539199
#define  TIM_CR2_OIS2 6738,539320
#define  TIM_CR2_OIS2N 6739,539440
#define  TIM_CR2_OIS3 6740,539561
#define  TIM_CR2_OIS3N 6741,539681
#define  TIM_CR2_OIS4 6742,539802
#define  TIM_CR2_OIS5 6743,539922
#define  TIM_CR2_OIS6 6744,540042
#define  TIM_CR2_MMS2 6746,540164
#define  TIM_CR2_MMS2_0 6747,540289
#define  TIM_CR2_MMS2_1 6748,540382
#define  TIM_CR2_MMS2_2 6749,540475
#define  TIM_CR2_MMS2_3 6750,540568
#define  TIM_SMCR_SMS 6753,540745
#define  TIM_SMCR_SMS_0 6754,540869
#define  TIM_SMCR_SMS_1 6755,540962
#define  TIM_SMCR_SMS_2 6756,541055
#define  TIM_SMCR_SMS_3 6757,541148
#define  TIM_SMCR_OCCS 6759,541243
#define  TIM_SMCR_TS 6761,541355
#define  TIM_SMCR_TS_0 6762,541475
#define  TIM_SMCR_TS_1 6763,541568
#define  TIM_SMCR_TS_2 6764,541661
#define  TIM_SMCR_MSM 6766,541756
#define  TIM_SMCR_ETF 6768,541863
#define  TIM_SMCR_ETF_0 6769,541990
#define  TIM_SMCR_ETF_1 6770,542083
#define  TIM_SMCR_ETF_2 6771,542176
#define  TIM_SMCR_ETF_3 6772,542269
#define  TIM_SMCR_ETPS 6774,542364
#define  TIM_SMCR_ETPS_0 6775,542495
#define  TIM_SMCR_ETPS_1 6776,542588
#define  TIM_SMCR_ECE 6778,542683
#define  TIM_SMCR_ETP 6779,542792
#define  TIM_DIER_UIE 6782,542989
#define  TIM_DIER_CC1IE 6783,543100
#define  TIM_DIER_CC2IE 6784,543222
#define  TIM_DIER_CC3IE 6785,543344
#define  TIM_DIER_CC4IE 6786,543466
#define  TIM_DIER_COMIE 6787,543588
#define  TIM_DIER_TIE 6788,543696
#define  TIM_DIER_BIE 6789,543808
#define  TIM_DIER_UDE 6790,543918
#define  TIM_DIER_CC1DE 6791,544031
#define  TIM_DIER_CC2DE 6792,544155
#define  TIM_DIER_CC3DE 6793,544279
#define  TIM_DIER_CC4DE 6794,544403
#define  TIM_DIER_COMDE 6795,544527
#define  TIM_DIER_TDE 6796,544637
#define  TIM_SR_UIF 6799,544835
#define  TIM_SR_CC1IF 6800,544944
#define  TIM_SR_CC2IF 6801,545064
#define  TIM_SR_CC3IF 6802,545184
#define  TIM_SR_CC4IF 6803,545304
#define  TIM_SR_COMIF 6804,545424
#define  TIM_SR_TIF 6805,545530
#define  TIM_SR_BIF 6806,545640
#define  TIM_SR_B2IF 6807,545748
#define  TIM_SR_CC1OF 6808,545857
#define  TIM_SR_CC2OF 6809,545979
#define  TIM_SR_CC3OF 6810,546101
#define  TIM_SR_CC4OF 6811,546223
#define  TIM_SR_CC5IF 6812,546345
#define  TIM_SR_CC6IF 6813,546465
#define  TIM_EGR_UG 6816,546669
#define  TIM_EGR_CC1G 6817,546777
#define  TIM_EGR_CC2G 6818,546896
#define  TIM_EGR_CC3G 6819,547015
#define  TIM_EGR_CC4G 6820,547134
#define  TIM_EGR_COMG 6821,547253
#define  TIM_EGR_TG 6822,547385
#define  TIM_EGR_BG 6823,547494
#define  TIM_EGR_B2G 6824,547601
#define  TIM_CCMR1_CC1S 6827,547792
#define  TIM_CCMR1_CC1S_0 6828,547924
#define  TIM_CCMR1_CC1S_1 6829,548017
#define  TIM_CCMR1_OC1FE 6831,548112
#define  TIM_CCMR1_OC1PE 6832,548228
#define  TIM_CCMR1_OC1M 6834,548349
#define  TIM_CCMR1_OC1M_0 6835,548475
#define  TIM_CCMR1_OC1M_1 6836,548568
#define  TIM_CCMR1_OC1M_2 6837,548661
#define  TIM_CCMR1_OC1M_3 6838,548754
#define  TIM_CCMR1_OC1CE 6840,548849
#define  TIM_CCMR1_CC2S 6842,548967
#define  TIM_CCMR1_CC2S_0 6843,549099
#define  TIM_CCMR1_CC2S_1 6844,549192
#define  TIM_CCMR1_OC2FE 6846,549287
#define  TIM_CCMR1_OC2PE 6847,549403
#define  TIM_CCMR1_OC2M 6849,549524
#define  TIM_CCMR1_OC2M_0 6850,549650
#define  TIM_CCMR1_OC2M_1 6851,549743
#define  TIM_CCMR1_OC2M_2 6852,549836
#define  TIM_CCMR1_OC2M_3 6853,549929
#define  TIM_CCMR1_OC2CE 6855,550024
#define  TIM_CCMR1_IC1PSC 6859,550227
#define  TIM_CCMR1_IC1PSC_0 6860,550359
#define  TIM_CCMR1_IC1PSC_1 6861,550452
#define  TIM_CCMR1_IC1F 6863,550547
#define  TIM_CCMR1_IC1F_0 6864,550674
#define  TIM_CCMR1_IC1F_1 6865,550767
#define  TIM_CCMR1_IC1F_2 6866,550860
#define  TIM_CCMR1_IC1F_3 6867,550953
#define  TIM_CCMR1_IC2PSC 6869,551048
#define  TIM_CCMR1_IC2PSC_0 6870,551180
#define  TIM_CCMR1_IC2PSC_1 6871,551273
#define  TIM_CCMR1_IC2F 6873,551368
#define  TIM_CCMR1_IC2F_0 6874,551495
#define  TIM_CCMR1_IC2F_1 6875,551588
#define  TIM_CCMR1_IC2F_2 6876,551681
#define  TIM_CCMR1_IC2F_3 6877,551774
#define  TIM_CCMR2_CC3S 6880,551951
#define  TIM_CCMR2_CC3S_0 6881,552083
#define  TIM_CCMR2_CC3S_1 6882,552176
#define  TIM_CCMR2_OC3FE 6884,552271
#define  TIM_CCMR2_OC3PE 6885,552387
#define  TIM_CCMR2_OC3M 6887,552508
#define  TIM_CCMR2_OC3M_0 6888,552634
#define  TIM_CCMR2_OC3M_1 6889,552727
#define  TIM_CCMR2_OC3M_2 6890,552820
#define  TIM_CCMR2_OC3M_3 6891,552913
#define  TIM_CCMR2_OC3CE 6893,553008
#define  TIM_CCMR2_CC4S 6895,553127
#define  TIM_CCMR2_CC4S_0 6896,553259
#define  TIM_CCMR2_CC4S_1 6897,553352
#define  TIM_CCMR2_OC4FE 6899,553447
#define  TIM_CCMR2_OC4PE 6900,553563
#define  TIM_CCMR2_OC4M 6902,553684
#define  TIM_CCMR2_OC4M_0 6903,553810
#define  TIM_CCMR2_OC4M_1 6904,553903
#define  TIM_CCMR2_OC4M_2 6905,553996
#define  TIM_CCMR2_OC4M_3 6906,554089
#define  TIM_CCMR2_OC4CE 6908,554184
#define  TIM_CCMR2_IC3PSC 6912,554387
#define  TIM_CCMR2_IC3PSC_0 6913,554523
#define  TIM_CCMR2_IC3PSC_1 6914,554620
#define  TIM_CCMR2_IC3F 6916,554719
#define  TIM_CCMR2_IC3F_0 6917,554850
#define  TIM_CCMR2_IC3F_1 6918,554947
#define  TIM_CCMR2_IC3F_2 6919,555044
#define  TIM_CCMR2_IC3F_3 6920,555141
#define  TIM_CCMR2_IC4PSC 6922,555240
#define  TIM_CCMR2_IC4PSC_0 6923,555376
#define  TIM_CCMR2_IC4PSC_1 6924,555473
#define  TIM_CCMR2_IC4F 6926,555572
#define  TIM_CCMR2_IC4F_0 6927,555703
#define  TIM_CCMR2_IC4F_1 6928,555800
#define  TIM_CCMR2_IC4F_2 6929,555897
#define  TIM_CCMR2_IC4F_3 6930,555994
#define  TIM_CCER_CC1E 6933,556175
#define  TIM_CCER_CC1P 6934,556294
#define  TIM_CCER_CC1NE 6935,556415
#define  TIM_CCER_CC1NP 6936,556548
#define  TIM_CCER_CC2E 6937,556683
#define  TIM_CCER_CC2P 6938,556802
#define  TIM_CCER_CC2NE 6939,556923
#define  TIM_CCER_CC2NP 6940,557056
#define  TIM_CCER_CC3E 6941,557191
#define  TIM_CCER_CC3P 6942,557310
#define  TIM_CCER_CC3NE 6943,557431
#define  TIM_CCER_CC3NP 6944,557564
#define  TIM_CCER_CC4E 6945,557699
#define  TIM_CCER_CC4P 6946,557818
#define  TIM_CCER_CC4NP 6947,557939
#define  TIM_CCER_CC5E 6948,558074
#define  TIM_CCER_CC5P 6949,558193
#define  TIM_CCER_CC6E 6950,558314
#define  TIM_CCER_CC6P 6951,558433
#define  TIM_CNT_CNT 6954,558638
#define  TIM_CNT_UIFCPY 6955,558739
#define  TIM_PSC_PSC 6958,558937
#define  TIM_ARR_ARR 6961,559124
#define  TIM_RCR_REP 6964,559320
#define  TIM_CCR1_CCR1 6967,559516
#define  TIM_CCR2_CCR2 6970,559711
#define  TIM_CCR3_CCR3 6973,559906
#define  TIM_CCR4_CCR4 6976,560101
#define  TIM_CCR5_CCR5 6979,560296
#define  TIM_CCR5_GC5C1 6980,560403
#define  TIM_CCR5_GC5C2 6981,560516
#define  TIM_CCR5_GC5C3 6982,560629
#define  TIM_CCR6_CCR6 6985,560826
#define  TIM_BDTR_DTG 6988,561021
#define  TIM_BDTR_DTG_0 6989,561151
#define  TIM_BDTR_DTG_1 6990,561244
#define  TIM_BDTR_DTG_2 6991,561337
#define  TIM_BDTR_DTG_3 6992,561430
#define  TIM_BDTR_DTG_4 6993,561523
#define  TIM_BDTR_DTG_5 6994,561616
#define  TIM_BDTR_DTG_6 6995,561709
#define  TIM_BDTR_DTG_7 6996,561802
#define  TIM_BDTR_LOCK 6998,561897
#define  TIM_BDTR_LOCK_0 6999,562020
#define  TIM_BDTR_LOCK_1 7000,562113
#define  TIM_BDTR_OSSI 7002,562208
#define  TIM_BDTR_OSSR 7003,562329
#define  TIM_BDTR_BKE 7004,562449
#define  TIM_BDTR_BKP 7005,562560
#define  TIM_BDTR_AOE 7006,562673
#define  TIM_BDTR_MOE 7007,562784
#define  TIM_BDTR_BKF 7009,562892
#define  TIM_BDTR_BK2F 7010,563003
#define  TIM_BDTR_BK2E 7012,563116
#define  TIM_BDTR_BK2P 7013,563227
#define  TIM_DCR_DBA 7016,563424
#define  TIM_DCR_DBA_0 7017,563544
#define  TIM_DCR_DBA_1 7018,563637
#define  TIM_DCR_DBA_2 7019,563730
#define  TIM_DCR_DBA_3 7020,563823
#define  TIM_DCR_DBA_4 7021,563916
#define  TIM_DCR_DBL 7023,564011
#define  TIM_DCR_DBL_0 7024,564131
#define  TIM_DCR_DBL_1 7025,564224
#define  TIM_DCR_DBL_2 7026,564317
#define  TIM_DCR_DBL_3 7027,564410
#define  TIM_DCR_DBL_4 7028,564503
#define  TIM_DMAR_DMAB 7031,564680
#define TIM16_OR_TI1_RMP 7034,564885
#define TIM16_OR_TI1_RMP_0 7035,565012
#define TIM16_OR_TI1_RMP_1 7036,565105
#define TIM1_OR_ETR_RMP 7039,565283
#define TIM1_OR_ETR_RMP_0 7040,565405
#define TIM1_OR_ETR_RMP_1 7041,565498
#define TIM1_OR_ETR_RMP_2 7042,565591
#define TIM1_OR_ETR_RMP_3 7043,565684
#define TIM8_OR_ETR_RMP 7046,565862
#define TIM8_OR_ETR_RMP_0 7047,565984
#define TIM8_OR_ETR_RMP_1 7048,566077
#define TIM8_OR_ETR_RMP_2 7049,566170
#define TIM8_OR_ETR_RMP_3 7050,566263
#define TIM20_OR_ETR_RMP 7053,566440
#define TIM20_OR_ETR_RMP_0 7054,566563
#define TIM20_OR_ETR_RMP_1 7055,566656
#define TIM20_OR_ETR_RMP_2 7056,566749
#define TIM20_OR_ETR_RMP_3 7057,566842
#define  TIM_CCMR3_OC5FE 7060,567019
#define  TIM_CCMR3_OC5PE 7061,567135
#define  TIM_CCMR3_OC5M 7063,567256
#define  TIM_CCMR3_OC5M_0 7064,567382
#define  TIM_CCMR3_OC5M_1 7065,567475
#define  TIM_CCMR3_OC5M_2 7066,567568
#define  TIM_CCMR3_OC5M_3 7067,567661
#define  TIM_CCMR3_OC5CE 7069,567756
#define  TIM_CCMR3_OC6FE 7071,567875
#define  TIM_CCMR3_OC6PE 7072,567991
#define  TIM_CCMR3_OC6M 7074,568112
#define  TIM_CCMR3_OC6M_0 7075,568238
#define  TIM_CCMR3_OC6M_1 7076,568331
#define  TIM_CCMR3_OC6M_2 7077,568424
#define  TIM_CCMR3_OC6M_3 7078,568517
#define  TIM_CCMR3_OC6CE 7080,568612
#define  TSC_CR_TSCE 7088,569223
#define  TSC_CR_START 7089,569342
#define  TSC_CR_AM 7090,569447
#define  TSC_CR_SYNCPOL 7091,569551
#define  TSC_CR_IODEF 7092,569667
#define  TSC_CR_MCV 7094,569772
#define  TSC_CR_MCV_0 7095,569891
#define  TSC_CR_MCV_1 7096,569984
#define  TSC_CR_MCV_2 7097,570077
#define  TSC_CR_PGPSC 7099,570172
#define  TSC_CR_PGPSC_0 7100,570303
#define  TSC_CR_PGPSC_1 7101,570396
#define  TSC_CR_PGPSC_2 7102,570489
#define  TSC_CR_SSPSC 7104,570584
#define  TSC_CR_SSE 7105,570697
#define  TSC_CR_SSD 7107,570809
#define  TSC_CR_SSD_0 7108,570938
#define  TSC_CR_SSD_1 7109,571031
#define  TSC_CR_SSD_2 7110,571124
#define  TSC_CR_SSD_3 7111,571217
#define  TSC_CR_SSD_4 7112,571310
#define  TSC_CR_SSD_5 7113,571403
#define  TSC_CR_SSD_6 7114,571496
#define  TSC_CR_CTPL 7116,571591
#define  TSC_CR_CTPL_0 7117,571721
#define  TSC_CR_CTPL_1 7118,571814
#define  TSC_CR_CTPL_2 7119,571907
#define  TSC_CR_CTPL_3 7120,572000
#define  TSC_CR_CTPH 7122,572095
#define  TSC_CR_CTPH_0 7123,572226
#define  TSC_CR_CTPH_1 7124,572319
#define  TSC_CR_CTPH_2 7125,572412
#define  TSC_CR_CTPH_3 7126,572505
#define  TSC_IER_EOAIE 7129,572682
#define  TSC_IER_MCEIE 7130,572805
#define  TSC_ICR_EOAIC 7133,573009
#define  TSC_ICR_MCEIC 7134,573131
#define  TSC_ISR_EOAF 7137,573334
#define  TSC_ISR_MCEF 7138,573445
#define  TSC_IOHCR_G1_IO1 7141,573637
#define  TSC_IOHCR_G1_IO2 7142,573767
#define  TSC_IOHCR_G1_IO3 7143,573897
#define  TSC_IOHCR_G1_IO4 7144,574027
#define  TSC_IOHCR_G2_IO1 7145,574157
#define  TSC_IOHCR_G2_IO2 7146,574287
#define  TSC_IOHCR_G2_IO3 7147,574417
#define  TSC_IOHCR_G2_IO4 7148,574547
#define  TSC_IOHCR_G3_IO1 7149,574677
#define  TSC_IOHCR_G3_IO2 7150,574807
#define  TSC_IOHCR_G3_IO3 7151,574937
#define  TSC_IOHCR_G3_IO4 7152,575067
#define  TSC_IOHCR_G4_IO1 7153,575197
#define  TSC_IOHCR_G4_IO2 7154,575327
#define  TSC_IOHCR_G4_IO3 7155,575457
#define  TSC_IOHCR_G4_IO4 7156,575587
#define  TSC_IOHCR_G5_IO1 7157,575717
#define  TSC_IOHCR_G5_IO2 7158,575847
#define  TSC_IOHCR_G5_IO3 7159,575977
#define  TSC_IOHCR_G5_IO4 7160,576107
#define  TSC_IOHCR_G6_IO1 7161,576237
#define  TSC_IOHCR_G6_IO2 7162,576367
#define  TSC_IOHCR_G6_IO3 7163,576497
#define  TSC_IOHCR_G6_IO4 7164,576627
#define  TSC_IOHCR_G7_IO1 7165,576757
#define  TSC_IOHCR_G7_IO2 7166,576887
#define  TSC_IOHCR_G7_IO3 7167,577017
#define  TSC_IOHCR_G7_IO4 7168,577147
#define  TSC_IOHCR_G8_IO1 7169,577277
#define  TSC_IOHCR_G8_IO2 7170,577407
#define  TSC_IOHCR_G8_IO3 7171,577537
#define  TSC_IOHCR_G8_IO4 7172,577667
#define  TSC_IOASCR_G1_IO1 7175,577881
#define  TSC_IOASCR_G1_IO2 7176,578000
#define  TSC_IOASCR_G1_IO3 7177,578119
#define  TSC_IOASCR_G1_IO4 7178,578238
#define  TSC_IOASCR_G2_IO1 7179,578357
#define  TSC_IOASCR_G2_IO2 7180,578476
#define  TSC_IOASCR_G2_IO3 7181,578595
#define  TSC_IOASCR_G2_IO4 7182,578714
#define  TSC_IOASCR_G3_IO1 7183,578833
#define  TSC_IOASCR_G3_IO2 7184,578952
#define  TSC_IOASCR_G3_IO3 7185,579071
#define  TSC_IOASCR_G3_IO4 7186,579190
#define  TSC_IOASCR_G4_IO1 7187,579309
#define  TSC_IOASCR_G4_IO2 7188,579428
#define  TSC_IOASCR_G4_IO3 7189,579547
#define  TSC_IOASCR_G4_IO4 7190,579666
#define  TSC_IOASCR_G5_IO1 7191,579785
#define  TSC_IOASCR_G5_IO2 7192,579904
#define  TSC_IOASCR_G5_IO3 7193,580023
#define  TSC_IOASCR_G5_IO4 7194,580142
#define  TSC_IOASCR_G6_IO1 7195,580261
#define  TSC_IOASCR_G6_IO2 7196,580380
#define  TSC_IOASCR_G6_IO3 7197,580499
#define  TSC_IOASCR_G6_IO4 7198,580618
#define  TSC_IOASCR_G7_IO1 7199,580737
#define  TSC_IOASCR_G7_IO2 7200,580856
#define  TSC_IOASCR_G7_IO3 7201,580975
#define  TSC_IOASCR_G7_IO4 7202,581094
#define  TSC_IOASCR_G8_IO1 7203,581213
#define  TSC_IOASCR_G8_IO2 7204,581332
#define  TSC_IOASCR_G8_IO3 7205,581451
#define  TSC_IOASCR_G8_IO4 7206,581570
#define  TSC_IOSCR_G1_IO1 7209,581773
#define  TSC_IOSCR_G1_IO2 7210,581885
#define  TSC_IOSCR_G1_IO3 7211,581997
#define  TSC_IOSCR_G1_IO4 7212,582109
#define  TSC_IOSCR_G2_IO1 7213,582221
#define  TSC_IOSCR_G2_IO2 7214,582333
#define  TSC_IOSCR_G2_IO3 7215,582445
#define  TSC_IOSCR_G2_IO4 7216,582557
#define  TSC_IOSCR_G3_IO1 7217,582669
#define  TSC_IOSCR_G3_IO2 7218,582781
#define  TSC_IOSCR_G3_IO3 7219,582893
#define  TSC_IOSCR_G3_IO4 7220,583005
#define  TSC_IOSCR_G4_IO1 7221,583117
#define  TSC_IOSCR_G4_IO2 7222,583229
#define  TSC_IOSCR_G4_IO3 7223,583341
#define  TSC_IOSCR_G4_IO4 7224,583453
#define  TSC_IOSCR_G5_IO1 7225,583565
#define  TSC_IOSCR_G5_IO2 7226,583677
#define  TSC_IOSCR_G5_IO3 7227,583789
#define  TSC_IOSCR_G5_IO4 7228,583901
#define  TSC_IOSCR_G6_IO1 7229,584013
#define  TSC_IOSCR_G6_IO2 7230,584125
#define  TSC_IOSCR_G6_IO3 7231,584237
#define  TSC_IOSCR_G6_IO4 7232,584349
#define  TSC_IOSCR_G7_IO1 7233,584461
#define  TSC_IOSCR_G7_IO2 7234,584573
#define  TSC_IOSCR_G7_IO3 7235,584685
#define  TSC_IOSCR_G7_IO4 7236,584797
#define  TSC_IOSCR_G8_IO1 7237,584909
#define  TSC_IOSCR_G8_IO2 7238,585021
#define  TSC_IOSCR_G8_IO3 7239,585133
#define  TSC_IOSCR_G8_IO4 7240,585245
#define  TSC_IOCCR_G1_IO1 7243,585441
#define  TSC_IOCCR_G1_IO2 7244,585552
#define  TSC_IOCCR_G1_IO3 7245,585663
#define  TSC_IOCCR_G1_IO4 7246,585774
#define  TSC_IOCCR_G2_IO1 7247,585885
#define  TSC_IOCCR_G2_IO2 7248,585996
#define  TSC_IOCCR_G2_IO3 7249,586107
#define  TSC_IOCCR_G2_IO4 7250,586218
#define  TSC_IOCCR_G3_IO1 7251,586329
#define  TSC_IOCCR_G3_IO2 7252,586440
#define  TSC_IOCCR_G3_IO3 7253,586551
#define  TSC_IOCCR_G3_IO4 7254,586662
#define  TSC_IOCCR_G4_IO1 7255,586773
#define  TSC_IOCCR_G4_IO2 7256,586884
#define  TSC_IOCCR_G4_IO3 7257,586995
#define  TSC_IOCCR_G4_IO4 7258,587106
#define  TSC_IOCCR_G5_IO1 7259,587217
#define  TSC_IOCCR_G5_IO2 7260,587328
#define  TSC_IOCCR_G5_IO3 7261,587439
#define  TSC_IOCCR_G5_IO4 7262,587550
#define  TSC_IOCCR_G6_IO1 7263,587661
#define  TSC_IOCCR_G6_IO2 7264,587772
#define  TSC_IOCCR_G6_IO3 7265,587883
#define  TSC_IOCCR_G6_IO4 7266,587994
#define  TSC_IOCCR_G7_IO1 7267,588105
#define  TSC_IOCCR_G7_IO2 7268,588216
#define  TSC_IOCCR_G7_IO3 7269,588327
#define  TSC_IOCCR_G7_IO4 7270,588438
#define  TSC_IOCCR_G8_IO1 7271,588549
#define  TSC_IOCCR_G8_IO2 7272,588660
#define  TSC_IOCCR_G8_IO3 7273,588771
#define  TSC_IOCCR_G8_IO4 7274,588882
#define  TSC_IOGCSR_G1E 7277,589077
#define  TSC_IOGCSR_G2E 7278,589188
#define  TSC_IOGCSR_G3E 7279,589299
#define  TSC_IOGCSR_G4E 7280,589410
#define  TSC_IOGCSR_G5E 7281,589521
#define  TSC_IOGCSR_G6E 7282,589632
#define  TSC_IOGCSR_G7E 7283,589743
#define  TSC_IOGCSR_G8E 7284,589854
#define  TSC_IOGCSR_G1S 7285,589965
#define  TSC_IOGCSR_G2S 7286,590076
#define  TSC_IOGCSR_G3S 7287,590187
#define  TSC_IOGCSR_G4S 7288,590298
#define  TSC_IOGCSR_G5S 7289,590409
#define  TSC_IOGCSR_G6S 7290,590520
#define  TSC_IOGCSR_G7S 7291,590631
#define  TSC_IOGCSR_G8S 7292,590742
#define  TSC_IOGXCR_CNT 7295,590937
#define  USART_CR1_UE 7303,591549
#define  USART_CR1_UESM 7304,591650
#define  USART_CR1_RE 7305,591764
#define  USART_CR1_TE 7306,591868
#define  USART_CR1_IDLEIE 7307,591975
#define  USART_CR1_RXNEIE 7308,592085
#define  USART_CR1_TCIE 7309,592195
#define  USART_CR1_TXEIE 7310,592322
#define  USART_CR1_PEIE 7311,592431
#define  USART_CR1_PS 7312,592539
#define  USART_CR1_PCE 7313,592644
#define  USART_CR1_WAKE 7314,592754
#define  USART_CR1_M0 7315,592865
#define  USART_CR1_MME 7316,592971
#define  USART_CR1_CMIE 7317,593076
#define  USART_CR1_OVER8 7318,593197
#define  USART_CR1_DEDT 7319,593322
#define  USART_CR1_DEDT_0 7320,593458
#define  USART_CR1_DEDT_1 7321,593552
#define  USART_CR1_DEDT_2 7322,593646
#define  USART_CR1_DEDT_3 7323,593740
#define  USART_CR1_DEDT_4 7324,593834
#define  USART_CR1_DEAT 7325,593928
#define  USART_CR1_DEAT_0 7326,594062
#define  USART_CR1_DEAT_1 7327,594156
#define  USART_CR1_DEAT_2 7328,594250
#define  USART_CR1_DEAT_3 7329,594344
#define  USART_CR1_DEAT_4 7330,594438
#define  USART_CR1_RTOIE 7331,594532
#define  USART_CR1_EOBIE 7332,594654
#define  USART_CR1_M1 7333,594772
#define  USART_CR1_M 7334,594878
#define  USART_CR2_ADDM7 7337,595070
#define  USART_CR2_LBDL 7338,595191
#define  USART_CR2_LBDIE 7339,595306
#define  USART_CR2_LBCL 7340,595431
#define  USART_CR2_CPHA 7341,595540
#define  USART_CR2_CPOL 7342,595640
#define  USART_CR2_CLKEN 7343,595743
#define  USART_CR2_STOP 7344,595844
#define  USART_CR2_STOP_0 7345,595959
#define  USART_CR2_STOP_1 7346,596053
#define  USART_CR2_LINEN 7347,596147
#define  USART_CR2_SWAP 7348,596251
#define  USART_CR2_RXINV 7349,596355
#define  USART_CR2_TXINV 7350,596473
#define  USART_CR2_DATAINV 7351,596591
#define  USART_CR2_MSBFIRST 7352,596701
#define  USART_CR2_ABREN 7353,596816
#define  USART_CR2_ABRMODE 7354,596925
#define  USART_CR2_ABRMODE_0 7355,597052
#define  USART_CR2_ABRMODE_1 7356,597146
#define  USART_CR2_RTOEN 7357,597240
#define  USART_CR2_ADD 7358,597353
#define  USART_CR3_EIE 7361,597551
#define  USART_CR3_IREN 7362,597662
#define  USART_CR3_IRLP 7363,597767
#define  USART_CR3_HDSEL 7364,597870
#define  USART_CR3_NACK 7365,597980
#define  USART_CR3_SCEN 7366,598090
#define  USART_CR3_DMAR 7367,598200
#define  USART_CR3_DMAT 7368,598308
#define  USART_CR3_RTSE 7369,598419
#define  USART_CR3_CTSE 7370,598518
#define  USART_CR3_CTSIE 7371,598617
#define  USART_CR3_ONEBIT 7372,598726
#define  USART_CR3_OVRDIS 7373,598843
#define  USART_CR3_DDRE 7374,598947
#define  USART_CR3_DEM 7375,599066
#define  USART_CR3_DEP 7376,599173
#define  USART_CR3_SCARCNT 7377,599294
#define  USART_CR3_SCARCNT_0 7378,599429
#define  USART_CR3_SCARCNT_1 7379,599523
#define  USART_CR3_SCARCNT_2 7380,599617
#define  USART_CR3_WUS 7381,599711
#define  USART_CR3_WUS_0 7382,599848
#define  USART_CR3_WUS_1 7383,599942
#define  USART_CR3_WUFIE 7384,600036
#define  USART_BRR_DIV_FRACTION 7387,600233
#define  USART_BRR_DIV_MANTISSA 7388,600342
#define  USART_GTPR_PSC 7391,600535
#define  USART_GTPR_GT 7392,600655
#define  USART_RTOR_RTO 7396,600861
#define  USART_RTOR_BLEN 7397,600973
#define  USART_RQR_ABRRQ 7400,601158
#define  USART_RQR_SBKRQ 7401,601269
#define  USART_RQR_MMRQ 7402,601376
#define  USART_RQR_RXFRQ 7403,601482
#define  USART_RQR_TXFRQ 7404,601597
#define  USART_ISR_PE 7407,601797
#define  USART_ISR_FE 7408,601898
#define  USART_ISR_NE 7409,602000
#define  USART_ISR_ORE 7410,602108
#define  USART_ISR_IDLE 7411,602210
#define  USART_ISR_RXNE 7412,602317
#define  USART_ISR_TC 7413,602434
#define  USART_ISR_TXE 7414,602544
#define  USART_ISR_LBDF 7415,602661
#define  USART_ISR_CTSIF 7416,602774
#define  USART_ISR_CTS 7417,602881
#define  USART_ISR_RTOF 7418,602978
#define  USART_ISR_EOBF 7419,603084
#define  USART_ISR_ABRE 7420,603190
#define  USART_ISR_ABRF 7421,603299
#define  USART_ISR_BUSY 7422,603407
#define  USART_ISR_CMF 7423,603505
#define  USART_ISR_SBKF 7424,603614
#define  USART_ISR_RWU 7425,603718
#define  USART_ISR_WUF 7426,603842
#define  USART_ISR_TEACK 7427,603958
#define  USART_ISR_REACK 7428,604079
#define  USART_ICR_PECF 7431,604283
#define  USART_ICR_FECF 7432,604395
#define  USART_ICR_NCF 7433,604508
#define  USART_ICR_ORECF 7434,604622
#define  USART_ICR_IDLECF 7435,604735
#define  USART_ICR_TCCF 7436,604853
#define  USART_ICR_LBDCF 7437,604974
#define  USART_ICR_CTSCF 7438,605093
#define  USART_ICR_RTOCF 7439,605206
#define  USART_ICR_EOBCF 7440,605323
#define  USART_ICR_CMCF 7441,605435
#define  USART_ICR_WUCF 7442,605550
#define  USART_RDR_RDR 7445,605756
#define  USART_TDR_TDR 7448,605963
#define  WWDG_CR_T 7456,606581
#define  WWDG_CR_T0 7457,606705
#define  WWDG_CR_T1 7458,606794
#define  WWDG_CR_T2 7459,606883
#define  WWDG_CR_T3 7460,606972
#define  WWDG_CR_T4 7461,607061
#define  WWDG_CR_T5 7462,607150
#define  WWDG_CR_T6 7463,607239
#define  WWDG_CR_WDGA 7465,607330
#define  WWDG_CFR_W 7468,607512
#define  WWDG_CFR_W0 7469,607628
#define  WWDG_CFR_W1 7470,607717
#define  WWDG_CFR_W2 7471,607806
#define  WWDG_CFR_W3 7472,607895
#define  WWDG_CFR_W4 7473,607984
#define  WWDG_CFR_W5 7474,608073
#define  WWDG_CFR_W6 7475,608162
#define  WWDG_CFR_WDGTB 7477,608253
#define  WWDG_CFR_WDGTB0 7478,608365
#define  WWDG_CFR_WDGTB1 7479,608454
#define  WWDG_CFR_EWI 7481,608545
#define  WWDG_SR_EWIF 7484,608735
#define IS_ADC_ALL_INSTANCE(7499,609022
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(7504,609284
#define IS_ADC_COMMON_INSTANCE(7507,609440
#define IS_CAN_ALL_INSTANCE(7511,609676
#define IS_COMP_ALL_INSTANCE(7514,609819
#define IS_COMP_WINDOWMODE_INSTANCE(7524,610377
#define IS_CRC_ALL_INSTANCE(7529,610682
#define IS_DAC_ALL_INSTANCE(7532,610825
#define IS_DAC_CHANNEL_INSTANCE(7534,610887
#define IS_DMA_ALL_INSTANCE(7540,611165
#define IS_GPIO_ALL_INSTANCE(7554,612145
#define IS_GPIO_AF_INSTANCE(7563,612695
#define IS_GPIO_LOCK_INSTANCE(7572,613245
#define IS_I2C_ALL_INSTANCE(7582,613877
#define IS_I2S_ALL_INSTANCE(7587,614155
#define IS_OPAMP_ALL_INSTANCE(7591,614367
#define IS_IWDG_ALL_INSTANCE(7597,614727
#define IS_RTC_ALL_INSTANCE(7600,614873
#define IS_SMBUS_ALL_INSTANCE(7603,615017
#define IS_SPI_ALL_INSTANCE(7608,615301
#define IS_TIM_INSTANCE(7614,615645
#define IS_TIM_CC1_INSTANCE(7628,616122
#define IS_TIM_CC2_INSTANCE(7640,616537
#define IS_TIM_CC3_INSTANCE(7650,616886
#define IS_TIM_CC4_INSTANCE(7659,617202
#define IS_TIM_CC5_INSTANCE(7668,617518
#define IS_TIM_CC6_INSTANCE(7674,617735
#define IS_TIM_CLOCK_SELECT_INSTANCE(7682,618040
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(7692,618404
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(7701,618737
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(7710,619075
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(7720,619441
#define IS_TIM_OCXREF_CLEAR_INSTANCE(7730,619803
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(7739,620128
#define IS_TIM_HALL_INTERFACE_INSTANCE(7748,620458
#define IS_TIM_XOR_INSTANCE(7754,620686
#define IS_TIM_MASTER_INSTANCE(7764,621035
#define IS_TIM_SLAVE_INSTANCE(7776,621453
#define IS_TIM_SYNCHRO_INSTANCE(7786,621804
#define IS_TIM_32B_COUNTER_INSTANCE(7798,622241
#define IS_TIM_DMABURST_INSTANCE(7802,622399
#define IS_TIM_BREAK_INSTANCE(7814,622827
#define IS_TIM_CCX_INSTANCE(7823,623169
#define IS_TIM_CCXN_INSTANCE(7877,625843
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(7903,627139
#define IS_TIM_REPETITION_COUNTER_INSTANCE(7912,627471
#define IS_TIM_CLOCK_DIVISION_INSTANCE(7921,627802
#define IS_TIM_BKIN2_INSTANCE(7933,628228
#define IS_TIM_TRGO2_INSTANCE(7939,628447
#define IS_TIM_DMA_INSTANCE(7945,628666
#define IS_TIM_DMA_CC_INSTANCE(7959,629157
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(7971,629575
#define IS_TIM_REMAP_INSTANCE(7980,629905
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(7987,630157
#define IS_TSC_ALL_INSTANCE(7993,630389
#define IS_USART_INSTANCE(7996,630532
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(8001,630810
#define IS_UART_INSTANCE(8006,631157
#define IS_UART_HALFDUPLEX_INSTANCE(8013,631608
#define IS_UART_LIN_INSTANCE(8020,632145
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(8027,632626
#define IS_UART_HWFLOW_INSTANCE(8034,633120
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(8039,633416
#define IS_UART_DRIVER_ENABLE_INSTANCE(8044,633760
#define IS_SMARTCARD_INSTANCE(8049,634077
#define IS_IRDA_INSTANCE(8054,634367
#define IS_UART_DMA_INSTANCE(8061,634781
#define IS_WWDG_ALL_INSTANCE(8064,634909
#define ADC1_IRQn 8080,635599
#define SDADC1_IRQn 8081,635640
#define USB_LP_CAN_RX0_IRQn 8082,635679
#define USB_HP_CAN_TX_IRQn 8083,635721
#define COMP1_2_IRQn 8084,635762
#define COMP2_IRQn 8085,635806
#define COMP_IRQn 8086,635850
#define COMP4_6_IRQn 8087,635894
#define HRTIM1_FLT_IRQn 8088,635938
#define HRTIM1_TIME_IRQn 8089,635980
#define TIM15_IRQn 8090,636022
#define TIM18_DAC2_IRQn 8091,636071
#define TIM17_IRQn 8092,636113
#define TIM16_IRQn 8093,636166
#define TIM19_IRQn 8094,636214
#define TIM6_DAC1_IRQn 8095,636257
#define TIM7_DAC2_IRQn 8096,636300
#define TIM12_IRQn 8097,636339
#define TIM14_IRQn 8098,636382
#define TIM13_IRQn 8099,636429
#define ADC1_IRQHandler 8103,636507
#define SDADC1_IRQHandler 8104,636560
#define USB_LP_CAN_RX0_IRQHandler 8105,636611
#define USB_HP_CAN_TX_IRQHandler 8106,636665
#define COMP1_2_IRQHandler 8107,636718
#define COMP2_IRQHandler 8108,636774
#define COMP_IRQHandler 8109,636830
#define COMP4_6_IRQHandler 8110,636886
#define HRTIM1_FLT_IRQHandler 8111,636942
#define HRTIM1_TIME_IRQHandler 8112,636996
#define TIM15_IRQHandler 8113,637050
#define TIM18_DAC2_IRQHandler 8114,637111
#define TIM17_IRQHandler 8115,637165
#define TIM16_IRQHandler 8116,637230
#define TIM19_IRQHandler 8117,637290
#define TIM6_DAC1_IRQHandler 8118,637345
#define TIM7_DAC2_IRQHandler 8119,637400
#define TIM12_IRQHandler 8120,637451
#define TIM14_IRQHandler 8121,637506
#define TIM13_IRQHandler 8122,637565

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f302xc.h,182066
#define __STM32F302xC_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  PVD_IRQn 97,4732
  TAMP_STAMP_IRQn 98,4847
  RTC_WKUP_IRQn 99,4962
  FLASH_IRQn 100,5077
  RCC_IRQn 101,5192
  EXTI0_IRQn 102,5307
  EXTI1_IRQn 103,5422
  EXTI2_TSC_IRQn 104,5537
  EXTI3_IRQn 105,5652
  EXTI4_IRQn 106,5767
  DMA1_Channel1_IRQn 107,5882
  DMA1_Channel2_IRQn 108,5997
  DMA1_Channel3_IRQn 109,6112
  DMA1_Channel4_IRQn 110,6227
  DMA1_Channel5_IRQn 111,6342
  DMA1_Channel6_IRQn 112,6457
  DMA1_Channel7_IRQn 113,6572
  ADC1_2_IRQn 114,6687
  USB_HP_CAN_TX_IRQn 115,6802
  USB_LP_CAN_RX0_IRQn 116,6917
  CAN_RX1_IRQn 117,7032
  CAN_SCE_IRQn 118,7147
  EXTI9_5_IRQn 119,7262
  TIM1_BRK_TIM15_IRQn 120,7377
  TIM1_UP_TIM16_IRQn 121,7492
  TIM1_TRG_COM_TIM17_IRQn 122,7607
  TIM1_CC_IRQn 123,7722
  TIM2_IRQn 124,7837
  TIM3_IRQn 125,7952
  TIM4_IRQn 126,8067
  I2C1_EV_IRQn 127,8182
  I2C1_ER_IRQn 128,8297
  I2C2_EV_IRQn 129,8412
  I2C2_ER_IRQn 130,8527
  SPI1_IRQn 131,8642
  SPI2_IRQn 132,8757
  USART1_IRQn 133,8872
  USART2_IRQn 134,8987
  USART3_IRQn 135,9102
  EXTI15_10_IRQn 136,9217
  RTC_Alarm_IRQn 137,9332
  USBWakeUp_IRQn 138,9448
  SPI3_IRQn 139,9563
  UART4_IRQn 140,9678
  UART5_IRQn 141,9793
  TIM6_DAC_IRQn 142,9908
  DMA2_Channel1_IRQn 143,10014
  DMA2_Channel2_IRQn 144,10129
  DMA2_Channel3_IRQn 145,10244
  DMA2_Channel4_IRQn 146,10359
  DMA2_Channel5_IRQn 147,10474
  COMP1_2_IRQn 148,10589
  COMP4_6_IRQn 149,10704
  USB_HP_IRQn 150,10819
  USB_LP_IRQn 151,10934
  USBWakeUp_RMP_IRQn 152,11049
  FPU_IRQn 153,11164
} IRQn_Type;154,11280
  __IO uint32_t ISR;174,11622
  __IO uint32_t IER;175,11737
  __IO uint32_t CR;176,11852
  __IO uint32_t CFGR;177,11967
  uint32_t      RESERVED0;178,12082
  __IO uint32_t SMPR1;179,12197
  __IO uint32_t SMPR2;180,12312
  uint32_t      RESERVED1;181,12427
  __IO uint32_t TR1;182,12542
  __IO uint32_t TR2;183,12657
  __IO uint32_t TR3;184,12772
  uint32_t      RESERVED2;185,12887
  __IO uint32_t SQR1;186,13002
  __IO uint32_t SQR2;187,13117
  __IO uint32_t SQR3;188,13232
  __IO uint32_t SQR4;189,13347
  __IO uint32_t DR;190,13462
  uint32_t      RESERVED3;191,13577
  uint32_t      RESERVED4;192,13692
  __IO uint32_t JSQR;193,13807
  uint32_t      RESERVED5[RESERVED5194,13922
  __IO uint32_t OFR1;195,14037
  __IO uint32_t OFR2;196,14152
  __IO uint32_t OFR3;197,14267
  __IO uint32_t OFR4;198,14382
  uint32_t      RESERVED6[RESERVED6199,14497
  __IO uint32_t JDR1;200,14612
  __IO uint32_t JDR2;201,14727
  __IO uint32_t JDR3;202,14842
  __IO uint32_t JDR4;203,14957
  uint32_t      RESERVED7[RESERVED7204,15072
  __IO uint32_t AWD2CR;205,15187
  __IO uint32_t AWD3CR;206,15302
  uint32_t      RESERVED8;207,15417
  uint32_t      RESERVED9;208,15532
  __IO uint32_t DIFSEL;209,15647
  __IO uint32_t CALFACT;210,15762
} ADC_TypeDef;212,15879
  __IO uint32_t CSR;216,15916
  uint32_t      RESERVED;217,16046
  __IO uint32_t CCR;218,16176
  __IO uint32_t CDR;219,16306
} ADC_Common_TypeDef;221,16516
  __IO uint32_t TIR;228,16617
  __IO uint32_t TDTR;229,16683
  __IO uint32_t TDLR;230,16770
  __IO uint32_t TDHR;231,16831
} CAN_TxMailBox_TypeDef;232,16893
  __IO uint32_t RIR;239,16999
  __IO uint32_t RDTR;240,17075
  __IO uint32_t RDLR;241,17175
  __IO uint32_t RDHR;242,17249
} CAN_FIFOMailBox_TypeDef;243,17324
  __IO uint32_t FR1;250,17435
  __IO uint32_t FR2;251,17492
} CAN_FilterRegister_TypeDef;252,17549
  __IO uint32_t              MCR;259,17648
  __IO uint32_t              MSR;260,17774
  __IO uint32_t              TSR;261,17900
  __IO uint32_t              RF0R;262,18026
  __IO uint32_t              RF1R;263,18152
  __IO uint32_t              IER;264,18278
  __IO uint32_t              ESR;265,18404
  __IO uint32_t              BTR;266,18530
  uint32_t                   RESERVED0[RESERVED0267,18656
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox268,18782
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox269,18908
  uint32_t                   RESERVED1[RESERVED1270,19034
  __IO uint32_t              FMR;271,19160
  __IO uint32_t              FM1R;272,19286
  uint32_t                   RESERVED2;273,19412
  __IO uint32_t              FS1R;274,19538
  uint32_t                   RESERVED3;275,19664
  __IO uint32_t              FFA1R;276,19790
  uint32_t                   RESERVED4;277,19916
  __IO uint32_t              FA1R;278,20042
  uint32_t                   RESERVED5[RESERVED5279,20168
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister280,20294
} CAN_TypeDef;281,20420
  __IO uint32_t CSR;289,20501
} COMP_TypeDef;290,20591
  __IO uint32_t DR;298,20675
  __IO uint8_t  IDR;299,20779
  uint8_t       RESERVED0;300,20883
  uint16_t      RESERVED1;301,20987
  __IO uint32_t CR;302,21091
  uint32_t      RESERVED2;303,21195
  __IO uint32_t INIT;304,21299
  __IO uint32_t POL;305,21403
} CRC_TypeDef;306,21507
  __IO uint32_t CR;314,21597
  __IO uint32_t SWTRIGR;315,21710
  __IO uint32_t DHR12R1;316,21823
  __IO uint32_t DHR12L1;317,21936
  __IO uint32_t DHR8R1;318,22049
  __IO uint32_t RESERVED0;319,22162
  __IO uint32_t RESERVED1;320,22276
  __IO uint32_t RESERVED2;321,22390
  __IO uint32_t DHR12RD;322,22504
  __IO uint32_t DHR12LD;323,22617
  __IO uint32_t DHR8RD;324,22730
  __IO uint32_t DOR1;325,22843
  __IO uint32_t RESERVED3;326,22956
  __IO uint32_t SR;327,23070
} DAC_TypeDef;328,23183
  __IO uint32_t IDCODE;336,23255
  __IO uint32_t CR;337,23344
  __IO uint32_t APB1FZ;338,23433
  __IO uint32_t APB2FZ;339,23522
}DBGMCU_TypeDef;DBGMCU_TypeDef340,23611
  __IO uint32_t CCR;348,23690
  __IO uint32_t CNDTR;349,23808
  __IO uint32_t CPAR;350,23926
  __IO uint32_t CMAR;351,24044
} DMA_Channel_TypeDef;352,24162
  __IO uint32_t ISR;356,24207
  __IO uint32_t IFCR;357,24325
} DMA_TypeDef;358,24443
  __IO uint32_t IMR;366,24541
  __IO uint32_t EMR;367,24658
  __IO uint32_t RTSR;368,24775
  __IO uint32_t FTSR;369,24892
  __IO uint32_t SWIER;370,25009
  __IO uint32_t PR;371,25126
  uint32_t      RESERVED1;372,25243
  uint32_t      RESERVED2;373,25360
  __IO uint32_t IMR2;374,25477
  __IO uint32_t EMR2;375,25594
  __IO uint32_t RTSR2;376,25711
  __IO uint32_t FTSR2;377,25828
  __IO uint32_t SWIER2;378,25945
  __IO uint32_t PR2;379,26062
}EXTI_TypeDef;EXTI_TypeDef380,26179
  __IO uint32_t ACR;388,26257
  __IO uint32_t KEYR;389,26361
  __IO uint32_t OPTKEYR;390,26465
  __IO uint32_t SR;391,26569
  __IO uint32_t CR;392,26673
  __IO uint32_t AR;393,26777
  uint32_t      RESERVED;394,26881
  __IO uint32_t OBR;395,26985
  __IO uint32_t WRPR;396,27089
} FLASH_TypeDef;398,27195
  __IO uint16_t RDP;405,27280
  __IO uint16_t USER;406,27386
  uint16_t RESERVED0;407,27492
  uint16_t RESERVED1;408,27598
  __IO uint16_t WRP0;409,27704
  __IO uint16_t WRP1;410,27810
  __IO uint16_t WRP2;411,27916
  __IO uint16_t WRP3;412,28022
} OB_TypeDef;413,28128
  __IO uint32_t MODER;421,28209
  __IO uint32_t OTYPER;422,28313
  __IO uint32_t OSPEEDR;423,28417
  __IO uint32_t PUPDR;424,28521
  __IO uint32_t IDR;425,28625
  __IO uint32_t ODR;426,28729
  __IO uint32_t BSRR;427,28833
  __IO uint32_t LCKR;428,28932
  __IO uint32_t AFR[AFR429,29036
  __IO uint32_t BRR;430,29140
}GPIO_TypeDef;GPIO_TypeDef431,29239
  __IO uint32_t CSR;439,29331
} OPAMP_TypeDef;440,29435
  __IO uint32_t CFGR1;448,29531
       uint32_t RESERVED;449,29644
  __IO uint32_t EXTICR[EXTICR450,29757
  __IO uint32_t CFGR2;451,29872
} SYSCFG_TypeDef;452,29985
  __IO uint32_t CR1;460,30085
  __IO uint32_t CR2;461,30176
  __IO uint32_t OAR1;462,30267
  __IO uint32_t OAR2;463,30358
  __IO uint32_t TIMINGR;464,30449
  __IO uint32_t TIMEOUTR;465,30540
  __IO uint32_t ISR;466,30631
  __IO uint32_t ICR;467,30722
  __IO uint32_t PECR;468,30813
  __IO uint32_t RXDR;469,30904
  __IO uint32_t TXDR;470,30995
}I2C_TypeDef;I2C_TypeDef471,31086
  __IO uint32_t KR;479,31168
  __IO uint32_t PR;480,31245
  __IO uint32_t RLR;481,31322
  __IO uint32_t SR;482,31399
  __IO uint32_t WINR;483,31476
} IWDG_TypeDef;484,31553
  __IO uint32_t CR;492,31630
  __IO uint32_t CSR;493,31717
} PWR_TypeDef;494,31804
  __IO uint32_t CR;501,31888
  __IO uint32_t CFGR;502,32007
  __IO uint32_t CIR;503,32126
  __IO uint32_t APB2RSTR;504,32245
  __IO uint32_t APB1RSTR;505,32364
  __IO uint32_t AHBENR;506,32483
  __IO uint32_t APB2ENR;507,32602
  __IO uint32_t APB1ENR;508,32721
  __IO uint32_t BDCR;509,32840
  __IO uint32_t CSR;510,32959
  __IO uint32_t AHBRSTR;511,33078
  __IO uint32_t CFGR2;512,33197
  __IO uint32_t CFGR3;513,33316
} RCC_TypeDef;514,33435
  __IO uint32_t TR;522,33513
  __IO uint32_t DR;523,33629
  __IO uint32_t CR;524,33745
  __IO uint32_t ISR;525,33861
  __IO uint32_t PRER;526,33977
  __IO uint32_t WUTR;527,34093
  uint32_t RESERVED0;528,34209
  __IO uint32_t ALRMAR;529,34325
  __IO uint32_t ALRMBR;530,34441
  __IO uint32_t WPR;531,34557
  __IO uint32_t SSR;532,34673
  __IO uint32_t SHIFTR;533,34789
  __IO uint32_t TSTR;534,34905
  __IO uint32_t TSDR;535,35021
  __IO uint32_t TSSSR;536,35137
  __IO uint32_t CALR;537,35253
  __IO uint32_t TAFCR;538,35369
  __IO uint32_t ALRMASSR;539,35485
  __IO uint32_t ALRMBSSR;540,35601
  uint32_t RESERVED7;541,35717
  __IO uint32_t BKP0R;542,35833
  __IO uint32_t BKP1R;543,35949
  __IO uint32_t BKP2R;544,36065
  __IO uint32_t BKP3R;545,36181
  __IO uint32_t BKP4R;546,36297
  __IO uint32_t BKP5R;547,36413
  __IO uint32_t BKP6R;548,36529
  __IO uint32_t BKP7R;549,36645
  __IO uint32_t BKP8R;550,36761
  __IO uint32_t BKP9R;551,36877
  __IO uint32_t BKP10R;552,36993
  __IO uint32_t BKP11R;553,37109
  __IO uint32_t BKP12R;554,37225
  __IO uint32_t BKP13R;555,37341
  __IO uint32_t BKP14R;556,37457
  __IO uint32_t BKP15R;557,37573
} RTC_TypeDef;558,37689
  __IO uint32_t CR1;567,37781
  __IO uint32_t CR2;568,37890
  __IO uint32_t SR;569,37999
  __IO uint32_t DR;570,38108
  __IO uint32_t CRCPR;571,38217
  __IO uint32_t RXCRCR;572,38326
  __IO uint32_t TXCRCR;573,38435
  __IO uint32_t I2SCFGR;574,38544
  __IO uint32_t I2SPR;575,38653
} SPI_TypeDef;576,38762
  __IO uint32_t CR1;583,38826
  __IO uint32_t CR2;584,38922
  __IO uint32_t SMCR;585,39018
  __IO uint32_t DIER;586,39114
  __IO uint32_t SR;587,39210
  __IO uint32_t EGR;588,39306
  __IO uint32_t CCMR1;589,39402
  __IO uint32_t CCMR2;590,39498
  __IO uint32_t CCER;591,39594
  __IO uint32_t CNT;592,39690
  __IO uint32_t PSC;593,39786
  __IO uint32_t ARR;594,39882
  __IO uint32_t RCR;595,39978
  __IO uint32_t CCR1;596,40074
  __IO uint32_t CCR2;597,40170
  __IO uint32_t CCR3;598,40266
  __IO uint32_t CCR4;599,40362
  __IO uint32_t BDTR;600,40458
  __IO uint32_t DCR;601,40554
  __IO uint32_t DMAR;602,40650
  __IO uint32_t OR;603,40746
  __IO uint32_t CCMR3;604,40842
  __IO uint32_t CCR5;605,40938
  __IO uint32_t CCR6;606,41034
} TIM_TypeDef;607,41130
  __IO uint32_t CR;614,41221
  __IO uint32_t IER;615,41340
  __IO uint32_t ICR;616,41459
  __IO uint32_t ISR;617,41578
  __IO uint32_t IOHCR;618,41697
  uint32_t      RESERVED1;619,41816
  __IO uint32_t IOASCR;620,41935
  uint32_t      RESERVED2;621,42054
  __IO uint32_t IOSCR;622,42173
  uint32_t      RESERVED3;623,42292
  __IO uint32_t IOCCR;624,42411
  uint32_t      RESERVED4;625,42530
  __IO uint32_t IOGCSR;626,42649
  __IO uint32_t IOGXCR[IOGXCR627,42768
} TSC_TypeDef;628,42890
  __IO uint32_t CR1;636,43008
  __IO uint32_t CR2;637,43104
  __IO uint32_t CR3;638,43200
  __IO uint32_t BRR;639,43296
  __IO uint32_t GTPR;640,43392
  __IO uint32_t RTOR;641,43488
  __IO uint32_t RQR;642,43584
  __IO uint32_t ISR;643,43680
  __IO uint32_t ICR;644,43776
  __IO uint16_t RDR;645,43872
  uint16_t  RESERVED1;646,43968
  __IO uint16_t TDR;647,44064
  uint16_t  RESERVED2;648,44160
} USART_TypeDef;649,44256
  __IO uint16_t EP0R;657,44362
  __IO uint16_t RESERVED0;658,44466
  __IO uint16_t EP1R;659,44522
  __IO uint16_t RESERVED1;660,44625
  __IO uint16_t EP2R;661,44683
  __IO uint16_t RESERVED2;662,44786
  __IO uint16_t EP3R;663,44844
  __IO uint16_t RESERVED3;664,44948
  __IO uint16_t EP4R;665,45006
  __IO uint16_t RESERVED4;666,45109
  __IO uint16_t EP5R;667,45167
  __IO uint16_t RESERVED5;668,45270
  __IO uint16_t EP6R;669,45328
  __IO uint16_t RESERVED6;670,45431
  __IO uint16_t EP7R;671,45489
  __IO uint16_t RESERVED7[RESERVED7672,45592
  __IO uint16_t CNTR;673,45648
  __IO uint16_t RESERVED8;674,45751
  __IO uint16_t ISTR;675,45809
  __IO uint16_t RESERVED9;676,45912
  __IO uint16_t FNR;677,45970
  __IO uint16_t RESERVEDA;678,46073
  __IO uint16_t DADDR;679,46131
  __IO uint16_t RESERVEDB;680,46234
  __IO uint16_t BTABLE;681,46292
  __IO uint16_t RESERVEDC;682,46395
} USB_TypeDef;683,46446
  __IO uint32_t CR;690,46522
  __IO uint32_t CFR;691,46603
  __IO uint32_t SR;692,46684
} WWDG_TypeDef;693,46765
#define FLASH_BASE 699,46839
#define SRAM_BASE 700,46940
#define PERIPH_BASE 701,47040
#define SRAM_BB_BASE 702,47146
#define PERIPH_BB_BASE 703,47249
#define APB1PERIPH_BASE 707,47393
#define APB2PERIPH_BASE 708,47436
#define AHB1PERIPH_BASE 709,47494
#define AHB2PERIPH_BASE 710,47552
#define AHB3PERIPH_BASE 711,47610
#define TIM2_BASE 714,47696
#define TIM3_BASE 715,47758
#define TIM4_BASE 716,47820
#define TIM6_BASE 717,47882
#define RTC_BASE 718,47944
#define WWDG_BASE 719,48006
#define IWDG_BASE 720,48068
#define I2S2ext_BASE 721,48130
#define SPI2_BASE 722,48192
#define SPI3_BASE 723,48254
#define I2S3ext_BASE 724,48316
#define USART2_BASE 725,48378
#define USART3_BASE 726,48440
#define UART4_BASE 727,48502
#define UART5_BASE 728,48564
#define I2C1_BASE 729,48626
#define I2C2_BASE 730,48688
#define USB_BASE 731,48750
#define USB_PMAADDR 732,48861
#define CAN_BASE 733,48970
#define PWR_BASE 734,49032
#define DAC1_BASE 735,49094
#define DAC_BASE 736,49156
#define SYSCFG_BASE 739,49226
#define COMP1_BASE 740,49288
#define COMP2_BASE 741,49350
#define COMP4_BASE 742,49412
#define COMP6_BASE 743,49474
#define COMP_BASE 744,49536
#define OPAMP1_BASE 745,49578
#define OPAMP2_BASE 746,49640
#define OPAMP_BASE 747,49702
#define EXTI_BASE 748,49745
#define TIM1_BASE 749,49807
#define SPI1_BASE 750,49869
#define USART1_BASE 751,49931
#define TIM15_BASE 752,49993
#define TIM16_BASE 753,50055
#define TIM17_BASE 754,50117
#define DMA1_BASE 757,50207
#define DMA1_Channel1_BASE 758,50269
#define DMA1_Channel2_BASE 759,50331
#define DMA1_Channel3_BASE 760,50393
#define DMA1_Channel4_BASE 761,50455
#define DMA1_Channel5_BASE 762,50517
#define DMA1_Channel6_BASE 763,50579
#define DMA1_Channel7_BASE 764,50641
#define DMA2_BASE 765,50703
#define DMA2_Channel1_BASE 766,50765
#define DMA2_Channel2_BASE 767,50827
#define DMA2_Channel3_BASE 768,50889
#define DMA2_Channel4_BASE 769,50951
#define DMA2_Channel5_BASE 770,51013
#define RCC_BASE 771,51075
#define FLASH_R_BASE 772,51137
#define OB_BASE 773,51236
#define CRC_BASE 774,51334
#define TSC_BASE 775,51396
#define GPIOA_BASE 778,51486
#define GPIOB_BASE 779,51548
#define GPIOC_BASE 780,51610
#define GPIOD_BASE 781,51672
#define GPIOE_BASE 782,51734
#define GPIOF_BASE 783,51796
#define ADC1_BASE 786,51886
#define ADC2_BASE 787,51948
#define ADC1_2_COMMON_BASE 788,52010
#define DBGMCU_BASE 790,52074
#define TIM2 798,52243
#define TIM3 799,52300
#define TIM4 800,52357
#define TIM6 801,52414
#define RTC 802,52471
#define WWDG 803,52527
#define IWDG 804,52585
#define I2S2ext 805,52643
#define SPI2 806,52703
#define SPI3 807,52760
#define I2S3ext 808,52817
#define USART2 809,52877
#define USART3 810,52938
#define UART4 811,52999
#define UART5 812,53059
#define I2C1 813,53119
#define I2C2 814,53176
#define CAN 815,53233
#define PWR 816,53289
#define DAC 817,53345
#define DAC1 818,53401
#define COMP 819,53458
#define COMP1 820,53516
#define COMP2 821,53575
#define COMP4 822,53634
#define COMP6 823,53693
#define OPAMP1 824,53752
#define OPAMP 825,53813
#define OPAMP2 826,53873
#define SYSCFG 827,53934
#define EXTI 828,53996
#define TIM1 829,54054
#define SPI1 830,54111
#define USART1 831,54168
#define TIM15 832,54229
#define TIM16 833,54287
#define TIM17 834,54345
#define DBGMCU 835,54403
#define DMA1 836,54465
#define DMA1_Channel1 837,54522
#define DMA1_Channel2 838,54596
#define DMA1_Channel3 839,54670
#define DMA1_Channel4 840,54744
#define DMA1_Channel5 841,54818
#define DMA1_Channel6 842,54892
#define DMA1_Channel7 843,54966
#define DMA2 844,55040
#define DMA2_Channel1 845,55097
#define DMA2_Channel2 846,55171
#define DMA2_Channel3 847,55245
#define DMA2_Channel4 848,55319
#define DMA2_Channel5 849,55393
#define RCC 850,55467
#define FLASH 851,55523
#define OB 852,55585
#define CRC 853,55639
#define TSC 854,55695
#define GPIOA 855,55751
#define GPIOB 856,55810
#define GPIOC 857,55869
#define GPIOD 858,55928
#define GPIOE 859,55987
#define GPIOF 860,56046
#define ADC1 861,56105
#define ADC2 862,56162
#define ADC1_2_COMMON 863,56219
#define USB 864,56292
#define ADC_ISR_ADRD 889,57238
#define ADC_ISR_EOSMP 890,57324
#define ADC_ISR_EOC 891,57411
#define ADC_ISR_EOS 892,57508
#define ADC_ISR_OVR 893,57618
#define ADC_ISR_JEOC 894,57697
#define ADC_ISR_JEOS 895,57795
#define ADC_ISR_AWD1 896,57906
#define ADC_ISR_AWD2 897,57995
#define ADC_ISR_AWD3 898,58084
#define ADC_ISR_JQOVF 899,58173
#define ADC_IER_RDY 902,58361
#define ADC_IER_EOSMP 903,58458
#define ADC_IER_EOC 904,58557
#define ADC_IER_EOS 905,58666
#define ADC_IER_OVR 906,58788
#define ADC_IER_JEOC 907,58879
#define ADC_IER_JEOS 908,58989
#define ADC_IER_AWD1 909,59112
#define ADC_IER_AWD2 910,59213
#define ADC_IER_AWD3 911,59314
#define ADC_IER_JQOVF 912,59415
#define ADC_CR_ADEN 915,59614
#define ADC_CR_ADDIS 916,59694
#define ADC_CR_ADSTART 917,59775
#define ADC_CR_JADSTART 918,59868
#define ADC_CR_ADSTP 919,59962
#define ADC_CR_JADSTP 920,60054
#define ADC_CR_ADVREGEN 921,60147
#define ADC_CR_ADVREGEN_0 922,60237
#define ADC_CR_ADVREGEN_1 923,60317
#define ADC_CR_ADCALDIF 924,60397
#define ADC_CR_ADCAL 925,60496
#define ADC_CFGR_DMAEN 928,60659
#define ADC_CFGR_DMACFG 929,60733
#define ADC_CFGR_RES 931,60816
#define ADC_CFGR_RES_0 932,60895
#define ADC_CFGR_RES_1 933,60968
#define ADC_CFGR_ALIGN 935,61043
#define ADC_CFGR_EXTSEL 937,61124
#define ADC_CFGR_EXTSEL_0 938,61231
#define ADC_CFGR_EXTSEL_1 939,61306
#define ADC_CFGR_EXTSEL_2 940,61381
#define ADC_CFGR_EXTSEL_3 941,61456
#define ADC_CFGR_EXTEN 943,61533
#define ADC_CFGR_EXTEN_0 944,61664
#define ADC_CFGR_EXTEN_1 945,61739
#define ADC_CFGR_OVRMOD 947,61816
#define ADC_CFGR_CONT 948,61892
#define ADC_CFGR_AUTDLY 949,62012
#define ADC_CFGR_AUTOFF 950,62098
#define ADC_CFGR_DISCEN 951,62176
#define ADC_CFGR_DISCNUM 953,62281
#define ADC_CFGR_DISCNUM_0 954,62377
#define ADC_CFGR_DISCNUM_1 955,62454
#define ADC_CFGR_DISCNUM_2 956,62531
#define ADC_CFGR_JDISCEN 958,62610
#define ADC_CFGR_JQM 959,62712
#define ADC_CFGR_AWD1SGL 960,62791
#define ADC_CFGR_AWD1EN 961,62911
#define ADC_CFGR_JAWD1EN 962,63019
#define ADC_CFGR_JAUTO 963,63128
#define ADC_CFGR_AWD1CH 965,63229
#define ADC_CFGR_AWD1CH_0 966,63328
#define ADC_CFGR_AWD1CH_1 967,63404
#define ADC_CFGR_AWD1CH_2 968,63481
#define ADC_CFGR_AWD1CH_3 969,63558
#define ADC_CFGR_AWD1CH_4 970,63635
#define ADC_SMPR1_SMP0 973,63799
#define ADC_SMPR1_SMP0_0 974,63897
#define ADC_SMPR1_SMP0_1 975,63971
#define ADC_SMPR1_SMP0_2 976,64045
#define ADC_SMPR1_SMP1 978,64121
#define ADC_SMPR1_SMP1_0 979,64219
#define ADC_SMPR1_SMP1_1 980,64293
#define ADC_SMPR1_SMP1_2 981,64367
#define ADC_SMPR1_SMP2 983,64443
#define ADC_SMPR1_SMP2_0 984,64541
#define ADC_SMPR1_SMP2_1 985,64615
#define ADC_SMPR1_SMP2_2 986,64689
#define ADC_SMPR1_SMP3 988,64765
#define ADC_SMPR1_SMP3_0 989,64863
#define ADC_SMPR1_SMP3_1 990,64937
#define ADC_SMPR1_SMP3_2 991,65011
#define ADC_SMPR1_SMP4 993,65087
#define ADC_SMPR1_SMP4_0 994,65185
#define ADC_SMPR1_SMP4_1 995,65259
#define ADC_SMPR1_SMP4_2 996,65333
#define ADC_SMPR1_SMP5 998,65409
#define ADC_SMPR1_SMP5_0 999,65507
#define ADC_SMPR1_SMP5_1 1000,65581
#define ADC_SMPR1_SMP5_2 1001,65655
#define ADC_SMPR1_SMP6 1003,65731
#define ADC_SMPR1_SMP6_0 1004,65829
#define ADC_SMPR1_SMP6_1 1005,65903
#define ADC_SMPR1_SMP6_2 1006,65977
#define ADC_SMPR1_SMP7 1008,66053
#define ADC_SMPR1_SMP7_0 1009,66151
#define ADC_SMPR1_SMP7_1 1010,66225
#define ADC_SMPR1_SMP7_2 1011,66299
#define ADC_SMPR1_SMP8 1013,66375
#define ADC_SMPR1_SMP8_0 1014,66473
#define ADC_SMPR1_SMP8_1 1015,66547
#define ADC_SMPR1_SMP8_2 1016,66621
#define ADC_SMPR1_SMP9 1018,66697
#define ADC_SMPR1_SMP9_0 1019,66795
#define ADC_SMPR1_SMP9_1 1020,66869
#define ADC_SMPR1_SMP9_2 1021,66943
#define ADC_SMPR2_SMP10 1024,67104
#define ADC_SMPR2_SMP10_0 1025,67204
#define ADC_SMPR2_SMP10_1 1026,67280
#define ADC_SMPR2_SMP10_2 1027,67356
#define ADC_SMPR2_SMP11 1029,67434
#define ADC_SMPR2_SMP11_0 1030,67534
#define ADC_SMPR2_SMP11_1 1031,67610
#define ADC_SMPR2_SMP11_2 1032,67686
#define ADC_SMPR2_SMP12 1034,67764
#define ADC_SMPR2_SMP12_0 1035,67864
#define ADC_SMPR2_SMP12_1 1036,67940
#define ADC_SMPR2_SMP12_2 1037,68016
#define ADC_SMPR2_SMP13 1039,68094
#define ADC_SMPR2_SMP13_0 1040,68194
#define ADC_SMPR2_SMP13_1 1041,68270
#define ADC_SMPR2_SMP13_2 1042,68346
#define ADC_SMPR2_SMP14 1044,68424
#define ADC_SMPR2_SMP14_0 1045,68524
#define ADC_SMPR2_SMP14_1 1046,68600
#define ADC_SMPR2_SMP14_2 1047,68676
#define ADC_SMPR2_SMP15 1049,68754
#define ADC_SMPR2_SMP15_0 1050,68854
#define ADC_SMPR2_SMP15_1 1051,68930
#define ADC_SMPR2_SMP15_2 1052,69006
#define ADC_SMPR2_SMP16 1054,69084
#define ADC_SMPR2_SMP16_0 1055,69184
#define ADC_SMPR2_SMP16_1 1056,69260
#define ADC_SMPR2_SMP16_2 1057,69336
#define ADC_SMPR2_SMP17 1059,69414
#define ADC_SMPR2_SMP17_0 1060,69514
#define ADC_SMPR2_SMP17_1 1061,69590
#define ADC_SMPR2_SMP17_2 1062,69666
#define ADC_SMPR2_SMP18 1064,69744
#define ADC_SMPR2_SMP18_0 1065,69844
#define ADC_SMPR2_SMP18_1 1066,69920
#define ADC_SMPR2_SMP18_2 1067,69996
#define ADC_TR1_LT1 1070,70157
#define ADC_TR1_LT1_0 1071,70255
#define ADC_TR1_LT1_1 1072,70329
#define ADC_TR1_LT1_2 1073,70403
#define ADC_TR1_LT1_3 1074,70477
#define ADC_TR1_LT1_4 1075,70551
#define ADC_TR1_LT1_5 1076,70625
#define ADC_TR1_LT1_6 1077,70699
#define ADC_TR1_LT1_7 1078,70773
#define ADC_TR1_LT1_8 1079,70847
#define ADC_TR1_LT1_9 1080,70921
#define ADC_TR1_LT1_10 1081,70995
#define ADC_TR1_LT1_11 1082,71070
#define ADC_TR1_HT1 1084,71147
#define ADC_TR1_HT1_0 1085,71246
#define ADC_TR1_HT1_1 1086,71320
#define ADC_TR1_HT1_2 1087,71394
#define ADC_TR1_HT1_3 1088,71468
#define ADC_TR1_HT1_4 1089,71542
#define ADC_TR1_HT1_5 1090,71616
#define ADC_TR1_HT1_6 1091,71690
#define ADC_TR1_HT1_7 1092,71764
#define ADC_TR1_HT1_8 1093,71838
#define ADC_TR1_HT1_9 1094,71912
#define ADC_TR1_HT1_10 1095,71986
#define ADC_TR1_HT1_11 1096,72061
#define ADC_TR2_LT2 1099,72221
#define ADC_TR2_LT2_0 1100,72319
#define ADC_TR2_LT2_1 1101,72393
#define ADC_TR2_LT2_2 1102,72467
#define ADC_TR2_LT2_3 1103,72541
#define ADC_TR2_LT2_4 1104,72615
#define ADC_TR2_LT2_5 1105,72689
#define ADC_TR2_LT2_6 1106,72763
#define ADC_TR2_LT2_7 1107,72837
#define ADC_TR2_HT2 1109,72913
#define ADC_TR2_HT2_0 1110,73012
#define ADC_TR2_HT2_1 1111,73086
#define ADC_TR2_HT2_2 1112,73160
#define ADC_TR2_HT2_3 1113,73234
#define ADC_TR2_HT2_4 1114,73308
#define ADC_TR2_HT2_5 1115,73382
#define ADC_TR2_HT2_6 1116,73456
#define ADC_TR2_HT2_7 1117,73530
#define ADC_TR3_LT3 1120,73689
#define ADC_TR3_LT3_0 1121,73787
#define ADC_TR3_LT3_1 1122,73861
#define ADC_TR3_LT3_2 1123,73935
#define ADC_TR3_LT3_3 1124,74009
#define ADC_TR3_LT3_4 1125,74083
#define ADC_TR3_LT3_5 1126,74157
#define ADC_TR3_LT3_6 1127,74231
#define ADC_TR3_LT3_7 1128,74305
#define ADC_TR3_HT3 1130,74381
#define ADC_TR3_HT3_0 1131,74480
#define ADC_TR3_HT3_1 1132,74554
#define ADC_TR3_HT3_2 1133,74628
#define ADC_TR3_HT3_3 1134,74702
#define ADC_TR3_HT3_4 1135,74776
#define ADC_TR3_HT3_5 1136,74850
#define ADC_TR3_HT3_6 1137,74924
#define ADC_TR3_HT3_7 1138,74998
#define ADC_SQR1_L 1141,75158
#define ADC_SQR1_L_0 1142,75254
#define ADC_SQR1_L_1 1143,75326
#define ADC_SQR1_L_2 1144,75398
#define ADC_SQR1_L_3 1145,75470
#define ADC_SQR1_SQ1 1147,75544
#define ADC_SQR1_SQ1_0 1148,75643
#define ADC_SQR1_SQ1_1 1149,75717
#define ADC_SQR1_SQ1_2 1150,75791
#define ADC_SQR1_SQ1_3 1151,75865
#define ADC_SQR1_SQ1_4 1152,75939
#define ADC_SQR1_SQ2 1154,76015
#define ADC_SQR1_SQ2_0 1155,76114
#define ADC_SQR1_SQ2_1 1156,76188
#define ADC_SQR1_SQ2_2 1157,76262
#define ADC_SQR1_SQ2_3 1158,76336
#define ADC_SQR1_SQ2_4 1159,76410
#define ADC_SQR1_SQ3 1161,76486
#define ADC_SQR1_SQ3_0 1162,76585
#define ADC_SQR1_SQ3_1 1163,76659
#define ADC_SQR1_SQ3_2 1164,76733
#define ADC_SQR1_SQ3_3 1165,76807
#define ADC_SQR1_SQ3_4 1166,76881
#define ADC_SQR1_SQ4 1168,76957
#define ADC_SQR1_SQ4_0 1169,77056
#define ADC_SQR1_SQ4_1 1170,77130
#define ADC_SQR1_SQ4_2 1171,77204
#define ADC_SQR1_SQ4_3 1172,77278
#define ADC_SQR1_SQ4_4 1173,77352
#define ADC_SQR2_SQ5 1176,77512
#define ADC_SQR2_SQ5_0 1177,77611
#define ADC_SQR2_SQ5_1 1178,77685
#define ADC_SQR2_SQ5_2 1179,77759
#define ADC_SQR2_SQ5_3 1180,77833
#define ADC_SQR2_SQ5_4 1181,77907
#define ADC_SQR2_SQ6 1183,77983
#define ADC_SQR2_SQ6_0 1184,78082
#define ADC_SQR2_SQ6_1 1185,78156
#define ADC_SQR2_SQ6_2 1186,78230
#define ADC_SQR2_SQ6_3 1187,78304
#define ADC_SQR2_SQ6_4 1188,78378
#define ADC_SQR2_SQ7 1190,78454
#define ADC_SQR2_SQ7_0 1191,78553
#define ADC_SQR2_SQ7_1 1192,78627
#define ADC_SQR2_SQ7_2 1193,78701
#define ADC_SQR2_SQ7_3 1194,78775
#define ADC_SQR2_SQ7_4 1195,78849
#define ADC_SQR2_SQ8 1197,78925
#define ADC_SQR2_SQ8_0 1198,79024
#define ADC_SQR2_SQ8_1 1199,79098
#define ADC_SQR2_SQ8_2 1200,79172
#define ADC_SQR2_SQ8_3 1201,79246
#define ADC_SQR2_SQ8_4 1202,79320
#define ADC_SQR2_SQ9 1204,79396
#define ADC_SQR2_SQ9_0 1205,79495
#define ADC_SQR2_SQ9_1 1206,79569
#define ADC_SQR2_SQ9_2 1207,79643
#define ADC_SQR2_SQ9_3 1208,79717
#define ADC_SQR2_SQ9_4 1209,79791
#define ADC_SQR3_SQ10 1212,79951
#define ADC_SQR3_SQ10_0 1213,80051
#define ADC_SQR3_SQ10_1 1214,80126
#define ADC_SQR3_SQ10_2 1215,80201
#define ADC_SQR3_SQ10_3 1216,80276
#define ADC_SQR3_SQ10_4 1217,80351
#define ADC_SQR3_SQ11 1219,80428
#define ADC_SQR3_SQ11_0 1220,80528
#define ADC_SQR3_SQ11_1 1221,80603
#define ADC_SQR3_SQ11_2 1222,80678
#define ADC_SQR3_SQ11_3 1223,80753
#define ADC_SQR3_SQ11_4 1224,80828
#define ADC_SQR3_SQ12 1226,80905
#define ADC_SQR3_SQ12_0 1227,81005
#define ADC_SQR3_SQ12_1 1228,81080
#define ADC_SQR3_SQ12_2 1229,81155
#define ADC_SQR3_SQ12_3 1230,81230
#define ADC_SQR3_SQ12_4 1231,81305
#define ADC_SQR3_SQ13 1233,81382
#define ADC_SQR3_SQ13_0 1234,81482
#define ADC_SQR3_SQ13_1 1235,81557
#define ADC_SQR3_SQ13_2 1236,81632
#define ADC_SQR3_SQ13_3 1237,81707
#define ADC_SQR3_SQ13_4 1238,81782
#define ADC_SQR3_SQ14 1240,81859
#define ADC_SQR3_SQ14_0 1241,81959
#define ADC_SQR3_SQ14_1 1242,82034
#define ADC_SQR3_SQ14_2 1243,82109
#define ADC_SQR3_SQ14_3 1244,82184
#define ADC_SQR3_SQ14_4 1245,82259
#define ADC_SQR4_SQ15 1248,82420
#define ADC_SQR4_SQ15_0 1249,82520
#define ADC_SQR4_SQ15_1 1250,82595
#define ADC_SQR4_SQ15_2 1251,82670
#define ADC_SQR4_SQ15_3 1252,82745
#define ADC_SQR4_SQ15_4 1253,82820
#define ADC_SQR4_SQ16 1255,82898
#define ADC_SQR4_SQ16_0 1256,82998
#define ADC_SQR4_SQ16_1 1257,83073
#define ADC_SQR4_SQ16_2 1258,83148
#define ADC_SQR4_SQ16_3 1259,83223
#define ADC_SQR4_SQ16_4 1260,83298
#define ADC_DR_RDATA 1262,83455
#define ADC_DR_RDATA_0 1263,83542
#define ADC_DR_RDATA_1 1264,83618
#define ADC_DR_RDATA_2 1265,83694
#define ADC_DR_RDATA_3 1266,83770
#define ADC_DR_RDATA_4 1267,83846
#define ADC_DR_RDATA_5 1268,83922
#define ADC_DR_RDATA_6 1269,83998
#define ADC_DR_RDATA_7 1270,84074
#define ADC_DR_RDATA_8 1271,84150
#define ADC_DR_RDATA_9 1272,84226
#define ADC_DR_RDATA_10 1273,84302
#define ADC_DR_RDATA_11 1274,84379
#define ADC_DR_RDATA_12 1275,84456
#define ADC_DR_RDATA_13 1276,84533
#define ADC_DR_RDATA_14 1277,84610
#define ADC_DR_RDATA_15 1278,84687
#define ADC_JSQR_JL 1281,84850
#define ADC_JSQR_JL_0 1282,84947
#define ADC_JSQR_JL_1 1283,85020
#define ADC_JSQR_JEXTSEL 1285,85095
#define ADC_JSQR_JEXTSEL_0 1286,85205
#define ADC_JSQR_JEXTSEL_1 1287,85283
#define ADC_JSQR_JEXTSEL_2 1288,85361
#define ADC_JSQR_JEXTSEL_3 1289,85439
#define ADC_JSQR_JEXTEN 1291,85519
#define ADC_JSQR_JEXTEN_0 1292,85652
#define ADC_JSQR_JEXTEN_1 1293,85729
#define ADC_JSQR_JSQ1 1295,85808
#define ADC_JSQR_JSQ1_0 1296,85908
#define ADC_JSQR_JSQ1_1 1297,85983
#define ADC_JSQR_JSQ1_2 1298,86058
#define ADC_JSQR_JSQ1_3 1299,86133
#define ADC_JSQR_JSQ1_4 1300,86208
#define ADC_JSQR_JSQ2 1302,86285
#define ADC_JSQR_JSQ2_0 1303,86385
#define ADC_JSQR_JSQ2_1 1304,86460
#define ADC_JSQR_JSQ2_2 1305,86535
#define ADC_JSQR_JSQ2_3 1306,86610
#define ADC_JSQR_JSQ2_4 1307,86685
#define ADC_JSQR_JSQ3 1309,86762
#define ADC_JSQR_JSQ3_0 1310,86862
#define ADC_JSQR_JSQ3_1 1311,86937
#define ADC_JSQR_JSQ3_2 1312,87012
#define ADC_JSQR_JSQ3_3 1313,87087
#define ADC_JSQR_JSQ3_4 1314,87162
#define ADC_JSQR_JSQ4 1316,87239
#define ADC_JSQR_JSQ4_0 1317,87339
#define ADC_JSQR_JSQ4_1 1318,87414
#define ADC_JSQR_JSQ4_2 1319,87489
#define ADC_JSQR_JSQ4_3 1320,87564
#define ADC_JSQR_JSQ4_4 1321,87639
#define ADC_OFR1_OFFSET1 1324,87800
#define ADC_OFR1_OFFSET1_0 1325,87927
#define ADC_OFR1_OFFSET1_1 1326,88005
#define ADC_OFR1_OFFSET1_2 1327,88083
#define ADC_OFR1_OFFSET1_3 1328,88161
#define ADC_OFR1_OFFSET1_4 1329,88239
#define ADC_OFR1_OFFSET1_5 1330,88317
#define ADC_OFR1_OFFSET1_6 1331,88395
#define ADC_OFR1_OFFSET1_7 1332,88473
#define ADC_OFR1_OFFSET1_8 1333,88551
#define ADC_OFR1_OFFSET1_9 1334,88629
#define ADC_OFR1_OFFSET1_10 1335,88707
#define ADC_OFR1_OFFSET1_11 1336,88786
#define ADC_OFR1_OFFSET1_CH 1338,88867
#define ADC_OFR1_OFFSET1_CH_0 1339,88975
#define ADC_OFR1_OFFSET1_CH_1 1340,89059
#define ADC_OFR1_OFFSET1_CH_2 1341,89143
#define ADC_OFR1_OFFSET1_CH_3 1342,89227
#define ADC_OFR1_OFFSET1_CH_4 1343,89311
#define ADC_OFR1_OFFSET1_EN 1345,89397
#define ADC_OFR2_OFFSET2 1348,89563
#define ADC_OFR2_OFFSET2_0 1349,89690
#define ADC_OFR2_OFFSET2_1 1350,89768
#define ADC_OFR2_OFFSET2_2 1351,89846
#define ADC_OFR2_OFFSET2_3 1352,89924
#define ADC_OFR2_OFFSET2_4 1353,90002
#define ADC_OFR2_OFFSET2_5 1354,90080
#define ADC_OFR2_OFFSET2_6 1355,90158
#define ADC_OFR2_OFFSET2_7 1356,90236
#define ADC_OFR2_OFFSET2_8 1357,90314
#define ADC_OFR2_OFFSET2_9 1358,90392
#define ADC_OFR2_OFFSET2_10 1359,90470
#define ADC_OFR2_OFFSET2_11 1360,90549
#define ADC_OFR2_OFFSET2_CH 1362,90630
#define ADC_OFR2_OFFSET2_CH_0 1363,90738
#define ADC_OFR2_OFFSET2_CH_1 1364,90822
#define ADC_OFR2_OFFSET2_CH_2 1365,90906
#define ADC_OFR2_OFFSET2_CH_3 1366,90990
#define ADC_OFR2_OFFSET2_CH_4 1367,91074
#define ADC_OFR2_OFFSET2_EN 1369,91160
#define ADC_OFR3_OFFSET3 1372,91326
#define ADC_OFR3_OFFSET3_0 1373,91453
#define ADC_OFR3_OFFSET3_1 1374,91531
#define ADC_OFR3_OFFSET3_2 1375,91609
#define ADC_OFR3_OFFSET3_3 1376,91687
#define ADC_OFR3_OFFSET3_4 1377,91765
#define ADC_OFR3_OFFSET3_5 1378,91843
#define ADC_OFR3_OFFSET3_6 1379,91921
#define ADC_OFR3_OFFSET3_7 1380,91999
#define ADC_OFR3_OFFSET3_8 1381,92077
#define ADC_OFR3_OFFSET3_9 1382,92155
#define ADC_OFR3_OFFSET3_10 1383,92233
#define ADC_OFR3_OFFSET3_11 1384,92312
#define ADC_OFR3_OFFSET3_CH 1386,92393
#define ADC_OFR3_OFFSET3_CH_0 1387,92501
#define ADC_OFR3_OFFSET3_CH_1 1388,92585
#define ADC_OFR3_OFFSET3_CH_2 1389,92669
#define ADC_OFR3_OFFSET3_CH_3 1390,92753
#define ADC_OFR3_OFFSET3_CH_4 1391,92837
#define ADC_OFR3_OFFSET3_EN 1393,92923
#define ADC_OFR4_OFFSET4 1396,93089
#define ADC_OFR4_OFFSET4_0 1397,93216
#define ADC_OFR4_OFFSET4_1 1398,93294
#define ADC_OFR4_OFFSET4_2 1399,93372
#define ADC_OFR4_OFFSET4_3 1400,93450
#define ADC_OFR4_OFFSET4_4 1401,93528
#define ADC_OFR4_OFFSET4_5 1402,93606
#define ADC_OFR4_OFFSET4_6 1403,93684
#define ADC_OFR4_OFFSET4_7 1404,93762
#define ADC_OFR4_OFFSET4_8 1405,93840
#define ADC_OFR4_OFFSET4_9 1406,93918
#define ADC_OFR4_OFFSET4_10 1407,93996
#define ADC_OFR4_OFFSET4_11 1408,94075
#define ADC_OFR4_OFFSET4_CH 1410,94156
#define ADC_OFR4_OFFSET4_CH_0 1411,94264
#define ADC_OFR4_OFFSET4_CH_1 1412,94348
#define ADC_OFR4_OFFSET4_CH_2 1413,94432
#define ADC_OFR4_OFFSET4_CH_3 1414,94516
#define ADC_OFR4_OFFSET4_CH_4 1415,94600
#define ADC_OFR4_OFFSET4_EN 1417,94686
#define ADC_JDR1_JDATA 1420,94852
#define ADC_JDR1_JDATA_0 1421,94930
#define ADC_JDR1_JDATA_1 1422,95006
#define ADC_JDR1_JDATA_2 1423,95082
#define ADC_JDR1_JDATA_3 1424,95158
#define ADC_JDR1_JDATA_4 1425,95234
#define ADC_JDR1_JDATA_5 1426,95310
#define ADC_JDR1_JDATA_6 1427,95386
#define ADC_JDR1_JDATA_7 1428,95462
#define ADC_JDR1_JDATA_8 1429,95538
#define ADC_JDR1_JDATA_9 1430,95614
#define ADC_JDR1_JDATA_10 1431,95690
#define ADC_JDR1_JDATA_11 1432,95767
#define ADC_JDR1_JDATA_12 1433,95844
#define ADC_JDR1_JDATA_13 1434,95921
#define ADC_JDR1_JDATA_14 1435,95998
#define ADC_JDR1_JDATA_15 1436,96075
#define ADC_JDR2_JDATA 1439,96238
#define ADC_JDR2_JDATA_0 1440,96316
#define ADC_JDR2_JDATA_1 1441,96392
#define ADC_JDR2_JDATA_2 1442,96468
#define ADC_JDR2_JDATA_3 1443,96544
#define ADC_JDR2_JDATA_4 1444,96620
#define ADC_JDR2_JDATA_5 1445,96696
#define ADC_JDR2_JDATA_6 1446,96772
#define ADC_JDR2_JDATA_7 1447,96848
#define ADC_JDR2_JDATA_8 1448,96924
#define ADC_JDR2_JDATA_9 1449,97000
#define ADC_JDR2_JDATA_10 1450,97076
#define ADC_JDR2_JDATA_11 1451,97153
#define ADC_JDR2_JDATA_12 1452,97230
#define ADC_JDR2_JDATA_13 1453,97307
#define ADC_JDR2_JDATA_14 1454,97384
#define ADC_JDR2_JDATA_15 1455,97461
#define ADC_JDR3_JDATA 1458,97624
#define ADC_JDR3_JDATA_0 1459,97702
#define ADC_JDR3_JDATA_1 1460,97778
#define ADC_JDR3_JDATA_2 1461,97854
#define ADC_JDR3_JDATA_3 1462,97930
#define ADC_JDR3_JDATA_4 1463,98006
#define ADC_JDR3_JDATA_5 1464,98082
#define ADC_JDR3_JDATA_6 1465,98158
#define ADC_JDR3_JDATA_7 1466,98234
#define ADC_JDR3_JDATA_8 1467,98310
#define ADC_JDR3_JDATA_9 1468,98386
#define ADC_JDR3_JDATA_10 1469,98462
#define ADC_JDR3_JDATA_11 1470,98539
#define ADC_JDR3_JDATA_12 1471,98616
#define ADC_JDR3_JDATA_13 1472,98693
#define ADC_JDR3_JDATA_14 1473,98770
#define ADC_JDR3_JDATA_15 1474,98847
#define ADC_JDR4_JDATA 1477,99010
#define ADC_JDR4_JDATA_0 1478,99088
#define ADC_JDR4_JDATA_1 1479,99164
#define ADC_JDR4_JDATA_2 1480,99240
#define ADC_JDR4_JDATA_3 1481,99316
#define ADC_JDR4_JDATA_4 1482,99392
#define ADC_JDR4_JDATA_5 1483,99468
#define ADC_JDR4_JDATA_6 1484,99544
#define ADC_JDR4_JDATA_7 1485,99620
#define ADC_JDR4_JDATA_8 1486,99696
#define ADC_JDR4_JDATA_9 1487,99772
#define ADC_JDR4_JDATA_10 1488,99848
#define ADC_JDR4_JDATA_11 1489,99925
#define ADC_JDR4_JDATA_12 1490,100002
#define ADC_JDR4_JDATA_13 1491,100079
#define ADC_JDR4_JDATA_14 1492,100156
#define ADC_JDR4_JDATA_15 1493,100233
#define ADC_AWD2CR_AWD2CH 1496,100398
#define ADC_AWD2CR_AWD2CH_0 1497,100499
#define ADC_AWD2CR_AWD2CH_1 1498,100577
#define ADC_AWD2CR_AWD2CH_2 1499,100655
#define ADC_AWD2CR_AWD2CH_3 1500,100733
#define ADC_AWD2CR_AWD2CH_4 1501,100811
#define ADC_AWD2CR_AWD2CH_5 1502,100889
#define ADC_AWD2CR_AWD2CH_6 1503,100967
#define ADC_AWD2CR_AWD2CH_7 1504,101045
#define ADC_AWD2CR_AWD2CH_8 1505,101123
#define ADC_AWD2CR_AWD2CH_9 1506,101201
#define ADC_AWD2CR_AWD2CH_10 1507,101279
#define ADC_AWD2CR_AWD2CH_11 1508,101358
#define ADC_AWD2CR_AWD2CH_12 1509,101437
#define ADC_AWD2CR_AWD2CH_13 1510,101516
#define ADC_AWD2CR_AWD2CH_14 1511,101595
#define ADC_AWD2CR_AWD2CH_15 1512,101674
#define ADC_AWD2CR_AWD2CH_16 1513,101753
#define ADC_AWD2CR_AWD2CH_17 1514,101832
#define ADC_AWD3CR_AWD3CH 1517,101999
#define ADC_AWD3CR_AWD3CH_0 1518,102100
#define ADC_AWD3CR_AWD3CH_1 1519,102178
#define ADC_AWD3CR_AWD3CH_2 1520,102256
#define ADC_AWD3CR_AWD3CH_3 1521,102334
#define ADC_AWD3CR_AWD3CH_4 1522,102412
#define ADC_AWD3CR_AWD3CH_5 1523,102490
#define ADC_AWD3CR_AWD3CH_6 1524,102568
#define ADC_AWD3CR_AWD3CH_7 1525,102646
#define ADC_AWD3CR_AWD3CH_8 1526,102724
#define ADC_AWD3CR_AWD3CH_9 1527,102802
#define ADC_AWD3CR_AWD3CH_10 1528,102880
#define ADC_AWD3CR_AWD3CH_11 1529,102959
#define ADC_AWD3CR_AWD3CH_12 1530,103038
#define ADC_AWD3CR_AWD3CH_13 1531,103117
#define ADC_AWD3CR_AWD3CH_14 1532,103196
#define ADC_AWD3CR_AWD3CH_15 1533,103275
#define ADC_AWD3CR_AWD3CH_16 1534,103354
#define ADC_AWD3CR_AWD3CH_17 1535,103433
#define ADC_DIFSEL_DIFSEL 1538,103600
#define ADC_DIFSEL_DIFSEL_0 1539,103705
#define ADC_DIFSEL_DIFSEL_1 1540,103783
#define ADC_DIFSEL_DIFSEL_2 1541,103861
#define ADC_DIFSEL_DIFSEL_3 1542,103939
#define ADC_DIFSEL_DIFSEL_4 1543,104017
#define ADC_DIFSEL_DIFSEL_5 1544,104095
#define ADC_DIFSEL_DIFSEL_6 1545,104173
#define ADC_DIFSEL_DIFSEL_7 1546,104251
#define ADC_DIFSEL_DIFSEL_8 1547,104329
#define ADC_DIFSEL_DIFSEL_9 1548,104407
#define ADC_DIFSEL_DIFSEL_10 1549,104485
#define ADC_DIFSEL_DIFSEL_11 1550,104564
#define ADC_DIFSEL_DIFSEL_12 1551,104643
#define ADC_DIFSEL_DIFSEL_13 1552,104722
#define ADC_DIFSEL_DIFSEL_14 1553,104801
#define ADC_DIFSEL_DIFSEL_15 1554,104880
#define ADC_DIFSEL_DIFSEL_16 1555,104959
#define ADC_DIFSEL_DIFSEL_17 1556,105038
#define ADC_CALFACT_CALFACT_S 1559,105206
#define ADC_CALFACT_CALFACT_S_0 1560,105315
#define ADC_CALFACT_CALFACT_S_1 1561,105399
#define ADC_CALFACT_CALFACT_S_2 1562,105483
#define ADC_CALFACT_CALFACT_S_3 1563,105567
#define ADC_CALFACT_CALFACT_S_4 1564,105651
#define ADC_CALFACT_CALFACT_S_5 1565,105735
#define ADC_CALFACT_CALFACT_S_6 1566,105819
#define ADC_CALFACT_CALFACT_D 1567,105903
#define ADC_CALFACT_CALFACT_D_0 1568,106012
#define ADC_CALFACT_CALFACT_D_1 1569,106096
#define ADC_CALFACT_CALFACT_D_2 1570,106180
#define ADC_CALFACT_CALFACT_D_3 1571,106264
#define ADC_CALFACT_CALFACT_D_4 1572,106348
#define ADC_CALFACT_CALFACT_D_5 1573,106432
#define ADC_CALFACT_CALFACT_D_6 1574,106516
#define ADC12_CSR_ADRDY_MST 1578,106769
#define ADC12_CSR_ADRDY_EOSMP_MST 1579,106854
#define ADC12_CSR_ADRDY_EOC_MST 1580,106967
#define ADC12_CSR_ADRDY_EOS_MST 1581,107079
#define ADC12_CSR_ADRDY_OVR_MST 1582,107194
#define ADC12_CSR_ADRDY_JEOC_MST 1583,107293
#define ADC12_CSR_ADRDY_JEOS_MST 1584,107406
#define ADC12_CSR_AWD1_MST 1585,107522
#define ADC12_CSR_AWD2_MST 1586,107631
#define ADC12_CSR_AWD3_MST 1587,107740
#define ADC12_CSR_JQOVF_MST 1588,107849
#define ADC12_CSR_ADRDY_SLV 1589,107972
#define ADC12_CSR_ADRDY_EOSMP_SLV 1590,108056
#define ADC12_CSR_ADRDY_EOC_SLV 1591,108168
#define ADC12_CSR_ADRDY_EOS_SLV 1592,108279
#define ADC12_CSR_ADRDY_OVR_SLV 1593,108393
#define ADC12_CSR_ADRDY_JEOC_SLV 1594,108491
#define ADC12_CSR_ADRDY_JEOS_SLV 1595,108603
#define ADC12_CSR_AWD1_SLV 1596,108718
#define ADC12_CSR_AWD2_SLV 1597,108826
#define ADC12_CSR_AWD3_SLV 1598,108934
#define ADC12_CSR_JQOVF_SLV 1599,109042
#define ADC12_CCR_MULTI 1602,109249
#define ADC12_CCR_MULTI_0 1603,109342
#define ADC12_CCR_MULTI_1 1604,109422
#define ADC12_CCR_MULTI_2 1605,109502
#define ADC12_CCR_MULTI_3 1606,109582
#define ADC12_CCR_MULTI_4 1607,109662
#define ADC12_CCR_DELAY 1608,109742
#define ADC12_CCR_DELAY_0 1609,109842
#define ADC12_CCR_DELAY_1 1610,109922
#define ADC12_CCR_DELAY_2 1611,110002
#define ADC12_CCR_DELAY_3 1612,110082
#define ADC12_CCR_DMACFG 1613,110162
#define ADC12_CCR_MDMA 1614,110267
#define ADC12_CCR_MDMA_0 1615,110363
#define ADC12_CCR_MDMA_1 1616,110442
#define ADC12_CCR_CKMODE 1617,110521
#define ADC12_CCR_CKMODE_0 1618,110604
#define ADC12_CCR_CKMODE_1 1619,110685
#define ADC12_CCR_VREFEN 1620,110766
#define ADC12_CCR_TSEN 1621,110849
#define ADC12_CCR_VBATEN 1622,110943
#define ADC12_CDR_RDATA_MST 1625,111108
#define ADC12_CDR_RDATA_MST_0 1626,111207
#define ADC12_CDR_RDATA_MST_1 1627,111291
#define ADC12_CDR_RDATA_MST_2 1628,111375
#define ADC12_CDR_RDATA_MST_3 1629,111459
#define ADC12_CDR_RDATA_MST_4 1630,111543
#define ADC12_CDR_RDATA_MST_5 1631,111627
#define ADC12_CDR_RDATA_MST_6 1632,111711
#define ADC12_CDR_RDATA_MST_7 1633,111795
#define ADC12_CDR_RDATA_MST_8 1634,111879
#define ADC12_CDR_RDATA_MST_9 1635,111963
#define ADC12_CDR_RDATA_MST_10 1636,112047
#define ADC12_CDR_RDATA_MST_11 1637,112132
#define ADC12_CDR_RDATA_MST_12 1638,112217
#define ADC12_CDR_RDATA_MST_13 1639,112302
#define ADC12_CDR_RDATA_MST_14 1640,112387
#define ADC12_CDR_RDATA_MST_15 1641,112472
#define ADC12_CDR_RDATA_SLV 1643,112559
#define ADC12_CDR_RDATA_SLV_0 1644,112658
#define ADC12_CDR_RDATA_SLV_1 1645,112742
#define ADC12_CDR_RDATA_SLV_2 1646,112826
#define ADC12_CDR_RDATA_SLV_3 1647,112910
#define ADC12_CDR_RDATA_SLV_4 1648,112994
#define ADC12_CDR_RDATA_SLV_5 1649,113078
#define ADC12_CDR_RDATA_SLV_6 1650,113162
#define ADC12_CDR_RDATA_SLV_7 1651,113246
#define ADC12_CDR_RDATA_SLV_8 1652,113330
#define ADC12_CDR_RDATA_SLV_9 1653,113414
#define ADC12_CDR_RDATA_SLV_10 1654,113498
#define ADC12_CDR_RDATA_SLV_11 1655,113583
#define ADC12_CDR_RDATA_SLV_12 1656,113668
#define ADC12_CDR_RDATA_SLV_13 1657,113753
#define ADC12_CDR_RDATA_SLV_14 1658,113838
#define ADC12_CDR_RDATA_SLV_15 1659,113923
#define COMP1_CSR_COMP1EN 1668,114504
#define COMP1_CSR_COMP1SW1 1669,114589
#define COMP1_CSR_COMP1MODE 1670,114686
#define COMP1_CSR_COMP1MODE_0 1671,114775
#define COMP1_CSR_COMP1MODE_1 1672,114870
#define COMP1_CSR_COMP1INSEL 1673,114965
#define COMP1_CSR_COMP1INSEL_0 1674,115066
#define COMP1_CSR_COMP1INSEL_1 1675,115173
#define COMP1_CSR_COMP1INSEL_2 1676,115280
#define COMP1_CSR_COMP1NONINSEL 1677,115387
#define COMP1_CSR_COMP1OUTSEL 1678,115492
#define COMP1_CSR_COMP1OUTSEL_0 1679,115584
#define COMP1_CSR_COMP1OUTSEL_1 1680,115682
#define COMP1_CSR_COMP1OUTSEL_2 1681,115780
#define COMP1_CSR_COMP1OUTSEL_3 1682,115878
#define COMP1_CSR_COMP1POL 1683,115976
#define COMP1_CSR_COMP1HYST 1684,116070
#define COMP1_CSR_COMP1HYST_0 1685,116159
#define COMP1_CSR_COMP1HYST_1 1686,116254
#define COMP1_CSR_COMP1BLANKING 1687,116349
#define COMP1_CSR_COMP1BLANKING_0 1688,116436
#define COMP1_CSR_COMP1BLANKING_1 1689,116529
#define COMP1_CSR_COMP1BLANKING_2 1690,116622
#define COMP1_CSR_COMP1OUT 1691,116715
#define COMP1_CSR_COMP1LOCK 1692,116806
#define COMP2_CSR_COMP2EN 1695,116973
#define COMP2_CSR_COMP2MODE 1696,117058
#define COMP2_CSR_COMP2MODE_0 1697,117147
#define COMP2_CSR_COMP2MODE_1 1698,117242
#define COMP2_CSR_COMP2INSEL 1699,117337
#define COMP2_CSR_COMP2INSEL_0 1700,117438
#define COMP2_CSR_COMP2INSEL_1 1701,117545
#define COMP2_CSR_COMP2INSEL_2 1702,117652
#define COMP2_CSR_COMP2NONINSEL 1703,117759
#define COMP2_CSR_COMP2WNDWEN 1704,117864
#define COMP2_CSR_COMP2OUTSEL 1705,117961
#define COMP2_CSR_COMP2OUTSEL_0 1706,118053
#define COMP2_CSR_COMP2OUTSEL_1 1707,118151
#define COMP2_CSR_COMP2OUTSEL_2 1708,118249
#define COMP2_CSR_COMP2OUTSEL_3 1709,118347
#define COMP2_CSR_COMP2POL 1710,118445
#define COMP2_CSR_COMP2HYST 1711,118539
#define COMP2_CSR_COMP2HYST_0 1712,118628
#define COMP2_CSR_COMP2HYST_1 1713,118723
#define COMP2_CSR_COMP2BLANKING 1714,118818
#define COMP2_CSR_COMP2BLANKING_0 1715,118905
#define COMP2_CSR_COMP2BLANKING_1 1716,118998
#define COMP2_CSR_COMP2BLANKING_2 1717,119091
#define COMP2_CSR_COMP2OUT 1718,119184
#define COMP2_CSR_COMP2LOCK 1719,119275
#define COMP4_CSR_COMP4EN 1722,119442
#define COMP4_CSR_COMP4MODE 1723,119527
#define COMP4_CSR_COMP4MODE_0 1724,119616
#define COMP4_CSR_COMP4MODE_1 1725,119711
#define COMP4_CSR_COMP4INSEL 1726,119806
#define COMP4_CSR_COMP4INSEL_0 1727,119907
#define COMP4_CSR_COMP4INSEL_1 1728,120014
#define COMP4_CSR_COMP4INSEL_2 1729,120121
#define COMP4_CSR_COMP4NONINSEL 1730,120228
#define COMP4_CSR_COMP4WNDWEN 1731,120333
#define COMP4_CSR_COMP4OUTSEL 1732,120430
#define COMP4_CSR_COMP4OUTSEL_0 1733,120522
#define COMP4_CSR_COMP4OUTSEL_1 1734,120620
#define COMP4_CSR_COMP4OUTSEL_2 1735,120718
#define COMP4_CSR_COMP4OUTSEL_3 1736,120816
#define COMP4_CSR_COMP4POL 1737,120914
#define COMP4_CSR_COMP4HYST 1738,121008
#define COMP4_CSR_COMP4HYST_0 1739,121097
#define COMP4_CSR_COMP4HYST_1 1740,121192
#define COMP4_CSR_COMP4BLANKING 1741,121287
#define COMP4_CSR_COMP4BLANKING_0 1742,121374
#define COMP4_CSR_COMP4BLANKING_1 1743,121467
#define COMP4_CSR_COMP4BLANKING_2 1744,121560
#define COMP4_CSR_COMP4OUT 1745,121653
#define COMP4_CSR_COMP4LOCK 1746,121744
#define COMP6_CSR_COMP6EN 1749,121911
#define COMP6_CSR_COMP6MODE 1750,121996
#define COMP6_CSR_COMP6MODE_0 1751,122085
#define COMP6_CSR_COMP6MODE_1 1752,122180
#define COMP6_CSR_COMP6INSEL 1753,122275
#define COMP6_CSR_COMP6INSEL_0 1754,122376
#define COMP6_CSR_COMP6INSEL_1 1755,122483
#define COMP6_CSR_COMP6INSEL_2 1756,122590
#define COMP6_CSR_COMP6NONINSEL 1757,122697
#define COMP6_CSR_COMP6WNDWEN 1758,122802
#define COMP6_CSR_COMP6OUTSEL 1759,122899
#define COMP6_CSR_COMP6OUTSEL_0 1760,122991
#define COMP6_CSR_COMP6OUTSEL_1 1761,123089
#define COMP6_CSR_COMP6OUTSEL_2 1762,123187
#define COMP6_CSR_COMP6OUTSEL_3 1763,123285
#define COMP6_CSR_COMP6POL 1764,123383
#define COMP6_CSR_COMP6HYST 1765,123477
#define COMP6_CSR_COMP6HYST_0 1766,123566
#define COMP6_CSR_COMP6HYST_1 1767,123661
#define COMP6_CSR_COMP6BLANKING 1768,123756
#define COMP6_CSR_COMP6BLANKING_0 1769,123843
#define COMP6_CSR_COMP6BLANKING_1 1770,123936
#define COMP6_CSR_COMP6BLANKING_2 1771,124029
#define COMP6_CSR_COMP6OUT 1772,124122
#define COMP6_CSR_COMP6LOCK 1773,124213
#define COMP_CSR_COMPxEN 1776,124380
#define COMP_CSR_COMP1SW1 1777,124464
#define COMP_CSR_COMPxMODE 1778,124560
#define COMP_CSR_COMPxMODE_0 1779,124648
#define COMP_CSR_COMPxMODE_1 1780,124742
#define COMP_CSR_COMPxINSEL 1781,124836
#define COMP_CSR_COMPxINSEL_0 1782,124936
#define COMP_CSR_COMPxINSEL_1 1783,125042
#define COMP_CSR_COMPxINSEL_2 1784,125148
#define COMP_CSR_COMPxNONINSEL 1785,125254
#define COMP_CSR_COMPxWNDWEN 1786,125358
#define COMP_CSR_COMPxOUTSEL 1787,125454
#define COMP_CSR_COMPxOUTSEL_0 1788,125545
#define COMP_CSR_COMPxOUTSEL_1 1789,125642
#define COMP_CSR_COMPxOUTSEL_2 1790,125739
#define COMP_CSR_COMPxOUTSEL_3 1791,125836
#define COMP_CSR_COMPxPOL 1792,125933
#define COMP_CSR_COMPxHYST 1793,126026
#define COMP_CSR_COMPxHYST_0 1794,126114
#define COMP_CSR_COMPxHYST_1 1795,126208
#define COMP_CSR_COMPxBLANKING 1796,126302
#define COMP_CSR_COMPxBLANKING_0 1797,126388
#define COMP_CSR_COMPxBLANKING_1 1798,126480
#define COMP_CSR_COMPxBLANKING_2 1799,126572
#define COMP_CSR_COMPxOUT 1800,126664
#define COMP_CSR_COMPxLOCK 1801,126754
#define OPAMP1_CSR_OPAMP1EN 1809,127330
#define OPAMP1_CSR_FORCEVP 1810,127418
#define OPAMP1_CSR_VPSEL 1811,127556
#define OPAMP1_CSR_VPSEL_0 1812,127660
#define OPAMP1_CSR_VPSEL_1 1813,127740
#define OPAMP1_CSR_VMSEL 1814,127820
#define OPAMP1_CSR_VMSEL_0 1815,127920
#define OPAMP1_CSR_VMSEL_1 1816,128000
#define OPAMP1_CSR_TCMEN 1817,128080
#define OPAMP1_CSR_VMSSEL 1818,128187
#define OPAMP1_CSR_VPSSEL 1819,128297
#define OPAMP1_CSR_VPSSEL_0 1820,128411
#define OPAMP1_CSR_VPSSEL_1 1821,128491
#define OPAMP1_CSR_CALON 1822,128571
#define OPAMP1_CSR_CALSEL 1823,128669
#define OPAMP1_CSR_CALSEL_0 1824,128765
#define OPAMP1_CSR_CALSEL_1 1825,128845
#define OPAMP1_CSR_PGGAIN 1826,128925
#define OPAMP1_CSR_PGGAIN_0 1827,129016
#define OPAMP1_CSR_PGGAIN_1 1828,129096
#define OPAMP1_CSR_PGGAIN_2 1829,129176
#define OPAMP1_CSR_PGGAIN_3 1830,129256
#define OPAMP1_CSR_USERTRIM 1831,129336
#define OPAMP1_CSR_TRIMOFFSETP 1832,129431
#define OPAMP1_CSR_TRIMOFFSETN 1833,129534
#define OPAMP1_CSR_TSTREF 1834,129637
#define OPAMP1_CSR_OUTCAL 1835,129767
#define OPAMP1_CSR_LOCK 1836,129865
#define OPAMP2_CSR_OPAMP2EN 1839,130034
#define OPAMP2_CSR_FORCEVP 1840,130122
#define OPAMP2_CSR_VPSEL 1841,130260
#define OPAMP2_CSR_VPSEL_0 1842,130364
#define OPAMP2_CSR_VPSEL_1 1843,130444
#define OPAMP2_CSR_VMSEL 1844,130524
#define OPAMP2_CSR_VMSEL_0 1845,130624
#define OPAMP2_CSR_VMSEL_1 1846,130704
#define OPAMP2_CSR_TCMEN 1847,130784
#define OPAMP2_CSR_VMSSEL 1848,130891
#define OPAMP2_CSR_VPSSEL 1849,131001
#define OPAMP2_CSR_VPSSEL_0 1850,131115
#define OPAMP2_CSR_VPSSEL_1 1851,131195
#define OPAMP2_CSR_CALON 1852,131275
#define OPAMP2_CSR_CALSEL 1853,131373
#define OPAMP2_CSR_CALSEL_0 1854,131469
#define OPAMP2_CSR_CALSEL_1 1855,131549
#define OPAMP2_CSR_PGGAIN 1856,131629
#define OPAMP2_CSR_PGGAIN_0 1857,131720
#define OPAMP2_CSR_PGGAIN_1 1858,131800
#define OPAMP2_CSR_PGGAIN_2 1859,131880
#define OPAMP2_CSR_PGGAIN_3 1860,131960
#define OPAMP2_CSR_USERTRIM 1861,132040
#define OPAMP2_CSR_TRIMOFFSETP 1862,132135
#define OPAMP2_CSR_TRIMOFFSETN 1863,132238
#define OPAMP2_CSR_TSTREF 1864,132341
#define OPAMP2_CSR_OUTCAL 1865,132471
#define OPAMP2_CSR_LOCK 1866,132569
#define OPAMP_CSR_OPAMPxEN 1869,132738
#define OPAMP_CSR_FORCEVP 1870,132824
#define OPAMP_CSR_VPSEL 1871,132961
#define OPAMP_CSR_VPSEL_0 1872,133064
#define OPAMP_CSR_VPSEL_1 1873,133143
#define OPAMP_CSR_VMSEL 1874,133222
#define OPAMP_CSR_VMSEL_0 1875,133321
#define OPAMP_CSR_VMSEL_1 1876,133400
#define OPAMP_CSR_TCMEN 1877,133479
#define OPAMP_CSR_VMSSEL 1878,133585
#define OPAMP_CSR_VPSSEL 1879,133694
#define OPAMP_CSR_VPSSEL_0 1880,133807
#define OPAMP_CSR_VPSSEL_1 1881,133886
#define OPAMP_CSR_CALON 1882,133965
#define OPAMP_CSR_CALSEL 1883,134062
#define OPAMP_CSR_CALSEL_0 1884,134157
#define OPAMP_CSR_CALSEL_1 1885,134236
#define OPAMP_CSR_PGGAIN 1886,134315
#define OPAMP_CSR_PGGAIN_0 1887,134405
#define OPAMP_CSR_PGGAIN_1 1888,134484
#define OPAMP_CSR_PGGAIN_2 1889,134563
#define OPAMP_CSR_PGGAIN_3 1890,134642
#define OPAMP_CSR_USERTRIM 1891,134721
#define OPAMP_CSR_TRIMOFFSETP 1892,134815
#define OPAMP_CSR_TRIMOFFSETN 1893,134917
#define OPAMP_CSR_TSTREF 1894,135019
#define OPAMP_CSR_OUTCAL 1895,135148
#define OPAMP_CSR_LOCK 1896,135245
#define  CAN_MCR_INRQ 1904,135823
#define  CAN_MCR_SLEEP 1905,135929
#define  CAN_MCR_TXFP 1906,136031
#define  CAN_MCR_RFLM 1907,136137
#define  CAN_MCR_NART 1908,136245
#define  CAN_MCR_AWUM 1909,136356
#define  CAN_MCR_ABOM 1910,136461
#define  CAN_MCR_TTCM 1911,136573
#define  CAN_MCR_RESET 1912,136690
#define  CAN_MSR_INAK 1915,136885
#define  CAN_MSR_SLAK 1916,136995
#define  CAN_MSR_ERRI 1917,137096
#define  CAN_MSR_WKUI 1918,137195
#define  CAN_MSR_SLAKI 1919,137295
#define  CAN_MSR_TXM 1920,137406
#define  CAN_MSR_RXM 1921,137503
#define  CAN_MSR_SAMP 1922,137599
#define  CAN_MSR_RX 1923,137700
#define  CAN_TSR_RQCP0 1926,137881
#define  CAN_TSR_TXOK0 1927,137991
#define  CAN_TSR_ALST0 1928,138102
#define  CAN_TSR_TERR0 1929,138215
#define  CAN_TSR_ABRQ0 1930,138329
#define  CAN_TSR_RQCP1 1931,138439
#define  CAN_TSR_TXOK1 1932,138549
#define  CAN_TSR_ALST1 1933,138660
#define  CAN_TSR_TERR1 1934,138773
#define  CAN_TSR_ABRQ1 1935,138887
#define  CAN_TSR_RQCP2 1936,138998
#define  CAN_TSR_TXOK2 1937,139108
#define  CAN_TSR_ALST2 1938,139220
#define  CAN_TSR_TERR2 1939,139334
#define  CAN_TSR_ABRQ2 1940,139449
#define  CAN_TSR_CODE 1941,139560
#define  CAN_TSR_TME 1943,139658
#define  CAN_TSR_TME0 1944,139755
#define  CAN_TSR_TME1 1945,139863
#define  CAN_TSR_TME2 1946,139971
#define  CAN_TSR_LOW 1948,140081
#define  CAN_TSR_LOW0 1949,140178
#define  CAN_TSR_LOW1 1950,140296
#define  CAN_TSR_LOW2 1951,140414
#define  CAN_RF0R_FMP0 1954,140616
#define  CAN_RF0R_FULL0 1955,140722
#define  CAN_RF0R_FOVR0 1956,140817
#define  CAN_RF0R_RFOM0 1957,140915
#define  CAN_RF1R_FMP1 1960,141112
#define  CAN_RF1R_FULL1 1961,141218
#define  CAN_RF1R_FOVR1 1962,141313
#define  CAN_RF1R_RFOM1 1963,141411
#define  CAN_IER_TMEIE 1966,141608
#define  CAN_IER_FMPIE0 1967,141731
#define  CAN_IER_FFIE0 1968,141852
#define  CAN_IER_FOVIE0 1969,141962
#define  CAN_IER_FMPIE1 1970,142075
#define  CAN_IER_FFIE1 1971,142196
#define  CAN_IER_FOVIE1 1972,142306
#define  CAN_IER_EWGIE 1973,142419
#define  CAN_IER_EPVIE 1974,142533
#define  CAN_IER_BOFIE 1975,142647
#define  CAN_IER_LECIE 1976,142755
#define  CAN_IER_ERRIE 1977,142871
#define  CAN_IER_WKUIE 1978,142977
#define  CAN_IER_SLKIE 1979,143084
#define  CAN_ESR_EWGF 1982,143274
#define  CAN_ESR_EPVF 1983,143376
#define  CAN_ESR_BOFF 1984,143478
#define  CAN_ESR_LEC 1986,143576
#define  CAN_ESR_LEC_0 1987,143691
#define  CAN_ESR_LEC_1 1988,143780
#define  CAN_ESR_LEC_2 1989,143869
#define  CAN_ESR_TEC 1991,143960
#define  CAN_ESR_REC 1992,144102
#define  CAN_BTR_BRP 1995,144291
#define  CAN_BTR_TS1 1996,144394
#define  CAN_BTR_TS1_0 1997,144492
#define  CAN_BTR_TS1_1 1998,144598
#define  CAN_BTR_TS1_2 1999,144704
#define  CAN_BTR_TS1_3 2000,144810
#define  CAN_BTR_TS2 2001,144916
#define  CAN_BTR_TS2_0 2002,145014
#define  CAN_BTR_TS2_1 2003,145120
#define  CAN_BTR_TS2_2 2004,145226
#define  CAN_BTR_SJW 2005,145332
#define  CAN_BTR_SJW_0 2006,145444
#define  CAN_BTR_SJW_1 2007,145564
#define  CAN_BTR_LBKM 2008,145684
#define  CAN_BTR_SILM 2009,145790
#define  CAN_TI0R_TXRQ 2013,145995
#define  CAN_TI0R_RTR 2014,146103
#define  CAN_TI0R_IDE 2015,146214
#define  CAN_TI0R_EXID 2016,146318
#define  CAN_TI0R_STID 2017,146421
#define  CAN_TDT0R_DLC 2020,146631
#define  CAN_TDT0R_TGT 2021,146731
#define  CAN_TDT0R_TIME 2022,146835
#define  CAN_TDL0R_DATA0 2025,147021
#define  CAN_TDL0R_DATA1 2026,147116
#define  CAN_TDL0R_DATA2 2027,147211
#define  CAN_TDL0R_DATA3 2028,147306
#define  CAN_TDH0R_DATA4 2031,147485
#define  CAN_TDH0R_DATA5 2032,147580
#define  CAN_TDH0R_DATA6 2033,147675
#define  CAN_TDH0R_DATA7 2034,147770
#define  CAN_TI1R_TXRQ 2037,147949
#define  CAN_TI1R_RTR 2038,148057
#define  CAN_TI1R_IDE 2039,148168
#define  CAN_TI1R_EXID 2040,148272
#define  CAN_TI1R_STID 2041,148375
#define  CAN_TDT1R_DLC 2044,148585
#define  CAN_TDT1R_TGT 2045,148685
#define  CAN_TDT1R_TIME 2046,148789
#define  CAN_TDL1R_DATA0 2049,148975
#define  CAN_TDL1R_DATA1 2050,149070
#define  CAN_TDL1R_DATA2 2051,149165
#define  CAN_TDL1R_DATA3 2052,149260
#define  CAN_TDH1R_DATA4 2055,149439
#define  CAN_TDH1R_DATA5 2056,149534
#define  CAN_TDH1R_DATA6 2057,149629
#define  CAN_TDH1R_DATA7 2058,149724
#define  CAN_TI2R_TXRQ 2061,149903
#define  CAN_TI2R_RTR 2062,150011
#define  CAN_TI2R_IDE 2063,150122
#define  CAN_TI2R_EXID 2064,150226
#define  CAN_TI2R_STID 2065,150329
#define  CAN_TDT2R_DLC 2068,150539
#define  CAN_TDT2R_TGT 2069,150639
#define  CAN_TDT2R_TIME 2070,150743
#define  CAN_TDL2R_DATA0 2073,150929
#define  CAN_TDL2R_DATA1 2074,151024
#define  CAN_TDL2R_DATA2 2075,151119
#define  CAN_TDL2R_DATA3 2076,151214
#define  CAN_TDH2R_DATA4 2079,151393
#define  CAN_TDH2R_DATA5 2080,151488
#define  CAN_TDH2R_DATA6 2081,151583
#define  CAN_TDH2R_DATA7 2082,151678
#define  CAN_RI0R_RTR 2085,151857
#define  CAN_RI0R_IDE 2086,151968
#define  CAN_RI0R_EXID 2087,152072
#define  CAN_RI0R_STID 2088,152175
#define  CAN_RDT0R_DLC 2091,152385
#define  CAN_RDT0R_FMI 2092,152485
#define  CAN_RDT0R_TIME 2093,152587
#define  CAN_RDL0R_DATA0 2096,152773
#define  CAN_RDL0R_DATA1 2097,152868
#define  CAN_RDL0R_DATA2 2098,152963
#define  CAN_RDL0R_DATA3 2099,153058
#define  CAN_RDH0R_DATA4 2102,153237
#define  CAN_RDH0R_DATA5 2103,153332
#define  CAN_RDH0R_DATA6 2104,153427
#define  CAN_RDH0R_DATA7 2105,153522
#define  CAN_RI1R_RTR 2108,153701
#define  CAN_RI1R_IDE 2109,153812
#define  CAN_RI1R_EXID 2110,153916
#define  CAN_RI1R_STID 2111,154019
#define  CAN_RDT1R_DLC 2114,154229
#define  CAN_RDT1R_FMI 2115,154329
#define  CAN_RDT1R_TIME 2116,154431
#define  CAN_RDL1R_DATA0 2119,154617
#define  CAN_RDL1R_DATA1 2120,154712
#define  CAN_RDL1R_DATA2 2121,154807
#define  CAN_RDL1R_DATA3 2122,154902
#define  CAN_RDH1R_DATA4 2125,155081
#define  CAN_RDH1R_DATA5 2126,155176
#define  CAN_RDH1R_DATA6 2127,155271
#define  CAN_RDH1R_DATA7 2128,155366
#define  CAN_FMR_FINIT 2132,155574
#define  CAN_FM1R_FBM 2135,155758
#define  CAN_FM1R_FBM0 2136,155853
#define  CAN_FM1R_FBM1 2137,155959
#define  CAN_FM1R_FBM2 2138,156065
#define  CAN_FM1R_FBM3 2139,156171
#define  CAN_FM1R_FBM4 2140,156277
#define  CAN_FM1R_FBM5 2141,156383
#define  CAN_FM1R_FBM6 2142,156489
#define  CAN_FM1R_FBM7 2143,156595
#define  CAN_FM1R_FBM8 2144,156701
#define  CAN_FM1R_FBM9 2145,156807
#define  CAN_FM1R_FBM10 2146,156913
#define  CAN_FM1R_FBM11 2147,157020
#define  CAN_FM1R_FBM12 2148,157127
#define  CAN_FM1R_FBM13 2149,157234
#define  CAN_FS1R_FSC 2152,157425
#define  CAN_FS1R_FSC0 2153,157535
#define  CAN_FS1R_FSC1 2154,157651
#define  CAN_FS1R_FSC2 2155,157767
#define  CAN_FS1R_FSC3 2156,157883
#define  CAN_FS1R_FSC4 2157,157999
#define  CAN_FS1R_FSC5 2158,158115
#define  CAN_FS1R_FSC6 2159,158231
#define  CAN_FS1R_FSC7 2160,158347
#define  CAN_FS1R_FSC8 2161,158463
#define  CAN_FS1R_FSC9 2162,158579
#define  CAN_FS1R_FSC10 2163,158695
#define  CAN_FS1R_FSC11 2164,158812
#define  CAN_FS1R_FSC12 2165,158929
#define  CAN_FS1R_FSC13 2166,159046
#define  CAN_FFA1R_FFA 2169,159247
#define  CAN_FFA1R_FFA0 2170,159353
#define  CAN_FFA1R_FFA1 2171,159472
#define  CAN_FFA1R_FFA2 2172,159591
#define  CAN_FFA1R_FFA3 2173,159710
#define  CAN_FFA1R_FFA4 2174,159829
#define  CAN_FFA1R_FFA5 2175,159948
#define  CAN_FFA1R_FFA6 2176,160067
#define  CAN_FFA1R_FFA7 2177,160186
#define  CAN_FFA1R_FFA8 2178,160305
#define  CAN_FFA1R_FFA9 2179,160424
#define  CAN_FFA1R_FFA10 2180,160543
#define  CAN_FFA1R_FFA11 2181,160663
#define  CAN_FFA1R_FFA12 2182,160783
#define  CAN_FFA1R_FFA13 2183,160903
#define  CAN_FA1R_FACT 2186,161107
#define  CAN_FA1R_FACT0 2187,161204
#define  CAN_FA1R_FACT1 2188,161303
#define  CAN_FA1R_FACT2 2189,161402
#define  CAN_FA1R_FACT3 2190,161501
#define  CAN_FA1R_FACT4 2191,161600
#define  CAN_FA1R_FACT5 2192,161699
#define  CAN_FA1R_FACT6 2193,161798
#define  CAN_FA1R_FACT7 2194,161897
#define  CAN_FA1R_FACT8 2195,161996
#define  CAN_FA1R_FACT9 2196,162095
#define  CAN_FA1R_FACT10 2197,162194
#define  CAN_FA1R_FACT11 2198,162294
#define  CAN_FA1R_FACT12 2199,162394
#define  CAN_FA1R_FACT13 2200,162494
#define  CAN_F0R1_FB0 2203,162678
#define  CAN_F0R1_FB1 2204,162774
#define  CAN_F0R1_FB2 2205,162870
#define  CAN_F0R1_FB3 2206,162966
#define  CAN_F0R1_FB4 2207,163062
#define  CAN_F0R1_FB5 2208,163158
#define  CAN_F0R1_FB6 2209,163254
#define  CAN_F0R1_FB7 2210,163350
#define  CAN_F0R1_FB8 2211,163446
#define  CAN_F0R1_FB9 2212,163542
#define  CAN_F0R1_FB10 2213,163638
#define  CAN_F0R1_FB11 2214,163735
#define  CAN_F0R1_FB12 2215,163832
#define  CAN_F0R1_FB13 2216,163929
#define  CAN_F0R1_FB14 2217,164026
#define  CAN_F0R1_FB15 2218,164123
#define  CAN_F0R1_FB16 2219,164220
#define  CAN_F0R1_FB17 2220,164317
#define  CAN_F0R1_FB18 2221,164414
#define  CAN_F0R1_FB19 2222,164511
#define  CAN_F0R1_FB20 2223,164608
#define  CAN_F0R1_FB21 2224,164705
#define  CAN_F0R1_FB22 2225,164802
#define  CAN_F0R1_FB23 2226,164899
#define  CAN_F0R1_FB24 2227,164996
#define  CAN_F0R1_FB25 2228,165093
#define  CAN_F0R1_FB26 2229,165190
#define  CAN_F0R1_FB27 2230,165287
#define  CAN_F0R1_FB28 2231,165384
#define  CAN_F0R1_FB29 2232,165481
#define  CAN_F0R1_FB30 2233,165578
#define  CAN_F0R1_FB31 2234,165675
#define  CAN_F1R1_FB0 2237,165856
#define  CAN_F1R1_FB1 2238,165952
#define  CAN_F1R1_FB2 2239,166048
#define  CAN_F1R1_FB3 2240,166144
#define  CAN_F1R1_FB4 2241,166240
#define  CAN_F1R1_FB5 2242,166336
#define  CAN_F1R1_FB6 2243,166432
#define  CAN_F1R1_FB7 2244,166528
#define  CAN_F1R1_FB8 2245,166624
#define  CAN_F1R1_FB9 2246,166720
#define  CAN_F1R1_FB10 2247,166816
#define  CAN_F1R1_FB11 2248,166913
#define  CAN_F1R1_FB12 2249,167010
#define  CAN_F1R1_FB13 2250,167107
#define  CAN_F1R1_FB14 2251,167204
#define  CAN_F1R1_FB15 2252,167301
#define  CAN_F1R1_FB16 2253,167398
#define  CAN_F1R1_FB17 2254,167495
#define  CAN_F1R1_FB18 2255,167592
#define  CAN_F1R1_FB19 2256,167689
#define  CAN_F1R1_FB20 2257,167786
#define  CAN_F1R1_FB21 2258,167883
#define  CAN_F1R1_FB22 2259,167980
#define  CAN_F1R1_FB23 2260,168077
#define  CAN_F1R1_FB24 2261,168174
#define  CAN_F1R1_FB25 2262,168271
#define  CAN_F1R1_FB26 2263,168368
#define  CAN_F1R1_FB27 2264,168465
#define  CAN_F1R1_FB28 2265,168562
#define  CAN_F1R1_FB29 2266,168659
#define  CAN_F1R1_FB30 2267,168756
#define  CAN_F1R1_FB31 2268,168853
#define  CAN_F2R1_FB0 2271,169034
#define  CAN_F2R1_FB1 2272,169130
#define  CAN_F2R1_FB2 2273,169226
#define  CAN_F2R1_FB3 2274,169322
#define  CAN_F2R1_FB4 2275,169418
#define  CAN_F2R1_FB5 2276,169514
#define  CAN_F2R1_FB6 2277,169610
#define  CAN_F2R1_FB7 2278,169706
#define  CAN_F2R1_FB8 2279,169802
#define  CAN_F2R1_FB9 2280,169898
#define  CAN_F2R1_FB10 2281,169994
#define  CAN_F2R1_FB11 2282,170091
#define  CAN_F2R1_FB12 2283,170188
#define  CAN_F2R1_FB13 2284,170285
#define  CAN_F2R1_FB14 2285,170382
#define  CAN_F2R1_FB15 2286,170479
#define  CAN_F2R1_FB16 2287,170576
#define  CAN_F2R1_FB17 2288,170673
#define  CAN_F2R1_FB18 2289,170770
#define  CAN_F2R1_FB19 2290,170867
#define  CAN_F2R1_FB20 2291,170964
#define  CAN_F2R1_FB21 2292,171061
#define  CAN_F2R1_FB22 2293,171158
#define  CAN_F2R1_FB23 2294,171255
#define  CAN_F2R1_FB24 2295,171352
#define  CAN_F2R1_FB25 2296,171449
#define  CAN_F2R1_FB26 2297,171546
#define  CAN_F2R1_FB27 2298,171643
#define  CAN_F2R1_FB28 2299,171740
#define  CAN_F2R1_FB29 2300,171837
#define  CAN_F2R1_FB30 2301,171934
#define  CAN_F2R1_FB31 2302,172031
#define  CAN_F3R1_FB0 2305,172212
#define  CAN_F3R1_FB1 2306,172308
#define  CAN_F3R1_FB2 2307,172404
#define  CAN_F3R1_FB3 2308,172500
#define  CAN_F3R1_FB4 2309,172596
#define  CAN_F3R1_FB5 2310,172692
#define  CAN_F3R1_FB6 2311,172788
#define  CAN_F3R1_FB7 2312,172884
#define  CAN_F3R1_FB8 2313,172980
#define  CAN_F3R1_FB9 2314,173076
#define  CAN_F3R1_FB10 2315,173172
#define  CAN_F3R1_FB11 2316,173269
#define  CAN_F3R1_FB12 2317,173366
#define  CAN_F3R1_FB13 2318,173463
#define  CAN_F3R1_FB14 2319,173560
#define  CAN_F3R1_FB15 2320,173657
#define  CAN_F3R1_FB16 2321,173754
#define  CAN_F3R1_FB17 2322,173851
#define  CAN_F3R1_FB18 2323,173948
#define  CAN_F3R1_FB19 2324,174045
#define  CAN_F3R1_FB20 2325,174142
#define  CAN_F3R1_FB21 2326,174239
#define  CAN_F3R1_FB22 2327,174336
#define  CAN_F3R1_FB23 2328,174433
#define  CAN_F3R1_FB24 2329,174530
#define  CAN_F3R1_FB25 2330,174627
#define  CAN_F3R1_FB26 2331,174724
#define  CAN_F3R1_FB27 2332,174821
#define  CAN_F3R1_FB28 2333,174918
#define  CAN_F3R1_FB29 2334,175015
#define  CAN_F3R1_FB30 2335,175112
#define  CAN_F3R1_FB31 2336,175209
#define  CAN_F4R1_FB0 2339,175390
#define  CAN_F4R1_FB1 2340,175486
#define  CAN_F4R1_FB2 2341,175582
#define  CAN_F4R1_FB3 2342,175678
#define  CAN_F4R1_FB4 2343,175774
#define  CAN_F4R1_FB5 2344,175870
#define  CAN_F4R1_FB6 2345,175966
#define  CAN_F4R1_FB7 2346,176062
#define  CAN_F4R1_FB8 2347,176158
#define  CAN_F4R1_FB9 2348,176254
#define  CAN_F4R1_FB10 2349,176350
#define  CAN_F4R1_FB11 2350,176447
#define  CAN_F4R1_FB12 2351,176544
#define  CAN_F4R1_FB13 2352,176641
#define  CAN_F4R1_FB14 2353,176738
#define  CAN_F4R1_FB15 2354,176835
#define  CAN_F4R1_FB16 2355,176932
#define  CAN_F4R1_FB17 2356,177029
#define  CAN_F4R1_FB18 2357,177126
#define  CAN_F4R1_FB19 2358,177223
#define  CAN_F4R1_FB20 2359,177320
#define  CAN_F4R1_FB21 2360,177417
#define  CAN_F4R1_FB22 2361,177514
#define  CAN_F4R1_FB23 2362,177611
#define  CAN_F4R1_FB24 2363,177708
#define  CAN_F4R1_FB25 2364,177805
#define  CAN_F4R1_FB26 2365,177902
#define  CAN_F4R1_FB27 2366,177999
#define  CAN_F4R1_FB28 2367,178096
#define  CAN_F4R1_FB29 2368,178193
#define  CAN_F4R1_FB30 2369,178290
#define  CAN_F4R1_FB31 2370,178387
#define  CAN_F5R1_FB0 2373,178568
#define  CAN_F5R1_FB1 2374,178664
#define  CAN_F5R1_FB2 2375,178760
#define  CAN_F5R1_FB3 2376,178856
#define  CAN_F5R1_FB4 2377,178952
#define  CAN_F5R1_FB5 2378,179048
#define  CAN_F5R1_FB6 2379,179144
#define  CAN_F5R1_FB7 2380,179240
#define  CAN_F5R1_FB8 2381,179336
#define  CAN_F5R1_FB9 2382,179432
#define  CAN_F5R1_FB10 2383,179528
#define  CAN_F5R1_FB11 2384,179625
#define  CAN_F5R1_FB12 2385,179722
#define  CAN_F5R1_FB13 2386,179819
#define  CAN_F5R1_FB14 2387,179916
#define  CAN_F5R1_FB15 2388,180013
#define  CAN_F5R1_FB16 2389,180110
#define  CAN_F5R1_FB17 2390,180207
#define  CAN_F5R1_FB18 2391,180304
#define  CAN_F5R1_FB19 2392,180401
#define  CAN_F5R1_FB20 2393,180498
#define  CAN_F5R1_FB21 2394,180595
#define  CAN_F5R1_FB22 2395,180692
#define  CAN_F5R1_FB23 2396,180789
#define  CAN_F5R1_FB24 2397,180886
#define  CAN_F5R1_FB25 2398,180983
#define  CAN_F5R1_FB26 2399,181080
#define  CAN_F5R1_FB27 2400,181177
#define  CAN_F5R1_FB28 2401,181274
#define  CAN_F5R1_FB29 2402,181371
#define  CAN_F5R1_FB30 2403,181468
#define  CAN_F5R1_FB31 2404,181565
#define  CAN_F6R1_FB0 2407,181746
#define  CAN_F6R1_FB1 2408,181842
#define  CAN_F6R1_FB2 2409,181938
#define  CAN_F6R1_FB3 2410,182034
#define  CAN_F6R1_FB4 2411,182130
#define  CAN_F6R1_FB5 2412,182226
#define  CAN_F6R1_FB6 2413,182322
#define  CAN_F6R1_FB7 2414,182418
#define  CAN_F6R1_FB8 2415,182514
#define  CAN_F6R1_FB9 2416,182610
#define  CAN_F6R1_FB10 2417,182706
#define  CAN_F6R1_FB11 2418,182803
#define  CAN_F6R1_FB12 2419,182900
#define  CAN_F6R1_FB13 2420,182997
#define  CAN_F6R1_FB14 2421,183094
#define  CAN_F6R1_FB15 2422,183191
#define  CAN_F6R1_FB16 2423,183288
#define  CAN_F6R1_FB17 2424,183385
#define  CAN_F6R1_FB18 2425,183482
#define  CAN_F6R1_FB19 2426,183579
#define  CAN_F6R1_FB20 2427,183676
#define  CAN_F6R1_FB21 2428,183773
#define  CAN_F6R1_FB22 2429,183870
#define  CAN_F6R1_FB23 2430,183967
#define  CAN_F6R1_FB24 2431,184064
#define  CAN_F6R1_FB25 2432,184161
#define  CAN_F6R1_FB26 2433,184258
#define  CAN_F6R1_FB27 2434,184355
#define  CAN_F6R1_FB28 2435,184452
#define  CAN_F6R1_FB29 2436,184549
#define  CAN_F6R1_FB30 2437,184646
#define  CAN_F6R1_FB31 2438,184743
#define  CAN_F7R1_FB0 2441,184924
#define  CAN_F7R1_FB1 2442,185020
#define  CAN_F7R1_FB2 2443,185116
#define  CAN_F7R1_FB3 2444,185212
#define  CAN_F7R1_FB4 2445,185308
#define  CAN_F7R1_FB5 2446,185404
#define  CAN_F7R1_FB6 2447,185500
#define  CAN_F7R1_FB7 2448,185596
#define  CAN_F7R1_FB8 2449,185692
#define  CAN_F7R1_FB9 2450,185788
#define  CAN_F7R1_FB10 2451,185884
#define  CAN_F7R1_FB11 2452,185981
#define  CAN_F7R1_FB12 2453,186078
#define  CAN_F7R1_FB13 2454,186175
#define  CAN_F7R1_FB14 2455,186272
#define  CAN_F7R1_FB15 2456,186369
#define  CAN_F7R1_FB16 2457,186466
#define  CAN_F7R1_FB17 2458,186563
#define  CAN_F7R1_FB18 2459,186660
#define  CAN_F7R1_FB19 2460,186757
#define  CAN_F7R1_FB20 2461,186854
#define  CAN_F7R1_FB21 2462,186951
#define  CAN_F7R1_FB22 2463,187048
#define  CAN_F7R1_FB23 2464,187145
#define  CAN_F7R1_FB24 2465,187242
#define  CAN_F7R1_FB25 2466,187339
#define  CAN_F7R1_FB26 2467,187436
#define  CAN_F7R1_FB27 2468,187533
#define  CAN_F7R1_FB28 2469,187630
#define  CAN_F7R1_FB29 2470,187727
#define  CAN_F7R1_FB30 2471,187824
#define  CAN_F7R1_FB31 2472,187921
#define  CAN_F8R1_FB0 2475,188102
#define  CAN_F8R1_FB1 2476,188198
#define  CAN_F8R1_FB2 2477,188294
#define  CAN_F8R1_FB3 2478,188390
#define  CAN_F8R1_FB4 2479,188486
#define  CAN_F8R1_FB5 2480,188582
#define  CAN_F8R1_FB6 2481,188678
#define  CAN_F8R1_FB7 2482,188774
#define  CAN_F8R1_FB8 2483,188870
#define  CAN_F8R1_FB9 2484,188966
#define  CAN_F8R1_FB10 2485,189062
#define  CAN_F8R1_FB11 2486,189159
#define  CAN_F8R1_FB12 2487,189256
#define  CAN_F8R1_FB13 2488,189353
#define  CAN_F8R1_FB14 2489,189450
#define  CAN_F8R1_FB15 2490,189547
#define  CAN_F8R1_FB16 2491,189644
#define  CAN_F8R1_FB17 2492,189741
#define  CAN_F8R1_FB18 2493,189838
#define  CAN_F8R1_FB19 2494,189935
#define  CAN_F8R1_FB20 2495,190032
#define  CAN_F8R1_FB21 2496,190129
#define  CAN_F8R1_FB22 2497,190226
#define  CAN_F8R1_FB23 2498,190323
#define  CAN_F8R1_FB24 2499,190420
#define  CAN_F8R1_FB25 2500,190517
#define  CAN_F8R1_FB26 2501,190614
#define  CAN_F8R1_FB27 2502,190711
#define  CAN_F8R1_FB28 2503,190808
#define  CAN_F8R1_FB29 2504,190905
#define  CAN_F8R1_FB30 2505,191002
#define  CAN_F8R1_FB31 2506,191099
#define  CAN_F9R1_FB0 2509,191280
#define  CAN_F9R1_FB1 2510,191376
#define  CAN_F9R1_FB2 2511,191472
#define  CAN_F9R1_FB3 2512,191568
#define  CAN_F9R1_FB4 2513,191664
#define  CAN_F9R1_FB5 2514,191760
#define  CAN_F9R1_FB6 2515,191856
#define  CAN_F9R1_FB7 2516,191952
#define  CAN_F9R1_FB8 2517,192048
#define  CAN_F9R1_FB9 2518,192144
#define  CAN_F9R1_FB10 2519,192240
#define  CAN_F9R1_FB11 2520,192337
#define  CAN_F9R1_FB12 2521,192434
#define  CAN_F9R1_FB13 2522,192531
#define  CAN_F9R1_FB14 2523,192628
#define  CAN_F9R1_FB15 2524,192725
#define  CAN_F9R1_FB16 2525,192822
#define  CAN_F9R1_FB17 2526,192919
#define  CAN_F9R1_FB18 2527,193016
#define  CAN_F9R1_FB19 2528,193113
#define  CAN_F9R1_FB20 2529,193210
#define  CAN_F9R1_FB21 2530,193307
#define  CAN_F9R1_FB22 2531,193404
#define  CAN_F9R1_FB23 2532,193501
#define  CAN_F9R1_FB24 2533,193598
#define  CAN_F9R1_FB25 2534,193695
#define  CAN_F9R1_FB26 2535,193792
#define  CAN_F9R1_FB27 2536,193889
#define  CAN_F9R1_FB28 2537,193986
#define  CAN_F9R1_FB29 2538,194083
#define  CAN_F9R1_FB30 2539,194180
#define  CAN_F9R1_FB31 2540,194277
#define  CAN_F10R1_FB0 2543,194458
#define  CAN_F10R1_FB1 2544,194554
#define  CAN_F10R1_FB2 2545,194650
#define  CAN_F10R1_FB3 2546,194746
#define  CAN_F10R1_FB4 2547,194842
#define  CAN_F10R1_FB5 2548,194938
#define  CAN_F10R1_FB6 2549,195034
#define  CAN_F10R1_FB7 2550,195130
#define  CAN_F10R1_FB8 2551,195226
#define  CAN_F10R1_FB9 2552,195322
#define  CAN_F10R1_FB10 2553,195418
#define  CAN_F10R1_FB11 2554,195515
#define  CAN_F10R1_FB12 2555,195612
#define  CAN_F10R1_FB13 2556,195709
#define  CAN_F10R1_FB14 2557,195806
#define  CAN_F10R1_FB15 2558,195903
#define  CAN_F10R1_FB16 2559,196000
#define  CAN_F10R1_FB17 2560,196097
#define  CAN_F10R1_FB18 2561,196194
#define  CAN_F10R1_FB19 2562,196291
#define  CAN_F10R1_FB20 2563,196388
#define  CAN_F10R1_FB21 2564,196485
#define  CAN_F10R1_FB22 2565,196582
#define  CAN_F10R1_FB23 2566,196679
#define  CAN_F10R1_FB24 2567,196776
#define  CAN_F10R1_FB25 2568,196873
#define  CAN_F10R1_FB26 2569,196970
#define  CAN_F10R1_FB27 2570,197067
#define  CAN_F10R1_FB28 2571,197164
#define  CAN_F10R1_FB29 2572,197261
#define  CAN_F10R1_FB30 2573,197358
#define  CAN_F10R1_FB31 2574,197455
#define  CAN_F11R1_FB0 2577,197636
#define  CAN_F11R1_FB1 2578,197732
#define  CAN_F11R1_FB2 2579,197828
#define  CAN_F11R1_FB3 2580,197924
#define  CAN_F11R1_FB4 2581,198020
#define  CAN_F11R1_FB5 2582,198116
#define  CAN_F11R1_FB6 2583,198212
#define  CAN_F11R1_FB7 2584,198308
#define  CAN_F11R1_FB8 2585,198404
#define  CAN_F11R1_FB9 2586,198500
#define  CAN_F11R1_FB10 2587,198596
#define  CAN_F11R1_FB11 2588,198693
#define  CAN_F11R1_FB12 2589,198790
#define  CAN_F11R1_FB13 2590,198887
#define  CAN_F11R1_FB14 2591,198984
#define  CAN_F11R1_FB15 2592,199081
#define  CAN_F11R1_FB16 2593,199178
#define  CAN_F11R1_FB17 2594,199275
#define  CAN_F11R1_FB18 2595,199372
#define  CAN_F11R1_FB19 2596,199469
#define  CAN_F11R1_FB20 2597,199566
#define  CAN_F11R1_FB21 2598,199663
#define  CAN_F11R1_FB22 2599,199760
#define  CAN_F11R1_FB23 2600,199857
#define  CAN_F11R1_FB24 2601,199954
#define  CAN_F11R1_FB25 2602,200051
#define  CAN_F11R1_FB26 2603,200148
#define  CAN_F11R1_FB27 2604,200245
#define  CAN_F11R1_FB28 2605,200342
#define  CAN_F11R1_FB29 2606,200439
#define  CAN_F11R1_FB30 2607,200536
#define  CAN_F11R1_FB31 2608,200633
#define  CAN_F12R1_FB0 2611,200814
#define  CAN_F12R1_FB1 2612,200910
#define  CAN_F12R1_FB2 2613,201006
#define  CAN_F12R1_FB3 2614,201102
#define  CAN_F12R1_FB4 2615,201198
#define  CAN_F12R1_FB5 2616,201294
#define  CAN_F12R1_FB6 2617,201390
#define  CAN_F12R1_FB7 2618,201486
#define  CAN_F12R1_FB8 2619,201582
#define  CAN_F12R1_FB9 2620,201678
#define  CAN_F12R1_FB10 2621,201774
#define  CAN_F12R1_FB11 2622,201871
#define  CAN_F12R1_FB12 2623,201968
#define  CAN_F12R1_FB13 2624,202065
#define  CAN_F12R1_FB14 2625,202162
#define  CAN_F12R1_FB15 2626,202259
#define  CAN_F12R1_FB16 2627,202356
#define  CAN_F12R1_FB17 2628,202453
#define  CAN_F12R1_FB18 2629,202550
#define  CAN_F12R1_FB19 2630,202647
#define  CAN_F12R1_FB20 2631,202744
#define  CAN_F12R1_FB21 2632,202841
#define  CAN_F12R1_FB22 2633,202938
#define  CAN_F12R1_FB23 2634,203035
#define  CAN_F12R1_FB24 2635,203132
#define  CAN_F12R1_FB25 2636,203229
#define  CAN_F12R1_FB26 2637,203326
#define  CAN_F12R1_FB27 2638,203423
#define  CAN_F12R1_FB28 2639,203520
#define  CAN_F12R1_FB29 2640,203617
#define  CAN_F12R1_FB30 2641,203714
#define  CAN_F12R1_FB31 2642,203811
#define  CAN_F13R1_FB0 2645,203992
#define  CAN_F13R1_FB1 2646,204088
#define  CAN_F13R1_FB2 2647,204184
#define  CAN_F13R1_FB3 2648,204280
#define  CAN_F13R1_FB4 2649,204376
#define  CAN_F13R1_FB5 2650,204472
#define  CAN_F13R1_FB6 2651,204568
#define  CAN_F13R1_FB7 2652,204664
#define  CAN_F13R1_FB8 2653,204760
#define  CAN_F13R1_FB9 2654,204856
#define  CAN_F13R1_FB10 2655,204952
#define  CAN_F13R1_FB11 2656,205049
#define  CAN_F13R1_FB12 2657,205146
#define  CAN_F13R1_FB13 2658,205243
#define  CAN_F13R1_FB14 2659,205340
#define  CAN_F13R1_FB15 2660,205437
#define  CAN_F13R1_FB16 2661,205534
#define  CAN_F13R1_FB17 2662,205631
#define  CAN_F13R1_FB18 2663,205728
#define  CAN_F13R1_FB19 2664,205825
#define  CAN_F13R1_FB20 2665,205922
#define  CAN_F13R1_FB21 2666,206019
#define  CAN_F13R1_FB22 2667,206116
#define  CAN_F13R1_FB23 2668,206213
#define  CAN_F13R1_FB24 2669,206310
#define  CAN_F13R1_FB25 2670,206407
#define  CAN_F13R1_FB26 2671,206504
#define  CAN_F13R1_FB27 2672,206601
#define  CAN_F13R1_FB28 2673,206698
#define  CAN_F13R1_FB29 2674,206795
#define  CAN_F13R1_FB30 2675,206892
#define  CAN_F13R1_FB31 2676,206989
#define  CAN_F0R2_FB0 2679,207170
#define  CAN_F0R2_FB1 2680,207266
#define  CAN_F0R2_FB2 2681,207362
#define  CAN_F0R2_FB3 2682,207458
#define  CAN_F0R2_FB4 2683,207554
#define  CAN_F0R2_FB5 2684,207650
#define  CAN_F0R2_FB6 2685,207746
#define  CAN_F0R2_FB7 2686,207842
#define  CAN_F0R2_FB8 2687,207938
#define  CAN_F0R2_FB9 2688,208034
#define  CAN_F0R2_FB10 2689,208130
#define  CAN_F0R2_FB11 2690,208227
#define  CAN_F0R2_FB12 2691,208324
#define  CAN_F0R2_FB13 2692,208421
#define  CAN_F0R2_FB14 2693,208518
#define  CAN_F0R2_FB15 2694,208615
#define  CAN_F0R2_FB16 2695,208712
#define  CAN_F0R2_FB17 2696,208809
#define  CAN_F0R2_FB18 2697,208906
#define  CAN_F0R2_FB19 2698,209003
#define  CAN_F0R2_FB20 2699,209100
#define  CAN_F0R2_FB21 2700,209197
#define  CAN_F0R2_FB22 2701,209294
#define  CAN_F0R2_FB23 2702,209391
#define  CAN_F0R2_FB24 2703,209488
#define  CAN_F0R2_FB25 2704,209585
#define  CAN_F0R2_FB26 2705,209682
#define  CAN_F0R2_FB27 2706,209779
#define  CAN_F0R2_FB28 2707,209876
#define  CAN_F0R2_FB29 2708,209973
#define  CAN_F0R2_FB30 2709,210070
#define  CAN_F0R2_FB31 2710,210167
#define  CAN_F1R2_FB0 2713,210348
#define  CAN_F1R2_FB1 2714,210444
#define  CAN_F1R2_FB2 2715,210540
#define  CAN_F1R2_FB3 2716,210636
#define  CAN_F1R2_FB4 2717,210732
#define  CAN_F1R2_FB5 2718,210828
#define  CAN_F1R2_FB6 2719,210924
#define  CAN_F1R2_FB7 2720,211020
#define  CAN_F1R2_FB8 2721,211116
#define  CAN_F1R2_FB9 2722,211212
#define  CAN_F1R2_FB10 2723,211308
#define  CAN_F1R2_FB11 2724,211405
#define  CAN_F1R2_FB12 2725,211502
#define  CAN_F1R2_FB13 2726,211599
#define  CAN_F1R2_FB14 2727,211696
#define  CAN_F1R2_FB15 2728,211793
#define  CAN_F1R2_FB16 2729,211890
#define  CAN_F1R2_FB17 2730,211987
#define  CAN_F1R2_FB18 2731,212084
#define  CAN_F1R2_FB19 2732,212181
#define  CAN_F1R2_FB20 2733,212278
#define  CAN_F1R2_FB21 2734,212375
#define  CAN_F1R2_FB22 2735,212472
#define  CAN_F1R2_FB23 2736,212569
#define  CAN_F1R2_FB24 2737,212666
#define  CAN_F1R2_FB25 2738,212763
#define  CAN_F1R2_FB26 2739,212860
#define  CAN_F1R2_FB27 2740,212957
#define  CAN_F1R2_FB28 2741,213054
#define  CAN_F1R2_FB29 2742,213151
#define  CAN_F1R2_FB30 2743,213248
#define  CAN_F1R2_FB31 2744,213345
#define  CAN_F2R2_FB0 2747,213526
#define  CAN_F2R2_FB1 2748,213622
#define  CAN_F2R2_FB2 2749,213718
#define  CAN_F2R2_FB3 2750,213814
#define  CAN_F2R2_FB4 2751,213910
#define  CAN_F2R2_FB5 2752,214006
#define  CAN_F2R2_FB6 2753,214102
#define  CAN_F2R2_FB7 2754,214198
#define  CAN_F2R2_FB8 2755,214294
#define  CAN_F2R2_FB9 2756,214390
#define  CAN_F2R2_FB10 2757,214486
#define  CAN_F2R2_FB11 2758,214583
#define  CAN_F2R2_FB12 2759,214680
#define  CAN_F2R2_FB13 2760,214777
#define  CAN_F2R2_FB14 2761,214874
#define  CAN_F2R2_FB15 2762,214971
#define  CAN_F2R2_FB16 2763,215068
#define  CAN_F2R2_FB17 2764,215165
#define  CAN_F2R2_FB18 2765,215262
#define  CAN_F2R2_FB19 2766,215359
#define  CAN_F2R2_FB20 2767,215456
#define  CAN_F2R2_FB21 2768,215553
#define  CAN_F2R2_FB22 2769,215650
#define  CAN_F2R2_FB23 2770,215747
#define  CAN_F2R2_FB24 2771,215844
#define  CAN_F2R2_FB25 2772,215941
#define  CAN_F2R2_FB26 2773,216038
#define  CAN_F2R2_FB27 2774,216135
#define  CAN_F2R2_FB28 2775,216232
#define  CAN_F2R2_FB29 2776,216329
#define  CAN_F2R2_FB30 2777,216426
#define  CAN_F2R2_FB31 2778,216523
#define  CAN_F3R2_FB0 2781,216704
#define  CAN_F3R2_FB1 2782,216800
#define  CAN_F3R2_FB2 2783,216896
#define  CAN_F3R2_FB3 2784,216992
#define  CAN_F3R2_FB4 2785,217088
#define  CAN_F3R2_FB5 2786,217184
#define  CAN_F3R2_FB6 2787,217280
#define  CAN_F3R2_FB7 2788,217376
#define  CAN_F3R2_FB8 2789,217472
#define  CAN_F3R2_FB9 2790,217568
#define  CAN_F3R2_FB10 2791,217664
#define  CAN_F3R2_FB11 2792,217761
#define  CAN_F3R2_FB12 2793,217858
#define  CAN_F3R2_FB13 2794,217955
#define  CAN_F3R2_FB14 2795,218052
#define  CAN_F3R2_FB15 2796,218149
#define  CAN_F3R2_FB16 2797,218246
#define  CAN_F3R2_FB17 2798,218343
#define  CAN_F3R2_FB18 2799,218440
#define  CAN_F3R2_FB19 2800,218537
#define  CAN_F3R2_FB20 2801,218634
#define  CAN_F3R2_FB21 2802,218731
#define  CAN_F3R2_FB22 2803,218828
#define  CAN_F3R2_FB23 2804,218925
#define  CAN_F3R2_FB24 2805,219022
#define  CAN_F3R2_FB25 2806,219119
#define  CAN_F3R2_FB26 2807,219216
#define  CAN_F3R2_FB27 2808,219313
#define  CAN_F3R2_FB28 2809,219410
#define  CAN_F3R2_FB29 2810,219507
#define  CAN_F3R2_FB30 2811,219604
#define  CAN_F3R2_FB31 2812,219701
#define  CAN_F4R2_FB0 2815,219882
#define  CAN_F4R2_FB1 2816,219978
#define  CAN_F4R2_FB2 2817,220074
#define  CAN_F4R2_FB3 2818,220170
#define  CAN_F4R2_FB4 2819,220266
#define  CAN_F4R2_FB5 2820,220362
#define  CAN_F4R2_FB6 2821,220458
#define  CAN_F4R2_FB7 2822,220554
#define  CAN_F4R2_FB8 2823,220650
#define  CAN_F4R2_FB9 2824,220746
#define  CAN_F4R2_FB10 2825,220842
#define  CAN_F4R2_FB11 2826,220939
#define  CAN_F4R2_FB12 2827,221036
#define  CAN_F4R2_FB13 2828,221133
#define  CAN_F4R2_FB14 2829,221230
#define  CAN_F4R2_FB15 2830,221327
#define  CAN_F4R2_FB16 2831,221424
#define  CAN_F4R2_FB17 2832,221521
#define  CAN_F4R2_FB18 2833,221618
#define  CAN_F4R2_FB19 2834,221715
#define  CAN_F4R2_FB20 2835,221812
#define  CAN_F4R2_FB21 2836,221909
#define  CAN_F4R2_FB22 2837,222006
#define  CAN_F4R2_FB23 2838,222103
#define  CAN_F4R2_FB24 2839,222200
#define  CAN_F4R2_FB25 2840,222297
#define  CAN_F4R2_FB26 2841,222394
#define  CAN_F4R2_FB27 2842,222491
#define  CAN_F4R2_FB28 2843,222588
#define  CAN_F4R2_FB29 2844,222685
#define  CAN_F4R2_FB30 2845,222782
#define  CAN_F4R2_FB31 2846,222879
#define  CAN_F5R2_FB0 2849,223060
#define  CAN_F5R2_FB1 2850,223156
#define  CAN_F5R2_FB2 2851,223252
#define  CAN_F5R2_FB3 2852,223348
#define  CAN_F5R2_FB4 2853,223444
#define  CAN_F5R2_FB5 2854,223540
#define  CAN_F5R2_FB6 2855,223636
#define  CAN_F5R2_FB7 2856,223732
#define  CAN_F5R2_FB8 2857,223828
#define  CAN_F5R2_FB9 2858,223924
#define  CAN_F5R2_FB10 2859,224020
#define  CAN_F5R2_FB11 2860,224117
#define  CAN_F5R2_FB12 2861,224214
#define  CAN_F5R2_FB13 2862,224311
#define  CAN_F5R2_FB14 2863,224408
#define  CAN_F5R2_FB15 2864,224505
#define  CAN_F5R2_FB16 2865,224602
#define  CAN_F5R2_FB17 2866,224699
#define  CAN_F5R2_FB18 2867,224796
#define  CAN_F5R2_FB19 2868,224893
#define  CAN_F5R2_FB20 2869,224990
#define  CAN_F5R2_FB21 2870,225087
#define  CAN_F5R2_FB22 2871,225184
#define  CAN_F5R2_FB23 2872,225281
#define  CAN_F5R2_FB24 2873,225378
#define  CAN_F5R2_FB25 2874,225475
#define  CAN_F5R2_FB26 2875,225572
#define  CAN_F5R2_FB27 2876,225669
#define  CAN_F5R2_FB28 2877,225766
#define  CAN_F5R2_FB29 2878,225863
#define  CAN_F5R2_FB30 2879,225960
#define  CAN_F5R2_FB31 2880,226057
#define  CAN_F6R2_FB0 2883,226238
#define  CAN_F6R2_FB1 2884,226334
#define  CAN_F6R2_FB2 2885,226430
#define  CAN_F6R2_FB3 2886,226526
#define  CAN_F6R2_FB4 2887,226622
#define  CAN_F6R2_FB5 2888,226718
#define  CAN_F6R2_FB6 2889,226814
#define  CAN_F6R2_FB7 2890,226910
#define  CAN_F6R2_FB8 2891,227006
#define  CAN_F6R2_FB9 2892,227102
#define  CAN_F6R2_FB10 2893,227198
#define  CAN_F6R2_FB11 2894,227295
#define  CAN_F6R2_FB12 2895,227392
#define  CAN_F6R2_FB13 2896,227489
#define  CAN_F6R2_FB14 2897,227586
#define  CAN_F6R2_FB15 2898,227683
#define  CAN_F6R2_FB16 2899,227780
#define  CAN_F6R2_FB17 2900,227877
#define  CAN_F6R2_FB18 2901,227974
#define  CAN_F6R2_FB19 2902,228071
#define  CAN_F6R2_FB20 2903,228168
#define  CAN_F6R2_FB21 2904,228265
#define  CAN_F6R2_FB22 2905,228362
#define  CAN_F6R2_FB23 2906,228459
#define  CAN_F6R2_FB24 2907,228556
#define  CAN_F6R2_FB25 2908,228653
#define  CAN_F6R2_FB26 2909,228750
#define  CAN_F6R2_FB27 2910,228847
#define  CAN_F6R2_FB28 2911,228944
#define  CAN_F6R2_FB29 2912,229041
#define  CAN_F6R2_FB30 2913,229138
#define  CAN_F6R2_FB31 2914,229235
#define  CAN_F7R2_FB0 2917,229416
#define  CAN_F7R2_FB1 2918,229512
#define  CAN_F7R2_FB2 2919,229608
#define  CAN_F7R2_FB3 2920,229704
#define  CAN_F7R2_FB4 2921,229800
#define  CAN_F7R2_FB5 2922,229896
#define  CAN_F7R2_FB6 2923,229992
#define  CAN_F7R2_FB7 2924,230088
#define  CAN_F7R2_FB8 2925,230184
#define  CAN_F7R2_FB9 2926,230280
#define  CAN_F7R2_FB10 2927,230376
#define  CAN_F7R2_FB11 2928,230473
#define  CAN_F7R2_FB12 2929,230570
#define  CAN_F7R2_FB13 2930,230667
#define  CAN_F7R2_FB14 2931,230764
#define  CAN_F7R2_FB15 2932,230861
#define  CAN_F7R2_FB16 2933,230958
#define  CAN_F7R2_FB17 2934,231055
#define  CAN_F7R2_FB18 2935,231152
#define  CAN_F7R2_FB19 2936,231249
#define  CAN_F7R2_FB20 2937,231346
#define  CAN_F7R2_FB21 2938,231443
#define  CAN_F7R2_FB22 2939,231540
#define  CAN_F7R2_FB23 2940,231637
#define  CAN_F7R2_FB24 2941,231734
#define  CAN_F7R2_FB25 2942,231831
#define  CAN_F7R2_FB26 2943,231928
#define  CAN_F7R2_FB27 2944,232025
#define  CAN_F7R2_FB28 2945,232122
#define  CAN_F7R2_FB29 2946,232219
#define  CAN_F7R2_FB30 2947,232316
#define  CAN_F7R2_FB31 2948,232413
#define  CAN_F8R2_FB0 2951,232594
#define  CAN_F8R2_FB1 2952,232690
#define  CAN_F8R2_FB2 2953,232786
#define  CAN_F8R2_FB3 2954,232882
#define  CAN_F8R2_FB4 2955,232978
#define  CAN_F8R2_FB5 2956,233074
#define  CAN_F8R2_FB6 2957,233170
#define  CAN_F8R2_FB7 2958,233266
#define  CAN_F8R2_FB8 2959,233362
#define  CAN_F8R2_FB9 2960,233458
#define  CAN_F8R2_FB10 2961,233554
#define  CAN_F8R2_FB11 2962,233651
#define  CAN_F8R2_FB12 2963,233748
#define  CAN_F8R2_FB13 2964,233845
#define  CAN_F8R2_FB14 2965,233942
#define  CAN_F8R2_FB15 2966,234039
#define  CAN_F8R2_FB16 2967,234136
#define  CAN_F8R2_FB17 2968,234233
#define  CAN_F8R2_FB18 2969,234330
#define  CAN_F8R2_FB19 2970,234427
#define  CAN_F8R2_FB20 2971,234524
#define  CAN_F8R2_FB21 2972,234621
#define  CAN_F8R2_FB22 2973,234718
#define  CAN_F8R2_FB23 2974,234815
#define  CAN_F8R2_FB24 2975,234912
#define  CAN_F8R2_FB25 2976,235009
#define  CAN_F8R2_FB26 2977,235106
#define  CAN_F8R2_FB27 2978,235203
#define  CAN_F8R2_FB28 2979,235300
#define  CAN_F8R2_FB29 2980,235397
#define  CAN_F8R2_FB30 2981,235494
#define  CAN_F8R2_FB31 2982,235591
#define  CAN_F9R2_FB0 2985,235772
#define  CAN_F9R2_FB1 2986,235868
#define  CAN_F9R2_FB2 2987,235964
#define  CAN_F9R2_FB3 2988,236060
#define  CAN_F9R2_FB4 2989,236156
#define  CAN_F9R2_FB5 2990,236252
#define  CAN_F9R2_FB6 2991,236348
#define  CAN_F9R2_FB7 2992,236444
#define  CAN_F9R2_FB8 2993,236540
#define  CAN_F9R2_FB9 2994,236636
#define  CAN_F9R2_FB10 2995,236732
#define  CAN_F9R2_FB11 2996,236829
#define  CAN_F9R2_FB12 2997,236926
#define  CAN_F9R2_FB13 2998,237023
#define  CAN_F9R2_FB14 2999,237120
#define  CAN_F9R2_FB15 3000,237217
#define  CAN_F9R2_FB16 3001,237314
#define  CAN_F9R2_FB17 3002,237411
#define  CAN_F9R2_FB18 3003,237508
#define  CAN_F9R2_FB19 3004,237605
#define  CAN_F9R2_FB20 3005,237702
#define  CAN_F9R2_FB21 3006,237799
#define  CAN_F9R2_FB22 3007,237896
#define  CAN_F9R2_FB23 3008,237993
#define  CAN_F9R2_FB24 3009,238090
#define  CAN_F9R2_FB25 3010,238187
#define  CAN_F9R2_FB26 3011,238284
#define  CAN_F9R2_FB27 3012,238381
#define  CAN_F9R2_FB28 3013,238478
#define  CAN_F9R2_FB29 3014,238575
#define  CAN_F9R2_FB30 3015,238672
#define  CAN_F9R2_FB31 3016,238769
#define  CAN_F10R2_FB0 3019,238950
#define  CAN_F10R2_FB1 3020,239046
#define  CAN_F10R2_FB2 3021,239142
#define  CAN_F10R2_FB3 3022,239238
#define  CAN_F10R2_FB4 3023,239334
#define  CAN_F10R2_FB5 3024,239430
#define  CAN_F10R2_FB6 3025,239526
#define  CAN_F10R2_FB7 3026,239622
#define  CAN_F10R2_FB8 3027,239718
#define  CAN_F10R2_FB9 3028,239814
#define  CAN_F10R2_FB10 3029,239910
#define  CAN_F10R2_FB11 3030,240007
#define  CAN_F10R2_FB12 3031,240104
#define  CAN_F10R2_FB13 3032,240201
#define  CAN_F10R2_FB14 3033,240298
#define  CAN_F10R2_FB15 3034,240395
#define  CAN_F10R2_FB16 3035,240492
#define  CAN_F10R2_FB17 3036,240589
#define  CAN_F10R2_FB18 3037,240686
#define  CAN_F10R2_FB19 3038,240783
#define  CAN_F10R2_FB20 3039,240880
#define  CAN_F10R2_FB21 3040,240977
#define  CAN_F10R2_FB22 3041,241074
#define  CAN_F10R2_FB23 3042,241171
#define  CAN_F10R2_FB24 3043,241268
#define  CAN_F10R2_FB25 3044,241365
#define  CAN_F10R2_FB26 3045,241462
#define  CAN_F10R2_FB27 3046,241559
#define  CAN_F10R2_FB28 3047,241656
#define  CAN_F10R2_FB29 3048,241753
#define  CAN_F10R2_FB30 3049,241850
#define  CAN_F10R2_FB31 3050,241947
#define  CAN_F11R2_FB0 3053,242128
#define  CAN_F11R2_FB1 3054,242224
#define  CAN_F11R2_FB2 3055,242320
#define  CAN_F11R2_FB3 3056,242416
#define  CAN_F11R2_FB4 3057,242512
#define  CAN_F11R2_FB5 3058,242608
#define  CAN_F11R2_FB6 3059,242704
#define  CAN_F11R2_FB7 3060,242800
#define  CAN_F11R2_FB8 3061,242896
#define  CAN_F11R2_FB9 3062,242992
#define  CAN_F11R2_FB10 3063,243088
#define  CAN_F11R2_FB11 3064,243185
#define  CAN_F11R2_FB12 3065,243282
#define  CAN_F11R2_FB13 3066,243379
#define  CAN_F11R2_FB14 3067,243476
#define  CAN_F11R2_FB15 3068,243573
#define  CAN_F11R2_FB16 3069,243670
#define  CAN_F11R2_FB17 3070,243767
#define  CAN_F11R2_FB18 3071,243864
#define  CAN_F11R2_FB19 3072,243961
#define  CAN_F11R2_FB20 3073,244058
#define  CAN_F11R2_FB21 3074,244155
#define  CAN_F11R2_FB22 3075,244252
#define  CAN_F11R2_FB23 3076,244349
#define  CAN_F11R2_FB24 3077,244446
#define  CAN_F11R2_FB25 3078,244543
#define  CAN_F11R2_FB26 3079,244640
#define  CAN_F11R2_FB27 3080,244737
#define  CAN_F11R2_FB28 3081,244834
#define  CAN_F11R2_FB29 3082,244931
#define  CAN_F11R2_FB30 3083,245028
#define  CAN_F11R2_FB31 3084,245125
#define  CAN_F12R2_FB0 3087,245306
#define  CAN_F12R2_FB1 3088,245402
#define  CAN_F12R2_FB2 3089,245498
#define  CAN_F12R2_FB3 3090,245594
#define  CAN_F12R2_FB4 3091,245690
#define  CAN_F12R2_FB5 3092,245786
#define  CAN_F12R2_FB6 3093,245882
#define  CAN_F12R2_FB7 3094,245978
#define  CAN_F12R2_FB8 3095,246074
#define  CAN_F12R2_FB9 3096,246170
#define  CAN_F12R2_FB10 3097,246266
#define  CAN_F12R2_FB11 3098,246363
#define  CAN_F12R2_FB12 3099,246460
#define  CAN_F12R2_FB13 3100,246557
#define  CAN_F12R2_FB14 3101,246654
#define  CAN_F12R2_FB15 3102,246751
#define  CAN_F12R2_FB16 3103,246848
#define  CAN_F12R2_FB17 3104,246945
#define  CAN_F12R2_FB18 3105,247042
#define  CAN_F12R2_FB19 3106,247139
#define  CAN_F12R2_FB20 3107,247236
#define  CAN_F12R2_FB21 3108,247333
#define  CAN_F12R2_FB22 3109,247430
#define  CAN_F12R2_FB23 3110,247527
#define  CAN_F12R2_FB24 3111,247624
#define  CAN_F12R2_FB25 3112,247721
#define  CAN_F12R2_FB26 3113,247818
#define  CAN_F12R2_FB27 3114,247915
#define  CAN_F12R2_FB28 3115,248012
#define  CAN_F12R2_FB29 3116,248109
#define  CAN_F12R2_FB30 3117,248206
#define  CAN_F12R2_FB31 3118,248303
#define  CAN_F13R2_FB0 3121,248484
#define  CAN_F13R2_FB1 3122,248580
#define  CAN_F13R2_FB2 3123,248676
#define  CAN_F13R2_FB3 3124,248772
#define  CAN_F13R2_FB4 3125,248868
#define  CAN_F13R2_FB5 3126,248964
#define  CAN_F13R2_FB6 3127,249060
#define  CAN_F13R2_FB7 3128,249156
#define  CAN_F13R2_FB8 3129,249252
#define  CAN_F13R2_FB9 3130,249348
#define  CAN_F13R2_FB10 3131,249444
#define  CAN_F13R2_FB11 3132,249541
#define  CAN_F13R2_FB12 3133,249638
#define  CAN_F13R2_FB13 3134,249735
#define  CAN_F13R2_FB14 3135,249832
#define  CAN_F13R2_FB15 3136,249929
#define  CAN_F13R2_FB16 3137,250026
#define  CAN_F13R2_FB17 3138,250123
#define  CAN_F13R2_FB18 3139,250220
#define  CAN_F13R2_FB19 3140,250317
#define  CAN_F13R2_FB20 3141,250414
#define  CAN_F13R2_FB21 3142,250511
#define  CAN_F13R2_FB22 3143,250608
#define  CAN_F13R2_FB23 3144,250705
#define  CAN_F13R2_FB24 3145,250802
#define  CAN_F13R2_FB25 3146,250899
#define  CAN_F13R2_FB26 3147,250996
#define  CAN_F13R2_FB27 3148,251093
#define  CAN_F13R2_FB28 3149,251190
#define  CAN_F13R2_FB29 3150,251287
#define  CAN_F13R2_FB30 3151,251384
#define  CAN_F13R2_FB31 3152,251481
#define  CRC_DR_DR 3160,252072
#define  CRC_IDR_IDR 3163,252252
#define  CRC_CR_RESET 3166,252453
#define  CRC_CR_POLYSIZE 3167,252565
#define  CRC_CR_POLYSIZE_0 3168,252663
#define  CRC_CR_POLYSIZE_1 3169,252762
#define  CRC_CR_REV_IN 3170,252861
#define  CRC_CR_REV_IN_0 3171,252969
#define  CRC_CR_REV_IN_1 3172,253052
#define  CRC_CR_REV_OUT 3173,253135
#define  CRC_INIT_INIT 3176,253329
#define  CRC_POL_POL 3179,253513
#define  DAC_CR_EN1 3187,254115
#define  DAC_CR_BOFF1 3188,254219
#define  DAC_CR_TEN1 3189,254338
#define  DAC_CR_TSEL1 3191,254452
#define  DAC_CR_TSEL1_0 3192,254580
#define  DAC_CR_TSEL1_1 3193,254670
#define  DAC_CR_TSEL1_2 3194,254760
#define  DAC_CR_WAVE1 3196,254852
#define  DAC_CR_WAVE1_0 3197,255000
#define  DAC_CR_WAVE1_1 3198,255090
#define  DAC_CR_MAMP1 3200,255182
#define  DAC_CR_MAMP1_0 3201,255316
#define  DAC_CR_MAMP1_1 3202,255406
#define  DAC_CR_MAMP1_2 3203,255496
#define  DAC_CR_MAMP1_3 3204,255586
#define  DAC_CR_DMAEN1 3206,255678
#define  DAC_CR_DMAUDRIE1 3207,255786
#define  DAC_SWTRIGR_SWTRIG1 3209,255989
#define  DAC_DHR12R1_DACC1DHR 3212,256187
#define  DAC_DHR12L1_DACC1DHR 3215,256394
#define  DAC_DHR8R1_DACC1DHR 3218,256600
#define  DAC_DHR12RD_DACC1DHR 3221,256806
#define  DAC_DHR12LD_DACC1DHR 3224,257013
#define  DAC_DHR8RD_DACC1DHR 3227,257219
#define  DAC_DOR1_DACC1DOR 3230,257425
#define  DAC_SR_DMAUDR1 3233,257618
#define  DBGMCU_IDCODE_DEV_ID 3241,258227
#define  DBGMCU_IDCODE_REV_ID 3242,258296
#define  DBGMCU_CR_DBG_SLEEP 3245,258449
#define  DBGMCU_CR_DBG_STOP 3246,258518
#define  DBGMCU_CR_DBG_STANDBY 3247,258587
#define  DBGMCU_CR_TRACE_IOEN 3248,258656
#define  DBGMCU_CR_TRACE_MODE 3250,258727
#define  DBGMCU_CR_TRACE_MODE_0 3251,258796
#define  DBGMCU_CR_TRACE_MODE_1 3252,258877
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3255,259042
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3256,259111
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3257,259180
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3258,259249
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3259,259318
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3260,259387
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3261,259456
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3262,259525
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3263,259598
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3264,259671
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3267,259824
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3268,259893
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3269,259962
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3270,260031
#define  DMA_ISR_GIF1 3278,260594
#define  DMA_ISR_TCIF1 3279,260710
#define  DMA_ISR_HTIF1 3280,260827
#define  DMA_ISR_TEIF1 3281,260940
#define  DMA_ISR_GIF2 3282,261054
#define  DMA_ISR_TCIF2 3283,261170
#define  DMA_ISR_HTIF2 3284,261287
#define  DMA_ISR_TEIF2 3285,261400
#define  DMA_ISR_GIF3 3286,261514
#define  DMA_ISR_TCIF3 3287,261630
#define  DMA_ISR_HTIF3 3288,261747
#define  DMA_ISR_TEIF3 3289,261860
#define  DMA_ISR_GIF4 3290,261974
#define  DMA_ISR_TCIF4 3291,262090
#define  DMA_ISR_HTIF4 3292,262207
#define  DMA_ISR_TEIF4 3293,262320
#define  DMA_ISR_GIF5 3294,262434
#define  DMA_ISR_TCIF5 3295,262550
#define  DMA_ISR_HTIF5 3296,262667
#define  DMA_ISR_TEIF5 3297,262780
#define  DMA_ISR_GIF6 3298,262894
#define  DMA_ISR_TCIF6 3299,263010
#define  DMA_ISR_HTIF6 3300,263127
#define  DMA_ISR_TEIF6 3301,263240
#define  DMA_ISR_GIF7 3302,263354
#define  DMA_ISR_TCIF7 3303,263470
#define  DMA_ISR_HTIF7 3304,263587
#define  DMA_ISR_TEIF7 3305,263700
#define  DMA_IFCR_CGIF1 3308,263898
#define  DMA_IFCR_CTCIF1 3309,264015
#define  DMA_IFCR_CHTIF1 3310,264133
#define  DMA_IFCR_CTEIF1 3311,264247
#define  DMA_IFCR_CGIF2 3312,264362
#define  DMA_IFCR_CTCIF2 3313,264479
#define  DMA_IFCR_CHTIF2 3314,264597
#define  DMA_IFCR_CTEIF2 3315,264711
#define  DMA_IFCR_CGIF3 3316,264826
#define  DMA_IFCR_CTCIF3 3317,264943
#define  DMA_IFCR_CHTIF3 3318,265061
#define  DMA_IFCR_CTEIF3 3319,265175
#define  DMA_IFCR_CGIF4 3320,265290
#define  DMA_IFCR_CTCIF4 3321,265407
#define  DMA_IFCR_CHTIF4 3322,265525
#define  DMA_IFCR_CTEIF4 3323,265639
#define  DMA_IFCR_CGIF5 3324,265754
#define  DMA_IFCR_CTCIF5 3325,265871
#define  DMA_IFCR_CHTIF5 3326,265989
#define  DMA_IFCR_CTEIF5 3327,266103
#define  DMA_IFCR_CGIF6 3328,266218
#define  DMA_IFCR_CTCIF6 3329,266335
#define  DMA_IFCR_CHTIF6 3330,266453
#define  DMA_IFCR_CTEIF6 3331,266567
#define  DMA_IFCR_CGIF7 3332,266682
#define  DMA_IFCR_CTCIF7 3333,266799
#define  DMA_IFCR_CHTIF7 3334,266917
#define  DMA_IFCR_CTEIF7 3335,267031
#define  DMA_CCR_EN 3338,267230
#define  DMA_CCR_TCIE 3339,267350
#define  DMA_CCR_HTIE 3340,267470
#define  DMA_CCR_TEIE 3341,267590
#define  DMA_CCR_DIR 3342,267710
#define  DMA_CCR_CIRC 3343,267830
#define  DMA_CCR_PINC 3344,267950
#define  DMA_CCR_MINC 3345,268070
#define  DMA_CCR_PSIZE 3347,268192
#define  DMA_CCR_PSIZE_0 3348,268312
#define  DMA_CCR_PSIZE_1 3349,268432
#define  DMA_CCR_MSIZE 3351,268554
#define  DMA_CCR_MSIZE_0 3352,268674
#define  DMA_CCR_MSIZE_1 3353,268794
#define  DMA_CCR_PL 3355,268916
#define  DMA_CCR_PL_0 3356,269036
#define  DMA_CCR_PL_1 3357,269156
#define  DMA_CCR_MEM2MEM 3359,269278
#define  DMA_CNDTR_NDT 3362,269482
#define  DMA_CPAR_PA 3365,269686
#define  DMA_CMAR_MA 3368,269890
#define  EXTI_IMR_MR0 3376,270504
#define  EXTI_IMR_MR1 3377,270613
#define  EXTI_IMR_MR2 3378,270722
#define  EXTI_IMR_MR3 3379,270831
#define  EXTI_IMR_MR4 3380,270940
#define  EXTI_IMR_MR5 3381,271049
#define  EXTI_IMR_MR6 3382,271158
#define  EXTI_IMR_MR7 3383,271267
#define  EXTI_IMR_MR8 3384,271376
#define  EXTI_IMR_MR9 3385,271485
#define  EXTI_IMR_MR10 3386,271594
#define  EXTI_IMR_MR11 3387,271704
#define  EXTI_IMR_MR12 3388,271814
#define  EXTI_IMR_MR13 3389,271924
#define  EXTI_IMR_MR14 3390,272034
#define  EXTI_IMR_MR15 3391,272144
#define  EXTI_IMR_MR16 3392,272254
#define  EXTI_IMR_MR17 3393,272364
#define  EXTI_IMR_MR18 3394,272474
#define  EXTI_IMR_MR19 3395,272584
#define  EXTI_IMR_MR20 3396,272694
#define  EXTI_IMR_MR21 3397,272804
#define  EXTI_IMR_MR22 3398,272914
#define  EXTI_IMR_MR23 3399,273024
#define  EXTI_IMR_MR24 3400,273134
#define  EXTI_IMR_MR25 3401,273244
#define  EXTI_IMR_MR26 3402,273354
#define  EXTI_IMR_MR27 3403,273464
#define  EXTI_IMR_MR28 3404,273574
#define  EXTI_IMR_MR29 3405,273684
#define  EXTI_IMR_MR30 3406,273794
#define  EXTI_IMR_MR31 3407,273904
#define  EXTI_EMR_MR0 3410,274098
#define  EXTI_EMR_MR1 3411,274203
#define  EXTI_EMR_MR2 3412,274308
#define  EXTI_EMR_MR3 3413,274413
#define  EXTI_EMR_MR4 3414,274518
#define  EXTI_EMR_MR5 3415,274623
#define  EXTI_EMR_MR6 3416,274728
#define  EXTI_EMR_MR7 3417,274833
#define  EXTI_EMR_MR8 3418,274938
#define  EXTI_EMR_MR9 3419,275043
#define  EXTI_EMR_MR10 3420,275148
#define  EXTI_EMR_MR11 3421,275254
#define  EXTI_EMR_MR12 3422,275360
#define  EXTI_EMR_MR13 3423,275466
#define  EXTI_EMR_MR14 3424,275572
#define  EXTI_EMR_MR15 3425,275678
#define  EXTI_EMR_MR16 3426,275784
#define  EXTI_EMR_MR17 3427,275890
#define  EXTI_EMR_MR18 3428,275996
#define  EXTI_EMR_MR19 3429,276102
#define  EXTI_EMR_MR20 3430,276208
#define  EXTI_EMR_MR21 3431,276314
#define  EXTI_EMR_MR22 3432,276420
#define  EXTI_EMR_MR23 3433,276526
#define  EXTI_EMR_MR24 3434,276632
#define  EXTI_EMR_MR25 3435,276738
#define  EXTI_EMR_MR26 3436,276844
#define  EXTI_EMR_MR27 3437,276950
#define  EXTI_EMR_MR28 3438,277056
#define  EXTI_EMR_MR29 3439,277162
#define  EXTI_EMR_MR30 3440,277268
#define  EXTI_EMR_MR31 3441,277374
#define  EXTI_RTSR_TR0 3444,277564
#define  EXTI_RTSR_TR1 3445,277697
#define  EXTI_RTSR_TR2 3446,277830
#define  EXTI_RTSR_TR3 3447,277963
#define  EXTI_RTSR_TR4 3448,278096
#define  EXTI_RTSR_TR5 3449,278229
#define  EXTI_RTSR_TR6 3450,278362
#define  EXTI_RTSR_TR7 3451,278495
#define  EXTI_RTSR_TR8 3452,278628
#define  EXTI_RTSR_TR9 3453,278761
#define  EXTI_RTSR_TR10 3454,278894
#define  EXTI_RTSR_TR11 3455,279028
#define  EXTI_RTSR_TR12 3456,279162
#define  EXTI_RTSR_TR13 3457,279296
#define  EXTI_RTSR_TR14 3458,279430
#define  EXTI_RTSR_TR15 3459,279564
#define  EXTI_RTSR_TR16 3460,279698
#define  EXTI_RTSR_TR17 3461,279832
#define  EXTI_RTSR_TR18 3462,279966
#define  EXTI_RTSR_TR19 3463,280100
#define  EXTI_RTSR_TR20 3464,280234
#define  EXTI_RTSR_TR21 3465,280368
#define  EXTI_RTSR_TR22 3466,280502
#define  EXTI_RTSR_TR29 3467,280636
#define  EXTI_RTSR_TR30 3468,280770
#define  EXTI_RTSR_TR31 3469,280904
#define  EXTI_FTSR_TR0 3472,281122
#define  EXTI_FTSR_TR1 3473,281256
#define  EXTI_FTSR_TR2 3474,281390
#define  EXTI_FTSR_TR3 3475,281524
#define  EXTI_FTSR_TR4 3476,281658
#define  EXTI_FTSR_TR5 3477,281792
#define  EXTI_FTSR_TR6 3478,281926
#define  EXTI_FTSR_TR7 3479,282060
#define  EXTI_FTSR_TR8 3480,282194
#define  EXTI_FTSR_TR9 3481,282328
#define  EXTI_FTSR_TR10 3482,282462
#define  EXTI_FTSR_TR11 3483,282597
#define  EXTI_FTSR_TR12 3484,282732
#define  EXTI_FTSR_TR13 3485,282867
#define  EXTI_FTSR_TR14 3486,283002
#define  EXTI_FTSR_TR15 3487,283137
#define  EXTI_FTSR_TR16 3488,283272
#define  EXTI_FTSR_TR17 3489,283407
#define  EXTI_FTSR_TR18 3490,283542
#define  EXTI_FTSR_TR19 3491,283677
#define  EXTI_FTSR_TR20 3492,283812
#define  EXTI_FTSR_TR21 3493,283947
#define  EXTI_FTSR_TR22 3494,284082
#define  EXTI_FTSR_TR29 3495,284217
#define  EXTI_FTSR_TR30 3496,284352
#define  EXTI_FTSR_TR31 3497,284487
#define  EXTI_SWIER_SWIER0 3500,284706
#define  EXTI_SWIER_SWIER1 3501,284819
#define  EXTI_SWIER_SWIER2 3502,284932
#define  EXTI_SWIER_SWIER3 3503,285045
#define  EXTI_SWIER_SWIER4 3504,285158
#define  EXTI_SWIER_SWIER5 3505,285271
#define  EXTI_SWIER_SWIER6 3506,285384
#define  EXTI_SWIER_SWIER7 3507,285497
#define  EXTI_SWIER_SWIER8 3508,285610
#define  EXTI_SWIER_SWIER9 3509,285723
#define  EXTI_SWIER_SWIER10 3510,285836
#define  EXTI_SWIER_SWIER11 3511,285950
#define  EXTI_SWIER_SWIER12 3512,286064
#define  EXTI_SWIER_SWIER13 3513,286178
#define  EXTI_SWIER_SWIER14 3514,286292
#define  EXTI_SWIER_SWIER15 3515,286406
#define  EXTI_SWIER_SWIER16 3516,286520
#define  EXTI_SWIER_SWIER17 3517,286634
#define  EXTI_SWIER_SWIER18 3518,286748
#define  EXTI_SWIER_SWIER19 3519,286862
#define  EXTI_SWIER_SWIER20 3520,286976
#define  EXTI_SWIER_SWIER21 3521,287090
#define  EXTI_SWIER_SWIER22 3522,287204
#define  EXTI_SWIER_SWIER29 3523,287318
#define  EXTI_SWIER_SWIER30 3524,287432
#define  EXTI_SWIER_SWIER31 3525,287546
#define  EXTI_PR_PR0 3528,287744
#define  EXTI_PR_PR1 3529,287851
#define  EXTI_PR_PR2 3530,287958
#define  EXTI_PR_PR3 3531,288065
#define  EXTI_PR_PR4 3532,288172
#define  EXTI_PR_PR5 3533,288279
#define  EXTI_PR_PR6 3534,288386
#define  EXTI_PR_PR7 3535,288493
#define  EXTI_PR_PR8 3536,288600
#define  EXTI_PR_PR9 3537,288707
#define  EXTI_PR_PR10 3538,288814
#define  EXTI_PR_PR11 3539,288922
#define  EXTI_PR_PR12 3540,289030
#define  EXTI_PR_PR13 3541,289138
#define  EXTI_PR_PR14 3542,289246
#define  EXTI_PR_PR15 3543,289354
#define  EXTI_PR_PR16 3544,289462
#define  EXTI_PR_PR17 3545,289570
#define  EXTI_PR_PR18 3546,289678
#define  EXTI_PR_PR19 3547,289786
#define  EXTI_PR_PR20 3548,289894
#define  EXTI_PR_PR21 3549,290002
#define  EXTI_PR_PR22 3550,290110
#define  EXTI_PR_PR29 3551,290218
#define  EXTI_PR_PR30 3552,290326
#define  EXTI_PR_PR31 3553,290434
#define  EXTI_IMR2_MR32 3556,290626
#define  EXTI_IMR2_MR33 3557,290736
#define  EXTI_IMR2_MR34 3558,290846
#define  EXTI_IMR2_MR35 3559,290956
#define  EXTI_EMR2_MR32 3562,291150
#define  EXTI_EMR2_MR33 3563,291256
#define  EXTI_EMR2_MR34 3564,291362
#define  EXTI_EMR2_MR35 3565,291468
#define  EXTI_RTSR2_TR32 3568,291659
#define  EXTI_RTSR2_TR33 3569,291794
#define  EXTI_FTSR2_TR32 3572,292013
#define  EXTI_FTSR2_TR33 3573,292148
#define  EXTI_SWIER2_SWIER32 3576,292367
#define  EXTI_SWIER2_SWIER33 3577,292481
#define  EXTI_PR2_PR32 3580,292679
#define  EXTI_PR2_PR33 3581,292787
#define  FLASH_ACR_LATENCY 3589,293389
#define  FLASH_ACR_LATENCY_0 3590,293501
#define  FLASH_ACR_LATENCY_1 3591,293591
#define  FLASH_ACR_LATENCY_2 3592,293681
#define  FLASH_ACR_HLFCYA 3594,293773
#define  FLASH_ACR_PRFTBE 3595,293888
#define  FLASH_ACR_PRFTBS 3596,293995
#define  FLASH_KEYR_FKEYR 3599,294186
#define  RDP_KEY 3601,294281
#define  FLASH_KEY1 3602,294373
#define  FLASH_KEY2 3603,294467
#define  FLASH_OPTKEYR_OPTKEYR 3606,294645
#define  FLASH_OPTKEY1 3608,294747
#define  FLASH_OPTKEY2 3609,294848
#define  FLASH_SR_BSY 3612,295032
#define  FLASH_SR_PGERR 3613,295121
#define  FLASH_SR_WRPERR 3614,295223
#define  FLASH_SR_EOP 3615,295330
#define  FLASH_CR_PG 3618,295515
#define  FLASH_CR_PER 3619,295611
#define  FLASH_CR_MER 3620,295706
#define  FLASH_CR_OPTPG 3621,295801
#define  FLASH_CR_OPTER 3622,295909
#define  FLASH_CR_STRT 3623,296011
#define  FLASH_CR_LOCK 3624,296101
#define  FLASH_CR_OPTWRE 3625,296190
#define  FLASH_CR_ERRIE 3626,296300
#define  FLASH_CR_EOPIE 3627,296407
#define  FLASH_CR_OBL_LAUNCH 3628,296525
#define  FLASH_AR_FAR 3631,296719
#define  FLASH_OBR_OPTERR 3634,296901
#define  FLASH_OBR_RDPRT 3635,297003
#define  FLASH_OBR_RDPRT_1 3636,297103
#define  FLASH_OBR_RDPRT_2 3637,297211
#define  FLASH_OBR_USER 3639,297321
#define  FLASH_OBR_IWDG_SW 3640,297423
#define  FLASH_OBR_nRST_STOP 3641,297515
#define  FLASH_OBR_nRST_STDBY 3642,297609
#define  FLASH_OBR_nBOOT1 3643,297704
#define  FLASH_OBR_VDDA_MONITOR 3644,297795
#define  FLASH_OBR_SRAM_PE 3645,297892
#define  FLASH_OBR_DATA0 3646,297984
#define  FLASH_OBR_DATA1 3647,298067
#define FLASH_OBR_WDG_SW 3650,298174
#define  FLASH_WRPR_WRP 3653,298302
#define  OB_RDP_RDP 3658,298568
#define  OB_RDP_nRDP 3659,298680
#define  OB_USER_USER 3662,298889
#define  OB_USER_nUSER 3663,298990
#define  OB_WRP0_WRP0 3666,299188
#define  OB_WRP0_nWRP0 3667,299315
#define  OB_WRP1_WRP1 3670,299539
#define  OB_WRP1_nWRP1 3671,299666
#define  OB_WRP2_WRP2 3674,299890
#define  OB_WRP2_nWRP2 3675,300017
#define  OB_WRP3_WRP3 3678,300241
#define  OB_WRP3_nWRP3 3679,300368
#define GPIO_MODER_MODER0 3687,301002
#define GPIO_MODER_MODER0_0 3688,301061
#define GPIO_MODER_MODER0_1 3689,301120
#define GPIO_MODER_MODER1 3690,301179
#define GPIO_MODER_MODER1_0 3691,301238
#define GPIO_MODER_MODER1_1 3692,301297
#define GPIO_MODER_MODER2 3693,301356
#define GPIO_MODER_MODER2_0 3694,301415
#define GPIO_MODER_MODER2_1 3695,301474
#define GPIO_MODER_MODER3 3696,301533
#define GPIO_MODER_MODER3_0 3697,301592
#define GPIO_MODER_MODER3_1 3698,301651
#define GPIO_MODER_MODER4 3699,301710
#define GPIO_MODER_MODER4_0 3700,301769
#define GPIO_MODER_MODER4_1 3701,301828
#define GPIO_MODER_MODER5 3702,301887
#define GPIO_MODER_MODER5_0 3703,301946
#define GPIO_MODER_MODER5_1 3704,302005
#define GPIO_MODER_MODER6 3705,302064
#define GPIO_MODER_MODER6_0 3706,302123
#define GPIO_MODER_MODER6_1 3707,302182
#define GPIO_MODER_MODER7 3708,302241
#define GPIO_MODER_MODER7_0 3709,302300
#define GPIO_MODER_MODER7_1 3710,302359
#define GPIO_MODER_MODER8 3711,302418
#define GPIO_MODER_MODER8_0 3712,302477
#define GPIO_MODER_MODER8_1 3713,302536
#define GPIO_MODER_MODER9 3714,302595
#define GPIO_MODER_MODER9_0 3715,302654
#define GPIO_MODER_MODER9_1 3716,302713
#define GPIO_MODER_MODER10 3717,302772
#define GPIO_MODER_MODER10_0 3718,302831
#define GPIO_MODER_MODER10_1 3719,302890
#define GPIO_MODER_MODER11 3720,302949
#define GPIO_MODER_MODER11_0 3721,303008
#define GPIO_MODER_MODER11_1 3722,303067
#define GPIO_MODER_MODER12 3723,303126
#define GPIO_MODER_MODER12_0 3724,303185
#define GPIO_MODER_MODER12_1 3725,303244
#define GPIO_MODER_MODER13 3726,303303
#define GPIO_MODER_MODER13_0 3727,303362
#define GPIO_MODER_MODER13_1 3728,303421
#define GPIO_MODER_MODER14 3729,303480
#define GPIO_MODER_MODER14_0 3730,303539
#define GPIO_MODER_MODER14_1 3731,303598
#define GPIO_MODER_MODER15 3732,303657
#define GPIO_MODER_MODER15_0 3733,303716
#define GPIO_MODER_MODER15_1 3734,303775
#define GPIO_OTYPER_OT_0 3737,303918
#define GPIO_OTYPER_OT_1 3738,303977
#define GPIO_OTYPER_OT_2 3739,304036
#define GPIO_OTYPER_OT_3 3740,304095
#define GPIO_OTYPER_OT_4 3741,304154
#define GPIO_OTYPER_OT_5 3742,304213
#define GPIO_OTYPER_OT_6 3743,304272
#define GPIO_OTYPER_OT_7 3744,304331
#define GPIO_OTYPER_OT_8 3745,304390
#define GPIO_OTYPER_OT_9 3746,304449
#define GPIO_OTYPER_OT_10 3747,304508
#define GPIO_OTYPER_OT_11 3748,304567
#define GPIO_OTYPER_OT_12 3749,304626
#define GPIO_OTYPER_OT_13 3750,304685
#define GPIO_OTYPER_OT_14 3751,304744
#define GPIO_OTYPER_OT_15 3752,304803
#define GPIO_OSPEEDER_OSPEEDR0 3755,304946
#define GPIO_OSPEEDER_OSPEEDR0_0 3756,305005
#define GPIO_OSPEEDER_OSPEEDR0_1 3757,305064
#define GPIO_OSPEEDER_OSPEEDR1 3758,305123
#define GPIO_OSPEEDER_OSPEEDR1_0 3759,305182
#define GPIO_OSPEEDER_OSPEEDR1_1 3760,305241
#define GPIO_OSPEEDER_OSPEEDR2 3761,305300
#define GPIO_OSPEEDER_OSPEEDR2_0 3762,305359
#define GPIO_OSPEEDER_OSPEEDR2_1 3763,305418
#define GPIO_OSPEEDER_OSPEEDR3 3764,305477
#define GPIO_OSPEEDER_OSPEEDR3_0 3765,305536
#define GPIO_OSPEEDER_OSPEEDR3_1 3766,305595
#define GPIO_OSPEEDER_OSPEEDR4 3767,305654
#define GPIO_OSPEEDER_OSPEEDR4_0 3768,305713
#define GPIO_OSPEEDER_OSPEEDR4_1 3769,305772
#define GPIO_OSPEEDER_OSPEEDR5 3770,305831
#define GPIO_OSPEEDER_OSPEEDR5_0 3771,305890
#define GPIO_OSPEEDER_OSPEEDR5_1 3772,305949
#define GPIO_OSPEEDER_OSPEEDR6 3773,306008
#define GPIO_OSPEEDER_OSPEEDR6_0 3774,306067
#define GPIO_OSPEEDER_OSPEEDR6_1 3775,306126
#define GPIO_OSPEEDER_OSPEEDR7 3776,306185
#define GPIO_OSPEEDER_OSPEEDR7_0 3777,306244
#define GPIO_OSPEEDER_OSPEEDR7_1 3778,306303
#define GPIO_OSPEEDER_OSPEEDR8 3779,306362
#define GPIO_OSPEEDER_OSPEEDR8_0 3780,306421
#define GPIO_OSPEEDER_OSPEEDR8_1 3781,306480
#define GPIO_OSPEEDER_OSPEEDR9 3782,306539
#define GPIO_OSPEEDER_OSPEEDR9_0 3783,306598
#define GPIO_OSPEEDER_OSPEEDR9_1 3784,306657
#define GPIO_OSPEEDER_OSPEEDR10 3785,306716
#define GPIO_OSPEEDER_OSPEEDR10_0 3786,306775
#define GPIO_OSPEEDER_OSPEEDR10_1 3787,306834
#define GPIO_OSPEEDER_OSPEEDR11 3788,306893
#define GPIO_OSPEEDER_OSPEEDR11_0 3789,306952
#define GPIO_OSPEEDER_OSPEEDR11_1 3790,307011
#define GPIO_OSPEEDER_OSPEEDR12 3791,307070
#define GPIO_OSPEEDER_OSPEEDR12_0 3792,307129
#define GPIO_OSPEEDER_OSPEEDR12_1 3793,307188
#define GPIO_OSPEEDER_OSPEEDR13 3794,307247
#define GPIO_OSPEEDER_OSPEEDR13_0 3795,307306
#define GPIO_OSPEEDER_OSPEEDR13_1 3796,307365
#define GPIO_OSPEEDER_OSPEEDR14 3797,307424
#define GPIO_OSPEEDER_OSPEEDR14_0 3798,307483
#define GPIO_OSPEEDER_OSPEEDR14_1 3799,307542
#define GPIO_OSPEEDER_OSPEEDR15 3800,307601
#define GPIO_OSPEEDER_OSPEEDR15_0 3801,307660
#define GPIO_OSPEEDER_OSPEEDR15_1 3802,307719
#define GPIO_PUPDR_PUPDR0 3805,307862
#define GPIO_PUPDR_PUPDR0_0 3806,307921
#define GPIO_PUPDR_PUPDR0_1 3807,307980
#define GPIO_PUPDR_PUPDR1 3808,308039
#define GPIO_PUPDR_PUPDR1_0 3809,308098
#define GPIO_PUPDR_PUPDR1_1 3810,308157
#define GPIO_PUPDR_PUPDR2 3811,308216
#define GPIO_PUPDR_PUPDR2_0 3812,308275
#define GPIO_PUPDR_PUPDR2_1 3813,308334
#define GPIO_PUPDR_PUPDR3 3814,308393
#define GPIO_PUPDR_PUPDR3_0 3815,308452
#define GPIO_PUPDR_PUPDR3_1 3816,308511
#define GPIO_PUPDR_PUPDR4 3817,308570
#define GPIO_PUPDR_PUPDR4_0 3818,308629
#define GPIO_PUPDR_PUPDR4_1 3819,308688
#define GPIO_PUPDR_PUPDR5 3820,308747
#define GPIO_PUPDR_PUPDR5_0 3821,308806
#define GPIO_PUPDR_PUPDR5_1 3822,308865
#define GPIO_PUPDR_PUPDR6 3823,308924
#define GPIO_PUPDR_PUPDR6_0 3824,308983
#define GPIO_PUPDR_PUPDR6_1 3825,309042
#define GPIO_PUPDR_PUPDR7 3826,309101
#define GPIO_PUPDR_PUPDR7_0 3827,309160
#define GPIO_PUPDR_PUPDR7_1 3828,309219
#define GPIO_PUPDR_PUPDR8 3829,309278
#define GPIO_PUPDR_PUPDR8_0 3830,309337
#define GPIO_PUPDR_PUPDR8_1 3831,309396
#define GPIO_PUPDR_PUPDR9 3832,309455
#define GPIO_PUPDR_PUPDR9_0 3833,309514
#define GPIO_PUPDR_PUPDR9_1 3834,309573
#define GPIO_PUPDR_PUPDR10 3835,309632
#define GPIO_PUPDR_PUPDR10_0 3836,309691
#define GPIO_PUPDR_PUPDR10_1 3837,309750
#define GPIO_PUPDR_PUPDR11 3838,309809
#define GPIO_PUPDR_PUPDR11_0 3839,309868
#define GPIO_PUPDR_PUPDR11_1 3840,309927
#define GPIO_PUPDR_PUPDR12 3841,309986
#define GPIO_PUPDR_PUPDR12_0 3842,310045
#define GPIO_PUPDR_PUPDR12_1 3843,310104
#define GPIO_PUPDR_PUPDR13 3844,310163
#define GPIO_PUPDR_PUPDR13_0 3845,310222
#define GPIO_PUPDR_PUPDR13_1 3846,310281
#define GPIO_PUPDR_PUPDR14 3847,310340
#define GPIO_PUPDR_PUPDR14_0 3848,310399
#define GPIO_PUPDR_PUPDR14_1 3849,310458
#define GPIO_PUPDR_PUPDR15 3850,310517
#define GPIO_PUPDR_PUPDR15_0 3851,310576
#define GPIO_PUPDR_PUPDR15_1 3852,310635
#define GPIO_IDR_0 3855,310778
#define GPIO_IDR_1 3856,310837
#define GPIO_IDR_2 3857,310896
#define GPIO_IDR_3 3858,310955
#define GPIO_IDR_4 3859,311014
#define GPIO_IDR_5 3860,311073
#define GPIO_IDR_6 3861,311132
#define GPIO_IDR_7 3862,311191
#define GPIO_IDR_8 3863,311250
#define GPIO_IDR_9 3864,311309
#define GPIO_IDR_10 3865,311368
#define GPIO_IDR_11 3866,311427
#define GPIO_IDR_12 3867,311486
#define GPIO_IDR_13 3868,311545
#define GPIO_IDR_14 3869,311604
#define GPIO_IDR_15 3870,311663
#define GPIO_ODR_0 3873,311806
#define GPIO_ODR_1 3874,311865
#define GPIO_ODR_2 3875,311924
#define GPIO_ODR_3 3876,311983
#define GPIO_ODR_4 3877,312042
#define GPIO_ODR_5 3878,312101
#define GPIO_ODR_6 3879,312160
#define GPIO_ODR_7 3880,312219
#define GPIO_ODR_8 3881,312278
#define GPIO_ODR_9 3882,312337
#define GPIO_ODR_10 3883,312396
#define GPIO_ODR_11 3884,312455
#define GPIO_ODR_12 3885,312514
#define GPIO_ODR_13 3886,312573
#define GPIO_ODR_14 3887,312632
#define GPIO_ODR_15 3888,312691
#define GPIO_BSRR_BS_0 3891,312834
#define GPIO_BSRR_BS_1 3892,312893
#define GPIO_BSRR_BS_2 3893,312952
#define GPIO_BSRR_BS_3 3894,313011
#define GPIO_BSRR_BS_4 3895,313070
#define GPIO_BSRR_BS_5 3896,313129
#define GPIO_BSRR_BS_6 3897,313188
#define GPIO_BSRR_BS_7 3898,313247
#define GPIO_BSRR_BS_8 3899,313306
#define GPIO_BSRR_BS_9 3900,313365
#define GPIO_BSRR_BS_10 3901,313424
#define GPIO_BSRR_BS_11 3902,313483
#define GPIO_BSRR_BS_12 3903,313542
#define GPIO_BSRR_BS_13 3904,313601
#define GPIO_BSRR_BS_14 3905,313660
#define GPIO_BSRR_BS_15 3906,313719
#define GPIO_BSRR_BR_0 3907,313778
#define GPIO_BSRR_BR_1 3908,313837
#define GPIO_BSRR_BR_2 3909,313896
#define GPIO_BSRR_BR_3 3910,313955
#define GPIO_BSRR_BR_4 3911,314014
#define GPIO_BSRR_BR_5 3912,314073
#define GPIO_BSRR_BR_6 3913,314132
#define GPIO_BSRR_BR_7 3914,314191
#define GPIO_BSRR_BR_8 3915,314250
#define GPIO_BSRR_BR_9 3916,314309
#define GPIO_BSRR_BR_10 3917,314368
#define GPIO_BSRR_BR_11 3918,314427
#define GPIO_BSRR_BR_12 3919,314486
#define GPIO_BSRR_BR_13 3920,314545
#define GPIO_BSRR_BR_14 3921,314604
#define GPIO_BSRR_BR_15 3922,314663
#define GPIO_LCKR_LCK0 3925,314806
#define GPIO_LCKR_LCK1 3926,314865
#define GPIO_LCKR_LCK2 3927,314924
#define GPIO_LCKR_LCK3 3928,314983
#define GPIO_LCKR_LCK4 3929,315042
#define GPIO_LCKR_LCK5 3930,315101
#define GPIO_LCKR_LCK6 3931,315160
#define GPIO_LCKR_LCK7 3932,315219
#define GPIO_LCKR_LCK8 3933,315278
#define GPIO_LCKR_LCK9 3934,315337
#define GPIO_LCKR_LCK10 3935,315396
#define GPIO_LCKR_LCK11 3936,315455
#define GPIO_LCKR_LCK12 3937,315514
#define GPIO_LCKR_LCK13 3938,315573
#define GPIO_LCKR_LCK14 3939,315632
#define GPIO_LCKR_LCK15 3940,315691
#define GPIO_LCKR_LCKK 3941,315750
#define GPIO_AFRL_AFRL0 3944,315893
#define GPIO_AFRL_AFRL1 3945,315952
#define GPIO_AFRL_AFRL2 3946,316011
#define GPIO_AFRL_AFRL3 3947,316070
#define GPIO_AFRL_AFRL4 3948,316129
#define GPIO_AFRL_AFRL5 3949,316188
#define GPIO_AFRL_AFRL6 3950,316247
#define GPIO_AFRL_AFRL7 3951,316306
#define GPIO_AFRH_AFRH0 3954,316449
#define GPIO_AFRH_AFRH1 3955,316508
#define GPIO_AFRH_AFRH2 3956,316567
#define GPIO_AFRH_AFRH3 3957,316626
#define GPIO_AFRH_AFRH4 3958,316685
#define GPIO_AFRH_AFRH5 3959,316744
#define GPIO_AFRH_AFRH6 3960,316803
#define GPIO_AFRH_AFRH7 3961,316862
#define GPIO_BRR_BR_0 3964,317005
#define GPIO_BRR_BR_1 3965,317064
#define GPIO_BRR_BR_2 3966,317123
#define GPIO_BRR_BR_3 3967,317182
#define GPIO_BRR_BR_4 3968,317241
#define GPIO_BRR_BR_5 3969,317300
#define GPIO_BRR_BR_6 3970,317359
#define GPIO_BRR_BR_7 3971,317418
#define GPIO_BRR_BR_8 3972,317477
#define GPIO_BRR_BR_9 3973,317536
#define GPIO_BRR_BR_10 3974,317595
#define GPIO_BRR_BR_11 3975,317654
#define GPIO_BRR_BR_12 3976,317713
#define GPIO_BRR_BR_13 3977,317772
#define GPIO_BRR_BR_14 3978,317831
#define GPIO_BRR_BR_15 3979,317890
#define  I2C_CR1_PE 3987,318442
#define  I2C_CR1_TXIE 3988,318544
#define  I2C_CR1_RXIE 3989,318648
#define  I2C_CR1_ADDRIE 3990,318752
#define  I2C_CR1_NACKIE 3991,318867
#define  I2C_CR1_STOPIE 3992,318982
#define  I2C_CR1_TCIE 3993,319098
#define  I2C_CR1_ERRIE 3994,319217
#define  I2C_CR1_DNF 3995,319325
#define  I2C_CR1_ANFOFF 3996,319430
#define  I2C_CR1_SWRST 3997,319538
#define  I2C_CR1_TXDMAEN 3998,319637
#define  I2C_CR1_RXDMAEN 3999,319754
#define  I2C_CR1_SBC 4000,319868
#define  I2C_CR1_NOSTRETCH 4001,319971
#define  I2C_CR1_WUPEN 4002,320080
#define  I2C_CR1_GCEN 4003,320188
#define  I2C_CR1_SMBHEN 4004,320292
#define  I2C_CR1_SMBDEN 4005,320402
#define  I2C_CR1_ALERTEN 4006,320522
#define  I2C_CR1_PECEN 4007,320625
#define I2C_CR1_DFN 4010,320744
#define  I2C_CR2_SADD 4013,320860
#define  I2C_CR2_RD_WRN 4014,320972
#define  I2C_CR2_ADD10 4015,321089
#define  I2C_CR2_HEAD10R 4016,321210
#define  I2C_CR2_START 4017,321350
#define  I2C_CR2_STOP 4018,321451
#define  I2C_CR2_NACK 4019,321565
#define  I2C_CR2_NBYTES 4020,321678
#define  I2C_CR2_RELOAD 4021,321778
#define  I2C_CR2_AUTOEND 4022,321881
#define  I2C_CR2_PECBYTE 4023,321998
#define  I2C_OAR1_OA1 4026,322192
#define  I2C_OAR1_OA1MODE 4027,322300
#define  I2C_OAR1_OA1EN 4028,322410
#define  I2C_OAR2_OA2 4031,322599
#define  I2C_OAR2_OA2MSK 4032,322730
#define  I2C_OAR2_OA2NOMASK 4033,322861
#define  I2C_OAR2_OA2MASK01 4034,322992
#define  I2C_OAR2_OA2MASK02 4035,323123
#define  I2C_OAR2_OA2MASK03 4036,323254
#define  I2C_OAR2_OA2MASK04 4037,323385
#define  I2C_OAR2_OA2MASK05 4038,323516
#define  I2C_OAR2_OA2MASK06 4039,323647
#define  I2C_OAR2_OA2MASK07 4040,323778
#define  I2C_OAR2_OA2EN 4041,323909
#define  I2C_TIMINGR_SCLL 4044,324124
#define  I2C_TIMINGR_SCLH 4045,324237
#define  I2C_TIMINGR_SDADEL 4046,324351
#define  I2C_TIMINGR_SCLDEL 4047,324450
#define  I2C_TIMINGR_PRESC 4048,324550
#define  I2C_TIMEOUTR_TIMEOUTA 4051,324736
#define  I2C_TIMEOUTR_TIDLE 4052,324834
#define  I2C_TIMEOUTR_TIMOUTEN 4053,324947
#define  I2C_TIMEOUTR_TIMEOUTB 4054,325052
#define  I2C_TIMEOUTR_TEXTEN 4055,325149
#define  I2C_ISR_TXE 4058,325347
#define  I2C_ISR_TXIS 4059,325460
#define  I2C_ISR_RXNE 4060,325570
#define  I2C_ISR_ADDR 4061,325686
#define  I2C_ISR_NACKF 4062,325798
#define  I2C_ISR_STOPF 4063,325901
#define  I2C_ISR_TC 4064,326005
#define  I2C_ISR_TCR 4065,326121
#define  I2C_ISR_BERR 4066,326230
#define  I2C_ISR_ARLO 4067,326324
#define  I2C_ISR_OVR 4068,326425
#define  I2C_ISR_PECERR 4069,326526
#define  I2C_ISR_TIMEOUT 4070,326633
#define  I2C_ISR_ALERT 4071,326748
#define  I2C_ISR_BUSY 4072,326844
#define  I2C_ISR_DIR 4073,326937
#define  I2C_ISR_ADDCODE 4074,327053
#define  I2C_ICR_ADDRCF 4077,327253
#define  I2C_ICR_NACKCF 4078,327364
#define  I2C_ICR_STOPCF 4079,327464
#define  I2C_ICR_BERRCF 4080,327574
#define  I2C_ICR_ARLOCF 4081,327679
#define  I2C_ICR_OVRCF 4082,327791
#define  I2C_ICR_PECCF 4083,327903
#define  I2C_ICR_TIMOUTCF 4084,328008
#define  I2C_ICR_ALERTCF 4085,328111
#define  I2C_PECR_PEC 4088,328296
#define  I2C_RXDR_RXDATA 4091,328478
#define  I2C_TXDR_TXDATA 4094,328666
#define  IWDG_KR_KEY 4103,329266
#define  IWDG_PR_PR 4106,329469
#define  IWDG_PR_PR_0 4107,329581
#define  IWDG_PR_PR_1 4108,329671
#define  IWDG_PR_PR_2 4109,329761
#define  IWDG_RLR_RL 4112,329935
#define  IWDG_SR_PVU 4115,330133
#define  IWDG_SR_RVU 4116,330249
#define  IWDG_SR_WVU 4117,330370
#define  IWDG_WINR_WIN 4120,330575
#define  PWR_CR_LPDS 4128,331183
#define  PWR_CR_PDDS 4129,331284
#define  PWR_CR_CWUF 4130,331386
#define  PWR_CR_CSBF 4131,331485
#define  PWR_CR_PVDE 4132,331585
#define  PWR_CR_PLS 4134,331698
#define  PWR_CR_PLS_0 4135,331815
#define  PWR_CR_PLS_1 4136,331902
#define  PWR_CR_PLS_2 4137,331989
#define  PWR_CR_PLS_LEV0 4140,332111
#define  PWR_CR_PLS_LEV1 4141,332204
#define  PWR_CR_PLS_LEV2 4142,332297
#define  PWR_CR_PLS_LEV3 4143,332390
#define  PWR_CR_PLS_LEV4 4144,332483
#define  PWR_CR_PLS_LEV5 4145,332576
#define  PWR_CR_PLS_LEV6 4146,332669
#define  PWR_CR_PLS_LEV7 4147,332762
#define  PWR_CR_DBP 4149,332857
#define  PWR_CSR_WUF 4152,333061
#define  PWR_CSR_SBF 4153,333154
#define  PWR_CSR_PVDO 4154,333248
#define  PWR_CSR_VREFINTRDYF 4155,333340
#define  PWR_CSR_EWUP1 4157,333471
#define  PWR_CSR_EWUP2 4158,333570
#define  PWR_CSR_EWUP3 4159,333669
#define  RCC_CR_HSION 4167,334262
#define  RCC_CR_HSIRDY 4168,334331
#define  RCC_CR_HSITRIM 4170,334402
#define  RCC_CR_HSITRIM_0 4171,334471
#define  RCC_CR_HSITRIM_1 4172,334552
#define  RCC_CR_HSITRIM_2 4173,334633
#define  RCC_CR_HSITRIM_3 4174,334714
#define  RCC_CR_HSITRIM_4 4175,334795
#define  RCC_CR_HSICAL 4177,334878
#define  RCC_CR_HSICAL_0 4178,334947
#define  RCC_CR_HSICAL_1 4179,335028
#define  RCC_CR_HSICAL_2 4180,335109
#define  RCC_CR_HSICAL_3 4181,335190
#define  RCC_CR_HSICAL_4 4182,335271
#define  RCC_CR_HSICAL_5 4183,335352
#define  RCC_CR_HSICAL_6 4184,335433
#define  RCC_CR_HSICAL_7 4185,335514
#define  RCC_CR_HSEON 4187,335597
#define  RCC_CR_HSERDY 4188,335666
#define  RCC_CR_HSEBYP 4189,335735
#define  RCC_CR_CSSON 4190,335804
#define  RCC_CR_PLLON 4191,335873
#define  RCC_CR_PLLRDY 4192,335942
#define  RCC_CFGR_SW 4196,336121
#define  RCC_CFGR_SW_0 4197,336240
#define  RCC_CFGR_SW_1 4198,336330
#define  RCC_CFGR_SW_HSI 4200,336422
#define  RCC_CFGR_SW_HSE 4201,336535
#define  RCC_CFGR_SW_PLL 4202,336648
#define  RCC_CFGR_SWS 4205,336790
#define  RCC_CFGR_SWS_0 4206,336917
#define  RCC_CFGR_SWS_1 4207,337007
#define  RCC_CFGR_SWS_HSI 4209,337099
#define  RCC_CFGR_SWS_HSE 4210,337219
#define  RCC_CFGR_SWS_PLL 4211,337339
#define  RCC_CFGR_HPRE 4214,337478
#define  RCC_CFGR_HPRE_0 4215,337593
#define  RCC_CFGR_HPRE_1 4216,337683
#define  RCC_CFGR_HPRE_2 4217,337773
#define  RCC_CFGR_HPRE_3 4218,337863
#define  RCC_CFGR_HPRE_DIV1 4220,337955
#define  RCC_CFGR_HPRE_DIV2 4221,338058
#define  RCC_CFGR_HPRE_DIV4 4222,338162
#define  RCC_CFGR_HPRE_DIV8 4223,338266
#define  RCC_CFGR_HPRE_DIV16 4224,338370
#define  RCC_CFGR_HPRE_DIV64 4225,338475
#define  RCC_CFGR_HPRE_DIV128 4226,338580
#define  RCC_CFGR_HPRE_DIV256 4227,338686
#define  RCC_CFGR_HPRE_DIV512 4228,338792
#define  RCC_CFGR_PPRE1 4231,338929
#define  RCC_CFGR_PPRE1_0 4232,339045
#define  RCC_CFGR_PPRE1_1 4233,339135
#define  RCC_CFGR_PPRE1_2 4234,339225
#define  RCC_CFGR_PPRE1_DIV1 4236,339317
#define  RCC_CFGR_PPRE1_DIV2 4237,339418
#define  RCC_CFGR_PPRE1_DIV4 4238,339520
#define  RCC_CFGR_PPRE1_DIV8 4239,339622
#define  RCC_CFGR_PPRE1_DIV16 4240,339724
#define  RCC_CFGR_PPRE2 4243,339858
#define  RCC_CFGR_PPRE2_0 4244,339974
#define  RCC_CFGR_PPRE2_1 4245,340064
#define  RCC_CFGR_PPRE2_2 4246,340154
#define  RCC_CFGR_PPRE2_DIV1 4248,340246
#define  RCC_CFGR_PPRE2_DIV2 4249,340347
#define  RCC_CFGR_PPRE2_DIV4 4250,340449
#define  RCC_CFGR_PPRE2_DIV8 4251,340551
#define  RCC_CFGR_PPRE2_DIV16 4252,340653
#define  RCC_CFGR_PLLSRC 4254,340758
#define  RCC_CFGR_PLLSRC_HSI_DIV2 4255,340865
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 4256,341007
#define  RCC_CFGR_PLLXTPRE 4258,341145
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 4259,341255
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 4260,341382
#define  RCC_CFGR_PLLMUL 4263,341542
#define  RCC_CFGR_PLLMUL_0 4264,341671
#define  RCC_CFGR_PLLMUL_1 4265,341761
#define  RCC_CFGR_PLLMUL_2 4266,341851
#define  RCC_CFGR_PLLMUL_3 4267,341941
#define  RCC_CFGR_PLLMUL2 4269,342033
#define  RCC_CFGR_PLLMUL3 4270,342135
#define  RCC_CFGR_PLLMUL4 4271,342237
#define  RCC_CFGR_PLLMUL5 4272,342339
#define  RCC_CFGR_PLLMUL6 4273,342441
#define  RCC_CFGR_PLLMUL7 4274,342543
#define  RCC_CFGR_PLLMUL8 4275,342645
#define  RCC_CFGR_PLLMUL9 4276,342747
#define  RCC_CFGR_PLLMUL10 4277,342849
#define  RCC_CFGR_PLLMUL11 4278,342951
#define  RCC_CFGR_PLLMUL12 4279,343054
#define  RCC_CFGR_PLLMUL13 4280,343157
#define  RCC_CFGR_PLLMUL14 4281,343260
#define  RCC_CFGR_PLLMUL15 4282,343363
#define  RCC_CFGR_PLLMUL16 4283,343466
#define  RCC_CFGR_USBPRE 4286,343598
#define  RCC_CFGR_USBPRE_DIV1_5 4288,343698
#define  RCC_CFGR_USBPRE_DIV1 4289,343824
#define  RCC_CFGR_I2SSRC 4292,343977
#define  RCC_CFGR_I2SSRC_SYSCLK 4294,344099
#define  RCC_CFGR_I2SSRC_EXT 4295,344225
#define  RCC_CFGR_MCO 4298,344382
#define  RCC_CFGR_MCO_0 4299,344511
#define  RCC_CFGR_MCO_1 4300,344601
#define  RCC_CFGR_MCO_2 4301,344691
#define  RCC_CFGR_MCO_NOCLOCK 4303,344783
#define  RCC_CFGR_MCO_LSI 4304,344876
#define  RCC_CFGR_MCO_LSE 4305,344993
#define  RCC_CFGR_MCO_SYSCLK 4306,345110
#define  RCC_CFGR_MCO_HSI 4307,345230
#define  RCC_CFGR_MCO_HSE 4308,345347
#define  RCC_CFGR_MCO_PLL 4309,345465
#define  RCC_CFGR_MCOF 4311,345597
#define  RCC_CFGR_PLLNODIV 4312,345715
#define  RCC_CIR_LSIRDYF 4315,345910
#define  RCC_CIR_LSERDYF 4316,346019
#define  RCC_CIR_HSIRDYF 4317,346128
#define  RCC_CIR_HSERDYF 4318,346237
#define  RCC_CIR_PLLRDYF 4319,346346
#define  RCC_CIR_CSSF 4320,346455
#define  RCC_CIR_LSIRDYIE 4321,346576
#define  RCC_CIR_LSERDYIE 4322,346687
#define  RCC_CIR_HSIRDYIE 4323,346798
#define  RCC_CIR_HSERDYIE 4324,346909
#define  RCC_CIR_PLLRDYIE 4325,347020
#define  RCC_CIR_LSIRDYC 4326,347131
#define  RCC_CIR_LSERDYC 4327,347241
#define  RCC_CIR_HSIRDYC 4328,347351
#define  RCC_CIR_HSERDYC 4329,347461
#define  RCC_CIR_PLLRDYC 4330,347571
#define  RCC_CIR_CSSC 4331,347681
#define  RCC_APB2RSTR_SYSCFGRST 4334,347888
#define  RCC_APB2RSTR_TIM1RST 4335,347985
#define  RCC_APB2RSTR_SPI1RST 4336,348080
#define  RCC_APB2RSTR_USART1RST 4337,348175
#define  RCC_APB2RSTR_TIM15RST 4338,348272
#define  RCC_APB2RSTR_TIM16RST 4339,348368
#define  RCC_APB2RSTR_TIM17RST 4340,348464
#define  RCC_APB1RSTR_TIM2RST 4343,348646
#define  RCC_APB1RSTR_TIM3RST 4344,348744
#define  RCC_APB1RSTR_TIM4RST 4345,348842
#define  RCC_APB1RSTR_TIM6RST 4346,348940
#define  RCC_APB1RSTR_WWDGRST 4347,349038
#define  RCC_APB1RSTR_SPI2RST 4348,349144
#define  RCC_APB1RSTR_SPI3RST 4349,349239
#define  RCC_APB1RSTR_USART2RST 4350,349334
#define  RCC_APB1RSTR_USART3RST 4351,349432
#define  RCC_APB1RSTR_UART4RST 4352,349530
#define  RCC_APB1RSTR_UART5RST 4353,349627
#define  RCC_APB1RSTR_I2C1RST 4354,349724
#define  RCC_APB1RSTR_I2C2RST 4355,349820
#define  RCC_APB1RSTR_USBRST 4356,349916
#define  RCC_APB1RSTR_CANRST 4357,350010
#define  RCC_APB1RSTR_PWRRST 4358,350104
#define  RCC_APB1RSTR_DAC1RST 4359,350198
#define  RCC_AHBENR_DMA1EN 4362,350378
#define  RCC_AHBENR_DMA2EN 4363,350480
#define  RCC_AHBENR_SRAMEN 4364,350582
#define  RCC_AHBENR_FLITFEN 4365,350694
#define  RCC_AHBENR_CRCEN 4366,350797
#define  RCC_AHBENR_GPIOAEN 4367,350898
#define  RCC_AHBENR_GPIOBEN 4368,351001
#define  RCC_AHBENR_GPIOCEN 4369,351104
#define  RCC_AHBENR_GPIODEN 4370,351207
#define  RCC_AHBENR_GPIOEEN 4371,351310
#define  RCC_AHBENR_GPIOFEN 4372,351413
#define  RCC_AHBENR_TSCEN 4373,351516
#define  RCC_AHBENR_ADC12EN 4374,351616
#define  RCC_APB2ENR_SYSCFGEN 4377,351808
#define  RCC_APB2ENR_TIM1EN 4378,351912
#define  RCC_APB2ENR_SPI1EN 4379,352014
#define  RCC_APB2ENR_USART1EN 4380,352116
#define  RCC_APB2ENR_TIM15EN 4381,352220
#define  RCC_APB2ENR_TIM16EN 4382,352323
#define  RCC_APB2ENR_TIM17EN 4383,352426
#define  RCC_APB1ENR_TIM2EN 4386,352614
#define  RCC_APB1ENR_TIM3EN 4387,352719
#define  RCC_APB1ENR_TIM4EN 4388,352824
#define  RCC_APB1ENR_TIM6EN 4389,352929
#define  RCC_APB1ENR_WWDGEN 4390,353034
#define  RCC_APB1ENR_SPI2EN 4391,353147
#define  RCC_APB1ENR_SPI3EN 4392,353249
#define  RCC_APB1ENR_USART2EN 4393,353351
#define  RCC_APB1ENR_USART3EN 4394,353456
#define  RCC_APB1ENR_UART4EN 4395,353561
#define  RCC_APB1ENR_UART5EN 4396,353665
#define  RCC_APB1ENR_I2C1EN 4397,353769
#define  RCC_APB1ENR_I2C2EN 4398,353872
#define  RCC_APB1ENR_USBEN 4399,353975
#define  RCC_APB1ENR_CANEN 4400,354076
#define  RCC_APB1ENR_PWREN 4401,354177
#define  RCC_APB1ENR_DAC1EN 4402,354278
#define  RCC_BDCR_LSE 4405,354465
#define  RCC_BDCR_LSEON 4406,354590
#define  RCC_BDCR_LSERDY 4407,354711
#define  RCC_BDCR_LSEBYP 4408,354831
#define  RCC_BDCR_LSEDRV 4410,354954
#define  RCC_BDCR_LSEDRV_0 4411,355083
#define  RCC_BDCR_LSEDRV_1 4412,355173
#define  RCC_BDCR_RTCSEL 4414,355265
#define  RCC_BDCR_RTCSEL_0 4415,355395
#define  RCC_BDCR_RTCSEL_1 4416,355485
#define  RCC_BDCR_RTCSEL_NOCLOCK 4419,355604
#define  RCC_BDCR_RTCSEL_LSE 4420,355697
#define  RCC_BDCR_RTCSEL_LSI 4421,355820
#define  RCC_BDCR_RTCSEL_HSE 4422,355943
#define  RCC_BDCR_RTCEN 4424,356082
#define  RCC_BDCR_BDRST 4425,356183
#define  RCC_CSR_LSION 4428,356381
#define  RCC_CSR_LSIRDY 4429,356502
#define  RCC_CSR_V18PWRRSTF 4430,356622
#define  RCC_CSR_RMVF 4431,356735
#define  RCC_CSR_OBLRSTF 4432,356837
#define  RCC_CSR_PINRSTF 4433,356936
#define  RCC_CSR_PORRSTF 4434,357035
#define  RCC_CSR_SFTRSTF 4435,357138
#define  RCC_CSR_IWDGRSTF 4436,357242
#define  RCC_CSR_WWDGRSTF 4437,357358
#define  RCC_CSR_LPWRRSTF 4438,357469
#define  RCC_AHBRSTR_GPIOARST 4441,357658
#define  RCC_AHBRSTR_GPIOBRST 4442,357755
#define  RCC_AHBRSTR_GPIOCRST 4443,357852
#define  RCC_AHBRSTR_GPIODRST 4444,357949
#define  RCC_AHBRSTR_GPIOERST 4445,358046
#define  RCC_AHBRSTR_GPIOFRST 4446,358143
#define  RCC_AHBRSTR_TSCRST 4447,358240
#define  RCC_AHBRSTR_ADC12RST 4448,358335
#define  RCC_CFGR2_PREDIV 4452,358552
#define  RCC_CFGR2_PREDIV_0 4453,358653
#define  RCC_CFGR2_PREDIV_1 4454,358743
#define  RCC_CFGR2_PREDIV_2 4455,358833
#define  RCC_CFGR2_PREDIV_3 4456,358923
#define  RCC_CFGR2_PREDIV_DIV1 4458,359015
#define  RCC_CFGR2_PREDIV_DIV2 4459,359130
#define  RCC_CFGR2_PREDIV_DIV3 4460,359246
#define  RCC_CFGR2_PREDIV_DIV4 4461,359362
#define  RCC_CFGR2_PREDIV_DIV5 4462,359478
#define  RCC_CFGR2_PREDIV_DIV6 4463,359594
#define  RCC_CFGR2_PREDIV_DIV7 4464,359710
#define  RCC_CFGR2_PREDIV_DIV8 4465,359826
#define  RCC_CFGR2_PREDIV_DIV9 4466,359942
#define  RCC_CFGR2_PREDIV_DIV10 4467,360058
#define  RCC_CFGR2_PREDIV_DIV11 4468,360175
#define  RCC_CFGR2_PREDIV_DIV12 4469,360292
#define  RCC_CFGR2_PREDIV_DIV13 4470,360409
#define  RCC_CFGR2_PREDIV_DIV14 4471,360526
#define  RCC_CFGR2_PREDIV_DIV15 4472,360643
#define  RCC_CFGR2_PREDIV_DIV16 4473,360760
#define  RCC_CFGR2_ADCPRE12 4476,360911
#define  RCC_CFGR2_ADCPRE12_0 4477,361014
#define  RCC_CFGR2_ADCPRE12_1 4478,361104
#define  RCC_CFGR2_ADCPRE12_2 4479,361194
#define  RCC_CFGR2_ADCPRE12_3 4480,361284
#define  RCC_CFGR2_ADCPRE12_4 4481,361374
#define  RCC_CFGR2_ADCPRE12_NO 4483,361466
#define  RCC_CFGR2_ADCPRE12_DIV1 4484,361596
#define  RCC_CFGR2_ADCPRE12_DIV2 4485,361709
#define  RCC_CFGR2_ADCPRE12_DIV4 4486,361822
#define  RCC_CFGR2_ADCPRE12_DIV6 4487,361935
#define  RCC_CFGR2_ADCPRE12_DIV8 4488,362048
#define  RCC_CFGR2_ADCPRE12_DIV10 4489,362161
#define  RCC_CFGR2_ADCPRE12_DIV12 4490,362275
#define  RCC_CFGR2_ADCPRE12_DIV16 4491,362389
#define  RCC_CFGR2_ADCPRE12_DIV32 4492,362503
#define  RCC_CFGR2_ADCPRE12_DIV64 4493,362617
#define  RCC_CFGR2_ADCPRE12_DIV128 4494,362731
#define  RCC_CFGR2_ADCPRE12_DIV256 4495,362846
#define  RCC_CFGR3_USART1SW 4498,363045
#define  RCC_CFGR3_USART1SW_0 4499,363148
#define  RCC_CFGR3_USART1SW_1 4500,363238
#define  RCC_CFGR3_USART1SW_PCLK2 4502,363330
#define  RCC_CFGR3_USART1SW_SYSCLK 4503,363454
#define  RCC_CFGR3_USART1SW_LSE 4504,363583
#define  RCC_CFGR3_USART1SW_HSI 4505,363716
#define  RCC_CFGR3_USART1SW_PCLK 4507,363871
#define  RCC_CFGR3_I2CSW 4509,363944
#define  RCC_CFGR3_I2C1SW 4510,364039
#define  RCC_CFGR3_I2C2SW 4511,364135
#define  RCC_CFGR3_I2C1SW_HSI 4513,364233
#define  RCC_CFGR3_I2C1SW_SYSCLK 4514,364364
#define  RCC_CFGR3_I2C2SW_HSI 4515,364491
#define  RCC_CFGR3_I2C2SW_SYSCLK 4516,364622
#define  RCC_CFGR3_TIMSW 4517,364749
#define  RCC_CFGR3_TIM1SW 4518,364844
#define  RCC_CFGR3_TIM1SW_HCLK 4519,364940
#define  RCC_CFGR3_TIM1SW_PLL 4520,365055
#define  RCC_CFGR3_USART2SW 4522,365177
#define  RCC_CFGR3_USART2SW_0 4523,365280
#define  RCC_CFGR3_USART2SW_1 4524,365370
#define  RCC_CFGR3_USART2SW_PCLK 4526,365462
#define  RCC_CFGR3_USART2SW_SYSCLK 4527,365586
#define  RCC_CFGR3_USART2SW_LSE 4528,365715
#define  RCC_CFGR3_USART2SW_HSI 4529,365848
#define  RCC_CFGR3_USART3SW 4531,365983
#define  RCC_CFGR3_USART3SW_0 4532,366086
#define  RCC_CFGR3_USART3SW_1 4533,366176
#define  RCC_CFGR3_USART3SW_PCLK 4535,366268
#define  RCC_CFGR3_USART3SW_SYSCLK 4536,366392
#define  RCC_CFGR3_USART3SW_LSE 4537,366521
#define  RCC_CFGR3_USART3SW_HSI 4538,366654
#define  RCC_CFGR3_UART4SW 4540,366789
#define  RCC_CFGR3_UART4SW_0 4541,366891
#define  RCC_CFGR3_UART4SW_1 4542,366981
#define  RCC_CFGR3_UART4SW_PCLK 4544,367073
#define  RCC_CFGR3_UART4SW_SYSCLK 4545,367196
#define  RCC_CFGR3_UART4SW_LSE 4546,367324
#define  RCC_CFGR3_UART4SW_HSI 4547,367456
#define  RCC_CFGR3_UART5SW 4549,367590
#define  RCC_CFGR3_UART5SW_0 4550,367692
#define  RCC_CFGR3_UART5SW_1 4551,367782
#define  RCC_CFGR3_UART5SW_PCLK 4553,367874
#define  RCC_CFGR3_UART5SW_SYSCLK 4554,367997
#define  RCC_CFGR3_UART5SW_LSE 4555,368125
#define  RCC_CFGR3_UART5SW_HSI 4556,368257
#define RTC_TR_PM 4564,368883
#define RTC_TR_HT 4565,368952
#define RTC_TR_HT_0 4566,369021
#define RTC_TR_HT_1 4567,369090
#define RTC_TR_HU 4568,369159
#define RTC_TR_HU_0 4569,369228
#define RTC_TR_HU_1 4570,369297
#define RTC_TR_HU_2 4571,369366
#define RTC_TR_HU_3 4572,369435
#define RTC_TR_MNT 4573,369504
#define RTC_TR_MNT_0 4574,369573
#define RTC_TR_MNT_1 4575,369642
#define RTC_TR_MNT_2 4576,369711
#define RTC_TR_MNU 4577,369780
#define RTC_TR_MNU_0 4578,369849
#define RTC_TR_MNU_1 4579,369918
#define RTC_TR_MNU_2 4580,369987
#define RTC_TR_MNU_3 4581,370056
#define RTC_TR_ST 4582,370125
#define RTC_TR_ST_0 4583,370194
#define RTC_TR_ST_1 4584,370263
#define RTC_TR_ST_2 4585,370332
#define RTC_TR_SU 4586,370401
#define RTC_TR_SU_0 4587,370470
#define RTC_TR_SU_1 4588,370539
#define RTC_TR_SU_2 4589,370608
#define RTC_TR_SU_3 4590,370677
#define RTC_DR_YT 4593,370830
#define RTC_DR_YT_0 4594,370899
#define RTC_DR_YT_1 4595,370968
#define RTC_DR_YT_2 4596,371037
#define RTC_DR_YT_3 4597,371106
#define RTC_DR_YU 4598,371175
#define RTC_DR_YU_0 4599,371244
#define RTC_DR_YU_1 4600,371313
#define RTC_DR_YU_2 4601,371382
#define RTC_DR_YU_3 4602,371451
#define RTC_DR_WDU 4603,371520
#define RTC_DR_WDU_0 4604,371589
#define RTC_DR_WDU_1 4605,371658
#define RTC_DR_WDU_2 4606,371727
#define RTC_DR_MT 4607,371796
#define RTC_DR_MU 4608,371865
#define RTC_DR_MU_0 4609,371934
#define RTC_DR_MU_1 4610,372003
#define RTC_DR_MU_2 4611,372072
#define RTC_DR_MU_3 4612,372141
#define RTC_DR_DT 4613,372210
#define RTC_DR_DT_0 4614,372279
#define RTC_DR_DT_1 4615,372348
#define RTC_DR_DU 4616,372417
#define RTC_DR_DU_0 4617,372486
#define RTC_DR_DU_1 4618,372555
#define RTC_DR_DU_2 4619,372624
#define RTC_DR_DU_3 4620,372693
#define RTC_CR_COE 4623,372846
#define RTC_CR_OSEL 4624,372915
#define RTC_CR_OSEL_0 4625,372984
#define RTC_CR_OSEL_1 4626,373053
#define RTC_CR_POL 4627,373122
#define RTC_CR_COSEL 4628,373191
#define RTC_CR_BCK 4629,373260
#define RTC_CR_SUB1H 4630,373329
#define RTC_CR_ADD1H 4631,373398
#define RTC_CR_TSIE 4632,373467
#define RTC_CR_WUTIE 4633,373536
#define RTC_CR_ALRBIE 4634,373605
#define RTC_CR_ALRAIE 4635,373674
#define RTC_CR_TSE 4636,373743
#define RTC_CR_WUTE 4637,373812
#define RTC_CR_ALRBE 4638,373881
#define RTC_CR_ALRAE 4639,373950
#define RTC_CR_FMT 4640,374019
#define RTC_CR_BYPSHAD 4641,374088
#define RTC_CR_REFCKON 4642,374157
#define RTC_CR_TSEDGE 4643,374226
#define RTC_CR_WUCKSEL 4644,374295
#define RTC_CR_WUCKSEL_0 4645,374364
#define RTC_CR_WUCKSEL_1 4646,374433
#define RTC_CR_WUCKSEL_2 4647,374502
#define RTC_ISR_RECALPF 4650,374655
#define RTC_ISR_TAMP3F 4651,374724
#define RTC_ISR_TAMP2F 4652,374793
#define RTC_ISR_TAMP1F 4653,374862
#define RTC_ISR_TSOVF 4654,374931
#define RTC_ISR_TSF 4655,375000
#define RTC_ISR_WUTF 4656,375069
#define RTC_ISR_ALRBF 4657,375138
#define RTC_ISR_ALRAF 4658,375207
#define RTC_ISR_INIT 4659,375276
#define RTC_ISR_INITF 4660,375345
#define RTC_ISR_RSF 4661,375414
#define RTC_ISR_INITS 4662,375483
#define RTC_ISR_SHPF 4663,375552
#define RTC_ISR_WUTWF 4664,375621
#define RTC_ISR_ALRBWF 4665,375690
#define RTC_ISR_ALRAWF 4666,375759
#define RTC_PRER_PREDIV_A 4669,375912
#define RTC_PRER_PREDIV_S 4670,375981
#define RTC_WUTR_WUT 4673,376134
#define RTC_ALRMAR_MSK4 4676,376287
#define RTC_ALRMAR_WDSEL 4677,376356
#define RTC_ALRMAR_DT 4678,376425
#define RTC_ALRMAR_DT_0 4679,376494
#define RTC_ALRMAR_DT_1 4680,376563
#define RTC_ALRMAR_DU 4681,376632
#define RTC_ALRMAR_DU_0 4682,376701
#define RTC_ALRMAR_DU_1 4683,376770
#define RTC_ALRMAR_DU_2 4684,376839
#define RTC_ALRMAR_DU_3 4685,376908
#define RTC_ALRMAR_MSK3 4686,376977
#define RTC_ALRMAR_PM 4687,377046
#define RTC_ALRMAR_HT 4688,377115
#define RTC_ALRMAR_HT_0 4689,377184
#define RTC_ALRMAR_HT_1 4690,377253
#define RTC_ALRMAR_HU 4691,377322
#define RTC_ALRMAR_HU_0 4692,377391
#define RTC_ALRMAR_HU_1 4693,377460
#define RTC_ALRMAR_HU_2 4694,377529
#define RTC_ALRMAR_HU_3 4695,377598
#define RTC_ALRMAR_MSK2 4696,377667
#define RTC_ALRMAR_MNT 4697,377736
#define RTC_ALRMAR_MNT_0 4698,377805
#define RTC_ALRMAR_MNT_1 4699,377874
#define RTC_ALRMAR_MNT_2 4700,377943
#define RTC_ALRMAR_MNU 4701,378012
#define RTC_ALRMAR_MNU_0 4702,378081
#define RTC_ALRMAR_MNU_1 4703,378150
#define RTC_ALRMAR_MNU_2 4704,378219
#define RTC_ALRMAR_MNU_3 4705,378288
#define RTC_ALRMAR_MSK1 4706,378357
#define RTC_ALRMAR_ST 4707,378426
#define RTC_ALRMAR_ST_0 4708,378495
#define RTC_ALRMAR_ST_1 4709,378564
#define RTC_ALRMAR_ST_2 4710,378633
#define RTC_ALRMAR_SU 4711,378702
#define RTC_ALRMAR_SU_0 4712,378771
#define RTC_ALRMAR_SU_1 4713,378840
#define RTC_ALRMAR_SU_2 4714,378909
#define RTC_ALRMAR_SU_3 4715,378978
#define RTC_ALRMBR_MSK4 4718,379131
#define RTC_ALRMBR_WDSEL 4719,379200
#define RTC_ALRMBR_DT 4720,379269
#define RTC_ALRMBR_DT_0 4721,379338
#define RTC_ALRMBR_DT_1 4722,379407
#define RTC_ALRMBR_DU 4723,379476
#define RTC_ALRMBR_DU_0 4724,379545
#define RTC_ALRMBR_DU_1 4725,379614
#define RTC_ALRMBR_DU_2 4726,379683
#define RTC_ALRMBR_DU_3 4727,379752
#define RTC_ALRMBR_MSK3 4728,379821
#define RTC_ALRMBR_PM 4729,379890
#define RTC_ALRMBR_HT 4730,379959
#define RTC_ALRMBR_HT_0 4731,380028
#define RTC_ALRMBR_HT_1 4732,380097
#define RTC_ALRMBR_HU 4733,380166
#define RTC_ALRMBR_HU_0 4734,380235
#define RTC_ALRMBR_HU_1 4735,380304
#define RTC_ALRMBR_HU_2 4736,380373
#define RTC_ALRMBR_HU_3 4737,380442
#define RTC_ALRMBR_MSK2 4738,380511
#define RTC_ALRMBR_MNT 4739,380580
#define RTC_ALRMBR_MNT_0 4740,380649
#define RTC_ALRMBR_MNT_1 4741,380718
#define RTC_ALRMBR_MNT_2 4742,380787
#define RTC_ALRMBR_MNU 4743,380856
#define RTC_ALRMBR_MNU_0 4744,380925
#define RTC_ALRMBR_MNU_1 4745,380994
#define RTC_ALRMBR_MNU_2 4746,381063
#define RTC_ALRMBR_MNU_3 4747,381132
#define RTC_ALRMBR_MSK1 4748,381201
#define RTC_ALRMBR_ST 4749,381270
#define RTC_ALRMBR_ST_0 4750,381339
#define RTC_ALRMBR_ST_1 4751,381408
#define RTC_ALRMBR_ST_2 4752,381477
#define RTC_ALRMBR_SU 4753,381546
#define RTC_ALRMBR_SU_0 4754,381615
#define RTC_ALRMBR_SU_1 4755,381684
#define RTC_ALRMBR_SU_2 4756,381753
#define RTC_ALRMBR_SU_3 4757,381822
#define RTC_WPR_KEY 4760,381975
#define RTC_SSR_SS 4763,382128
#define RTC_SHIFTR_SUBFS 4766,382281
#define RTC_SHIFTR_ADD1S 4767,382350
#define RTC_TSTR_PM 4770,382503
#define RTC_TSTR_HT 4771,382572
#define RTC_TSTR_HT_0 4772,382641
#define RTC_TSTR_HT_1 4773,382710
#define RTC_TSTR_HU 4774,382779
#define RTC_TSTR_HU_0 4775,382848
#define RTC_TSTR_HU_1 4776,382917
#define RTC_TSTR_HU_2 4777,382986
#define RTC_TSTR_HU_3 4778,383055
#define RTC_TSTR_MNT 4779,383124
#define RTC_TSTR_MNT_0 4780,383193
#define RTC_TSTR_MNT_1 4781,383262
#define RTC_TSTR_MNT_2 4782,383331
#define RTC_TSTR_MNU 4783,383400
#define RTC_TSTR_MNU_0 4784,383469
#define RTC_TSTR_MNU_1 4785,383538
#define RTC_TSTR_MNU_2 4786,383607
#define RTC_TSTR_MNU_3 4787,383676
#define RTC_TSTR_ST 4788,383745
#define RTC_TSTR_ST_0 4789,383814
#define RTC_TSTR_ST_1 4790,383883
#define RTC_TSTR_ST_2 4791,383952
#define RTC_TSTR_SU 4792,384021
#define RTC_TSTR_SU_0 4793,384090
#define RTC_TSTR_SU_1 4794,384159
#define RTC_TSTR_SU_2 4795,384228
#define RTC_TSTR_SU_3 4796,384297
#define RTC_TSDR_WDU 4799,384450
#define RTC_TSDR_WDU_0 4800,384519
#define RTC_TSDR_WDU_1 4801,384588
#define RTC_TSDR_WDU_2 4802,384657
#define RTC_TSDR_MT 4803,384726
#define RTC_TSDR_MU 4804,384795
#define RTC_TSDR_MU_0 4805,384864
#define RTC_TSDR_MU_1 4806,384933
#define RTC_TSDR_MU_2 4807,385002
#define RTC_TSDR_MU_3 4808,385071
#define RTC_TSDR_DT 4809,385140
#define RTC_TSDR_DT_0 4810,385209
#define RTC_TSDR_DT_1 4811,385278
#define RTC_TSDR_DU 4812,385347
#define RTC_TSDR_DU_0 4813,385416
#define RTC_TSDR_DU_1 4814,385485
#define RTC_TSDR_DU_2 4815,385554
#define RTC_TSDR_DU_3 4816,385623
#define RTC_TSSSR_SS 4819,385776
#define RTC_CALR_CALP 4822,385928
#define RTC_CALR_CALW8 4823,385997
#define RTC_CALR_CALW16 4824,386066
#define RTC_CALR_CALM 4825,386135
#define RTC_CALR_CALM_0 4826,386204
#define RTC_CALR_CALM_1 4827,386273
#define RTC_CALR_CALM_2 4828,386342
#define RTC_CALR_CALM_3 4829,386411
#define RTC_CALR_CALM_4 4830,386480
#define RTC_CALR_CALM_5 4831,386549
#define RTC_CALR_CALM_6 4832,386618
#define RTC_CALR_CALM_7 4833,386687
#define RTC_CALR_CALM_8 4834,386756
#define RTC_TAFCR_ALARMOUTTYPE 4837,386909
#define RTC_TAFCR_TAMPPUDIS 4838,386978
#define RTC_TAFCR_TAMPPRCH 4839,387047
#define RTC_TAFCR_TAMPPRCH_0 4840,387116
#define RTC_TAFCR_TAMPPRCH_1 4841,387185
#define RTC_TAFCR_TAMPFLT 4842,387254
#define RTC_TAFCR_TAMPFLT_0 4843,387323
#define RTC_TAFCR_TAMPFLT_1 4844,387392
#define RTC_TAFCR_TAMPFREQ 4845,387461
#define RTC_TAFCR_TAMPFREQ_0 4846,387530
#define RTC_TAFCR_TAMPFREQ_1 4847,387599
#define RTC_TAFCR_TAMPFREQ_2 4848,387668
#define RTC_TAFCR_TAMPTS 4849,387737
#define RTC_TAFCR_TAMP3TRG 4850,387806
#define RTC_TAFCR_TAMP3E 4851,387875
#define RTC_TAFCR_TAMP2TRG 4852,387944
#define RTC_TAFCR_TAMP2E 4853,388013
#define RTC_TAFCR_TAMPIE 4854,388082
#define RTC_TAFCR_TAMP1TRG 4855,388151
#define RTC_TAFCR_TAMP1E 4856,388220
#define RTC_ALRMASSR_MASKSS 4859,388373
#define RTC_ALRMASSR_MASKSS_0 4860,388442
#define RTC_ALRMASSR_MASKSS_1 4861,388511
#define RTC_ALRMASSR_MASKSS_2 4862,388580
#define RTC_ALRMASSR_MASKSS_3 4863,388649
#define RTC_ALRMASSR_SS 4864,388718
#define RTC_ALRMBSSR_MASKSS 4867,388871
#define RTC_ALRMBSSR_MASKSS_0 4868,388940
#define RTC_ALRMBSSR_MASKSS_1 4869,389009
#define RTC_ALRMBSSR_MASKSS_2 4870,389078
#define RTC_ALRMBSSR_MASKSS_3 4871,389147
#define RTC_ALRMBSSR_SS 4872,389216
#define RTC_BKP0R 4875,389369
#define RTC_BKP1R 4878,389522
#define RTC_BKP2R 4881,389675
#define RTC_BKP3R 4884,389828
#define RTC_BKP4R 4887,389981
#define RTC_BKP5R 4890,390134
#define RTC_BKP6R 4893,390287
#define RTC_BKP7R 4896,390440
#define RTC_BKP8R 4899,390593
#define RTC_BKP9R 4902,390746
#define RTC_BKP10R 4905,390899
#define RTC_BKP11R 4908,391052
#define RTC_BKP12R 4911,391205
#define RTC_BKP13R 4914,391358
#define RTC_BKP14R 4917,391511
#define RTC_BKP15R 4920,391664
#define RTC_BKP_NUMBER 4923,391817
#define  SPI_CR1_CPHA 4931,392360
#define  SPI_CR1_CPOL 4932,392456
#define  SPI_CR1_MSTR 4933,392555
#define  SPI_CR1_BR 4934,392656
#define  SPI_CR1_BR_0 4935,392773
#define  SPI_CR1_BR_1 4936,392863
#define  SPI_CR1_BR_2 4937,392953
#define  SPI_CR1_SPE 4938,393043
#define  SPI_CR1_LSBFIRST 4939,393138
#define  SPI_CR1_SSI 4940,393235
#define  SPI_CR1_SSM 4941,393341
#define  SPI_CR1_RXONLY 4942,393451
#define  SPI_CR1_CRCL 4943,393548
#define  SPI_CR1_CRCNEXT 4944,393643
#define  SPI_CR1_CRCEN 4945,393745
#define  SPI_CR1_BIDIOE 4946,393861
#define  SPI_CR1_BIDIMODE 4947,393981
#define  SPI_CR2_RXDMAEN 4950,394180
#define  SPI_CR2_TXDMAEN 4951,394285
#define  SPI_CR2_SSOE 4952,394390
#define  SPI_CR2_NSSP 4953,394491
#define  SPI_CR2_FRF 4954,394603
#define  SPI_CR2_ERRIE 4955,394707
#define  SPI_CR2_RXNEIE 4956,394814
#define  SPI_CR2_TXEIE 4957,394935
#define  SPI_CR2_DS 4958,395052
#define  SPI_CR2_DS_0 4959,395154
#define  SPI_CR2_DS_1 4960,395244
#define  SPI_CR2_DS_2 4961,395334
#define  SPI_CR2_DS_3 4962,395424
#define  SPI_CR2_FRXTH 4963,395514
#define  SPI_CR2_LDMARX 4964,395623
#define  SPI_CR2_LDMATX 4965,395739
#define  SPI_SR_RXNE 4968,395942
#define  SPI_SR_TXE 4969,396051
#define  SPI_SR_CHSIDE 4970,396157
#define  SPI_SR_UDR 4971,396254
#define  SPI_SR_CRCERR 4972,396352
#define  SPI_SR_MODF 4973,396451
#define  SPI_SR_OVR 4974,396546
#define  SPI_SR_BSY 4975,396643
#define  SPI_SR_FRE 4976,396737
#define  SPI_SR_FRLVL 4977,396843
#define  SPI_SR_FRLVL_0 4978,396948
#define  SPI_SR_FRLVL_1 4979,397038
#define  SPI_SR_FTLVL 4980,397128
#define  SPI_SR_FTLVL_0 4981,397236
#define  SPI_SR_FTLVL_1 4982,397326
#define  SPI_DR_DR 4985,397500
#define  SPI_CRCPR_CRCPOLY 4988,397682
#define  SPI_RXCRCR_RXCRC 4991,397874
#define  SPI_TXCRCR_TXCRC 4994,398058
#define  SPI_I2SCFGR_CHLEN 4997,398242
#define  SPI_I2SCFGR_DATLEN 4998,398375
#define  SPI_I2SCFGR_DATLEN_0 4999,398507
#define  SPI_I2SCFGR_DATLEN_1 5000,398596
#define  SPI_I2SCFGR_CKPOL 5001,398685
#define  SPI_I2SCFGR_I2SSTD 5002,398796
#define  SPI_I2SCFGR_I2SSTD_0 5003,398921
#define  SPI_I2SCFGR_I2SSTD_1 5004,399010
#define  SPI_I2SCFGR_PCMSYNC 5005,399099
#define  SPI_I2SCFGR_I2SCFG 5006,399208
#define  SPI_I2SCFGR_I2SCFG_0 5007,399333
#define  SPI_I2SCFGR_I2SCFG_1 5008,399422
#define  SPI_I2SCFGR_I2SE 5009,399511
#define  SPI_I2SCFGR_I2SMOD 5010,399605
#define  SPI_I2SPR_I2SDIV 5013,399791
#define  SPI_I2SPR_ODD 5014,399895
#define  SPI_I2SPR_MCKOE 5015,400007
#define SYSCFG_CFGR1_MEM_MODE 5023,400610
#define SYSCFG_CFGR1_MEM_MODE_0 5024,400713
#define SYSCFG_CFGR1_MEM_MODE_1 5025,400795
#define SYSCFG_CFGR1_USB_IT_RMP 5026,400877
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 5027,400973
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 5028,401072
#define SYSCFG_CFGR1_DMA_RMP 5029,401168
#define SYSCFG_CFGR1_ADC24_DMA_RMP 5030,401259
#define SYSCFG_CFGR1_TIM16_DMA_RMP 5031,401359
#define SYSCFG_CFGR1_TIM17_DMA_RMP 5032,401454
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 5033,401549
#define SYSCFG_CFGR1_I2C_PB6_FMP 5034,401654
#define SYSCFG_CFGR1_I2C_PB7_FMP 5035,401753
#define SYSCFG_CFGR1_I2C_PB8_FMP 5036,401852
#define SYSCFG_CFGR1_I2C_PB9_FMP 5037,401951
#define SYSCFG_CFGR1_I2C1_FMP 5038,402050
#define SYSCFG_CFGR1_I2C2_FMP 5039,402146
#define SYSCFG_CFGR1_ENCODER_MODE 5040,402242
#define SYSCFG_CFGR1_ENCODER_MODE_0 5041,402331
#define SYSCFG_CFGR1_ENCODER_MODE_1 5042,402422
#define SYSCFG_CFGR1_FPU_IE 5043,402513
#define SYSCFG_CFGR1_FPU_IE_0 5044,402626
#define SYSCFG_CFGR1_FPU_IE_1 5045,402741
#define SYSCFG_CFGR1_FPU_IE_2 5046,402856
#define SYSCFG_CFGR1_FPU_IE_3 5047,402971
#define SYSCFG_CFGR1_FPU_IE_4 5048,403086
#define SYSCFG_CFGR1_FPU_IE_5 5049,403201
#define SYSCFG_EXTICR1_EXTI0 5052,403400
#define SYSCFG_EXTICR1_EXTI1 5053,403493
#define SYSCFG_EXTICR1_EXTI2 5054,403586
#define SYSCFG_EXTICR1_EXTI3 5055,403679
#define SYSCFG_EXTICR1_EXTI0_PA 5060,403820
#define SYSCFG_EXTICR1_EXTI0_PB 5061,403902
#define SYSCFG_EXTICR1_EXTI0_PC 5062,403984
#define SYSCFG_EXTICR1_EXTI0_PD 5063,404066
#define SYSCFG_EXTICR1_EXTI0_PE 5064,404148
#define SYSCFG_EXTICR1_EXTI0_PF 5065,404230
#define SYSCFG_EXTICR1_EXTI1_PA 5070,404360
#define SYSCFG_EXTICR1_EXTI1_PB 5071,404442
#define SYSCFG_EXTICR1_EXTI1_PC 5072,404524
#define SYSCFG_EXTICR1_EXTI1_PD 5073,404606
#define SYSCFG_EXTICR1_EXTI1_PE 5074,404688
#define SYSCFG_EXTICR1_EXTI1_PF 5075,404770
#define SYSCFG_EXTICR1_EXTI2_PA 5080,404900
#define SYSCFG_EXTICR1_EXTI2_PB 5081,404982
#define SYSCFG_EXTICR1_EXTI2_PC 5082,405064
#define SYSCFG_EXTICR1_EXTI2_PD 5083,405146
#define SYSCFG_EXTICR1_EXTI2_PE 5084,405228
#define SYSCFG_EXTICR1_EXTI2_PF 5085,405310
#define SYSCFG_EXTICR1_EXTI3_PA 5090,405440
#define SYSCFG_EXTICR1_EXTI3_PB 5091,405522
#define SYSCFG_EXTICR1_EXTI3_PC 5092,405604
#define SYSCFG_EXTICR1_EXTI3_PD 5093,405686
#define SYSCFG_EXTICR1_EXTI3_PE 5094,405768
#define SYSCFG_EXTICR2_EXTI4 5097,405934
#define SYSCFG_EXTICR2_EXTI5 5098,406027
#define SYSCFG_EXTICR2_EXTI6 5099,406120
#define SYSCFG_EXTICR2_EXTI7 5100,406213
#define SYSCFG_EXTICR2_EXTI4_PA 5105,406354
#define SYSCFG_EXTICR2_EXTI4_PB 5106,406436
#define SYSCFG_EXTICR2_EXTI4_PC 5107,406518
#define SYSCFG_EXTICR2_EXTI4_PD 5108,406600
#define SYSCFG_EXTICR2_EXTI4_PE 5109,406682
#define SYSCFG_EXTICR2_EXTI4_PF 5110,406764
#define SYSCFG_EXTICR2_EXTI5_PA 5115,406894
#define SYSCFG_EXTICR2_EXTI5_PB 5116,406976
#define SYSCFG_EXTICR2_EXTI5_PC 5117,407058
#define SYSCFG_EXTICR2_EXTI5_PD 5118,407140
#define SYSCFG_EXTICR2_EXTI5_PE 5119,407222
#define SYSCFG_EXTICR2_EXTI5_PF 5120,407304
#define SYSCFG_EXTICR2_EXTI6_PA 5125,407434
#define SYSCFG_EXTICR2_EXTI6_PB 5126,407516
#define SYSCFG_EXTICR2_EXTI6_PC 5127,407598
#define SYSCFG_EXTICR2_EXTI6_PD 5128,407680
#define SYSCFG_EXTICR2_EXTI6_PE 5129,407762
#define SYSCFG_EXTICR2_EXTI6_PF 5130,407844
#define SYSCFG_EXTICR2_EXTI7_PA 5135,407974
#define SYSCFG_EXTICR2_EXTI7_PB 5136,408056
#define SYSCFG_EXTICR2_EXTI7_PC 5137,408138
#define SYSCFG_EXTICR2_EXTI7_PD 5138,408220
#define SYSCFG_EXTICR2_EXTI7_PE 5139,408302
#define SYSCFG_EXTICR3_EXTI8 5142,408468
#define SYSCFG_EXTICR3_EXTI9 5143,408561
#define SYSCFG_EXTICR3_EXTI10 5144,408654
#define SYSCFG_EXTICR3_EXTI11 5145,408748
#define SYSCFG_EXTICR3_EXTI8_PA 5150,408890
#define SYSCFG_EXTICR3_EXTI8_PB 5151,408972
#define SYSCFG_EXTICR3_EXTI8_PC 5152,409054
#define SYSCFG_EXTICR3_EXTI8_PD 5153,409136
#define SYSCFG_EXTICR3_EXTI8_PE 5154,409218
#define SYSCFG_EXTICR3_EXTI9_PA 5159,409348
#define SYSCFG_EXTICR3_EXTI9_PB 5160,409430
#define SYSCFG_EXTICR3_EXTI9_PC 5161,409512
#define SYSCFG_EXTICR3_EXTI9_PD 5162,409594
#define SYSCFG_EXTICR3_EXTI9_PE 5163,409676
#define SYSCFG_EXTICR3_EXTI9_PF 5164,409758
#define SYSCFG_EXTICR3_EXTI10_PA 5169,409889
#define SYSCFG_EXTICR3_EXTI10_PB 5170,409972
#define SYSCFG_EXTICR3_EXTI10_PC 5171,410055
#define SYSCFG_EXTICR3_EXTI10_PD 5172,410138
#define SYSCFG_EXTICR3_EXTI10_PE 5173,410221
#define SYSCFG_EXTICR3_EXTI10_PF 5174,410304
#define SYSCFG_EXTICR3_EXTI11_PA 5179,410436
#define SYSCFG_EXTICR3_EXTI11_PB 5180,410519
#define SYSCFG_EXTICR3_EXTI11_PC 5181,410602
#define SYSCFG_EXTICR3_EXTI11_PD 5182,410685
#define SYSCFG_EXTICR3_EXTI11_PE 5183,410768
#define SYSCFG_EXTICR4_EXTI12 5186,410937
#define SYSCFG_EXTICR4_EXTI13 5187,411031
#define SYSCFG_EXTICR4_EXTI14 5188,411125
#define SYSCFG_EXTICR4_EXTI15 5189,411219
#define SYSCFG_EXTICR4_EXTI12_PA 5194,411362
#define SYSCFG_EXTICR4_EXTI12_PB 5195,411445
#define SYSCFG_EXTICR4_EXTI12_PC 5196,411528
#define SYSCFG_EXTICR4_EXTI12_PD 5197,411611
#define SYSCFG_EXTICR4_EXTI12_PE 5198,411694
#define SYSCFG_EXTICR4_EXTI13_PA 5203,411826
#define SYSCFG_EXTICR4_EXTI13_PB 5204,411909
#define SYSCFG_EXTICR4_EXTI13_PC 5205,411992
#define SYSCFG_EXTICR4_EXTI13_PD 5206,412075
#define SYSCFG_EXTICR4_EXTI13_PE 5207,412158
#define SYSCFG_EXTICR4_EXTI14_PA 5212,412290
#define SYSCFG_EXTICR4_EXTI14_PB 5213,412373
#define SYSCFG_EXTICR4_EXTI14_PC 5214,412456
#define SYSCFG_EXTICR4_EXTI14_PD 5215,412539
#define SYSCFG_EXTICR4_EXTI14_PE 5216,412622
#define SYSCFG_EXTICR4_EXTI15_PA 5221,412754
#define SYSCFG_EXTICR4_EXTI15_PB 5222,412837
#define SYSCFG_EXTICR4_EXTI15_PC 5223,412920
#define SYSCFG_EXTICR4_EXTI15_PD 5224,413003
#define SYSCFG_EXTICR4_EXTI15_PE 5225,413086
#define SYSCFG_CFGR2_LOCKUP_LOCK 5228,413252
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5229,413416
#define SYSCFG_CFGR2_PVD_LOCK 5230,413567
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5231,413762
#define SYSCFG_CFGR2_SRAM_PE 5232,413883
#define  TIM_CR1_CEN 5240,414479
#define  TIM_CR1_UDIS 5241,414581
#define  TIM_CR1_URS 5242,414683
#define  TIM_CR1_OPM 5243,414792
#define  TIM_CR1_DIR 5244,414894
#define  TIM_CR1_CMS 5246,414993
#define  TIM_CR1_CMS_0 5247,415126
#define  TIM_CR1_CMS_1 5248,415219
#define  TIM_CR1_ARPE 5250,415314
#define  TIM_CR1_CKD 5252,415430
#define  TIM_CR1_CKD_0 5253,415548
#define  TIM_CR1_CKD_1 5254,415641
#define  TIM_CR1_UIFREMAP 5256,415736
#define  TIM_CR2_CCPC 5259,415935
#define  TIM_CR2_CCUS 5260,416056
#define  TIM_CR2_CCDS 5261,416184
#define  TIM_CR2_MMS 5263,416303
#define  TIM_CR2_MMS_0 5264,416428
#define  TIM_CR2_MMS_1 5265,416521
#define  TIM_CR2_MMS_2 5266,416614
#define  TIM_CR2_TI1S 5268,416709
#define  TIM_CR2_OIS1 5269,416810
#define  TIM_CR2_OIS1N 5270,416930
#define  TIM_CR2_OIS2 5271,417051
#define  TIM_CR2_OIS2N 5272,417171
#define  TIM_CR2_OIS3 5273,417292
#define  TIM_CR2_OIS3N 5274,417412
#define  TIM_CR2_OIS4 5275,417533
#define  TIM_CR2_OIS5 5276,417653
#define  TIM_CR2_OIS6 5277,417773
#define  TIM_CR2_MMS2 5279,417895
#define  TIM_CR2_MMS2_0 5280,418020
#define  TIM_CR2_MMS2_1 5281,418113
#define  TIM_CR2_MMS2_2 5282,418206
#define  TIM_CR2_MMS2_3 5283,418299
#define  TIM_SMCR_SMS 5286,418476
#define  TIM_SMCR_SMS_0 5287,418600
#define  TIM_SMCR_SMS_1 5288,418693
#define  TIM_SMCR_SMS_2 5289,418786
#define  TIM_SMCR_SMS_3 5290,418879
#define  TIM_SMCR_OCCS 5292,418974
#define  TIM_SMCR_TS 5294,419086
#define  TIM_SMCR_TS_0 5295,419206
#define  TIM_SMCR_TS_1 5296,419299
#define  TIM_SMCR_TS_2 5297,419392
#define  TIM_SMCR_MSM 5299,419487
#define  TIM_SMCR_ETF 5301,419594
#define  TIM_SMCR_ETF_0 5302,419721
#define  TIM_SMCR_ETF_1 5303,419814
#define  TIM_SMCR_ETF_2 5304,419907
#define  TIM_SMCR_ETF_3 5305,420000
#define  TIM_SMCR_ETPS 5307,420095
#define  TIM_SMCR_ETPS_0 5308,420226
#define  TIM_SMCR_ETPS_1 5309,420319
#define  TIM_SMCR_ECE 5311,420414
#define  TIM_SMCR_ETP 5312,420523
#define  TIM_DIER_UIE 5315,420720
#define  TIM_DIER_CC1IE 5316,420831
#define  TIM_DIER_CC2IE 5317,420953
#define  TIM_DIER_CC3IE 5318,421075
#define  TIM_DIER_CC4IE 5319,421197
#define  TIM_DIER_COMIE 5320,421319
#define  TIM_DIER_TIE 5321,421427
#define  TIM_DIER_BIE 5322,421539
#define  TIM_DIER_UDE 5323,421649
#define  TIM_DIER_CC1DE 5324,421762
#define  TIM_DIER_CC2DE 5325,421886
#define  TIM_DIER_CC3DE 5326,422010
#define  TIM_DIER_CC4DE 5327,422134
#define  TIM_DIER_COMDE 5328,422258
#define  TIM_DIER_TDE 5329,422368
#define  TIM_SR_UIF 5332,422566
#define  TIM_SR_CC1IF 5333,422675
#define  TIM_SR_CC2IF 5334,422795
#define  TIM_SR_CC3IF 5335,422915
#define  TIM_SR_CC4IF 5336,423035
#define  TIM_SR_COMIF 5337,423155
#define  TIM_SR_TIF 5338,423261
#define  TIM_SR_BIF 5339,423371
#define  TIM_SR_B2IF 5340,423479
#define  TIM_SR_CC1OF 5341,423588
#define  TIM_SR_CC2OF 5342,423710
#define  TIM_SR_CC3OF 5343,423832
#define  TIM_SR_CC4OF 5344,423954
#define  TIM_SR_CC5IF 5345,424076
#define  TIM_SR_CC6IF 5346,424196
#define  TIM_EGR_UG 5349,424400
#define  TIM_EGR_CC1G 5350,424508
#define  TIM_EGR_CC2G 5351,424627
#define  TIM_EGR_CC3G 5352,424746
#define  TIM_EGR_CC4G 5353,424865
#define  TIM_EGR_COMG 5354,424984
#define  TIM_EGR_TG 5355,425116
#define  TIM_EGR_BG 5356,425225
#define  TIM_EGR_B2G 5357,425332
#define  TIM_CCMR1_CC1S 5360,425523
#define  TIM_CCMR1_CC1S_0 5361,425655
#define  TIM_CCMR1_CC1S_1 5362,425748
#define  TIM_CCMR1_OC1FE 5364,425843
#define  TIM_CCMR1_OC1PE 5365,425959
#define  TIM_CCMR1_OC1M 5367,426080
#define  TIM_CCMR1_OC1M_0 5368,426206
#define  TIM_CCMR1_OC1M_1 5369,426299
#define  TIM_CCMR1_OC1M_2 5370,426392
#define  TIM_CCMR1_OC1M_3 5371,426485
#define  TIM_CCMR1_OC1CE 5373,426580
#define  TIM_CCMR1_CC2S 5375,426698
#define  TIM_CCMR1_CC2S_0 5376,426830
#define  TIM_CCMR1_CC2S_1 5377,426923
#define  TIM_CCMR1_OC2FE 5379,427018
#define  TIM_CCMR1_OC2PE 5380,427134
#define  TIM_CCMR1_OC2M 5382,427255
#define  TIM_CCMR1_OC2M_0 5383,427381
#define  TIM_CCMR1_OC2M_1 5384,427474
#define  TIM_CCMR1_OC2M_2 5385,427567
#define  TIM_CCMR1_OC2M_3 5386,427660
#define  TIM_CCMR1_OC2CE 5388,427755
#define  TIM_CCMR1_IC1PSC 5392,427958
#define  TIM_CCMR1_IC1PSC_0 5393,428090
#define  TIM_CCMR1_IC1PSC_1 5394,428183
#define  TIM_CCMR1_IC1F 5396,428278
#define  TIM_CCMR1_IC1F_0 5397,428405
#define  TIM_CCMR1_IC1F_1 5398,428498
#define  TIM_CCMR1_IC1F_2 5399,428591
#define  TIM_CCMR1_IC1F_3 5400,428684
#define  TIM_CCMR1_IC2PSC 5402,428779
#define  TIM_CCMR1_IC2PSC_0 5403,428911
#define  TIM_CCMR1_IC2PSC_1 5404,429004
#define  TIM_CCMR1_IC2F 5406,429099
#define  TIM_CCMR1_IC2F_0 5407,429226
#define  TIM_CCMR1_IC2F_1 5408,429319
#define  TIM_CCMR1_IC2F_2 5409,429412
#define  TIM_CCMR1_IC2F_3 5410,429505
#define  TIM_CCMR2_CC3S 5413,429682
#define  TIM_CCMR2_CC3S_0 5414,429814
#define  TIM_CCMR2_CC3S_1 5415,429907
#define  TIM_CCMR2_OC3FE 5417,430002
#define  TIM_CCMR2_OC3PE 5418,430118
#define  TIM_CCMR2_OC3M 5420,430239
#define  TIM_CCMR2_OC3M_0 5421,430365
#define  TIM_CCMR2_OC3M_1 5422,430458
#define  TIM_CCMR2_OC3M_2 5423,430551
#define  TIM_CCMR2_OC3M_3 5424,430644
#define  TIM_CCMR2_OC3CE 5426,430739
#define  TIM_CCMR2_CC4S 5428,430858
#define  TIM_CCMR2_CC4S_0 5429,430990
#define  TIM_CCMR2_CC4S_1 5430,431083
#define  TIM_CCMR2_OC4FE 5432,431178
#define  TIM_CCMR2_OC4PE 5433,431294
#define  TIM_CCMR2_OC4M 5435,431415
#define  TIM_CCMR2_OC4M_0 5436,431541
#define  TIM_CCMR2_OC4M_1 5437,431634
#define  TIM_CCMR2_OC4M_2 5438,431727
#define  TIM_CCMR2_OC4M_3 5439,431820
#define  TIM_CCMR2_OC4CE 5441,431915
#define  TIM_CCMR2_IC3PSC 5445,432118
#define  TIM_CCMR2_IC3PSC_0 5446,432254
#define  TIM_CCMR2_IC3PSC_1 5447,432351
#define  TIM_CCMR2_IC3F 5449,432450
#define  TIM_CCMR2_IC3F_0 5450,432581
#define  TIM_CCMR2_IC3F_1 5451,432678
#define  TIM_CCMR2_IC3F_2 5452,432775
#define  TIM_CCMR2_IC3F_3 5453,432872
#define  TIM_CCMR2_IC4PSC 5455,432971
#define  TIM_CCMR2_IC4PSC_0 5456,433107
#define  TIM_CCMR2_IC4PSC_1 5457,433204
#define  TIM_CCMR2_IC4F 5459,433303
#define  TIM_CCMR2_IC4F_0 5460,433434
#define  TIM_CCMR2_IC4F_1 5461,433531
#define  TIM_CCMR2_IC4F_2 5462,433628
#define  TIM_CCMR2_IC4F_3 5463,433725
#define  TIM_CCER_CC1E 5466,433906
#define  TIM_CCER_CC1P 5467,434025
#define  TIM_CCER_CC1NE 5468,434146
#define  TIM_CCER_CC1NP 5469,434279
#define  TIM_CCER_CC2E 5470,434414
#define  TIM_CCER_CC2P 5471,434533
#define  TIM_CCER_CC2NE 5472,434654
#define  TIM_CCER_CC2NP 5473,434787
#define  TIM_CCER_CC3E 5474,434922
#define  TIM_CCER_CC3P 5475,435041
#define  TIM_CCER_CC3NE 5476,435162
#define  TIM_CCER_CC3NP 5477,435295
#define  TIM_CCER_CC4E 5478,435430
#define  TIM_CCER_CC4P 5479,435549
#define  TIM_CCER_CC4NP 5480,435670
#define  TIM_CCER_CC5E 5481,435805
#define  TIM_CCER_CC5P 5482,435924
#define  TIM_CCER_CC6E 5483,436045
#define  TIM_CCER_CC6P 5484,436164
#define  TIM_CNT_CNT 5487,436369
#define  TIM_CNT_UIFCPY 5488,436470
#define  TIM_PSC_PSC 5491,436668
#define  TIM_ARR_ARR 5494,436855
#define  TIM_RCR_REP 5497,437051
#define  TIM_CCR1_CCR1 5500,437247
#define  TIM_CCR2_CCR2 5503,437442
#define  TIM_CCR3_CCR3 5506,437637
#define  TIM_CCR4_CCR4 5509,437832
#define  TIM_CCR5_CCR5 5512,438027
#define  TIM_CCR5_GC5C1 5513,438134
#define  TIM_CCR5_GC5C2 5514,438247
#define  TIM_CCR5_GC5C3 5515,438360
#define  TIM_CCR6_CCR6 5518,438557
#define  TIM_BDTR_DTG 5521,438752
#define  TIM_BDTR_DTG_0 5522,438882
#define  TIM_BDTR_DTG_1 5523,438975
#define  TIM_BDTR_DTG_2 5524,439068
#define  TIM_BDTR_DTG_3 5525,439161
#define  TIM_BDTR_DTG_4 5526,439254
#define  TIM_BDTR_DTG_5 5527,439347
#define  TIM_BDTR_DTG_6 5528,439440
#define  TIM_BDTR_DTG_7 5529,439533
#define  TIM_BDTR_LOCK 5531,439628
#define  TIM_BDTR_LOCK_0 5532,439751
#define  TIM_BDTR_LOCK_1 5533,439844
#define  TIM_BDTR_OSSI 5535,439939
#define  TIM_BDTR_OSSR 5536,440060
#define  TIM_BDTR_BKE 5537,440180
#define  TIM_BDTR_BKP 5538,440291
#define  TIM_BDTR_AOE 5539,440404
#define  TIM_BDTR_MOE 5540,440515
#define  TIM_BDTR_BKF 5542,440623
#define  TIM_BDTR_BK2F 5543,440734
#define  TIM_BDTR_BK2E 5545,440847
#define  TIM_BDTR_BK2P 5546,440958
#define  TIM_DCR_DBA 5549,441155
#define  TIM_DCR_DBA_0 5550,441275
#define  TIM_DCR_DBA_1 5551,441368
#define  TIM_DCR_DBA_2 5552,441461
#define  TIM_DCR_DBA_3 5553,441554
#define  TIM_DCR_DBA_4 5554,441647
#define  TIM_DCR_DBL 5556,441742
#define  TIM_DCR_DBL_0 5557,441862
#define  TIM_DCR_DBL_1 5558,441955
#define  TIM_DCR_DBL_2 5559,442048
#define  TIM_DCR_DBL_3 5560,442141
#define  TIM_DCR_DBL_4 5561,442234
#define  TIM_DMAR_DMAB 5564,442411
#define TIM16_OR_TI1_RMP 5567,442616
#define TIM16_OR_TI1_RMP_0 5568,442743
#define TIM16_OR_TI1_RMP_1 5569,442836
#define TIM1_OR_ETR_RMP 5572,443014
#define TIM1_OR_ETR_RMP_0 5573,443136
#define TIM1_OR_ETR_RMP_1 5574,443229
#define TIM1_OR_ETR_RMP_2 5575,443322
#define TIM1_OR_ETR_RMP_3 5576,443415
#define  TIM_CCMR3_OC5FE 5579,443592
#define  TIM_CCMR3_OC5PE 5580,443708
#define  TIM_CCMR3_OC5M 5582,443829
#define  TIM_CCMR3_OC5M_0 5583,443955
#define  TIM_CCMR3_OC5M_1 5584,444048
#define  TIM_CCMR3_OC5M_2 5585,444141
#define  TIM_CCMR3_OC5M_3 5586,444234
#define  TIM_CCMR3_OC5CE 5588,444329
#define  TIM_CCMR3_OC6FE 5590,444448
#define  TIM_CCMR3_OC6PE 5591,444564
#define  TIM_CCMR3_OC6M 5593,444685
#define  TIM_CCMR3_OC6M_0 5594,444811
#define  TIM_CCMR3_OC6M_1 5595,444904
#define  TIM_CCMR3_OC6M_2 5596,444997
#define  TIM_CCMR3_OC6M_3 5597,445090
#define  TIM_CCMR3_OC6CE 5599,445185
#define  TSC_CR_TSCE 5607,445796
#define  TSC_CR_START 5608,445915
#define  TSC_CR_AM 5609,446020
#define  TSC_CR_SYNCPOL 5610,446124
#define  TSC_CR_IODEF 5611,446240
#define  TSC_CR_MCV 5613,446345
#define  TSC_CR_MCV_0 5614,446464
#define  TSC_CR_MCV_1 5615,446557
#define  TSC_CR_MCV_2 5616,446650
#define  TSC_CR_PGPSC 5618,446745
#define  TSC_CR_PGPSC_0 5619,446876
#define  TSC_CR_PGPSC_1 5620,446969
#define  TSC_CR_PGPSC_2 5621,447062
#define  TSC_CR_SSPSC 5623,447157
#define  TSC_CR_SSE 5624,447270
#define  TSC_CR_SSD 5626,447382
#define  TSC_CR_SSD_0 5627,447511
#define  TSC_CR_SSD_1 5628,447604
#define  TSC_CR_SSD_2 5629,447697
#define  TSC_CR_SSD_3 5630,447790
#define  TSC_CR_SSD_4 5631,447883
#define  TSC_CR_SSD_5 5632,447976
#define  TSC_CR_SSD_6 5633,448069
#define  TSC_CR_CTPL 5635,448164
#define  TSC_CR_CTPL_0 5636,448294
#define  TSC_CR_CTPL_1 5637,448387
#define  TSC_CR_CTPL_2 5638,448480
#define  TSC_CR_CTPL_3 5639,448573
#define  TSC_CR_CTPH 5641,448668
#define  TSC_CR_CTPH_0 5642,448799
#define  TSC_CR_CTPH_1 5643,448892
#define  TSC_CR_CTPH_2 5644,448985
#define  TSC_CR_CTPH_3 5645,449078
#define  TSC_IER_EOAIE 5648,449255
#define  TSC_IER_MCEIE 5649,449378
#define  TSC_ICR_EOAIC 5652,449582
#define  TSC_ICR_MCEIC 5653,449704
#define  TSC_ISR_EOAF 5656,449907
#define  TSC_ISR_MCEF 5657,450018
#define  TSC_IOHCR_G1_IO1 5660,450210
#define  TSC_IOHCR_G1_IO2 5661,450340
#define  TSC_IOHCR_G1_IO3 5662,450470
#define  TSC_IOHCR_G1_IO4 5663,450600
#define  TSC_IOHCR_G2_IO1 5664,450730
#define  TSC_IOHCR_G2_IO2 5665,450860
#define  TSC_IOHCR_G2_IO3 5666,450990
#define  TSC_IOHCR_G2_IO4 5667,451120
#define  TSC_IOHCR_G3_IO1 5668,451250
#define  TSC_IOHCR_G3_IO2 5669,451380
#define  TSC_IOHCR_G3_IO3 5670,451510
#define  TSC_IOHCR_G3_IO4 5671,451640
#define  TSC_IOHCR_G4_IO1 5672,451770
#define  TSC_IOHCR_G4_IO2 5673,451900
#define  TSC_IOHCR_G4_IO3 5674,452030
#define  TSC_IOHCR_G4_IO4 5675,452160
#define  TSC_IOHCR_G5_IO1 5676,452290
#define  TSC_IOHCR_G5_IO2 5677,452420
#define  TSC_IOHCR_G5_IO3 5678,452550
#define  TSC_IOHCR_G5_IO4 5679,452680
#define  TSC_IOHCR_G6_IO1 5680,452810
#define  TSC_IOHCR_G6_IO2 5681,452940
#define  TSC_IOHCR_G6_IO3 5682,453070
#define  TSC_IOHCR_G6_IO4 5683,453200
#define  TSC_IOHCR_G7_IO1 5684,453330
#define  TSC_IOHCR_G7_IO2 5685,453460
#define  TSC_IOHCR_G7_IO3 5686,453590
#define  TSC_IOHCR_G7_IO4 5687,453720
#define  TSC_IOHCR_G8_IO1 5688,453850
#define  TSC_IOHCR_G8_IO2 5689,453980
#define  TSC_IOHCR_G8_IO3 5690,454110
#define  TSC_IOHCR_G8_IO4 5691,454240
#define  TSC_IOASCR_G1_IO1 5694,454454
#define  TSC_IOASCR_G1_IO2 5695,454573
#define  TSC_IOASCR_G1_IO3 5696,454692
#define  TSC_IOASCR_G1_IO4 5697,454811
#define  TSC_IOASCR_G2_IO1 5698,454930
#define  TSC_IOASCR_G2_IO2 5699,455049
#define  TSC_IOASCR_G2_IO3 5700,455168
#define  TSC_IOASCR_G2_IO4 5701,455287
#define  TSC_IOASCR_G3_IO1 5702,455406
#define  TSC_IOASCR_G3_IO2 5703,455525
#define  TSC_IOASCR_G3_IO3 5704,455644
#define  TSC_IOASCR_G3_IO4 5705,455763
#define  TSC_IOASCR_G4_IO1 5706,455882
#define  TSC_IOASCR_G4_IO2 5707,456001
#define  TSC_IOASCR_G4_IO3 5708,456120
#define  TSC_IOASCR_G4_IO4 5709,456239
#define  TSC_IOASCR_G5_IO1 5710,456358
#define  TSC_IOASCR_G5_IO2 5711,456477
#define  TSC_IOASCR_G5_IO3 5712,456596
#define  TSC_IOASCR_G5_IO4 5713,456715
#define  TSC_IOASCR_G6_IO1 5714,456834
#define  TSC_IOASCR_G6_IO2 5715,456953
#define  TSC_IOASCR_G6_IO3 5716,457072
#define  TSC_IOASCR_G6_IO4 5717,457191
#define  TSC_IOASCR_G7_IO1 5718,457310
#define  TSC_IOASCR_G7_IO2 5719,457429
#define  TSC_IOASCR_G7_IO3 5720,457548
#define  TSC_IOASCR_G7_IO4 5721,457667
#define  TSC_IOASCR_G8_IO1 5722,457786
#define  TSC_IOASCR_G8_IO2 5723,457905
#define  TSC_IOASCR_G8_IO3 5724,458024
#define  TSC_IOASCR_G8_IO4 5725,458143
#define  TSC_IOSCR_G1_IO1 5728,458346
#define  TSC_IOSCR_G1_IO2 5729,458458
#define  TSC_IOSCR_G1_IO3 5730,458570
#define  TSC_IOSCR_G1_IO4 5731,458682
#define  TSC_IOSCR_G2_IO1 5732,458794
#define  TSC_IOSCR_G2_IO2 5733,458906
#define  TSC_IOSCR_G2_IO3 5734,459018
#define  TSC_IOSCR_G2_IO4 5735,459130
#define  TSC_IOSCR_G3_IO1 5736,459242
#define  TSC_IOSCR_G3_IO2 5737,459354
#define  TSC_IOSCR_G3_IO3 5738,459466
#define  TSC_IOSCR_G3_IO4 5739,459578
#define  TSC_IOSCR_G4_IO1 5740,459690
#define  TSC_IOSCR_G4_IO2 5741,459802
#define  TSC_IOSCR_G4_IO3 5742,459914
#define  TSC_IOSCR_G4_IO4 5743,460026
#define  TSC_IOSCR_G5_IO1 5744,460138
#define  TSC_IOSCR_G5_IO2 5745,460250
#define  TSC_IOSCR_G5_IO3 5746,460362
#define  TSC_IOSCR_G5_IO4 5747,460474
#define  TSC_IOSCR_G6_IO1 5748,460586
#define  TSC_IOSCR_G6_IO2 5749,460698
#define  TSC_IOSCR_G6_IO3 5750,460810
#define  TSC_IOSCR_G6_IO4 5751,460922
#define  TSC_IOSCR_G7_IO1 5752,461034
#define  TSC_IOSCR_G7_IO2 5753,461146
#define  TSC_IOSCR_G7_IO3 5754,461258
#define  TSC_IOSCR_G7_IO4 5755,461370
#define  TSC_IOSCR_G8_IO1 5756,461482
#define  TSC_IOSCR_G8_IO2 5757,461594
#define  TSC_IOSCR_G8_IO3 5758,461706
#define  TSC_IOSCR_G8_IO4 5759,461818
#define  TSC_IOCCR_G1_IO1 5762,462014
#define  TSC_IOCCR_G1_IO2 5763,462125
#define  TSC_IOCCR_G1_IO3 5764,462236
#define  TSC_IOCCR_G1_IO4 5765,462347
#define  TSC_IOCCR_G2_IO1 5766,462458
#define  TSC_IOCCR_G2_IO2 5767,462569
#define  TSC_IOCCR_G2_IO3 5768,462680
#define  TSC_IOCCR_G2_IO4 5769,462791
#define  TSC_IOCCR_G3_IO1 5770,462902
#define  TSC_IOCCR_G3_IO2 5771,463013
#define  TSC_IOCCR_G3_IO3 5772,463124
#define  TSC_IOCCR_G3_IO4 5773,463235
#define  TSC_IOCCR_G4_IO1 5774,463346
#define  TSC_IOCCR_G4_IO2 5775,463457
#define  TSC_IOCCR_G4_IO3 5776,463568
#define  TSC_IOCCR_G4_IO4 5777,463679
#define  TSC_IOCCR_G5_IO1 5778,463790
#define  TSC_IOCCR_G5_IO2 5779,463901
#define  TSC_IOCCR_G5_IO3 5780,464012
#define  TSC_IOCCR_G5_IO4 5781,464123
#define  TSC_IOCCR_G6_IO1 5782,464234
#define  TSC_IOCCR_G6_IO2 5783,464345
#define  TSC_IOCCR_G6_IO3 5784,464456
#define  TSC_IOCCR_G6_IO4 5785,464567
#define  TSC_IOCCR_G7_IO1 5786,464678
#define  TSC_IOCCR_G7_IO2 5787,464789
#define  TSC_IOCCR_G7_IO3 5788,464900
#define  TSC_IOCCR_G7_IO4 5789,465011
#define  TSC_IOCCR_G8_IO1 5790,465122
#define  TSC_IOCCR_G8_IO2 5791,465233
#define  TSC_IOCCR_G8_IO3 5792,465344
#define  TSC_IOCCR_G8_IO4 5793,465455
#define  TSC_IOGCSR_G1E 5796,465650
#define  TSC_IOGCSR_G2E 5797,465761
#define  TSC_IOGCSR_G3E 5798,465872
#define  TSC_IOGCSR_G4E 5799,465983
#define  TSC_IOGCSR_G5E 5800,466094
#define  TSC_IOGCSR_G6E 5801,466205
#define  TSC_IOGCSR_G7E 5802,466316
#define  TSC_IOGCSR_G8E 5803,466427
#define  TSC_IOGCSR_G1S 5804,466538
#define  TSC_IOGCSR_G2S 5805,466649
#define  TSC_IOGCSR_G3S 5806,466760
#define  TSC_IOGCSR_G4S 5807,466871
#define  TSC_IOGCSR_G5S 5808,466982
#define  TSC_IOGCSR_G6S 5809,467093
#define  TSC_IOGCSR_G7S 5810,467204
#define  TSC_IOGCSR_G8S 5811,467315
#define  TSC_IOGXCR_CNT 5814,467510
#define  USART_CR1_UE 5822,468122
#define  USART_CR1_UESM 5823,468223
#define  USART_CR1_RE 5824,468337
#define  USART_CR1_TE 5825,468441
#define  USART_CR1_IDLEIE 5826,468548
#define  USART_CR1_RXNEIE 5827,468658
#define  USART_CR1_TCIE 5828,468768
#define  USART_CR1_TXEIE 5829,468895
#define  USART_CR1_PEIE 5830,469004
#define  USART_CR1_PS 5831,469112
#define  USART_CR1_PCE 5832,469217
#define  USART_CR1_WAKE 5833,469327
#define  USART_CR1_M 5834,469438
#define  USART_CR1_M0 5835,469538
#define  USART_CR1_MME 5836,469648
#define  USART_CR1_CMIE 5837,469753
#define  USART_CR1_OVER8 5838,469874
#define  USART_CR1_DEDT 5839,469999
#define  USART_CR1_DEDT_0 5840,470135
#define  USART_CR1_DEDT_1 5841,470229
#define  USART_CR1_DEDT_2 5842,470323
#define  USART_CR1_DEDT_3 5843,470417
#define  USART_CR1_DEDT_4 5844,470511
#define  USART_CR1_DEAT 5845,470605
#define  USART_CR1_DEAT_0 5846,470739
#define  USART_CR1_DEAT_1 5847,470833
#define  USART_CR1_DEAT_2 5848,470927
#define  USART_CR1_DEAT_3 5849,471021
#define  USART_CR1_DEAT_4 5850,471115
#define  USART_CR1_RTOIE 5851,471209
#define  USART_CR1_EOBIE 5852,471331
#define  USART_CR2_ADDM7 5855,471533
#define  USART_CR2_LBDL 5856,471654
#define  USART_CR2_LBDIE 5857,471769
#define  USART_CR2_LBCL 5858,471894
#define  USART_CR2_CPHA 5859,472003
#define  USART_CR2_CPOL 5860,472103
#define  USART_CR2_CLKEN 5861,472206
#define  USART_CR2_STOP 5862,472307
#define  USART_CR2_STOP_0 5863,472422
#define  USART_CR2_STOP_1 5864,472516
#define  USART_CR2_LINEN 5865,472610
#define  USART_CR2_SWAP 5866,472714
#define  USART_CR2_RXINV 5867,472818
#define  USART_CR2_TXINV 5868,472936
#define  USART_CR2_DATAINV 5869,473054
#define  USART_CR2_MSBFIRST 5870,473164
#define  USART_CR2_ABREN 5871,473279
#define  USART_CR2_ABRMODE 5872,473388
#define  USART_CR2_ABRMODE_0 5873,473515
#define  USART_CR2_ABRMODE_1 5874,473609
#define  USART_CR2_RTOEN 5875,473703
#define  USART_CR2_ADD 5876,473816
#define  USART_CR3_EIE 5879,474014
#define  USART_CR3_IREN 5880,474125
#define  USART_CR3_IRLP 5881,474230
#define  USART_CR3_HDSEL 5882,474333
#define  USART_CR3_NACK 5883,474443
#define  USART_CR3_SCEN 5884,474553
#define  USART_CR3_DMAR 5885,474663
#define  USART_CR3_DMAT 5886,474771
#define  USART_CR3_RTSE 5887,474882
#define  USART_CR3_CTSE 5888,474981
#define  USART_CR3_CTSIE 5889,475080
#define  USART_CR3_ONEBIT 5890,475189
#define  USART_CR3_OVRDIS 5891,475306
#define  USART_CR3_DDRE 5892,475410
#define  USART_CR3_DEM 5893,475529
#define  USART_CR3_DEP 5894,475636
#define  USART_CR3_SCARCNT 5895,475757
#define  USART_CR3_SCARCNT_0 5896,475892
#define  USART_CR3_SCARCNT_1 5897,475986
#define  USART_CR3_SCARCNT_2 5898,476080
#define  USART_CR3_WUS 5899,476174
#define  USART_CR3_WUS_0 5900,476311
#define  USART_CR3_WUS_1 5901,476405
#define  USART_CR3_WUFIE 5902,476499
#define  USART_BRR_DIV_FRACTION 5905,476696
#define  USART_BRR_DIV_MANTISSA 5906,476805
#define  USART_GTPR_PSC 5909,476998
#define  USART_GTPR_GT 5910,477118
#define  USART_RTOR_RTO 5914,477324
#define  USART_RTOR_BLEN 5915,477436
#define  USART_RQR_ABRRQ 5918,477621
#define  USART_RQR_SBKRQ 5919,477732
#define  USART_RQR_MMRQ 5920,477839
#define  USART_RQR_RXFRQ 5921,477945
#define  USART_RQR_TXFRQ 5922,478060
#define  USART_ISR_PE 5925,478260
#define  USART_ISR_FE 5926,478361
#define  USART_ISR_NE 5927,478463
#define  USART_ISR_ORE 5928,478571
#define  USART_ISR_IDLE 5929,478673
#define  USART_ISR_RXNE 5930,478780
#define  USART_ISR_TC 5931,478897
#define  USART_ISR_TXE 5932,479007
#define  USART_ISR_LBDF 5933,479124
#define  USART_ISR_CTSIF 5934,479237
#define  USART_ISR_CTS 5935,479344
#define  USART_ISR_RTOF 5936,479441
#define  USART_ISR_EOBF 5937,479547
#define  USART_ISR_ABRE 5938,479653
#define  USART_ISR_ABRF 5939,479762
#define  USART_ISR_BUSY 5940,479870
#define  USART_ISR_CMF 5941,479968
#define  USART_ISR_SBKF 5942,480077
#define  USART_ISR_RWU 5943,480181
#define  USART_ISR_WUF 5944,480305
#define  USART_ISR_TEACK 5945,480421
#define  USART_ISR_REACK 5946,480542
#define  USART_ICR_PECF 5949,480746
#define  USART_ICR_FECF 5950,480858
#define  USART_ICR_NCF 5951,480971
#define  USART_ICR_ORECF 5952,481085
#define  USART_ICR_IDLECF 5953,481198
#define  USART_ICR_TCCF 5954,481316
#define  USART_ICR_LBDCF 5955,481437
#define  USART_ICR_CTSCF 5956,481556
#define  USART_ICR_RTOCF 5957,481669
#define  USART_ICR_EOBCF 5958,481786
#define  USART_ICR_CMCF 5959,481898
#define  USART_ICR_WUCF 5960,482013
#define  USART_RDR_RDR 5963,482219
#define  USART_TDR_TDR 5966,482426
#define USB_CNTR 5973,482962
#define USB_ISTR 5974,483063
#define USB_FNR 5975,483173
#define USB_DADDR 5976,483279
#define USB_BTABLE 5977,483387
#define USB_ISTR_CTR 5980,483585
#define USB_ISTR_PMAOVR 5981,483704
#define USB_ISTR_ERR 5982,483824
#define USB_ISTR_WKUP 5983,483932
#define USB_ISTR_SUSP 5984,484042
#define USB_ISTR_RESET 5985,484152
#define USB_ISTR_SOF 5986,484260
#define USB_ISTR_ESOF 5987,484377
#define USB_ISTR_DIR 5988,484503
#define USB_ISTR_EP_ID 5989,484630
#define USB_ISTR_PMAOVRM 5992,484776
#define USB_CLR_CTR 5994,484820
#define USB_CLR_PMAOVR 5995,484929
#define USB_CLR_ERR 5996,485038
#define USB_CLR_WKUP 5997,485136
#define USB_CLR_SUSP 5998,485236
#define USB_CLR_RESET 5999,485336
#define USB_CLR_SOF 6000,485434
#define USB_CLR_ESOF 6001,485541
#define USB_CLR_PMAOVRM 6004,485681
#define USB_CNTR_CTRM 6007,485805
#define USB_CNTR_PMAOVR 6008,485912
#define USB_CNTR_ERRM 6009,486020
#define USB_CNTR_WKUPM 6010,486116
#define USB_CNTR_SUSPM 6011,486214
#define USB_CNTR_RESETM 6012,486312
#define USB_CNTR_SOFM 6013,486410
#define USB_CNTR_ESOFM 6014,486515
#define USB_CNTR_RESUME 6015,486629
#define USB_CNTR_FSUSP 6016,486729
#define USB_CNTR_LPMODE 6017,486828
#define USB_CNTR_PDWN 6018,486928
#define USB_CNTR_FRES 6019,487024
#define USB_CNTR_PMAOVRM 6022,487149
#define USB_CNTR_LP_MODE 6023,487191
#define USB_FNR_RXDP 6026,487317
#define USB_FNR_RXDM 6027,487425
#define USB_FNR_LCK 6028,487533
#define USB_FNR_LSOF 6029,487625
#define USB_FNR_FN 6030,487719
#define USB_DADDR_EF 6033,487901
#define USB_DADDR_ADD 6034,488021
#define USB_EP0R 6037,488209
#define USB_EP1R 6038,488319
#define USB_EP2R 6039,488429
#define USB_EP3R 6040,488539
#define USB_EP4R 6041,488649
#define USB_EP5R 6042,488759
#define USB_EP6R 6043,488869
#define USB_EP7R 6044,488979
#define USB_EP_CTR_RX 6046,489111
#define USB_EP_DTOG_RX 6047,489226
#define USB_EPRX_STAT 6048,489336
#define USB_EP_SETUP 6049,489451
#define USB_EP_T_FIELD 6050,489552
#define USB_EP_KIND 6051,489652
#define USB_EP_CTR_TX 6052,489752
#define USB_EP_DTOG_TX 6053,489867
#define USB_EPTX_STAT 6054,489977
#define USB_EPADDR_FIELD 6055,490092
#define USB_EPREG_MASK 6058,490252
#define USB_EP_TYPE_MASK 6060,490482
#define USB_EP_BULK 6061,490586
#define USB_EP_CONTROL 6062,490685
#define USB_EP_ISOCHRONOUS 6063,490787
#define USB_EP_INTERRUPT 6064,490893
#define USB_EP_T_MASK 6065,490997
#define USB_EPKIND_MASK 6067,491127
#define USB_EP_TX_DIS 6069,491352
#define USB_EP_TX_STALL 6070,491458
#define USB_EP_TX_NAK 6071,491563
#define USB_EP_TX_VALID 6072,491666
#define USB_EPTX_DTOG1 6073,491769
#define USB_EPTX_DTOG2 6074,491883
#define USB_EPTX_DTOGMASK 6075,491997
#define USB_EP_RX_DIS 6077,492180
#define USB_EP_RX_STALL 6078,492286
#define USB_EP_RX_NAK 6079,492391
#define USB_EP_RX_VALID 6080,492494
#define USB_EPRX_DTOG1 6081,492597
#define USB_EPRX_DTOG2 6082,492711
#define USB_EPRX_DTOGMASK 6083,492825
#define  WWDG_CR_T 6091,493378
#define  WWDG_CR_T0 6092,493502
#define  WWDG_CR_T1 6093,493591
#define  WWDG_CR_T2 6094,493680
#define  WWDG_CR_T3 6095,493769
#define  WWDG_CR_T4 6096,493858
#define  WWDG_CR_T5 6097,493947
#define  WWDG_CR_T6 6098,494036
#define  WWDG_CR_WDGA 6100,494127
#define  WWDG_CFR_W 6103,494309
#define  WWDG_CFR_W0 6104,494425
#define  WWDG_CFR_W1 6105,494514
#define  WWDG_CFR_W2 6106,494603
#define  WWDG_CFR_W3 6107,494692
#define  WWDG_CFR_W4 6108,494781
#define  WWDG_CFR_W5 6109,494870
#define  WWDG_CFR_W6 6110,494959
#define  WWDG_CFR_WDGTB 6112,495050
#define  WWDG_CFR_WDGTB0 6113,495162
#define  WWDG_CFR_WDGTB1 6114,495251
#define  WWDG_CFR_EWI 6116,495342
#define  WWDG_SR_EWIF 6119,495532
#define IS_ADC_ALL_INSTANCE(6134,495819
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(6137,495988
#define IS_ADC_COMMON_INSTANCE(6139,496065
#define IS_CAN_ALL_INSTANCE(6141,496219
#define IS_COMP_ALL_INSTANCE(6144,496362
#define IS_COMP_DAC1SWITCH_INSTANCE(6150,496714
#define IS_COMP_WINDOWMODE_INSTANCE(6153,496867
#define IS_CRC_ALL_INSTANCE(6158,497172
#define IS_DAC_ALL_INSTANCE(6161,497315
#define IS_DAC_CHANNEL_INSTANCE(6163,497377
#define IS_DMA_ALL_INSTANCE(6168,497601
#define IS_GPIO_ALL_INSTANCE(6182,498581
#define IS_GPIO_AF_INSTANCE(6189,498993
#define IS_GPIO_LOCK_INSTANCE(6196,499405
#define IS_I2C_ALL_INSTANCE(6201,499692
#define IS_I2S_ALL_INSTANCE(6205,499904
#define IS_OPAMP_ALL_INSTANCE(6209,500116
#define IS_IWDG_ALL_INSTANCE(6213,500336
#define IS_RTC_ALL_INSTANCE(6216,500482
#define IS_SMBUS_ALL_INSTANCE(6219,500626
#define IS_SPI_ALL_INSTANCE(6223,500842
#define IS_TIM_INSTANCE(6228,501120
#define IS_TIM_CC1_INSTANCE(6239,501498
#define IS_TIM_CC2_INSTANCE(6249,501847
#define IS_TIM_CC3_INSTANCE(6257,502130
#define IS_TIM_CC4_INSTANCE(6264,502379
#define IS_TIM_CC5_INSTANCE(6271,502628
#define IS_TIM_CC6_INSTANCE(6275,502776
#define IS_TIM_CLOCK_SELECT_INSTANCE(6281,503012
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(6289,503310
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(6296,503576
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(6303,503847
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(6311,504147
#define IS_TIM_OCXREF_CLEAR_INSTANCE(6319,504443
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(6326,504701
#define IS_TIM_HALL_INTERFACE_INSTANCE(6333,504964
#define IS_TIM_XOR_INSTANCE(6337,505123
#define IS_TIM_MASTER_INSTANCE(6345,505406
#define IS_TIM_SLAVE_INSTANCE(6354,505725
#define IS_TIM_SYNCHRO_INSTANCE(6362,506010
#define IS_TIM_32B_COUNTER_INSTANCE(6371,506338
#define IS_TIM_DMABURST_INSTANCE(6375,506496
#define IS_TIM_BREAK_INSTANCE(6385,506856
#define IS_TIM_CCX_INSTANCE(6392,507124
#define IS_TIM_CCXN_INSTANCE(6430,508998
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(6446,509782
#define IS_TIM_REPETITION_COUNTER_INSTANCE(6453,510047
#define IS_TIM_CLOCK_DIVISION_INSTANCE(6460,510312
#define IS_TIM_BKIN2_INSTANCE(6470,510672
#define IS_TIM_TRGO2_INSTANCE(6474,510822
#define IS_TIM_DMA_INSTANCE(6478,510974
#define IS_TIM_DMA_CC_INSTANCE(6489,511366
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(6499,511718
#define IS_TIM_REMAP_INSTANCE(6506,511982
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(6511,512168
#define IS_TSC_ALL_INSTANCE(6515,512333
#define IS_USART_INSTANCE(6518,512476
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(6523,512754
#define IS_UART_INSTANCE(6528,513101
#define IS_UART_HALFDUPLEX_INSTANCE(6535,513552
#define IS_UART_LIN_INSTANCE(6542,514089
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(6549,514570
#define IS_UART_HWFLOW_INSTANCE(6556,515064
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(6561,515360
#define IS_UART_DRIVER_ENABLE_INSTANCE(6566,515704
#define IS_SMARTCARD_INSTANCE(6571,516021
#define IS_IRDA_INSTANCE(6576,516311
#define IS_UART_DMA_INSTANCE(6583,516725
#define IS_USB_ALL_INSTANCE(6589,517080
#define IS_WWDG_ALL_INSTANCE(6592,517223
#define ADC1_IRQn 6608,517913
#define COMP1_2_3_IRQn 6609,517950
#define COMP2_IRQn 6610,517988
#define COMP_IRQn 6611,518026
#define COMP4_5_6_IRQn 6612,518064
#define TIM15_IRQn 6613,518102
#define TIM18_DAC2_IRQn 6614,518147
#define TIM17_IRQn 6615,518185
#define TIM16_IRQn 6616,518234
#define TIM6_DAC1_IRQn 6617,518278
#define CEC_IRQn 6618,518317
#define USBWakeUp_IRQn 6619,518357
#define CAN_TX_IRQn 6620,518401
#define CAN_RX0_IRQn 6621,518445
#define ADC1_IRQHandler 6625,518526
#define COMP1_2_3_IRQHandler 6626,518575
#define COMP2_IRQHandler 6627,518625
#define COMP_IRQHandler 6628,518675
#define COMP4_5_6_IRQHandler 6629,518725
#define TIM15_IRQHandler 6630,518775
#define TIM18_DAC2_IRQHandler 6631,518832
#define TIM17_IRQHandler 6632,518882
#define TIM16_IRQHandler 6633,518943
#define TIM6_DAC1_IRQHandler 6634,518999
#define CEC_IRQHandler 6635,519050
#define USBWakeUp_IRQHandler 6636,519102
#define CAN_TX_IRQHandler 6637,519158
#define CAN_RX0_IRQHandler 6638,519214

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f303xc.h,194905
#define __STM32F303xC_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  PVD_IRQn 97,4732
  TAMP_STAMP_IRQn 98,4847
  RTC_WKUP_IRQn 99,4962
  FLASH_IRQn 100,5077
  RCC_IRQn 101,5192
  EXTI0_IRQn 102,5307
  EXTI1_IRQn 103,5422
  EXTI2_TSC_IRQn 104,5537
  EXTI3_IRQn 105,5652
  EXTI4_IRQn 106,5767
  DMA1_Channel1_IRQn 107,5882
  DMA1_Channel2_IRQn 108,5997
  DMA1_Channel3_IRQn 109,6112
  DMA1_Channel4_IRQn 110,6227
  DMA1_Channel5_IRQn 111,6342
  DMA1_Channel6_IRQn 112,6457
  DMA1_Channel7_IRQn 113,6572
  ADC1_2_IRQn 114,6687
  USB_HP_CAN_TX_IRQn 115,6802
  USB_LP_CAN_RX0_IRQn 116,6917
  CAN_RX1_IRQn 117,7032
  CAN_SCE_IRQn 118,7147
  EXTI9_5_IRQn 119,7262
  TIM1_BRK_TIM15_IRQn 120,7377
  TIM1_UP_TIM16_IRQn 121,7492
  TIM1_TRG_COM_TIM17_IRQn 122,7607
  TIM1_CC_IRQn 123,7722
  TIM2_IRQn 124,7837
  TIM3_IRQn 125,7952
  TIM4_IRQn 126,8067
  I2C1_EV_IRQn 127,8182
  I2C1_ER_IRQn 128,8297
  I2C2_EV_IRQn 129,8412
  I2C2_ER_IRQn 130,8527
  SPI1_IRQn 131,8642
  SPI2_IRQn 132,8757
  USART1_IRQn 133,8872
  USART2_IRQn 134,8987
  USART3_IRQn 135,9102
  EXTI15_10_IRQn 136,9217
  RTC_Alarm_IRQn 137,9332
  USBWakeUp_IRQn 138,9448
  TIM8_BRK_IRQn 139,9563
  TIM8_UP_IRQn 140,9678
  TIM8_TRG_COM_IRQn 141,9793
  TIM8_CC_IRQn 142,9908
  ADC3_IRQn 143,10023
  SPI3_IRQn 144,10138
  UART4_IRQn 145,10253
  UART5_IRQn 146,10368
  TIM6_DAC_IRQn 147,10483
  TIM7_IRQn 148,10589
  DMA2_Channel1_IRQn 149,10704
  DMA2_Channel2_IRQn 150,10819
  DMA2_Channel3_IRQn 151,10934
  DMA2_Channel4_IRQn 152,11049
  DMA2_Channel5_IRQn 153,11164
  ADC4_IRQn 154,11279
  COMP1_2_3_IRQn 155,11394
  COMP4_5_6_IRQn 156,11509
  COMP7_IRQn 157,11624
  USB_HP_IRQn 158,11739
  USB_LP_IRQn 159,11854
  USBWakeUp_RMP_IRQn 160,11969
  FPU_IRQn 161,12084
} IRQn_Type;162,12200
  __IO uint32_t ISR;182,12542
  __IO uint32_t IER;183,12657
  __IO uint32_t CR;184,12772
  __IO uint32_t CFGR;185,12887
  uint32_t      RESERVED0;186,13002
  __IO uint32_t SMPR1;187,13117
  __IO uint32_t SMPR2;188,13232
  uint32_t      RESERVED1;189,13347
  __IO uint32_t TR1;190,13462
  __IO uint32_t TR2;191,13577
  __IO uint32_t TR3;192,13692
  uint32_t      RESERVED2;193,13807
  __IO uint32_t SQR1;194,13922
  __IO uint32_t SQR2;195,14037
  __IO uint32_t SQR3;196,14152
  __IO uint32_t SQR4;197,14267
  __IO uint32_t DR;198,14382
  uint32_t      RESERVED3;199,14497
  uint32_t      RESERVED4;200,14612
  __IO uint32_t JSQR;201,14727
  uint32_t      RESERVED5[RESERVED5202,14842
  __IO uint32_t OFR1;203,14957
  __IO uint32_t OFR2;204,15072
  __IO uint32_t OFR3;205,15187
  __IO uint32_t OFR4;206,15302
  uint32_t      RESERVED6[RESERVED6207,15417
  __IO uint32_t JDR1;208,15532
  __IO uint32_t JDR2;209,15647
  __IO uint32_t JDR3;210,15762
  __IO uint32_t JDR4;211,15877
  uint32_t      RESERVED7[RESERVED7212,15992
  __IO uint32_t AWD2CR;213,16107
  __IO uint32_t AWD3CR;214,16222
  uint32_t      RESERVED8;215,16337
  uint32_t      RESERVED9;216,16452
  __IO uint32_t DIFSEL;217,16567
  __IO uint32_t CALFACT;218,16682
} ADC_TypeDef;220,16799
  __IO uint32_t CSR;224,16836
  uint32_t      RESERVED;225,16966
  __IO uint32_t CCR;226,17096
  __IO uint32_t CDR;227,17226
} ADC_Common_TypeDef;229,17436
  __IO uint32_t TIR;236,17537
  __IO uint32_t TDTR;237,17603
  __IO uint32_t TDLR;238,17690
  __IO uint32_t TDHR;239,17751
} CAN_TxMailBox_TypeDef;240,17813
  __IO uint32_t RIR;247,17919
  __IO uint32_t RDTR;248,17995
  __IO uint32_t RDLR;249,18095
  __IO uint32_t RDHR;250,18169
} CAN_FIFOMailBox_TypeDef;251,18244
  __IO uint32_t FR1;258,18355
  __IO uint32_t FR2;259,18412
} CAN_FilterRegister_TypeDef;260,18469
  __IO uint32_t              MCR;267,18568
  __IO uint32_t              MSR;268,18694
  __IO uint32_t              TSR;269,18820
  __IO uint32_t              RF0R;270,18946
  __IO uint32_t              RF1R;271,19072
  __IO uint32_t              IER;272,19198
  __IO uint32_t              ESR;273,19324
  __IO uint32_t              BTR;274,19450
  uint32_t                   RESERVED0[RESERVED0275,19576
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox276,19702
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox277,19828
  uint32_t                   RESERVED1[RESERVED1278,19954
  __IO uint32_t              FMR;279,20080
  __IO uint32_t              FM1R;280,20206
  uint32_t                   RESERVED2;281,20332
  __IO uint32_t              FS1R;282,20458
  uint32_t                   RESERVED3;283,20584
  __IO uint32_t              FFA1R;284,20710
  uint32_t                   RESERVED4;285,20836
  __IO uint32_t              FA1R;286,20962
  uint32_t                   RESERVED5[RESERVED5287,21088
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister288,21214
} CAN_TypeDef;289,21340
  __IO uint32_t CSR;297,21421
} COMP_TypeDef;298,21511
  __IO uint32_t DR;306,21595
  __IO uint8_t  IDR;307,21699
  uint8_t       RESERVED0;308,21803
  uint16_t      RESERVED1;309,21907
  __IO uint32_t CR;310,22011
  uint32_t      RESERVED2;311,22115
  __IO uint32_t INIT;312,22219
  __IO uint32_t POL;313,22323
} CRC_TypeDef;314,22427
  __IO uint32_t CR;322,22517
  __IO uint32_t SWTRIGR;323,22630
  __IO uint32_t DHR12R1;324,22743
  __IO uint32_t DHR12L1;325,22856
  __IO uint32_t DHR8R1;326,22969
  __IO uint32_t DHR12R2;327,23082
  __IO uint32_t DHR12L2;328,23195
  __IO uint32_t DHR8R2;329,23308
  __IO uint32_t DHR12RD;330,23421
  __IO uint32_t DHR12LD;331,23534
  __IO uint32_t DHR8RD;332,23647
  __IO uint32_t DOR1;333,23760
  __IO uint32_t DOR2;334,23873
  __IO uint32_t SR;335,23986
} DAC_TypeDef;336,24099
  __IO uint32_t IDCODE;344,24171
  __IO uint32_t CR;345,24260
  __IO uint32_t APB1FZ;346,24349
  __IO uint32_t APB2FZ;347,24438
}DBGMCU_TypeDef;DBGMCU_TypeDef348,24527
  __IO uint32_t CCR;356,24606
  __IO uint32_t CNDTR;357,24724
  __IO uint32_t CPAR;358,24842
  __IO uint32_t CMAR;359,24960
} DMA_Channel_TypeDef;360,25078
  __IO uint32_t ISR;364,25123
  __IO uint32_t IFCR;365,25241
} DMA_TypeDef;366,25359
  __IO uint32_t IMR;374,25457
  __IO uint32_t EMR;375,25574
  __IO uint32_t RTSR;376,25691
  __IO uint32_t FTSR;377,25808
  __IO uint32_t SWIER;378,25925
  __IO uint32_t PR;379,26042
  uint32_t      RESERVED1;380,26159
  uint32_t      RESERVED2;381,26276
  __IO uint32_t IMR2;382,26393
  __IO uint32_t EMR2;383,26510
  __IO uint32_t RTSR2;384,26627
  __IO uint32_t FTSR2;385,26744
  __IO uint32_t SWIER2;386,26861
  __IO uint32_t PR2;387,26978
}EXTI_TypeDef;EXTI_TypeDef388,27095
  __IO uint32_t ACR;396,27173
  __IO uint32_t KEYR;397,27277
  __IO uint32_t OPTKEYR;398,27381
  __IO uint32_t SR;399,27485
  __IO uint32_t CR;400,27589
  __IO uint32_t AR;401,27693
  uint32_t      RESERVED;402,27797
  __IO uint32_t OBR;403,27901
  __IO uint32_t WRPR;404,28005
} FLASH_TypeDef;406,28111
  __IO uint16_t RDP;413,28196
  __IO uint16_t USER;414,28302
  uint16_t RESERVED0;415,28408
  uint16_t RESERVED1;416,28514
  __IO uint16_t WRP0;417,28620
  __IO uint16_t WRP1;418,28726
  __IO uint16_t WRP2;419,28832
  __IO uint16_t WRP3;420,28938
} OB_TypeDef;421,29044
  __IO uint32_t MODER;429,29125
  __IO uint32_t OTYPER;430,29229
  __IO uint32_t OSPEEDR;431,29333
  __IO uint32_t PUPDR;432,29437
  __IO uint32_t IDR;433,29541
  __IO uint32_t ODR;434,29645
  __IO uint32_t BSRR;435,29749
  __IO uint32_t LCKR;436,29848
  __IO uint32_t AFR[AFR437,29952
  __IO uint32_t BRR;438,30056
}GPIO_TypeDef;GPIO_TypeDef439,30155
  __IO uint32_t CSR;447,30247
} OPAMP_TypeDef;448,30351
  __IO uint32_t CFGR1;456,30447
  __IO uint32_t RCR;457,30560
  __IO uint32_t EXTICR[EXTICR458,30669
  __IO uint32_t CFGR2;459,30784
} SYSCFG_TypeDef;460,30897
  __IO uint32_t CR1;468,30997
  __IO uint32_t CR2;469,31088
  __IO uint32_t OAR1;470,31179
  __IO uint32_t OAR2;471,31270
  __IO uint32_t TIMINGR;472,31361
  __IO uint32_t TIMEOUTR;473,31452
  __IO uint32_t ISR;474,31543
  __IO uint32_t ICR;475,31634
  __IO uint32_t PECR;476,31725
  __IO uint32_t RXDR;477,31816
  __IO uint32_t TXDR;478,31907
}I2C_TypeDef;I2C_TypeDef479,31998
  __IO uint32_t KR;487,32080
  __IO uint32_t PR;488,32157
  __IO uint32_t RLR;489,32234
  __IO uint32_t SR;490,32311
  __IO uint32_t WINR;491,32388
} IWDG_TypeDef;492,32465
  __IO uint32_t CR;500,32542
  __IO uint32_t CSR;501,32629
} PWR_TypeDef;502,32716
  __IO uint32_t CR;509,32800
  __IO uint32_t CFGR;510,32919
  __IO uint32_t CIR;511,33038
  __IO uint32_t APB2RSTR;512,33157
  __IO uint32_t APB1RSTR;513,33276
  __IO uint32_t AHBENR;514,33395
  __IO uint32_t APB2ENR;515,33514
  __IO uint32_t APB1ENR;516,33633
  __IO uint32_t BDCR;517,33752
  __IO uint32_t CSR;518,33871
  __IO uint32_t AHBRSTR;519,33990
  __IO uint32_t CFGR2;520,34109
  __IO uint32_t CFGR3;521,34228
} RCC_TypeDef;522,34347
  __IO uint32_t TR;530,34425
  __IO uint32_t DR;531,34541
  __IO uint32_t CR;532,34657
  __IO uint32_t ISR;533,34773
  __IO uint32_t PRER;534,34889
  __IO uint32_t WUTR;535,35005
  uint32_t RESERVED0;536,35121
  __IO uint32_t ALRMAR;537,35237
  __IO uint32_t ALRMBR;538,35353
  __IO uint32_t WPR;539,35469
  __IO uint32_t SSR;540,35585
  __IO uint32_t SHIFTR;541,35701
  __IO uint32_t TSTR;542,35817
  __IO uint32_t TSDR;543,35933
  __IO uint32_t TSSSR;544,36049
  __IO uint32_t CALR;545,36165
  __IO uint32_t TAFCR;546,36281
  __IO uint32_t ALRMASSR;547,36397
  __IO uint32_t ALRMBSSR;548,36513
  uint32_t RESERVED7;549,36629
  __IO uint32_t BKP0R;550,36745
  __IO uint32_t BKP1R;551,36861
  __IO uint32_t BKP2R;552,36977
  __IO uint32_t BKP3R;553,37093
  __IO uint32_t BKP4R;554,37209
  __IO uint32_t BKP5R;555,37325
  __IO uint32_t BKP6R;556,37441
  __IO uint32_t BKP7R;557,37557
  __IO uint32_t BKP8R;558,37673
  __IO uint32_t BKP9R;559,37789
  __IO uint32_t BKP10R;560,37905
  __IO uint32_t BKP11R;561,38021
  __IO uint32_t BKP12R;562,38137
  __IO uint32_t BKP13R;563,38253
  __IO uint32_t BKP14R;564,38369
  __IO uint32_t BKP15R;565,38485
} RTC_TypeDef;566,38601
  __IO uint32_t CR1;575,38693
  __IO uint32_t CR2;576,38802
  __IO uint32_t SR;577,38911
  __IO uint32_t DR;578,39020
  __IO uint32_t CRCPR;579,39129
  __IO uint32_t RXCRCR;580,39238
  __IO uint32_t TXCRCR;581,39347
  __IO uint32_t I2SCFGR;582,39456
  __IO uint32_t I2SPR;583,39565
} SPI_TypeDef;584,39674
  __IO uint32_t CR1;591,39738
  __IO uint32_t CR2;592,39834
  __IO uint32_t SMCR;593,39930
  __IO uint32_t DIER;594,40026
  __IO uint32_t SR;595,40122
  __IO uint32_t EGR;596,40218
  __IO uint32_t CCMR1;597,40314
  __IO uint32_t CCMR2;598,40410
  __IO uint32_t CCER;599,40506
  __IO uint32_t CNT;600,40602
  __IO uint32_t PSC;601,40698
  __IO uint32_t ARR;602,40794
  __IO uint32_t RCR;603,40890
  __IO uint32_t CCR1;604,40986
  __IO uint32_t CCR2;605,41082
  __IO uint32_t CCR3;606,41178
  __IO uint32_t CCR4;607,41274
  __IO uint32_t BDTR;608,41370
  __IO uint32_t DCR;609,41466
  __IO uint32_t DMAR;610,41562
  __IO uint32_t OR;611,41658
  __IO uint32_t CCMR3;612,41754
  __IO uint32_t CCR5;613,41850
  __IO uint32_t CCR6;614,41946
} TIM_TypeDef;615,42042
  __IO uint32_t CR;622,42133
  __IO uint32_t IER;623,42252
  __IO uint32_t ICR;624,42371
  __IO uint32_t ISR;625,42490
  __IO uint32_t IOHCR;626,42609
  uint32_t      RESERVED1;627,42728
  __IO uint32_t IOASCR;628,42847
  uint32_t      RESERVED2;629,42966
  __IO uint32_t IOSCR;630,43085
  uint32_t      RESERVED3;631,43204
  __IO uint32_t IOCCR;632,43323
  uint32_t      RESERVED4;633,43442
  __IO uint32_t IOGCSR;634,43561
  __IO uint32_t IOGXCR[IOGXCR635,43680
} TSC_TypeDef;636,43802
  __IO uint32_t CR1;644,43920
  __IO uint32_t CR2;645,44016
  __IO uint32_t CR3;646,44112
  __IO uint32_t BRR;647,44208
  __IO uint32_t GTPR;648,44304
  __IO uint32_t RTOR;649,44400
  __IO uint32_t RQR;650,44496
  __IO uint32_t ISR;651,44592
  __IO uint32_t ICR;652,44688
  __IO uint16_t RDR;653,44784
  uint16_t  RESERVED1;654,44880
  __IO uint16_t TDR;655,44976
  uint16_t  RESERVED2;656,45072
} USART_TypeDef;657,45168
  __IO uint16_t EP0R;665,45274
  __IO uint16_t RESERVED0;666,45378
  __IO uint16_t EP1R;667,45434
  __IO uint16_t RESERVED1;668,45537
  __IO uint16_t EP2R;669,45595
  __IO uint16_t RESERVED2;670,45698
  __IO uint16_t EP3R;671,45756
  __IO uint16_t RESERVED3;672,45860
  __IO uint16_t EP4R;673,45918
  __IO uint16_t RESERVED4;674,46021
  __IO uint16_t EP5R;675,46079
  __IO uint16_t RESERVED5;676,46182
  __IO uint16_t EP6R;677,46240
  __IO uint16_t RESERVED6;678,46343
  __IO uint16_t EP7R;679,46401
  __IO uint16_t RESERVED7[RESERVED7680,46504
  __IO uint16_t CNTR;681,46560
  __IO uint16_t RESERVED8;682,46663
  __IO uint16_t ISTR;683,46721
  __IO uint16_t RESERVED9;684,46824
  __IO uint16_t FNR;685,46882
  __IO uint16_t RESERVEDA;686,46985
  __IO uint16_t DADDR;687,47043
  __IO uint16_t RESERVEDB;688,47146
  __IO uint16_t BTABLE;689,47204
  __IO uint16_t RESERVEDC;690,47307
} USB_TypeDef;691,47358
  __IO uint32_t CR;698,47434
  __IO uint32_t CFR;699,47515
  __IO uint32_t SR;700,47596
} WWDG_TypeDef;701,47677
#define FLASH_BASE 707,47751
#define CCMDATARAM_BASE 708,47852
#define SRAM_BASE 709,47985
#define PERIPH_BASE 710,48085
#define SRAM_BB_BASE 711,48191
#define PERIPH_BB_BASE 712,48294
#define APB1PERIPH_BASE 716,48438
#define APB2PERIPH_BASE 717,48481
#define AHB1PERIPH_BASE 718,48539
#define AHB2PERIPH_BASE 719,48597
#define AHB3PERIPH_BASE 720,48655
#define TIM2_BASE 723,48741
#define TIM3_BASE 724,48803
#define TIM4_BASE 725,48865
#define TIM6_BASE 726,48927
#define TIM7_BASE 727,48989
#define RTC_BASE 728,49051
#define WWDG_BASE 729,49113
#define IWDG_BASE 730,49175
#define I2S2ext_BASE 731,49237
#define SPI2_BASE 732,49299
#define SPI3_BASE 733,49361
#define I2S3ext_BASE 734,49423
#define USART2_BASE 735,49485
#define USART3_BASE 736,49547
#define UART4_BASE 737,49609
#define UART5_BASE 738,49671
#define I2C1_BASE 739,49733
#define I2C2_BASE 740,49795
#define USB_BASE 741,49857
#define USB_PMAADDR 742,49968
#define CAN_BASE 743,50077
#define PWR_BASE 744,50139
#define DAC1_BASE 745,50201
#define DAC_BASE 746,50263
#define SYSCFG_BASE 749,50333
#define COMP1_BASE 750,50395
#define COMP2_BASE 751,50457
#define COMP3_BASE 752,50519
#define COMP4_BASE 753,50581
#define COMP5_BASE 754,50643
#define COMP6_BASE 755,50705
#define COMP7_BASE 756,50767
#define COMP_BASE 757,50829
#define OPAMP1_BASE 758,50871
#define OPAMP2_BASE 759,50933
#define OPAMP3_BASE 760,50995
#define OPAMP4_BASE 761,51057
#define OPAMP_BASE 762,51119
#define EXTI_BASE 763,51162
#define TIM1_BASE 764,51224
#define SPI1_BASE 765,51286
#define TIM8_BASE 766,51348
#define USART1_BASE 767,51410
#define TIM15_BASE 768,51472
#define TIM16_BASE 769,51534
#define TIM17_BASE 770,51596
#define DMA1_BASE 773,51686
#define DMA1_Channel1_BASE 774,51748
#define DMA1_Channel2_BASE 775,51810
#define DMA1_Channel3_BASE 776,51872
#define DMA1_Channel4_BASE 777,51934
#define DMA1_Channel5_BASE 778,51996
#define DMA1_Channel6_BASE 779,52058
#define DMA1_Channel7_BASE 780,52120
#define DMA2_BASE 781,52182
#define DMA2_Channel1_BASE 782,52244
#define DMA2_Channel2_BASE 783,52306
#define DMA2_Channel3_BASE 784,52368
#define DMA2_Channel4_BASE 785,52430
#define DMA2_Channel5_BASE 786,52492
#define RCC_BASE 787,52554
#define FLASH_R_BASE 788,52616
#define OB_BASE 789,52715
#define CRC_BASE 790,52813
#define TSC_BASE 791,52875
#define GPIOA_BASE 794,52965
#define GPIOB_BASE 795,53027
#define GPIOC_BASE 796,53089
#define GPIOD_BASE 797,53151
#define GPIOE_BASE 798,53213
#define GPIOF_BASE 799,53275
#define ADC1_BASE 802,53365
#define ADC2_BASE 803,53427
#define ADC1_2_COMMON_BASE 804,53489
#define ADC3_BASE 805,53551
#define ADC4_BASE 806,53613
#define ADC3_4_COMMON_BASE 807,53675
#define DBGMCU_BASE 809,53739
#define TIM2 817,53908
#define TIM3 818,53965
#define TIM4 819,54022
#define TIM6 820,54079
#define TIM7 821,54136
#define RTC 822,54193
#define WWDG 823,54249
#define IWDG 824,54307
#define I2S2ext 825,54365
#define SPI2 826,54425
#define SPI3 827,54482
#define I2S3ext 828,54539
#define USART2 829,54599
#define USART3 830,54660
#define UART4 831,54721
#define UART5 832,54781
#define I2C1 833,54841
#define I2C2 834,54898
#define CAN 835,54955
#define PWR 836,55011
#define DAC 837,55067
#define DAC1 838,55123
#define COMP 839,55180
#define COMP1 840,55238
#define COMP2 841,55297
#define COMP3 842,55356
#define COMP4 843,55415
#define COMP5 844,55474
#define COMP6 845,55533
#define COMP7 846,55592
#define OPAMP1 847,55651
#define OPAMP 848,55712
#define OPAMP2 849,55772
#define OPAMP3 850,55833
#define OPAMP4 851,55894
#define SYSCFG 852,55955
#define EXTI 853,56017
#define TIM1 854,56075
#define SPI1 855,56132
#define TIM8 856,56189
#define USART1 857,56246
#define TIM15 858,56307
#define TIM16 859,56365
#define TIM17 860,56423
#define DBGMCU 861,56481
#define DMA1 862,56543
#define DMA1_Channel1 863,56600
#define DMA1_Channel2 864,56674
#define DMA1_Channel3 865,56748
#define DMA1_Channel4 866,56822
#define DMA1_Channel5 867,56896
#define DMA1_Channel6 868,56970
#define DMA1_Channel7 869,57044
#define DMA2 870,57118
#define DMA2_Channel1 871,57175
#define DMA2_Channel2 872,57249
#define DMA2_Channel3 873,57323
#define DMA2_Channel4 874,57397
#define DMA2_Channel5 875,57471
#define RCC 876,57545
#define FLASH 877,57601
#define OB 878,57663
#define CRC 879,57717
#define TSC 880,57773
#define GPIOA 881,57829
#define GPIOB 882,57888
#define GPIOC 883,57947
#define GPIOD 884,58006
#define GPIOE 885,58065
#define GPIOF 886,58124
#define ADC1 887,58183
#define ADC2 888,58240
#define ADC3 889,58297
#define ADC4 890,58354
#define ADC1_2_COMMON 891,58411
#define ADC3_4_COMMON 892,58484
#define USB 893,58557
#define ADC_ISR_ADRD 918,59503
#define ADC_ISR_EOSMP 919,59589
#define ADC_ISR_EOC 920,59676
#define ADC_ISR_EOS 921,59773
#define ADC_ISR_OVR 922,59883
#define ADC_ISR_JEOC 923,59962
#define ADC_ISR_JEOS 924,60060
#define ADC_ISR_AWD1 925,60171
#define ADC_ISR_AWD2 926,60260
#define ADC_ISR_AWD3 927,60349
#define ADC_ISR_JQOVF 928,60438
#define ADC_IER_RDY 931,60626
#define ADC_IER_EOSMP 932,60723
#define ADC_IER_EOC 933,60822
#define ADC_IER_EOS 934,60931
#define ADC_IER_OVR 935,61053
#define ADC_IER_JEOC 936,61144
#define ADC_IER_JEOS 937,61254
#define ADC_IER_AWD1 938,61377
#define ADC_IER_AWD2 939,61478
#define ADC_IER_AWD3 940,61579
#define ADC_IER_JQOVF 941,61680
#define ADC_CR_ADEN 944,61879
#define ADC_CR_ADDIS 945,61959
#define ADC_CR_ADSTART 946,62040
#define ADC_CR_JADSTART 947,62133
#define ADC_CR_ADSTP 948,62227
#define ADC_CR_JADSTP 949,62319
#define ADC_CR_ADVREGEN 950,62412
#define ADC_CR_ADVREGEN_0 951,62502
#define ADC_CR_ADVREGEN_1 952,62582
#define ADC_CR_ADCALDIF 953,62662
#define ADC_CR_ADCAL 954,62761
#define ADC_CFGR_DMAEN 957,62924
#define ADC_CFGR_DMACFG 958,62998
#define ADC_CFGR_RES 960,63081
#define ADC_CFGR_RES_0 961,63160
#define ADC_CFGR_RES_1 962,63233
#define ADC_CFGR_ALIGN 964,63308
#define ADC_CFGR_EXTSEL 966,63389
#define ADC_CFGR_EXTSEL_0 967,63496
#define ADC_CFGR_EXTSEL_1 968,63571
#define ADC_CFGR_EXTSEL_2 969,63646
#define ADC_CFGR_EXTSEL_3 970,63721
#define ADC_CFGR_EXTEN 972,63798
#define ADC_CFGR_EXTEN_0 973,63929
#define ADC_CFGR_EXTEN_1 974,64004
#define ADC_CFGR_OVRMOD 976,64081
#define ADC_CFGR_CONT 977,64157
#define ADC_CFGR_AUTDLY 978,64277
#define ADC_CFGR_AUTOFF 979,64363
#define ADC_CFGR_DISCEN 980,64441
#define ADC_CFGR_DISCNUM 982,64546
#define ADC_CFGR_DISCNUM_0 983,64642
#define ADC_CFGR_DISCNUM_1 984,64719
#define ADC_CFGR_DISCNUM_2 985,64796
#define ADC_CFGR_JDISCEN 987,64875
#define ADC_CFGR_JQM 988,64977
#define ADC_CFGR_AWD1SGL 989,65056
#define ADC_CFGR_AWD1EN 990,65176
#define ADC_CFGR_JAWD1EN 991,65284
#define ADC_CFGR_JAUTO 992,65393
#define ADC_CFGR_AWD1CH 994,65494
#define ADC_CFGR_AWD1CH_0 995,65593
#define ADC_CFGR_AWD1CH_1 996,65669
#define ADC_CFGR_AWD1CH_2 997,65746
#define ADC_CFGR_AWD1CH_3 998,65823
#define ADC_CFGR_AWD1CH_4 999,65900
#define ADC_SMPR1_SMP0 1002,66064
#define ADC_SMPR1_SMP0_0 1003,66162
#define ADC_SMPR1_SMP0_1 1004,66236
#define ADC_SMPR1_SMP0_2 1005,66310
#define ADC_SMPR1_SMP1 1007,66386
#define ADC_SMPR1_SMP1_0 1008,66484
#define ADC_SMPR1_SMP1_1 1009,66558
#define ADC_SMPR1_SMP1_2 1010,66632
#define ADC_SMPR1_SMP2 1012,66708
#define ADC_SMPR1_SMP2_0 1013,66806
#define ADC_SMPR1_SMP2_1 1014,66880
#define ADC_SMPR1_SMP2_2 1015,66954
#define ADC_SMPR1_SMP3 1017,67030
#define ADC_SMPR1_SMP3_0 1018,67128
#define ADC_SMPR1_SMP3_1 1019,67202
#define ADC_SMPR1_SMP3_2 1020,67276
#define ADC_SMPR1_SMP4 1022,67352
#define ADC_SMPR1_SMP4_0 1023,67450
#define ADC_SMPR1_SMP4_1 1024,67524
#define ADC_SMPR1_SMP4_2 1025,67598
#define ADC_SMPR1_SMP5 1027,67674
#define ADC_SMPR1_SMP5_0 1028,67772
#define ADC_SMPR1_SMP5_1 1029,67846
#define ADC_SMPR1_SMP5_2 1030,67920
#define ADC_SMPR1_SMP6 1032,67996
#define ADC_SMPR1_SMP6_0 1033,68094
#define ADC_SMPR1_SMP6_1 1034,68168
#define ADC_SMPR1_SMP6_2 1035,68242
#define ADC_SMPR1_SMP7 1037,68318
#define ADC_SMPR1_SMP7_0 1038,68416
#define ADC_SMPR1_SMP7_1 1039,68490
#define ADC_SMPR1_SMP7_2 1040,68564
#define ADC_SMPR1_SMP8 1042,68640
#define ADC_SMPR1_SMP8_0 1043,68738
#define ADC_SMPR1_SMP8_1 1044,68812
#define ADC_SMPR1_SMP8_2 1045,68886
#define ADC_SMPR1_SMP9 1047,68962
#define ADC_SMPR1_SMP9_0 1048,69060
#define ADC_SMPR1_SMP9_1 1049,69134
#define ADC_SMPR1_SMP9_2 1050,69208
#define ADC_SMPR2_SMP10 1053,69369
#define ADC_SMPR2_SMP10_0 1054,69469
#define ADC_SMPR2_SMP10_1 1055,69545
#define ADC_SMPR2_SMP10_2 1056,69621
#define ADC_SMPR2_SMP11 1058,69699
#define ADC_SMPR2_SMP11_0 1059,69799
#define ADC_SMPR2_SMP11_1 1060,69875
#define ADC_SMPR2_SMP11_2 1061,69951
#define ADC_SMPR2_SMP12 1063,70029
#define ADC_SMPR2_SMP12_0 1064,70129
#define ADC_SMPR2_SMP12_1 1065,70205
#define ADC_SMPR2_SMP12_2 1066,70281
#define ADC_SMPR2_SMP13 1068,70359
#define ADC_SMPR2_SMP13_0 1069,70459
#define ADC_SMPR2_SMP13_1 1070,70535
#define ADC_SMPR2_SMP13_2 1071,70611
#define ADC_SMPR2_SMP14 1073,70689
#define ADC_SMPR2_SMP14_0 1074,70789
#define ADC_SMPR2_SMP14_1 1075,70865
#define ADC_SMPR2_SMP14_2 1076,70941
#define ADC_SMPR2_SMP15 1078,71019
#define ADC_SMPR2_SMP15_0 1079,71119
#define ADC_SMPR2_SMP15_1 1080,71195
#define ADC_SMPR2_SMP15_2 1081,71271
#define ADC_SMPR2_SMP16 1083,71349
#define ADC_SMPR2_SMP16_0 1084,71449
#define ADC_SMPR2_SMP16_1 1085,71525
#define ADC_SMPR2_SMP16_2 1086,71601
#define ADC_SMPR2_SMP17 1088,71679
#define ADC_SMPR2_SMP17_0 1089,71779
#define ADC_SMPR2_SMP17_1 1090,71855
#define ADC_SMPR2_SMP17_2 1091,71931
#define ADC_SMPR2_SMP18 1093,72009
#define ADC_SMPR2_SMP18_0 1094,72109
#define ADC_SMPR2_SMP18_1 1095,72185
#define ADC_SMPR2_SMP18_2 1096,72261
#define ADC_TR1_LT1 1099,72422
#define ADC_TR1_LT1_0 1100,72520
#define ADC_TR1_LT1_1 1101,72594
#define ADC_TR1_LT1_2 1102,72668
#define ADC_TR1_LT1_3 1103,72742
#define ADC_TR1_LT1_4 1104,72816
#define ADC_TR1_LT1_5 1105,72890
#define ADC_TR1_LT1_6 1106,72964
#define ADC_TR1_LT1_7 1107,73038
#define ADC_TR1_LT1_8 1108,73112
#define ADC_TR1_LT1_9 1109,73186
#define ADC_TR1_LT1_10 1110,73260
#define ADC_TR1_LT1_11 1111,73335
#define ADC_TR1_HT1 1113,73412
#define ADC_TR1_HT1_0 1114,73511
#define ADC_TR1_HT1_1 1115,73585
#define ADC_TR1_HT1_2 1116,73659
#define ADC_TR1_HT1_3 1117,73733
#define ADC_TR1_HT1_4 1118,73807
#define ADC_TR1_HT1_5 1119,73881
#define ADC_TR1_HT1_6 1120,73955
#define ADC_TR1_HT1_7 1121,74029
#define ADC_TR1_HT1_8 1122,74103
#define ADC_TR1_HT1_9 1123,74177
#define ADC_TR1_HT1_10 1124,74251
#define ADC_TR1_HT1_11 1125,74326
#define ADC_TR2_LT2 1128,74486
#define ADC_TR2_LT2_0 1129,74584
#define ADC_TR2_LT2_1 1130,74658
#define ADC_TR2_LT2_2 1131,74732
#define ADC_TR2_LT2_3 1132,74806
#define ADC_TR2_LT2_4 1133,74880
#define ADC_TR2_LT2_5 1134,74954
#define ADC_TR2_LT2_6 1135,75028
#define ADC_TR2_LT2_7 1136,75102
#define ADC_TR2_HT2 1138,75178
#define ADC_TR2_HT2_0 1139,75277
#define ADC_TR2_HT2_1 1140,75351
#define ADC_TR2_HT2_2 1141,75425
#define ADC_TR2_HT2_3 1142,75499
#define ADC_TR2_HT2_4 1143,75573
#define ADC_TR2_HT2_5 1144,75647
#define ADC_TR2_HT2_6 1145,75721
#define ADC_TR2_HT2_7 1146,75795
#define ADC_TR3_LT3 1149,75954
#define ADC_TR3_LT3_0 1150,76052
#define ADC_TR3_LT3_1 1151,76126
#define ADC_TR3_LT3_2 1152,76200
#define ADC_TR3_LT3_3 1153,76274
#define ADC_TR3_LT3_4 1154,76348
#define ADC_TR3_LT3_5 1155,76422
#define ADC_TR3_LT3_6 1156,76496
#define ADC_TR3_LT3_7 1157,76570
#define ADC_TR3_HT3 1159,76646
#define ADC_TR3_HT3_0 1160,76745
#define ADC_TR3_HT3_1 1161,76819
#define ADC_TR3_HT3_2 1162,76893
#define ADC_TR3_HT3_3 1163,76967
#define ADC_TR3_HT3_4 1164,77041
#define ADC_TR3_HT3_5 1165,77115
#define ADC_TR3_HT3_6 1166,77189
#define ADC_TR3_HT3_7 1167,77263
#define ADC_SQR1_L 1170,77423
#define ADC_SQR1_L_0 1171,77519
#define ADC_SQR1_L_1 1172,77591
#define ADC_SQR1_L_2 1173,77663
#define ADC_SQR1_L_3 1174,77735
#define ADC_SQR1_SQ1 1176,77809
#define ADC_SQR1_SQ1_0 1177,77908
#define ADC_SQR1_SQ1_1 1178,77982
#define ADC_SQR1_SQ1_2 1179,78056
#define ADC_SQR1_SQ1_3 1180,78130
#define ADC_SQR1_SQ1_4 1181,78204
#define ADC_SQR1_SQ2 1183,78280
#define ADC_SQR1_SQ2_0 1184,78379
#define ADC_SQR1_SQ2_1 1185,78453
#define ADC_SQR1_SQ2_2 1186,78527
#define ADC_SQR1_SQ2_3 1187,78601
#define ADC_SQR1_SQ2_4 1188,78675
#define ADC_SQR1_SQ3 1190,78751
#define ADC_SQR1_SQ3_0 1191,78850
#define ADC_SQR1_SQ3_1 1192,78924
#define ADC_SQR1_SQ3_2 1193,78998
#define ADC_SQR1_SQ3_3 1194,79072
#define ADC_SQR1_SQ3_4 1195,79146
#define ADC_SQR1_SQ4 1197,79222
#define ADC_SQR1_SQ4_0 1198,79321
#define ADC_SQR1_SQ4_1 1199,79395
#define ADC_SQR1_SQ4_2 1200,79469
#define ADC_SQR1_SQ4_3 1201,79543
#define ADC_SQR1_SQ4_4 1202,79617
#define ADC_SQR2_SQ5 1205,79777
#define ADC_SQR2_SQ5_0 1206,79876
#define ADC_SQR2_SQ5_1 1207,79950
#define ADC_SQR2_SQ5_2 1208,80024
#define ADC_SQR2_SQ5_3 1209,80098
#define ADC_SQR2_SQ5_4 1210,80172
#define ADC_SQR2_SQ6 1212,80248
#define ADC_SQR2_SQ6_0 1213,80347
#define ADC_SQR2_SQ6_1 1214,80421
#define ADC_SQR2_SQ6_2 1215,80495
#define ADC_SQR2_SQ6_3 1216,80569
#define ADC_SQR2_SQ6_4 1217,80643
#define ADC_SQR2_SQ7 1219,80719
#define ADC_SQR2_SQ7_0 1220,80818
#define ADC_SQR2_SQ7_1 1221,80892
#define ADC_SQR2_SQ7_2 1222,80966
#define ADC_SQR2_SQ7_3 1223,81040
#define ADC_SQR2_SQ7_4 1224,81114
#define ADC_SQR2_SQ8 1226,81190
#define ADC_SQR2_SQ8_0 1227,81289
#define ADC_SQR2_SQ8_1 1228,81363
#define ADC_SQR2_SQ8_2 1229,81437
#define ADC_SQR2_SQ8_3 1230,81511
#define ADC_SQR2_SQ8_4 1231,81585
#define ADC_SQR2_SQ9 1233,81661
#define ADC_SQR2_SQ9_0 1234,81760
#define ADC_SQR2_SQ9_1 1235,81834
#define ADC_SQR2_SQ9_2 1236,81908
#define ADC_SQR2_SQ9_3 1237,81982
#define ADC_SQR2_SQ9_4 1238,82056
#define ADC_SQR3_SQ10 1241,82216
#define ADC_SQR3_SQ10_0 1242,82316
#define ADC_SQR3_SQ10_1 1243,82391
#define ADC_SQR3_SQ10_2 1244,82466
#define ADC_SQR3_SQ10_3 1245,82541
#define ADC_SQR3_SQ10_4 1246,82616
#define ADC_SQR3_SQ11 1248,82693
#define ADC_SQR3_SQ11_0 1249,82793
#define ADC_SQR3_SQ11_1 1250,82868
#define ADC_SQR3_SQ11_2 1251,82943
#define ADC_SQR3_SQ11_3 1252,83018
#define ADC_SQR3_SQ11_4 1253,83093
#define ADC_SQR3_SQ12 1255,83170
#define ADC_SQR3_SQ12_0 1256,83270
#define ADC_SQR3_SQ12_1 1257,83345
#define ADC_SQR3_SQ12_2 1258,83420
#define ADC_SQR3_SQ12_3 1259,83495
#define ADC_SQR3_SQ12_4 1260,83570
#define ADC_SQR3_SQ13 1262,83647
#define ADC_SQR3_SQ13_0 1263,83747
#define ADC_SQR3_SQ13_1 1264,83822
#define ADC_SQR3_SQ13_2 1265,83897
#define ADC_SQR3_SQ13_3 1266,83972
#define ADC_SQR3_SQ13_4 1267,84047
#define ADC_SQR3_SQ14 1269,84124
#define ADC_SQR3_SQ14_0 1270,84224
#define ADC_SQR3_SQ14_1 1271,84299
#define ADC_SQR3_SQ14_2 1272,84374
#define ADC_SQR3_SQ14_3 1273,84449
#define ADC_SQR3_SQ14_4 1274,84524
#define ADC_SQR4_SQ15 1277,84685
#define ADC_SQR4_SQ15_0 1278,84785
#define ADC_SQR4_SQ15_1 1279,84860
#define ADC_SQR4_SQ15_2 1280,84935
#define ADC_SQR4_SQ15_3 1281,85010
#define ADC_SQR4_SQ15_4 1282,85085
#define ADC_SQR4_SQ16 1284,85163
#define ADC_SQR4_SQ16_0 1285,85263
#define ADC_SQR4_SQ16_1 1286,85338
#define ADC_SQR4_SQ16_2 1287,85413
#define ADC_SQR4_SQ16_3 1288,85488
#define ADC_SQR4_SQ16_4 1289,85563
#define ADC_DR_RDATA 1291,85720
#define ADC_DR_RDATA_0 1292,85807
#define ADC_DR_RDATA_1 1293,85883
#define ADC_DR_RDATA_2 1294,85959
#define ADC_DR_RDATA_3 1295,86035
#define ADC_DR_RDATA_4 1296,86111
#define ADC_DR_RDATA_5 1297,86187
#define ADC_DR_RDATA_6 1298,86263
#define ADC_DR_RDATA_7 1299,86339
#define ADC_DR_RDATA_8 1300,86415
#define ADC_DR_RDATA_9 1301,86491
#define ADC_DR_RDATA_10 1302,86567
#define ADC_DR_RDATA_11 1303,86644
#define ADC_DR_RDATA_12 1304,86721
#define ADC_DR_RDATA_13 1305,86798
#define ADC_DR_RDATA_14 1306,86875
#define ADC_DR_RDATA_15 1307,86952
#define ADC_JSQR_JL 1310,87115
#define ADC_JSQR_JL_0 1311,87212
#define ADC_JSQR_JL_1 1312,87285
#define ADC_JSQR_JEXTSEL 1314,87360
#define ADC_JSQR_JEXTSEL_0 1315,87470
#define ADC_JSQR_JEXTSEL_1 1316,87548
#define ADC_JSQR_JEXTSEL_2 1317,87626
#define ADC_JSQR_JEXTSEL_3 1318,87704
#define ADC_JSQR_JEXTEN 1320,87784
#define ADC_JSQR_JEXTEN_0 1321,87917
#define ADC_JSQR_JEXTEN_1 1322,87994
#define ADC_JSQR_JSQ1 1324,88073
#define ADC_JSQR_JSQ1_0 1325,88173
#define ADC_JSQR_JSQ1_1 1326,88248
#define ADC_JSQR_JSQ1_2 1327,88323
#define ADC_JSQR_JSQ1_3 1328,88398
#define ADC_JSQR_JSQ1_4 1329,88473
#define ADC_JSQR_JSQ2 1331,88550
#define ADC_JSQR_JSQ2_0 1332,88650
#define ADC_JSQR_JSQ2_1 1333,88725
#define ADC_JSQR_JSQ2_2 1334,88800
#define ADC_JSQR_JSQ2_3 1335,88875
#define ADC_JSQR_JSQ2_4 1336,88950
#define ADC_JSQR_JSQ3 1338,89027
#define ADC_JSQR_JSQ3_0 1339,89127
#define ADC_JSQR_JSQ3_1 1340,89202
#define ADC_JSQR_JSQ3_2 1341,89277
#define ADC_JSQR_JSQ3_3 1342,89352
#define ADC_JSQR_JSQ3_4 1343,89427
#define ADC_JSQR_JSQ4 1345,89504
#define ADC_JSQR_JSQ4_0 1346,89604
#define ADC_JSQR_JSQ4_1 1347,89679
#define ADC_JSQR_JSQ4_2 1348,89754
#define ADC_JSQR_JSQ4_3 1349,89829
#define ADC_JSQR_JSQ4_4 1350,89904
#define ADC_OFR1_OFFSET1 1353,90065
#define ADC_OFR1_OFFSET1_0 1354,90192
#define ADC_OFR1_OFFSET1_1 1355,90270
#define ADC_OFR1_OFFSET1_2 1356,90348
#define ADC_OFR1_OFFSET1_3 1357,90426
#define ADC_OFR1_OFFSET1_4 1358,90504
#define ADC_OFR1_OFFSET1_5 1359,90582
#define ADC_OFR1_OFFSET1_6 1360,90660
#define ADC_OFR1_OFFSET1_7 1361,90738
#define ADC_OFR1_OFFSET1_8 1362,90816
#define ADC_OFR1_OFFSET1_9 1363,90894
#define ADC_OFR1_OFFSET1_10 1364,90972
#define ADC_OFR1_OFFSET1_11 1365,91051
#define ADC_OFR1_OFFSET1_CH 1367,91132
#define ADC_OFR1_OFFSET1_CH_0 1368,91240
#define ADC_OFR1_OFFSET1_CH_1 1369,91324
#define ADC_OFR1_OFFSET1_CH_2 1370,91408
#define ADC_OFR1_OFFSET1_CH_3 1371,91492
#define ADC_OFR1_OFFSET1_CH_4 1372,91576
#define ADC_OFR1_OFFSET1_EN 1374,91662
#define ADC_OFR2_OFFSET2 1377,91828
#define ADC_OFR2_OFFSET2_0 1378,91955
#define ADC_OFR2_OFFSET2_1 1379,92033
#define ADC_OFR2_OFFSET2_2 1380,92111
#define ADC_OFR2_OFFSET2_3 1381,92189
#define ADC_OFR2_OFFSET2_4 1382,92267
#define ADC_OFR2_OFFSET2_5 1383,92345
#define ADC_OFR2_OFFSET2_6 1384,92423
#define ADC_OFR2_OFFSET2_7 1385,92501
#define ADC_OFR2_OFFSET2_8 1386,92579
#define ADC_OFR2_OFFSET2_9 1387,92657
#define ADC_OFR2_OFFSET2_10 1388,92735
#define ADC_OFR2_OFFSET2_11 1389,92814
#define ADC_OFR2_OFFSET2_CH 1391,92895
#define ADC_OFR2_OFFSET2_CH_0 1392,93003
#define ADC_OFR2_OFFSET2_CH_1 1393,93087
#define ADC_OFR2_OFFSET2_CH_2 1394,93171
#define ADC_OFR2_OFFSET2_CH_3 1395,93255
#define ADC_OFR2_OFFSET2_CH_4 1396,93339
#define ADC_OFR2_OFFSET2_EN 1398,93425
#define ADC_OFR3_OFFSET3 1401,93591
#define ADC_OFR3_OFFSET3_0 1402,93718
#define ADC_OFR3_OFFSET3_1 1403,93796
#define ADC_OFR3_OFFSET3_2 1404,93874
#define ADC_OFR3_OFFSET3_3 1405,93952
#define ADC_OFR3_OFFSET3_4 1406,94030
#define ADC_OFR3_OFFSET3_5 1407,94108
#define ADC_OFR3_OFFSET3_6 1408,94186
#define ADC_OFR3_OFFSET3_7 1409,94264
#define ADC_OFR3_OFFSET3_8 1410,94342
#define ADC_OFR3_OFFSET3_9 1411,94420
#define ADC_OFR3_OFFSET3_10 1412,94498
#define ADC_OFR3_OFFSET3_11 1413,94577
#define ADC_OFR3_OFFSET3_CH 1415,94658
#define ADC_OFR3_OFFSET3_CH_0 1416,94766
#define ADC_OFR3_OFFSET3_CH_1 1417,94850
#define ADC_OFR3_OFFSET3_CH_2 1418,94934
#define ADC_OFR3_OFFSET3_CH_3 1419,95018
#define ADC_OFR3_OFFSET3_CH_4 1420,95102
#define ADC_OFR3_OFFSET3_EN 1422,95188
#define ADC_OFR4_OFFSET4 1425,95354
#define ADC_OFR4_OFFSET4_0 1426,95481
#define ADC_OFR4_OFFSET4_1 1427,95559
#define ADC_OFR4_OFFSET4_2 1428,95637
#define ADC_OFR4_OFFSET4_3 1429,95715
#define ADC_OFR4_OFFSET4_4 1430,95793
#define ADC_OFR4_OFFSET4_5 1431,95871
#define ADC_OFR4_OFFSET4_6 1432,95949
#define ADC_OFR4_OFFSET4_7 1433,96027
#define ADC_OFR4_OFFSET4_8 1434,96105
#define ADC_OFR4_OFFSET4_9 1435,96183
#define ADC_OFR4_OFFSET4_10 1436,96261
#define ADC_OFR4_OFFSET4_11 1437,96340
#define ADC_OFR4_OFFSET4_CH 1439,96421
#define ADC_OFR4_OFFSET4_CH_0 1440,96529
#define ADC_OFR4_OFFSET4_CH_1 1441,96613
#define ADC_OFR4_OFFSET4_CH_2 1442,96697
#define ADC_OFR4_OFFSET4_CH_3 1443,96781
#define ADC_OFR4_OFFSET4_CH_4 1444,96865
#define ADC_OFR4_OFFSET4_EN 1446,96951
#define ADC_JDR1_JDATA 1449,97117
#define ADC_JDR1_JDATA_0 1450,97195
#define ADC_JDR1_JDATA_1 1451,97271
#define ADC_JDR1_JDATA_2 1452,97347
#define ADC_JDR1_JDATA_3 1453,97423
#define ADC_JDR1_JDATA_4 1454,97499
#define ADC_JDR1_JDATA_5 1455,97575
#define ADC_JDR1_JDATA_6 1456,97651
#define ADC_JDR1_JDATA_7 1457,97727
#define ADC_JDR1_JDATA_8 1458,97803
#define ADC_JDR1_JDATA_9 1459,97879
#define ADC_JDR1_JDATA_10 1460,97955
#define ADC_JDR1_JDATA_11 1461,98032
#define ADC_JDR1_JDATA_12 1462,98109
#define ADC_JDR1_JDATA_13 1463,98186
#define ADC_JDR1_JDATA_14 1464,98263
#define ADC_JDR1_JDATA_15 1465,98340
#define ADC_JDR2_JDATA 1468,98503
#define ADC_JDR2_JDATA_0 1469,98581
#define ADC_JDR2_JDATA_1 1470,98657
#define ADC_JDR2_JDATA_2 1471,98733
#define ADC_JDR2_JDATA_3 1472,98809
#define ADC_JDR2_JDATA_4 1473,98885
#define ADC_JDR2_JDATA_5 1474,98961
#define ADC_JDR2_JDATA_6 1475,99037
#define ADC_JDR2_JDATA_7 1476,99113
#define ADC_JDR2_JDATA_8 1477,99189
#define ADC_JDR2_JDATA_9 1478,99265
#define ADC_JDR2_JDATA_10 1479,99341
#define ADC_JDR2_JDATA_11 1480,99418
#define ADC_JDR2_JDATA_12 1481,99495
#define ADC_JDR2_JDATA_13 1482,99572
#define ADC_JDR2_JDATA_14 1483,99649
#define ADC_JDR2_JDATA_15 1484,99726
#define ADC_JDR3_JDATA 1487,99889
#define ADC_JDR3_JDATA_0 1488,99967
#define ADC_JDR3_JDATA_1 1489,100043
#define ADC_JDR3_JDATA_2 1490,100119
#define ADC_JDR3_JDATA_3 1491,100195
#define ADC_JDR3_JDATA_4 1492,100271
#define ADC_JDR3_JDATA_5 1493,100347
#define ADC_JDR3_JDATA_6 1494,100423
#define ADC_JDR3_JDATA_7 1495,100499
#define ADC_JDR3_JDATA_8 1496,100575
#define ADC_JDR3_JDATA_9 1497,100651
#define ADC_JDR3_JDATA_10 1498,100727
#define ADC_JDR3_JDATA_11 1499,100804
#define ADC_JDR3_JDATA_12 1500,100881
#define ADC_JDR3_JDATA_13 1501,100958
#define ADC_JDR3_JDATA_14 1502,101035
#define ADC_JDR3_JDATA_15 1503,101112
#define ADC_JDR4_JDATA 1506,101275
#define ADC_JDR4_JDATA_0 1507,101353
#define ADC_JDR4_JDATA_1 1508,101429
#define ADC_JDR4_JDATA_2 1509,101505
#define ADC_JDR4_JDATA_3 1510,101581
#define ADC_JDR4_JDATA_4 1511,101657
#define ADC_JDR4_JDATA_5 1512,101733
#define ADC_JDR4_JDATA_6 1513,101809
#define ADC_JDR4_JDATA_7 1514,101885
#define ADC_JDR4_JDATA_8 1515,101961
#define ADC_JDR4_JDATA_9 1516,102037
#define ADC_JDR4_JDATA_10 1517,102113
#define ADC_JDR4_JDATA_11 1518,102190
#define ADC_JDR4_JDATA_12 1519,102267
#define ADC_JDR4_JDATA_13 1520,102344
#define ADC_JDR4_JDATA_14 1521,102421
#define ADC_JDR4_JDATA_15 1522,102498
#define ADC_AWD2CR_AWD2CH 1525,102663
#define ADC_AWD2CR_AWD2CH_0 1526,102764
#define ADC_AWD2CR_AWD2CH_1 1527,102842
#define ADC_AWD2CR_AWD2CH_2 1528,102920
#define ADC_AWD2CR_AWD2CH_3 1529,102998
#define ADC_AWD2CR_AWD2CH_4 1530,103076
#define ADC_AWD2CR_AWD2CH_5 1531,103154
#define ADC_AWD2CR_AWD2CH_6 1532,103232
#define ADC_AWD2CR_AWD2CH_7 1533,103310
#define ADC_AWD2CR_AWD2CH_8 1534,103388
#define ADC_AWD2CR_AWD2CH_9 1535,103466
#define ADC_AWD2CR_AWD2CH_10 1536,103544
#define ADC_AWD2CR_AWD2CH_11 1537,103623
#define ADC_AWD2CR_AWD2CH_12 1538,103702
#define ADC_AWD2CR_AWD2CH_13 1539,103781
#define ADC_AWD2CR_AWD2CH_14 1540,103860
#define ADC_AWD2CR_AWD2CH_15 1541,103939
#define ADC_AWD2CR_AWD2CH_16 1542,104018
#define ADC_AWD2CR_AWD2CH_17 1543,104097
#define ADC_AWD3CR_AWD3CH 1546,104264
#define ADC_AWD3CR_AWD3CH_0 1547,104365
#define ADC_AWD3CR_AWD3CH_1 1548,104443
#define ADC_AWD3CR_AWD3CH_2 1549,104521
#define ADC_AWD3CR_AWD3CH_3 1550,104599
#define ADC_AWD3CR_AWD3CH_4 1551,104677
#define ADC_AWD3CR_AWD3CH_5 1552,104755
#define ADC_AWD3CR_AWD3CH_6 1553,104833
#define ADC_AWD3CR_AWD3CH_7 1554,104911
#define ADC_AWD3CR_AWD3CH_8 1555,104989
#define ADC_AWD3CR_AWD3CH_9 1556,105067
#define ADC_AWD3CR_AWD3CH_10 1557,105145
#define ADC_AWD3CR_AWD3CH_11 1558,105224
#define ADC_AWD3CR_AWD3CH_12 1559,105303
#define ADC_AWD3CR_AWD3CH_13 1560,105382
#define ADC_AWD3CR_AWD3CH_14 1561,105461
#define ADC_AWD3CR_AWD3CH_15 1562,105540
#define ADC_AWD3CR_AWD3CH_16 1563,105619
#define ADC_AWD3CR_AWD3CH_17 1564,105698
#define ADC_DIFSEL_DIFSEL 1567,105865
#define ADC_DIFSEL_DIFSEL_0 1568,105970
#define ADC_DIFSEL_DIFSEL_1 1569,106048
#define ADC_DIFSEL_DIFSEL_2 1570,106126
#define ADC_DIFSEL_DIFSEL_3 1571,106204
#define ADC_DIFSEL_DIFSEL_4 1572,106282
#define ADC_DIFSEL_DIFSEL_5 1573,106360
#define ADC_DIFSEL_DIFSEL_6 1574,106438
#define ADC_DIFSEL_DIFSEL_7 1575,106516
#define ADC_DIFSEL_DIFSEL_8 1576,106594
#define ADC_DIFSEL_DIFSEL_9 1577,106672
#define ADC_DIFSEL_DIFSEL_10 1578,106750
#define ADC_DIFSEL_DIFSEL_11 1579,106829
#define ADC_DIFSEL_DIFSEL_12 1580,106908
#define ADC_DIFSEL_DIFSEL_13 1581,106987
#define ADC_DIFSEL_DIFSEL_14 1582,107066
#define ADC_DIFSEL_DIFSEL_15 1583,107145
#define ADC_DIFSEL_DIFSEL_16 1584,107224
#define ADC_DIFSEL_DIFSEL_17 1585,107303
#define ADC_CALFACT_CALFACT_S 1588,107471
#define ADC_CALFACT_CALFACT_S_0 1589,107580
#define ADC_CALFACT_CALFACT_S_1 1590,107664
#define ADC_CALFACT_CALFACT_S_2 1591,107748
#define ADC_CALFACT_CALFACT_S_3 1592,107832
#define ADC_CALFACT_CALFACT_S_4 1593,107916
#define ADC_CALFACT_CALFACT_S_5 1594,108000
#define ADC_CALFACT_CALFACT_S_6 1595,108084
#define ADC_CALFACT_CALFACT_D 1596,108168
#define ADC_CALFACT_CALFACT_D_0 1597,108277
#define ADC_CALFACT_CALFACT_D_1 1598,108361
#define ADC_CALFACT_CALFACT_D_2 1599,108445
#define ADC_CALFACT_CALFACT_D_3 1600,108529
#define ADC_CALFACT_CALFACT_D_4 1601,108613
#define ADC_CALFACT_CALFACT_D_5 1602,108697
#define ADC_CALFACT_CALFACT_D_6 1603,108781
#define ADC12_CSR_ADRDY_MST 1607,109034
#define ADC12_CSR_ADRDY_EOSMP_MST 1608,109119
#define ADC12_CSR_ADRDY_EOC_MST 1609,109232
#define ADC12_CSR_ADRDY_EOS_MST 1610,109344
#define ADC12_CSR_ADRDY_OVR_MST 1611,109459
#define ADC12_CSR_ADRDY_JEOC_MST 1612,109558
#define ADC12_CSR_ADRDY_JEOS_MST 1613,109671
#define ADC12_CSR_AWD1_MST 1614,109787
#define ADC12_CSR_AWD2_MST 1615,109896
#define ADC12_CSR_AWD3_MST 1616,110005
#define ADC12_CSR_JQOVF_MST 1617,110114
#define ADC12_CSR_ADRDY_SLV 1618,110237
#define ADC12_CSR_ADRDY_EOSMP_SLV 1619,110321
#define ADC12_CSR_ADRDY_EOC_SLV 1620,110433
#define ADC12_CSR_ADRDY_EOS_SLV 1621,110544
#define ADC12_CSR_ADRDY_OVR_SLV 1622,110658
#define ADC12_CSR_ADRDY_JEOC_SLV 1623,110756
#define ADC12_CSR_ADRDY_JEOS_SLV 1624,110868
#define ADC12_CSR_AWD1_SLV 1625,110983
#define ADC12_CSR_AWD2_SLV 1626,111091
#define ADC12_CSR_AWD3_SLV 1627,111199
#define ADC12_CSR_JQOVF_SLV 1628,111307
#define ADC34_CSR_ADRDY_MST 1631,111516
#define ADC34_CSR_ADRDY_EOSMP_MST 1632,111601
#define ADC34_CSR_ADRDY_EOC_MST 1633,111714
#define ADC34_CSR_ADRDY_EOS_MST 1634,111826
#define ADC34_CSR_ADRDY_OVR_MST 1635,111941
#define ADC34_CSR_ADRDY_JEOC_MST 1636,112040
#define ADC34_CSR_ADRDY_JEOS_MST 1637,112153
#define ADC34_CSR_AWD1_MST 1638,112269
#define ADC34_CSR_AWD2_MST 1639,112378
#define ADC34_CSR_AWD3_MST 1640,112487
#define ADC34_CSR_JQOVF_MST 1641,112596
#define ADC34_CSR_ADRDY_SLV 1642,112719
#define ADC34_CSR_ADRDY_EOSMP_SLV 1643,112803
#define ADC34_CSR_ADRDY_EOC_SLV 1644,112915
#define ADC34_CSR_ADRDY_EOS_SLV 1645,113026
#define ADC12_CSR_ADRDY_OVR_SLV 1646,113140
#define ADC34_CSR_ADRDY_JEOC_SLV 1647,113238
#define ADC34_CSR_ADRDY_JEOS_SLV 1648,113350
#define ADC34_CSR_AWD1_SLV 1649,113465
#define ADC34_CSR_AWD2_SLV 1650,113573
#define ADC34_CSR_AWD3_SLV 1651,113681
#define ADC34_CSR_JQOVF_SLV 1652,113789
#define ADC12_CCR_MULTI 1655,113996
#define ADC12_CCR_MULTI_0 1656,114089
#define ADC12_CCR_MULTI_1 1657,114169
#define ADC12_CCR_MULTI_2 1658,114249
#define ADC12_CCR_MULTI_3 1659,114329
#define ADC12_CCR_MULTI_4 1660,114409
#define ADC12_CCR_DELAY 1661,114489
#define ADC12_CCR_DELAY_0 1662,114589
#define ADC12_CCR_DELAY_1 1663,114669
#define ADC12_CCR_DELAY_2 1664,114749
#define ADC12_CCR_DELAY_3 1665,114829
#define ADC12_CCR_DMACFG 1666,114909
#define ADC12_CCR_MDMA 1667,115014
#define ADC12_CCR_MDMA_0 1668,115110
#define ADC12_CCR_MDMA_1 1669,115189
#define ADC12_CCR_CKMODE 1670,115268
#define ADC12_CCR_CKMODE_0 1671,115351
#define ADC12_CCR_CKMODE_1 1672,115432
#define ADC12_CCR_VREFEN 1673,115513
#define ADC12_CCR_TSEN 1674,115596
#define ADC12_CCR_VBATEN 1675,115690
#define ADC34_CCR_MULTI 1678,115855
#define ADC34_CCR_MULTI_0 1679,115948
#define ADC34_CCR_MULTI_1 1680,116028
#define ADC34_CCR_MULTI_2 1681,116108
#define ADC34_CCR_MULTI_3 1682,116188
#define ADC34_CCR_MULTI_4 1683,116268
#define ADC34_CCR_DELAY 1685,116350
#define ADC34_CCR_DELAY_0 1686,116450
#define ADC34_CCR_DELAY_1 1687,116530
#define ADC34_CCR_DELAY_2 1688,116610
#define ADC34_CCR_DELAY_3 1689,116690
#define ADC34_CCR_DMACFG 1691,116772
#define ADC34_CCR_MDMA 1692,116877
#define ADC34_CCR_MDMA_0 1693,116973
#define ADC34_CCR_MDMA_1 1694,117052
#define ADC34_CCR_CKMODE 1696,117133
#define ADC34_CCR_CKMODE_0 1697,117216
#define ADC34_CCR_CKMODE_1 1698,117297
#define ADC34_CCR_VREFEN 1700,117380
#define ADC34_CCR_TSEN 1701,117463
#define ADC34_CCR_VBATEN 1702,117557
#define ADC12_CDR_RDATA_MST 1705,117722
#define ADC12_CDR_RDATA_MST_0 1706,117821
#define ADC12_CDR_RDATA_MST_1 1707,117905
#define ADC12_CDR_RDATA_MST_2 1708,117989
#define ADC12_CDR_RDATA_MST_3 1709,118073
#define ADC12_CDR_RDATA_MST_4 1710,118157
#define ADC12_CDR_RDATA_MST_5 1711,118241
#define ADC12_CDR_RDATA_MST_6 1712,118325
#define ADC12_CDR_RDATA_MST_7 1713,118409
#define ADC12_CDR_RDATA_MST_8 1714,118493
#define ADC12_CDR_RDATA_MST_9 1715,118577
#define ADC12_CDR_RDATA_MST_10 1716,118661
#define ADC12_CDR_RDATA_MST_11 1717,118746
#define ADC12_CDR_RDATA_MST_12 1718,118831
#define ADC12_CDR_RDATA_MST_13 1719,118916
#define ADC12_CDR_RDATA_MST_14 1720,119001
#define ADC12_CDR_RDATA_MST_15 1721,119086
#define ADC12_CDR_RDATA_SLV 1723,119173
#define ADC12_CDR_RDATA_SLV_0 1724,119272
#define ADC12_CDR_RDATA_SLV_1 1725,119356
#define ADC12_CDR_RDATA_SLV_2 1726,119440
#define ADC12_CDR_RDATA_SLV_3 1727,119524
#define ADC12_CDR_RDATA_SLV_4 1728,119608
#define ADC12_CDR_RDATA_SLV_5 1729,119692
#define ADC12_CDR_RDATA_SLV_6 1730,119776
#define ADC12_CDR_RDATA_SLV_7 1731,119860
#define ADC12_CDR_RDATA_SLV_8 1732,119944
#define ADC12_CDR_RDATA_SLV_9 1733,120028
#define ADC12_CDR_RDATA_SLV_10 1734,120112
#define ADC12_CDR_RDATA_SLV_11 1735,120197
#define ADC12_CDR_RDATA_SLV_12 1736,120282
#define ADC12_CDR_RDATA_SLV_13 1737,120367
#define ADC12_CDR_RDATA_SLV_14 1738,120452
#define ADC12_CDR_RDATA_SLV_15 1739,120537
#define ADC34_CDR_RDATA_MST 1742,120707
#define ADC34_CDR_RDATA_MST_0 1743,120806
#define ADC34_CDR_RDATA_MST_1 1744,120890
#define ADC34_CDR_RDATA_MST_2 1745,120974
#define ADC34_CDR_RDATA_MST_3 1746,121058
#define ADC34_CDR_RDATA_MST_4 1747,121142
#define ADC34_CDR_RDATA_MST_5 1748,121226
#define ADC34_CDR_RDATA_MST_6 1749,121310
#define ADC34_CDR_RDATA_MST_7 1750,121394
#define ADC34_CDR_RDATA_MST_8 1751,121478
#define ADC34_CDR_RDATA_MST_9 1752,121562
#define ADC34_CDR_RDATA_MST_10 1753,121646
#define ADC34_CDR_RDATA_MST_11 1754,121731
#define ADC34_CDR_RDATA_MST_12 1755,121816
#define ADC34_CDR_RDATA_MST_13 1756,121901
#define ADC34_CDR_RDATA_MST_14 1757,121986
#define ADC34_CDR_RDATA_MST_15 1758,122071
#define ADC34_CDR_RDATA_SLV 1760,122158
#define ADC34_CDR_RDATA_SLV_0 1761,122257
#define ADC34_CDR_RDATA_SLV_1 1762,122341
#define ADC34_CDR_RDATA_SLV_2 1763,122425
#define ADC34_CDR_RDATA_SLV_3 1764,122509
#define ADC34_CDR_RDATA_SLV_4 1765,122593
#define ADC34_CDR_RDATA_SLV_5 1766,122677
#define ADC34_CDR_RDATA_SLV_6 1767,122761
#define ADC34_CDR_RDATA_SLV_7 1768,122845
#define ADC34_CDR_RDATA_SLV_8 1769,122929
#define ADC34_CDR_RDATA_SLV_9 1770,123013
#define ADC34_CDR_RDATA_SLV_10 1771,123097
#define ADC34_CDR_RDATA_SLV_11 1772,123182
#define ADC34_CDR_RDATA_SLV_12 1773,123267
#define ADC34_CDR_RDATA_SLV_13 1774,123352
#define ADC34_CDR_RDATA_SLV_14 1775,123437
#define ADC34_CDR_RDATA_SLV_15 1776,123522
#define COMP1_CSR_COMP1EN 1785,124103
#define COMP1_CSR_COMP1SW1 1786,124188
#define COMP1_CSR_COMP1MODE 1787,124285
#define COMP1_CSR_COMP1MODE_0 1788,124374
#define COMP1_CSR_COMP1MODE_1 1789,124469
#define COMP1_CSR_COMP1INSEL 1790,124564
#define COMP1_CSR_COMP1INSEL_0 1791,124665
#define COMP1_CSR_COMP1INSEL_1 1792,124772
#define COMP1_CSR_COMP1INSEL_2 1793,124879
#define COMP1_CSR_COMP1NONINSEL 1794,124986
#define COMP1_CSR_COMP1OUTSEL 1795,125091
#define COMP1_CSR_COMP1OUTSEL_0 1796,125183
#define COMP1_CSR_COMP1OUTSEL_1 1797,125281
#define COMP1_CSR_COMP1OUTSEL_2 1798,125379
#define COMP1_CSR_COMP1OUTSEL_3 1799,125477
#define COMP1_CSR_COMP1POL 1800,125575
#define COMP1_CSR_COMP1HYST 1801,125669
#define COMP1_CSR_COMP1HYST_0 1802,125758
#define COMP1_CSR_COMP1HYST_1 1803,125853
#define COMP1_CSR_COMP1BLANKING 1804,125948
#define COMP1_CSR_COMP1BLANKING_0 1805,126035
#define COMP1_CSR_COMP1BLANKING_1 1806,126128
#define COMP1_CSR_COMP1BLANKING_2 1807,126221
#define COMP1_CSR_COMP1OUT 1808,126314
#define COMP1_CSR_COMP1LOCK 1809,126405
#define COMP2_CSR_COMP2EN 1812,126572
#define COMP2_CSR_COMP2MODE 1813,126657
#define COMP2_CSR_COMP2MODE_0 1814,126746
#define COMP2_CSR_COMP2MODE_1 1815,126841
#define COMP2_CSR_COMP2INSEL 1816,126936
#define COMP2_CSR_COMP2INSEL_0 1817,127037
#define COMP2_CSR_COMP2INSEL_1 1818,127144
#define COMP2_CSR_COMP2INSEL_2 1819,127251
#define COMP2_CSR_COMP2INSEL_3 1820,127358
#define COMP2_CSR_COMP2NONINSEL 1821,127465
#define COMP2_CSR_COMP2WNDWEN 1822,127570
#define COMP2_CSR_COMP2OUTSEL 1823,127667
#define COMP2_CSR_COMP2OUTSEL_0 1824,127759
#define COMP2_CSR_COMP2OUTSEL_1 1825,127857
#define COMP2_CSR_COMP2OUTSEL_2 1826,127955
#define COMP2_CSR_COMP2OUTSEL_3 1827,128053
#define COMP2_CSR_COMP2POL 1828,128151
#define COMP2_CSR_COMP2HYST 1829,128245
#define COMP2_CSR_COMP2HYST_0 1830,128334
#define COMP2_CSR_COMP2HYST_1 1831,128429
#define COMP2_CSR_COMP2BLANKING 1832,128524
#define COMP2_CSR_COMP2BLANKING_0 1833,128611
#define COMP2_CSR_COMP2BLANKING_1 1834,128704
#define COMP2_CSR_COMP2BLANKING_2 1835,128797
#define COMP2_CSR_COMP2OUT 1836,128890
#define COMP2_CSR_COMP2LOCK 1837,128981
#define COMP3_CSR_COMP3EN 1840,129148
#define COMP3_CSR_COMP3MODE 1841,129233
#define COMP3_CSR_COMP3MODE_0 1842,129322
#define COMP3_CSR_COMP3MODE_1 1843,129417
#define COMP3_CSR_COMP3INSEL 1844,129512
#define COMP3_CSR_COMP3INSEL_0 1845,129613
#define COMP3_CSR_COMP3INSEL_1 1846,129720
#define COMP3_CSR_COMP3INSEL_2 1847,129827
#define COMP3_CSR_COMP3NONINSEL 1848,129934
#define COMP3_CSR_COMP3OUTSEL 1849,130039
#define COMP3_CSR_COMP3OUTSEL_0 1850,130131
#define COMP3_CSR_COMP3OUTSEL_1 1851,130229
#define COMP3_CSR_COMP3OUTSEL_2 1852,130327
#define COMP3_CSR_COMP3OUTSEL_3 1853,130425
#define COMP3_CSR_COMP3POL 1854,130523
#define COMP3_CSR_COMP3HYST 1855,130617
#define COMP3_CSR_COMP3HYST_0 1856,130706
#define COMP3_CSR_COMP3HYST_1 1857,130801
#define COMP3_CSR_COMP3BLANKING 1858,130896
#define COMP3_CSR_COMP3BLANKING_0 1859,130983
#define COMP3_CSR_COMP3BLANKING_1 1860,131076
#define COMP3_CSR_COMP3BLANKING_2 1861,131169
#define COMP3_CSR_COMP3OUT 1862,131262
#define COMP3_CSR_COMP3LOCK 1863,131353
#define COMP4_CSR_COMP4EN 1866,131520
#define COMP4_CSR_COMP4MODE 1867,131605
#define COMP4_CSR_COMP4MODE_0 1868,131694
#define COMP4_CSR_COMP4MODE_1 1869,131789
#define COMP4_CSR_COMP4INSEL 1870,131884
#define COMP4_CSR_COMP4INSEL_0 1871,131985
#define COMP4_CSR_COMP4INSEL_1 1872,132092
#define COMP4_CSR_COMP4INSEL_2 1873,132199
#define COMP4_CSR_COMP4INSEL_3 1874,132306
#define COMP4_CSR_COMP4NONINSEL 1875,132413
#define COMP4_CSR_COMP4WNDWEN 1876,132518
#define COMP4_CSR_COMP4OUTSEL 1877,132615
#define COMP4_CSR_COMP4OUTSEL_0 1878,132707
#define COMP4_CSR_COMP4OUTSEL_1 1879,132805
#define COMP4_CSR_COMP4OUTSEL_2 1880,132903
#define COMP4_CSR_COMP4OUTSEL_3 1881,133001
#define COMP4_CSR_COMP4POL 1882,133099
#define COMP4_CSR_COMP4HYST 1883,133193
#define COMP4_CSR_COMP4HYST_0 1884,133282
#define COMP4_CSR_COMP4HYST_1 1885,133377
#define COMP4_CSR_COMP4BLANKING 1886,133472
#define COMP4_CSR_COMP4BLANKING_0 1887,133559
#define COMP4_CSR_COMP4BLANKING_1 1888,133652
#define COMP4_CSR_COMP4BLANKING_2 1889,133745
#define COMP4_CSR_COMP4OUT 1890,133838
#define COMP4_CSR_COMP4LOCK 1891,133929
#define COMP5_CSR_COMP5EN 1894,134096
#define COMP5_CSR_COMP5MODE 1895,134181
#define COMP5_CSR_COMP5MODE_0 1896,134270
#define COMP5_CSR_COMP5MODE_1 1897,134365
#define COMP5_CSR_COMP5INSEL 1898,134460
#define COMP5_CSR_COMP5INSEL_0 1899,134561
#define COMP5_CSR_COMP5INSEL_1 1900,134668
#define COMP5_CSR_COMP5INSEL_2 1901,134775
#define COMP5_CSR_COMP5NONINSEL 1902,134882
#define COMP5_CSR_COMP5OUTSEL 1903,134987
#define COMP5_CSR_COMP5OUTSEL_0 1904,135079
#define COMP5_CSR_COMP5OUTSEL_1 1905,135177
#define COMP5_CSR_COMP5OUTSEL_2 1906,135275
#define COMP5_CSR_COMP5OUTSEL_3 1907,135373
#define COMP5_CSR_COMP5POL 1908,135471
#define COMP5_CSR_COMP5HYST 1909,135565
#define COMP5_CSR_COMP5HYST_0 1910,135654
#define COMP5_CSR_COMP5HYST_1 1911,135749
#define COMP5_CSR_COMP5BLANKING 1912,135844
#define COMP5_CSR_COMP5BLANKING_0 1913,135931
#define COMP5_CSR_COMP5BLANKING_1 1914,136024
#define COMP5_CSR_COMP5BLANKING_2 1915,136117
#define COMP5_CSR_COMP5OUT 1916,136210
#define COMP5_CSR_COMP5LOCK 1917,136301
#define COMP6_CSR_COMP6EN 1920,136468
#define COMP6_CSR_COMP6MODE 1921,136553
#define COMP6_CSR_COMP6MODE_0 1922,136642
#define COMP6_CSR_COMP6MODE_1 1923,136737
#define COMP6_CSR_COMP6INSEL 1924,136832
#define COMP6_CSR_COMP6INSEL_0 1925,136933
#define COMP6_CSR_COMP6INSEL_1 1926,137040
#define COMP6_CSR_COMP6INSEL_2 1927,137147
#define COMP6_CSR_COMP6INSEL_3 1928,137254
#define COMP6_CSR_COMP6NONINSEL 1929,137361
#define COMP6_CSR_COMP6WNDWEN 1930,137466
#define COMP6_CSR_COMP6OUTSEL 1931,137563
#define COMP6_CSR_COMP6OUTSEL_0 1932,137655
#define COMP6_CSR_COMP6OUTSEL_1 1933,137753
#define COMP6_CSR_COMP6OUTSEL_2 1934,137851
#define COMP6_CSR_COMP6OUTSEL_3 1935,137949
#define COMP6_CSR_COMP6POL 1936,138047
#define COMP6_CSR_COMP6HYST 1937,138141
#define COMP6_CSR_COMP6HYST_0 1938,138230
#define COMP6_CSR_COMP6HYST_1 1939,138325
#define COMP6_CSR_COMP6BLANKING 1940,138420
#define COMP6_CSR_COMP6BLANKING_0 1941,138507
#define COMP6_CSR_COMP6BLANKING_1 1942,138600
#define COMP6_CSR_COMP6BLANKING_2 1943,138693
#define COMP6_CSR_COMP6OUT 1944,138786
#define COMP6_CSR_COMP6LOCK 1945,138877
#define COMP7_CSR_COMP7EN 1948,139044
#define COMP7_CSR_COMP7MODE 1949,139129
#define COMP7_CSR_COMP7MODE_0 1950,139218
#define COMP7_CSR_COMP7MODE_1 1951,139313
#define COMP7_CSR_COMP7INSEL 1952,139408
#define COMP7_CSR_COMP7INSEL_0 1953,139509
#define COMP7_CSR_COMP7INSEL_1 1954,139616
#define COMP7_CSR_COMP7INSEL_2 1955,139723
#define COMP7_CSR_COMP7NONINSEL 1956,139830
#define COMP7_CSR_COMP7OUTSEL 1957,139935
#define COMP7_CSR_COMP7OUTSEL_0 1958,140027
#define COMP7_CSR_COMP7OUTSEL_1 1959,140125
#define COMP7_CSR_COMP7OUTSEL_2 1960,140223
#define COMP7_CSR_COMP7OUTSEL_3 1961,140321
#define COMP7_CSR_COMP7POL 1962,140419
#define COMP7_CSR_COMP7HYST 1963,140513
#define COMP7_CSR_COMP7HYST_0 1964,140602
#define COMP7_CSR_COMP7HYST_1 1965,140697
#define COMP7_CSR_COMP7BLANKING 1966,140792
#define COMP7_CSR_COMP7BLANKING_0 1967,140879
#define COMP7_CSR_COMP7BLANKING_1 1968,140972
#define COMP7_CSR_COMP7BLANKING_2 1969,141065
#define COMP7_CSR_COMP7OUT 1970,141158
#define COMP7_CSR_COMP7LOCK 1971,141249
#define COMP_CSR_COMPxEN 1974,141416
#define COMP_CSR_COMP1SW1 1975,141500
#define COMP_CSR_COMPxMODE 1976,141596
#define COMP_CSR_COMPxMODE_0 1977,141684
#define COMP_CSR_COMPxMODE_1 1978,141778
#define COMP_CSR_COMPxINSEL 1979,141872
#define COMP_CSR_COMPxINSEL_0 1980,141972
#define COMP_CSR_COMPxINSEL_1 1981,142078
#define COMP_CSR_COMPxINSEL_2 1982,142184
#define COMP_CSR_COMPxINSEL_3 1983,142290
#define COMP_CSR_COMPxNONINSEL 1984,142396
#define COMP_CSR_COMPxWNDWEN 1985,142500
#define COMP_CSR_COMPxOUTSEL 1986,142596
#define COMP_CSR_COMPxOUTSEL_0 1987,142687
#define COMP_CSR_COMPxOUTSEL_1 1988,142784
#define COMP_CSR_COMPxOUTSEL_2 1989,142881
#define COMP_CSR_COMPxOUTSEL_3 1990,142978
#define COMP_CSR_COMPxPOL 1991,143075
#define COMP_CSR_COMPxHYST 1992,143168
#define COMP_CSR_COMPxHYST_0 1993,143256
#define COMP_CSR_COMPxHYST_1 1994,143350
#define COMP_CSR_COMPxBLANKING 1995,143444
#define COMP_CSR_COMPxBLANKING_0 1996,143530
#define COMP_CSR_COMPxBLANKING_1 1997,143622
#define COMP_CSR_COMPxBLANKING_2 1998,143714
#define COMP_CSR_COMPxOUT 1999,143806
#define COMP_CSR_COMPxLOCK 2000,143896
#define OPAMP1_CSR_OPAMP1EN 2008,144472
#define OPAMP1_CSR_FORCEVP 2009,144560
#define OPAMP1_CSR_VPSEL 2010,144698
#define OPAMP1_CSR_VPSEL_0 2011,144802
#define OPAMP1_CSR_VPSEL_1 2012,144882
#define OPAMP1_CSR_VMSEL 2013,144962
#define OPAMP1_CSR_VMSEL_0 2014,145062
#define OPAMP1_CSR_VMSEL_1 2015,145142
#define OPAMP1_CSR_TCMEN 2016,145222
#define OPAMP1_CSR_VMSSEL 2017,145329
#define OPAMP1_CSR_VPSSEL 2018,145439
#define OPAMP1_CSR_VPSSEL_0 2019,145553
#define OPAMP1_CSR_VPSSEL_1 2020,145633
#define OPAMP1_CSR_CALON 2021,145713
#define OPAMP1_CSR_CALSEL 2022,145811
#define OPAMP1_CSR_CALSEL_0 2023,145907
#define OPAMP1_CSR_CALSEL_1 2024,145987
#define OPAMP1_CSR_PGGAIN 2025,146067
#define OPAMP1_CSR_PGGAIN_0 2026,146158
#define OPAMP1_CSR_PGGAIN_1 2027,146238
#define OPAMP1_CSR_PGGAIN_2 2028,146318
#define OPAMP1_CSR_PGGAIN_3 2029,146398
#define OPAMP1_CSR_USERTRIM 2030,146478
#define OPAMP1_CSR_TRIMOFFSETP 2031,146573
#define OPAMP1_CSR_TRIMOFFSETN 2032,146676
#define OPAMP1_CSR_TSTREF 2033,146779
#define OPAMP1_CSR_OUTCAL 2034,146909
#define OPAMP1_CSR_LOCK 2035,147007
#define OPAMP2_CSR_OPAMP2EN 2038,147176
#define OPAMP2_CSR_FORCEVP 2039,147264
#define OPAMP2_CSR_VPSEL 2040,147402
#define OPAMP2_CSR_VPSEL_0 2041,147506
#define OPAMP2_CSR_VPSEL_1 2042,147586
#define OPAMP2_CSR_VMSEL 2043,147666
#define OPAMP2_CSR_VMSEL_0 2044,147766
#define OPAMP2_CSR_VMSEL_1 2045,147846
#define OPAMP2_CSR_TCMEN 2046,147926
#define OPAMP2_CSR_VMSSEL 2047,148033
#define OPAMP2_CSR_VPSSEL 2048,148143
#define OPAMP2_CSR_VPSSEL_0 2049,148257
#define OPAMP2_CSR_VPSSEL_1 2050,148337
#define OPAMP2_CSR_CALON 2051,148417
#define OPAMP2_CSR_CALSEL 2052,148515
#define OPAMP2_CSR_CALSEL_0 2053,148611
#define OPAMP2_CSR_CALSEL_1 2054,148691
#define OPAMP2_CSR_PGGAIN 2055,148771
#define OPAMP2_CSR_PGGAIN_0 2056,148862
#define OPAMP2_CSR_PGGAIN_1 2057,148942
#define OPAMP2_CSR_PGGAIN_2 2058,149022
#define OPAMP2_CSR_PGGAIN_3 2059,149102
#define OPAMP2_CSR_USERTRIM 2060,149182
#define OPAMP2_CSR_TRIMOFFSETP 2061,149277
#define OPAMP2_CSR_TRIMOFFSETN 2062,149380
#define OPAMP2_CSR_TSTREF 2063,149483
#define OPAMP2_CSR_OUTCAL 2064,149613
#define OPAMP2_CSR_LOCK 2065,149711
#define OPAMP3_CSR_OPAMP3EN 2068,149880
#define OPAMP3_CSR_FORCEVP 2069,149968
#define OPAMP3_CSR_VPSEL 2070,150106
#define OPAMP3_CSR_VPSEL_0 2071,150210
#define OPAMP3_CSR_VPSEL_1 2072,150290
#define OPAMP3_CSR_VMSEL 2073,150370
#define OPAMP3_CSR_VMSEL_0 2074,150470
#define OPAMP3_CSR_VMSEL_1 2075,150550
#define OPAMP3_CSR_TCMEN 2076,150630
#define OPAMP3_CSR_VMSSEL 2077,150737
#define OPAMP3_CSR_VPSSEL 2078,150847
#define OPAMP3_CSR_VPSSEL_0 2079,150961
#define OPAMP3_CSR_VPSSEL_1 2080,151041
#define OPAMP3_CSR_CALON 2081,151121
#define OPAMP3_CSR_CALSEL 2082,151219
#define OPAMP3_CSR_CALSEL_0 2083,151315
#define OPAMP3_CSR_CALSEL_1 2084,151395
#define OPAMP3_CSR_PGGAIN 2085,151475
#define OPAMP3_CSR_PGGAIN_0 2086,151566
#define OPAMP3_CSR_PGGAIN_1 2087,151646
#define OPAMP3_CSR_PGGAIN_2 2088,151726
#define OPAMP3_CSR_PGGAIN_3 2089,151806
#define OPAMP3_CSR_USERTRIM 2090,151886
#define OPAMP3_CSR_TRIMOFFSETP 2091,151981
#define OPAMP3_CSR_TRIMOFFSETN 2092,152084
#define OPAMP3_CSR_TSTREF 2093,152187
#define OPAMP3_CSR_OUTCAL 2094,152317
#define OPAMP3_CSR_LOCK 2095,152415
#define OPAMP4_CSR_OPAMP4EN 2098,152584
#define OPAMP4_CSR_FORCEVP 2099,152672
#define OPAMP4_CSR_VPSEL 2100,152810
#define OPAMP4_CSR_VPSEL_0 2101,152914
#define OPAMP4_CSR_VPSEL_1 2102,152994
#define OPAMP4_CSR_VMSEL 2103,153074
#define OPAMP4_CSR_VMSEL_0 2104,153174
#define OPAMP4_CSR_VMSEL_1 2105,153254
#define OPAMP4_CSR_TCMEN 2106,153334
#define OPAMP4_CSR_VMSSEL 2107,153441
#define OPAMP4_CSR_VPSSEL 2108,153551
#define OPAMP4_CSR_VPSSEL_0 2109,153665
#define OPAMP4_CSR_VPSSEL_1 2110,153745
#define OPAMP4_CSR_CALON 2111,153825
#define OPAMP4_CSR_CALSEL 2112,153923
#define OPAMP4_CSR_CALSEL_0 2113,154019
#define OPAMP4_CSR_CALSEL_1 2114,154099
#define OPAMP4_CSR_PGGAIN 2115,154179
#define OPAMP4_CSR_PGGAIN_0 2116,154270
#define OPAMP4_CSR_PGGAIN_1 2117,154350
#define OPAMP4_CSR_PGGAIN_2 2118,154430
#define OPAMP4_CSR_PGGAIN_3 2119,154510
#define OPAMP4_CSR_USERTRIM 2120,154590
#define OPAMP4_CSR_TRIMOFFSETP 2121,154685
#define OPAMP4_CSR_TRIMOFFSETN 2122,154788
#define OPAMP4_CSR_TSTREF 2123,154891
#define OPAMP4_CSR_OUTCAL 2124,155021
#define OPAMP4_CSR_LOCK 2125,155119
#define OPAMP_CSR_OPAMPxEN 2128,155288
#define OPAMP_CSR_FORCEVP 2129,155374
#define OPAMP_CSR_VPSEL 2130,155511
#define OPAMP_CSR_VPSEL_0 2131,155614
#define OPAMP_CSR_VPSEL_1 2132,155693
#define OPAMP_CSR_VMSEL 2133,155772
#define OPAMP_CSR_VMSEL_0 2134,155871
#define OPAMP_CSR_VMSEL_1 2135,155950
#define OPAMP_CSR_TCMEN 2136,156029
#define OPAMP_CSR_VMSSEL 2137,156135
#define OPAMP_CSR_VPSSEL 2138,156244
#define OPAMP_CSR_VPSSEL_0 2139,156357
#define OPAMP_CSR_VPSSEL_1 2140,156436
#define OPAMP_CSR_CALON 2141,156515
#define OPAMP_CSR_CALSEL 2142,156612
#define OPAMP_CSR_CALSEL_0 2143,156707
#define OPAMP_CSR_CALSEL_1 2144,156786
#define OPAMP_CSR_PGGAIN 2145,156865
#define OPAMP_CSR_PGGAIN_0 2146,156955
#define OPAMP_CSR_PGGAIN_1 2147,157034
#define OPAMP_CSR_PGGAIN_2 2148,157113
#define OPAMP_CSR_PGGAIN_3 2149,157192
#define OPAMP_CSR_USERTRIM 2150,157271
#define OPAMP_CSR_TRIMOFFSETP 2151,157365
#define OPAMP_CSR_TRIMOFFSETN 2152,157467
#define OPAMP_CSR_TSTREF 2153,157569
#define OPAMP_CSR_OUTCAL 2154,157698
#define OPAMP_CSR_LOCK 2155,157795
#define  CAN_MCR_INRQ 2163,158373
#define  CAN_MCR_SLEEP 2164,158479
#define  CAN_MCR_TXFP 2165,158581
#define  CAN_MCR_RFLM 2166,158687
#define  CAN_MCR_NART 2167,158795
#define  CAN_MCR_AWUM 2168,158906
#define  CAN_MCR_ABOM 2169,159011
#define  CAN_MCR_TTCM 2170,159123
#define  CAN_MCR_RESET 2171,159240
#define  CAN_MSR_INAK 2174,159435
#define  CAN_MSR_SLAK 2175,159545
#define  CAN_MSR_ERRI 2176,159646
#define  CAN_MSR_WKUI 2177,159745
#define  CAN_MSR_SLAKI 2178,159845
#define  CAN_MSR_TXM 2179,159956
#define  CAN_MSR_RXM 2180,160053
#define  CAN_MSR_SAMP 2181,160149
#define  CAN_MSR_RX 2182,160250
#define  CAN_TSR_RQCP0 2185,160431
#define  CAN_TSR_TXOK0 2186,160541
#define  CAN_TSR_ALST0 2187,160652
#define  CAN_TSR_TERR0 2188,160765
#define  CAN_TSR_ABRQ0 2189,160879
#define  CAN_TSR_RQCP1 2190,160989
#define  CAN_TSR_TXOK1 2191,161099
#define  CAN_TSR_ALST1 2192,161210
#define  CAN_TSR_TERR1 2193,161323
#define  CAN_TSR_ABRQ1 2194,161437
#define  CAN_TSR_RQCP2 2195,161548
#define  CAN_TSR_TXOK2 2196,161658
#define  CAN_TSR_ALST2 2197,161770
#define  CAN_TSR_TERR2 2198,161884
#define  CAN_TSR_ABRQ2 2199,161999
#define  CAN_TSR_CODE 2200,162110
#define  CAN_TSR_TME 2202,162208
#define  CAN_TSR_TME0 2203,162305
#define  CAN_TSR_TME1 2204,162413
#define  CAN_TSR_TME2 2205,162521
#define  CAN_TSR_LOW 2207,162631
#define  CAN_TSR_LOW0 2208,162728
#define  CAN_TSR_LOW1 2209,162846
#define  CAN_TSR_LOW2 2210,162964
#define  CAN_RF0R_FMP0 2213,163166
#define  CAN_RF0R_FULL0 2214,163272
#define  CAN_RF0R_FOVR0 2215,163367
#define  CAN_RF0R_RFOM0 2216,163465
#define  CAN_RF1R_FMP1 2219,163662
#define  CAN_RF1R_FULL1 2220,163768
#define  CAN_RF1R_FOVR1 2221,163863
#define  CAN_RF1R_RFOM1 2222,163961
#define  CAN_IER_TMEIE 2225,164158
#define  CAN_IER_FMPIE0 2226,164281
#define  CAN_IER_FFIE0 2227,164402
#define  CAN_IER_FOVIE0 2228,164512
#define  CAN_IER_FMPIE1 2229,164625
#define  CAN_IER_FFIE1 2230,164746
#define  CAN_IER_FOVIE1 2231,164856
#define  CAN_IER_EWGIE 2232,164969
#define  CAN_IER_EPVIE 2233,165083
#define  CAN_IER_BOFIE 2234,165197
#define  CAN_IER_LECIE 2235,165305
#define  CAN_IER_ERRIE 2236,165421
#define  CAN_IER_WKUIE 2237,165527
#define  CAN_IER_SLKIE 2238,165634
#define  CAN_ESR_EWGF 2241,165824
#define  CAN_ESR_EPVF 2242,165926
#define  CAN_ESR_BOFF 2243,166028
#define  CAN_ESR_LEC 2245,166126
#define  CAN_ESR_LEC_0 2246,166241
#define  CAN_ESR_LEC_1 2247,166330
#define  CAN_ESR_LEC_2 2248,166419
#define  CAN_ESR_TEC 2250,166510
#define  CAN_ESR_REC 2251,166652
#define  CAN_BTR_BRP 2254,166841
#define  CAN_BTR_TS1 2255,166944
#define  CAN_BTR_TS1_0 2256,167042
#define  CAN_BTR_TS1_1 2257,167148
#define  CAN_BTR_TS1_2 2258,167254
#define  CAN_BTR_TS1_3 2259,167360
#define  CAN_BTR_TS2 2260,167466
#define  CAN_BTR_TS2_0 2261,167564
#define  CAN_BTR_TS2_1 2262,167670
#define  CAN_BTR_TS2_2 2263,167776
#define  CAN_BTR_SJW 2264,167882
#define  CAN_BTR_SJW_0 2265,167994
#define  CAN_BTR_SJW_1 2266,168114
#define  CAN_BTR_LBKM 2267,168234
#define  CAN_BTR_SILM 2268,168340
#define  CAN_TI0R_TXRQ 2272,168545
#define  CAN_TI0R_RTR 2273,168653
#define  CAN_TI0R_IDE 2274,168764
#define  CAN_TI0R_EXID 2275,168868
#define  CAN_TI0R_STID 2276,168971
#define  CAN_TDT0R_DLC 2279,169181
#define  CAN_TDT0R_TGT 2280,169281
#define  CAN_TDT0R_TIME 2281,169385
#define  CAN_TDL0R_DATA0 2284,169571
#define  CAN_TDL0R_DATA1 2285,169666
#define  CAN_TDL0R_DATA2 2286,169761
#define  CAN_TDL0R_DATA3 2287,169856
#define  CAN_TDH0R_DATA4 2290,170035
#define  CAN_TDH0R_DATA5 2291,170130
#define  CAN_TDH0R_DATA6 2292,170225
#define  CAN_TDH0R_DATA7 2293,170320
#define  CAN_TI1R_TXRQ 2296,170499
#define  CAN_TI1R_RTR 2297,170607
#define  CAN_TI1R_IDE 2298,170718
#define  CAN_TI1R_EXID 2299,170822
#define  CAN_TI1R_STID 2300,170925
#define  CAN_TDT1R_DLC 2303,171135
#define  CAN_TDT1R_TGT 2304,171235
#define  CAN_TDT1R_TIME 2305,171339
#define  CAN_TDL1R_DATA0 2308,171525
#define  CAN_TDL1R_DATA1 2309,171620
#define  CAN_TDL1R_DATA2 2310,171715
#define  CAN_TDL1R_DATA3 2311,171810
#define  CAN_TDH1R_DATA4 2314,171989
#define  CAN_TDH1R_DATA5 2315,172084
#define  CAN_TDH1R_DATA6 2316,172179
#define  CAN_TDH1R_DATA7 2317,172274
#define  CAN_TI2R_TXRQ 2320,172453
#define  CAN_TI2R_RTR 2321,172561
#define  CAN_TI2R_IDE 2322,172672
#define  CAN_TI2R_EXID 2323,172776
#define  CAN_TI2R_STID 2324,172879
#define  CAN_TDT2R_DLC 2327,173089
#define  CAN_TDT2R_TGT 2328,173189
#define  CAN_TDT2R_TIME 2329,173293
#define  CAN_TDL2R_DATA0 2332,173479
#define  CAN_TDL2R_DATA1 2333,173574
#define  CAN_TDL2R_DATA2 2334,173669
#define  CAN_TDL2R_DATA3 2335,173764
#define  CAN_TDH2R_DATA4 2338,173943
#define  CAN_TDH2R_DATA5 2339,174038
#define  CAN_TDH2R_DATA6 2340,174133
#define  CAN_TDH2R_DATA7 2341,174228
#define  CAN_RI0R_RTR 2344,174407
#define  CAN_RI0R_IDE 2345,174518
#define  CAN_RI0R_EXID 2346,174622
#define  CAN_RI0R_STID 2347,174725
#define  CAN_RDT0R_DLC 2350,174935
#define  CAN_RDT0R_FMI 2351,175035
#define  CAN_RDT0R_TIME 2352,175137
#define  CAN_RDL0R_DATA0 2355,175323
#define  CAN_RDL0R_DATA1 2356,175418
#define  CAN_RDL0R_DATA2 2357,175513
#define  CAN_RDL0R_DATA3 2358,175608
#define  CAN_RDH0R_DATA4 2361,175787
#define  CAN_RDH0R_DATA5 2362,175882
#define  CAN_RDH0R_DATA6 2363,175977
#define  CAN_RDH0R_DATA7 2364,176072
#define  CAN_RI1R_RTR 2367,176251
#define  CAN_RI1R_IDE 2368,176362
#define  CAN_RI1R_EXID 2369,176466
#define  CAN_RI1R_STID 2370,176569
#define  CAN_RDT1R_DLC 2373,176779
#define  CAN_RDT1R_FMI 2374,176879
#define  CAN_RDT1R_TIME 2375,176981
#define  CAN_RDL1R_DATA0 2378,177167
#define  CAN_RDL1R_DATA1 2379,177262
#define  CAN_RDL1R_DATA2 2380,177357
#define  CAN_RDL1R_DATA3 2381,177452
#define  CAN_RDH1R_DATA4 2384,177631
#define  CAN_RDH1R_DATA5 2385,177726
#define  CAN_RDH1R_DATA6 2386,177821
#define  CAN_RDH1R_DATA7 2387,177916
#define  CAN_FMR_FINIT 2391,178124
#define  CAN_FM1R_FBM 2394,178308
#define  CAN_FM1R_FBM0 2395,178403
#define  CAN_FM1R_FBM1 2396,178509
#define  CAN_FM1R_FBM2 2397,178615
#define  CAN_FM1R_FBM3 2398,178721
#define  CAN_FM1R_FBM4 2399,178827
#define  CAN_FM1R_FBM5 2400,178933
#define  CAN_FM1R_FBM6 2401,179039
#define  CAN_FM1R_FBM7 2402,179145
#define  CAN_FM1R_FBM8 2403,179251
#define  CAN_FM1R_FBM9 2404,179357
#define  CAN_FM1R_FBM10 2405,179463
#define  CAN_FM1R_FBM11 2406,179570
#define  CAN_FM1R_FBM12 2407,179677
#define  CAN_FM1R_FBM13 2408,179784
#define  CAN_FS1R_FSC 2411,179975
#define  CAN_FS1R_FSC0 2412,180085
#define  CAN_FS1R_FSC1 2413,180201
#define  CAN_FS1R_FSC2 2414,180317
#define  CAN_FS1R_FSC3 2415,180433
#define  CAN_FS1R_FSC4 2416,180549
#define  CAN_FS1R_FSC5 2417,180665
#define  CAN_FS1R_FSC6 2418,180781
#define  CAN_FS1R_FSC7 2419,180897
#define  CAN_FS1R_FSC8 2420,181013
#define  CAN_FS1R_FSC9 2421,181129
#define  CAN_FS1R_FSC10 2422,181245
#define  CAN_FS1R_FSC11 2423,181362
#define  CAN_FS1R_FSC12 2424,181479
#define  CAN_FS1R_FSC13 2425,181596
#define  CAN_FFA1R_FFA 2428,181797
#define  CAN_FFA1R_FFA0 2429,181903
#define  CAN_FFA1R_FFA1 2430,182022
#define  CAN_FFA1R_FFA2 2431,182141
#define  CAN_FFA1R_FFA3 2432,182260
#define  CAN_FFA1R_FFA4 2433,182379
#define  CAN_FFA1R_FFA5 2434,182498
#define  CAN_FFA1R_FFA6 2435,182617
#define  CAN_FFA1R_FFA7 2436,182736
#define  CAN_FFA1R_FFA8 2437,182855
#define  CAN_FFA1R_FFA9 2438,182974
#define  CAN_FFA1R_FFA10 2439,183093
#define  CAN_FFA1R_FFA11 2440,183213
#define  CAN_FFA1R_FFA12 2441,183333
#define  CAN_FFA1R_FFA13 2442,183453
#define  CAN_FA1R_FACT 2445,183657
#define  CAN_FA1R_FACT0 2446,183754
#define  CAN_FA1R_FACT1 2447,183853
#define  CAN_FA1R_FACT2 2448,183952
#define  CAN_FA1R_FACT3 2449,184051
#define  CAN_FA1R_FACT4 2450,184150
#define  CAN_FA1R_FACT5 2451,184249
#define  CAN_FA1R_FACT6 2452,184348
#define  CAN_FA1R_FACT7 2453,184447
#define  CAN_FA1R_FACT8 2454,184546
#define  CAN_FA1R_FACT9 2455,184645
#define  CAN_FA1R_FACT10 2456,184744
#define  CAN_FA1R_FACT11 2457,184844
#define  CAN_FA1R_FACT12 2458,184944
#define  CAN_FA1R_FACT13 2459,185044
#define  CAN_F0R1_FB0 2462,185228
#define  CAN_F0R1_FB1 2463,185324
#define  CAN_F0R1_FB2 2464,185420
#define  CAN_F0R1_FB3 2465,185516
#define  CAN_F0R1_FB4 2466,185612
#define  CAN_F0R1_FB5 2467,185708
#define  CAN_F0R1_FB6 2468,185804
#define  CAN_F0R1_FB7 2469,185900
#define  CAN_F0R1_FB8 2470,185996
#define  CAN_F0R1_FB9 2471,186092
#define  CAN_F0R1_FB10 2472,186188
#define  CAN_F0R1_FB11 2473,186285
#define  CAN_F0R1_FB12 2474,186382
#define  CAN_F0R1_FB13 2475,186479
#define  CAN_F0R1_FB14 2476,186576
#define  CAN_F0R1_FB15 2477,186673
#define  CAN_F0R1_FB16 2478,186770
#define  CAN_F0R1_FB17 2479,186867
#define  CAN_F0R1_FB18 2480,186964
#define  CAN_F0R1_FB19 2481,187061
#define  CAN_F0R1_FB20 2482,187158
#define  CAN_F0R1_FB21 2483,187255
#define  CAN_F0R1_FB22 2484,187352
#define  CAN_F0R1_FB23 2485,187449
#define  CAN_F0R1_FB24 2486,187546
#define  CAN_F0R1_FB25 2487,187643
#define  CAN_F0R1_FB26 2488,187740
#define  CAN_F0R1_FB27 2489,187837
#define  CAN_F0R1_FB28 2490,187934
#define  CAN_F0R1_FB29 2491,188031
#define  CAN_F0R1_FB30 2492,188128
#define  CAN_F0R1_FB31 2493,188225
#define  CAN_F1R1_FB0 2496,188406
#define  CAN_F1R1_FB1 2497,188502
#define  CAN_F1R1_FB2 2498,188598
#define  CAN_F1R1_FB3 2499,188694
#define  CAN_F1R1_FB4 2500,188790
#define  CAN_F1R1_FB5 2501,188886
#define  CAN_F1R1_FB6 2502,188982
#define  CAN_F1R1_FB7 2503,189078
#define  CAN_F1R1_FB8 2504,189174
#define  CAN_F1R1_FB9 2505,189270
#define  CAN_F1R1_FB10 2506,189366
#define  CAN_F1R1_FB11 2507,189463
#define  CAN_F1R1_FB12 2508,189560
#define  CAN_F1R1_FB13 2509,189657
#define  CAN_F1R1_FB14 2510,189754
#define  CAN_F1R1_FB15 2511,189851
#define  CAN_F1R1_FB16 2512,189948
#define  CAN_F1R1_FB17 2513,190045
#define  CAN_F1R1_FB18 2514,190142
#define  CAN_F1R1_FB19 2515,190239
#define  CAN_F1R1_FB20 2516,190336
#define  CAN_F1R1_FB21 2517,190433
#define  CAN_F1R1_FB22 2518,190530
#define  CAN_F1R1_FB23 2519,190627
#define  CAN_F1R1_FB24 2520,190724
#define  CAN_F1R1_FB25 2521,190821
#define  CAN_F1R1_FB26 2522,190918
#define  CAN_F1R1_FB27 2523,191015
#define  CAN_F1R1_FB28 2524,191112
#define  CAN_F1R1_FB29 2525,191209
#define  CAN_F1R1_FB30 2526,191306
#define  CAN_F1R1_FB31 2527,191403
#define  CAN_F2R1_FB0 2530,191584
#define  CAN_F2R1_FB1 2531,191680
#define  CAN_F2R1_FB2 2532,191776
#define  CAN_F2R1_FB3 2533,191872
#define  CAN_F2R1_FB4 2534,191968
#define  CAN_F2R1_FB5 2535,192064
#define  CAN_F2R1_FB6 2536,192160
#define  CAN_F2R1_FB7 2537,192256
#define  CAN_F2R1_FB8 2538,192352
#define  CAN_F2R1_FB9 2539,192448
#define  CAN_F2R1_FB10 2540,192544
#define  CAN_F2R1_FB11 2541,192641
#define  CAN_F2R1_FB12 2542,192738
#define  CAN_F2R1_FB13 2543,192835
#define  CAN_F2R1_FB14 2544,192932
#define  CAN_F2R1_FB15 2545,193029
#define  CAN_F2R1_FB16 2546,193126
#define  CAN_F2R1_FB17 2547,193223
#define  CAN_F2R1_FB18 2548,193320
#define  CAN_F2R1_FB19 2549,193417
#define  CAN_F2R1_FB20 2550,193514
#define  CAN_F2R1_FB21 2551,193611
#define  CAN_F2R1_FB22 2552,193708
#define  CAN_F2R1_FB23 2553,193805
#define  CAN_F2R1_FB24 2554,193902
#define  CAN_F2R1_FB25 2555,193999
#define  CAN_F2R1_FB26 2556,194096
#define  CAN_F2R1_FB27 2557,194193
#define  CAN_F2R1_FB28 2558,194290
#define  CAN_F2R1_FB29 2559,194387
#define  CAN_F2R1_FB30 2560,194484
#define  CAN_F2R1_FB31 2561,194581
#define  CAN_F3R1_FB0 2564,194762
#define  CAN_F3R1_FB1 2565,194858
#define  CAN_F3R1_FB2 2566,194954
#define  CAN_F3R1_FB3 2567,195050
#define  CAN_F3R1_FB4 2568,195146
#define  CAN_F3R1_FB5 2569,195242
#define  CAN_F3R1_FB6 2570,195338
#define  CAN_F3R1_FB7 2571,195434
#define  CAN_F3R1_FB8 2572,195530
#define  CAN_F3R1_FB9 2573,195626
#define  CAN_F3R1_FB10 2574,195722
#define  CAN_F3R1_FB11 2575,195819
#define  CAN_F3R1_FB12 2576,195916
#define  CAN_F3R1_FB13 2577,196013
#define  CAN_F3R1_FB14 2578,196110
#define  CAN_F3R1_FB15 2579,196207
#define  CAN_F3R1_FB16 2580,196304
#define  CAN_F3R1_FB17 2581,196401
#define  CAN_F3R1_FB18 2582,196498
#define  CAN_F3R1_FB19 2583,196595
#define  CAN_F3R1_FB20 2584,196692
#define  CAN_F3R1_FB21 2585,196789
#define  CAN_F3R1_FB22 2586,196886
#define  CAN_F3R1_FB23 2587,196983
#define  CAN_F3R1_FB24 2588,197080
#define  CAN_F3R1_FB25 2589,197177
#define  CAN_F3R1_FB26 2590,197274
#define  CAN_F3R1_FB27 2591,197371
#define  CAN_F3R1_FB28 2592,197468
#define  CAN_F3R1_FB29 2593,197565
#define  CAN_F3R1_FB30 2594,197662
#define  CAN_F3R1_FB31 2595,197759
#define  CAN_F4R1_FB0 2598,197940
#define  CAN_F4R1_FB1 2599,198036
#define  CAN_F4R1_FB2 2600,198132
#define  CAN_F4R1_FB3 2601,198228
#define  CAN_F4R1_FB4 2602,198324
#define  CAN_F4R1_FB5 2603,198420
#define  CAN_F4R1_FB6 2604,198516
#define  CAN_F4R1_FB7 2605,198612
#define  CAN_F4R1_FB8 2606,198708
#define  CAN_F4R1_FB9 2607,198804
#define  CAN_F4R1_FB10 2608,198900
#define  CAN_F4R1_FB11 2609,198997
#define  CAN_F4R1_FB12 2610,199094
#define  CAN_F4R1_FB13 2611,199191
#define  CAN_F4R1_FB14 2612,199288
#define  CAN_F4R1_FB15 2613,199385
#define  CAN_F4R1_FB16 2614,199482
#define  CAN_F4R1_FB17 2615,199579
#define  CAN_F4R1_FB18 2616,199676
#define  CAN_F4R1_FB19 2617,199773
#define  CAN_F4R1_FB20 2618,199870
#define  CAN_F4R1_FB21 2619,199967
#define  CAN_F4R1_FB22 2620,200064
#define  CAN_F4R1_FB23 2621,200161
#define  CAN_F4R1_FB24 2622,200258
#define  CAN_F4R1_FB25 2623,200355
#define  CAN_F4R1_FB26 2624,200452
#define  CAN_F4R1_FB27 2625,200549
#define  CAN_F4R1_FB28 2626,200646
#define  CAN_F4R1_FB29 2627,200743
#define  CAN_F4R1_FB30 2628,200840
#define  CAN_F4R1_FB31 2629,200937
#define  CAN_F5R1_FB0 2632,201118
#define  CAN_F5R1_FB1 2633,201214
#define  CAN_F5R1_FB2 2634,201310
#define  CAN_F5R1_FB3 2635,201406
#define  CAN_F5R1_FB4 2636,201502
#define  CAN_F5R1_FB5 2637,201598
#define  CAN_F5R1_FB6 2638,201694
#define  CAN_F5R1_FB7 2639,201790
#define  CAN_F5R1_FB8 2640,201886
#define  CAN_F5R1_FB9 2641,201982
#define  CAN_F5R1_FB10 2642,202078
#define  CAN_F5R1_FB11 2643,202175
#define  CAN_F5R1_FB12 2644,202272
#define  CAN_F5R1_FB13 2645,202369
#define  CAN_F5R1_FB14 2646,202466
#define  CAN_F5R1_FB15 2647,202563
#define  CAN_F5R1_FB16 2648,202660
#define  CAN_F5R1_FB17 2649,202757
#define  CAN_F5R1_FB18 2650,202854
#define  CAN_F5R1_FB19 2651,202951
#define  CAN_F5R1_FB20 2652,203048
#define  CAN_F5R1_FB21 2653,203145
#define  CAN_F5R1_FB22 2654,203242
#define  CAN_F5R1_FB23 2655,203339
#define  CAN_F5R1_FB24 2656,203436
#define  CAN_F5R1_FB25 2657,203533
#define  CAN_F5R1_FB26 2658,203630
#define  CAN_F5R1_FB27 2659,203727
#define  CAN_F5R1_FB28 2660,203824
#define  CAN_F5R1_FB29 2661,203921
#define  CAN_F5R1_FB30 2662,204018
#define  CAN_F5R1_FB31 2663,204115
#define  CAN_F6R1_FB0 2666,204296
#define  CAN_F6R1_FB1 2667,204392
#define  CAN_F6R1_FB2 2668,204488
#define  CAN_F6R1_FB3 2669,204584
#define  CAN_F6R1_FB4 2670,204680
#define  CAN_F6R1_FB5 2671,204776
#define  CAN_F6R1_FB6 2672,204872
#define  CAN_F6R1_FB7 2673,204968
#define  CAN_F6R1_FB8 2674,205064
#define  CAN_F6R1_FB9 2675,205160
#define  CAN_F6R1_FB10 2676,205256
#define  CAN_F6R1_FB11 2677,205353
#define  CAN_F6R1_FB12 2678,205450
#define  CAN_F6R1_FB13 2679,205547
#define  CAN_F6R1_FB14 2680,205644
#define  CAN_F6R1_FB15 2681,205741
#define  CAN_F6R1_FB16 2682,205838
#define  CAN_F6R1_FB17 2683,205935
#define  CAN_F6R1_FB18 2684,206032
#define  CAN_F6R1_FB19 2685,206129
#define  CAN_F6R1_FB20 2686,206226
#define  CAN_F6R1_FB21 2687,206323
#define  CAN_F6R1_FB22 2688,206420
#define  CAN_F6R1_FB23 2689,206517
#define  CAN_F6R1_FB24 2690,206614
#define  CAN_F6R1_FB25 2691,206711
#define  CAN_F6R1_FB26 2692,206808
#define  CAN_F6R1_FB27 2693,206905
#define  CAN_F6R1_FB28 2694,207002
#define  CAN_F6R1_FB29 2695,207099
#define  CAN_F6R1_FB30 2696,207196
#define  CAN_F6R1_FB31 2697,207293
#define  CAN_F7R1_FB0 2700,207474
#define  CAN_F7R1_FB1 2701,207570
#define  CAN_F7R1_FB2 2702,207666
#define  CAN_F7R1_FB3 2703,207762
#define  CAN_F7R1_FB4 2704,207858
#define  CAN_F7R1_FB5 2705,207954
#define  CAN_F7R1_FB6 2706,208050
#define  CAN_F7R1_FB7 2707,208146
#define  CAN_F7R1_FB8 2708,208242
#define  CAN_F7R1_FB9 2709,208338
#define  CAN_F7R1_FB10 2710,208434
#define  CAN_F7R1_FB11 2711,208531
#define  CAN_F7R1_FB12 2712,208628
#define  CAN_F7R1_FB13 2713,208725
#define  CAN_F7R1_FB14 2714,208822
#define  CAN_F7R1_FB15 2715,208919
#define  CAN_F7R1_FB16 2716,209016
#define  CAN_F7R1_FB17 2717,209113
#define  CAN_F7R1_FB18 2718,209210
#define  CAN_F7R1_FB19 2719,209307
#define  CAN_F7R1_FB20 2720,209404
#define  CAN_F7R1_FB21 2721,209501
#define  CAN_F7R1_FB22 2722,209598
#define  CAN_F7R1_FB23 2723,209695
#define  CAN_F7R1_FB24 2724,209792
#define  CAN_F7R1_FB25 2725,209889
#define  CAN_F7R1_FB26 2726,209986
#define  CAN_F7R1_FB27 2727,210083
#define  CAN_F7R1_FB28 2728,210180
#define  CAN_F7R1_FB29 2729,210277
#define  CAN_F7R1_FB30 2730,210374
#define  CAN_F7R1_FB31 2731,210471
#define  CAN_F8R1_FB0 2734,210652
#define  CAN_F8R1_FB1 2735,210748
#define  CAN_F8R1_FB2 2736,210844
#define  CAN_F8R1_FB3 2737,210940
#define  CAN_F8R1_FB4 2738,211036
#define  CAN_F8R1_FB5 2739,211132
#define  CAN_F8R1_FB6 2740,211228
#define  CAN_F8R1_FB7 2741,211324
#define  CAN_F8R1_FB8 2742,211420
#define  CAN_F8R1_FB9 2743,211516
#define  CAN_F8R1_FB10 2744,211612
#define  CAN_F8R1_FB11 2745,211709
#define  CAN_F8R1_FB12 2746,211806
#define  CAN_F8R1_FB13 2747,211903
#define  CAN_F8R1_FB14 2748,212000
#define  CAN_F8R1_FB15 2749,212097
#define  CAN_F8R1_FB16 2750,212194
#define  CAN_F8R1_FB17 2751,212291
#define  CAN_F8R1_FB18 2752,212388
#define  CAN_F8R1_FB19 2753,212485
#define  CAN_F8R1_FB20 2754,212582
#define  CAN_F8R1_FB21 2755,212679
#define  CAN_F8R1_FB22 2756,212776
#define  CAN_F8R1_FB23 2757,212873
#define  CAN_F8R1_FB24 2758,212970
#define  CAN_F8R1_FB25 2759,213067
#define  CAN_F8R1_FB26 2760,213164
#define  CAN_F8R1_FB27 2761,213261
#define  CAN_F8R1_FB28 2762,213358
#define  CAN_F8R1_FB29 2763,213455
#define  CAN_F8R1_FB30 2764,213552
#define  CAN_F8R1_FB31 2765,213649
#define  CAN_F9R1_FB0 2768,213830
#define  CAN_F9R1_FB1 2769,213926
#define  CAN_F9R1_FB2 2770,214022
#define  CAN_F9R1_FB3 2771,214118
#define  CAN_F9R1_FB4 2772,214214
#define  CAN_F9R1_FB5 2773,214310
#define  CAN_F9R1_FB6 2774,214406
#define  CAN_F9R1_FB7 2775,214502
#define  CAN_F9R1_FB8 2776,214598
#define  CAN_F9R1_FB9 2777,214694
#define  CAN_F9R1_FB10 2778,214790
#define  CAN_F9R1_FB11 2779,214887
#define  CAN_F9R1_FB12 2780,214984
#define  CAN_F9R1_FB13 2781,215081
#define  CAN_F9R1_FB14 2782,215178
#define  CAN_F9R1_FB15 2783,215275
#define  CAN_F9R1_FB16 2784,215372
#define  CAN_F9R1_FB17 2785,215469
#define  CAN_F9R1_FB18 2786,215566
#define  CAN_F9R1_FB19 2787,215663
#define  CAN_F9R1_FB20 2788,215760
#define  CAN_F9R1_FB21 2789,215857
#define  CAN_F9R1_FB22 2790,215954
#define  CAN_F9R1_FB23 2791,216051
#define  CAN_F9R1_FB24 2792,216148
#define  CAN_F9R1_FB25 2793,216245
#define  CAN_F9R1_FB26 2794,216342
#define  CAN_F9R1_FB27 2795,216439
#define  CAN_F9R1_FB28 2796,216536
#define  CAN_F9R1_FB29 2797,216633
#define  CAN_F9R1_FB30 2798,216730
#define  CAN_F9R1_FB31 2799,216827
#define  CAN_F10R1_FB0 2802,217008
#define  CAN_F10R1_FB1 2803,217104
#define  CAN_F10R1_FB2 2804,217200
#define  CAN_F10R1_FB3 2805,217296
#define  CAN_F10R1_FB4 2806,217392
#define  CAN_F10R1_FB5 2807,217488
#define  CAN_F10R1_FB6 2808,217584
#define  CAN_F10R1_FB7 2809,217680
#define  CAN_F10R1_FB8 2810,217776
#define  CAN_F10R1_FB9 2811,217872
#define  CAN_F10R1_FB10 2812,217968
#define  CAN_F10R1_FB11 2813,218065
#define  CAN_F10R1_FB12 2814,218162
#define  CAN_F10R1_FB13 2815,218259
#define  CAN_F10R1_FB14 2816,218356
#define  CAN_F10R1_FB15 2817,218453
#define  CAN_F10R1_FB16 2818,218550
#define  CAN_F10R1_FB17 2819,218647
#define  CAN_F10R1_FB18 2820,218744
#define  CAN_F10R1_FB19 2821,218841
#define  CAN_F10R1_FB20 2822,218938
#define  CAN_F10R1_FB21 2823,219035
#define  CAN_F10R1_FB22 2824,219132
#define  CAN_F10R1_FB23 2825,219229
#define  CAN_F10R1_FB24 2826,219326
#define  CAN_F10R1_FB25 2827,219423
#define  CAN_F10R1_FB26 2828,219520
#define  CAN_F10R1_FB27 2829,219617
#define  CAN_F10R1_FB28 2830,219714
#define  CAN_F10R1_FB29 2831,219811
#define  CAN_F10R1_FB30 2832,219908
#define  CAN_F10R1_FB31 2833,220005
#define  CAN_F11R1_FB0 2836,220186
#define  CAN_F11R1_FB1 2837,220282
#define  CAN_F11R1_FB2 2838,220378
#define  CAN_F11R1_FB3 2839,220474
#define  CAN_F11R1_FB4 2840,220570
#define  CAN_F11R1_FB5 2841,220666
#define  CAN_F11R1_FB6 2842,220762
#define  CAN_F11R1_FB7 2843,220858
#define  CAN_F11R1_FB8 2844,220954
#define  CAN_F11R1_FB9 2845,221050
#define  CAN_F11R1_FB10 2846,221146
#define  CAN_F11R1_FB11 2847,221243
#define  CAN_F11R1_FB12 2848,221340
#define  CAN_F11R1_FB13 2849,221437
#define  CAN_F11R1_FB14 2850,221534
#define  CAN_F11R1_FB15 2851,221631
#define  CAN_F11R1_FB16 2852,221728
#define  CAN_F11R1_FB17 2853,221825
#define  CAN_F11R1_FB18 2854,221922
#define  CAN_F11R1_FB19 2855,222019
#define  CAN_F11R1_FB20 2856,222116
#define  CAN_F11R1_FB21 2857,222213
#define  CAN_F11R1_FB22 2858,222310
#define  CAN_F11R1_FB23 2859,222407
#define  CAN_F11R1_FB24 2860,222504
#define  CAN_F11R1_FB25 2861,222601
#define  CAN_F11R1_FB26 2862,222698
#define  CAN_F11R1_FB27 2863,222795
#define  CAN_F11R1_FB28 2864,222892
#define  CAN_F11R1_FB29 2865,222989
#define  CAN_F11R1_FB30 2866,223086
#define  CAN_F11R1_FB31 2867,223183
#define  CAN_F12R1_FB0 2870,223364
#define  CAN_F12R1_FB1 2871,223460
#define  CAN_F12R1_FB2 2872,223556
#define  CAN_F12R1_FB3 2873,223652
#define  CAN_F12R1_FB4 2874,223748
#define  CAN_F12R1_FB5 2875,223844
#define  CAN_F12R1_FB6 2876,223940
#define  CAN_F12R1_FB7 2877,224036
#define  CAN_F12R1_FB8 2878,224132
#define  CAN_F12R1_FB9 2879,224228
#define  CAN_F12R1_FB10 2880,224324
#define  CAN_F12R1_FB11 2881,224421
#define  CAN_F12R1_FB12 2882,224518
#define  CAN_F12R1_FB13 2883,224615
#define  CAN_F12R1_FB14 2884,224712
#define  CAN_F12R1_FB15 2885,224809
#define  CAN_F12R1_FB16 2886,224906
#define  CAN_F12R1_FB17 2887,225003
#define  CAN_F12R1_FB18 2888,225100
#define  CAN_F12R1_FB19 2889,225197
#define  CAN_F12R1_FB20 2890,225294
#define  CAN_F12R1_FB21 2891,225391
#define  CAN_F12R1_FB22 2892,225488
#define  CAN_F12R1_FB23 2893,225585
#define  CAN_F12R1_FB24 2894,225682
#define  CAN_F12R1_FB25 2895,225779
#define  CAN_F12R1_FB26 2896,225876
#define  CAN_F12R1_FB27 2897,225973
#define  CAN_F12R1_FB28 2898,226070
#define  CAN_F12R1_FB29 2899,226167
#define  CAN_F12R1_FB30 2900,226264
#define  CAN_F12R1_FB31 2901,226361
#define  CAN_F13R1_FB0 2904,226542
#define  CAN_F13R1_FB1 2905,226638
#define  CAN_F13R1_FB2 2906,226734
#define  CAN_F13R1_FB3 2907,226830
#define  CAN_F13R1_FB4 2908,226926
#define  CAN_F13R1_FB5 2909,227022
#define  CAN_F13R1_FB6 2910,227118
#define  CAN_F13R1_FB7 2911,227214
#define  CAN_F13R1_FB8 2912,227310
#define  CAN_F13R1_FB9 2913,227406
#define  CAN_F13R1_FB10 2914,227502
#define  CAN_F13R1_FB11 2915,227599
#define  CAN_F13R1_FB12 2916,227696
#define  CAN_F13R1_FB13 2917,227793
#define  CAN_F13R1_FB14 2918,227890
#define  CAN_F13R1_FB15 2919,227987
#define  CAN_F13R1_FB16 2920,228084
#define  CAN_F13R1_FB17 2921,228181
#define  CAN_F13R1_FB18 2922,228278
#define  CAN_F13R1_FB19 2923,228375
#define  CAN_F13R1_FB20 2924,228472
#define  CAN_F13R1_FB21 2925,228569
#define  CAN_F13R1_FB22 2926,228666
#define  CAN_F13R1_FB23 2927,228763
#define  CAN_F13R1_FB24 2928,228860
#define  CAN_F13R1_FB25 2929,228957
#define  CAN_F13R1_FB26 2930,229054
#define  CAN_F13R1_FB27 2931,229151
#define  CAN_F13R1_FB28 2932,229248
#define  CAN_F13R1_FB29 2933,229345
#define  CAN_F13R1_FB30 2934,229442
#define  CAN_F13R1_FB31 2935,229539
#define  CAN_F0R2_FB0 2938,229720
#define  CAN_F0R2_FB1 2939,229816
#define  CAN_F0R2_FB2 2940,229912
#define  CAN_F0R2_FB3 2941,230008
#define  CAN_F0R2_FB4 2942,230104
#define  CAN_F0R2_FB5 2943,230200
#define  CAN_F0R2_FB6 2944,230296
#define  CAN_F0R2_FB7 2945,230392
#define  CAN_F0R2_FB8 2946,230488
#define  CAN_F0R2_FB9 2947,230584
#define  CAN_F0R2_FB10 2948,230680
#define  CAN_F0R2_FB11 2949,230777
#define  CAN_F0R2_FB12 2950,230874
#define  CAN_F0R2_FB13 2951,230971
#define  CAN_F0R2_FB14 2952,231068
#define  CAN_F0R2_FB15 2953,231165
#define  CAN_F0R2_FB16 2954,231262
#define  CAN_F0R2_FB17 2955,231359
#define  CAN_F0R2_FB18 2956,231456
#define  CAN_F0R2_FB19 2957,231553
#define  CAN_F0R2_FB20 2958,231650
#define  CAN_F0R2_FB21 2959,231747
#define  CAN_F0R2_FB22 2960,231844
#define  CAN_F0R2_FB23 2961,231941
#define  CAN_F0R2_FB24 2962,232038
#define  CAN_F0R2_FB25 2963,232135
#define  CAN_F0R2_FB26 2964,232232
#define  CAN_F0R2_FB27 2965,232329
#define  CAN_F0R2_FB28 2966,232426
#define  CAN_F0R2_FB29 2967,232523
#define  CAN_F0R2_FB30 2968,232620
#define  CAN_F0R2_FB31 2969,232717
#define  CAN_F1R2_FB0 2972,232898
#define  CAN_F1R2_FB1 2973,232994
#define  CAN_F1R2_FB2 2974,233090
#define  CAN_F1R2_FB3 2975,233186
#define  CAN_F1R2_FB4 2976,233282
#define  CAN_F1R2_FB5 2977,233378
#define  CAN_F1R2_FB6 2978,233474
#define  CAN_F1R2_FB7 2979,233570
#define  CAN_F1R2_FB8 2980,233666
#define  CAN_F1R2_FB9 2981,233762
#define  CAN_F1R2_FB10 2982,233858
#define  CAN_F1R2_FB11 2983,233955
#define  CAN_F1R2_FB12 2984,234052
#define  CAN_F1R2_FB13 2985,234149
#define  CAN_F1R2_FB14 2986,234246
#define  CAN_F1R2_FB15 2987,234343
#define  CAN_F1R2_FB16 2988,234440
#define  CAN_F1R2_FB17 2989,234537
#define  CAN_F1R2_FB18 2990,234634
#define  CAN_F1R2_FB19 2991,234731
#define  CAN_F1R2_FB20 2992,234828
#define  CAN_F1R2_FB21 2993,234925
#define  CAN_F1R2_FB22 2994,235022
#define  CAN_F1R2_FB23 2995,235119
#define  CAN_F1R2_FB24 2996,235216
#define  CAN_F1R2_FB25 2997,235313
#define  CAN_F1R2_FB26 2998,235410
#define  CAN_F1R2_FB27 2999,235507
#define  CAN_F1R2_FB28 3000,235604
#define  CAN_F1R2_FB29 3001,235701
#define  CAN_F1R2_FB30 3002,235798
#define  CAN_F1R2_FB31 3003,235895
#define  CAN_F2R2_FB0 3006,236076
#define  CAN_F2R2_FB1 3007,236172
#define  CAN_F2R2_FB2 3008,236268
#define  CAN_F2R2_FB3 3009,236364
#define  CAN_F2R2_FB4 3010,236460
#define  CAN_F2R2_FB5 3011,236556
#define  CAN_F2R2_FB6 3012,236652
#define  CAN_F2R2_FB7 3013,236748
#define  CAN_F2R2_FB8 3014,236844
#define  CAN_F2R2_FB9 3015,236940
#define  CAN_F2R2_FB10 3016,237036
#define  CAN_F2R2_FB11 3017,237133
#define  CAN_F2R2_FB12 3018,237230
#define  CAN_F2R2_FB13 3019,237327
#define  CAN_F2R2_FB14 3020,237424
#define  CAN_F2R2_FB15 3021,237521
#define  CAN_F2R2_FB16 3022,237618
#define  CAN_F2R2_FB17 3023,237715
#define  CAN_F2R2_FB18 3024,237812
#define  CAN_F2R2_FB19 3025,237909
#define  CAN_F2R2_FB20 3026,238006
#define  CAN_F2R2_FB21 3027,238103
#define  CAN_F2R2_FB22 3028,238200
#define  CAN_F2R2_FB23 3029,238297
#define  CAN_F2R2_FB24 3030,238394
#define  CAN_F2R2_FB25 3031,238491
#define  CAN_F2R2_FB26 3032,238588
#define  CAN_F2R2_FB27 3033,238685
#define  CAN_F2R2_FB28 3034,238782
#define  CAN_F2R2_FB29 3035,238879
#define  CAN_F2R2_FB30 3036,238976
#define  CAN_F2R2_FB31 3037,239073
#define  CAN_F3R2_FB0 3040,239254
#define  CAN_F3R2_FB1 3041,239350
#define  CAN_F3R2_FB2 3042,239446
#define  CAN_F3R2_FB3 3043,239542
#define  CAN_F3R2_FB4 3044,239638
#define  CAN_F3R2_FB5 3045,239734
#define  CAN_F3R2_FB6 3046,239830
#define  CAN_F3R2_FB7 3047,239926
#define  CAN_F3R2_FB8 3048,240022
#define  CAN_F3R2_FB9 3049,240118
#define  CAN_F3R2_FB10 3050,240214
#define  CAN_F3R2_FB11 3051,240311
#define  CAN_F3R2_FB12 3052,240408
#define  CAN_F3R2_FB13 3053,240505
#define  CAN_F3R2_FB14 3054,240602
#define  CAN_F3R2_FB15 3055,240699
#define  CAN_F3R2_FB16 3056,240796
#define  CAN_F3R2_FB17 3057,240893
#define  CAN_F3R2_FB18 3058,240990
#define  CAN_F3R2_FB19 3059,241087
#define  CAN_F3R2_FB20 3060,241184
#define  CAN_F3R2_FB21 3061,241281
#define  CAN_F3R2_FB22 3062,241378
#define  CAN_F3R2_FB23 3063,241475
#define  CAN_F3R2_FB24 3064,241572
#define  CAN_F3R2_FB25 3065,241669
#define  CAN_F3R2_FB26 3066,241766
#define  CAN_F3R2_FB27 3067,241863
#define  CAN_F3R2_FB28 3068,241960
#define  CAN_F3R2_FB29 3069,242057
#define  CAN_F3R2_FB30 3070,242154
#define  CAN_F3R2_FB31 3071,242251
#define  CAN_F4R2_FB0 3074,242432
#define  CAN_F4R2_FB1 3075,242528
#define  CAN_F4R2_FB2 3076,242624
#define  CAN_F4R2_FB3 3077,242720
#define  CAN_F4R2_FB4 3078,242816
#define  CAN_F4R2_FB5 3079,242912
#define  CAN_F4R2_FB6 3080,243008
#define  CAN_F4R2_FB7 3081,243104
#define  CAN_F4R2_FB8 3082,243200
#define  CAN_F4R2_FB9 3083,243296
#define  CAN_F4R2_FB10 3084,243392
#define  CAN_F4R2_FB11 3085,243489
#define  CAN_F4R2_FB12 3086,243586
#define  CAN_F4R2_FB13 3087,243683
#define  CAN_F4R2_FB14 3088,243780
#define  CAN_F4R2_FB15 3089,243877
#define  CAN_F4R2_FB16 3090,243974
#define  CAN_F4R2_FB17 3091,244071
#define  CAN_F4R2_FB18 3092,244168
#define  CAN_F4R2_FB19 3093,244265
#define  CAN_F4R2_FB20 3094,244362
#define  CAN_F4R2_FB21 3095,244459
#define  CAN_F4R2_FB22 3096,244556
#define  CAN_F4R2_FB23 3097,244653
#define  CAN_F4R2_FB24 3098,244750
#define  CAN_F4R2_FB25 3099,244847
#define  CAN_F4R2_FB26 3100,244944
#define  CAN_F4R2_FB27 3101,245041
#define  CAN_F4R2_FB28 3102,245138
#define  CAN_F4R2_FB29 3103,245235
#define  CAN_F4R2_FB30 3104,245332
#define  CAN_F4R2_FB31 3105,245429
#define  CAN_F5R2_FB0 3108,245610
#define  CAN_F5R2_FB1 3109,245706
#define  CAN_F5R2_FB2 3110,245802
#define  CAN_F5R2_FB3 3111,245898
#define  CAN_F5R2_FB4 3112,245994
#define  CAN_F5R2_FB5 3113,246090
#define  CAN_F5R2_FB6 3114,246186
#define  CAN_F5R2_FB7 3115,246282
#define  CAN_F5R2_FB8 3116,246378
#define  CAN_F5R2_FB9 3117,246474
#define  CAN_F5R2_FB10 3118,246570
#define  CAN_F5R2_FB11 3119,246667
#define  CAN_F5R2_FB12 3120,246764
#define  CAN_F5R2_FB13 3121,246861
#define  CAN_F5R2_FB14 3122,246958
#define  CAN_F5R2_FB15 3123,247055
#define  CAN_F5R2_FB16 3124,247152
#define  CAN_F5R2_FB17 3125,247249
#define  CAN_F5R2_FB18 3126,247346
#define  CAN_F5R2_FB19 3127,247443
#define  CAN_F5R2_FB20 3128,247540
#define  CAN_F5R2_FB21 3129,247637
#define  CAN_F5R2_FB22 3130,247734
#define  CAN_F5R2_FB23 3131,247831
#define  CAN_F5R2_FB24 3132,247928
#define  CAN_F5R2_FB25 3133,248025
#define  CAN_F5R2_FB26 3134,248122
#define  CAN_F5R2_FB27 3135,248219
#define  CAN_F5R2_FB28 3136,248316
#define  CAN_F5R2_FB29 3137,248413
#define  CAN_F5R2_FB30 3138,248510
#define  CAN_F5R2_FB31 3139,248607
#define  CAN_F6R2_FB0 3142,248788
#define  CAN_F6R2_FB1 3143,248884
#define  CAN_F6R2_FB2 3144,248980
#define  CAN_F6R2_FB3 3145,249076
#define  CAN_F6R2_FB4 3146,249172
#define  CAN_F6R2_FB5 3147,249268
#define  CAN_F6R2_FB6 3148,249364
#define  CAN_F6R2_FB7 3149,249460
#define  CAN_F6R2_FB8 3150,249556
#define  CAN_F6R2_FB9 3151,249652
#define  CAN_F6R2_FB10 3152,249748
#define  CAN_F6R2_FB11 3153,249845
#define  CAN_F6R2_FB12 3154,249942
#define  CAN_F6R2_FB13 3155,250039
#define  CAN_F6R2_FB14 3156,250136
#define  CAN_F6R2_FB15 3157,250233
#define  CAN_F6R2_FB16 3158,250330
#define  CAN_F6R2_FB17 3159,250427
#define  CAN_F6R2_FB18 3160,250524
#define  CAN_F6R2_FB19 3161,250621
#define  CAN_F6R2_FB20 3162,250718
#define  CAN_F6R2_FB21 3163,250815
#define  CAN_F6R2_FB22 3164,250912
#define  CAN_F6R2_FB23 3165,251009
#define  CAN_F6R2_FB24 3166,251106
#define  CAN_F6R2_FB25 3167,251203
#define  CAN_F6R2_FB26 3168,251300
#define  CAN_F6R2_FB27 3169,251397
#define  CAN_F6R2_FB28 3170,251494
#define  CAN_F6R2_FB29 3171,251591
#define  CAN_F6R2_FB30 3172,251688
#define  CAN_F6R2_FB31 3173,251785
#define  CAN_F7R2_FB0 3176,251966
#define  CAN_F7R2_FB1 3177,252062
#define  CAN_F7R2_FB2 3178,252158
#define  CAN_F7R2_FB3 3179,252254
#define  CAN_F7R2_FB4 3180,252350
#define  CAN_F7R2_FB5 3181,252446
#define  CAN_F7R2_FB6 3182,252542
#define  CAN_F7R2_FB7 3183,252638
#define  CAN_F7R2_FB8 3184,252734
#define  CAN_F7R2_FB9 3185,252830
#define  CAN_F7R2_FB10 3186,252926
#define  CAN_F7R2_FB11 3187,253023
#define  CAN_F7R2_FB12 3188,253120
#define  CAN_F7R2_FB13 3189,253217
#define  CAN_F7R2_FB14 3190,253314
#define  CAN_F7R2_FB15 3191,253411
#define  CAN_F7R2_FB16 3192,253508
#define  CAN_F7R2_FB17 3193,253605
#define  CAN_F7R2_FB18 3194,253702
#define  CAN_F7R2_FB19 3195,253799
#define  CAN_F7R2_FB20 3196,253896
#define  CAN_F7R2_FB21 3197,253993
#define  CAN_F7R2_FB22 3198,254090
#define  CAN_F7R2_FB23 3199,254187
#define  CAN_F7R2_FB24 3200,254284
#define  CAN_F7R2_FB25 3201,254381
#define  CAN_F7R2_FB26 3202,254478
#define  CAN_F7R2_FB27 3203,254575
#define  CAN_F7R2_FB28 3204,254672
#define  CAN_F7R2_FB29 3205,254769
#define  CAN_F7R2_FB30 3206,254866
#define  CAN_F7R2_FB31 3207,254963
#define  CAN_F8R2_FB0 3210,255144
#define  CAN_F8R2_FB1 3211,255240
#define  CAN_F8R2_FB2 3212,255336
#define  CAN_F8R2_FB3 3213,255432
#define  CAN_F8R2_FB4 3214,255528
#define  CAN_F8R2_FB5 3215,255624
#define  CAN_F8R2_FB6 3216,255720
#define  CAN_F8R2_FB7 3217,255816
#define  CAN_F8R2_FB8 3218,255912
#define  CAN_F8R2_FB9 3219,256008
#define  CAN_F8R2_FB10 3220,256104
#define  CAN_F8R2_FB11 3221,256201
#define  CAN_F8R2_FB12 3222,256298
#define  CAN_F8R2_FB13 3223,256395
#define  CAN_F8R2_FB14 3224,256492
#define  CAN_F8R2_FB15 3225,256589
#define  CAN_F8R2_FB16 3226,256686
#define  CAN_F8R2_FB17 3227,256783
#define  CAN_F8R2_FB18 3228,256880
#define  CAN_F8R2_FB19 3229,256977
#define  CAN_F8R2_FB20 3230,257074
#define  CAN_F8R2_FB21 3231,257171
#define  CAN_F8R2_FB22 3232,257268
#define  CAN_F8R2_FB23 3233,257365
#define  CAN_F8R2_FB24 3234,257462
#define  CAN_F8R2_FB25 3235,257559
#define  CAN_F8R2_FB26 3236,257656
#define  CAN_F8R2_FB27 3237,257753
#define  CAN_F8R2_FB28 3238,257850
#define  CAN_F8R2_FB29 3239,257947
#define  CAN_F8R2_FB30 3240,258044
#define  CAN_F8R2_FB31 3241,258141
#define  CAN_F9R2_FB0 3244,258322
#define  CAN_F9R2_FB1 3245,258418
#define  CAN_F9R2_FB2 3246,258514
#define  CAN_F9R2_FB3 3247,258610
#define  CAN_F9R2_FB4 3248,258706
#define  CAN_F9R2_FB5 3249,258802
#define  CAN_F9R2_FB6 3250,258898
#define  CAN_F9R2_FB7 3251,258994
#define  CAN_F9R2_FB8 3252,259090
#define  CAN_F9R2_FB9 3253,259186
#define  CAN_F9R2_FB10 3254,259282
#define  CAN_F9R2_FB11 3255,259379
#define  CAN_F9R2_FB12 3256,259476
#define  CAN_F9R2_FB13 3257,259573
#define  CAN_F9R2_FB14 3258,259670
#define  CAN_F9R2_FB15 3259,259767
#define  CAN_F9R2_FB16 3260,259864
#define  CAN_F9R2_FB17 3261,259961
#define  CAN_F9R2_FB18 3262,260058
#define  CAN_F9R2_FB19 3263,260155
#define  CAN_F9R2_FB20 3264,260252
#define  CAN_F9R2_FB21 3265,260349
#define  CAN_F9R2_FB22 3266,260446
#define  CAN_F9R2_FB23 3267,260543
#define  CAN_F9R2_FB24 3268,260640
#define  CAN_F9R2_FB25 3269,260737
#define  CAN_F9R2_FB26 3270,260834
#define  CAN_F9R2_FB27 3271,260931
#define  CAN_F9R2_FB28 3272,261028
#define  CAN_F9R2_FB29 3273,261125
#define  CAN_F9R2_FB30 3274,261222
#define  CAN_F9R2_FB31 3275,261319
#define  CAN_F10R2_FB0 3278,261500
#define  CAN_F10R2_FB1 3279,261596
#define  CAN_F10R2_FB2 3280,261692
#define  CAN_F10R2_FB3 3281,261788
#define  CAN_F10R2_FB4 3282,261884
#define  CAN_F10R2_FB5 3283,261980
#define  CAN_F10R2_FB6 3284,262076
#define  CAN_F10R2_FB7 3285,262172
#define  CAN_F10R2_FB8 3286,262268
#define  CAN_F10R2_FB9 3287,262364
#define  CAN_F10R2_FB10 3288,262460
#define  CAN_F10R2_FB11 3289,262557
#define  CAN_F10R2_FB12 3290,262654
#define  CAN_F10R2_FB13 3291,262751
#define  CAN_F10R2_FB14 3292,262848
#define  CAN_F10R2_FB15 3293,262945
#define  CAN_F10R2_FB16 3294,263042
#define  CAN_F10R2_FB17 3295,263139
#define  CAN_F10R2_FB18 3296,263236
#define  CAN_F10R2_FB19 3297,263333
#define  CAN_F10R2_FB20 3298,263430
#define  CAN_F10R2_FB21 3299,263527
#define  CAN_F10R2_FB22 3300,263624
#define  CAN_F10R2_FB23 3301,263721
#define  CAN_F10R2_FB24 3302,263818
#define  CAN_F10R2_FB25 3303,263915
#define  CAN_F10R2_FB26 3304,264012
#define  CAN_F10R2_FB27 3305,264109
#define  CAN_F10R2_FB28 3306,264206
#define  CAN_F10R2_FB29 3307,264303
#define  CAN_F10R2_FB30 3308,264400
#define  CAN_F10R2_FB31 3309,264497
#define  CAN_F11R2_FB0 3312,264678
#define  CAN_F11R2_FB1 3313,264774
#define  CAN_F11R2_FB2 3314,264870
#define  CAN_F11R2_FB3 3315,264966
#define  CAN_F11R2_FB4 3316,265062
#define  CAN_F11R2_FB5 3317,265158
#define  CAN_F11R2_FB6 3318,265254
#define  CAN_F11R2_FB7 3319,265350
#define  CAN_F11R2_FB8 3320,265446
#define  CAN_F11R2_FB9 3321,265542
#define  CAN_F11R2_FB10 3322,265638
#define  CAN_F11R2_FB11 3323,265735
#define  CAN_F11R2_FB12 3324,265832
#define  CAN_F11R2_FB13 3325,265929
#define  CAN_F11R2_FB14 3326,266026
#define  CAN_F11R2_FB15 3327,266123
#define  CAN_F11R2_FB16 3328,266220
#define  CAN_F11R2_FB17 3329,266317
#define  CAN_F11R2_FB18 3330,266414
#define  CAN_F11R2_FB19 3331,266511
#define  CAN_F11R2_FB20 3332,266608
#define  CAN_F11R2_FB21 3333,266705
#define  CAN_F11R2_FB22 3334,266802
#define  CAN_F11R2_FB23 3335,266899
#define  CAN_F11R2_FB24 3336,266996
#define  CAN_F11R2_FB25 3337,267093
#define  CAN_F11R2_FB26 3338,267190
#define  CAN_F11R2_FB27 3339,267287
#define  CAN_F11R2_FB28 3340,267384
#define  CAN_F11R2_FB29 3341,267481
#define  CAN_F11R2_FB30 3342,267578
#define  CAN_F11R2_FB31 3343,267675
#define  CAN_F12R2_FB0 3346,267856
#define  CAN_F12R2_FB1 3347,267952
#define  CAN_F12R2_FB2 3348,268048
#define  CAN_F12R2_FB3 3349,268144
#define  CAN_F12R2_FB4 3350,268240
#define  CAN_F12R2_FB5 3351,268336
#define  CAN_F12R2_FB6 3352,268432
#define  CAN_F12R2_FB7 3353,268528
#define  CAN_F12R2_FB8 3354,268624
#define  CAN_F12R2_FB9 3355,268720
#define  CAN_F12R2_FB10 3356,268816
#define  CAN_F12R2_FB11 3357,268913
#define  CAN_F12R2_FB12 3358,269010
#define  CAN_F12R2_FB13 3359,269107
#define  CAN_F12R2_FB14 3360,269204
#define  CAN_F12R2_FB15 3361,269301
#define  CAN_F12R2_FB16 3362,269398
#define  CAN_F12R2_FB17 3363,269495
#define  CAN_F12R2_FB18 3364,269592
#define  CAN_F12R2_FB19 3365,269689
#define  CAN_F12R2_FB20 3366,269786
#define  CAN_F12R2_FB21 3367,269883
#define  CAN_F12R2_FB22 3368,269980
#define  CAN_F12R2_FB23 3369,270077
#define  CAN_F12R2_FB24 3370,270174
#define  CAN_F12R2_FB25 3371,270271
#define  CAN_F12R2_FB26 3372,270368
#define  CAN_F12R2_FB27 3373,270465
#define  CAN_F12R2_FB28 3374,270562
#define  CAN_F12R2_FB29 3375,270659
#define  CAN_F12R2_FB30 3376,270756
#define  CAN_F12R2_FB31 3377,270853
#define  CAN_F13R2_FB0 3380,271034
#define  CAN_F13R2_FB1 3381,271130
#define  CAN_F13R2_FB2 3382,271226
#define  CAN_F13R2_FB3 3383,271322
#define  CAN_F13R2_FB4 3384,271418
#define  CAN_F13R2_FB5 3385,271514
#define  CAN_F13R2_FB6 3386,271610
#define  CAN_F13R2_FB7 3387,271706
#define  CAN_F13R2_FB8 3388,271802
#define  CAN_F13R2_FB9 3389,271898
#define  CAN_F13R2_FB10 3390,271994
#define  CAN_F13R2_FB11 3391,272091
#define  CAN_F13R2_FB12 3392,272188
#define  CAN_F13R2_FB13 3393,272285
#define  CAN_F13R2_FB14 3394,272382
#define  CAN_F13R2_FB15 3395,272479
#define  CAN_F13R2_FB16 3396,272576
#define  CAN_F13R2_FB17 3397,272673
#define  CAN_F13R2_FB18 3398,272770
#define  CAN_F13R2_FB19 3399,272867
#define  CAN_F13R2_FB20 3400,272964
#define  CAN_F13R2_FB21 3401,273061
#define  CAN_F13R2_FB22 3402,273158
#define  CAN_F13R2_FB23 3403,273255
#define  CAN_F13R2_FB24 3404,273352
#define  CAN_F13R2_FB25 3405,273449
#define  CAN_F13R2_FB26 3406,273546
#define  CAN_F13R2_FB27 3407,273643
#define  CAN_F13R2_FB28 3408,273740
#define  CAN_F13R2_FB29 3409,273837
#define  CAN_F13R2_FB30 3410,273934
#define  CAN_F13R2_FB31 3411,274031
#define  CRC_DR_DR 3419,274622
#define  CRC_IDR_IDR 3422,274802
#define  CRC_CR_RESET 3425,275003
#define  CRC_CR_POLYSIZE 3426,275115
#define  CRC_CR_POLYSIZE_0 3427,275213
#define  CRC_CR_POLYSIZE_1 3428,275312
#define  CRC_CR_REV_IN 3429,275411
#define  CRC_CR_REV_IN_0 3430,275519
#define  CRC_CR_REV_IN_1 3431,275602
#define  CRC_CR_REV_OUT 3432,275685
#define  CRC_INIT_INIT 3435,275879
#define  CRC_POL_POL 3438,276063
#define  DAC_CR_EN1 3446,276665
#define  DAC_CR_BOFF1 3447,276769
#define  DAC_CR_TEN1 3448,276888
#define  DAC_CR_TSEL1 3450,277002
#define  DAC_CR_TSEL1_0 3451,277130
#define  DAC_CR_TSEL1_1 3452,277220
#define  DAC_CR_TSEL1_2 3453,277310
#define  DAC_CR_WAVE1 3455,277402
#define  DAC_CR_WAVE1_0 3456,277550
#define  DAC_CR_WAVE1_1 3457,277640
#define  DAC_CR_MAMP1 3459,277732
#define  DAC_CR_MAMP1_0 3460,277866
#define  DAC_CR_MAMP1_1 3461,277956
#define  DAC_CR_MAMP1_2 3462,278046
#define  DAC_CR_MAMP1_3 3463,278136
#define  DAC_CR_DMAEN1 3465,278228
#define  DAC_CR_DMAUDRIE1 3466,278336
#define  DAC_CR_EN2 3467,278457
#define  DAC_CR_BOFF2 3468,278561
#define  DAC_CR_TEN2 3469,278680
#define  DAC_CR_TSEL2 3471,278794
#define  DAC_CR_TSEL2_0 3472,278922
#define  DAC_CR_TSEL2_1 3473,279012
#define  DAC_CR_TSEL2_2 3474,279102
#define  DAC_CR_WAVE2 3476,279194
#define  DAC_CR_WAVE2_0 3477,279342
#define  DAC_CR_WAVE2_1 3478,279432
#define  DAC_CR_MAMP2 3480,279524
#define  DAC_CR_MAMP2_0 3481,279658
#define  DAC_CR_MAMP2_1 3482,279748
#define  DAC_CR_MAMP2_2 3483,279838
#define  DAC_CR_MAMP2_3 3484,279928
#define  DAC_CR_DMAEN2 3486,280020
#define  DAC_CR_DMAUDRIE2 3487,280129
#define  DAC_SWTRIGR_SWTRIG1 3490,280334
#define  DAC_SWTRIGR_SWTRIG2 3491,280448
#define  DAC_DHR12R1_DACC1DHR 3494,280646
#define  DAC_DHR12L1_DACC1DHR 3497,280853
#define  DAC_DHR8R1_DACC1DHR 3500,281059
#define  DAC_DHR12R2_DACC2DHR 3503,281265
#define  DAC_DHR12L2_DACC2DHR 3506,281472
#define  DAC_DHR8R2_DACC2DHR 3509,281678
#define  DAC_DHR12RD_DACC1DHR 3512,281884
#define  DAC_DHR12RD_DACC2DHR 3513,282007
#define  DAC_DHR12LD_DACC1DHR 3516,282214
#define  DAC_DHR12LD_DACC2DHR 3517,282336
#define  DAC_DHR8RD_DACC1DHR 3520,282542
#define  DAC_DHR8RD_DACC2DHR 3521,282664
#define  DAC_DOR1_DACC1DOR 3524,282870
#define  DAC_DOR2_DACC2DOR 3527,283063
#define  DAC_SR_DMAUDR1 3530,283256
#define  DAC_SR_DMAUDR2 3531,283371
#define  DBGMCU_IDCODE_DEV_ID 3539,283980
#define  DBGMCU_IDCODE_REV_ID 3540,284049
#define  DBGMCU_CR_DBG_SLEEP 3543,284202
#define  DBGMCU_CR_DBG_STOP 3544,284271
#define  DBGMCU_CR_DBG_STANDBY 3545,284340
#define  DBGMCU_CR_TRACE_IOEN 3546,284409
#define  DBGMCU_CR_TRACE_MODE 3548,284480
#define  DBGMCU_CR_TRACE_MODE_0 3549,284549
#define  DBGMCU_CR_TRACE_MODE_1 3550,284630
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3553,284795
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3554,284864
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 3555,284933
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3556,285002
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3557,285071
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3558,285140
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3559,285209
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3560,285278
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3561,285347
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 3562,285420
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3563,285493
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3566,285646
#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP 3567,285715
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3568,285784
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3569,285853
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3570,285922
#define  DMA_ISR_GIF1 3578,286485
#define  DMA_ISR_TCIF1 3579,286601
#define  DMA_ISR_HTIF1 3580,286718
#define  DMA_ISR_TEIF1 3581,286831
#define  DMA_ISR_GIF2 3582,286945
#define  DMA_ISR_TCIF2 3583,287061
#define  DMA_ISR_HTIF2 3584,287178
#define  DMA_ISR_TEIF2 3585,287291
#define  DMA_ISR_GIF3 3586,287405
#define  DMA_ISR_TCIF3 3587,287521
#define  DMA_ISR_HTIF3 3588,287638
#define  DMA_ISR_TEIF3 3589,287751
#define  DMA_ISR_GIF4 3590,287865
#define  DMA_ISR_TCIF4 3591,287981
#define  DMA_ISR_HTIF4 3592,288098
#define  DMA_ISR_TEIF4 3593,288211
#define  DMA_ISR_GIF5 3594,288325
#define  DMA_ISR_TCIF5 3595,288441
#define  DMA_ISR_HTIF5 3596,288558
#define  DMA_ISR_TEIF5 3597,288671
#define  DMA_ISR_GIF6 3598,288785
#define  DMA_ISR_TCIF6 3599,288901
#define  DMA_ISR_HTIF6 3600,289018
#define  DMA_ISR_TEIF6 3601,289131
#define  DMA_ISR_GIF7 3602,289245
#define  DMA_ISR_TCIF7 3603,289361
#define  DMA_ISR_HTIF7 3604,289478
#define  DMA_ISR_TEIF7 3605,289591
#define  DMA_IFCR_CGIF1 3608,289789
#define  DMA_IFCR_CTCIF1 3609,289906
#define  DMA_IFCR_CHTIF1 3610,290024
#define  DMA_IFCR_CTEIF1 3611,290138
#define  DMA_IFCR_CGIF2 3612,290253
#define  DMA_IFCR_CTCIF2 3613,290370
#define  DMA_IFCR_CHTIF2 3614,290488
#define  DMA_IFCR_CTEIF2 3615,290602
#define  DMA_IFCR_CGIF3 3616,290717
#define  DMA_IFCR_CTCIF3 3617,290834
#define  DMA_IFCR_CHTIF3 3618,290952
#define  DMA_IFCR_CTEIF3 3619,291066
#define  DMA_IFCR_CGIF4 3620,291181
#define  DMA_IFCR_CTCIF4 3621,291298
#define  DMA_IFCR_CHTIF4 3622,291416
#define  DMA_IFCR_CTEIF4 3623,291530
#define  DMA_IFCR_CGIF5 3624,291645
#define  DMA_IFCR_CTCIF5 3625,291762
#define  DMA_IFCR_CHTIF5 3626,291880
#define  DMA_IFCR_CTEIF5 3627,291994
#define  DMA_IFCR_CGIF6 3628,292109
#define  DMA_IFCR_CTCIF6 3629,292226
#define  DMA_IFCR_CHTIF6 3630,292344
#define  DMA_IFCR_CTEIF6 3631,292458
#define  DMA_IFCR_CGIF7 3632,292573
#define  DMA_IFCR_CTCIF7 3633,292690
#define  DMA_IFCR_CHTIF7 3634,292808
#define  DMA_IFCR_CTEIF7 3635,292922
#define  DMA_CCR_EN 3638,293121
#define  DMA_CCR_TCIE 3639,293241
#define  DMA_CCR_HTIE 3640,293361
#define  DMA_CCR_TEIE 3641,293481
#define  DMA_CCR_DIR 3642,293601
#define  DMA_CCR_CIRC 3643,293721
#define  DMA_CCR_PINC 3644,293841
#define  DMA_CCR_MINC 3645,293961
#define  DMA_CCR_PSIZE 3647,294083
#define  DMA_CCR_PSIZE_0 3648,294203
#define  DMA_CCR_PSIZE_1 3649,294323
#define  DMA_CCR_MSIZE 3651,294445
#define  DMA_CCR_MSIZE_0 3652,294565
#define  DMA_CCR_MSIZE_1 3653,294685
#define  DMA_CCR_PL 3655,294807
#define  DMA_CCR_PL_0 3656,294927
#define  DMA_CCR_PL_1 3657,295047
#define  DMA_CCR_MEM2MEM 3659,295169
#define  DMA_CNDTR_NDT 3662,295373
#define  DMA_CPAR_PA 3665,295577
#define  DMA_CMAR_MA 3668,295781
#define  EXTI_IMR_MR0 3676,296395
#define  EXTI_IMR_MR1 3677,296504
#define  EXTI_IMR_MR2 3678,296613
#define  EXTI_IMR_MR3 3679,296722
#define  EXTI_IMR_MR4 3680,296831
#define  EXTI_IMR_MR5 3681,296940
#define  EXTI_IMR_MR6 3682,297049
#define  EXTI_IMR_MR7 3683,297158
#define  EXTI_IMR_MR8 3684,297267
#define  EXTI_IMR_MR9 3685,297376
#define  EXTI_IMR_MR10 3686,297485
#define  EXTI_IMR_MR11 3687,297595
#define  EXTI_IMR_MR12 3688,297705
#define  EXTI_IMR_MR13 3689,297815
#define  EXTI_IMR_MR14 3690,297925
#define  EXTI_IMR_MR15 3691,298035
#define  EXTI_IMR_MR16 3692,298145
#define  EXTI_IMR_MR17 3693,298255
#define  EXTI_IMR_MR18 3694,298365
#define  EXTI_IMR_MR19 3695,298475
#define  EXTI_IMR_MR20 3696,298585
#define  EXTI_IMR_MR21 3697,298695
#define  EXTI_IMR_MR22 3698,298805
#define  EXTI_IMR_MR23 3699,298915
#define  EXTI_IMR_MR24 3700,299025
#define  EXTI_IMR_MR25 3701,299135
#define  EXTI_IMR_MR26 3702,299245
#define  EXTI_IMR_MR27 3703,299355
#define  EXTI_IMR_MR28 3704,299465
#define  EXTI_IMR_MR29 3705,299575
#define  EXTI_IMR_MR30 3706,299685
#define  EXTI_IMR_MR31 3707,299795
#define  EXTI_EMR_MR0 3710,299989
#define  EXTI_EMR_MR1 3711,300094
#define  EXTI_EMR_MR2 3712,300199
#define  EXTI_EMR_MR3 3713,300304
#define  EXTI_EMR_MR4 3714,300409
#define  EXTI_EMR_MR5 3715,300514
#define  EXTI_EMR_MR6 3716,300619
#define  EXTI_EMR_MR7 3717,300724
#define  EXTI_EMR_MR8 3718,300829
#define  EXTI_EMR_MR9 3719,300934
#define  EXTI_EMR_MR10 3720,301039
#define  EXTI_EMR_MR11 3721,301145
#define  EXTI_EMR_MR12 3722,301251
#define  EXTI_EMR_MR13 3723,301357
#define  EXTI_EMR_MR14 3724,301463
#define  EXTI_EMR_MR15 3725,301569
#define  EXTI_EMR_MR16 3726,301675
#define  EXTI_EMR_MR17 3727,301781
#define  EXTI_EMR_MR18 3728,301887
#define  EXTI_EMR_MR19 3729,301993
#define  EXTI_EMR_MR20 3730,302099
#define  EXTI_EMR_MR21 3731,302205
#define  EXTI_EMR_MR22 3732,302311
#define  EXTI_EMR_MR23 3733,302417
#define  EXTI_EMR_MR24 3734,302523
#define  EXTI_EMR_MR25 3735,302629
#define  EXTI_EMR_MR26 3736,302735
#define  EXTI_EMR_MR27 3737,302841
#define  EXTI_EMR_MR28 3738,302947
#define  EXTI_EMR_MR29 3739,303053
#define  EXTI_EMR_MR30 3740,303159
#define  EXTI_EMR_MR31 3741,303265
#define  EXTI_RTSR_TR0 3744,303455
#define  EXTI_RTSR_TR1 3745,303588
#define  EXTI_RTSR_TR2 3746,303721
#define  EXTI_RTSR_TR3 3747,303854
#define  EXTI_RTSR_TR4 3748,303987
#define  EXTI_RTSR_TR5 3749,304120
#define  EXTI_RTSR_TR6 3750,304253
#define  EXTI_RTSR_TR7 3751,304386
#define  EXTI_RTSR_TR8 3752,304519
#define  EXTI_RTSR_TR9 3753,304652
#define  EXTI_RTSR_TR10 3754,304785
#define  EXTI_RTSR_TR11 3755,304919
#define  EXTI_RTSR_TR12 3756,305053
#define  EXTI_RTSR_TR13 3757,305187
#define  EXTI_RTSR_TR14 3758,305321
#define  EXTI_RTSR_TR15 3759,305455
#define  EXTI_RTSR_TR16 3760,305589
#define  EXTI_RTSR_TR17 3761,305723
#define  EXTI_RTSR_TR18 3762,305857
#define  EXTI_RTSR_TR19 3763,305991
#define  EXTI_RTSR_TR20 3764,306125
#define  EXTI_RTSR_TR21 3765,306259
#define  EXTI_RTSR_TR22 3766,306393
#define  EXTI_RTSR_TR29 3767,306527
#define  EXTI_RTSR_TR30 3768,306661
#define  EXTI_RTSR_TR31 3769,306795
#define  EXTI_FTSR_TR0 3772,307013
#define  EXTI_FTSR_TR1 3773,307147
#define  EXTI_FTSR_TR2 3774,307281
#define  EXTI_FTSR_TR3 3775,307415
#define  EXTI_FTSR_TR4 3776,307549
#define  EXTI_FTSR_TR5 3777,307683
#define  EXTI_FTSR_TR6 3778,307817
#define  EXTI_FTSR_TR7 3779,307951
#define  EXTI_FTSR_TR8 3780,308085
#define  EXTI_FTSR_TR9 3781,308219
#define  EXTI_FTSR_TR10 3782,308353
#define  EXTI_FTSR_TR11 3783,308488
#define  EXTI_FTSR_TR12 3784,308623
#define  EXTI_FTSR_TR13 3785,308758
#define  EXTI_FTSR_TR14 3786,308893
#define  EXTI_FTSR_TR15 3787,309028
#define  EXTI_FTSR_TR16 3788,309163
#define  EXTI_FTSR_TR17 3789,309298
#define  EXTI_FTSR_TR18 3790,309433
#define  EXTI_FTSR_TR19 3791,309568
#define  EXTI_FTSR_TR20 3792,309703
#define  EXTI_FTSR_TR21 3793,309838
#define  EXTI_FTSR_TR22 3794,309973
#define  EXTI_FTSR_TR29 3795,310108
#define  EXTI_FTSR_TR30 3796,310243
#define  EXTI_FTSR_TR31 3797,310378
#define  EXTI_SWIER_SWIER0 3800,310597
#define  EXTI_SWIER_SWIER1 3801,310710
#define  EXTI_SWIER_SWIER2 3802,310823
#define  EXTI_SWIER_SWIER3 3803,310936
#define  EXTI_SWIER_SWIER4 3804,311049
#define  EXTI_SWIER_SWIER5 3805,311162
#define  EXTI_SWIER_SWIER6 3806,311275
#define  EXTI_SWIER_SWIER7 3807,311388
#define  EXTI_SWIER_SWIER8 3808,311501
#define  EXTI_SWIER_SWIER9 3809,311614
#define  EXTI_SWIER_SWIER10 3810,311727
#define  EXTI_SWIER_SWIER11 3811,311841
#define  EXTI_SWIER_SWIER12 3812,311955
#define  EXTI_SWIER_SWIER13 3813,312069
#define  EXTI_SWIER_SWIER14 3814,312183
#define  EXTI_SWIER_SWIER15 3815,312297
#define  EXTI_SWIER_SWIER16 3816,312411
#define  EXTI_SWIER_SWIER17 3817,312525
#define  EXTI_SWIER_SWIER18 3818,312639
#define  EXTI_SWIER_SWIER19 3819,312753
#define  EXTI_SWIER_SWIER20 3820,312867
#define  EXTI_SWIER_SWIER21 3821,312981
#define  EXTI_SWIER_SWIER22 3822,313095
#define  EXTI_SWIER_SWIER29 3823,313209
#define  EXTI_SWIER_SWIER30 3824,313323
#define  EXTI_SWIER_SWIER31 3825,313437
#define  EXTI_PR_PR0 3828,313635
#define  EXTI_PR_PR1 3829,313742
#define  EXTI_PR_PR2 3830,313849
#define  EXTI_PR_PR3 3831,313956
#define  EXTI_PR_PR4 3832,314063
#define  EXTI_PR_PR5 3833,314170
#define  EXTI_PR_PR6 3834,314277
#define  EXTI_PR_PR7 3835,314384
#define  EXTI_PR_PR8 3836,314491
#define  EXTI_PR_PR9 3837,314598
#define  EXTI_PR_PR10 3838,314705
#define  EXTI_PR_PR11 3839,314813
#define  EXTI_PR_PR12 3840,314921
#define  EXTI_PR_PR13 3841,315029
#define  EXTI_PR_PR14 3842,315137
#define  EXTI_PR_PR15 3843,315245
#define  EXTI_PR_PR16 3844,315353
#define  EXTI_PR_PR17 3845,315461
#define  EXTI_PR_PR18 3846,315569
#define  EXTI_PR_PR19 3847,315677
#define  EXTI_PR_PR20 3848,315785
#define  EXTI_PR_PR21 3849,315893
#define  EXTI_PR_PR22 3850,316001
#define  EXTI_PR_PR29 3851,316109
#define  EXTI_PR_PR30 3852,316217
#define  EXTI_PR_PR31 3853,316325
#define  EXTI_IMR2_MR32 3856,316517
#define  EXTI_IMR2_MR33 3857,316627
#define  EXTI_IMR2_MR34 3858,316737
#define  EXTI_IMR2_MR35 3859,316847
#define  EXTI_EMR2_MR32 3862,317041
#define  EXTI_EMR2_MR33 3863,317147
#define  EXTI_EMR2_MR34 3864,317253
#define  EXTI_EMR2_MR35 3865,317359
#define  EXTI_RTSR2_TR32 3868,317550
#define  EXTI_RTSR2_TR33 3869,317685
#define  EXTI_FTSR2_TR32 3872,317904
#define  EXTI_FTSR2_TR33 3873,318039
#define  EXTI_SWIER2_SWIER32 3876,318258
#define  EXTI_SWIER2_SWIER33 3877,318372
#define  EXTI_PR2_PR32 3880,318570
#define  EXTI_PR2_PR33 3881,318678
#define  FLASH_ACR_LATENCY 3889,319280
#define  FLASH_ACR_LATENCY_0 3890,319392
#define  FLASH_ACR_LATENCY_1 3891,319482
#define  FLASH_ACR_LATENCY_2 3892,319572
#define  FLASH_ACR_HLFCYA 3894,319664
#define  FLASH_ACR_PRFTBE 3895,319779
#define  FLASH_ACR_PRFTBS 3896,319886
#define  FLASH_KEYR_FKEYR 3899,320077
#define  RDP_KEY 3901,320172
#define  FLASH_KEY1 3902,320264
#define  FLASH_KEY2 3903,320358
#define  FLASH_OPTKEYR_OPTKEYR 3906,320536
#define  FLASH_OPTKEY1 3908,320638
#define  FLASH_OPTKEY2 3909,320739
#define  FLASH_SR_BSY 3912,320923
#define  FLASH_SR_PGERR 3913,321012
#define  FLASH_SR_WRPERR 3914,321114
#define  FLASH_SR_EOP 3915,321221
#define  FLASH_CR_PG 3918,321406
#define  FLASH_CR_PER 3919,321502
#define  FLASH_CR_MER 3920,321597
#define  FLASH_CR_OPTPG 3921,321692
#define  FLASH_CR_OPTER 3922,321800
#define  FLASH_CR_STRT 3923,321902
#define  FLASH_CR_LOCK 3924,321992
#define  FLASH_CR_OPTWRE 3925,322081
#define  FLASH_CR_ERRIE 3926,322191
#define  FLASH_CR_EOPIE 3927,322298
#define  FLASH_CR_OBL_LAUNCH 3928,322416
#define  FLASH_AR_FAR 3931,322610
#define  FLASH_OBR_OPTERR 3934,322792
#define  FLASH_OBR_RDPRT 3935,322894
#define  FLASH_OBR_RDPRT_1 3936,322994
#define  FLASH_OBR_RDPRT_2 3937,323102
#define  FLASH_OBR_USER 3939,323212
#define  FLASH_OBR_IWDG_SW 3940,323314
#define  FLASH_OBR_nRST_STOP 3941,323406
#define  FLASH_OBR_nRST_STDBY 3942,323500
#define  FLASH_OBR_nBOOT1 3943,323595
#define  FLASH_OBR_VDDA_MONITOR 3944,323686
#define  FLASH_OBR_SRAM_PE 3945,323783
#define  FLASH_OBR_DATA0 3946,323875
#define  FLASH_OBR_DATA1 3947,323958
#define FLASH_OBR_WDG_SW 3950,324065
#define  FLASH_WRPR_WRP 3953,324193
#define  OB_RDP_RDP 3958,324459
#define  OB_RDP_nRDP 3959,324571
#define  OB_USER_USER 3962,324780
#define  OB_USER_nUSER 3963,324881
#define  OB_WRP0_WRP0 3966,325079
#define  OB_WRP0_nWRP0 3967,325206
#define  OB_WRP1_WRP1 3970,325430
#define  OB_WRP1_nWRP1 3971,325557
#define  OB_WRP2_WRP2 3974,325781
#define  OB_WRP2_nWRP2 3975,325908
#define  OB_WRP3_WRP3 3978,326132
#define  OB_WRP3_nWRP3 3979,326259
#define GPIO_MODER_MODER0 3987,326893
#define GPIO_MODER_MODER0_0 3988,326952
#define GPIO_MODER_MODER0_1 3989,327011
#define GPIO_MODER_MODER1 3990,327070
#define GPIO_MODER_MODER1_0 3991,327129
#define GPIO_MODER_MODER1_1 3992,327188
#define GPIO_MODER_MODER2 3993,327247
#define GPIO_MODER_MODER2_0 3994,327306
#define GPIO_MODER_MODER2_1 3995,327365
#define GPIO_MODER_MODER3 3996,327424
#define GPIO_MODER_MODER3_0 3997,327483
#define GPIO_MODER_MODER3_1 3998,327542
#define GPIO_MODER_MODER4 3999,327601
#define GPIO_MODER_MODER4_0 4000,327660
#define GPIO_MODER_MODER4_1 4001,327719
#define GPIO_MODER_MODER5 4002,327778
#define GPIO_MODER_MODER5_0 4003,327837
#define GPIO_MODER_MODER5_1 4004,327896
#define GPIO_MODER_MODER6 4005,327955
#define GPIO_MODER_MODER6_0 4006,328014
#define GPIO_MODER_MODER6_1 4007,328073
#define GPIO_MODER_MODER7 4008,328132
#define GPIO_MODER_MODER7_0 4009,328191
#define GPIO_MODER_MODER7_1 4010,328250
#define GPIO_MODER_MODER8 4011,328309
#define GPIO_MODER_MODER8_0 4012,328368
#define GPIO_MODER_MODER8_1 4013,328427
#define GPIO_MODER_MODER9 4014,328486
#define GPIO_MODER_MODER9_0 4015,328545
#define GPIO_MODER_MODER9_1 4016,328604
#define GPIO_MODER_MODER10 4017,328663
#define GPIO_MODER_MODER10_0 4018,328722
#define GPIO_MODER_MODER10_1 4019,328781
#define GPIO_MODER_MODER11 4020,328840
#define GPIO_MODER_MODER11_0 4021,328899
#define GPIO_MODER_MODER11_1 4022,328958
#define GPIO_MODER_MODER12 4023,329017
#define GPIO_MODER_MODER12_0 4024,329076
#define GPIO_MODER_MODER12_1 4025,329135
#define GPIO_MODER_MODER13 4026,329194
#define GPIO_MODER_MODER13_0 4027,329253
#define GPIO_MODER_MODER13_1 4028,329312
#define GPIO_MODER_MODER14 4029,329371
#define GPIO_MODER_MODER14_0 4030,329430
#define GPIO_MODER_MODER14_1 4031,329489
#define GPIO_MODER_MODER15 4032,329548
#define GPIO_MODER_MODER15_0 4033,329607
#define GPIO_MODER_MODER15_1 4034,329666
#define GPIO_OTYPER_OT_0 4037,329809
#define GPIO_OTYPER_OT_1 4038,329868
#define GPIO_OTYPER_OT_2 4039,329927
#define GPIO_OTYPER_OT_3 4040,329986
#define GPIO_OTYPER_OT_4 4041,330045
#define GPIO_OTYPER_OT_5 4042,330104
#define GPIO_OTYPER_OT_6 4043,330163
#define GPIO_OTYPER_OT_7 4044,330222
#define GPIO_OTYPER_OT_8 4045,330281
#define GPIO_OTYPER_OT_9 4046,330340
#define GPIO_OTYPER_OT_10 4047,330399
#define GPIO_OTYPER_OT_11 4048,330458
#define GPIO_OTYPER_OT_12 4049,330517
#define GPIO_OTYPER_OT_13 4050,330576
#define GPIO_OTYPER_OT_14 4051,330635
#define GPIO_OTYPER_OT_15 4052,330694
#define GPIO_OSPEEDER_OSPEEDR0 4055,330837
#define GPIO_OSPEEDER_OSPEEDR0_0 4056,330896
#define GPIO_OSPEEDER_OSPEEDR0_1 4057,330955
#define GPIO_OSPEEDER_OSPEEDR1 4058,331014
#define GPIO_OSPEEDER_OSPEEDR1_0 4059,331073
#define GPIO_OSPEEDER_OSPEEDR1_1 4060,331132
#define GPIO_OSPEEDER_OSPEEDR2 4061,331191
#define GPIO_OSPEEDER_OSPEEDR2_0 4062,331250
#define GPIO_OSPEEDER_OSPEEDR2_1 4063,331309
#define GPIO_OSPEEDER_OSPEEDR3 4064,331368
#define GPIO_OSPEEDER_OSPEEDR3_0 4065,331427
#define GPIO_OSPEEDER_OSPEEDR3_1 4066,331486
#define GPIO_OSPEEDER_OSPEEDR4 4067,331545
#define GPIO_OSPEEDER_OSPEEDR4_0 4068,331604
#define GPIO_OSPEEDER_OSPEEDR4_1 4069,331663
#define GPIO_OSPEEDER_OSPEEDR5 4070,331722
#define GPIO_OSPEEDER_OSPEEDR5_0 4071,331781
#define GPIO_OSPEEDER_OSPEEDR5_1 4072,331840
#define GPIO_OSPEEDER_OSPEEDR6 4073,331899
#define GPIO_OSPEEDER_OSPEEDR6_0 4074,331958
#define GPIO_OSPEEDER_OSPEEDR6_1 4075,332017
#define GPIO_OSPEEDER_OSPEEDR7 4076,332076
#define GPIO_OSPEEDER_OSPEEDR7_0 4077,332135
#define GPIO_OSPEEDER_OSPEEDR7_1 4078,332194
#define GPIO_OSPEEDER_OSPEEDR8 4079,332253
#define GPIO_OSPEEDER_OSPEEDR8_0 4080,332312
#define GPIO_OSPEEDER_OSPEEDR8_1 4081,332371
#define GPIO_OSPEEDER_OSPEEDR9 4082,332430
#define GPIO_OSPEEDER_OSPEEDR9_0 4083,332489
#define GPIO_OSPEEDER_OSPEEDR9_1 4084,332548
#define GPIO_OSPEEDER_OSPEEDR10 4085,332607
#define GPIO_OSPEEDER_OSPEEDR10_0 4086,332666
#define GPIO_OSPEEDER_OSPEEDR10_1 4087,332725
#define GPIO_OSPEEDER_OSPEEDR11 4088,332784
#define GPIO_OSPEEDER_OSPEEDR11_0 4089,332843
#define GPIO_OSPEEDER_OSPEEDR11_1 4090,332902
#define GPIO_OSPEEDER_OSPEEDR12 4091,332961
#define GPIO_OSPEEDER_OSPEEDR12_0 4092,333020
#define GPIO_OSPEEDER_OSPEEDR12_1 4093,333079
#define GPIO_OSPEEDER_OSPEEDR13 4094,333138
#define GPIO_OSPEEDER_OSPEEDR13_0 4095,333197
#define GPIO_OSPEEDER_OSPEEDR13_1 4096,333256
#define GPIO_OSPEEDER_OSPEEDR14 4097,333315
#define GPIO_OSPEEDER_OSPEEDR14_0 4098,333374
#define GPIO_OSPEEDER_OSPEEDR14_1 4099,333433
#define GPIO_OSPEEDER_OSPEEDR15 4100,333492
#define GPIO_OSPEEDER_OSPEEDR15_0 4101,333551
#define GPIO_OSPEEDER_OSPEEDR15_1 4102,333610
#define GPIO_PUPDR_PUPDR0 4105,333753
#define GPIO_PUPDR_PUPDR0_0 4106,333812
#define GPIO_PUPDR_PUPDR0_1 4107,333871
#define GPIO_PUPDR_PUPDR1 4108,333930
#define GPIO_PUPDR_PUPDR1_0 4109,333989
#define GPIO_PUPDR_PUPDR1_1 4110,334048
#define GPIO_PUPDR_PUPDR2 4111,334107
#define GPIO_PUPDR_PUPDR2_0 4112,334166
#define GPIO_PUPDR_PUPDR2_1 4113,334225
#define GPIO_PUPDR_PUPDR3 4114,334284
#define GPIO_PUPDR_PUPDR3_0 4115,334343
#define GPIO_PUPDR_PUPDR3_1 4116,334402
#define GPIO_PUPDR_PUPDR4 4117,334461
#define GPIO_PUPDR_PUPDR4_0 4118,334520
#define GPIO_PUPDR_PUPDR4_1 4119,334579
#define GPIO_PUPDR_PUPDR5 4120,334638
#define GPIO_PUPDR_PUPDR5_0 4121,334697
#define GPIO_PUPDR_PUPDR5_1 4122,334756
#define GPIO_PUPDR_PUPDR6 4123,334815
#define GPIO_PUPDR_PUPDR6_0 4124,334874
#define GPIO_PUPDR_PUPDR6_1 4125,334933
#define GPIO_PUPDR_PUPDR7 4126,334992
#define GPIO_PUPDR_PUPDR7_0 4127,335051
#define GPIO_PUPDR_PUPDR7_1 4128,335110
#define GPIO_PUPDR_PUPDR8 4129,335169
#define GPIO_PUPDR_PUPDR8_0 4130,335228
#define GPIO_PUPDR_PUPDR8_1 4131,335287
#define GPIO_PUPDR_PUPDR9 4132,335346
#define GPIO_PUPDR_PUPDR9_0 4133,335405
#define GPIO_PUPDR_PUPDR9_1 4134,335464
#define GPIO_PUPDR_PUPDR10 4135,335523
#define GPIO_PUPDR_PUPDR10_0 4136,335582
#define GPIO_PUPDR_PUPDR10_1 4137,335641
#define GPIO_PUPDR_PUPDR11 4138,335700
#define GPIO_PUPDR_PUPDR11_0 4139,335759
#define GPIO_PUPDR_PUPDR11_1 4140,335818
#define GPIO_PUPDR_PUPDR12 4141,335877
#define GPIO_PUPDR_PUPDR12_0 4142,335936
#define GPIO_PUPDR_PUPDR12_1 4143,335995
#define GPIO_PUPDR_PUPDR13 4144,336054
#define GPIO_PUPDR_PUPDR13_0 4145,336113
#define GPIO_PUPDR_PUPDR13_1 4146,336172
#define GPIO_PUPDR_PUPDR14 4147,336231
#define GPIO_PUPDR_PUPDR14_0 4148,336290
#define GPIO_PUPDR_PUPDR14_1 4149,336349
#define GPIO_PUPDR_PUPDR15 4150,336408
#define GPIO_PUPDR_PUPDR15_0 4151,336467
#define GPIO_PUPDR_PUPDR15_1 4152,336526
#define GPIO_IDR_0 4155,336669
#define GPIO_IDR_1 4156,336728
#define GPIO_IDR_2 4157,336787
#define GPIO_IDR_3 4158,336846
#define GPIO_IDR_4 4159,336905
#define GPIO_IDR_5 4160,336964
#define GPIO_IDR_6 4161,337023
#define GPIO_IDR_7 4162,337082
#define GPIO_IDR_8 4163,337141
#define GPIO_IDR_9 4164,337200
#define GPIO_IDR_10 4165,337259
#define GPIO_IDR_11 4166,337318
#define GPIO_IDR_12 4167,337377
#define GPIO_IDR_13 4168,337436
#define GPIO_IDR_14 4169,337495
#define GPIO_IDR_15 4170,337554
#define GPIO_ODR_0 4173,337697
#define GPIO_ODR_1 4174,337756
#define GPIO_ODR_2 4175,337815
#define GPIO_ODR_3 4176,337874
#define GPIO_ODR_4 4177,337933
#define GPIO_ODR_5 4178,337992
#define GPIO_ODR_6 4179,338051
#define GPIO_ODR_7 4180,338110
#define GPIO_ODR_8 4181,338169
#define GPIO_ODR_9 4182,338228
#define GPIO_ODR_10 4183,338287
#define GPIO_ODR_11 4184,338346
#define GPIO_ODR_12 4185,338405
#define GPIO_ODR_13 4186,338464
#define GPIO_ODR_14 4187,338523
#define GPIO_ODR_15 4188,338582
#define GPIO_BSRR_BS_0 4191,338725
#define GPIO_BSRR_BS_1 4192,338784
#define GPIO_BSRR_BS_2 4193,338843
#define GPIO_BSRR_BS_3 4194,338902
#define GPIO_BSRR_BS_4 4195,338961
#define GPIO_BSRR_BS_5 4196,339020
#define GPIO_BSRR_BS_6 4197,339079
#define GPIO_BSRR_BS_7 4198,339138
#define GPIO_BSRR_BS_8 4199,339197
#define GPIO_BSRR_BS_9 4200,339256
#define GPIO_BSRR_BS_10 4201,339315
#define GPIO_BSRR_BS_11 4202,339374
#define GPIO_BSRR_BS_12 4203,339433
#define GPIO_BSRR_BS_13 4204,339492
#define GPIO_BSRR_BS_14 4205,339551
#define GPIO_BSRR_BS_15 4206,339610
#define GPIO_BSRR_BR_0 4207,339669
#define GPIO_BSRR_BR_1 4208,339728
#define GPIO_BSRR_BR_2 4209,339787
#define GPIO_BSRR_BR_3 4210,339846
#define GPIO_BSRR_BR_4 4211,339905
#define GPIO_BSRR_BR_5 4212,339964
#define GPIO_BSRR_BR_6 4213,340023
#define GPIO_BSRR_BR_7 4214,340082
#define GPIO_BSRR_BR_8 4215,340141
#define GPIO_BSRR_BR_9 4216,340200
#define GPIO_BSRR_BR_10 4217,340259
#define GPIO_BSRR_BR_11 4218,340318
#define GPIO_BSRR_BR_12 4219,340377
#define GPIO_BSRR_BR_13 4220,340436
#define GPIO_BSRR_BR_14 4221,340495
#define GPIO_BSRR_BR_15 4222,340554
#define GPIO_LCKR_LCK0 4225,340697
#define GPIO_LCKR_LCK1 4226,340756
#define GPIO_LCKR_LCK2 4227,340815
#define GPIO_LCKR_LCK3 4228,340874
#define GPIO_LCKR_LCK4 4229,340933
#define GPIO_LCKR_LCK5 4230,340992
#define GPIO_LCKR_LCK6 4231,341051
#define GPIO_LCKR_LCK7 4232,341110
#define GPIO_LCKR_LCK8 4233,341169
#define GPIO_LCKR_LCK9 4234,341228
#define GPIO_LCKR_LCK10 4235,341287
#define GPIO_LCKR_LCK11 4236,341346
#define GPIO_LCKR_LCK12 4237,341405
#define GPIO_LCKR_LCK13 4238,341464
#define GPIO_LCKR_LCK14 4239,341523
#define GPIO_LCKR_LCK15 4240,341582
#define GPIO_LCKR_LCKK 4241,341641
#define GPIO_AFRL_AFRL0 4244,341784
#define GPIO_AFRL_AFRL1 4245,341843
#define GPIO_AFRL_AFRL2 4246,341902
#define GPIO_AFRL_AFRL3 4247,341961
#define GPIO_AFRL_AFRL4 4248,342020
#define GPIO_AFRL_AFRL5 4249,342079
#define GPIO_AFRL_AFRL6 4250,342138
#define GPIO_AFRL_AFRL7 4251,342197
#define GPIO_AFRH_AFRH0 4254,342340
#define GPIO_AFRH_AFRH1 4255,342399
#define GPIO_AFRH_AFRH2 4256,342458
#define GPIO_AFRH_AFRH3 4257,342517
#define GPIO_AFRH_AFRH4 4258,342576
#define GPIO_AFRH_AFRH5 4259,342635
#define GPIO_AFRH_AFRH6 4260,342694
#define GPIO_AFRH_AFRH7 4261,342753
#define GPIO_BRR_BR_0 4264,342896
#define GPIO_BRR_BR_1 4265,342955
#define GPIO_BRR_BR_2 4266,343014
#define GPIO_BRR_BR_3 4267,343073
#define GPIO_BRR_BR_4 4268,343132
#define GPIO_BRR_BR_5 4269,343191
#define GPIO_BRR_BR_6 4270,343250
#define GPIO_BRR_BR_7 4271,343309
#define GPIO_BRR_BR_8 4272,343368
#define GPIO_BRR_BR_9 4273,343427
#define GPIO_BRR_BR_10 4274,343486
#define GPIO_BRR_BR_11 4275,343545
#define GPIO_BRR_BR_12 4276,343604
#define GPIO_BRR_BR_13 4277,343663
#define GPIO_BRR_BR_14 4278,343722
#define GPIO_BRR_BR_15 4279,343781
#define  I2C_CR1_PE 4287,344333
#define  I2C_CR1_TXIE 4288,344435
#define  I2C_CR1_RXIE 4289,344539
#define  I2C_CR1_ADDRIE 4290,344643
#define  I2C_CR1_NACKIE 4291,344758
#define  I2C_CR1_STOPIE 4292,344873
#define  I2C_CR1_TCIE 4293,344989
#define  I2C_CR1_ERRIE 4294,345108
#define  I2C_CR1_DNF 4295,345216
#define  I2C_CR1_ANFOFF 4296,345321
#define  I2C_CR1_SWRST 4297,345429
#define  I2C_CR1_TXDMAEN 4298,345528
#define  I2C_CR1_RXDMAEN 4299,345645
#define  I2C_CR1_SBC 4300,345759
#define  I2C_CR1_NOSTRETCH 4301,345862
#define  I2C_CR1_WUPEN 4302,345971
#define  I2C_CR1_GCEN 4303,346079
#define  I2C_CR1_SMBHEN 4304,346183
#define  I2C_CR1_SMBDEN 4305,346293
#define  I2C_CR1_ALERTEN 4306,346413
#define  I2C_CR1_PECEN 4307,346516
#define I2C_CR1_DFN 4310,346635
#define  I2C_CR2_SADD 4313,346751
#define  I2C_CR2_RD_WRN 4314,346863
#define  I2C_CR2_ADD10 4315,346980
#define  I2C_CR2_HEAD10R 4316,347101
#define  I2C_CR2_START 4317,347241
#define  I2C_CR2_STOP 4318,347342
#define  I2C_CR2_NACK 4319,347456
#define  I2C_CR2_NBYTES 4320,347569
#define  I2C_CR2_RELOAD 4321,347669
#define  I2C_CR2_AUTOEND 4322,347772
#define  I2C_CR2_PECBYTE 4323,347889
#define  I2C_OAR1_OA1 4326,348083
#define  I2C_OAR1_OA1MODE 4327,348191
#define  I2C_OAR1_OA1EN 4328,348301
#define  I2C_OAR2_OA2 4331,348490
#define  I2C_OAR2_OA2MSK 4332,348621
#define  I2C_OAR2_OA2NOMASK 4333,348752
#define  I2C_OAR2_OA2MASK01 4334,348883
#define  I2C_OAR2_OA2MASK02 4335,349014
#define  I2C_OAR2_OA2MASK03 4336,349145
#define  I2C_OAR2_OA2MASK04 4337,349276
#define  I2C_OAR2_OA2MASK05 4338,349407
#define  I2C_OAR2_OA2MASK06 4339,349538
#define  I2C_OAR2_OA2MASK07 4340,349669
#define  I2C_OAR2_OA2EN 4341,349800
#define  I2C_TIMINGR_SCLL 4344,350015
#define  I2C_TIMINGR_SCLH 4345,350128
#define  I2C_TIMINGR_SDADEL 4346,350242
#define  I2C_TIMINGR_SCLDEL 4347,350341
#define  I2C_TIMINGR_PRESC 4348,350441
#define  I2C_TIMEOUTR_TIMEOUTA 4351,350627
#define  I2C_TIMEOUTR_TIDLE 4352,350725
#define  I2C_TIMEOUTR_TIMOUTEN 4353,350838
#define  I2C_TIMEOUTR_TIMEOUTB 4354,350943
#define  I2C_TIMEOUTR_TEXTEN 4355,351040
#define  I2C_ISR_TXE 4358,351238
#define  I2C_ISR_TXIS 4359,351351
#define  I2C_ISR_RXNE 4360,351461
#define  I2C_ISR_ADDR 4361,351577
#define  I2C_ISR_NACKF 4362,351689
#define  I2C_ISR_STOPF 4363,351792
#define  I2C_ISR_TC 4364,351896
#define  I2C_ISR_TCR 4365,352012
#define  I2C_ISR_BERR 4366,352121
#define  I2C_ISR_ARLO 4367,352215
#define  I2C_ISR_OVR 4368,352316
#define  I2C_ISR_PECERR 4369,352417
#define  I2C_ISR_TIMEOUT 4370,352524
#define  I2C_ISR_ALERT 4371,352639
#define  I2C_ISR_BUSY 4372,352735
#define  I2C_ISR_DIR 4373,352828
#define  I2C_ISR_ADDCODE 4374,352944
#define  I2C_ICR_ADDRCF 4377,353144
#define  I2C_ICR_NACKCF 4378,353255
#define  I2C_ICR_STOPCF 4379,353355
#define  I2C_ICR_BERRCF 4380,353465
#define  I2C_ICR_ARLOCF 4381,353570
#define  I2C_ICR_OVRCF 4382,353682
#define  I2C_ICR_PECCF 4383,353794
#define  I2C_ICR_TIMOUTCF 4384,353899
#define  I2C_ICR_ALERTCF 4385,354002
#define  I2C_PECR_PEC 4388,354187
#define  I2C_RXDR_RXDATA 4391,354369
#define  I2C_TXDR_TXDATA 4394,354557
#define  IWDG_KR_KEY 4403,355157
#define  IWDG_PR_PR 4406,355360
#define  IWDG_PR_PR_0 4407,355472
#define  IWDG_PR_PR_1 4408,355562
#define  IWDG_PR_PR_2 4409,355652
#define  IWDG_RLR_RL 4412,355826
#define  IWDG_SR_PVU 4415,356024
#define  IWDG_SR_RVU 4416,356140
#define  IWDG_SR_WVU 4417,356261
#define  IWDG_WINR_WIN 4420,356466
#define  PWR_CR_LPDS 4428,357074
#define  PWR_CR_PDDS 4429,357175
#define  PWR_CR_CWUF 4430,357277
#define  PWR_CR_CSBF 4431,357376
#define  PWR_CR_PVDE 4432,357476
#define  PWR_CR_PLS 4434,357589
#define  PWR_CR_PLS_0 4435,357706
#define  PWR_CR_PLS_1 4436,357793
#define  PWR_CR_PLS_2 4437,357880
#define  PWR_CR_PLS_LEV0 4440,358002
#define  PWR_CR_PLS_LEV1 4441,358095
#define  PWR_CR_PLS_LEV2 4442,358188
#define  PWR_CR_PLS_LEV3 4443,358281
#define  PWR_CR_PLS_LEV4 4444,358374
#define  PWR_CR_PLS_LEV5 4445,358467
#define  PWR_CR_PLS_LEV6 4446,358560
#define  PWR_CR_PLS_LEV7 4447,358653
#define  PWR_CR_DBP 4449,358748
#define  PWR_CSR_WUF 4452,358952
#define  PWR_CSR_SBF 4453,359045
#define  PWR_CSR_PVDO 4454,359139
#define  PWR_CSR_VREFINTRDYF 4455,359231
#define  PWR_CSR_EWUP1 4457,359362
#define  PWR_CSR_EWUP2 4458,359461
#define  PWR_CSR_EWUP3 4459,359560
#define  RCC_CR_HSION 4467,360153
#define  RCC_CR_HSIRDY 4468,360222
#define  RCC_CR_HSITRIM 4470,360293
#define  RCC_CR_HSITRIM_0 4471,360362
#define  RCC_CR_HSITRIM_1 4472,360443
#define  RCC_CR_HSITRIM_2 4473,360524
#define  RCC_CR_HSITRIM_3 4474,360605
#define  RCC_CR_HSITRIM_4 4475,360686
#define  RCC_CR_HSICAL 4477,360769
#define  RCC_CR_HSICAL_0 4478,360838
#define  RCC_CR_HSICAL_1 4479,360919
#define  RCC_CR_HSICAL_2 4480,361000
#define  RCC_CR_HSICAL_3 4481,361081
#define  RCC_CR_HSICAL_4 4482,361162
#define  RCC_CR_HSICAL_5 4483,361243
#define  RCC_CR_HSICAL_6 4484,361324
#define  RCC_CR_HSICAL_7 4485,361405
#define  RCC_CR_HSEON 4487,361488
#define  RCC_CR_HSERDY 4488,361557
#define  RCC_CR_HSEBYP 4489,361626
#define  RCC_CR_CSSON 4490,361695
#define  RCC_CR_PLLON 4491,361764
#define  RCC_CR_PLLRDY 4492,361833
#define  RCC_CFGR_SW 4496,362012
#define  RCC_CFGR_SW_0 4497,362131
#define  RCC_CFGR_SW_1 4498,362221
#define  RCC_CFGR_SW_HSI 4500,362313
#define  RCC_CFGR_SW_HSE 4501,362426
#define  RCC_CFGR_SW_PLL 4502,362539
#define  RCC_CFGR_SWS 4505,362681
#define  RCC_CFGR_SWS_0 4506,362808
#define  RCC_CFGR_SWS_1 4507,362898
#define  RCC_CFGR_SWS_HSI 4509,362990
#define  RCC_CFGR_SWS_HSE 4510,363110
#define  RCC_CFGR_SWS_PLL 4511,363230
#define  RCC_CFGR_HPRE 4514,363369
#define  RCC_CFGR_HPRE_0 4515,363484
#define  RCC_CFGR_HPRE_1 4516,363574
#define  RCC_CFGR_HPRE_2 4517,363664
#define  RCC_CFGR_HPRE_3 4518,363754
#define  RCC_CFGR_HPRE_DIV1 4520,363846
#define  RCC_CFGR_HPRE_DIV2 4521,363949
#define  RCC_CFGR_HPRE_DIV4 4522,364053
#define  RCC_CFGR_HPRE_DIV8 4523,364157
#define  RCC_CFGR_HPRE_DIV16 4524,364261
#define  RCC_CFGR_HPRE_DIV64 4525,364366
#define  RCC_CFGR_HPRE_DIV128 4526,364471
#define  RCC_CFGR_HPRE_DIV256 4527,364577
#define  RCC_CFGR_HPRE_DIV512 4528,364683
#define  RCC_CFGR_PPRE1 4531,364820
#define  RCC_CFGR_PPRE1_0 4532,364936
#define  RCC_CFGR_PPRE1_1 4533,365026
#define  RCC_CFGR_PPRE1_2 4534,365116
#define  RCC_CFGR_PPRE1_DIV1 4536,365208
#define  RCC_CFGR_PPRE1_DIV2 4537,365309
#define  RCC_CFGR_PPRE1_DIV4 4538,365411
#define  RCC_CFGR_PPRE1_DIV8 4539,365513
#define  RCC_CFGR_PPRE1_DIV16 4540,365615
#define  RCC_CFGR_PPRE2 4543,365749
#define  RCC_CFGR_PPRE2_0 4544,365865
#define  RCC_CFGR_PPRE2_1 4545,365955
#define  RCC_CFGR_PPRE2_2 4546,366045
#define  RCC_CFGR_PPRE2_DIV1 4548,366137
#define  RCC_CFGR_PPRE2_DIV2 4549,366238
#define  RCC_CFGR_PPRE2_DIV4 4550,366340
#define  RCC_CFGR_PPRE2_DIV8 4551,366442
#define  RCC_CFGR_PPRE2_DIV16 4552,366544
#define  RCC_CFGR_PLLSRC 4554,366649
#define  RCC_CFGR_PLLSRC_HSI_DIV2 4555,366756
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 4556,366898
#define  RCC_CFGR_PLLXTPRE 4558,367036
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 4559,367146
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 4560,367273
#define  RCC_CFGR_PLLMUL 4563,367433
#define  RCC_CFGR_PLLMUL_0 4564,367562
#define  RCC_CFGR_PLLMUL_1 4565,367652
#define  RCC_CFGR_PLLMUL_2 4566,367742
#define  RCC_CFGR_PLLMUL_3 4567,367832
#define  RCC_CFGR_PLLMUL2 4569,367924
#define  RCC_CFGR_PLLMUL3 4570,368026
#define  RCC_CFGR_PLLMUL4 4571,368128
#define  RCC_CFGR_PLLMUL5 4572,368230
#define  RCC_CFGR_PLLMUL6 4573,368332
#define  RCC_CFGR_PLLMUL7 4574,368434
#define  RCC_CFGR_PLLMUL8 4575,368536
#define  RCC_CFGR_PLLMUL9 4576,368638
#define  RCC_CFGR_PLLMUL10 4577,368740
#define  RCC_CFGR_PLLMUL11 4578,368842
#define  RCC_CFGR_PLLMUL12 4579,368945
#define  RCC_CFGR_PLLMUL13 4580,369048
#define  RCC_CFGR_PLLMUL14 4581,369151
#define  RCC_CFGR_PLLMUL15 4582,369254
#define  RCC_CFGR_PLLMUL16 4583,369357
#define  RCC_CFGR_USBPRE 4586,369489
#define  RCC_CFGR_USBPRE_DIV1_5 4588,369589
#define  RCC_CFGR_USBPRE_DIV1 4589,369715
#define  RCC_CFGR_I2SSRC 4592,369868
#define  RCC_CFGR_I2SSRC_SYSCLK 4594,369990
#define  RCC_CFGR_I2SSRC_EXT 4595,370116
#define  RCC_CFGR_MCO 4598,370273
#define  RCC_CFGR_MCO_0 4599,370402
#define  RCC_CFGR_MCO_1 4600,370492
#define  RCC_CFGR_MCO_2 4601,370582
#define  RCC_CFGR_MCO_NOCLOCK 4603,370674
#define  RCC_CFGR_MCO_LSI 4604,370767
#define  RCC_CFGR_MCO_LSE 4605,370884
#define  RCC_CFGR_MCO_SYSCLK 4606,371001
#define  RCC_CFGR_MCO_HSI 4607,371121
#define  RCC_CFGR_MCO_HSE 4608,371238
#define  RCC_CFGR_MCO_PLL 4609,371356
#define  RCC_CFGR_MCOF 4611,371488
#define  RCC_CFGR_PLLNODIV 4612,371606
#define  RCC_CIR_LSIRDYF 4615,371801
#define  RCC_CIR_LSERDYF 4616,371910
#define  RCC_CIR_HSIRDYF 4617,372019
#define  RCC_CIR_HSERDYF 4618,372128
#define  RCC_CIR_PLLRDYF 4619,372237
#define  RCC_CIR_CSSF 4620,372346
#define  RCC_CIR_LSIRDYIE 4621,372467
#define  RCC_CIR_LSERDYIE 4622,372578
#define  RCC_CIR_HSIRDYIE 4623,372689
#define  RCC_CIR_HSERDYIE 4624,372800
#define  RCC_CIR_PLLRDYIE 4625,372911
#define  RCC_CIR_LSIRDYC 4626,373022
#define  RCC_CIR_LSERDYC 4627,373132
#define  RCC_CIR_HSIRDYC 4628,373242
#define  RCC_CIR_HSERDYC 4629,373352
#define  RCC_CIR_PLLRDYC 4630,373462
#define  RCC_CIR_CSSC 4631,373572
#define  RCC_APB2RSTR_SYSCFGRST 4634,373779
#define  RCC_APB2RSTR_TIM1RST 4635,373876
#define  RCC_APB2RSTR_SPI1RST 4636,373971
#define  RCC_APB2RSTR_TIM8RST 4637,374066
#define  RCC_APB2RSTR_USART1RST 4638,374161
#define  RCC_APB2RSTR_TIM15RST 4639,374258
#define  RCC_APB2RSTR_TIM16RST 4640,374354
#define  RCC_APB2RSTR_TIM17RST 4641,374450
#define  RCC_APB1RSTR_TIM2RST 4644,374632
#define  RCC_APB1RSTR_TIM3RST 4645,374730
#define  RCC_APB1RSTR_TIM4RST 4646,374828
#define  RCC_APB1RSTR_TIM6RST 4647,374926
#define  RCC_APB1RSTR_TIM7RST 4648,375024
#define  RCC_APB1RSTR_WWDGRST 4649,375122
#define  RCC_APB1RSTR_SPI2RST 4650,375228
#define  RCC_APB1RSTR_SPI3RST 4651,375323
#define  RCC_APB1RSTR_USART2RST 4652,375418
#define  RCC_APB1RSTR_USART3RST 4653,375516
#define  RCC_APB1RSTR_UART4RST 4654,375614
#define  RCC_APB1RSTR_UART5RST 4655,375711
#define  RCC_APB1RSTR_I2C1RST 4656,375808
#define  RCC_APB1RSTR_I2C2RST 4657,375904
#define  RCC_APB1RSTR_USBRST 4658,376000
#define  RCC_APB1RSTR_CANRST 4659,376094
#define  RCC_APB1RSTR_PWRRST 4660,376188
#define  RCC_APB1RSTR_DAC1RST 4661,376282
#define  RCC_AHBENR_DMA1EN 4664,376462
#define  RCC_AHBENR_DMA2EN 4665,376564
#define  RCC_AHBENR_SRAMEN 4666,376666
#define  RCC_AHBENR_FLITFEN 4667,376778
#define  RCC_AHBENR_CRCEN 4668,376881
#define  RCC_AHBENR_GPIOAEN 4669,376982
#define  RCC_AHBENR_GPIOBEN 4670,377085
#define  RCC_AHBENR_GPIOCEN 4671,377188
#define  RCC_AHBENR_GPIODEN 4672,377291
#define  RCC_AHBENR_GPIOEEN 4673,377394
#define  RCC_AHBENR_GPIOFEN 4674,377497
#define  RCC_AHBENR_TSCEN 4675,377600
#define  RCC_AHBENR_ADC12EN 4676,377700
#define  RCC_AHBENR_ADC34EN 4677,377808
#define  RCC_APB2ENR_SYSCFGEN 4680,378000
#define  RCC_APB2ENR_TIM1EN 4681,378104
#define  RCC_APB2ENR_SPI1EN 4682,378206
#define  RCC_APB2ENR_TIM8EN 4683,378308
#define  RCC_APB2ENR_USART1EN 4684,378410
#define  RCC_APB2ENR_TIM15EN 4685,378514
#define  RCC_APB2ENR_TIM16EN 4686,378617
#define  RCC_APB2ENR_TIM17EN 4687,378720
#define  RCC_APB1ENR_TIM2EN 4690,378908
#define  RCC_APB1ENR_TIM3EN 4691,379013
#define  RCC_APB1ENR_TIM4EN 4692,379118
#define  RCC_APB1ENR_TIM6EN 4693,379223
#define  RCC_APB1ENR_TIM7EN 4694,379328
#define  RCC_APB1ENR_WWDGEN 4695,379433
#define  RCC_APB1ENR_SPI2EN 4696,379546
#define  RCC_APB1ENR_SPI3EN 4697,379648
#define  RCC_APB1ENR_USART2EN 4698,379750
#define  RCC_APB1ENR_USART3EN 4699,379855
#define  RCC_APB1ENR_UART4EN 4700,379960
#define  RCC_APB1ENR_UART5EN 4701,380064
#define  RCC_APB1ENR_I2C1EN 4702,380168
#define  RCC_APB1ENR_I2C2EN 4703,380271
#define  RCC_APB1ENR_USBEN 4704,380374
#define  RCC_APB1ENR_CANEN 4705,380475
#define  RCC_APB1ENR_PWREN 4706,380576
#define  RCC_APB1ENR_DAC1EN 4707,380677
#define  RCC_BDCR_LSE 4710,380864
#define  RCC_BDCR_LSEON 4711,380989
#define  RCC_BDCR_LSERDY 4712,381110
#define  RCC_BDCR_LSEBYP 4713,381230
#define  RCC_BDCR_LSEDRV 4715,381353
#define  RCC_BDCR_LSEDRV_0 4716,381482
#define  RCC_BDCR_LSEDRV_1 4717,381572
#define  RCC_BDCR_RTCSEL 4719,381664
#define  RCC_BDCR_RTCSEL_0 4720,381794
#define  RCC_BDCR_RTCSEL_1 4721,381884
#define  RCC_BDCR_RTCSEL_NOCLOCK 4724,382003
#define  RCC_BDCR_RTCSEL_LSE 4725,382096
#define  RCC_BDCR_RTCSEL_LSI 4726,382219
#define  RCC_BDCR_RTCSEL_HSE 4727,382342
#define  RCC_BDCR_RTCEN 4729,382481
#define  RCC_BDCR_BDRST 4730,382582
#define  RCC_CSR_LSION 4733,382780
#define  RCC_CSR_LSIRDY 4734,382901
#define  RCC_CSR_VREGRSTF 4735,383021
#define  RCC_CSR_RMVF 4736,383134
#define  RCC_CSR_OBLRSTF 4737,383236
#define  RCC_CSR_PINRSTF 4738,383335
#define  RCC_CSR_PORRSTF 4739,383434
#define  RCC_CSR_SFTRSTF 4740,383537
#define  RCC_CSR_IWDGRSTF 4741,383641
#define  RCC_CSR_WWDGRSTF 4742,383757
#define  RCC_CSR_LPWRRSTF 4743,383868
#define  RCC_AHBRSTR_GPIOARST 4746,384057
#define  RCC_AHBRSTR_GPIOBRST 4747,384154
#define  RCC_AHBRSTR_GPIOCRST 4748,384251
#define  RCC_AHBRSTR_GPIODRST 4749,384348
#define  RCC_AHBRSTR_GPIOERST 4750,384445
#define  RCC_AHBRSTR_GPIOFRST 4751,384542
#define  RCC_AHBRSTR_TSCRST 4752,384639
#define  RCC_AHBRSTR_ADC12RST 4753,384734
#define  RCC_AHBRSTR_ADC34RST 4754,384837
#define  RCC_CFGR2_PREDIV 4758,385054
#define  RCC_CFGR2_PREDIV_0 4759,385155
#define  RCC_CFGR2_PREDIV_1 4760,385245
#define  RCC_CFGR2_PREDIV_2 4761,385335
#define  RCC_CFGR2_PREDIV_3 4762,385425
#define  RCC_CFGR2_PREDIV_DIV1 4764,385517
#define  RCC_CFGR2_PREDIV_DIV2 4765,385632
#define  RCC_CFGR2_PREDIV_DIV3 4766,385748
#define  RCC_CFGR2_PREDIV_DIV4 4767,385864
#define  RCC_CFGR2_PREDIV_DIV5 4768,385980
#define  RCC_CFGR2_PREDIV_DIV6 4769,386096
#define  RCC_CFGR2_PREDIV_DIV7 4770,386212
#define  RCC_CFGR2_PREDIV_DIV8 4771,386328
#define  RCC_CFGR2_PREDIV_DIV9 4772,386444
#define  RCC_CFGR2_PREDIV_DIV10 4773,386560
#define  RCC_CFGR2_PREDIV_DIV11 4774,386677
#define  RCC_CFGR2_PREDIV_DIV12 4775,386794
#define  RCC_CFGR2_PREDIV_DIV13 4776,386911
#define  RCC_CFGR2_PREDIV_DIV14 4777,387028
#define  RCC_CFGR2_PREDIV_DIV15 4778,387145
#define  RCC_CFGR2_PREDIV_DIV16 4779,387262
#define  RCC_CFGR2_ADCPRE12 4782,387413
#define  RCC_CFGR2_ADCPRE12_0 4783,387516
#define  RCC_CFGR2_ADCPRE12_1 4784,387606
#define  RCC_CFGR2_ADCPRE12_2 4785,387696
#define  RCC_CFGR2_ADCPRE12_3 4786,387786
#define  RCC_CFGR2_ADCPRE12_4 4787,387876
#define  RCC_CFGR2_ADCPRE12_NO 4789,387968
#define  RCC_CFGR2_ADCPRE12_DIV1 4790,388098
#define  RCC_CFGR2_ADCPRE12_DIV2 4791,388211
#define  RCC_CFGR2_ADCPRE12_DIV4 4792,388324
#define  RCC_CFGR2_ADCPRE12_DIV6 4793,388437
#define  RCC_CFGR2_ADCPRE12_DIV8 4794,388550
#define  RCC_CFGR2_ADCPRE12_DIV10 4795,388663
#define  RCC_CFGR2_ADCPRE12_DIV12 4796,388777
#define  RCC_CFGR2_ADCPRE12_DIV16 4797,388891
#define  RCC_CFGR2_ADCPRE12_DIV32 4798,389005
#define  RCC_CFGR2_ADCPRE12_DIV64 4799,389119
#define  RCC_CFGR2_ADCPRE12_DIV128 4800,389233
#define  RCC_CFGR2_ADCPRE12_DIV256 4801,389348
#define  RCC_CFGR2_ADCPRE34 4804,389497
#define  RCC_CFGR2_ADCPRE34_0 4805,389601
#define  RCC_CFGR2_ADCPRE34_1 4806,389691
#define  RCC_CFGR2_ADCPRE34_2 4807,389781
#define  RCC_CFGR2_ADCPRE34_3 4808,389871
#define  RCC_CFGR2_ADCPRE34_4 4809,389961
#define  RCC_CFGR2_ADCPRE34_NO 4811,390053
#define  RCC_CFGR2_ADCPRE34_DIV1 4812,390183
#define  RCC_CFGR2_ADCPRE34_DIV2 4813,390296
#define  RCC_CFGR2_ADCPRE34_DIV4 4814,390409
#define  RCC_CFGR2_ADCPRE34_DIV6 4815,390522
#define  RCC_CFGR2_ADCPRE34_DIV8 4816,390635
#define  RCC_CFGR2_ADCPRE34_DIV10 4817,390748
#define  RCC_CFGR2_ADCPRE34_DIV12 4818,390862
#define  RCC_CFGR2_ADCPRE34_DIV16 4819,390976
#define  RCC_CFGR2_ADCPRE34_DIV32 4820,391090
#define  RCC_CFGR2_ADCPRE34_DIV64 4821,391204
#define  RCC_CFGR2_ADCPRE34_DIV128 4822,391318
#define  RCC_CFGR2_ADCPRE34_DIV256 4823,391433
#define  RCC_CFGR3_USART1SW 4826,391632
#define  RCC_CFGR3_USART1SW_0 4827,391735
#define  RCC_CFGR3_USART1SW_1 4828,391825
#define  RCC_CFGR3_USART1SW_PCLK2 4830,391917
#define  RCC_CFGR3_USART1SW_SYSCLK 4831,392041
#define  RCC_CFGR3_USART1SW_LSE 4832,392170
#define  RCC_CFGR3_USART1SW_HSI 4833,392303
#define  RCC_CFGR3_USART1SW_PCLK 4835,392458
#define  RCC_CFGR3_I2CSW 4837,392531
#define  RCC_CFGR3_I2C1SW 4838,392626
#define  RCC_CFGR3_I2C2SW 4839,392722
#define  RCC_CFGR3_I2C1SW_HSI 4841,392820
#define  RCC_CFGR3_I2C1SW_SYSCLK 4842,392951
#define  RCC_CFGR3_I2C2SW_HSI 4843,393078
#define  RCC_CFGR3_I2C2SW_SYSCLK 4844,393209
#define  RCC_CFGR3_TIMSW 4845,393336
#define  RCC_CFGR3_TIM1SW 4846,393431
#define  RCC_CFGR3_TIM8SW 4847,393527
#define  RCC_CFGR3_TIM1SW_HCLK 4848,393623
#define  RCC_CFGR3_TIM1SW_PLL 4849,393738
#define  RCC_CFGR3_TIM8SW_HCLK 4850,393858
#define  RCC_CFGR3_TIM8SW_PLL 4851,393973
#define  RCC_CFGR3_USART2SW 4853,394095
#define  RCC_CFGR3_USART2SW_0 4854,394198
#define  RCC_CFGR3_USART2SW_1 4855,394288
#define  RCC_CFGR3_USART2SW_PCLK 4857,394380
#define  RCC_CFGR3_USART2SW_SYSCLK 4858,394504
#define  RCC_CFGR3_USART2SW_LSE 4859,394633
#define  RCC_CFGR3_USART2SW_HSI 4860,394766
#define  RCC_CFGR3_USART3SW 4862,394901
#define  RCC_CFGR3_USART3SW_0 4863,395004
#define  RCC_CFGR3_USART3SW_1 4864,395094
#define  RCC_CFGR3_USART3SW_PCLK 4866,395186
#define  RCC_CFGR3_USART3SW_SYSCLK 4867,395310
#define  RCC_CFGR3_USART3SW_LSE 4868,395439
#define  RCC_CFGR3_USART3SW_HSI 4869,395572
#define  RCC_CFGR3_UART4SW 4871,395707
#define  RCC_CFGR3_UART4SW_0 4872,395809
#define  RCC_CFGR3_UART4SW_1 4873,395899
#define  RCC_CFGR3_UART4SW_PCLK 4875,395991
#define  RCC_CFGR3_UART4SW_SYSCLK 4876,396114
#define  RCC_CFGR3_UART4SW_LSE 4877,396242
#define  RCC_CFGR3_UART4SW_HSI 4878,396374
#define  RCC_CFGR3_UART5SW 4880,396508
#define  RCC_CFGR3_UART5SW_0 4881,396610
#define  RCC_CFGR3_UART5SW_1 4882,396700
#define  RCC_CFGR3_UART5SW_PCLK 4884,396792
#define  RCC_CFGR3_UART5SW_SYSCLK 4885,396915
#define  RCC_CFGR3_UART5SW_LSE 4886,397043
#define  RCC_CFGR3_UART5SW_HSI 4887,397175
#define RTC_TR_PM 4895,397801
#define RTC_TR_HT 4896,397870
#define RTC_TR_HT_0 4897,397939
#define RTC_TR_HT_1 4898,398008
#define RTC_TR_HU 4899,398077
#define RTC_TR_HU_0 4900,398146
#define RTC_TR_HU_1 4901,398215
#define RTC_TR_HU_2 4902,398284
#define RTC_TR_HU_3 4903,398353
#define RTC_TR_MNT 4904,398422
#define RTC_TR_MNT_0 4905,398491
#define RTC_TR_MNT_1 4906,398560
#define RTC_TR_MNT_2 4907,398629
#define RTC_TR_MNU 4908,398698
#define RTC_TR_MNU_0 4909,398767
#define RTC_TR_MNU_1 4910,398836
#define RTC_TR_MNU_2 4911,398905
#define RTC_TR_MNU_3 4912,398974
#define RTC_TR_ST 4913,399043
#define RTC_TR_ST_0 4914,399112
#define RTC_TR_ST_1 4915,399181
#define RTC_TR_ST_2 4916,399250
#define RTC_TR_SU 4917,399319
#define RTC_TR_SU_0 4918,399388
#define RTC_TR_SU_1 4919,399457
#define RTC_TR_SU_2 4920,399526
#define RTC_TR_SU_3 4921,399595
#define RTC_DR_YT 4924,399748
#define RTC_DR_YT_0 4925,399817
#define RTC_DR_YT_1 4926,399886
#define RTC_DR_YT_2 4927,399955
#define RTC_DR_YT_3 4928,400024
#define RTC_DR_YU 4929,400093
#define RTC_DR_YU_0 4930,400162
#define RTC_DR_YU_1 4931,400231
#define RTC_DR_YU_2 4932,400300
#define RTC_DR_YU_3 4933,400369
#define RTC_DR_WDU 4934,400438
#define RTC_DR_WDU_0 4935,400507
#define RTC_DR_WDU_1 4936,400576
#define RTC_DR_WDU_2 4937,400645
#define RTC_DR_MT 4938,400714
#define RTC_DR_MU 4939,400783
#define RTC_DR_MU_0 4940,400852
#define RTC_DR_MU_1 4941,400921
#define RTC_DR_MU_2 4942,400990
#define RTC_DR_MU_3 4943,401059
#define RTC_DR_DT 4944,401128
#define RTC_DR_DT_0 4945,401197
#define RTC_DR_DT_1 4946,401266
#define RTC_DR_DU 4947,401335
#define RTC_DR_DU_0 4948,401404
#define RTC_DR_DU_1 4949,401473
#define RTC_DR_DU_2 4950,401542
#define RTC_DR_DU_3 4951,401611
#define RTC_CR_COE 4954,401764
#define RTC_CR_OSEL 4955,401833
#define RTC_CR_OSEL_0 4956,401902
#define RTC_CR_OSEL_1 4957,401971
#define RTC_CR_POL 4958,402040
#define RTC_CR_COSEL 4959,402109
#define RTC_CR_BCK 4960,402178
#define RTC_CR_SUB1H 4961,402247
#define RTC_CR_ADD1H 4962,402316
#define RTC_CR_TSIE 4963,402385
#define RTC_CR_WUTIE 4964,402454
#define RTC_CR_ALRBIE 4965,402523
#define RTC_CR_ALRAIE 4966,402592
#define RTC_CR_TSE 4967,402661
#define RTC_CR_WUTE 4968,402730
#define RTC_CR_ALRBE 4969,402799
#define RTC_CR_ALRAE 4970,402868
#define RTC_CR_FMT 4971,402937
#define RTC_CR_BYPSHAD 4972,403006
#define RTC_CR_REFCKON 4973,403075
#define RTC_CR_TSEDGE 4974,403144
#define RTC_CR_WUCKSEL 4975,403213
#define RTC_CR_WUCKSEL_0 4976,403282
#define RTC_CR_WUCKSEL_1 4977,403351
#define RTC_CR_WUCKSEL_2 4978,403420
#define RTC_ISR_RECALPF 4981,403573
#define RTC_ISR_TAMP3F 4982,403642
#define RTC_ISR_TAMP2F 4983,403711
#define RTC_ISR_TAMP1F 4984,403780
#define RTC_ISR_TSOVF 4985,403849
#define RTC_ISR_TSF 4986,403918
#define RTC_ISR_WUTF 4987,403987
#define RTC_ISR_ALRBF 4988,404056
#define RTC_ISR_ALRAF 4989,404125
#define RTC_ISR_INIT 4990,404194
#define RTC_ISR_INITF 4991,404263
#define RTC_ISR_RSF 4992,404332
#define RTC_ISR_INITS 4993,404401
#define RTC_ISR_SHPF 4994,404470
#define RTC_ISR_WUTWF 4995,404539
#define RTC_ISR_ALRBWF 4996,404608
#define RTC_ISR_ALRAWF 4997,404677
#define RTC_PRER_PREDIV_A 5000,404830
#define RTC_PRER_PREDIV_S 5001,404899
#define RTC_WUTR_WUT 5004,405052
#define RTC_ALRMAR_MSK4 5007,405205
#define RTC_ALRMAR_WDSEL 5008,405274
#define RTC_ALRMAR_DT 5009,405343
#define RTC_ALRMAR_DT_0 5010,405412
#define RTC_ALRMAR_DT_1 5011,405481
#define RTC_ALRMAR_DU 5012,405550
#define RTC_ALRMAR_DU_0 5013,405619
#define RTC_ALRMAR_DU_1 5014,405688
#define RTC_ALRMAR_DU_2 5015,405757
#define RTC_ALRMAR_DU_3 5016,405826
#define RTC_ALRMAR_MSK3 5017,405895
#define RTC_ALRMAR_PM 5018,405964
#define RTC_ALRMAR_HT 5019,406033
#define RTC_ALRMAR_HT_0 5020,406102
#define RTC_ALRMAR_HT_1 5021,406171
#define RTC_ALRMAR_HU 5022,406240
#define RTC_ALRMAR_HU_0 5023,406309
#define RTC_ALRMAR_HU_1 5024,406378
#define RTC_ALRMAR_HU_2 5025,406447
#define RTC_ALRMAR_HU_3 5026,406516
#define RTC_ALRMAR_MSK2 5027,406585
#define RTC_ALRMAR_MNT 5028,406654
#define RTC_ALRMAR_MNT_0 5029,406723
#define RTC_ALRMAR_MNT_1 5030,406792
#define RTC_ALRMAR_MNT_2 5031,406861
#define RTC_ALRMAR_MNU 5032,406930
#define RTC_ALRMAR_MNU_0 5033,406999
#define RTC_ALRMAR_MNU_1 5034,407068
#define RTC_ALRMAR_MNU_2 5035,407137
#define RTC_ALRMAR_MNU_3 5036,407206
#define RTC_ALRMAR_MSK1 5037,407275
#define RTC_ALRMAR_ST 5038,407344
#define RTC_ALRMAR_ST_0 5039,407413
#define RTC_ALRMAR_ST_1 5040,407482
#define RTC_ALRMAR_ST_2 5041,407551
#define RTC_ALRMAR_SU 5042,407620
#define RTC_ALRMAR_SU_0 5043,407689
#define RTC_ALRMAR_SU_1 5044,407758
#define RTC_ALRMAR_SU_2 5045,407827
#define RTC_ALRMAR_SU_3 5046,407896
#define RTC_ALRMBR_MSK4 5049,408049
#define RTC_ALRMBR_WDSEL 5050,408118
#define RTC_ALRMBR_DT 5051,408187
#define RTC_ALRMBR_DT_0 5052,408256
#define RTC_ALRMBR_DT_1 5053,408325
#define RTC_ALRMBR_DU 5054,408394
#define RTC_ALRMBR_DU_0 5055,408463
#define RTC_ALRMBR_DU_1 5056,408532
#define RTC_ALRMBR_DU_2 5057,408601
#define RTC_ALRMBR_DU_3 5058,408670
#define RTC_ALRMBR_MSK3 5059,408739
#define RTC_ALRMBR_PM 5060,408808
#define RTC_ALRMBR_HT 5061,408877
#define RTC_ALRMBR_HT_0 5062,408946
#define RTC_ALRMBR_HT_1 5063,409015
#define RTC_ALRMBR_HU 5064,409084
#define RTC_ALRMBR_HU_0 5065,409153
#define RTC_ALRMBR_HU_1 5066,409222
#define RTC_ALRMBR_HU_2 5067,409291
#define RTC_ALRMBR_HU_3 5068,409360
#define RTC_ALRMBR_MSK2 5069,409429
#define RTC_ALRMBR_MNT 5070,409498
#define RTC_ALRMBR_MNT_0 5071,409567
#define RTC_ALRMBR_MNT_1 5072,409636
#define RTC_ALRMBR_MNT_2 5073,409705
#define RTC_ALRMBR_MNU 5074,409774
#define RTC_ALRMBR_MNU_0 5075,409843
#define RTC_ALRMBR_MNU_1 5076,409912
#define RTC_ALRMBR_MNU_2 5077,409981
#define RTC_ALRMBR_MNU_3 5078,410050
#define RTC_ALRMBR_MSK1 5079,410119
#define RTC_ALRMBR_ST 5080,410188
#define RTC_ALRMBR_ST_0 5081,410257
#define RTC_ALRMBR_ST_1 5082,410326
#define RTC_ALRMBR_ST_2 5083,410395
#define RTC_ALRMBR_SU 5084,410464
#define RTC_ALRMBR_SU_0 5085,410533
#define RTC_ALRMBR_SU_1 5086,410602
#define RTC_ALRMBR_SU_2 5087,410671
#define RTC_ALRMBR_SU_3 5088,410740
#define RTC_WPR_KEY 5091,410893
#define RTC_SSR_SS 5094,411046
#define RTC_SHIFTR_SUBFS 5097,411199
#define RTC_SHIFTR_ADD1S 5098,411268
#define RTC_TSTR_PM 5101,411421
#define RTC_TSTR_HT 5102,411490
#define RTC_TSTR_HT_0 5103,411559
#define RTC_TSTR_HT_1 5104,411628
#define RTC_TSTR_HU 5105,411697
#define RTC_TSTR_HU_0 5106,411766
#define RTC_TSTR_HU_1 5107,411835
#define RTC_TSTR_HU_2 5108,411904
#define RTC_TSTR_HU_3 5109,411973
#define RTC_TSTR_MNT 5110,412042
#define RTC_TSTR_MNT_0 5111,412111
#define RTC_TSTR_MNT_1 5112,412180
#define RTC_TSTR_MNT_2 5113,412249
#define RTC_TSTR_MNU 5114,412318
#define RTC_TSTR_MNU_0 5115,412387
#define RTC_TSTR_MNU_1 5116,412456
#define RTC_TSTR_MNU_2 5117,412525
#define RTC_TSTR_MNU_3 5118,412594
#define RTC_TSTR_ST 5119,412663
#define RTC_TSTR_ST_0 5120,412732
#define RTC_TSTR_ST_1 5121,412801
#define RTC_TSTR_ST_2 5122,412870
#define RTC_TSTR_SU 5123,412939
#define RTC_TSTR_SU_0 5124,413008
#define RTC_TSTR_SU_1 5125,413077
#define RTC_TSTR_SU_2 5126,413146
#define RTC_TSTR_SU_3 5127,413215
#define RTC_TSDR_WDU 5130,413368
#define RTC_TSDR_WDU_0 5131,413437
#define RTC_TSDR_WDU_1 5132,413506
#define RTC_TSDR_WDU_2 5133,413575
#define RTC_TSDR_MT 5134,413644
#define RTC_TSDR_MU 5135,413713
#define RTC_TSDR_MU_0 5136,413782
#define RTC_TSDR_MU_1 5137,413851
#define RTC_TSDR_MU_2 5138,413920
#define RTC_TSDR_MU_3 5139,413989
#define RTC_TSDR_DT 5140,414058
#define RTC_TSDR_DT_0 5141,414127
#define RTC_TSDR_DT_1 5142,414196
#define RTC_TSDR_DU 5143,414265
#define RTC_TSDR_DU_0 5144,414334
#define RTC_TSDR_DU_1 5145,414403
#define RTC_TSDR_DU_2 5146,414472
#define RTC_TSDR_DU_3 5147,414541
#define RTC_TSSSR_SS 5150,414694
#define RTC_CALR_CALP 5153,414846
#define RTC_CALR_CALW8 5154,414915
#define RTC_CALR_CALW16 5155,414984
#define RTC_CALR_CALM 5156,415053
#define RTC_CALR_CALM_0 5157,415122
#define RTC_CALR_CALM_1 5158,415191
#define RTC_CALR_CALM_2 5159,415260
#define RTC_CALR_CALM_3 5160,415329
#define RTC_CALR_CALM_4 5161,415398
#define RTC_CALR_CALM_5 5162,415467
#define RTC_CALR_CALM_6 5163,415536
#define RTC_CALR_CALM_7 5164,415605
#define RTC_CALR_CALM_8 5165,415674
#define RTC_TAFCR_ALARMOUTTYPE 5168,415827
#define RTC_TAFCR_TAMPPUDIS 5169,415896
#define RTC_TAFCR_TAMPPRCH 5170,415965
#define RTC_TAFCR_TAMPPRCH_0 5171,416034
#define RTC_TAFCR_TAMPPRCH_1 5172,416103
#define RTC_TAFCR_TAMPFLT 5173,416172
#define RTC_TAFCR_TAMPFLT_0 5174,416241
#define RTC_TAFCR_TAMPFLT_1 5175,416310
#define RTC_TAFCR_TAMPFREQ 5176,416379
#define RTC_TAFCR_TAMPFREQ_0 5177,416448
#define RTC_TAFCR_TAMPFREQ_1 5178,416517
#define RTC_TAFCR_TAMPFREQ_2 5179,416586
#define RTC_TAFCR_TAMPTS 5180,416655
#define RTC_TAFCR_TAMP3TRG 5181,416724
#define RTC_TAFCR_TAMP3E 5182,416793
#define RTC_TAFCR_TAMP2TRG 5183,416862
#define RTC_TAFCR_TAMP2E 5184,416931
#define RTC_TAFCR_TAMPIE 5185,417000
#define RTC_TAFCR_TAMP1TRG 5186,417069
#define RTC_TAFCR_TAMP1E 5187,417138
#define RTC_ALRMASSR_MASKSS 5190,417291
#define RTC_ALRMASSR_MASKSS_0 5191,417360
#define RTC_ALRMASSR_MASKSS_1 5192,417429
#define RTC_ALRMASSR_MASKSS_2 5193,417498
#define RTC_ALRMASSR_MASKSS_3 5194,417567
#define RTC_ALRMASSR_SS 5195,417636
#define RTC_ALRMBSSR_MASKSS 5198,417789
#define RTC_ALRMBSSR_MASKSS_0 5199,417858
#define RTC_ALRMBSSR_MASKSS_1 5200,417927
#define RTC_ALRMBSSR_MASKSS_2 5201,417996
#define RTC_ALRMBSSR_MASKSS_3 5202,418065
#define RTC_ALRMBSSR_SS 5203,418134
#define RTC_BKP0R 5206,418287
#define RTC_BKP1R 5209,418440
#define RTC_BKP2R 5212,418593
#define RTC_BKP3R 5215,418746
#define RTC_BKP4R 5218,418899
#define RTC_BKP5R 5221,419052
#define RTC_BKP6R 5224,419205
#define RTC_BKP7R 5227,419358
#define RTC_BKP8R 5230,419511
#define RTC_BKP9R 5233,419664
#define RTC_BKP10R 5236,419817
#define RTC_BKP11R 5239,419970
#define RTC_BKP12R 5242,420123
#define RTC_BKP13R 5245,420276
#define RTC_BKP14R 5248,420429
#define RTC_BKP15R 5251,420582
#define RTC_BKP_NUMBER 5254,420735
#define  SPI_CR1_CPHA 5262,421278
#define  SPI_CR1_CPOL 5263,421374
#define  SPI_CR1_MSTR 5264,421473
#define  SPI_CR1_BR 5265,421574
#define  SPI_CR1_BR_0 5266,421691
#define  SPI_CR1_BR_1 5267,421781
#define  SPI_CR1_BR_2 5268,421871
#define  SPI_CR1_SPE 5269,421961
#define  SPI_CR1_LSBFIRST 5270,422056
#define  SPI_CR1_SSI 5271,422153
#define  SPI_CR1_SSM 5272,422259
#define  SPI_CR1_RXONLY 5273,422369
#define  SPI_CR1_CRCL 5274,422466
#define  SPI_CR1_CRCNEXT 5275,422561
#define  SPI_CR1_CRCEN 5276,422663
#define  SPI_CR1_BIDIOE 5277,422779
#define  SPI_CR1_BIDIMODE 5278,422899
#define  SPI_CR2_RXDMAEN 5281,423098
#define  SPI_CR2_TXDMAEN 5282,423203
#define  SPI_CR2_SSOE 5283,423308
#define  SPI_CR2_NSSP 5284,423409
#define  SPI_CR2_FRF 5285,423521
#define  SPI_CR2_ERRIE 5286,423625
#define  SPI_CR2_RXNEIE 5287,423732
#define  SPI_CR2_TXEIE 5288,423853
#define  SPI_CR2_DS 5289,423970
#define  SPI_CR2_DS_0 5290,424072
#define  SPI_CR2_DS_1 5291,424162
#define  SPI_CR2_DS_2 5292,424252
#define  SPI_CR2_DS_3 5293,424342
#define  SPI_CR2_FRXTH 5294,424432
#define  SPI_CR2_LDMARX 5295,424541
#define  SPI_CR2_LDMATX 5296,424657
#define  SPI_SR_RXNE 5299,424860
#define  SPI_SR_TXE 5300,424969
#define  SPI_SR_CHSIDE 5301,425075
#define  SPI_SR_UDR 5302,425172
#define  SPI_SR_CRCERR 5303,425270
#define  SPI_SR_MODF 5304,425369
#define  SPI_SR_OVR 5305,425464
#define  SPI_SR_BSY 5306,425561
#define  SPI_SR_FRE 5307,425655
#define  SPI_SR_FRLVL 5308,425761
#define  SPI_SR_FRLVL_0 5309,425866
#define  SPI_SR_FRLVL_1 5310,425956
#define  SPI_SR_FTLVL 5311,426046
#define  SPI_SR_FTLVL_0 5312,426154
#define  SPI_SR_FTLVL_1 5313,426244
#define  SPI_DR_DR 5316,426418
#define  SPI_CRCPR_CRCPOLY 5319,426600
#define  SPI_RXCRCR_RXCRC 5322,426792
#define  SPI_TXCRCR_TXCRC 5325,426976
#define  SPI_I2SCFGR_CHLEN 5328,427160
#define  SPI_I2SCFGR_DATLEN 5329,427293
#define  SPI_I2SCFGR_DATLEN_0 5330,427425
#define  SPI_I2SCFGR_DATLEN_1 5331,427514
#define  SPI_I2SCFGR_CKPOL 5332,427603
#define  SPI_I2SCFGR_I2SSTD 5333,427714
#define  SPI_I2SCFGR_I2SSTD_0 5334,427839
#define  SPI_I2SCFGR_I2SSTD_1 5335,427928
#define  SPI_I2SCFGR_PCMSYNC 5336,428017
#define  SPI_I2SCFGR_I2SCFG 5337,428126
#define  SPI_I2SCFGR_I2SCFG_0 5338,428251
#define  SPI_I2SCFGR_I2SCFG_1 5339,428340
#define  SPI_I2SCFGR_I2SE 5340,428429
#define  SPI_I2SCFGR_I2SMOD 5341,428523
#define  SPI_I2SPR_I2SDIV 5344,428709
#define  SPI_I2SPR_ODD 5345,428813
#define  SPI_I2SPR_MCKOE 5346,428925
#define SYSCFG_CFGR1_MEM_MODE 5354,429528
#define SYSCFG_CFGR1_MEM_MODE_0 5355,429631
#define SYSCFG_CFGR1_MEM_MODE_1 5356,429713
#define SYSCFG_CFGR1_USB_IT_RMP 5357,429795
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 5358,429891
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 5359,429990
#define SYSCFG_CFGR1_DMA_RMP 5360,430086
#define SYSCFG_CFGR1_ADC24_DMA_RMP 5361,430177
#define SYSCFG_CFGR1_TIM16_DMA_RMP 5362,430277
#define SYSCFG_CFGR1_TIM17_DMA_RMP 5363,430372
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 5364,430467
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 5365,430572
#define SYSCFG_CFGR1_I2C_PB6_FMP 5366,430677
#define SYSCFG_CFGR1_I2C_PB7_FMP 5367,430776
#define SYSCFG_CFGR1_I2C_PB8_FMP 5368,430875
#define SYSCFG_CFGR1_I2C_PB9_FMP 5369,430974
#define SYSCFG_CFGR1_I2C1_FMP 5370,431073
#define SYSCFG_CFGR1_I2C2_FMP 5371,431169
#define SYSCFG_CFGR1_ENCODER_MODE 5372,431265
#define SYSCFG_CFGR1_ENCODER_MODE_0 5373,431354
#define SYSCFG_CFGR1_ENCODER_MODE_1 5374,431445
#define SYSCFG_CFGR1_FPU_IE 5375,431536
#define SYSCFG_CFGR1_FPU_IE_0 5376,431649
#define SYSCFG_CFGR1_FPU_IE_1 5377,431764
#define SYSCFG_CFGR1_FPU_IE_2 5378,431879
#define SYSCFG_CFGR1_FPU_IE_3 5379,431994
#define SYSCFG_CFGR1_FPU_IE_4 5380,432109
#define SYSCFG_CFGR1_FPU_IE_5 5381,432224
#define SYSCFG_RCR_PAGE0 5384,432423
#define SYSCFG_RCR_PAGE1 5385,432524
#define SYSCFG_RCR_PAGE2 5386,432625
#define SYSCFG_RCR_PAGE3 5387,432726
#define SYSCFG_RCR_PAGE4 5388,432827
#define SYSCFG_RCR_PAGE5 5389,432928
#define SYSCFG_RCR_PAGE6 5390,433029
#define SYSCFG_RCR_PAGE7 5391,433130
#define SYSCFG_EXTICR1_EXTI0 5394,433315
#define SYSCFG_EXTICR1_EXTI1 5395,433408
#define SYSCFG_EXTICR1_EXTI2 5396,433501
#define SYSCFG_EXTICR1_EXTI3 5397,433594
#define SYSCFG_EXTICR1_EXTI0_PA 5402,433735
#define SYSCFG_EXTICR1_EXTI0_PB 5403,433817
#define SYSCFG_EXTICR1_EXTI0_PC 5404,433899
#define SYSCFG_EXTICR1_EXTI0_PD 5405,433981
#define SYSCFG_EXTICR1_EXTI0_PE 5406,434063
#define SYSCFG_EXTICR1_EXTI0_PF 5407,434145
#define SYSCFG_EXTICR1_EXTI1_PA 5412,434275
#define SYSCFG_EXTICR1_EXTI1_PB 5413,434357
#define SYSCFG_EXTICR1_EXTI1_PC 5414,434439
#define SYSCFG_EXTICR1_EXTI1_PD 5415,434521
#define SYSCFG_EXTICR1_EXTI1_PE 5416,434603
#define SYSCFG_EXTICR1_EXTI1_PF 5417,434685
#define SYSCFG_EXTICR1_EXTI2_PA 5422,434815
#define SYSCFG_EXTICR1_EXTI2_PB 5423,434897
#define SYSCFG_EXTICR1_EXTI2_PC 5424,434979
#define SYSCFG_EXTICR1_EXTI2_PD 5425,435061
#define SYSCFG_EXTICR1_EXTI2_PE 5426,435143
#define SYSCFG_EXTICR1_EXTI2_PF 5427,435225
#define SYSCFG_EXTICR1_EXTI3_PA 5432,435355
#define SYSCFG_EXTICR1_EXTI3_PB 5433,435437
#define SYSCFG_EXTICR1_EXTI3_PC 5434,435519
#define SYSCFG_EXTICR1_EXTI3_PD 5435,435601
#define SYSCFG_EXTICR1_EXTI3_PE 5436,435683
#define SYSCFG_EXTICR2_EXTI4 5439,435849
#define SYSCFG_EXTICR2_EXTI5 5440,435942
#define SYSCFG_EXTICR2_EXTI6 5441,436035
#define SYSCFG_EXTICR2_EXTI7 5442,436128
#define SYSCFG_EXTICR2_EXTI4_PA 5447,436269
#define SYSCFG_EXTICR2_EXTI4_PB 5448,436351
#define SYSCFG_EXTICR2_EXTI4_PC 5449,436433
#define SYSCFG_EXTICR2_EXTI4_PD 5450,436515
#define SYSCFG_EXTICR2_EXTI4_PE 5451,436597
#define SYSCFG_EXTICR2_EXTI4_PF 5452,436679
#define SYSCFG_EXTICR2_EXTI5_PA 5457,436809
#define SYSCFG_EXTICR2_EXTI5_PB 5458,436891
#define SYSCFG_EXTICR2_EXTI5_PC 5459,436973
#define SYSCFG_EXTICR2_EXTI5_PD 5460,437055
#define SYSCFG_EXTICR2_EXTI5_PE 5461,437137
#define SYSCFG_EXTICR2_EXTI5_PF 5462,437219
#define SYSCFG_EXTICR2_EXTI6_PA 5467,437349
#define SYSCFG_EXTICR2_EXTI6_PB 5468,437431
#define SYSCFG_EXTICR2_EXTI6_PC 5469,437513
#define SYSCFG_EXTICR2_EXTI6_PD 5470,437595
#define SYSCFG_EXTICR2_EXTI6_PE 5471,437677
#define SYSCFG_EXTICR2_EXTI6_PF 5472,437759
#define SYSCFG_EXTICR2_EXTI7_PA 5477,437889
#define SYSCFG_EXTICR2_EXTI7_PB 5478,437971
#define SYSCFG_EXTICR2_EXTI7_PC 5479,438053
#define SYSCFG_EXTICR2_EXTI7_PD 5480,438135
#define SYSCFG_EXTICR2_EXTI7_PE 5481,438217
#define SYSCFG_EXTICR3_EXTI8 5484,438383
#define SYSCFG_EXTICR3_EXTI9 5485,438476
#define SYSCFG_EXTICR3_EXTI10 5486,438569
#define SYSCFG_EXTICR3_EXTI11 5487,438663
#define SYSCFG_EXTICR3_EXTI8_PA 5492,438805
#define SYSCFG_EXTICR3_EXTI8_PB 5493,438887
#define SYSCFG_EXTICR3_EXTI8_PC 5494,438969
#define SYSCFG_EXTICR3_EXTI8_PD 5495,439051
#define SYSCFG_EXTICR3_EXTI8_PE 5496,439133
#define SYSCFG_EXTICR3_EXTI9_PA 5501,439263
#define SYSCFG_EXTICR3_EXTI9_PB 5502,439345
#define SYSCFG_EXTICR3_EXTI9_PC 5503,439427
#define SYSCFG_EXTICR3_EXTI9_PD 5504,439509
#define SYSCFG_EXTICR3_EXTI9_PE 5505,439591
#define SYSCFG_EXTICR3_EXTI9_PF 5506,439673
#define SYSCFG_EXTICR3_EXTI10_PA 5511,439804
#define SYSCFG_EXTICR3_EXTI10_PB 5512,439887
#define SYSCFG_EXTICR3_EXTI10_PC 5513,439970
#define SYSCFG_EXTICR3_EXTI10_PD 5514,440053
#define SYSCFG_EXTICR3_EXTI10_PE 5515,440136
#define SYSCFG_EXTICR3_EXTI10_PF 5516,440219
#define SYSCFG_EXTICR3_EXTI11_PA 5521,440351
#define SYSCFG_EXTICR3_EXTI11_PB 5522,440434
#define SYSCFG_EXTICR3_EXTI11_PC 5523,440517
#define SYSCFG_EXTICR3_EXTI11_PD 5524,440600
#define SYSCFG_EXTICR3_EXTI11_PE 5525,440683
#define SYSCFG_EXTICR4_EXTI12 5528,440852
#define SYSCFG_EXTICR4_EXTI13 5529,440946
#define SYSCFG_EXTICR4_EXTI14 5530,441040
#define SYSCFG_EXTICR4_EXTI15 5531,441134
#define SYSCFG_EXTICR4_EXTI12_PA 5536,441277
#define SYSCFG_EXTICR4_EXTI12_PB 5537,441360
#define SYSCFG_EXTICR4_EXTI12_PC 5538,441443
#define SYSCFG_EXTICR4_EXTI12_PD 5539,441526
#define SYSCFG_EXTICR4_EXTI12_PE 5540,441609
#define SYSCFG_EXTICR4_EXTI13_PA 5545,441741
#define SYSCFG_EXTICR4_EXTI13_PB 5546,441824
#define SYSCFG_EXTICR4_EXTI13_PC 5547,441907
#define SYSCFG_EXTICR4_EXTI13_PD 5548,441990
#define SYSCFG_EXTICR4_EXTI13_PE 5549,442073
#define SYSCFG_EXTICR4_EXTI14_PA 5554,442205
#define SYSCFG_EXTICR4_EXTI14_PB 5555,442288
#define SYSCFG_EXTICR4_EXTI14_PC 5556,442371
#define SYSCFG_EXTICR4_EXTI14_PD 5557,442454
#define SYSCFG_EXTICR4_EXTI14_PE 5558,442537
#define SYSCFG_EXTICR4_EXTI15_PA 5563,442669
#define SYSCFG_EXTICR4_EXTI15_PB 5564,442752
#define SYSCFG_EXTICR4_EXTI15_PC 5565,442835
#define SYSCFG_EXTICR4_EXTI15_PD 5566,442918
#define SYSCFG_EXTICR4_EXTI15_PE 5567,443001
#define SYSCFG_CFGR2_LOCKUP_LOCK 5570,443167
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 5571,443331
#define SYSCFG_CFGR2_PVD_LOCK 5572,443482
#define SYSCFG_CFGR2_BYP_ADDR_PAR 5573,443677
#define SYSCFG_CFGR2_SRAM_PE 5574,443798
#define  TIM_CR1_CEN 5582,444394
#define  TIM_CR1_UDIS 5583,444496
#define  TIM_CR1_URS 5584,444598
#define  TIM_CR1_OPM 5585,444707
#define  TIM_CR1_DIR 5586,444809
#define  TIM_CR1_CMS 5588,444908
#define  TIM_CR1_CMS_0 5589,445041
#define  TIM_CR1_CMS_1 5590,445134
#define  TIM_CR1_ARPE 5592,445229
#define  TIM_CR1_CKD 5594,445345
#define  TIM_CR1_CKD_0 5595,445463
#define  TIM_CR1_CKD_1 5596,445556
#define  TIM_CR1_UIFREMAP 5598,445651
#define  TIM_CR2_CCPC 5601,445850
#define  TIM_CR2_CCUS 5602,445971
#define  TIM_CR2_CCDS 5603,446099
#define  TIM_CR2_MMS 5605,446218
#define  TIM_CR2_MMS_0 5606,446343
#define  TIM_CR2_MMS_1 5607,446436
#define  TIM_CR2_MMS_2 5608,446529
#define  TIM_CR2_TI1S 5610,446624
#define  TIM_CR2_OIS1 5611,446725
#define  TIM_CR2_OIS1N 5612,446845
#define  TIM_CR2_OIS2 5613,446966
#define  TIM_CR2_OIS2N 5614,447086
#define  TIM_CR2_OIS3 5615,447207
#define  TIM_CR2_OIS3N 5616,447327
#define  TIM_CR2_OIS4 5617,447448
#define  TIM_CR2_OIS5 5618,447568
#define  TIM_CR2_OIS6 5619,447688
#define  TIM_CR2_MMS2 5621,447810
#define  TIM_CR2_MMS2_0 5622,447935
#define  TIM_CR2_MMS2_1 5623,448028
#define  TIM_CR2_MMS2_2 5624,448121
#define  TIM_CR2_MMS2_3 5625,448214
#define  TIM_SMCR_SMS 5628,448391
#define  TIM_SMCR_SMS_0 5629,448515
#define  TIM_SMCR_SMS_1 5630,448608
#define  TIM_SMCR_SMS_2 5631,448701
#define  TIM_SMCR_SMS_3 5632,448794
#define  TIM_SMCR_OCCS 5634,448889
#define  TIM_SMCR_TS 5636,449001
#define  TIM_SMCR_TS_0 5637,449121
#define  TIM_SMCR_TS_1 5638,449214
#define  TIM_SMCR_TS_2 5639,449307
#define  TIM_SMCR_MSM 5641,449402
#define  TIM_SMCR_ETF 5643,449509
#define  TIM_SMCR_ETF_0 5644,449636
#define  TIM_SMCR_ETF_1 5645,449729
#define  TIM_SMCR_ETF_2 5646,449822
#define  TIM_SMCR_ETF_3 5647,449915
#define  TIM_SMCR_ETPS 5649,450010
#define  TIM_SMCR_ETPS_0 5650,450141
#define  TIM_SMCR_ETPS_1 5651,450234
#define  TIM_SMCR_ECE 5653,450329
#define  TIM_SMCR_ETP 5654,450438
#define  TIM_DIER_UIE 5657,450635
#define  TIM_DIER_CC1IE 5658,450746
#define  TIM_DIER_CC2IE 5659,450868
#define  TIM_DIER_CC3IE 5660,450990
#define  TIM_DIER_CC4IE 5661,451112
#define  TIM_DIER_COMIE 5662,451234
#define  TIM_DIER_TIE 5663,451342
#define  TIM_DIER_BIE 5664,451454
#define  TIM_DIER_UDE 5665,451564
#define  TIM_DIER_CC1DE 5666,451677
#define  TIM_DIER_CC2DE 5667,451801
#define  TIM_DIER_CC3DE 5668,451925
#define  TIM_DIER_CC4DE 5669,452049
#define  TIM_DIER_COMDE 5670,452173
#define  TIM_DIER_TDE 5671,452283
#define  TIM_SR_UIF 5674,452481
#define  TIM_SR_CC1IF 5675,452590
#define  TIM_SR_CC2IF 5676,452710
#define  TIM_SR_CC3IF 5677,452830
#define  TIM_SR_CC4IF 5678,452950
#define  TIM_SR_COMIF 5679,453070
#define  TIM_SR_TIF 5680,453176
#define  TIM_SR_BIF 5681,453286
#define  TIM_SR_B2IF 5682,453394
#define  TIM_SR_CC1OF 5683,453503
#define  TIM_SR_CC2OF 5684,453625
#define  TIM_SR_CC3OF 5685,453747
#define  TIM_SR_CC4OF 5686,453869
#define  TIM_SR_CC5IF 5687,453991
#define  TIM_SR_CC6IF 5688,454111
#define  TIM_EGR_UG 5691,454315
#define  TIM_EGR_CC1G 5692,454423
#define  TIM_EGR_CC2G 5693,454542
#define  TIM_EGR_CC3G 5694,454661
#define  TIM_EGR_CC4G 5695,454780
#define  TIM_EGR_COMG 5696,454899
#define  TIM_EGR_TG 5697,455031
#define  TIM_EGR_BG 5698,455140
#define  TIM_EGR_B2G 5699,455247
#define  TIM_CCMR1_CC1S 5702,455438
#define  TIM_CCMR1_CC1S_0 5703,455570
#define  TIM_CCMR1_CC1S_1 5704,455663
#define  TIM_CCMR1_OC1FE 5706,455758
#define  TIM_CCMR1_OC1PE 5707,455874
#define  TIM_CCMR1_OC1M 5709,455995
#define  TIM_CCMR1_OC1M_0 5710,456121
#define  TIM_CCMR1_OC1M_1 5711,456214
#define  TIM_CCMR1_OC1M_2 5712,456307
#define  TIM_CCMR1_OC1M_3 5713,456400
#define  TIM_CCMR1_OC1CE 5715,456495
#define  TIM_CCMR1_CC2S 5717,456613
#define  TIM_CCMR1_CC2S_0 5718,456745
#define  TIM_CCMR1_CC2S_1 5719,456838
#define  TIM_CCMR1_OC2FE 5721,456933
#define  TIM_CCMR1_OC2PE 5722,457049
#define  TIM_CCMR1_OC2M 5724,457170
#define  TIM_CCMR1_OC2M_0 5725,457296
#define  TIM_CCMR1_OC2M_1 5726,457389
#define  TIM_CCMR1_OC2M_2 5727,457482
#define  TIM_CCMR1_OC2M_3 5728,457575
#define  TIM_CCMR1_OC2CE 5730,457670
#define  TIM_CCMR1_IC1PSC 5734,457873
#define  TIM_CCMR1_IC1PSC_0 5735,458005
#define  TIM_CCMR1_IC1PSC_1 5736,458098
#define  TIM_CCMR1_IC1F 5738,458193
#define  TIM_CCMR1_IC1F_0 5739,458320
#define  TIM_CCMR1_IC1F_1 5740,458413
#define  TIM_CCMR1_IC1F_2 5741,458506
#define  TIM_CCMR1_IC1F_3 5742,458599
#define  TIM_CCMR1_IC2PSC 5744,458694
#define  TIM_CCMR1_IC2PSC_0 5745,458826
#define  TIM_CCMR1_IC2PSC_1 5746,458919
#define  TIM_CCMR1_IC2F 5748,459014
#define  TIM_CCMR1_IC2F_0 5749,459141
#define  TIM_CCMR1_IC2F_1 5750,459234
#define  TIM_CCMR1_IC2F_2 5751,459327
#define  TIM_CCMR1_IC2F_3 5752,459420
#define  TIM_CCMR2_CC3S 5755,459597
#define  TIM_CCMR2_CC3S_0 5756,459729
#define  TIM_CCMR2_CC3S_1 5757,459822
#define  TIM_CCMR2_OC3FE 5759,459917
#define  TIM_CCMR2_OC3PE 5760,460033
#define  TIM_CCMR2_OC3M 5762,460154
#define  TIM_CCMR2_OC3M_0 5763,460280
#define  TIM_CCMR2_OC3M_1 5764,460373
#define  TIM_CCMR2_OC3M_2 5765,460466
#define  TIM_CCMR2_OC3M_3 5766,460559
#define  TIM_CCMR2_OC3CE 5768,460654
#define  TIM_CCMR2_CC4S 5770,460773
#define  TIM_CCMR2_CC4S_0 5771,460905
#define  TIM_CCMR2_CC4S_1 5772,460998
#define  TIM_CCMR2_OC4FE 5774,461093
#define  TIM_CCMR2_OC4PE 5775,461209
#define  TIM_CCMR2_OC4M 5777,461330
#define  TIM_CCMR2_OC4M_0 5778,461456
#define  TIM_CCMR2_OC4M_1 5779,461549
#define  TIM_CCMR2_OC4M_2 5780,461642
#define  TIM_CCMR2_OC4M_3 5781,461735
#define  TIM_CCMR2_OC4CE 5783,461830
#define  TIM_CCMR2_IC3PSC 5787,462033
#define  TIM_CCMR2_IC3PSC_0 5788,462169
#define  TIM_CCMR2_IC3PSC_1 5789,462266
#define  TIM_CCMR2_IC3F 5791,462365
#define  TIM_CCMR2_IC3F_0 5792,462496
#define  TIM_CCMR2_IC3F_1 5793,462593
#define  TIM_CCMR2_IC3F_2 5794,462690
#define  TIM_CCMR2_IC3F_3 5795,462787
#define  TIM_CCMR2_IC4PSC 5797,462886
#define  TIM_CCMR2_IC4PSC_0 5798,463022
#define  TIM_CCMR2_IC4PSC_1 5799,463119
#define  TIM_CCMR2_IC4F 5801,463218
#define  TIM_CCMR2_IC4F_0 5802,463349
#define  TIM_CCMR2_IC4F_1 5803,463446
#define  TIM_CCMR2_IC4F_2 5804,463543
#define  TIM_CCMR2_IC4F_3 5805,463640
#define  TIM_CCER_CC1E 5808,463821
#define  TIM_CCER_CC1P 5809,463940
#define  TIM_CCER_CC1NE 5810,464061
#define  TIM_CCER_CC1NP 5811,464194
#define  TIM_CCER_CC2E 5812,464329
#define  TIM_CCER_CC2P 5813,464448
#define  TIM_CCER_CC2NE 5814,464569
#define  TIM_CCER_CC2NP 5815,464702
#define  TIM_CCER_CC3E 5816,464837
#define  TIM_CCER_CC3P 5817,464956
#define  TIM_CCER_CC3NE 5818,465077
#define  TIM_CCER_CC3NP 5819,465210
#define  TIM_CCER_CC4E 5820,465345
#define  TIM_CCER_CC4P 5821,465464
#define  TIM_CCER_CC4NP 5822,465585
#define  TIM_CCER_CC5E 5823,465720
#define  TIM_CCER_CC5P 5824,465839
#define  TIM_CCER_CC6E 5825,465960
#define  TIM_CCER_CC6P 5826,466079
#define  TIM_CNT_CNT 5829,466284
#define  TIM_CNT_UIFCPY 5830,466385
#define  TIM_PSC_PSC 5833,466583
#define  TIM_ARR_ARR 5836,466770
#define  TIM_RCR_REP 5839,466966
#define  TIM_CCR1_CCR1 5842,467162
#define  TIM_CCR2_CCR2 5845,467357
#define  TIM_CCR3_CCR3 5848,467552
#define  TIM_CCR4_CCR4 5851,467747
#define  TIM_CCR5_CCR5 5854,467942
#define  TIM_CCR5_GC5C1 5855,468049
#define  TIM_CCR5_GC5C2 5856,468162
#define  TIM_CCR5_GC5C3 5857,468275
#define  TIM_CCR6_CCR6 5860,468472
#define  TIM_BDTR_DTG 5863,468667
#define  TIM_BDTR_DTG_0 5864,468797
#define  TIM_BDTR_DTG_1 5865,468890
#define  TIM_BDTR_DTG_2 5866,468983
#define  TIM_BDTR_DTG_3 5867,469076
#define  TIM_BDTR_DTG_4 5868,469169
#define  TIM_BDTR_DTG_5 5869,469262
#define  TIM_BDTR_DTG_6 5870,469355
#define  TIM_BDTR_DTG_7 5871,469448
#define  TIM_BDTR_LOCK 5873,469543
#define  TIM_BDTR_LOCK_0 5874,469666
#define  TIM_BDTR_LOCK_1 5875,469759
#define  TIM_BDTR_OSSI 5877,469854
#define  TIM_BDTR_OSSR 5878,469975
#define  TIM_BDTR_BKE 5879,470095
#define  TIM_BDTR_BKP 5880,470206
#define  TIM_BDTR_AOE 5881,470319
#define  TIM_BDTR_MOE 5882,470430
#define  TIM_BDTR_BKF 5884,470538
#define  TIM_BDTR_BK2F 5885,470649
#define  TIM_BDTR_BK2E 5887,470762
#define  TIM_BDTR_BK2P 5888,470873
#define  TIM_DCR_DBA 5891,471070
#define  TIM_DCR_DBA_0 5892,471190
#define  TIM_DCR_DBA_1 5893,471283
#define  TIM_DCR_DBA_2 5894,471376
#define  TIM_DCR_DBA_3 5895,471469
#define  TIM_DCR_DBA_4 5896,471562
#define  TIM_DCR_DBL 5898,471657
#define  TIM_DCR_DBL_0 5899,471777
#define  TIM_DCR_DBL_1 5900,471870
#define  TIM_DCR_DBL_2 5901,471963
#define  TIM_DCR_DBL_3 5902,472056
#define  TIM_DCR_DBL_4 5903,472149
#define  TIM_DMAR_DMAB 5906,472326
#define TIM16_OR_TI1_RMP 5909,472531
#define TIM16_OR_TI1_RMP_0 5910,472658
#define TIM16_OR_TI1_RMP_1 5911,472751
#define TIM1_OR_ETR_RMP 5914,472929
#define TIM1_OR_ETR_RMP_0 5915,473051
#define TIM1_OR_ETR_RMP_1 5916,473144
#define TIM1_OR_ETR_RMP_2 5917,473237
#define TIM1_OR_ETR_RMP_3 5918,473330
#define TIM8_OR_ETR_RMP 5921,473508
#define TIM8_OR_ETR_RMP_0 5922,473630
#define TIM8_OR_ETR_RMP_1 5923,473723
#define TIM8_OR_ETR_RMP_2 5924,473816
#define TIM8_OR_ETR_RMP_3 5925,473909
#define  TIM_CCMR3_OC5FE 5928,474086
#define  TIM_CCMR3_OC5PE 5929,474202
#define  TIM_CCMR3_OC5M 5931,474323
#define  TIM_CCMR3_OC5M_0 5932,474449
#define  TIM_CCMR3_OC5M_1 5933,474542
#define  TIM_CCMR3_OC5M_2 5934,474635
#define  TIM_CCMR3_OC5M_3 5935,474728
#define  TIM_CCMR3_OC5CE 5937,474823
#define  TIM_CCMR3_OC6FE 5939,474942
#define  TIM_CCMR3_OC6PE 5940,475058
#define  TIM_CCMR3_OC6M 5942,475179
#define  TIM_CCMR3_OC6M_0 5943,475305
#define  TIM_CCMR3_OC6M_1 5944,475398
#define  TIM_CCMR3_OC6M_2 5945,475491
#define  TIM_CCMR3_OC6M_3 5946,475584
#define  TIM_CCMR3_OC6CE 5948,475679
#define  TSC_CR_TSCE 5956,476290
#define  TSC_CR_START 5957,476409
#define  TSC_CR_AM 5958,476514
#define  TSC_CR_SYNCPOL 5959,476618
#define  TSC_CR_IODEF 5960,476734
#define  TSC_CR_MCV 5962,476839
#define  TSC_CR_MCV_0 5963,476958
#define  TSC_CR_MCV_1 5964,477051
#define  TSC_CR_MCV_2 5965,477144
#define  TSC_CR_PGPSC 5967,477239
#define  TSC_CR_PGPSC_0 5968,477370
#define  TSC_CR_PGPSC_1 5969,477463
#define  TSC_CR_PGPSC_2 5970,477556
#define  TSC_CR_SSPSC 5972,477651
#define  TSC_CR_SSE 5973,477764
#define  TSC_CR_SSD 5975,477876
#define  TSC_CR_SSD_0 5976,478005
#define  TSC_CR_SSD_1 5977,478098
#define  TSC_CR_SSD_2 5978,478191
#define  TSC_CR_SSD_3 5979,478284
#define  TSC_CR_SSD_4 5980,478377
#define  TSC_CR_SSD_5 5981,478470
#define  TSC_CR_SSD_6 5982,478563
#define  TSC_CR_CTPL 5984,478658
#define  TSC_CR_CTPL_0 5985,478788
#define  TSC_CR_CTPL_1 5986,478881
#define  TSC_CR_CTPL_2 5987,478974
#define  TSC_CR_CTPL_3 5988,479067
#define  TSC_CR_CTPH 5990,479162
#define  TSC_CR_CTPH_0 5991,479293
#define  TSC_CR_CTPH_1 5992,479386
#define  TSC_CR_CTPH_2 5993,479479
#define  TSC_CR_CTPH_3 5994,479572
#define  TSC_IER_EOAIE 5997,479749
#define  TSC_IER_MCEIE 5998,479872
#define  TSC_ICR_EOAIC 6001,480076
#define  TSC_ICR_MCEIC 6002,480198
#define  TSC_ISR_EOAF 6005,480401
#define  TSC_ISR_MCEF 6006,480512
#define  TSC_IOHCR_G1_IO1 6009,480704
#define  TSC_IOHCR_G1_IO2 6010,480834
#define  TSC_IOHCR_G1_IO3 6011,480964
#define  TSC_IOHCR_G1_IO4 6012,481094
#define  TSC_IOHCR_G2_IO1 6013,481224
#define  TSC_IOHCR_G2_IO2 6014,481354
#define  TSC_IOHCR_G2_IO3 6015,481484
#define  TSC_IOHCR_G2_IO4 6016,481614
#define  TSC_IOHCR_G3_IO1 6017,481744
#define  TSC_IOHCR_G3_IO2 6018,481874
#define  TSC_IOHCR_G3_IO3 6019,482004
#define  TSC_IOHCR_G3_IO4 6020,482134
#define  TSC_IOHCR_G4_IO1 6021,482264
#define  TSC_IOHCR_G4_IO2 6022,482394
#define  TSC_IOHCR_G4_IO3 6023,482524
#define  TSC_IOHCR_G4_IO4 6024,482654
#define  TSC_IOHCR_G5_IO1 6025,482784
#define  TSC_IOHCR_G5_IO2 6026,482914
#define  TSC_IOHCR_G5_IO3 6027,483044
#define  TSC_IOHCR_G5_IO4 6028,483174
#define  TSC_IOHCR_G6_IO1 6029,483304
#define  TSC_IOHCR_G6_IO2 6030,483434
#define  TSC_IOHCR_G6_IO3 6031,483564
#define  TSC_IOHCR_G6_IO4 6032,483694
#define  TSC_IOHCR_G7_IO1 6033,483824
#define  TSC_IOHCR_G7_IO2 6034,483954
#define  TSC_IOHCR_G7_IO3 6035,484084
#define  TSC_IOHCR_G7_IO4 6036,484214
#define  TSC_IOHCR_G8_IO1 6037,484344
#define  TSC_IOHCR_G8_IO2 6038,484474
#define  TSC_IOHCR_G8_IO3 6039,484604
#define  TSC_IOHCR_G8_IO4 6040,484734
#define  TSC_IOASCR_G1_IO1 6043,484948
#define  TSC_IOASCR_G1_IO2 6044,485067
#define  TSC_IOASCR_G1_IO3 6045,485186
#define  TSC_IOASCR_G1_IO4 6046,485305
#define  TSC_IOASCR_G2_IO1 6047,485424
#define  TSC_IOASCR_G2_IO2 6048,485543
#define  TSC_IOASCR_G2_IO3 6049,485662
#define  TSC_IOASCR_G2_IO4 6050,485781
#define  TSC_IOASCR_G3_IO1 6051,485900
#define  TSC_IOASCR_G3_IO2 6052,486019
#define  TSC_IOASCR_G3_IO3 6053,486138
#define  TSC_IOASCR_G3_IO4 6054,486257
#define  TSC_IOASCR_G4_IO1 6055,486376
#define  TSC_IOASCR_G4_IO2 6056,486495
#define  TSC_IOASCR_G4_IO3 6057,486614
#define  TSC_IOASCR_G4_IO4 6058,486733
#define  TSC_IOASCR_G5_IO1 6059,486852
#define  TSC_IOASCR_G5_IO2 6060,486971
#define  TSC_IOASCR_G5_IO3 6061,487090
#define  TSC_IOASCR_G5_IO4 6062,487209
#define  TSC_IOASCR_G6_IO1 6063,487328
#define  TSC_IOASCR_G6_IO2 6064,487447
#define  TSC_IOASCR_G6_IO3 6065,487566
#define  TSC_IOASCR_G6_IO4 6066,487685
#define  TSC_IOASCR_G7_IO1 6067,487804
#define  TSC_IOASCR_G7_IO2 6068,487923
#define  TSC_IOASCR_G7_IO3 6069,488042
#define  TSC_IOASCR_G7_IO4 6070,488161
#define  TSC_IOASCR_G8_IO1 6071,488280
#define  TSC_IOASCR_G8_IO2 6072,488399
#define  TSC_IOASCR_G8_IO3 6073,488518
#define  TSC_IOASCR_G8_IO4 6074,488637
#define  TSC_IOSCR_G1_IO1 6077,488840
#define  TSC_IOSCR_G1_IO2 6078,488952
#define  TSC_IOSCR_G1_IO3 6079,489064
#define  TSC_IOSCR_G1_IO4 6080,489176
#define  TSC_IOSCR_G2_IO1 6081,489288
#define  TSC_IOSCR_G2_IO2 6082,489400
#define  TSC_IOSCR_G2_IO3 6083,489512
#define  TSC_IOSCR_G2_IO4 6084,489624
#define  TSC_IOSCR_G3_IO1 6085,489736
#define  TSC_IOSCR_G3_IO2 6086,489848
#define  TSC_IOSCR_G3_IO3 6087,489960
#define  TSC_IOSCR_G3_IO4 6088,490072
#define  TSC_IOSCR_G4_IO1 6089,490184
#define  TSC_IOSCR_G4_IO2 6090,490296
#define  TSC_IOSCR_G4_IO3 6091,490408
#define  TSC_IOSCR_G4_IO4 6092,490520
#define  TSC_IOSCR_G5_IO1 6093,490632
#define  TSC_IOSCR_G5_IO2 6094,490744
#define  TSC_IOSCR_G5_IO3 6095,490856
#define  TSC_IOSCR_G5_IO4 6096,490968
#define  TSC_IOSCR_G6_IO1 6097,491080
#define  TSC_IOSCR_G6_IO2 6098,491192
#define  TSC_IOSCR_G6_IO3 6099,491304
#define  TSC_IOSCR_G6_IO4 6100,491416
#define  TSC_IOSCR_G7_IO1 6101,491528
#define  TSC_IOSCR_G7_IO2 6102,491640
#define  TSC_IOSCR_G7_IO3 6103,491752
#define  TSC_IOSCR_G7_IO4 6104,491864
#define  TSC_IOSCR_G8_IO1 6105,491976
#define  TSC_IOSCR_G8_IO2 6106,492088
#define  TSC_IOSCR_G8_IO3 6107,492200
#define  TSC_IOSCR_G8_IO4 6108,492312
#define  TSC_IOCCR_G1_IO1 6111,492508
#define  TSC_IOCCR_G1_IO2 6112,492619
#define  TSC_IOCCR_G1_IO3 6113,492730
#define  TSC_IOCCR_G1_IO4 6114,492841
#define  TSC_IOCCR_G2_IO1 6115,492952
#define  TSC_IOCCR_G2_IO2 6116,493063
#define  TSC_IOCCR_G2_IO3 6117,493174
#define  TSC_IOCCR_G2_IO4 6118,493285
#define  TSC_IOCCR_G3_IO1 6119,493396
#define  TSC_IOCCR_G3_IO2 6120,493507
#define  TSC_IOCCR_G3_IO3 6121,493618
#define  TSC_IOCCR_G3_IO4 6122,493729
#define  TSC_IOCCR_G4_IO1 6123,493840
#define  TSC_IOCCR_G4_IO2 6124,493951
#define  TSC_IOCCR_G4_IO3 6125,494062
#define  TSC_IOCCR_G4_IO4 6126,494173
#define  TSC_IOCCR_G5_IO1 6127,494284
#define  TSC_IOCCR_G5_IO2 6128,494395
#define  TSC_IOCCR_G5_IO3 6129,494506
#define  TSC_IOCCR_G5_IO4 6130,494617
#define  TSC_IOCCR_G6_IO1 6131,494728
#define  TSC_IOCCR_G6_IO2 6132,494839
#define  TSC_IOCCR_G6_IO3 6133,494950
#define  TSC_IOCCR_G6_IO4 6134,495061
#define  TSC_IOCCR_G7_IO1 6135,495172
#define  TSC_IOCCR_G7_IO2 6136,495283
#define  TSC_IOCCR_G7_IO3 6137,495394
#define  TSC_IOCCR_G7_IO4 6138,495505
#define  TSC_IOCCR_G8_IO1 6139,495616
#define  TSC_IOCCR_G8_IO2 6140,495727
#define  TSC_IOCCR_G8_IO3 6141,495838
#define  TSC_IOCCR_G8_IO4 6142,495949
#define  TSC_IOGCSR_G1E 6145,496144
#define  TSC_IOGCSR_G2E 6146,496255
#define  TSC_IOGCSR_G3E 6147,496366
#define  TSC_IOGCSR_G4E 6148,496477
#define  TSC_IOGCSR_G5E 6149,496588
#define  TSC_IOGCSR_G6E 6150,496699
#define  TSC_IOGCSR_G7E 6151,496810
#define  TSC_IOGCSR_G8E 6152,496921
#define  TSC_IOGCSR_G1S 6153,497032
#define  TSC_IOGCSR_G2S 6154,497143
#define  TSC_IOGCSR_G3S 6155,497254
#define  TSC_IOGCSR_G4S 6156,497365
#define  TSC_IOGCSR_G5S 6157,497476
#define  TSC_IOGCSR_G6S 6158,497587
#define  TSC_IOGCSR_G7S 6159,497698
#define  TSC_IOGCSR_G8S 6160,497809
#define  TSC_IOGXCR_CNT 6163,498004
#define  USART_CR1_UE 6171,498616
#define  USART_CR1_UESM 6172,498717
#define  USART_CR1_RE 6173,498831
#define  USART_CR1_TE 6174,498935
#define  USART_CR1_IDLEIE 6175,499042
#define  USART_CR1_RXNEIE 6176,499152
#define  USART_CR1_TCIE 6177,499262
#define  USART_CR1_TXEIE 6178,499389
#define  USART_CR1_PEIE 6179,499498
#define  USART_CR1_PS 6180,499606
#define  USART_CR1_PCE 6181,499711
#define  USART_CR1_WAKE 6182,499821
#define  USART_CR1_M 6183,499932
#define  USART_CR1_M0 6184,500032
#define  USART_CR1_MME 6185,500142
#define  USART_CR1_CMIE 6186,500247
#define  USART_CR1_OVER8 6187,500368
#define  USART_CR1_DEDT 6188,500493
#define  USART_CR1_DEDT_0 6189,500629
#define  USART_CR1_DEDT_1 6190,500723
#define  USART_CR1_DEDT_2 6191,500817
#define  USART_CR1_DEDT_3 6192,500911
#define  USART_CR1_DEDT_4 6193,501005
#define  USART_CR1_DEAT 6194,501099
#define  USART_CR1_DEAT_0 6195,501233
#define  USART_CR1_DEAT_1 6196,501327
#define  USART_CR1_DEAT_2 6197,501421
#define  USART_CR1_DEAT_3 6198,501515
#define  USART_CR1_DEAT_4 6199,501609
#define  USART_CR1_RTOIE 6200,501703
#define  USART_CR1_EOBIE 6201,501825
#define  USART_CR2_ADDM7 6204,502027
#define  USART_CR2_LBDL 6205,502148
#define  USART_CR2_LBDIE 6206,502263
#define  USART_CR2_LBCL 6207,502388
#define  USART_CR2_CPHA 6208,502497
#define  USART_CR2_CPOL 6209,502597
#define  USART_CR2_CLKEN 6210,502700
#define  USART_CR2_STOP 6211,502801
#define  USART_CR2_STOP_0 6212,502916
#define  USART_CR2_STOP_1 6213,503010
#define  USART_CR2_LINEN 6214,503104
#define  USART_CR2_SWAP 6215,503208
#define  USART_CR2_RXINV 6216,503312
#define  USART_CR2_TXINV 6217,503430
#define  USART_CR2_DATAINV 6218,503548
#define  USART_CR2_MSBFIRST 6219,503658
#define  USART_CR2_ABREN 6220,503773
#define  USART_CR2_ABRMODE 6221,503882
#define  USART_CR2_ABRMODE_0 6222,504009
#define  USART_CR2_ABRMODE_1 6223,504103
#define  USART_CR2_RTOEN 6224,504197
#define  USART_CR2_ADD 6225,504310
#define  USART_CR3_EIE 6228,504508
#define  USART_CR3_IREN 6229,504619
#define  USART_CR3_IRLP 6230,504724
#define  USART_CR3_HDSEL 6231,504827
#define  USART_CR3_NACK 6232,504937
#define  USART_CR3_SCEN 6233,505047
#define  USART_CR3_DMAR 6234,505157
#define  USART_CR3_DMAT 6235,505265
#define  USART_CR3_RTSE 6236,505376
#define  USART_CR3_CTSE 6237,505475
#define  USART_CR3_CTSIE 6238,505574
#define  USART_CR3_ONEBIT 6239,505683
#define  USART_CR3_OVRDIS 6240,505800
#define  USART_CR3_DDRE 6241,505904
#define  USART_CR3_DEM 6242,506023
#define  USART_CR3_DEP 6243,506130
#define  USART_CR3_SCARCNT 6244,506251
#define  USART_CR3_SCARCNT_0 6245,506386
#define  USART_CR3_SCARCNT_1 6246,506480
#define  USART_CR3_SCARCNT_2 6247,506574
#define  USART_CR3_WUS 6248,506668
#define  USART_CR3_WUS_0 6249,506805
#define  USART_CR3_WUS_1 6250,506899
#define  USART_CR3_WUFIE 6251,506993
#define  USART_BRR_DIV_FRACTION 6254,507190
#define  USART_BRR_DIV_MANTISSA 6255,507299
#define  USART_GTPR_PSC 6258,507492
#define  USART_GTPR_GT 6259,507612
#define  USART_RTOR_RTO 6263,507818
#define  USART_RTOR_BLEN 6264,507930
#define  USART_RQR_ABRRQ 6267,508115
#define  USART_RQR_SBKRQ 6268,508226
#define  USART_RQR_MMRQ 6269,508333
#define  USART_RQR_RXFRQ 6270,508439
#define  USART_RQR_TXFRQ 6271,508554
#define  USART_ISR_PE 6274,508754
#define  USART_ISR_FE 6275,508855
#define  USART_ISR_NE 6276,508957
#define  USART_ISR_ORE 6277,509065
#define  USART_ISR_IDLE 6278,509167
#define  USART_ISR_RXNE 6279,509274
#define  USART_ISR_TC 6280,509391
#define  USART_ISR_TXE 6281,509501
#define  USART_ISR_LBDF 6282,509618
#define  USART_ISR_CTSIF 6283,509731
#define  USART_ISR_CTS 6284,509838
#define  USART_ISR_RTOF 6285,509935
#define  USART_ISR_EOBF 6286,510041
#define  USART_ISR_ABRE 6287,510147
#define  USART_ISR_ABRF 6288,510256
#define  USART_ISR_BUSY 6289,510364
#define  USART_ISR_CMF 6290,510462
#define  USART_ISR_SBKF 6291,510571
#define  USART_ISR_RWU 6292,510675
#define  USART_ISR_WUF 6293,510799
#define  USART_ISR_TEACK 6294,510915
#define  USART_ISR_REACK 6295,511036
#define  USART_ICR_PECF 6298,511240
#define  USART_ICR_FECF 6299,511352
#define  USART_ICR_NCF 6300,511465
#define  USART_ICR_ORECF 6301,511579
#define  USART_ICR_IDLECF 6302,511692
#define  USART_ICR_TCCF 6303,511810
#define  USART_ICR_LBDCF 6304,511931
#define  USART_ICR_CTSCF 6305,512050
#define  USART_ICR_RTOCF 6306,512163
#define  USART_ICR_EOBCF 6307,512280
#define  USART_ICR_CMCF 6308,512392
#define  USART_ICR_WUCF 6309,512507
#define  USART_RDR_RDR 6312,512713
#define  USART_TDR_TDR 6315,512920
#define USB_CNTR 6322,513456
#define USB_ISTR 6323,513557
#define USB_FNR 6324,513667
#define USB_DADDR 6325,513773
#define USB_BTABLE 6326,513881
#define USB_ISTR_CTR 6329,514079
#define USB_ISTR_PMAOVR 6330,514198
#define USB_ISTR_ERR 6331,514318
#define USB_ISTR_WKUP 6332,514426
#define USB_ISTR_SUSP 6333,514536
#define USB_ISTR_RESET 6334,514646
#define USB_ISTR_SOF 6335,514754
#define USB_ISTR_ESOF 6336,514871
#define USB_ISTR_DIR 6337,514997
#define USB_ISTR_EP_ID 6338,515124
#define USB_ISTR_PMAOVRM 6341,515270
#define USB_CLR_CTR 6343,515314
#define USB_CLR_PMAOVR 6344,515423
#define USB_CLR_ERR 6345,515532
#define USB_CLR_WKUP 6346,515630
#define USB_CLR_SUSP 6347,515730
#define USB_CLR_RESET 6348,515830
#define USB_CLR_SOF 6349,515928
#define USB_CLR_ESOF 6350,516035
#define USB_CLR_PMAOVRM 6353,516175
#define USB_CNTR_CTRM 6356,516299
#define USB_CNTR_PMAOVR 6357,516406
#define USB_CNTR_ERRM 6358,516514
#define USB_CNTR_WKUPM 6359,516610
#define USB_CNTR_SUSPM 6360,516708
#define USB_CNTR_RESETM 6361,516806
#define USB_CNTR_SOFM 6362,516904
#define USB_CNTR_ESOFM 6363,517009
#define USB_CNTR_RESUME 6364,517123
#define USB_CNTR_FSUSP 6365,517223
#define USB_CNTR_LPMODE 6366,517322
#define USB_CNTR_PDWN 6367,517422
#define USB_CNTR_FRES 6368,517518
#define USB_CNTR_PMAOVRM 6371,517643
#define USB_CNTR_LP_MODE 6372,517685
#define USB_FNR_RXDP 6375,517811
#define USB_FNR_RXDM 6376,517919
#define USB_FNR_LCK 6377,518027
#define USB_FNR_LSOF 6378,518119
#define USB_FNR_FN 6379,518213
#define USB_DADDR_EF 6382,518395
#define USB_DADDR_ADD 6383,518515
#define USB_EP0R 6386,518703
#define USB_EP1R 6387,518813
#define USB_EP2R 6388,518923
#define USB_EP3R 6389,519033
#define USB_EP4R 6390,519143
#define USB_EP5R 6391,519253
#define USB_EP6R 6392,519363
#define USB_EP7R 6393,519473
#define USB_EP_CTR_RX 6395,519605
#define USB_EP_DTOG_RX 6396,519720
#define USB_EPRX_STAT 6397,519830
#define USB_EP_SETUP 6398,519945
#define USB_EP_T_FIELD 6399,520046
#define USB_EP_KIND 6400,520146
#define USB_EP_CTR_TX 6401,520246
#define USB_EP_DTOG_TX 6402,520361
#define USB_EPTX_STAT 6403,520471
#define USB_EPADDR_FIELD 6404,520586
#define USB_EPREG_MASK 6407,520746
#define USB_EP_TYPE_MASK 6409,520976
#define USB_EP_BULK 6410,521080
#define USB_EP_CONTROL 6411,521179
#define USB_EP_ISOCHRONOUS 6412,521281
#define USB_EP_INTERRUPT 6413,521387
#define USB_EP_T_MASK 6414,521491
#define USB_EPKIND_MASK 6416,521621
#define USB_EP_TX_DIS 6418,521846
#define USB_EP_TX_STALL 6419,521952
#define USB_EP_TX_NAK 6420,522057
#define USB_EP_TX_VALID 6421,522160
#define USB_EPTX_DTOG1 6422,522263
#define USB_EPTX_DTOG2 6423,522377
#define USB_EPTX_DTOGMASK 6424,522491
#define USB_EP_RX_DIS 6426,522674
#define USB_EP_RX_STALL 6427,522780
#define USB_EP_RX_NAK 6428,522885
#define USB_EP_RX_VALID 6429,522988
#define USB_EPRX_DTOG1 6430,523091
#define USB_EPRX_DTOG2 6431,523205
#define USB_EPRX_DTOGMASK 6432,523319
#define  WWDG_CR_T 6440,523872
#define  WWDG_CR_T0 6441,523996
#define  WWDG_CR_T1 6442,524085
#define  WWDG_CR_T2 6443,524174
#define  WWDG_CR_T3 6444,524263
#define  WWDG_CR_T4 6445,524352
#define  WWDG_CR_T5 6446,524441
#define  WWDG_CR_T6 6447,524530
#define  WWDG_CR_WDGA 6449,524621
#define  WWDG_CFR_W 6452,524803
#define  WWDG_CFR_W0 6453,524919
#define  WWDG_CFR_W1 6454,525008
#define  WWDG_CFR_W2 6455,525097
#define  WWDG_CFR_W3 6456,525186
#define  WWDG_CFR_W4 6457,525275
#define  WWDG_CFR_W5 6458,525364
#define  WWDG_CFR_W6 6459,525453
#define  WWDG_CFR_WDGTB 6461,525544
#define  WWDG_CFR_WDGTB0 6462,525656
#define  WWDG_CFR_WDGTB1 6463,525745
#define  WWDG_CFR_EWI 6465,525836
#define  WWDG_SR_EWIF 6468,526026
#define IS_ADC_ALL_INSTANCE(6483,526313
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(6488,526575
#define IS_ADC_COMMON_INSTANCE(6491,526731
#define IS_CAN_ALL_INSTANCE(6495,526967
#define IS_COMP_ALL_INSTANCE(6498,527110
#define IS_COMP_DAC1SWITCH_INSTANCE(6507,527666
#define IS_COMP_WINDOWMODE_INSTANCE(6510,527819
#define IS_CRC_ALL_INSTANCE(6515,528124
#define IS_DAC_ALL_INSTANCE(6518,528267
#define IS_DAC_CHANNEL_INSTANCE(6520,528329
#define IS_DMA_ALL_INSTANCE(6526,528607
#define IS_GPIO_ALL_INSTANCE(6540,529587
#define IS_GPIO_AF_INSTANCE(6547,529999
#define IS_GPIO_LOCK_INSTANCE(6554,530411
#define IS_I2C_ALL_INSTANCE(6559,530698
#define IS_I2S_ALL_INSTANCE(6563,530910
#define IS_OPAMP_ALL_INSTANCE(6567,531122
#define IS_IWDG_ALL_INSTANCE(6573,531482
#define IS_RTC_ALL_INSTANCE(6576,531628
#define IS_SMBUS_ALL_INSTANCE(6579,531772
#define IS_SPI_ALL_INSTANCE(6583,531988
#define IS_TIM_INSTANCE(6588,532266
#define IS_TIM_CC1_INSTANCE(6601,532710
#define IS_TIM_CC2_INSTANCE(6612,533092
#define IS_TIM_CC3_INSTANCE(6621,533408
#define IS_TIM_CC4_INSTANCE(6629,533690
#define IS_TIM_CC5_INSTANCE(6637,533972
#define IS_TIM_CC6_INSTANCE(6642,534155
#define IS_TIM_CLOCK_SELECT_INSTANCE(6649,534426
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(6658,534757
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(6666,535056
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(6674,535360
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(6683,535693
#define IS_TIM_OCXREF_CLEAR_INSTANCE(6692,536022
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(6700,536313
#define IS_TIM_HALL_INTERFACE_INSTANCE(6708,536609
#define IS_TIM_XOR_INSTANCE(6713,536803
#define IS_TIM_MASTER_INSTANCE(6722,537119
#define IS_TIM_SLAVE_INSTANCE(6733,537503
#define IS_TIM_SYNCHRO_INSTANCE(6742,537820
#define IS_TIM_32B_COUNTER_INSTANCE(6753,538222
#define IS_TIM_DMABURST_INSTANCE(6757,538380
#define IS_TIM_BREAK_INSTANCE(6768,538775
#define IS_TIM_CCX_INSTANCE(6776,539080
#define IS_TIM_CCXN_INSTANCE(6822,541354
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(6843,542390
#define IS_TIM_REPETITION_COUNTER_INSTANCE(6851,542688
#define IS_TIM_CLOCK_DIVISION_INSTANCE(6859,542986
#define IS_TIM_BKIN2_INSTANCE(6870,543379
#define IS_TIM_TRGO2_INSTANCE(6875,543564
#define IS_TIM_DMA_INSTANCE(6880,543749
#define IS_TIM_DMA_CC_INSTANCE(6893,544207
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(6904,544592
#define IS_TIM_REMAP_INSTANCE(6912,544889
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(6918,545107
#define IS_TSC_ALL_INSTANCE(6923,545305
#define IS_USART_INSTANCE(6926,545448
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(6931,545726
#define IS_UART_INSTANCE(6936,546073
#define IS_UART_HALFDUPLEX_INSTANCE(6943,546524
#define IS_UART_LIN_INSTANCE(6950,547061
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(6957,547542
#define IS_UART_HWFLOW_INSTANCE(6964,548036
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(6969,548332
#define IS_UART_DRIVER_ENABLE_INSTANCE(6974,548676
#define IS_SMARTCARD_INSTANCE(6979,548993
#define IS_IRDA_INSTANCE(6984,549283
#define IS_UART_DMA_INSTANCE(6991,549697
#define IS_USB_ALL_INSTANCE(6994,549825
#define IS_WWDG_ALL_INSTANCE(6997,549968
#define ADC1_IRQn 7013,550658
#define SDADC1_IRQn 7014,550695
#define COMP1_2_IRQn 7015,550730
#define COMP2_IRQn 7016,550770
#define COMP_IRQn 7017,550810
#define COMP4_6_IRQn 7018,550850
#define TIM15_IRQn 7019,550890
#define TIM18_DAC2_IRQn 7020,550935
#define TIM17_IRQn 7021,550973
#define TIM16_IRQn 7022,551022
#define TIM6_DAC1_IRQn 7023,551066
#define TIM7_DAC2_IRQn 7024,551105
#define TIM12_IRQn 7025,551140
#define TIM14_IRQn 7026,551179
#define TIM13_IRQn 7027,551222
#define CEC_IRQn 7028,551260
#define USBWakeUp_IRQn 7029,551300
#define CAN_TX_IRQn 7030,551344
#define CAN_RX0_IRQn 7031,551388
#define ADC1_IRQHandler 7035,551469
#define SDADC1_IRQHandler 7036,551518
#define COMP1_2_IRQHandler 7037,551565
#define COMP2_IRQHandler 7038,551617
#define COMP_IRQHandler 7039,551669
#define COMP4_6_IRQHandler 7040,551721
#define TIM15_IRQHandler 7041,551773
#define TIM18_DAC2_IRQHandler 7042,551830
#define TIM17_IRQHandler 7043,551880
#define TIM16_IRQHandler 7044,551941
#define TIM6_DAC1_IRQHandler 7045,551997
#define TIM7_DAC2_IRQHandler 7046,552048
#define TIM12_IRQHandler 7047,552095
#define TIM14_IRQHandler 7048,552146
#define TIM13_IRQHandler 7049,552201
#define CEC_IRQHandler 7050,552251
#define USBWakeUp_IRQHandler 7051,552303
#define CAN_TX_IRQHandler 7052,552359
#define CAN_RX0_IRQHandler 7053,552415

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f334x8.h,218052
#define __STM32F334x8_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2919
#define __Vendor_SysTickConfig 69,3025
#define __FPU_PRESENT 70,3121
  NonMaskableInt_IRQn 87,3589
  MemoryManagement_IRQn 88,3704
  BusFault_IRQn 89,3819
  UsageFault_IRQn 90,3934
  SVCall_IRQn 91,4049
  DebugMonitor_IRQn 92,4164
  PendSV_IRQn 93,4279
  SysTick_IRQn 94,4394
  WWDG_IRQn 96,4624
  PVD_IRQn 97,4739
  TAMP_STAMP_IRQn 98,4854
  RTC_WKUP_IRQn 99,4969
  FLASH_IRQn 100,5084
  RCC_IRQn 101,5199
  EXTI0_IRQn 102,5314
  EXTI1_IRQn 103,5429
  EXTI2_TSC_IRQn 104,5544
  EXTI3_IRQn 105,5659
  EXTI4_IRQn 106,5774
  DMA1_Channel1_IRQn 107,5889
  DMA1_Channel2_IRQn 108,6004
  DMA1_Channel3_IRQn 109,6119
  DMA1_Channel4_IRQn 110,6234
  DMA1_Channel5_IRQn 111,6349
  DMA1_Channel6_IRQn 112,6464
  DMA1_Channel7_IRQn 113,6579
  ADC1_2_IRQn 114,6694
  CAN_TX_IRQn 115,6809
  CAN_RX0_IRQn 116,6924
  CAN_RX1_IRQn 117,7039
  CAN_SCE_IRQn 118,7154
  EXTI9_5_IRQn 119,7269
  TIM1_BRK_TIM15_IRQn 120,7384
  TIM1_UP_TIM16_IRQn 121,7499
  TIM1_TRG_COM_TIM17_IRQn 122,7614
  TIM1_CC_IRQn 123,7729
  TIM2_IRQn 124,7844
  TIM3_IRQn 125,7959
  I2C1_EV_IRQn 126,8074
  I2C1_ER_IRQn 127,8189
  SPI1_IRQn 128,8304
  USART1_IRQn 129,8419
  USART2_IRQn 130,8534
  USART3_IRQn 131,8649
  EXTI15_10_IRQn 132,8764
  RTC_Alarm_IRQn 133,8879
  TIM6_DAC1_IRQn 134,8995
  TIM7_DAC2_IRQn 135,9090
  COMP2_IRQn 136,9205
  COMP4_6_IRQn 137,9320
  HRTIM1_Master_IRQn 138,9435
  HRTIM1_TIMA_IRQn 139,9550
  HRTIM1_TIMB_IRQn 140,9665
  HRTIM1_TIMC_IRQn 141,9780
  HRTIM1_TIMD_IRQn 142,9895
  HRTIM1_TIME_IRQn 143,10010
  HRTIM1_FLT_IRQn 144,10125
  FPU_IRQn 145,10240
} IRQn_Type;146,10356
  __IO uint32_t ISR;166,10698
  __IO uint32_t IER;167,10813
  __IO uint32_t CR;168,10928
  __IO uint32_t CFGR;169,11043
  uint32_t      RESERVED0;170,11158
  __IO uint32_t SMPR1;171,11273
  __IO uint32_t SMPR2;172,11388
  uint32_t      RESERVED1;173,11503
  __IO uint32_t TR1;174,11618
  __IO uint32_t TR2;175,11733
  __IO uint32_t TR3;176,11848
  uint32_t      RESERVED2;177,11963
  __IO uint32_t SQR1;178,12078
  __IO uint32_t SQR2;179,12193
  __IO uint32_t SQR3;180,12308
  __IO uint32_t SQR4;181,12423
  __IO uint32_t DR;182,12538
  uint32_t      RESERVED3;183,12653
  uint32_t      RESERVED4;184,12768
  __IO uint32_t JSQR;185,12883
  uint32_t      RESERVED5[RESERVED5186,12998
  __IO uint32_t OFR1;187,13113
  __IO uint32_t OFR2;188,13228
  __IO uint32_t OFR3;189,13343
  __IO uint32_t OFR4;190,13458
  uint32_t      RESERVED6[RESERVED6191,13573
  __IO uint32_t JDR1;192,13688
  __IO uint32_t JDR2;193,13803
  __IO uint32_t JDR3;194,13918
  __IO uint32_t JDR4;195,14033
  uint32_t      RESERVED7[RESERVED7196,14148
  __IO uint32_t AWD2CR;197,14263
  __IO uint32_t AWD3CR;198,14378
  uint32_t      RESERVED8;199,14493
  uint32_t      RESERVED9;200,14608
  __IO uint32_t DIFSEL;201,14723
  __IO uint32_t CALFACT;202,14838
} ADC_TypeDef;204,14955
  __IO uint32_t CSR;208,14992
  uint32_t      RESERVED;209,15122
  __IO uint32_t CCR;210,15252
  __IO uint32_t CDR;211,15382
} ADC_Common_TypeDef;213,15592
  __IO uint32_t TIR;220,15693
  __IO uint32_t TDTR;221,15759
  __IO uint32_t TDLR;222,15846
  __IO uint32_t TDHR;223,15907
} CAN_TxMailBox_TypeDef;224,15969
  __IO uint32_t RIR;231,16075
  __IO uint32_t RDTR;232,16151
  __IO uint32_t RDLR;233,16251
  __IO uint32_t RDHR;234,16325
} CAN_FIFOMailBox_TypeDef;235,16400
  __IO uint32_t FR1;242,16511
  __IO uint32_t FR2;243,16568
} CAN_FilterRegister_TypeDef;244,16625
  __IO uint32_t              MCR;251,16724
  __IO uint32_t              MSR;252,16850
  __IO uint32_t              TSR;253,16976
  __IO uint32_t              RF0R;254,17102
  __IO uint32_t              RF1R;255,17228
  __IO uint32_t              IER;256,17354
  __IO uint32_t              ESR;257,17480
  __IO uint32_t              BTR;258,17606
  uint32_t                   RESERVED0[RESERVED0259,17732
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox260,17858
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox261,17984
  uint32_t                   RESERVED1[RESERVED1262,18110
  __IO uint32_t              FMR;263,18236
  __IO uint32_t              FM1R;264,18362
  uint32_t                   RESERVED2;265,18488
  __IO uint32_t              FS1R;266,18614
  uint32_t                   RESERVED3;267,18740
  __IO uint32_t              FFA1R;268,18866
  uint32_t                   RESERVED4;269,18992
  __IO uint32_t              FA1R;270,19118
  uint32_t                   RESERVED5[RESERVED5271,19244
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister272,19370
} CAN_TypeDef;273,19496
  __IO uint32_t CSR;281,19577
} COMP_TypeDef;282,19667
  __IO uint32_t DR;290,19751
  __IO uint8_t  IDR;291,19855
  uint8_t       RESERVED0;292,19959
  uint16_t      RESERVED1;293,20063
  __IO uint32_t CR;294,20167
  uint32_t      RESERVED2;295,20271
  __IO uint32_t INIT;296,20375
  __IO uint32_t POL;297,20479
} CRC_TypeDef;298,20583
  __IO uint32_t CR;306,20673
  __IO uint32_t SWTRIGR;307,20786
  __IO uint32_t DHR12R1;308,20899
  __IO uint32_t DHR12L1;309,21012
  __IO uint32_t DHR8R1;310,21125
  __IO uint32_t DHR12R2;311,21238
  __IO uint32_t DHR12L2;312,21351
  __IO uint32_t DHR8R2;313,21464
  __IO uint32_t DHR12RD;314,21577
  __IO uint32_t DHR12LD;315,21690
  __IO uint32_t DHR8RD;316,21803
  __IO uint32_t DOR1;317,21916
  __IO uint32_t DOR2;318,22029
  __IO uint32_t SR;319,22142
} DAC_TypeDef;320,22255
  __IO uint32_t IDCODE;328,22327
  __IO uint32_t CR;329,22416
  __IO uint32_t APB1FZ;330,22505
  __IO uint32_t APB2FZ;331,22594
}DBGMCU_TypeDef;DBGMCU_TypeDef332,22683
  __IO uint32_t CCR;340,22762
  __IO uint32_t CNDTR;341,22880
  __IO uint32_t CPAR;342,22998
  __IO uint32_t CMAR;343,23116
} DMA_Channel_TypeDef;344,23234
  __IO uint32_t ISR;348,23279
  __IO uint32_t IFCR;349,23397
} DMA_TypeDef;350,23515
  __IO uint32_t IMR;358,23613
  __IO uint32_t EMR;359,23730
  __IO uint32_t RTSR;360,23847
  __IO uint32_t FTSR;361,23964
  __IO uint32_t SWIER;362,24081
  __IO uint32_t PR;363,24198
  uint32_t      RESERVED1;364,24315
  uint32_t      RESERVED2;365,24432
  __IO uint32_t IMR2;366,24549
  __IO uint32_t EMR2;367,24666
  __IO uint32_t RTSR2;368,24783
  __IO uint32_t FTSR2;369,24900
  __IO uint32_t SWIER2;370,25017
  __IO uint32_t PR2;371,25134
}EXTI_TypeDef;EXTI_TypeDef372,25251
  __IO uint32_t ACR;380,25329
  __IO uint32_t KEYR;381,25433
  __IO uint32_t OPTKEYR;382,25537
  __IO uint32_t SR;383,25641
  __IO uint32_t CR;384,25745
  __IO uint32_t AR;385,25849
  uint32_t      RESERVED;386,25953
  __IO uint32_t OBR;387,26057
  __IO uint32_t WRPR;388,26161
} FLASH_TypeDef;390,26267
  __IO uint16_t RDP;397,26352
  __IO uint16_t USER;398,26458
  uint16_t RESERVED0;399,26564
  uint16_t RESERVED1;400,26670
  __IO uint16_t WRP0;401,26776
  __IO uint16_t WRP1;402,26882
  __IO uint16_t WRP2;403,26988
  __IO uint16_t WRP3;404,27094
} OB_TypeDef;405,27200
  __IO uint32_t MODER;413,27281
  __IO uint32_t OTYPER;414,27385
  __IO uint32_t OSPEEDR;415,27489
  __IO uint32_t PUPDR;416,27593
  __IO uint32_t IDR;417,27697
  __IO uint32_t ODR;418,27801
  __IO uint32_t BSRR;419,27905
  __IO uint32_t LCKR;420,28004
  __IO uint32_t AFR[AFR421,28108
  __IO uint32_t BRR;422,28212
}GPIO_TypeDef;GPIO_TypeDef423,28311
  __IO uint32_t CSR;431,28403
} OPAMP_TypeDef;432,28507
  __IO uint32_t MCR;440,28640
  __IO uint32_t MISR;441,28759
  __IO uint32_t MICR;442,28878
  __IO uint32_t MDIER;443,28997
  __IO uint32_t MCNTR;444,29116
  __IO uint32_t MPER;445,29235
  __IO uint32_t MREP;446,29354
  __IO uint32_t MCMP1R;447,29473
  uint32_t      RESERVED0;448,29592
  __IO uint32_t MCMP2R;449,29710
  __IO uint32_t MCMP3R;450,29829
  __IO uint32_t MCMP4R;451,29948
  uint32_t      RESERVED1[RESERVED1452,30067
}HRTIM_Master_TypeDef;HRTIM_Master_TypeDef453,30186
  __IO uint32_t TIMxCR;458,30280
  __IO uint32_t TIMxISR;459,30399
  __IO uint32_t TIMxICR;460,30518
  __IO uint32_t TIMxDIER;461,30637
  __IO uint32_t CNTxR;462,30756
  __IO uint32_t PERxR;463,30875
  __IO uint32_t REPxR;464,30994
  __IO uint32_t CMP1xR;465,31113
  __IO uint32_t CMP1CxR;466,31232
  __IO uint32_t CMP2xR;467,31351
  __IO uint32_t CMP3xR;468,31470
  __IO uint32_t CMP4xR;469,31589
  __IO uint32_t CPT1xR;470,31708
  __IO uint32_t CPT2xR;471,31827
  __IO uint32_t DTxR;472,31945
  __IO uint32_t SETx1R;473,32063
  __IO uint32_t RSTx1R;474,32181
  __IO uint32_t SETx2R;475,32299
  __IO uint32_t RSTx2R;476,32417
  __IO uint32_t EEFxR1;477,32535
  __IO uint32_t EEFxR2;478,32653
  __IO uint32_t RSTxR;479,32771
  __IO uint32_t CHPxR;480,32889
  __IO uint32_t CPT1xCR;481,33007
  __IO uint32_t CPT2xCR;482,33125
  __IO uint32_t OUTxR;483,33243
  __IO uint32_t FLTxR;484,33361
  uint32_t      RESERVED0[RESERVED0485,33479
}HRTIM_Timerx_TypeDef;HRTIM_Timerx_TypeDef486,33601
  __IO uint32_t CR1;491,33686
  __IO uint32_t CR2;492,33804
  __IO uint32_t ISR;493,33922
  __IO uint32_t ICR;494,34040
  __IO uint32_t IER;495,34158
  __IO uint32_t OENR;496,34276
  __IO uint32_t ODISR;497,34394
  __IO uint32_t ODSR;498,34512
  __IO uint32_t BMCR;499,34630
  __IO uint32_t BMTRGR;500,34748
  __IO uint32_t BMCMPR;501,34866
  __IO uint32_t BMPER;502,34984
  __IO uint32_t EECR1;503,35102
  __IO uint32_t EECR2;504,35220
  __IO uint32_t EECR3;505,35338
  __IO uint32_t ADC1R;506,35456
  __IO uint32_t ADC2R;507,35574
  __IO uint32_t ADC3R;508,35692
  __IO uint32_t ADC4R;509,35810
  __IO uint32_t DLLCR;510,35928
  __IO uint32_t FLTINR1;511,36046
  __IO uint32_t FLTINR2;512,36164
  __IO uint32_t BDMUPR;513,36282
  __IO uint32_t BDTAUPR;514,36400
  __IO uint32_t BDTBUPR;515,36518
  __IO uint32_t BDTCUPR;516,36636
  __IO uint32_t BDTDUPR;517,36754
  __IO uint32_t BDTEUPR;518,36874
  __IO uint32_t BDMADR;519,36994
}HRTIM_Common_TypeDef;HRTIM_Common_TypeDef520,37112
  HRTIM_Master_TypeDef sMasterRegs;524,37190
  HRTIM_Timerx_TypeDef sTimerxRegs[sTimerxRegs525,37227
  uint32_t             RESERVED0[RESERVED0526,37267
  HRTIM_Common_TypeDef sCommonRegs;527,37306
}HRTIM_TypeDef;HRTIM_TypeDef528,37343
  __IO uint32_t CFGR1;536,37438
  __IO uint32_t RCR;537,37551
  __IO uint32_t EXTICR[EXTICR538,37660
  __IO uint32_t CFGR2;539,37775
  __IO uint32_t RESERVED0;540,37888
  __IO uint32_t RESERVED1;541,37999
  __IO uint32_t RESERVED2;542,38109
  __IO uint32_t RESERVED4;543,38219
  __IO uint32_t RESERVED5;544,38329
  __IO uint32_t RESERVED6;545,38438
  __IO uint32_t RESERVED7;546,38548
  __IO uint32_t RESERVED8;547,38657
  __IO uint32_t RESERVED9;548,38766
  __IO uint32_t RESERVED10;549,38876
  __IO uint32_t RESERVED11;550,38986
  __IO uint32_t RESERVED12;551,39096
  __IO uint32_t RESERVED13;552,39206
  __IO uint32_t CFGR3;553,39316
} SYSCFG_TypeDef;554,39426
  __IO uint32_t CR1;562,39526
  __IO uint32_t CR2;563,39617
  __IO uint32_t OAR1;564,39708
  __IO uint32_t OAR2;565,39799
  __IO uint32_t TIMINGR;566,39890
  __IO uint32_t TIMEOUTR;567,39981
  __IO uint32_t ISR;568,40072
  __IO uint32_t ICR;569,40163
  __IO uint32_t PECR;570,40254
  __IO uint32_t RXDR;571,40345
  __IO uint32_t TXDR;572,40436
}I2C_TypeDef;I2C_TypeDef573,40527
  __IO uint32_t KR;581,40609
  __IO uint32_t PR;582,40686
  __IO uint32_t RLR;583,40763
  __IO uint32_t SR;584,40840
  __IO uint32_t WINR;585,40917
} IWDG_TypeDef;586,40994
  __IO uint32_t CR;594,41071
  __IO uint32_t CSR;595,41158
} PWR_TypeDef;596,41245
  __IO uint32_t CR;603,41329
  __IO uint32_t CFGR;604,41448
  __IO uint32_t CIR;605,41567
  __IO uint32_t APB2RSTR;606,41686
  __IO uint32_t APB1RSTR;607,41805
  __IO uint32_t AHBENR;608,41924
  __IO uint32_t APB2ENR;609,42043
  __IO uint32_t APB1ENR;610,42162
  __IO uint32_t BDCR;611,42281
  __IO uint32_t CSR;612,42400
  __IO uint32_t AHBRSTR;613,42519
  __IO uint32_t CFGR2;614,42638
  __IO uint32_t CFGR3;615,42757
} RCC_TypeDef;616,42876
  __IO uint32_t TR;624,42954
  __IO uint32_t DR;625,43070
  __IO uint32_t CR;626,43186
  __IO uint32_t ISR;627,43302
  __IO uint32_t PRER;628,43418
  __IO uint32_t WUTR;629,43534
  uint32_t RESERVED0;630,43650
  __IO uint32_t ALRMAR;631,43766
  __IO uint32_t ALRMBR;632,43882
  __IO uint32_t WPR;633,43998
  __IO uint32_t SSR;634,44114
  __IO uint32_t SHIFTR;635,44230
  __IO uint32_t TSTR;636,44346
  __IO uint32_t TSDR;637,44462
  __IO uint32_t TSSSR;638,44578
  __IO uint32_t CALR;639,44694
  __IO uint32_t TAFCR;640,44810
  __IO uint32_t ALRMASSR;641,44926
  __IO uint32_t ALRMBSSR;642,45042
  uint32_t RESERVED7;643,45158
  __IO uint32_t BKP0R;644,45274
  __IO uint32_t BKP1R;645,45390
  __IO uint32_t BKP2R;646,45506
  __IO uint32_t BKP3R;647,45622
  __IO uint32_t BKP4R;648,45738
} RTC_TypeDef;649,45854
  __IO uint32_t CR1;658,45946
  __IO uint32_t CR2;659,46055
  __IO uint32_t SR;660,46164
  __IO uint32_t DR;661,46273
  __IO uint32_t CRCPR;662,46382
  __IO uint32_t RXCRCR;663,46491
  __IO uint32_t TXCRCR;664,46600
} SPI_TypeDef;665,46709
  __IO uint32_t CR1;672,46773
  __IO uint32_t CR2;673,46869
  __IO uint32_t SMCR;674,46965
  __IO uint32_t DIER;675,47061
  __IO uint32_t SR;676,47157
  __IO uint32_t EGR;677,47253
  __IO uint32_t CCMR1;678,47349
  __IO uint32_t CCMR2;679,47445
  __IO uint32_t CCER;680,47541
  __IO uint32_t CNT;681,47637
  __IO uint32_t PSC;682,47733
  __IO uint32_t ARR;683,47829
  __IO uint32_t RCR;684,47925
  __IO uint32_t CCR1;685,48021
  __IO uint32_t CCR2;686,48117
  __IO uint32_t CCR3;687,48213
  __IO uint32_t CCR4;688,48309
  __IO uint32_t BDTR;689,48405
  __IO uint32_t DCR;690,48501
  __IO uint32_t DMAR;691,48597
  __IO uint32_t OR;692,48693
  __IO uint32_t CCMR3;693,48789
  __IO uint32_t CCR5;694,48885
  __IO uint32_t CCR6;695,48981
} TIM_TypeDef;696,49077
  __IO uint32_t CR;703,49168
  __IO uint32_t IER;704,49287
  __IO uint32_t ICR;705,49406
  __IO uint32_t ISR;706,49525
  __IO uint32_t IOHCR;707,49644
  uint32_t      RESERVED1;708,49763
  __IO uint32_t IOASCR;709,49882
  uint32_t      RESERVED2;710,50001
  __IO uint32_t IOSCR;711,50120
  uint32_t      RESERVED3;712,50239
  __IO uint32_t IOCCR;713,50358
  uint32_t      RESERVED4;714,50477
  __IO uint32_t IOGCSR;715,50596
  __IO uint32_t IOGXCR[IOGXCR716,50715
} TSC_TypeDef;717,50837
  __IO uint32_t CR1;725,50955
  __IO uint32_t CR2;726,51051
  __IO uint32_t CR3;727,51147
  __IO uint32_t BRR;728,51243
  __IO uint32_t GTPR;729,51339
  __IO uint32_t RTOR;730,51435
  __IO uint32_t RQR;731,51531
  __IO uint32_t ISR;732,51627
  __IO uint32_t ICR;733,51723
  __IO uint16_t RDR;734,51819
  uint16_t  RESERVED1;735,51915
  __IO uint16_t TDR;736,52011
  uint16_t  RESERVED2;737,52107
} USART_TypeDef;738,52203
  __IO uint32_t CR;745,52281
  __IO uint32_t CFR;746,52362
  __IO uint32_t SR;747,52443
} WWDG_TypeDef;748,52524
#define FLASH_BASE 754,52598
#define CCMDATARAM_BASE 755,52699
#define SRAM_BASE 756,52832
#define PERIPH_BASE 757,52932
#define SRAM_BB_BASE 758,53038
#define PERIPH_BB_BASE 759,53141
#define APB1PERIPH_BASE 763,53285
#define APB2PERIPH_BASE 764,53328
#define AHB1PERIPH_BASE 765,53386
#define AHB2PERIPH_BASE 766,53444
#define AHB3PERIPH_BASE 767,53502
#define TIM2_BASE 770,53588
#define TIM3_BASE 771,53650
#define TIM6_BASE 772,53712
#define TIM7_BASE 773,53774
#define RTC_BASE 774,53836
#define WWDG_BASE 775,53898
#define IWDG_BASE 776,53960
#define USART2_BASE 777,54022
#define USART3_BASE 778,54084
#define I2C1_BASE 779,54146
#define CAN_BASE 780,54208
#define PWR_BASE 781,54270
#define DAC1_BASE 782,54332
#define DAC2_BASE 783,54394
#define DAC_BASE 784,54456
#define SYSCFG_BASE 787,54526
#define COMP2_BASE 788,54588
#define COMP4_BASE 789,54650
#define COMP6_BASE 790,54712
#define COMP_BASE 791,54774
#define OPAMP2_BASE 792,54816
#define OPAMP_BASE 793,54878
#define EXTI_BASE 794,54921
#define TIM1_BASE 795,54983
#define SPI1_BASE 796,55045
#define USART1_BASE 797,55107
#define TIM15_BASE 798,55169
#define TIM16_BASE 799,55231
#define TIM17_BASE 800,55293
#define HRTIM1_BASE 801,55355
#define HRTIM1_TIMA_BASE 802,55417
#define HRTIM1_TIMB_BASE 803,55475
#define HRTIM1_TIMC_BASE 804,55533
#define HRTIM1_TIMD_BASE 805,55591
#define HRTIM1_TIME_BASE 806,55649
#define HRTIM1_COMMON_BASE 807,55707
#define DMA1_BASE 810,55793
#define DMA1_Channel1_BASE 811,55855
#define DMA1_Channel2_BASE 812,55917
#define DMA1_Channel3_BASE 813,55979
#define DMA1_Channel4_BASE 814,56041
#define DMA1_Channel5_BASE 815,56103
#define DMA1_Channel6_BASE 816,56165
#define DMA1_Channel7_BASE 817,56227
#define RCC_BASE 818,56289
#define FLASH_R_BASE 819,56351
#define OB_BASE 820,56450
#define CRC_BASE 821,56548
#define TSC_BASE 822,56610
#define GPIOA_BASE 825,56700
#define GPIOB_BASE 826,56762
#define GPIOC_BASE 827,56824
#define GPIOD_BASE 828,56886
#define GPIOF_BASE 829,56948
#define ADC1_BASE 832,57038
#define ADC2_BASE 833,57100
#define ADC1_2_COMMON_BASE 834,57162
#define DBGMCU_BASE 836,57226
#define HRTIM1 844,57395
#define HRTIM1_TIMA 845,57456
#define HRTIM1_TIMB 846,57526
#define HRTIM1_TIMC 847,57596
#define HRTIM1_TIMD 848,57666
#define HRTIM1_TIME 849,57736
#define HRTIM1_COMMON 850,57806
#define TIM2 851,57881
#define TIM3 852,57938
#define TIM6 853,57995
#define TIM7 854,58052
#define RTC 855,58109
#define WWDG 856,58165
#define IWDG 857,58223
#define USART2 858,58281
#define USART3 859,58342
#define I2C1 860,58403
#define CAN 861,58460
#define PWR 862,58516
#define DAC 863,58572
#define DAC1 864,58628
#define DAC2 865,58685
#define COMP 866,58742
#define COMP2 867,58800
#define COMP4 868,58859
#define COMP6 869,58918
#define OPAMP 870,58977
#define OPAMP2 871,59037
#define SYSCFG 872,59098
#define EXTI 873,59160
#define TIM1 874,59218
#define SPI1 875,59275
#define USART1 876,59332
#define TIM15 877,59393
#define TIM16 878,59451
#define TIM17 879,59509
#define DBGMCU 880,59567
#define DMA1 881,59629
#define DMA1_Channel1 882,59686
#define DMA1_Channel2 883,59760
#define DMA1_Channel3 884,59834
#define DMA1_Channel4 885,59908
#define DMA1_Channel5 886,59982
#define DMA1_Channel6 887,60056
#define DMA1_Channel7 888,60130
#define RCC 889,60204
#define FLASH 890,60260
#define OB 891,60322
#define CRC 892,60376
#define TSC 893,60432
#define GPIOA 894,60488
#define GPIOB 895,60547
#define GPIOC 896,60606
#define GPIOD 897,60665
#define GPIOF 898,60724
#define ADC1 899,60783
#define ADC2 900,60840
#define ADC1_2_COMMON 901,60897
#define ADC_ISR_ADRD 926,61860
#define ADC_ISR_EOSMP 927,61946
#define ADC_ISR_EOC 928,62033
#define ADC_ISR_EOS 929,62130
#define ADC_ISR_OVR 930,62240
#define ADC_ISR_JEOC 931,62319
#define ADC_ISR_JEOS 932,62417
#define ADC_ISR_AWD1 933,62528
#define ADC_ISR_AWD2 934,62617
#define ADC_ISR_AWD3 935,62706
#define ADC_ISR_JQOVF 936,62795
#define ADC_IER_RDY 939,62983
#define ADC_IER_EOSMP 940,63080
#define ADC_IER_EOC 941,63179
#define ADC_IER_EOS 942,63288
#define ADC_IER_OVR 943,63410
#define ADC_IER_JEOC 944,63501
#define ADC_IER_JEOS 945,63611
#define ADC_IER_AWD1 946,63734
#define ADC_IER_AWD2 947,63835
#define ADC_IER_AWD3 948,63936
#define ADC_IER_JQOVF 949,64037
#define ADC_CR_ADEN 952,64236
#define ADC_CR_ADDIS 953,64316
#define ADC_CR_ADSTART 954,64397
#define ADC_CR_JADSTART 955,64490
#define ADC_CR_ADSTP 956,64584
#define ADC_CR_JADSTP 957,64676
#define ADC_CR_ADVREGEN 958,64769
#define ADC_CR_ADVREGEN_0 959,64859
#define ADC_CR_ADVREGEN_1 960,64939
#define ADC_CR_ADCALDIF 961,65019
#define ADC_CR_ADCAL 962,65118
#define ADC_CFGR_DMAEN 965,65281
#define ADC_CFGR_DMACFG 966,65355
#define ADC_CFGR_RES 968,65438
#define ADC_CFGR_RES_0 969,65517
#define ADC_CFGR_RES_1 970,65590
#define ADC_CFGR_ALIGN 972,65665
#define ADC_CFGR_EXTSEL 974,65746
#define ADC_CFGR_EXTSEL_0 975,65853
#define ADC_CFGR_EXTSEL_1 976,65928
#define ADC_CFGR_EXTSEL_2 977,66003
#define ADC_CFGR_EXTSEL_3 978,66078
#define ADC_CFGR_EXTEN 980,66155
#define ADC_CFGR_EXTEN_0 981,66286
#define ADC_CFGR_EXTEN_1 982,66361
#define ADC_CFGR_OVRMOD 984,66438
#define ADC_CFGR_CONT 985,66514
#define ADC_CFGR_AUTDLY 986,66634
#define ADC_CFGR_AUTOFF 987,66720
#define ADC_CFGR_DISCEN 988,66798
#define ADC_CFGR_DISCNUM 990,66903
#define ADC_CFGR_DISCNUM_0 991,66999
#define ADC_CFGR_DISCNUM_1 992,67076
#define ADC_CFGR_DISCNUM_2 993,67153
#define ADC_CFGR_JDISCEN 995,67232
#define ADC_CFGR_JQM 996,67334
#define ADC_CFGR_AWD1SGL 997,67413
#define ADC_CFGR_AWD1EN 998,67533
#define ADC_CFGR_JAWD1EN 999,67641
#define ADC_CFGR_JAUTO 1000,67750
#define ADC_CFGR_AWD1CH 1002,67851
#define ADC_CFGR_AWD1CH_0 1003,67950
#define ADC_CFGR_AWD1CH_1 1004,68026
#define ADC_CFGR_AWD1CH_2 1005,68103
#define ADC_CFGR_AWD1CH_3 1006,68180
#define ADC_CFGR_AWD1CH_4 1007,68257
#define ADC_SMPR1_SMP0 1010,68421
#define ADC_SMPR1_SMP0_0 1011,68519
#define ADC_SMPR1_SMP0_1 1012,68593
#define ADC_SMPR1_SMP0_2 1013,68667
#define ADC_SMPR1_SMP1 1015,68743
#define ADC_SMPR1_SMP1_0 1016,68841
#define ADC_SMPR1_SMP1_1 1017,68915
#define ADC_SMPR1_SMP1_2 1018,68989
#define ADC_SMPR1_SMP2 1020,69065
#define ADC_SMPR1_SMP2_0 1021,69163
#define ADC_SMPR1_SMP2_1 1022,69237
#define ADC_SMPR1_SMP2_2 1023,69311
#define ADC_SMPR1_SMP3 1025,69387
#define ADC_SMPR1_SMP3_0 1026,69485
#define ADC_SMPR1_SMP3_1 1027,69559
#define ADC_SMPR1_SMP3_2 1028,69633
#define ADC_SMPR1_SMP4 1030,69709
#define ADC_SMPR1_SMP4_0 1031,69807
#define ADC_SMPR1_SMP4_1 1032,69881
#define ADC_SMPR1_SMP4_2 1033,69955
#define ADC_SMPR1_SMP5 1035,70031
#define ADC_SMPR1_SMP5_0 1036,70129
#define ADC_SMPR1_SMP5_1 1037,70203
#define ADC_SMPR1_SMP5_2 1038,70277
#define ADC_SMPR1_SMP6 1040,70353
#define ADC_SMPR1_SMP6_0 1041,70451
#define ADC_SMPR1_SMP6_1 1042,70525
#define ADC_SMPR1_SMP6_2 1043,70599
#define ADC_SMPR1_SMP7 1045,70675
#define ADC_SMPR1_SMP7_0 1046,70773
#define ADC_SMPR1_SMP7_1 1047,70847
#define ADC_SMPR1_SMP7_2 1048,70921
#define ADC_SMPR1_SMP8 1050,70997
#define ADC_SMPR1_SMP8_0 1051,71095
#define ADC_SMPR1_SMP8_1 1052,71169
#define ADC_SMPR1_SMP8_2 1053,71243
#define ADC_SMPR1_SMP9 1055,71319
#define ADC_SMPR1_SMP9_0 1056,71417
#define ADC_SMPR1_SMP9_1 1057,71491
#define ADC_SMPR1_SMP9_2 1058,71565
#define ADC_SMPR2_SMP10 1061,71726
#define ADC_SMPR2_SMP10_0 1062,71826
#define ADC_SMPR2_SMP10_1 1063,71902
#define ADC_SMPR2_SMP10_2 1064,71978
#define ADC_SMPR2_SMP11 1066,72056
#define ADC_SMPR2_SMP11_0 1067,72156
#define ADC_SMPR2_SMP11_1 1068,72232
#define ADC_SMPR2_SMP11_2 1069,72308
#define ADC_SMPR2_SMP12 1071,72386
#define ADC_SMPR2_SMP12_0 1072,72486
#define ADC_SMPR2_SMP12_1 1073,72562
#define ADC_SMPR2_SMP12_2 1074,72638
#define ADC_SMPR2_SMP13 1076,72716
#define ADC_SMPR2_SMP13_0 1077,72816
#define ADC_SMPR2_SMP13_1 1078,72892
#define ADC_SMPR2_SMP13_2 1079,72968
#define ADC_SMPR2_SMP14 1081,73046
#define ADC_SMPR2_SMP14_0 1082,73146
#define ADC_SMPR2_SMP14_1 1083,73222
#define ADC_SMPR2_SMP14_2 1084,73298
#define ADC_SMPR2_SMP15 1086,73376
#define ADC_SMPR2_SMP15_0 1087,73476
#define ADC_SMPR2_SMP15_1 1088,73552
#define ADC_SMPR2_SMP15_2 1089,73628
#define ADC_SMPR2_SMP16 1091,73706
#define ADC_SMPR2_SMP16_0 1092,73806
#define ADC_SMPR2_SMP16_1 1093,73882
#define ADC_SMPR2_SMP16_2 1094,73958
#define ADC_SMPR2_SMP17 1096,74036
#define ADC_SMPR2_SMP17_0 1097,74136
#define ADC_SMPR2_SMP17_1 1098,74212
#define ADC_SMPR2_SMP17_2 1099,74288
#define ADC_SMPR2_SMP18 1101,74366
#define ADC_SMPR2_SMP18_0 1102,74466
#define ADC_SMPR2_SMP18_1 1103,74542
#define ADC_SMPR2_SMP18_2 1104,74618
#define ADC_TR1_LT1 1107,74779
#define ADC_TR1_LT1_0 1108,74877
#define ADC_TR1_LT1_1 1109,74951
#define ADC_TR1_LT1_2 1110,75025
#define ADC_TR1_LT1_3 1111,75099
#define ADC_TR1_LT1_4 1112,75173
#define ADC_TR1_LT1_5 1113,75247
#define ADC_TR1_LT1_6 1114,75321
#define ADC_TR1_LT1_7 1115,75395
#define ADC_TR1_LT1_8 1116,75469
#define ADC_TR1_LT1_9 1117,75543
#define ADC_TR1_LT1_10 1118,75617
#define ADC_TR1_LT1_11 1119,75692
#define ADC_TR1_HT1 1121,75769
#define ADC_TR1_HT1_0 1122,75868
#define ADC_TR1_HT1_1 1123,75942
#define ADC_TR1_HT1_2 1124,76016
#define ADC_TR1_HT1_3 1125,76090
#define ADC_TR1_HT1_4 1126,76164
#define ADC_TR1_HT1_5 1127,76238
#define ADC_TR1_HT1_6 1128,76312
#define ADC_TR1_HT1_7 1129,76386
#define ADC_TR1_HT1_8 1130,76460
#define ADC_TR1_HT1_9 1131,76534
#define ADC_TR1_HT1_10 1132,76608
#define ADC_TR1_HT1_11 1133,76683
#define ADC_TR2_LT2 1136,76843
#define ADC_TR2_LT2_0 1137,76941
#define ADC_TR2_LT2_1 1138,77015
#define ADC_TR2_LT2_2 1139,77089
#define ADC_TR2_LT2_3 1140,77163
#define ADC_TR2_LT2_4 1141,77237
#define ADC_TR2_LT2_5 1142,77311
#define ADC_TR2_LT2_6 1143,77385
#define ADC_TR2_LT2_7 1144,77459
#define ADC_TR2_HT2 1146,77535
#define ADC_TR2_HT2_0 1147,77634
#define ADC_TR2_HT2_1 1148,77708
#define ADC_TR2_HT2_2 1149,77782
#define ADC_TR2_HT2_3 1150,77856
#define ADC_TR2_HT2_4 1151,77930
#define ADC_TR2_HT2_5 1152,78004
#define ADC_TR2_HT2_6 1153,78078
#define ADC_TR2_HT2_7 1154,78152
#define ADC_TR3_LT3 1157,78311
#define ADC_TR3_LT3_0 1158,78409
#define ADC_TR3_LT3_1 1159,78483
#define ADC_TR3_LT3_2 1160,78557
#define ADC_TR3_LT3_3 1161,78631
#define ADC_TR3_LT3_4 1162,78705
#define ADC_TR3_LT3_5 1163,78779
#define ADC_TR3_LT3_6 1164,78853
#define ADC_TR3_LT3_7 1165,78927
#define ADC_TR3_HT3 1167,79003
#define ADC_TR3_HT3_0 1168,79102
#define ADC_TR3_HT3_1 1169,79176
#define ADC_TR3_HT3_2 1170,79250
#define ADC_TR3_HT3_3 1171,79324
#define ADC_TR3_HT3_4 1172,79398
#define ADC_TR3_HT3_5 1173,79472
#define ADC_TR3_HT3_6 1174,79546
#define ADC_TR3_HT3_7 1175,79620
#define ADC_SQR1_L 1178,79780
#define ADC_SQR1_L_0 1179,79876
#define ADC_SQR1_L_1 1180,79948
#define ADC_SQR1_L_2 1181,80020
#define ADC_SQR1_L_3 1182,80092
#define ADC_SQR1_SQ1 1184,80166
#define ADC_SQR1_SQ1_0 1185,80265
#define ADC_SQR1_SQ1_1 1186,80339
#define ADC_SQR1_SQ1_2 1187,80413
#define ADC_SQR1_SQ1_3 1188,80487
#define ADC_SQR1_SQ1_4 1189,80561
#define ADC_SQR1_SQ2 1191,80637
#define ADC_SQR1_SQ2_0 1192,80736
#define ADC_SQR1_SQ2_1 1193,80810
#define ADC_SQR1_SQ2_2 1194,80884
#define ADC_SQR1_SQ2_3 1195,80958
#define ADC_SQR1_SQ2_4 1196,81032
#define ADC_SQR1_SQ3 1198,81108
#define ADC_SQR1_SQ3_0 1199,81207
#define ADC_SQR1_SQ3_1 1200,81281
#define ADC_SQR1_SQ3_2 1201,81355
#define ADC_SQR1_SQ3_3 1202,81429
#define ADC_SQR1_SQ3_4 1203,81503
#define ADC_SQR1_SQ4 1205,81579
#define ADC_SQR1_SQ4_0 1206,81678
#define ADC_SQR1_SQ4_1 1207,81752
#define ADC_SQR1_SQ4_2 1208,81826
#define ADC_SQR1_SQ4_3 1209,81900
#define ADC_SQR1_SQ4_4 1210,81974
#define ADC_SQR2_SQ5 1213,82134
#define ADC_SQR2_SQ5_0 1214,82233
#define ADC_SQR2_SQ5_1 1215,82307
#define ADC_SQR2_SQ5_2 1216,82381
#define ADC_SQR2_SQ5_3 1217,82455
#define ADC_SQR2_SQ5_4 1218,82529
#define ADC_SQR2_SQ6 1220,82605
#define ADC_SQR2_SQ6_0 1221,82704
#define ADC_SQR2_SQ6_1 1222,82778
#define ADC_SQR2_SQ6_2 1223,82852
#define ADC_SQR2_SQ6_3 1224,82926
#define ADC_SQR2_SQ6_4 1225,83000
#define ADC_SQR2_SQ7 1227,83076
#define ADC_SQR2_SQ7_0 1228,83175
#define ADC_SQR2_SQ7_1 1229,83249
#define ADC_SQR2_SQ7_2 1230,83323
#define ADC_SQR2_SQ7_3 1231,83397
#define ADC_SQR2_SQ7_4 1232,83471
#define ADC_SQR2_SQ8 1234,83547
#define ADC_SQR2_SQ8_0 1235,83646
#define ADC_SQR2_SQ8_1 1236,83720
#define ADC_SQR2_SQ8_2 1237,83794
#define ADC_SQR2_SQ8_3 1238,83868
#define ADC_SQR2_SQ8_4 1239,83942
#define ADC_SQR2_SQ9 1241,84018
#define ADC_SQR2_SQ9_0 1242,84117
#define ADC_SQR2_SQ9_1 1243,84191
#define ADC_SQR2_SQ9_2 1244,84265
#define ADC_SQR2_SQ9_3 1245,84339
#define ADC_SQR2_SQ9_4 1246,84413
#define ADC_SQR3_SQ10 1249,84573
#define ADC_SQR3_SQ10_0 1250,84673
#define ADC_SQR3_SQ10_1 1251,84748
#define ADC_SQR3_SQ10_2 1252,84823
#define ADC_SQR3_SQ10_3 1253,84898
#define ADC_SQR3_SQ10_4 1254,84973
#define ADC_SQR3_SQ11 1256,85050
#define ADC_SQR3_SQ11_0 1257,85150
#define ADC_SQR3_SQ11_1 1258,85225
#define ADC_SQR3_SQ11_2 1259,85300
#define ADC_SQR3_SQ11_3 1260,85375
#define ADC_SQR3_SQ11_4 1261,85450
#define ADC_SQR3_SQ12 1263,85527
#define ADC_SQR3_SQ12_0 1264,85627
#define ADC_SQR3_SQ12_1 1265,85702
#define ADC_SQR3_SQ12_2 1266,85777
#define ADC_SQR3_SQ12_3 1267,85852
#define ADC_SQR3_SQ12_4 1268,85927
#define ADC_SQR3_SQ13 1270,86004
#define ADC_SQR3_SQ13_0 1271,86104
#define ADC_SQR3_SQ13_1 1272,86179
#define ADC_SQR3_SQ13_2 1273,86254
#define ADC_SQR3_SQ13_3 1274,86329
#define ADC_SQR3_SQ13_4 1275,86404
#define ADC_SQR3_SQ14 1277,86481
#define ADC_SQR3_SQ14_0 1278,86581
#define ADC_SQR3_SQ14_1 1279,86656
#define ADC_SQR3_SQ14_2 1280,86731
#define ADC_SQR3_SQ14_3 1281,86806
#define ADC_SQR3_SQ14_4 1282,86881
#define ADC_SQR4_SQ15 1285,87042
#define ADC_SQR4_SQ15_0 1286,87142
#define ADC_SQR4_SQ15_1 1287,87217
#define ADC_SQR4_SQ15_2 1288,87292
#define ADC_SQR4_SQ15_3 1289,87367
#define ADC_SQR4_SQ15_4 1290,87442
#define ADC_SQR4_SQ16 1292,87520
#define ADC_SQR4_SQ16_0 1293,87620
#define ADC_SQR4_SQ16_1 1294,87695
#define ADC_SQR4_SQ16_2 1295,87770
#define ADC_SQR4_SQ16_3 1296,87845
#define ADC_SQR4_SQ16_4 1297,87920
#define ADC_DR_RDATA 1299,88077
#define ADC_DR_RDATA_0 1300,88164
#define ADC_DR_RDATA_1 1301,88240
#define ADC_DR_RDATA_2 1302,88316
#define ADC_DR_RDATA_3 1303,88392
#define ADC_DR_RDATA_4 1304,88468
#define ADC_DR_RDATA_5 1305,88544
#define ADC_DR_RDATA_6 1306,88620
#define ADC_DR_RDATA_7 1307,88696
#define ADC_DR_RDATA_8 1308,88772
#define ADC_DR_RDATA_9 1309,88848
#define ADC_DR_RDATA_10 1310,88924
#define ADC_DR_RDATA_11 1311,89001
#define ADC_DR_RDATA_12 1312,89078
#define ADC_DR_RDATA_13 1313,89155
#define ADC_DR_RDATA_14 1314,89232
#define ADC_DR_RDATA_15 1315,89309
#define ADC_JSQR_JL 1318,89472
#define ADC_JSQR_JL_0 1319,89569
#define ADC_JSQR_JL_1 1320,89642
#define ADC_JSQR_JEXTSEL 1322,89717
#define ADC_JSQR_JEXTSEL_0 1323,89827
#define ADC_JSQR_JEXTSEL_1 1324,89905
#define ADC_JSQR_JEXTSEL_2 1325,89983
#define ADC_JSQR_JEXTSEL_3 1326,90061
#define ADC_JSQR_JEXTEN 1328,90141
#define ADC_JSQR_JEXTEN_0 1329,90274
#define ADC_JSQR_JEXTEN_1 1330,90351
#define ADC_JSQR_JSQ1 1332,90430
#define ADC_JSQR_JSQ1_0 1333,90530
#define ADC_JSQR_JSQ1_1 1334,90605
#define ADC_JSQR_JSQ1_2 1335,90680
#define ADC_JSQR_JSQ1_3 1336,90755
#define ADC_JSQR_JSQ1_4 1337,90830
#define ADC_JSQR_JSQ2 1339,90907
#define ADC_JSQR_JSQ2_0 1340,91007
#define ADC_JSQR_JSQ2_1 1341,91082
#define ADC_JSQR_JSQ2_2 1342,91157
#define ADC_JSQR_JSQ2_3 1343,91232
#define ADC_JSQR_JSQ2_4 1344,91307
#define ADC_JSQR_JSQ3 1346,91384
#define ADC_JSQR_JSQ3_0 1347,91484
#define ADC_JSQR_JSQ3_1 1348,91559
#define ADC_JSQR_JSQ3_2 1349,91634
#define ADC_JSQR_JSQ3_3 1350,91709
#define ADC_JSQR_JSQ3_4 1351,91784
#define ADC_JSQR_JSQ4 1353,91861
#define ADC_JSQR_JSQ4_0 1354,91961
#define ADC_JSQR_JSQ4_1 1355,92036
#define ADC_JSQR_JSQ4_2 1356,92111
#define ADC_JSQR_JSQ4_3 1357,92186
#define ADC_JSQR_JSQ4_4 1358,92261
#define ADC_OFR1_OFFSET1 1361,92422
#define ADC_OFR1_OFFSET1_0 1362,92549
#define ADC_OFR1_OFFSET1_1 1363,92627
#define ADC_OFR1_OFFSET1_2 1364,92705
#define ADC_OFR1_OFFSET1_3 1365,92783
#define ADC_OFR1_OFFSET1_4 1366,92861
#define ADC_OFR1_OFFSET1_5 1367,92939
#define ADC_OFR1_OFFSET1_6 1368,93017
#define ADC_OFR1_OFFSET1_7 1369,93095
#define ADC_OFR1_OFFSET1_8 1370,93173
#define ADC_OFR1_OFFSET1_9 1371,93251
#define ADC_OFR1_OFFSET1_10 1372,93329
#define ADC_OFR1_OFFSET1_11 1373,93408
#define ADC_OFR1_OFFSET1_CH 1375,93489
#define ADC_OFR1_OFFSET1_CH_0 1376,93597
#define ADC_OFR1_OFFSET1_CH_1 1377,93681
#define ADC_OFR1_OFFSET1_CH_2 1378,93765
#define ADC_OFR1_OFFSET1_CH_3 1379,93849
#define ADC_OFR1_OFFSET1_CH_4 1380,93933
#define ADC_OFR1_OFFSET1_EN 1382,94019
#define ADC_OFR2_OFFSET2 1385,94185
#define ADC_OFR2_OFFSET2_0 1386,94312
#define ADC_OFR2_OFFSET2_1 1387,94390
#define ADC_OFR2_OFFSET2_2 1388,94468
#define ADC_OFR2_OFFSET2_3 1389,94546
#define ADC_OFR2_OFFSET2_4 1390,94624
#define ADC_OFR2_OFFSET2_5 1391,94702
#define ADC_OFR2_OFFSET2_6 1392,94780
#define ADC_OFR2_OFFSET2_7 1393,94858
#define ADC_OFR2_OFFSET2_8 1394,94936
#define ADC_OFR2_OFFSET2_9 1395,95014
#define ADC_OFR2_OFFSET2_10 1396,95092
#define ADC_OFR2_OFFSET2_11 1397,95171
#define ADC_OFR2_OFFSET2_CH 1399,95252
#define ADC_OFR2_OFFSET2_CH_0 1400,95360
#define ADC_OFR2_OFFSET2_CH_1 1401,95444
#define ADC_OFR2_OFFSET2_CH_2 1402,95528
#define ADC_OFR2_OFFSET2_CH_3 1403,95612
#define ADC_OFR2_OFFSET2_CH_4 1404,95696
#define ADC_OFR2_OFFSET2_EN 1406,95782
#define ADC_OFR3_OFFSET3 1409,95948
#define ADC_OFR3_OFFSET3_0 1410,96075
#define ADC_OFR3_OFFSET3_1 1411,96153
#define ADC_OFR3_OFFSET3_2 1412,96231
#define ADC_OFR3_OFFSET3_3 1413,96309
#define ADC_OFR3_OFFSET3_4 1414,96387
#define ADC_OFR3_OFFSET3_5 1415,96465
#define ADC_OFR3_OFFSET3_6 1416,96543
#define ADC_OFR3_OFFSET3_7 1417,96621
#define ADC_OFR3_OFFSET3_8 1418,96699
#define ADC_OFR3_OFFSET3_9 1419,96777
#define ADC_OFR3_OFFSET3_10 1420,96855
#define ADC_OFR3_OFFSET3_11 1421,96934
#define ADC_OFR3_OFFSET3_CH 1423,97015
#define ADC_OFR3_OFFSET3_CH_0 1424,97123
#define ADC_OFR3_OFFSET3_CH_1 1425,97207
#define ADC_OFR3_OFFSET3_CH_2 1426,97291
#define ADC_OFR3_OFFSET3_CH_3 1427,97375
#define ADC_OFR3_OFFSET3_CH_4 1428,97459
#define ADC_OFR3_OFFSET3_EN 1430,97545
#define ADC_OFR4_OFFSET4 1433,97711
#define ADC_OFR4_OFFSET4_0 1434,97838
#define ADC_OFR4_OFFSET4_1 1435,97916
#define ADC_OFR4_OFFSET4_2 1436,97994
#define ADC_OFR4_OFFSET4_3 1437,98072
#define ADC_OFR4_OFFSET4_4 1438,98150
#define ADC_OFR4_OFFSET4_5 1439,98228
#define ADC_OFR4_OFFSET4_6 1440,98306
#define ADC_OFR4_OFFSET4_7 1441,98384
#define ADC_OFR4_OFFSET4_8 1442,98462
#define ADC_OFR4_OFFSET4_9 1443,98540
#define ADC_OFR4_OFFSET4_10 1444,98618
#define ADC_OFR4_OFFSET4_11 1445,98697
#define ADC_OFR4_OFFSET4_CH 1447,98778
#define ADC_OFR4_OFFSET4_CH_0 1448,98886
#define ADC_OFR4_OFFSET4_CH_1 1449,98970
#define ADC_OFR4_OFFSET4_CH_2 1450,99054
#define ADC_OFR4_OFFSET4_CH_3 1451,99138
#define ADC_OFR4_OFFSET4_CH_4 1452,99222
#define ADC_OFR4_OFFSET4_EN 1454,99308
#define ADC_JDR1_JDATA 1457,99474
#define ADC_JDR1_JDATA_0 1458,99552
#define ADC_JDR1_JDATA_1 1459,99628
#define ADC_JDR1_JDATA_2 1460,99704
#define ADC_JDR1_JDATA_3 1461,99780
#define ADC_JDR1_JDATA_4 1462,99856
#define ADC_JDR1_JDATA_5 1463,99932
#define ADC_JDR1_JDATA_6 1464,100008
#define ADC_JDR1_JDATA_7 1465,100084
#define ADC_JDR1_JDATA_8 1466,100160
#define ADC_JDR1_JDATA_9 1467,100236
#define ADC_JDR1_JDATA_10 1468,100312
#define ADC_JDR1_JDATA_11 1469,100389
#define ADC_JDR1_JDATA_12 1470,100466
#define ADC_JDR1_JDATA_13 1471,100543
#define ADC_JDR1_JDATA_14 1472,100620
#define ADC_JDR1_JDATA_15 1473,100697
#define ADC_JDR2_JDATA 1476,100860
#define ADC_JDR2_JDATA_0 1477,100938
#define ADC_JDR2_JDATA_1 1478,101014
#define ADC_JDR2_JDATA_2 1479,101090
#define ADC_JDR2_JDATA_3 1480,101166
#define ADC_JDR2_JDATA_4 1481,101242
#define ADC_JDR2_JDATA_5 1482,101318
#define ADC_JDR2_JDATA_6 1483,101394
#define ADC_JDR2_JDATA_7 1484,101470
#define ADC_JDR2_JDATA_8 1485,101546
#define ADC_JDR2_JDATA_9 1486,101622
#define ADC_JDR2_JDATA_10 1487,101698
#define ADC_JDR2_JDATA_11 1488,101775
#define ADC_JDR2_JDATA_12 1489,101852
#define ADC_JDR2_JDATA_13 1490,101929
#define ADC_JDR2_JDATA_14 1491,102006
#define ADC_JDR2_JDATA_15 1492,102083
#define ADC_JDR3_JDATA 1495,102246
#define ADC_JDR3_JDATA_0 1496,102324
#define ADC_JDR3_JDATA_1 1497,102400
#define ADC_JDR3_JDATA_2 1498,102476
#define ADC_JDR3_JDATA_3 1499,102552
#define ADC_JDR3_JDATA_4 1500,102628
#define ADC_JDR3_JDATA_5 1501,102704
#define ADC_JDR3_JDATA_6 1502,102780
#define ADC_JDR3_JDATA_7 1503,102856
#define ADC_JDR3_JDATA_8 1504,102932
#define ADC_JDR3_JDATA_9 1505,103008
#define ADC_JDR3_JDATA_10 1506,103084
#define ADC_JDR3_JDATA_11 1507,103161
#define ADC_JDR3_JDATA_12 1508,103238
#define ADC_JDR3_JDATA_13 1509,103315
#define ADC_JDR3_JDATA_14 1510,103392
#define ADC_JDR3_JDATA_15 1511,103469
#define ADC_JDR4_JDATA 1514,103632
#define ADC_JDR4_JDATA_0 1515,103710
#define ADC_JDR4_JDATA_1 1516,103786
#define ADC_JDR4_JDATA_2 1517,103862
#define ADC_JDR4_JDATA_3 1518,103938
#define ADC_JDR4_JDATA_4 1519,104014
#define ADC_JDR4_JDATA_5 1520,104090
#define ADC_JDR4_JDATA_6 1521,104166
#define ADC_JDR4_JDATA_7 1522,104242
#define ADC_JDR4_JDATA_8 1523,104318
#define ADC_JDR4_JDATA_9 1524,104394
#define ADC_JDR4_JDATA_10 1525,104470
#define ADC_JDR4_JDATA_11 1526,104547
#define ADC_JDR4_JDATA_12 1527,104624
#define ADC_JDR4_JDATA_13 1528,104701
#define ADC_JDR4_JDATA_14 1529,104778
#define ADC_JDR4_JDATA_15 1530,104855
#define ADC_AWD2CR_AWD2CH 1533,105020
#define ADC_AWD2CR_AWD2CH_0 1534,105121
#define ADC_AWD2CR_AWD2CH_1 1535,105199
#define ADC_AWD2CR_AWD2CH_2 1536,105277
#define ADC_AWD2CR_AWD2CH_3 1537,105355
#define ADC_AWD2CR_AWD2CH_4 1538,105433
#define ADC_AWD2CR_AWD2CH_5 1539,105511
#define ADC_AWD2CR_AWD2CH_6 1540,105589
#define ADC_AWD2CR_AWD2CH_7 1541,105667
#define ADC_AWD2CR_AWD2CH_8 1542,105745
#define ADC_AWD2CR_AWD2CH_9 1543,105823
#define ADC_AWD2CR_AWD2CH_10 1544,105901
#define ADC_AWD2CR_AWD2CH_11 1545,105980
#define ADC_AWD2CR_AWD2CH_12 1546,106059
#define ADC_AWD2CR_AWD2CH_13 1547,106138
#define ADC_AWD2CR_AWD2CH_14 1548,106217
#define ADC_AWD2CR_AWD2CH_15 1549,106296
#define ADC_AWD2CR_AWD2CH_16 1550,106375
#define ADC_AWD2CR_AWD2CH_17 1551,106454
#define ADC_AWD3CR_AWD3CH 1554,106621
#define ADC_AWD3CR_AWD3CH_0 1555,106722
#define ADC_AWD3CR_AWD3CH_1 1556,106800
#define ADC_AWD3CR_AWD3CH_2 1557,106878
#define ADC_AWD3CR_AWD3CH_3 1558,106956
#define ADC_AWD3CR_AWD3CH_4 1559,107034
#define ADC_AWD3CR_AWD3CH_5 1560,107112
#define ADC_AWD3CR_AWD3CH_6 1561,107190
#define ADC_AWD3CR_AWD3CH_7 1562,107268
#define ADC_AWD3CR_AWD3CH_8 1563,107346
#define ADC_AWD3CR_AWD3CH_9 1564,107424
#define ADC_AWD3CR_AWD3CH_10 1565,107502
#define ADC_AWD3CR_AWD3CH_11 1566,107581
#define ADC_AWD3CR_AWD3CH_12 1567,107660
#define ADC_AWD3CR_AWD3CH_13 1568,107739
#define ADC_AWD3CR_AWD3CH_14 1569,107818
#define ADC_AWD3CR_AWD3CH_15 1570,107897
#define ADC_AWD3CR_AWD3CH_16 1571,107976
#define ADC_AWD3CR_AWD3CH_17 1572,108055
#define ADC_DIFSEL_DIFSEL 1575,108222
#define ADC_DIFSEL_DIFSEL_0 1576,108327
#define ADC_DIFSEL_DIFSEL_1 1577,108405
#define ADC_DIFSEL_DIFSEL_2 1578,108483
#define ADC_DIFSEL_DIFSEL_3 1579,108561
#define ADC_DIFSEL_DIFSEL_4 1580,108639
#define ADC_DIFSEL_DIFSEL_5 1581,108717
#define ADC_DIFSEL_DIFSEL_6 1582,108795
#define ADC_DIFSEL_DIFSEL_7 1583,108873
#define ADC_DIFSEL_DIFSEL_8 1584,108951
#define ADC_DIFSEL_DIFSEL_9 1585,109029
#define ADC_DIFSEL_DIFSEL_10 1586,109107
#define ADC_DIFSEL_DIFSEL_11 1587,109186
#define ADC_DIFSEL_DIFSEL_12 1588,109265
#define ADC_DIFSEL_DIFSEL_13 1589,109344
#define ADC_DIFSEL_DIFSEL_14 1590,109423
#define ADC_DIFSEL_DIFSEL_15 1591,109502
#define ADC_DIFSEL_DIFSEL_16 1592,109581
#define ADC_DIFSEL_DIFSEL_17 1593,109660
#define ADC_CALFACT_CALFACT_S 1596,109828
#define ADC_CALFACT_CALFACT_S_0 1597,109937
#define ADC_CALFACT_CALFACT_S_1 1598,110021
#define ADC_CALFACT_CALFACT_S_2 1599,110105
#define ADC_CALFACT_CALFACT_S_3 1600,110189
#define ADC_CALFACT_CALFACT_S_4 1601,110273
#define ADC_CALFACT_CALFACT_S_5 1602,110357
#define ADC_CALFACT_CALFACT_S_6 1603,110441
#define ADC_CALFACT_CALFACT_D 1604,110525
#define ADC_CALFACT_CALFACT_D_0 1605,110634
#define ADC_CALFACT_CALFACT_D_1 1606,110718
#define ADC_CALFACT_CALFACT_D_2 1607,110802
#define ADC_CALFACT_CALFACT_D_3 1608,110886
#define ADC_CALFACT_CALFACT_D_4 1609,110970
#define ADC_CALFACT_CALFACT_D_5 1610,111054
#define ADC_CALFACT_CALFACT_D_6 1611,111138
#define ADC12_CSR_ADRDY_MST 1615,111391
#define ADC12_CSR_ADRDY_EOSMP_MST 1616,111476
#define ADC12_CSR_ADRDY_EOC_MST 1617,111589
#define ADC12_CSR_ADRDY_EOS_MST 1618,111701
#define ADC12_CSR_ADRDY_OVR_MST 1619,111816
#define ADC12_CSR_ADRDY_JEOC_MST 1620,111915
#define ADC12_CSR_ADRDY_JEOS_MST 1621,112028
#define ADC12_CSR_AWD1_MST 1622,112144
#define ADC12_CSR_AWD2_MST 1623,112253
#define ADC12_CSR_AWD3_MST 1624,112362
#define ADC12_CSR_JQOVF_MST 1625,112471
#define ADC12_CSR_ADRDY_SLV 1626,112594
#define ADC12_CSR_ADRDY_EOSMP_SLV 1627,112678
#define ADC12_CSR_ADRDY_EOC_SLV 1628,112790
#define ADC12_CSR_ADRDY_EOS_SLV 1629,112901
#define ADC12_CSR_ADRDY_OVR_SLV 1630,113015
#define ADC12_CSR_ADRDY_JEOC_SLV 1631,113113
#define ADC12_CSR_ADRDY_JEOS_SLV 1632,113225
#define ADC12_CSR_AWD1_SLV 1633,113340
#define ADC12_CSR_AWD2_SLV 1634,113448
#define ADC12_CSR_AWD3_SLV 1635,113556
#define ADC12_CSR_JQOVF_SLV 1636,113664
#define ADC34_CSR_ADRDY_MST 1639,113873
#define ADC34_CSR_ADRDY_EOSMP_MST 1640,113958
#define ADC34_CSR_ADRDY_EOC_MST 1641,114071
#define ADC34_CSR_ADRDY_EOS_MST 1642,114183
#define ADC34_CSR_ADRDY_OVR_MST 1643,114298
#define ADC34_CSR_ADRDY_JEOC_MST 1644,114397
#define ADC34_CSR_ADRDY_JEOS_MST 1645,114510
#define ADC34_CSR_AWD1_MST 1646,114626
#define ADC34_CSR_AWD2_MST 1647,114735
#define ADC34_CSR_AWD3_MST 1648,114844
#define ADC34_CSR_JQOVF_MST 1649,114953
#define ADC34_CSR_ADRDY_SLV 1650,115076
#define ADC34_CSR_ADRDY_EOSMP_SLV 1651,115160
#define ADC34_CSR_ADRDY_EOC_SLV 1652,115272
#define ADC34_CSR_ADRDY_EOS_SLV 1653,115383
#define ADC12_CSR_ADRDY_OVR_SLV 1654,115497
#define ADC34_CSR_ADRDY_JEOC_SLV 1655,115595
#define ADC34_CSR_ADRDY_JEOS_SLV 1656,115707
#define ADC34_CSR_AWD1_SLV 1657,115822
#define ADC34_CSR_AWD2_SLV 1658,115930
#define ADC34_CSR_AWD3_SLV 1659,116038
#define ADC34_CSR_JQOVF_SLV 1660,116146
#define ADC12_CCR_MULTI 1663,116353
#define ADC12_CCR_MULTI_0 1664,116446
#define ADC12_CCR_MULTI_1 1665,116526
#define ADC12_CCR_MULTI_2 1666,116606
#define ADC12_CCR_MULTI_3 1667,116686
#define ADC12_CCR_MULTI_4 1668,116766
#define ADC12_CCR_DELAY 1669,116846
#define ADC12_CCR_DELAY_0 1670,116946
#define ADC12_CCR_DELAY_1 1671,117026
#define ADC12_CCR_DELAY_2 1672,117106
#define ADC12_CCR_DELAY_3 1673,117186
#define ADC12_CCR_DMACFG 1674,117266
#define ADC12_CCR_MDMA 1675,117371
#define ADC12_CCR_MDMA_0 1676,117467
#define ADC12_CCR_MDMA_1 1677,117546
#define ADC12_CCR_CKMODE 1678,117625
#define ADC12_CCR_CKMODE_0 1679,117708
#define ADC12_CCR_CKMODE_1 1680,117789
#define ADC12_CCR_VREFEN 1681,117870
#define ADC12_CCR_TSEN 1682,117953
#define ADC12_CCR_VBATEN 1683,118047
#define ADC12_CDR_RDATA_MST 1686,118212
#define ADC12_CDR_RDATA_MST_0 1687,118311
#define ADC12_CDR_RDATA_MST_1 1688,118395
#define ADC12_CDR_RDATA_MST_2 1689,118479
#define ADC12_CDR_RDATA_MST_3 1690,118563
#define ADC12_CDR_RDATA_MST_4 1691,118647
#define ADC12_CDR_RDATA_MST_5 1692,118731
#define ADC12_CDR_RDATA_MST_6 1693,118815
#define ADC12_CDR_RDATA_MST_7 1694,118899
#define ADC12_CDR_RDATA_MST_8 1695,118983
#define ADC12_CDR_RDATA_MST_9 1696,119067
#define ADC12_CDR_RDATA_MST_10 1697,119151
#define ADC12_CDR_RDATA_MST_11 1698,119236
#define ADC12_CDR_RDATA_MST_12 1699,119321
#define ADC12_CDR_RDATA_MST_13 1700,119406
#define ADC12_CDR_RDATA_MST_14 1701,119491
#define ADC12_CDR_RDATA_MST_15 1702,119576
#define ADC12_CDR_RDATA_SLV 1704,119663
#define ADC12_CDR_RDATA_SLV_0 1705,119762
#define ADC12_CDR_RDATA_SLV_1 1706,119846
#define ADC12_CDR_RDATA_SLV_2 1707,119930
#define ADC12_CDR_RDATA_SLV_3 1708,120014
#define ADC12_CDR_RDATA_SLV_4 1709,120098
#define ADC12_CDR_RDATA_SLV_5 1710,120182
#define ADC12_CDR_RDATA_SLV_6 1711,120266
#define ADC12_CDR_RDATA_SLV_7 1712,120350
#define ADC12_CDR_RDATA_SLV_8 1713,120434
#define ADC12_CDR_RDATA_SLV_9 1714,120518
#define ADC12_CDR_RDATA_SLV_10 1715,120602
#define ADC12_CDR_RDATA_SLV_11 1716,120687
#define ADC12_CDR_RDATA_SLV_12 1717,120772
#define ADC12_CDR_RDATA_SLV_13 1718,120857
#define ADC12_CDR_RDATA_SLV_14 1719,120942
#define ADC12_CDR_RDATA_SLV_15 1720,121027
#define COMP2_CSR_COMP2EN 1729,121608
#define COMP2_CSR_COMP2INSEL 1730,121693
#define COMP2_CSR_COMP2INSEL_0 1731,121794
#define COMP2_CSR_COMP2INSEL_1 1732,121901
#define COMP2_CSR_COMP2INSEL_2 1733,122008
#define COMP2_CSR_COMP2INSEL_3 1734,122115
#define COMP2_CSR_COMP2OUTSEL 1735,122222
#define COMP2_CSR_COMP2OUTSEL_0 1736,122314
#define COMP2_CSR_COMP2OUTSEL_1 1737,122412
#define COMP2_CSR_COMP2OUTSEL_2 1738,122510
#define COMP2_CSR_COMP2OUTSEL_3 1739,122608
#define COMP2_CSR_COMP2POL 1740,122706
#define COMP2_CSR_COMP2BLANKING 1741,122800
#define COMP2_CSR_COMP2BLANKING_0 1742,122887
#define COMP2_CSR_COMP2BLANKING_1 1743,122980
#define COMP2_CSR_COMP2BLANKING_2 1744,123073
#define COMP2_CSR_COMP2OUT 1745,123166
#define COMP2_CSR_COMP2LOCK 1746,123257
#define COMP4_CSR_COMP4EN 1749,123424
#define COMP4_CSR_COMP4INSEL 1750,123509
#define COMP4_CSR_COMP4INSEL_0 1751,123610
#define COMP4_CSR_COMP4INSEL_1 1752,123717
#define COMP4_CSR_COMP4INSEL_2 1753,123824
#define COMP4_CSR_COMP4INSEL_3 1754,123931
#define COMP4_CSR_COMP4OUTSEL 1755,124038
#define COMP4_CSR_COMP4OUTSEL_0 1756,124130
#define COMP4_CSR_COMP4OUTSEL_1 1757,124228
#define COMP4_CSR_COMP4OUTSEL_2 1758,124326
#define COMP4_CSR_COMP4OUTSEL_3 1759,124424
#define COMP4_CSR_COMP4POL 1760,124522
#define COMP4_CSR_COMP4BLANKING 1761,124616
#define COMP4_CSR_COMP4BLANKING_0 1762,124703
#define COMP4_CSR_COMP4BLANKING_1 1763,124796
#define COMP4_CSR_COMP4BLANKING_2 1764,124889
#define COMP4_CSR_COMP4OUT 1765,124982
#define COMP4_CSR_COMP4LOCK 1766,125073
#define COMP6_CSR_COMP6EN 1769,125240
#define COMP6_CSR_COMP6INSEL 1770,125325
#define COMP6_CSR_COMP6INSEL_0 1771,125426
#define COMP6_CSR_COMP6INSEL_1 1772,125533
#define COMP6_CSR_COMP6INSEL_2 1773,125640
#define COMP6_CSR_COMP6INSEL_3 1774,125747
#define COMP6_CSR_COMP6OUTSEL 1775,125854
#define COMP6_CSR_COMP6OUTSEL_0 1776,125946
#define COMP6_CSR_COMP6OUTSEL_1 1777,126044
#define COMP6_CSR_COMP6OUTSEL_2 1778,126142
#define COMP6_CSR_COMP6OUTSEL_3 1779,126240
#define COMP6_CSR_COMP6POL 1780,126338
#define COMP6_CSR_COMP6BLANKING 1781,126432
#define COMP6_CSR_COMP6BLANKING_0 1782,126519
#define COMP6_CSR_COMP6BLANKING_1 1783,126612
#define COMP6_CSR_COMP6BLANKING_2 1784,126705
#define COMP6_CSR_COMP6OUT 1785,126798
#define COMP6_CSR_COMP6LOCK 1786,126889
#define COMP_CSR_COMPxEN 1789,127056
#define COMP_CSR_COMPxINSEL 1790,127140
#define COMP_CSR_COMPxINSEL_0 1791,127240
#define COMP_CSR_COMPxINSEL_1 1792,127346
#define COMP_CSR_COMPxINSEL_2 1793,127452
#define COMP_CSR_COMPxINSEL_3 1794,127558
#define COMP_CSR_COMPxOUTSEL 1795,127664
#define COMP_CSR_COMPxOUTSEL_0 1796,127755
#define COMP_CSR_COMPxOUTSEL_1 1797,127852
#define COMP_CSR_COMPxOUTSEL_2 1798,127949
#define COMP_CSR_COMPxOUTSEL_3 1799,128046
#define COMP_CSR_COMPxPOL 1800,128143
#define COMP_CSR_COMPxBLANKING 1801,128236
#define COMP_CSR_COMPxBLANKING_0 1802,128322
#define COMP_CSR_COMPxBLANKING_1 1803,128414
#define COMP_CSR_COMPxBLANKING_2 1804,128506
#define COMP_CSR_COMPxOUT 1805,128598
#define COMP_CSR_COMPxLOCK 1806,128688
#define OPAMP2_CSR_OPAMP2EN 1814,129264
#define OPAMP2_CSR_FORCEVP 1815,129352
#define OPAMP2_CSR_VPSEL 1816,129490
#define OPAMP2_CSR_VPSEL_0 1817,129594
#define OPAMP2_CSR_VPSEL_1 1818,129674
#define OPAMP2_CSR_VMSEL 1819,129754
#define OPAMP2_CSR_VMSEL_0 1820,129854
#define OPAMP2_CSR_VMSEL_1 1821,129934
#define OPAMP2_CSR_TCMEN 1822,130014
#define OPAMP2_CSR_VMSSEL 1823,130121
#define OPAMP2_CSR_VPSSEL 1824,130231
#define OPAMP2_CSR_VPSSEL_0 1825,130345
#define OPAMP2_CSR_VPSSEL_1 1826,130425
#define OPAMP2_CSR_CALON 1827,130505
#define OPAMP2_CSR_CALSEL 1828,130603
#define OPAMP2_CSR_CALSEL_0 1829,130699
#define OPAMP2_CSR_CALSEL_1 1830,130779
#define OPAMP2_CSR_PGGAIN 1831,130859
#define OPAMP2_CSR_PGGAIN_0 1832,130950
#define OPAMP2_CSR_PGGAIN_1 1833,131030
#define OPAMP2_CSR_PGGAIN_2 1834,131110
#define OPAMP2_CSR_PGGAIN_3 1835,131190
#define OPAMP2_CSR_USERTRIM 1836,131270
#define OPAMP2_CSR_TRIMOFFSETP 1837,131365
#define OPAMP2_CSR_TRIMOFFSETN 1838,131468
#define OPAMP2_CSR_TSTREF 1839,131571
#define OPAMP2_CSR_OUTCAL 1840,131701
#define OPAMP2_CSR_LOCK 1841,131799
#define OPAMP_CSR_OPAMPxEN 1844,131968
#define OPAMP_CSR_FORCEVP 1845,132054
#define OPAMP_CSR_VPSEL 1846,132191
#define OPAMP_CSR_VPSEL_0 1847,132294
#define OPAMP_CSR_VPSEL_1 1848,132373
#define OPAMP_CSR_VMSEL 1849,132452
#define OPAMP_CSR_VMSEL_0 1850,132551
#define OPAMP_CSR_VMSEL_1 1851,132630
#define OPAMP_CSR_TCMEN 1852,132709
#define OPAMP_CSR_VMSSEL 1853,132815
#define OPAMP_CSR_VPSSEL 1854,132924
#define OPAMP_CSR_VPSSEL_0 1855,133037
#define OPAMP_CSR_VPSSEL_1 1856,133116
#define OPAMP_CSR_CALON 1857,133195
#define OPAMP_CSR_CALSEL 1858,133292
#define OPAMP_CSR_CALSEL_0 1859,133387
#define OPAMP_CSR_CALSEL_1 1860,133466
#define OPAMP_CSR_PGGAIN 1861,133545
#define OPAMP_CSR_PGGAIN_0 1862,133635
#define OPAMP_CSR_PGGAIN_1 1863,133714
#define OPAMP_CSR_PGGAIN_2 1864,133793
#define OPAMP_CSR_PGGAIN_3 1865,133872
#define OPAMP_CSR_USERTRIM 1866,133951
#define OPAMP_CSR_TRIMOFFSETP 1867,134045
#define OPAMP_CSR_TRIMOFFSETN 1868,134147
#define OPAMP_CSR_TSTREF 1869,134249
#define OPAMP_CSR_OUTCAL 1870,134378
#define OPAMP_CSR_LOCK 1871,134475
#define  CAN_MCR_INRQ 1879,135053
#define  CAN_MCR_SLEEP 1880,135159
#define  CAN_MCR_TXFP 1881,135261
#define  CAN_MCR_RFLM 1882,135367
#define  CAN_MCR_NART 1883,135475
#define  CAN_MCR_AWUM 1884,135586
#define  CAN_MCR_ABOM 1885,135691
#define  CAN_MCR_TTCM 1886,135803
#define  CAN_MCR_RESET 1887,135920
#define  CAN_MSR_INAK 1890,136115
#define  CAN_MSR_SLAK 1891,136225
#define  CAN_MSR_ERRI 1892,136326
#define  CAN_MSR_WKUI 1893,136425
#define  CAN_MSR_SLAKI 1894,136525
#define  CAN_MSR_TXM 1895,136636
#define  CAN_MSR_RXM 1896,136733
#define  CAN_MSR_SAMP 1897,136829
#define  CAN_MSR_RX 1898,136930
#define  CAN_TSR_RQCP0 1901,137111
#define  CAN_TSR_TXOK0 1902,137221
#define  CAN_TSR_ALST0 1903,137332
#define  CAN_TSR_TERR0 1904,137445
#define  CAN_TSR_ABRQ0 1905,137559
#define  CAN_TSR_RQCP1 1906,137669
#define  CAN_TSR_TXOK1 1907,137779
#define  CAN_TSR_ALST1 1908,137890
#define  CAN_TSR_TERR1 1909,138003
#define  CAN_TSR_ABRQ1 1910,138117
#define  CAN_TSR_RQCP2 1911,138228
#define  CAN_TSR_TXOK2 1912,138338
#define  CAN_TSR_ALST2 1913,138450
#define  CAN_TSR_TERR2 1914,138564
#define  CAN_TSR_ABRQ2 1915,138679
#define  CAN_TSR_CODE 1916,138790
#define  CAN_TSR_TME 1918,138888
#define  CAN_TSR_TME0 1919,138985
#define  CAN_TSR_TME1 1920,139093
#define  CAN_TSR_TME2 1921,139201
#define  CAN_TSR_LOW 1923,139311
#define  CAN_TSR_LOW0 1924,139408
#define  CAN_TSR_LOW1 1925,139526
#define  CAN_TSR_LOW2 1926,139644
#define  CAN_RF0R_FMP0 1929,139846
#define  CAN_RF0R_FULL0 1930,139952
#define  CAN_RF0R_FOVR0 1931,140047
#define  CAN_RF0R_RFOM0 1932,140145
#define  CAN_RF1R_FMP1 1935,140342
#define  CAN_RF1R_FULL1 1936,140448
#define  CAN_RF1R_FOVR1 1937,140543
#define  CAN_RF1R_RFOM1 1938,140641
#define  CAN_IER_TMEIE 1941,140838
#define  CAN_IER_FMPIE0 1942,140961
#define  CAN_IER_FFIE0 1943,141082
#define  CAN_IER_FOVIE0 1944,141192
#define  CAN_IER_FMPIE1 1945,141305
#define  CAN_IER_FFIE1 1946,141426
#define  CAN_IER_FOVIE1 1947,141536
#define  CAN_IER_EWGIE 1948,141649
#define  CAN_IER_EPVIE 1949,141763
#define  CAN_IER_BOFIE 1950,141877
#define  CAN_IER_LECIE 1951,141985
#define  CAN_IER_ERRIE 1952,142101
#define  CAN_IER_WKUIE 1953,142207
#define  CAN_IER_SLKIE 1954,142314
#define  CAN_ESR_EWGF 1957,142504
#define  CAN_ESR_EPVF 1958,142606
#define  CAN_ESR_BOFF 1959,142708
#define  CAN_ESR_LEC 1961,142806
#define  CAN_ESR_LEC_0 1962,142921
#define  CAN_ESR_LEC_1 1963,143010
#define  CAN_ESR_LEC_2 1964,143099
#define  CAN_ESR_TEC 1966,143190
#define  CAN_ESR_REC 1967,143332
#define  CAN_BTR_BRP 1970,143521
#define  CAN_BTR_TS1 1971,143624
#define  CAN_BTR_TS1_0 1972,143722
#define  CAN_BTR_TS1_1 1973,143828
#define  CAN_BTR_TS1_2 1974,143934
#define  CAN_BTR_TS1_3 1975,144040
#define  CAN_BTR_TS2 1976,144146
#define  CAN_BTR_TS2_0 1977,144244
#define  CAN_BTR_TS2_1 1978,144350
#define  CAN_BTR_TS2_2 1979,144456
#define  CAN_BTR_SJW 1980,144562
#define  CAN_BTR_SJW_0 1981,144674
#define  CAN_BTR_SJW_1 1982,144794
#define  CAN_BTR_LBKM 1983,144914
#define  CAN_BTR_SILM 1984,145020
#define  CAN_TI0R_TXRQ 1988,145225
#define  CAN_TI0R_RTR 1989,145333
#define  CAN_TI0R_IDE 1990,145444
#define  CAN_TI0R_EXID 1991,145548
#define  CAN_TI0R_STID 1992,145651
#define  CAN_TDT0R_DLC 1995,145861
#define  CAN_TDT0R_TGT 1996,145961
#define  CAN_TDT0R_TIME 1997,146065
#define  CAN_TDL0R_DATA0 2000,146251
#define  CAN_TDL0R_DATA1 2001,146346
#define  CAN_TDL0R_DATA2 2002,146441
#define  CAN_TDL0R_DATA3 2003,146536
#define  CAN_TDH0R_DATA4 2006,146715
#define  CAN_TDH0R_DATA5 2007,146810
#define  CAN_TDH0R_DATA6 2008,146905
#define  CAN_TDH0R_DATA7 2009,147000
#define  CAN_TI1R_TXRQ 2012,147179
#define  CAN_TI1R_RTR 2013,147287
#define  CAN_TI1R_IDE 2014,147398
#define  CAN_TI1R_EXID 2015,147502
#define  CAN_TI1R_STID 2016,147605
#define  CAN_TDT1R_DLC 2019,147815
#define  CAN_TDT1R_TGT 2020,147915
#define  CAN_TDT1R_TIME 2021,148019
#define  CAN_TDL1R_DATA0 2024,148205
#define  CAN_TDL1R_DATA1 2025,148300
#define  CAN_TDL1R_DATA2 2026,148395
#define  CAN_TDL1R_DATA3 2027,148490
#define  CAN_TDH1R_DATA4 2030,148669
#define  CAN_TDH1R_DATA5 2031,148764
#define  CAN_TDH1R_DATA6 2032,148859
#define  CAN_TDH1R_DATA7 2033,148954
#define  CAN_TI2R_TXRQ 2036,149133
#define  CAN_TI2R_RTR 2037,149241
#define  CAN_TI2R_IDE 2038,149352
#define  CAN_TI2R_EXID 2039,149456
#define  CAN_TI2R_STID 2040,149559
#define  CAN_TDT2R_DLC 2043,149769
#define  CAN_TDT2R_TGT 2044,149869
#define  CAN_TDT2R_TIME 2045,149973
#define  CAN_TDL2R_DATA0 2048,150159
#define  CAN_TDL2R_DATA1 2049,150254
#define  CAN_TDL2R_DATA2 2050,150349
#define  CAN_TDL2R_DATA3 2051,150444
#define  CAN_TDH2R_DATA4 2054,150623
#define  CAN_TDH2R_DATA5 2055,150718
#define  CAN_TDH2R_DATA6 2056,150813
#define  CAN_TDH2R_DATA7 2057,150908
#define  CAN_RI0R_RTR 2060,151087
#define  CAN_RI0R_IDE 2061,151198
#define  CAN_RI0R_EXID 2062,151302
#define  CAN_RI0R_STID 2063,151405
#define  CAN_RDT0R_DLC 2066,151615
#define  CAN_RDT0R_FMI 2067,151715
#define  CAN_RDT0R_TIME 2068,151817
#define  CAN_RDL0R_DATA0 2071,152003
#define  CAN_RDL0R_DATA1 2072,152098
#define  CAN_RDL0R_DATA2 2073,152193
#define  CAN_RDL0R_DATA3 2074,152288
#define  CAN_RDH0R_DATA4 2077,152467
#define  CAN_RDH0R_DATA5 2078,152562
#define  CAN_RDH0R_DATA6 2079,152657
#define  CAN_RDH0R_DATA7 2080,152752
#define  CAN_RI1R_RTR 2083,152931
#define  CAN_RI1R_IDE 2084,153042
#define  CAN_RI1R_EXID 2085,153146
#define  CAN_RI1R_STID 2086,153249
#define  CAN_RDT1R_DLC 2089,153459
#define  CAN_RDT1R_FMI 2090,153559
#define  CAN_RDT1R_TIME 2091,153661
#define  CAN_RDL1R_DATA0 2094,153847
#define  CAN_RDL1R_DATA1 2095,153942
#define  CAN_RDL1R_DATA2 2096,154037
#define  CAN_RDL1R_DATA3 2097,154132
#define  CAN_RDH1R_DATA4 2100,154311
#define  CAN_RDH1R_DATA5 2101,154406
#define  CAN_RDH1R_DATA6 2102,154501
#define  CAN_RDH1R_DATA7 2103,154596
#define  CAN_FMR_FINIT 2107,154804
#define  CAN_FM1R_FBM 2110,154988
#define  CAN_FM1R_FBM0 2111,155083
#define  CAN_FM1R_FBM1 2112,155189
#define  CAN_FM1R_FBM2 2113,155295
#define  CAN_FM1R_FBM3 2114,155401
#define  CAN_FM1R_FBM4 2115,155507
#define  CAN_FM1R_FBM5 2116,155613
#define  CAN_FM1R_FBM6 2117,155719
#define  CAN_FM1R_FBM7 2118,155825
#define  CAN_FM1R_FBM8 2119,155931
#define  CAN_FM1R_FBM9 2120,156037
#define  CAN_FM1R_FBM10 2121,156143
#define  CAN_FM1R_FBM11 2122,156250
#define  CAN_FM1R_FBM12 2123,156357
#define  CAN_FM1R_FBM13 2124,156464
#define  CAN_FS1R_FSC 2127,156655
#define  CAN_FS1R_FSC0 2128,156765
#define  CAN_FS1R_FSC1 2129,156881
#define  CAN_FS1R_FSC2 2130,156997
#define  CAN_FS1R_FSC3 2131,157113
#define  CAN_FS1R_FSC4 2132,157229
#define  CAN_FS1R_FSC5 2133,157345
#define  CAN_FS1R_FSC6 2134,157461
#define  CAN_FS1R_FSC7 2135,157577
#define  CAN_FS1R_FSC8 2136,157693
#define  CAN_FS1R_FSC9 2137,157809
#define  CAN_FS1R_FSC10 2138,157925
#define  CAN_FS1R_FSC11 2139,158042
#define  CAN_FS1R_FSC12 2140,158159
#define  CAN_FS1R_FSC13 2141,158276
#define  CAN_FFA1R_FFA 2144,158477
#define  CAN_FFA1R_FFA0 2145,158583
#define  CAN_FFA1R_FFA1 2146,158702
#define  CAN_FFA1R_FFA2 2147,158821
#define  CAN_FFA1R_FFA3 2148,158940
#define  CAN_FFA1R_FFA4 2149,159059
#define  CAN_FFA1R_FFA5 2150,159178
#define  CAN_FFA1R_FFA6 2151,159297
#define  CAN_FFA1R_FFA7 2152,159416
#define  CAN_FFA1R_FFA8 2153,159535
#define  CAN_FFA1R_FFA9 2154,159654
#define  CAN_FFA1R_FFA10 2155,159773
#define  CAN_FFA1R_FFA11 2156,159893
#define  CAN_FFA1R_FFA12 2157,160013
#define  CAN_FFA1R_FFA13 2158,160133
#define  CAN_FA1R_FACT 2161,160337
#define  CAN_FA1R_FACT0 2162,160434
#define  CAN_FA1R_FACT1 2163,160533
#define  CAN_FA1R_FACT2 2164,160632
#define  CAN_FA1R_FACT3 2165,160731
#define  CAN_FA1R_FACT4 2166,160830
#define  CAN_FA1R_FACT5 2167,160929
#define  CAN_FA1R_FACT6 2168,161028
#define  CAN_FA1R_FACT7 2169,161127
#define  CAN_FA1R_FACT8 2170,161226
#define  CAN_FA1R_FACT9 2171,161325
#define  CAN_FA1R_FACT10 2172,161424
#define  CAN_FA1R_FACT11 2173,161524
#define  CAN_FA1R_FACT12 2174,161624
#define  CAN_FA1R_FACT13 2175,161724
#define  CAN_F0R1_FB0 2178,161908
#define  CAN_F0R1_FB1 2179,162004
#define  CAN_F0R1_FB2 2180,162100
#define  CAN_F0R1_FB3 2181,162196
#define  CAN_F0R1_FB4 2182,162292
#define  CAN_F0R1_FB5 2183,162388
#define  CAN_F0R1_FB6 2184,162484
#define  CAN_F0R1_FB7 2185,162580
#define  CAN_F0R1_FB8 2186,162676
#define  CAN_F0R1_FB9 2187,162772
#define  CAN_F0R1_FB10 2188,162868
#define  CAN_F0R1_FB11 2189,162965
#define  CAN_F0R1_FB12 2190,163062
#define  CAN_F0R1_FB13 2191,163159
#define  CAN_F0R1_FB14 2192,163256
#define  CAN_F0R1_FB15 2193,163353
#define  CAN_F0R1_FB16 2194,163450
#define  CAN_F0R1_FB17 2195,163547
#define  CAN_F0R1_FB18 2196,163644
#define  CAN_F0R1_FB19 2197,163741
#define  CAN_F0R1_FB20 2198,163838
#define  CAN_F0R1_FB21 2199,163935
#define  CAN_F0R1_FB22 2200,164032
#define  CAN_F0R1_FB23 2201,164129
#define  CAN_F0R1_FB24 2202,164226
#define  CAN_F0R1_FB25 2203,164323
#define  CAN_F0R1_FB26 2204,164420
#define  CAN_F0R1_FB27 2205,164517
#define  CAN_F0R1_FB28 2206,164614
#define  CAN_F0R1_FB29 2207,164711
#define  CAN_F0R1_FB30 2208,164808
#define  CAN_F0R1_FB31 2209,164905
#define  CAN_F1R1_FB0 2212,165086
#define  CAN_F1R1_FB1 2213,165182
#define  CAN_F1R1_FB2 2214,165278
#define  CAN_F1R1_FB3 2215,165374
#define  CAN_F1R1_FB4 2216,165470
#define  CAN_F1R1_FB5 2217,165566
#define  CAN_F1R1_FB6 2218,165662
#define  CAN_F1R1_FB7 2219,165758
#define  CAN_F1R1_FB8 2220,165854
#define  CAN_F1R1_FB9 2221,165950
#define  CAN_F1R1_FB10 2222,166046
#define  CAN_F1R1_FB11 2223,166143
#define  CAN_F1R1_FB12 2224,166240
#define  CAN_F1R1_FB13 2225,166337
#define  CAN_F1R1_FB14 2226,166434
#define  CAN_F1R1_FB15 2227,166531
#define  CAN_F1R1_FB16 2228,166628
#define  CAN_F1R1_FB17 2229,166725
#define  CAN_F1R1_FB18 2230,166822
#define  CAN_F1R1_FB19 2231,166919
#define  CAN_F1R1_FB20 2232,167016
#define  CAN_F1R1_FB21 2233,167113
#define  CAN_F1R1_FB22 2234,167210
#define  CAN_F1R1_FB23 2235,167307
#define  CAN_F1R1_FB24 2236,167404
#define  CAN_F1R1_FB25 2237,167501
#define  CAN_F1R1_FB26 2238,167598
#define  CAN_F1R1_FB27 2239,167695
#define  CAN_F1R1_FB28 2240,167792
#define  CAN_F1R1_FB29 2241,167889
#define  CAN_F1R1_FB30 2242,167986
#define  CAN_F1R1_FB31 2243,168083
#define  CAN_F2R1_FB0 2246,168264
#define  CAN_F2R1_FB1 2247,168360
#define  CAN_F2R1_FB2 2248,168456
#define  CAN_F2R1_FB3 2249,168552
#define  CAN_F2R1_FB4 2250,168648
#define  CAN_F2R1_FB5 2251,168744
#define  CAN_F2R1_FB6 2252,168840
#define  CAN_F2R1_FB7 2253,168936
#define  CAN_F2R1_FB8 2254,169032
#define  CAN_F2R1_FB9 2255,169128
#define  CAN_F2R1_FB10 2256,169224
#define  CAN_F2R1_FB11 2257,169321
#define  CAN_F2R1_FB12 2258,169418
#define  CAN_F2R1_FB13 2259,169515
#define  CAN_F2R1_FB14 2260,169612
#define  CAN_F2R1_FB15 2261,169709
#define  CAN_F2R1_FB16 2262,169806
#define  CAN_F2R1_FB17 2263,169903
#define  CAN_F2R1_FB18 2264,170000
#define  CAN_F2R1_FB19 2265,170097
#define  CAN_F2R1_FB20 2266,170194
#define  CAN_F2R1_FB21 2267,170291
#define  CAN_F2R1_FB22 2268,170388
#define  CAN_F2R1_FB23 2269,170485
#define  CAN_F2R1_FB24 2270,170582
#define  CAN_F2R1_FB25 2271,170679
#define  CAN_F2R1_FB26 2272,170776
#define  CAN_F2R1_FB27 2273,170873
#define  CAN_F2R1_FB28 2274,170970
#define  CAN_F2R1_FB29 2275,171067
#define  CAN_F2R1_FB30 2276,171164
#define  CAN_F2R1_FB31 2277,171261
#define  CAN_F3R1_FB0 2280,171442
#define  CAN_F3R1_FB1 2281,171538
#define  CAN_F3R1_FB2 2282,171634
#define  CAN_F3R1_FB3 2283,171730
#define  CAN_F3R1_FB4 2284,171826
#define  CAN_F3R1_FB5 2285,171922
#define  CAN_F3R1_FB6 2286,172018
#define  CAN_F3R1_FB7 2287,172114
#define  CAN_F3R1_FB8 2288,172210
#define  CAN_F3R1_FB9 2289,172306
#define  CAN_F3R1_FB10 2290,172402
#define  CAN_F3R1_FB11 2291,172499
#define  CAN_F3R1_FB12 2292,172596
#define  CAN_F3R1_FB13 2293,172693
#define  CAN_F3R1_FB14 2294,172790
#define  CAN_F3R1_FB15 2295,172887
#define  CAN_F3R1_FB16 2296,172984
#define  CAN_F3R1_FB17 2297,173081
#define  CAN_F3R1_FB18 2298,173178
#define  CAN_F3R1_FB19 2299,173275
#define  CAN_F3R1_FB20 2300,173372
#define  CAN_F3R1_FB21 2301,173469
#define  CAN_F3R1_FB22 2302,173566
#define  CAN_F3R1_FB23 2303,173663
#define  CAN_F3R1_FB24 2304,173760
#define  CAN_F3R1_FB25 2305,173857
#define  CAN_F3R1_FB26 2306,173954
#define  CAN_F3R1_FB27 2307,174051
#define  CAN_F3R1_FB28 2308,174148
#define  CAN_F3R1_FB29 2309,174245
#define  CAN_F3R1_FB30 2310,174342
#define  CAN_F3R1_FB31 2311,174439
#define  CAN_F4R1_FB0 2314,174620
#define  CAN_F4R1_FB1 2315,174716
#define  CAN_F4R1_FB2 2316,174812
#define  CAN_F4R1_FB3 2317,174908
#define  CAN_F4R1_FB4 2318,175004
#define  CAN_F4R1_FB5 2319,175100
#define  CAN_F4R1_FB6 2320,175196
#define  CAN_F4R1_FB7 2321,175292
#define  CAN_F4R1_FB8 2322,175388
#define  CAN_F4R1_FB9 2323,175484
#define  CAN_F4R1_FB10 2324,175580
#define  CAN_F4R1_FB11 2325,175677
#define  CAN_F4R1_FB12 2326,175774
#define  CAN_F4R1_FB13 2327,175871
#define  CAN_F4R1_FB14 2328,175968
#define  CAN_F4R1_FB15 2329,176065
#define  CAN_F4R1_FB16 2330,176162
#define  CAN_F4R1_FB17 2331,176259
#define  CAN_F4R1_FB18 2332,176356
#define  CAN_F4R1_FB19 2333,176453
#define  CAN_F4R1_FB20 2334,176550
#define  CAN_F4R1_FB21 2335,176647
#define  CAN_F4R1_FB22 2336,176744
#define  CAN_F4R1_FB23 2337,176841
#define  CAN_F4R1_FB24 2338,176938
#define  CAN_F4R1_FB25 2339,177035
#define  CAN_F4R1_FB26 2340,177132
#define  CAN_F4R1_FB27 2341,177229
#define  CAN_F4R1_FB28 2342,177326
#define  CAN_F4R1_FB29 2343,177423
#define  CAN_F4R1_FB30 2344,177520
#define  CAN_F4R1_FB31 2345,177617
#define  CAN_F5R1_FB0 2348,177798
#define  CAN_F5R1_FB1 2349,177894
#define  CAN_F5R1_FB2 2350,177990
#define  CAN_F5R1_FB3 2351,178086
#define  CAN_F5R1_FB4 2352,178182
#define  CAN_F5R1_FB5 2353,178278
#define  CAN_F5R1_FB6 2354,178374
#define  CAN_F5R1_FB7 2355,178470
#define  CAN_F5R1_FB8 2356,178566
#define  CAN_F5R1_FB9 2357,178662
#define  CAN_F5R1_FB10 2358,178758
#define  CAN_F5R1_FB11 2359,178855
#define  CAN_F5R1_FB12 2360,178952
#define  CAN_F5R1_FB13 2361,179049
#define  CAN_F5R1_FB14 2362,179146
#define  CAN_F5R1_FB15 2363,179243
#define  CAN_F5R1_FB16 2364,179340
#define  CAN_F5R1_FB17 2365,179437
#define  CAN_F5R1_FB18 2366,179534
#define  CAN_F5R1_FB19 2367,179631
#define  CAN_F5R1_FB20 2368,179728
#define  CAN_F5R1_FB21 2369,179825
#define  CAN_F5R1_FB22 2370,179922
#define  CAN_F5R1_FB23 2371,180019
#define  CAN_F5R1_FB24 2372,180116
#define  CAN_F5R1_FB25 2373,180213
#define  CAN_F5R1_FB26 2374,180310
#define  CAN_F5R1_FB27 2375,180407
#define  CAN_F5R1_FB28 2376,180504
#define  CAN_F5R1_FB29 2377,180601
#define  CAN_F5R1_FB30 2378,180698
#define  CAN_F5R1_FB31 2379,180795
#define  CAN_F6R1_FB0 2382,180976
#define  CAN_F6R1_FB1 2383,181072
#define  CAN_F6R1_FB2 2384,181168
#define  CAN_F6R1_FB3 2385,181264
#define  CAN_F6R1_FB4 2386,181360
#define  CAN_F6R1_FB5 2387,181456
#define  CAN_F6R1_FB6 2388,181552
#define  CAN_F6R1_FB7 2389,181648
#define  CAN_F6R1_FB8 2390,181744
#define  CAN_F6R1_FB9 2391,181840
#define  CAN_F6R1_FB10 2392,181936
#define  CAN_F6R1_FB11 2393,182033
#define  CAN_F6R1_FB12 2394,182130
#define  CAN_F6R1_FB13 2395,182227
#define  CAN_F6R1_FB14 2396,182324
#define  CAN_F6R1_FB15 2397,182421
#define  CAN_F6R1_FB16 2398,182518
#define  CAN_F6R1_FB17 2399,182615
#define  CAN_F6R1_FB18 2400,182712
#define  CAN_F6R1_FB19 2401,182809
#define  CAN_F6R1_FB20 2402,182906
#define  CAN_F6R1_FB21 2403,183003
#define  CAN_F6R1_FB22 2404,183100
#define  CAN_F6R1_FB23 2405,183197
#define  CAN_F6R1_FB24 2406,183294
#define  CAN_F6R1_FB25 2407,183391
#define  CAN_F6R1_FB26 2408,183488
#define  CAN_F6R1_FB27 2409,183585
#define  CAN_F6R1_FB28 2410,183682
#define  CAN_F6R1_FB29 2411,183779
#define  CAN_F6R1_FB30 2412,183876
#define  CAN_F6R1_FB31 2413,183973
#define  CAN_F7R1_FB0 2416,184154
#define  CAN_F7R1_FB1 2417,184250
#define  CAN_F7R1_FB2 2418,184346
#define  CAN_F7R1_FB3 2419,184442
#define  CAN_F7R1_FB4 2420,184538
#define  CAN_F7R1_FB5 2421,184634
#define  CAN_F7R1_FB6 2422,184730
#define  CAN_F7R1_FB7 2423,184826
#define  CAN_F7R1_FB8 2424,184922
#define  CAN_F7R1_FB9 2425,185018
#define  CAN_F7R1_FB10 2426,185114
#define  CAN_F7R1_FB11 2427,185211
#define  CAN_F7R1_FB12 2428,185308
#define  CAN_F7R1_FB13 2429,185405
#define  CAN_F7R1_FB14 2430,185502
#define  CAN_F7R1_FB15 2431,185599
#define  CAN_F7R1_FB16 2432,185696
#define  CAN_F7R1_FB17 2433,185793
#define  CAN_F7R1_FB18 2434,185890
#define  CAN_F7R1_FB19 2435,185987
#define  CAN_F7R1_FB20 2436,186084
#define  CAN_F7R1_FB21 2437,186181
#define  CAN_F7R1_FB22 2438,186278
#define  CAN_F7R1_FB23 2439,186375
#define  CAN_F7R1_FB24 2440,186472
#define  CAN_F7R1_FB25 2441,186569
#define  CAN_F7R1_FB26 2442,186666
#define  CAN_F7R1_FB27 2443,186763
#define  CAN_F7R1_FB28 2444,186860
#define  CAN_F7R1_FB29 2445,186957
#define  CAN_F7R1_FB30 2446,187054
#define  CAN_F7R1_FB31 2447,187151
#define  CAN_F8R1_FB0 2450,187332
#define  CAN_F8R1_FB1 2451,187428
#define  CAN_F8R1_FB2 2452,187524
#define  CAN_F8R1_FB3 2453,187620
#define  CAN_F8R1_FB4 2454,187716
#define  CAN_F8R1_FB5 2455,187812
#define  CAN_F8R1_FB6 2456,187908
#define  CAN_F8R1_FB7 2457,188004
#define  CAN_F8R1_FB8 2458,188100
#define  CAN_F8R1_FB9 2459,188196
#define  CAN_F8R1_FB10 2460,188292
#define  CAN_F8R1_FB11 2461,188389
#define  CAN_F8R1_FB12 2462,188486
#define  CAN_F8R1_FB13 2463,188583
#define  CAN_F8R1_FB14 2464,188680
#define  CAN_F8R1_FB15 2465,188777
#define  CAN_F8R1_FB16 2466,188874
#define  CAN_F8R1_FB17 2467,188971
#define  CAN_F8R1_FB18 2468,189068
#define  CAN_F8R1_FB19 2469,189165
#define  CAN_F8R1_FB20 2470,189262
#define  CAN_F8R1_FB21 2471,189359
#define  CAN_F8R1_FB22 2472,189456
#define  CAN_F8R1_FB23 2473,189553
#define  CAN_F8R1_FB24 2474,189650
#define  CAN_F8R1_FB25 2475,189747
#define  CAN_F8R1_FB26 2476,189844
#define  CAN_F8R1_FB27 2477,189941
#define  CAN_F8R1_FB28 2478,190038
#define  CAN_F8R1_FB29 2479,190135
#define  CAN_F8R1_FB30 2480,190232
#define  CAN_F8R1_FB31 2481,190329
#define  CAN_F9R1_FB0 2484,190510
#define  CAN_F9R1_FB1 2485,190606
#define  CAN_F9R1_FB2 2486,190702
#define  CAN_F9R1_FB3 2487,190798
#define  CAN_F9R1_FB4 2488,190894
#define  CAN_F9R1_FB5 2489,190990
#define  CAN_F9R1_FB6 2490,191086
#define  CAN_F9R1_FB7 2491,191182
#define  CAN_F9R1_FB8 2492,191278
#define  CAN_F9R1_FB9 2493,191374
#define  CAN_F9R1_FB10 2494,191470
#define  CAN_F9R1_FB11 2495,191567
#define  CAN_F9R1_FB12 2496,191664
#define  CAN_F9R1_FB13 2497,191761
#define  CAN_F9R1_FB14 2498,191858
#define  CAN_F9R1_FB15 2499,191955
#define  CAN_F9R1_FB16 2500,192052
#define  CAN_F9R1_FB17 2501,192149
#define  CAN_F9R1_FB18 2502,192246
#define  CAN_F9R1_FB19 2503,192343
#define  CAN_F9R1_FB20 2504,192440
#define  CAN_F9R1_FB21 2505,192537
#define  CAN_F9R1_FB22 2506,192634
#define  CAN_F9R1_FB23 2507,192731
#define  CAN_F9R1_FB24 2508,192828
#define  CAN_F9R1_FB25 2509,192925
#define  CAN_F9R1_FB26 2510,193022
#define  CAN_F9R1_FB27 2511,193119
#define  CAN_F9R1_FB28 2512,193216
#define  CAN_F9R1_FB29 2513,193313
#define  CAN_F9R1_FB30 2514,193410
#define  CAN_F9R1_FB31 2515,193507
#define  CAN_F10R1_FB0 2518,193688
#define  CAN_F10R1_FB1 2519,193784
#define  CAN_F10R1_FB2 2520,193880
#define  CAN_F10R1_FB3 2521,193976
#define  CAN_F10R1_FB4 2522,194072
#define  CAN_F10R1_FB5 2523,194168
#define  CAN_F10R1_FB6 2524,194264
#define  CAN_F10R1_FB7 2525,194360
#define  CAN_F10R1_FB8 2526,194456
#define  CAN_F10R1_FB9 2527,194552
#define  CAN_F10R1_FB10 2528,194648
#define  CAN_F10R1_FB11 2529,194745
#define  CAN_F10R1_FB12 2530,194842
#define  CAN_F10R1_FB13 2531,194939
#define  CAN_F10R1_FB14 2532,195036
#define  CAN_F10R1_FB15 2533,195133
#define  CAN_F10R1_FB16 2534,195230
#define  CAN_F10R1_FB17 2535,195327
#define  CAN_F10R1_FB18 2536,195424
#define  CAN_F10R1_FB19 2537,195521
#define  CAN_F10R1_FB20 2538,195618
#define  CAN_F10R1_FB21 2539,195715
#define  CAN_F10R1_FB22 2540,195812
#define  CAN_F10R1_FB23 2541,195909
#define  CAN_F10R1_FB24 2542,196006
#define  CAN_F10R1_FB25 2543,196103
#define  CAN_F10R1_FB26 2544,196200
#define  CAN_F10R1_FB27 2545,196297
#define  CAN_F10R1_FB28 2546,196394
#define  CAN_F10R1_FB29 2547,196491
#define  CAN_F10R1_FB30 2548,196588
#define  CAN_F10R1_FB31 2549,196685
#define  CAN_F11R1_FB0 2552,196866
#define  CAN_F11R1_FB1 2553,196962
#define  CAN_F11R1_FB2 2554,197058
#define  CAN_F11R1_FB3 2555,197154
#define  CAN_F11R1_FB4 2556,197250
#define  CAN_F11R1_FB5 2557,197346
#define  CAN_F11R1_FB6 2558,197442
#define  CAN_F11R1_FB7 2559,197538
#define  CAN_F11R1_FB8 2560,197634
#define  CAN_F11R1_FB9 2561,197730
#define  CAN_F11R1_FB10 2562,197826
#define  CAN_F11R1_FB11 2563,197923
#define  CAN_F11R1_FB12 2564,198020
#define  CAN_F11R1_FB13 2565,198117
#define  CAN_F11R1_FB14 2566,198214
#define  CAN_F11R1_FB15 2567,198311
#define  CAN_F11R1_FB16 2568,198408
#define  CAN_F11R1_FB17 2569,198505
#define  CAN_F11R1_FB18 2570,198602
#define  CAN_F11R1_FB19 2571,198699
#define  CAN_F11R1_FB20 2572,198796
#define  CAN_F11R1_FB21 2573,198893
#define  CAN_F11R1_FB22 2574,198990
#define  CAN_F11R1_FB23 2575,199087
#define  CAN_F11R1_FB24 2576,199184
#define  CAN_F11R1_FB25 2577,199281
#define  CAN_F11R1_FB26 2578,199378
#define  CAN_F11R1_FB27 2579,199475
#define  CAN_F11R1_FB28 2580,199572
#define  CAN_F11R1_FB29 2581,199669
#define  CAN_F11R1_FB30 2582,199766
#define  CAN_F11R1_FB31 2583,199863
#define  CAN_F12R1_FB0 2586,200044
#define  CAN_F12R1_FB1 2587,200140
#define  CAN_F12R1_FB2 2588,200236
#define  CAN_F12R1_FB3 2589,200332
#define  CAN_F12R1_FB4 2590,200428
#define  CAN_F12R1_FB5 2591,200524
#define  CAN_F12R1_FB6 2592,200620
#define  CAN_F12R1_FB7 2593,200716
#define  CAN_F12R1_FB8 2594,200812
#define  CAN_F12R1_FB9 2595,200908
#define  CAN_F12R1_FB10 2596,201004
#define  CAN_F12R1_FB11 2597,201101
#define  CAN_F12R1_FB12 2598,201198
#define  CAN_F12R1_FB13 2599,201295
#define  CAN_F12R1_FB14 2600,201392
#define  CAN_F12R1_FB15 2601,201489
#define  CAN_F12R1_FB16 2602,201586
#define  CAN_F12R1_FB17 2603,201683
#define  CAN_F12R1_FB18 2604,201780
#define  CAN_F12R1_FB19 2605,201877
#define  CAN_F12R1_FB20 2606,201974
#define  CAN_F12R1_FB21 2607,202071
#define  CAN_F12R1_FB22 2608,202168
#define  CAN_F12R1_FB23 2609,202265
#define  CAN_F12R1_FB24 2610,202362
#define  CAN_F12R1_FB25 2611,202459
#define  CAN_F12R1_FB26 2612,202556
#define  CAN_F12R1_FB27 2613,202653
#define  CAN_F12R1_FB28 2614,202750
#define  CAN_F12R1_FB29 2615,202847
#define  CAN_F12R1_FB30 2616,202944
#define  CAN_F12R1_FB31 2617,203041
#define  CAN_F13R1_FB0 2620,203222
#define  CAN_F13R1_FB1 2621,203318
#define  CAN_F13R1_FB2 2622,203414
#define  CAN_F13R1_FB3 2623,203510
#define  CAN_F13R1_FB4 2624,203606
#define  CAN_F13R1_FB5 2625,203702
#define  CAN_F13R1_FB6 2626,203798
#define  CAN_F13R1_FB7 2627,203894
#define  CAN_F13R1_FB8 2628,203990
#define  CAN_F13R1_FB9 2629,204086
#define  CAN_F13R1_FB10 2630,204182
#define  CAN_F13R1_FB11 2631,204279
#define  CAN_F13R1_FB12 2632,204376
#define  CAN_F13R1_FB13 2633,204473
#define  CAN_F13R1_FB14 2634,204570
#define  CAN_F13R1_FB15 2635,204667
#define  CAN_F13R1_FB16 2636,204764
#define  CAN_F13R1_FB17 2637,204861
#define  CAN_F13R1_FB18 2638,204958
#define  CAN_F13R1_FB19 2639,205055
#define  CAN_F13R1_FB20 2640,205152
#define  CAN_F13R1_FB21 2641,205249
#define  CAN_F13R1_FB22 2642,205346
#define  CAN_F13R1_FB23 2643,205443
#define  CAN_F13R1_FB24 2644,205540
#define  CAN_F13R1_FB25 2645,205637
#define  CAN_F13R1_FB26 2646,205734
#define  CAN_F13R1_FB27 2647,205831
#define  CAN_F13R1_FB28 2648,205928
#define  CAN_F13R1_FB29 2649,206025
#define  CAN_F13R1_FB30 2650,206122
#define  CAN_F13R1_FB31 2651,206219
#define  CAN_F0R2_FB0 2654,206400
#define  CAN_F0R2_FB1 2655,206496
#define  CAN_F0R2_FB2 2656,206592
#define  CAN_F0R2_FB3 2657,206688
#define  CAN_F0R2_FB4 2658,206784
#define  CAN_F0R2_FB5 2659,206880
#define  CAN_F0R2_FB6 2660,206976
#define  CAN_F0R2_FB7 2661,207072
#define  CAN_F0R2_FB8 2662,207168
#define  CAN_F0R2_FB9 2663,207264
#define  CAN_F0R2_FB10 2664,207360
#define  CAN_F0R2_FB11 2665,207457
#define  CAN_F0R2_FB12 2666,207554
#define  CAN_F0R2_FB13 2667,207651
#define  CAN_F0R2_FB14 2668,207748
#define  CAN_F0R2_FB15 2669,207845
#define  CAN_F0R2_FB16 2670,207942
#define  CAN_F0R2_FB17 2671,208039
#define  CAN_F0R2_FB18 2672,208136
#define  CAN_F0R2_FB19 2673,208233
#define  CAN_F0R2_FB20 2674,208330
#define  CAN_F0R2_FB21 2675,208427
#define  CAN_F0R2_FB22 2676,208524
#define  CAN_F0R2_FB23 2677,208621
#define  CAN_F0R2_FB24 2678,208718
#define  CAN_F0R2_FB25 2679,208815
#define  CAN_F0R2_FB26 2680,208912
#define  CAN_F0R2_FB27 2681,209009
#define  CAN_F0R2_FB28 2682,209106
#define  CAN_F0R2_FB29 2683,209203
#define  CAN_F0R2_FB30 2684,209300
#define  CAN_F0R2_FB31 2685,209397
#define  CAN_F1R2_FB0 2688,209578
#define  CAN_F1R2_FB1 2689,209674
#define  CAN_F1R2_FB2 2690,209770
#define  CAN_F1R2_FB3 2691,209866
#define  CAN_F1R2_FB4 2692,209962
#define  CAN_F1R2_FB5 2693,210058
#define  CAN_F1R2_FB6 2694,210154
#define  CAN_F1R2_FB7 2695,210250
#define  CAN_F1R2_FB8 2696,210346
#define  CAN_F1R2_FB9 2697,210442
#define  CAN_F1R2_FB10 2698,210538
#define  CAN_F1R2_FB11 2699,210635
#define  CAN_F1R2_FB12 2700,210732
#define  CAN_F1R2_FB13 2701,210829
#define  CAN_F1R2_FB14 2702,210926
#define  CAN_F1R2_FB15 2703,211023
#define  CAN_F1R2_FB16 2704,211120
#define  CAN_F1R2_FB17 2705,211217
#define  CAN_F1R2_FB18 2706,211314
#define  CAN_F1R2_FB19 2707,211411
#define  CAN_F1R2_FB20 2708,211508
#define  CAN_F1R2_FB21 2709,211605
#define  CAN_F1R2_FB22 2710,211702
#define  CAN_F1R2_FB23 2711,211799
#define  CAN_F1R2_FB24 2712,211896
#define  CAN_F1R2_FB25 2713,211993
#define  CAN_F1R2_FB26 2714,212090
#define  CAN_F1R2_FB27 2715,212187
#define  CAN_F1R2_FB28 2716,212284
#define  CAN_F1R2_FB29 2717,212381
#define  CAN_F1R2_FB30 2718,212478
#define  CAN_F1R2_FB31 2719,212575
#define  CAN_F2R2_FB0 2722,212756
#define  CAN_F2R2_FB1 2723,212852
#define  CAN_F2R2_FB2 2724,212948
#define  CAN_F2R2_FB3 2725,213044
#define  CAN_F2R2_FB4 2726,213140
#define  CAN_F2R2_FB5 2727,213236
#define  CAN_F2R2_FB6 2728,213332
#define  CAN_F2R2_FB7 2729,213428
#define  CAN_F2R2_FB8 2730,213524
#define  CAN_F2R2_FB9 2731,213620
#define  CAN_F2R2_FB10 2732,213716
#define  CAN_F2R2_FB11 2733,213813
#define  CAN_F2R2_FB12 2734,213910
#define  CAN_F2R2_FB13 2735,214007
#define  CAN_F2R2_FB14 2736,214104
#define  CAN_F2R2_FB15 2737,214201
#define  CAN_F2R2_FB16 2738,214298
#define  CAN_F2R2_FB17 2739,214395
#define  CAN_F2R2_FB18 2740,214492
#define  CAN_F2R2_FB19 2741,214589
#define  CAN_F2R2_FB20 2742,214686
#define  CAN_F2R2_FB21 2743,214783
#define  CAN_F2R2_FB22 2744,214880
#define  CAN_F2R2_FB23 2745,214977
#define  CAN_F2R2_FB24 2746,215074
#define  CAN_F2R2_FB25 2747,215171
#define  CAN_F2R2_FB26 2748,215268
#define  CAN_F2R2_FB27 2749,215365
#define  CAN_F2R2_FB28 2750,215462
#define  CAN_F2R2_FB29 2751,215559
#define  CAN_F2R2_FB30 2752,215656
#define  CAN_F2R2_FB31 2753,215753
#define  CAN_F3R2_FB0 2756,215934
#define  CAN_F3R2_FB1 2757,216030
#define  CAN_F3R2_FB2 2758,216126
#define  CAN_F3R2_FB3 2759,216222
#define  CAN_F3R2_FB4 2760,216318
#define  CAN_F3R2_FB5 2761,216414
#define  CAN_F3R2_FB6 2762,216510
#define  CAN_F3R2_FB7 2763,216606
#define  CAN_F3R2_FB8 2764,216702
#define  CAN_F3R2_FB9 2765,216798
#define  CAN_F3R2_FB10 2766,216894
#define  CAN_F3R2_FB11 2767,216991
#define  CAN_F3R2_FB12 2768,217088
#define  CAN_F3R2_FB13 2769,217185
#define  CAN_F3R2_FB14 2770,217282
#define  CAN_F3R2_FB15 2771,217379
#define  CAN_F3R2_FB16 2772,217476
#define  CAN_F3R2_FB17 2773,217573
#define  CAN_F3R2_FB18 2774,217670
#define  CAN_F3R2_FB19 2775,217767
#define  CAN_F3R2_FB20 2776,217864
#define  CAN_F3R2_FB21 2777,217961
#define  CAN_F3R2_FB22 2778,218058
#define  CAN_F3R2_FB23 2779,218155
#define  CAN_F3R2_FB24 2780,218252
#define  CAN_F3R2_FB25 2781,218349
#define  CAN_F3R2_FB26 2782,218446
#define  CAN_F3R2_FB27 2783,218543
#define  CAN_F3R2_FB28 2784,218640
#define  CAN_F3R2_FB29 2785,218737
#define  CAN_F3R2_FB30 2786,218834
#define  CAN_F3R2_FB31 2787,218931
#define  CAN_F4R2_FB0 2790,219112
#define  CAN_F4R2_FB1 2791,219208
#define  CAN_F4R2_FB2 2792,219304
#define  CAN_F4R2_FB3 2793,219400
#define  CAN_F4R2_FB4 2794,219496
#define  CAN_F4R2_FB5 2795,219592
#define  CAN_F4R2_FB6 2796,219688
#define  CAN_F4R2_FB7 2797,219784
#define  CAN_F4R2_FB8 2798,219880
#define  CAN_F4R2_FB9 2799,219976
#define  CAN_F4R2_FB10 2800,220072
#define  CAN_F4R2_FB11 2801,220169
#define  CAN_F4R2_FB12 2802,220266
#define  CAN_F4R2_FB13 2803,220363
#define  CAN_F4R2_FB14 2804,220460
#define  CAN_F4R2_FB15 2805,220557
#define  CAN_F4R2_FB16 2806,220654
#define  CAN_F4R2_FB17 2807,220751
#define  CAN_F4R2_FB18 2808,220848
#define  CAN_F4R2_FB19 2809,220945
#define  CAN_F4R2_FB20 2810,221042
#define  CAN_F4R2_FB21 2811,221139
#define  CAN_F4R2_FB22 2812,221236
#define  CAN_F4R2_FB23 2813,221333
#define  CAN_F4R2_FB24 2814,221430
#define  CAN_F4R2_FB25 2815,221527
#define  CAN_F4R2_FB26 2816,221624
#define  CAN_F4R2_FB27 2817,221721
#define  CAN_F4R2_FB28 2818,221818
#define  CAN_F4R2_FB29 2819,221915
#define  CAN_F4R2_FB30 2820,222012
#define  CAN_F4R2_FB31 2821,222109
#define  CAN_F5R2_FB0 2824,222290
#define  CAN_F5R2_FB1 2825,222386
#define  CAN_F5R2_FB2 2826,222482
#define  CAN_F5R2_FB3 2827,222578
#define  CAN_F5R2_FB4 2828,222674
#define  CAN_F5R2_FB5 2829,222770
#define  CAN_F5R2_FB6 2830,222866
#define  CAN_F5R2_FB7 2831,222962
#define  CAN_F5R2_FB8 2832,223058
#define  CAN_F5R2_FB9 2833,223154
#define  CAN_F5R2_FB10 2834,223250
#define  CAN_F5R2_FB11 2835,223347
#define  CAN_F5R2_FB12 2836,223444
#define  CAN_F5R2_FB13 2837,223541
#define  CAN_F5R2_FB14 2838,223638
#define  CAN_F5R2_FB15 2839,223735
#define  CAN_F5R2_FB16 2840,223832
#define  CAN_F5R2_FB17 2841,223929
#define  CAN_F5R2_FB18 2842,224026
#define  CAN_F5R2_FB19 2843,224123
#define  CAN_F5R2_FB20 2844,224220
#define  CAN_F5R2_FB21 2845,224317
#define  CAN_F5R2_FB22 2846,224414
#define  CAN_F5R2_FB23 2847,224511
#define  CAN_F5R2_FB24 2848,224608
#define  CAN_F5R2_FB25 2849,224705
#define  CAN_F5R2_FB26 2850,224802
#define  CAN_F5R2_FB27 2851,224899
#define  CAN_F5R2_FB28 2852,224996
#define  CAN_F5R2_FB29 2853,225093
#define  CAN_F5R2_FB30 2854,225190
#define  CAN_F5R2_FB31 2855,225287
#define  CAN_F6R2_FB0 2858,225468
#define  CAN_F6R2_FB1 2859,225564
#define  CAN_F6R2_FB2 2860,225660
#define  CAN_F6R2_FB3 2861,225756
#define  CAN_F6R2_FB4 2862,225852
#define  CAN_F6R2_FB5 2863,225948
#define  CAN_F6R2_FB6 2864,226044
#define  CAN_F6R2_FB7 2865,226140
#define  CAN_F6R2_FB8 2866,226236
#define  CAN_F6R2_FB9 2867,226332
#define  CAN_F6R2_FB10 2868,226428
#define  CAN_F6R2_FB11 2869,226525
#define  CAN_F6R2_FB12 2870,226622
#define  CAN_F6R2_FB13 2871,226719
#define  CAN_F6R2_FB14 2872,226816
#define  CAN_F6R2_FB15 2873,226913
#define  CAN_F6R2_FB16 2874,227010
#define  CAN_F6R2_FB17 2875,227107
#define  CAN_F6R2_FB18 2876,227204
#define  CAN_F6R2_FB19 2877,227301
#define  CAN_F6R2_FB20 2878,227398
#define  CAN_F6R2_FB21 2879,227495
#define  CAN_F6R2_FB22 2880,227592
#define  CAN_F6R2_FB23 2881,227689
#define  CAN_F6R2_FB24 2882,227786
#define  CAN_F6R2_FB25 2883,227883
#define  CAN_F6R2_FB26 2884,227980
#define  CAN_F6R2_FB27 2885,228077
#define  CAN_F6R2_FB28 2886,228174
#define  CAN_F6R2_FB29 2887,228271
#define  CAN_F6R2_FB30 2888,228368
#define  CAN_F6R2_FB31 2889,228465
#define  CAN_F7R2_FB0 2892,228646
#define  CAN_F7R2_FB1 2893,228742
#define  CAN_F7R2_FB2 2894,228838
#define  CAN_F7R2_FB3 2895,228934
#define  CAN_F7R2_FB4 2896,229030
#define  CAN_F7R2_FB5 2897,229126
#define  CAN_F7R2_FB6 2898,229222
#define  CAN_F7R2_FB7 2899,229318
#define  CAN_F7R2_FB8 2900,229414
#define  CAN_F7R2_FB9 2901,229510
#define  CAN_F7R2_FB10 2902,229606
#define  CAN_F7R2_FB11 2903,229703
#define  CAN_F7R2_FB12 2904,229800
#define  CAN_F7R2_FB13 2905,229897
#define  CAN_F7R2_FB14 2906,229994
#define  CAN_F7R2_FB15 2907,230091
#define  CAN_F7R2_FB16 2908,230188
#define  CAN_F7R2_FB17 2909,230285
#define  CAN_F7R2_FB18 2910,230382
#define  CAN_F7R2_FB19 2911,230479
#define  CAN_F7R2_FB20 2912,230576
#define  CAN_F7R2_FB21 2913,230673
#define  CAN_F7R2_FB22 2914,230770
#define  CAN_F7R2_FB23 2915,230867
#define  CAN_F7R2_FB24 2916,230964
#define  CAN_F7R2_FB25 2917,231061
#define  CAN_F7R2_FB26 2918,231158
#define  CAN_F7R2_FB27 2919,231255
#define  CAN_F7R2_FB28 2920,231352
#define  CAN_F7R2_FB29 2921,231449
#define  CAN_F7R2_FB30 2922,231546
#define  CAN_F7R2_FB31 2923,231643
#define  CAN_F8R2_FB0 2926,231824
#define  CAN_F8R2_FB1 2927,231920
#define  CAN_F8R2_FB2 2928,232016
#define  CAN_F8R2_FB3 2929,232112
#define  CAN_F8R2_FB4 2930,232208
#define  CAN_F8R2_FB5 2931,232304
#define  CAN_F8R2_FB6 2932,232400
#define  CAN_F8R2_FB7 2933,232496
#define  CAN_F8R2_FB8 2934,232592
#define  CAN_F8R2_FB9 2935,232688
#define  CAN_F8R2_FB10 2936,232784
#define  CAN_F8R2_FB11 2937,232881
#define  CAN_F8R2_FB12 2938,232978
#define  CAN_F8R2_FB13 2939,233075
#define  CAN_F8R2_FB14 2940,233172
#define  CAN_F8R2_FB15 2941,233269
#define  CAN_F8R2_FB16 2942,233366
#define  CAN_F8R2_FB17 2943,233463
#define  CAN_F8R2_FB18 2944,233560
#define  CAN_F8R2_FB19 2945,233657
#define  CAN_F8R2_FB20 2946,233754
#define  CAN_F8R2_FB21 2947,233851
#define  CAN_F8R2_FB22 2948,233948
#define  CAN_F8R2_FB23 2949,234045
#define  CAN_F8R2_FB24 2950,234142
#define  CAN_F8R2_FB25 2951,234239
#define  CAN_F8R2_FB26 2952,234336
#define  CAN_F8R2_FB27 2953,234433
#define  CAN_F8R2_FB28 2954,234530
#define  CAN_F8R2_FB29 2955,234627
#define  CAN_F8R2_FB30 2956,234724
#define  CAN_F8R2_FB31 2957,234821
#define  CAN_F9R2_FB0 2960,235002
#define  CAN_F9R2_FB1 2961,235098
#define  CAN_F9R2_FB2 2962,235194
#define  CAN_F9R2_FB3 2963,235290
#define  CAN_F9R2_FB4 2964,235386
#define  CAN_F9R2_FB5 2965,235482
#define  CAN_F9R2_FB6 2966,235578
#define  CAN_F9R2_FB7 2967,235674
#define  CAN_F9R2_FB8 2968,235770
#define  CAN_F9R2_FB9 2969,235866
#define  CAN_F9R2_FB10 2970,235962
#define  CAN_F9R2_FB11 2971,236059
#define  CAN_F9R2_FB12 2972,236156
#define  CAN_F9R2_FB13 2973,236253
#define  CAN_F9R2_FB14 2974,236350
#define  CAN_F9R2_FB15 2975,236447
#define  CAN_F9R2_FB16 2976,236544
#define  CAN_F9R2_FB17 2977,236641
#define  CAN_F9R2_FB18 2978,236738
#define  CAN_F9R2_FB19 2979,236835
#define  CAN_F9R2_FB20 2980,236932
#define  CAN_F9R2_FB21 2981,237029
#define  CAN_F9R2_FB22 2982,237126
#define  CAN_F9R2_FB23 2983,237223
#define  CAN_F9R2_FB24 2984,237320
#define  CAN_F9R2_FB25 2985,237417
#define  CAN_F9R2_FB26 2986,237514
#define  CAN_F9R2_FB27 2987,237611
#define  CAN_F9R2_FB28 2988,237708
#define  CAN_F9R2_FB29 2989,237805
#define  CAN_F9R2_FB30 2990,237902
#define  CAN_F9R2_FB31 2991,237999
#define  CAN_F10R2_FB0 2994,238180
#define  CAN_F10R2_FB1 2995,238276
#define  CAN_F10R2_FB2 2996,238372
#define  CAN_F10R2_FB3 2997,238468
#define  CAN_F10R2_FB4 2998,238564
#define  CAN_F10R2_FB5 2999,238660
#define  CAN_F10R2_FB6 3000,238756
#define  CAN_F10R2_FB7 3001,238852
#define  CAN_F10R2_FB8 3002,238948
#define  CAN_F10R2_FB9 3003,239044
#define  CAN_F10R2_FB10 3004,239140
#define  CAN_F10R2_FB11 3005,239237
#define  CAN_F10R2_FB12 3006,239334
#define  CAN_F10R2_FB13 3007,239431
#define  CAN_F10R2_FB14 3008,239528
#define  CAN_F10R2_FB15 3009,239625
#define  CAN_F10R2_FB16 3010,239722
#define  CAN_F10R2_FB17 3011,239819
#define  CAN_F10R2_FB18 3012,239916
#define  CAN_F10R2_FB19 3013,240013
#define  CAN_F10R2_FB20 3014,240110
#define  CAN_F10R2_FB21 3015,240207
#define  CAN_F10R2_FB22 3016,240304
#define  CAN_F10R2_FB23 3017,240401
#define  CAN_F10R2_FB24 3018,240498
#define  CAN_F10R2_FB25 3019,240595
#define  CAN_F10R2_FB26 3020,240692
#define  CAN_F10R2_FB27 3021,240789
#define  CAN_F10R2_FB28 3022,240886
#define  CAN_F10R2_FB29 3023,240983
#define  CAN_F10R2_FB30 3024,241080
#define  CAN_F10R2_FB31 3025,241177
#define  CAN_F11R2_FB0 3028,241358
#define  CAN_F11R2_FB1 3029,241454
#define  CAN_F11R2_FB2 3030,241550
#define  CAN_F11R2_FB3 3031,241646
#define  CAN_F11R2_FB4 3032,241742
#define  CAN_F11R2_FB5 3033,241838
#define  CAN_F11R2_FB6 3034,241934
#define  CAN_F11R2_FB7 3035,242030
#define  CAN_F11R2_FB8 3036,242126
#define  CAN_F11R2_FB9 3037,242222
#define  CAN_F11R2_FB10 3038,242318
#define  CAN_F11R2_FB11 3039,242415
#define  CAN_F11R2_FB12 3040,242512
#define  CAN_F11R2_FB13 3041,242609
#define  CAN_F11R2_FB14 3042,242706
#define  CAN_F11R2_FB15 3043,242803
#define  CAN_F11R2_FB16 3044,242900
#define  CAN_F11R2_FB17 3045,242997
#define  CAN_F11R2_FB18 3046,243094
#define  CAN_F11R2_FB19 3047,243191
#define  CAN_F11R2_FB20 3048,243288
#define  CAN_F11R2_FB21 3049,243385
#define  CAN_F11R2_FB22 3050,243482
#define  CAN_F11R2_FB23 3051,243579
#define  CAN_F11R2_FB24 3052,243676
#define  CAN_F11R2_FB25 3053,243773
#define  CAN_F11R2_FB26 3054,243870
#define  CAN_F11R2_FB27 3055,243967
#define  CAN_F11R2_FB28 3056,244064
#define  CAN_F11R2_FB29 3057,244161
#define  CAN_F11R2_FB30 3058,244258
#define  CAN_F11R2_FB31 3059,244355
#define  CAN_F12R2_FB0 3062,244536
#define  CAN_F12R2_FB1 3063,244632
#define  CAN_F12R2_FB2 3064,244728
#define  CAN_F12R2_FB3 3065,244824
#define  CAN_F12R2_FB4 3066,244920
#define  CAN_F12R2_FB5 3067,245016
#define  CAN_F12R2_FB6 3068,245112
#define  CAN_F12R2_FB7 3069,245208
#define  CAN_F12R2_FB8 3070,245304
#define  CAN_F12R2_FB9 3071,245400
#define  CAN_F12R2_FB10 3072,245496
#define  CAN_F12R2_FB11 3073,245593
#define  CAN_F12R2_FB12 3074,245690
#define  CAN_F12R2_FB13 3075,245787
#define  CAN_F12R2_FB14 3076,245884
#define  CAN_F12R2_FB15 3077,245981
#define  CAN_F12R2_FB16 3078,246078
#define  CAN_F12R2_FB17 3079,246175
#define  CAN_F12R2_FB18 3080,246272
#define  CAN_F12R2_FB19 3081,246369
#define  CAN_F12R2_FB20 3082,246466
#define  CAN_F12R2_FB21 3083,246563
#define  CAN_F12R2_FB22 3084,246660
#define  CAN_F12R2_FB23 3085,246757
#define  CAN_F12R2_FB24 3086,246854
#define  CAN_F12R2_FB25 3087,246951
#define  CAN_F12R2_FB26 3088,247048
#define  CAN_F12R2_FB27 3089,247145
#define  CAN_F12R2_FB28 3090,247242
#define  CAN_F12R2_FB29 3091,247339
#define  CAN_F12R2_FB30 3092,247436
#define  CAN_F12R2_FB31 3093,247533
#define  CAN_F13R2_FB0 3096,247714
#define  CAN_F13R2_FB1 3097,247810
#define  CAN_F13R2_FB2 3098,247906
#define  CAN_F13R2_FB3 3099,248002
#define  CAN_F13R2_FB4 3100,248098
#define  CAN_F13R2_FB5 3101,248194
#define  CAN_F13R2_FB6 3102,248290
#define  CAN_F13R2_FB7 3103,248386
#define  CAN_F13R2_FB8 3104,248482
#define  CAN_F13R2_FB9 3105,248578
#define  CAN_F13R2_FB10 3106,248674
#define  CAN_F13R2_FB11 3107,248771
#define  CAN_F13R2_FB12 3108,248868
#define  CAN_F13R2_FB13 3109,248965
#define  CAN_F13R2_FB14 3110,249062
#define  CAN_F13R2_FB15 3111,249159
#define  CAN_F13R2_FB16 3112,249256
#define  CAN_F13R2_FB17 3113,249353
#define  CAN_F13R2_FB18 3114,249450
#define  CAN_F13R2_FB19 3115,249547
#define  CAN_F13R2_FB20 3116,249644
#define  CAN_F13R2_FB21 3117,249741
#define  CAN_F13R2_FB22 3118,249838
#define  CAN_F13R2_FB23 3119,249935
#define  CAN_F13R2_FB24 3120,250032
#define  CAN_F13R2_FB25 3121,250129
#define  CAN_F13R2_FB26 3122,250226
#define  CAN_F13R2_FB27 3123,250323
#define  CAN_F13R2_FB28 3124,250420
#define  CAN_F13R2_FB29 3125,250517
#define  CAN_F13R2_FB30 3126,250614
#define  CAN_F13R2_FB31 3127,250711
#define  CRC_DR_DR 3135,251302
#define  CRC_IDR_IDR 3138,251482
#define  CRC_CR_RESET 3141,251683
#define  CRC_CR_POLYSIZE 3142,251795
#define  CRC_CR_POLYSIZE_0 3143,251893
#define  CRC_CR_POLYSIZE_1 3144,251992
#define  CRC_CR_REV_IN 3145,252091
#define  CRC_CR_REV_IN_0 3146,252199
#define  CRC_CR_REV_IN_1 3147,252282
#define  CRC_CR_REV_OUT 3148,252365
#define  CRC_INIT_INIT 3151,252559
#define  CRC_POL_POL 3154,252743
#define  DAC_CR_EN1 3162,253345
#define  DAC_CR_BOFF1 3163,253449
#define  DAC_CR_OUTEN1 3164,253568
#define  DAC_CR_TEN1 3165,253686
#define  DAC_CR_TSEL1 3167,253800
#define  DAC_CR_TSEL1_0 3168,253928
#define  DAC_CR_TSEL1_1 3169,254018
#define  DAC_CR_TSEL1_2 3170,254108
#define  DAC_CR_WAVE1 3172,254200
#define  DAC_CR_WAVE1_0 3173,254348
#define  DAC_CR_WAVE1_1 3174,254438
#define  DAC_CR_MAMP1 3176,254530
#define  DAC_CR_MAMP1_0 3177,254664
#define  DAC_CR_MAMP1_1 3178,254754
#define  DAC_CR_MAMP1_2 3179,254844
#define  DAC_CR_MAMP1_3 3180,254934
#define  DAC_CR_DMAEN1 3182,255026
#define  DAC_CR_DMAUDRIE1 3183,255134
#define  DAC_CR_EN2 3184,255255
#define  DAC_CR_OUTEN2 3185,255359
#define  DAC_CR_TEN2 3186,255477
#define  DAC_CR_TSEL2 3188,255591
#define  DAC_CR_TSEL2_0 3189,255719
#define  DAC_CR_TSEL2_1 3190,255809
#define  DAC_CR_TSEL2_2 3191,255899
#define  DAC_CR_WAVE2 3193,255991
#define  DAC_CR_WAVE2_0 3194,256139
#define  DAC_CR_WAVE2_1 3195,256229
#define  DAC_CR_MAMP2 3197,256321
#define  DAC_CR_MAMP2_0 3198,256455
#define  DAC_CR_MAMP2_1 3199,256545
#define  DAC_CR_MAMP2_2 3200,256635
#define  DAC_CR_MAMP2_3 3201,256725
#define  DAC_CR_DMAEN2 3203,256817
#define  DAC_CR_DMAUDRIE2 3204,256926
#define  DAC_SWTRIGR_SWTRIG1 3207,257131
#define  DAC_SWTRIGR_SWTRIG2 3208,257245
#define  DAC_DHR12R1_DACC1DHR 3211,257443
#define  DAC_DHR12L1_DACC1DHR 3214,257650
#define  DAC_DHR8R1_DACC1DHR 3217,257856
#define  DAC_DHR12R2_DACC2DHR 3220,258062
#define  DAC_DHR12L2_DACC2DHR 3223,258269
#define  DAC_DHR8R2_DACC2DHR 3226,258475
#define  DAC_DHR12RD_DACC1DHR 3229,258681
#define  DAC_DHR12RD_DACC2DHR 3230,258804
#define  DAC_DHR12LD_DACC1DHR 3233,259011
#define  DAC_DHR12LD_DACC2DHR 3234,259133
#define  DAC_DHR8RD_DACC1DHR 3237,259339
#define  DAC_DHR8RD_DACC2DHR 3238,259461
#define  DAC_DOR1_DACC1DOR 3241,259667
#define  DAC_DOR2_DACC2DOR 3244,259860
#define  DAC_SR_DMAUDR1 3247,260053
#define  DAC_SR_DMAUDR2 3248,260168
#define  DBGMCU_IDCODE_DEV_ID 3256,260777
#define  DBGMCU_IDCODE_REV_ID 3257,260846
#define  DBGMCU_CR_DBG_SLEEP 3260,260999
#define  DBGMCU_CR_DBG_STOP 3261,261068
#define  DBGMCU_CR_DBG_STANDBY 3262,261137
#define  DBGMCU_CR_TRACE_IOEN 3263,261206
#define  DBGMCU_CR_TRACE_MODE 3265,261277
#define  DBGMCU_CR_TRACE_MODE_0 3266,261346
#define  DBGMCU_CR_TRACE_MODE_1 3267,261427
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 3270,261592
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 3271,261661
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 3272,261730
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 3273,261799
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 3274,261868
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 3275,261937
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 3276,262006
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 3277,262075
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 3278,262148
#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP 3281,262301
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 3282,262370
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 3283,262439
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 3284,262508
#define  DBGMCU_APB2_FZ_DBG_HRTIM1_STOP 3285,262577
#define  DMA_ISR_GIF1 3293,263140
#define  DMA_ISR_TCIF1 3294,263256
#define  DMA_ISR_HTIF1 3295,263373
#define  DMA_ISR_TEIF1 3296,263486
#define  DMA_ISR_GIF2 3297,263600
#define  DMA_ISR_TCIF2 3298,263716
#define  DMA_ISR_HTIF2 3299,263833
#define  DMA_ISR_TEIF2 3300,263946
#define  DMA_ISR_GIF3 3301,264060
#define  DMA_ISR_TCIF3 3302,264176
#define  DMA_ISR_HTIF3 3303,264293
#define  DMA_ISR_TEIF3 3304,264406
#define  DMA_ISR_GIF4 3305,264520
#define  DMA_ISR_TCIF4 3306,264636
#define  DMA_ISR_HTIF4 3307,264753
#define  DMA_ISR_TEIF4 3308,264866
#define  DMA_ISR_GIF5 3309,264980
#define  DMA_ISR_TCIF5 3310,265096
#define  DMA_ISR_HTIF5 3311,265213
#define  DMA_ISR_TEIF5 3312,265326
#define  DMA_ISR_GIF6 3313,265440
#define  DMA_ISR_TCIF6 3314,265556
#define  DMA_ISR_HTIF6 3315,265673
#define  DMA_ISR_TEIF6 3316,265786
#define  DMA_ISR_GIF7 3317,265900
#define  DMA_ISR_TCIF7 3318,266016
#define  DMA_ISR_HTIF7 3319,266133
#define  DMA_ISR_TEIF7 3320,266246
#define  DMA_IFCR_CGIF1 3323,266444
#define  DMA_IFCR_CTCIF1 3324,266561
#define  DMA_IFCR_CHTIF1 3325,266679
#define  DMA_IFCR_CTEIF1 3326,266793
#define  DMA_IFCR_CGIF2 3327,266908
#define  DMA_IFCR_CTCIF2 3328,267025
#define  DMA_IFCR_CHTIF2 3329,267143
#define  DMA_IFCR_CTEIF2 3330,267257
#define  DMA_IFCR_CGIF3 3331,267372
#define  DMA_IFCR_CTCIF3 3332,267489
#define  DMA_IFCR_CHTIF3 3333,267607
#define  DMA_IFCR_CTEIF3 3334,267721
#define  DMA_IFCR_CGIF4 3335,267836
#define  DMA_IFCR_CTCIF4 3336,267953
#define  DMA_IFCR_CHTIF4 3337,268071
#define  DMA_IFCR_CTEIF4 3338,268185
#define  DMA_IFCR_CGIF5 3339,268300
#define  DMA_IFCR_CTCIF5 3340,268417
#define  DMA_IFCR_CHTIF5 3341,268535
#define  DMA_IFCR_CTEIF5 3342,268649
#define  DMA_IFCR_CGIF6 3343,268764
#define  DMA_IFCR_CTCIF6 3344,268881
#define  DMA_IFCR_CHTIF6 3345,268999
#define  DMA_IFCR_CTEIF6 3346,269113
#define  DMA_IFCR_CGIF7 3347,269228
#define  DMA_IFCR_CTCIF7 3348,269345
#define  DMA_IFCR_CHTIF7 3349,269463
#define  DMA_IFCR_CTEIF7 3350,269577
#define  DMA_CCR_EN 3353,269776
#define  DMA_CCR_TCIE 3354,269896
#define  DMA_CCR_HTIE 3355,270016
#define  DMA_CCR_TEIE 3356,270136
#define  DMA_CCR_DIR 3357,270256
#define  DMA_CCR_CIRC 3358,270376
#define  DMA_CCR_PINC 3359,270496
#define  DMA_CCR_MINC 3360,270616
#define  DMA_CCR_PSIZE 3362,270738
#define  DMA_CCR_PSIZE_0 3363,270858
#define  DMA_CCR_PSIZE_1 3364,270978
#define  DMA_CCR_MSIZE 3366,271100
#define  DMA_CCR_MSIZE_0 3367,271220
#define  DMA_CCR_MSIZE_1 3368,271340
#define  DMA_CCR_PL 3370,271462
#define  DMA_CCR_PL_0 3371,271582
#define  DMA_CCR_PL_1 3372,271702
#define  DMA_CCR_MEM2MEM 3374,271824
#define  DMA_CNDTR_NDT 3377,272028
#define  DMA_CPAR_PA 3380,272232
#define  DMA_CMAR_MA 3383,272436
#define  EXTI_IMR_MR0 3391,273050
#define  EXTI_IMR_MR1 3392,273159
#define  EXTI_IMR_MR2 3393,273268
#define  EXTI_IMR_MR3 3394,273377
#define  EXTI_IMR_MR4 3395,273486
#define  EXTI_IMR_MR5 3396,273595
#define  EXTI_IMR_MR6 3397,273704
#define  EXTI_IMR_MR7 3398,273813
#define  EXTI_IMR_MR8 3399,273922
#define  EXTI_IMR_MR9 3400,274031
#define  EXTI_IMR_MR10 3401,274140
#define  EXTI_IMR_MR11 3402,274250
#define  EXTI_IMR_MR12 3403,274360
#define  EXTI_IMR_MR13 3404,274470
#define  EXTI_IMR_MR14 3405,274580
#define  EXTI_IMR_MR15 3406,274690
#define  EXTI_IMR_MR16 3407,274800
#define  EXTI_IMR_MR17 3408,274910
#define  EXTI_IMR_MR18 3409,275020
#define  EXTI_IMR_MR19 3410,275130
#define  EXTI_IMR_MR20 3411,275240
#define  EXTI_IMR_MR21 3412,275350
#define  EXTI_IMR_MR22 3413,275460
#define  EXTI_IMR_MR23 3414,275570
#define  EXTI_IMR_MR24 3415,275680
#define  EXTI_IMR_MR25 3416,275790
#define  EXTI_IMR_MR26 3417,275900
#define  EXTI_IMR_MR27 3418,276010
#define  EXTI_IMR_MR28 3419,276120
#define  EXTI_IMR_MR29 3420,276230
#define  EXTI_IMR_MR30 3421,276340
#define  EXTI_IMR_MR31 3422,276450
#define  EXTI_EMR_MR0 3425,276644
#define  EXTI_EMR_MR1 3426,276749
#define  EXTI_EMR_MR2 3427,276854
#define  EXTI_EMR_MR3 3428,276959
#define  EXTI_EMR_MR4 3429,277064
#define  EXTI_EMR_MR5 3430,277169
#define  EXTI_EMR_MR6 3431,277274
#define  EXTI_EMR_MR7 3432,277379
#define  EXTI_EMR_MR8 3433,277484
#define  EXTI_EMR_MR9 3434,277589
#define  EXTI_EMR_MR10 3435,277694
#define  EXTI_EMR_MR11 3436,277800
#define  EXTI_EMR_MR12 3437,277906
#define  EXTI_EMR_MR13 3438,278012
#define  EXTI_EMR_MR14 3439,278118
#define  EXTI_EMR_MR15 3440,278224
#define  EXTI_EMR_MR16 3441,278330
#define  EXTI_EMR_MR17 3442,278436
#define  EXTI_EMR_MR18 3443,278542
#define  EXTI_EMR_MR19 3444,278648
#define  EXTI_EMR_MR20 3445,278754
#define  EXTI_EMR_MR21 3446,278860
#define  EXTI_EMR_MR22 3447,278966
#define  EXTI_EMR_MR23 3448,279072
#define  EXTI_EMR_MR24 3449,279178
#define  EXTI_EMR_MR25 3450,279284
#define  EXTI_EMR_MR26 3451,279390
#define  EXTI_EMR_MR27 3452,279496
#define  EXTI_EMR_MR28 3453,279602
#define  EXTI_EMR_MR29 3454,279708
#define  EXTI_EMR_MR30 3455,279814
#define  EXTI_EMR_MR31 3456,279920
#define  EXTI_RTSR_TR0 3459,280110
#define  EXTI_RTSR_TR1 3460,280243
#define  EXTI_RTSR_TR2 3461,280376
#define  EXTI_RTSR_TR3 3462,280509
#define  EXTI_RTSR_TR4 3463,280642
#define  EXTI_RTSR_TR5 3464,280775
#define  EXTI_RTSR_TR6 3465,280908
#define  EXTI_RTSR_TR7 3466,281041
#define  EXTI_RTSR_TR8 3467,281174
#define  EXTI_RTSR_TR9 3468,281307
#define  EXTI_RTSR_TR10 3469,281440
#define  EXTI_RTSR_TR11 3470,281574
#define  EXTI_RTSR_TR12 3471,281708
#define  EXTI_RTSR_TR13 3472,281842
#define  EXTI_RTSR_TR14 3473,281976
#define  EXTI_RTSR_TR15 3474,282110
#define  EXTI_RTSR_TR16 3475,282244
#define  EXTI_RTSR_TR17 3476,282378
#define  EXTI_RTSR_TR18 3477,282512
#define  EXTI_RTSR_TR19 3478,282646
#define  EXTI_RTSR_TR20 3479,282780
#define  EXTI_RTSR_TR21 3480,282914
#define  EXTI_RTSR_TR22 3481,283048
#define  EXTI_RTSR_TR29 3482,283182
#define  EXTI_RTSR_TR30 3483,283316
#define  EXTI_RTSR_TR31 3484,283450
#define  EXTI_FTSR_TR0 3487,283668
#define  EXTI_FTSR_TR1 3488,283802
#define  EXTI_FTSR_TR2 3489,283936
#define  EXTI_FTSR_TR3 3490,284070
#define  EXTI_FTSR_TR4 3491,284204
#define  EXTI_FTSR_TR5 3492,284338
#define  EXTI_FTSR_TR6 3493,284472
#define  EXTI_FTSR_TR7 3494,284606
#define  EXTI_FTSR_TR8 3495,284740
#define  EXTI_FTSR_TR9 3496,284874
#define  EXTI_FTSR_TR10 3497,285008
#define  EXTI_FTSR_TR11 3498,285143
#define  EXTI_FTSR_TR12 3499,285278
#define  EXTI_FTSR_TR13 3500,285413
#define  EXTI_FTSR_TR14 3501,285548
#define  EXTI_FTSR_TR15 3502,285683
#define  EXTI_FTSR_TR16 3503,285818
#define  EXTI_FTSR_TR17 3504,285953
#define  EXTI_FTSR_TR18 3505,286088
#define  EXTI_FTSR_TR19 3506,286223
#define  EXTI_FTSR_TR20 3507,286358
#define  EXTI_FTSR_TR21 3508,286493
#define  EXTI_FTSR_TR22 3509,286628
#define  EXTI_FTSR_TR29 3510,286763
#define  EXTI_FTSR_TR30 3511,286898
#define  EXTI_FTSR_TR31 3512,287033
#define  EXTI_SWIER_SWIER0 3515,287252
#define  EXTI_SWIER_SWIER1 3516,287365
#define  EXTI_SWIER_SWIER2 3517,287478
#define  EXTI_SWIER_SWIER3 3518,287591
#define  EXTI_SWIER_SWIER4 3519,287704
#define  EXTI_SWIER_SWIER5 3520,287817
#define  EXTI_SWIER_SWIER6 3521,287930
#define  EXTI_SWIER_SWIER7 3522,288043
#define  EXTI_SWIER_SWIER8 3523,288156
#define  EXTI_SWIER_SWIER9 3524,288269
#define  EXTI_SWIER_SWIER10 3525,288382
#define  EXTI_SWIER_SWIER11 3526,288496
#define  EXTI_SWIER_SWIER12 3527,288610
#define  EXTI_SWIER_SWIER13 3528,288724
#define  EXTI_SWIER_SWIER14 3529,288838
#define  EXTI_SWIER_SWIER15 3530,288952
#define  EXTI_SWIER_SWIER16 3531,289066
#define  EXTI_SWIER_SWIER17 3532,289180
#define  EXTI_SWIER_SWIER18 3533,289294
#define  EXTI_SWIER_SWIER19 3534,289408
#define  EXTI_SWIER_SWIER20 3535,289522
#define  EXTI_SWIER_SWIER21 3536,289636
#define  EXTI_SWIER_SWIER22 3537,289750
#define  EXTI_SWIER_SWIER29 3538,289864
#define  EXTI_SWIER_SWIER30 3539,289978
#define  EXTI_SWIER_SWIER31 3540,290092
#define  EXTI_PR_PR0 3543,290290
#define  EXTI_PR_PR1 3544,290397
#define  EXTI_PR_PR2 3545,290504
#define  EXTI_PR_PR3 3546,290611
#define  EXTI_PR_PR4 3547,290718
#define  EXTI_PR_PR5 3548,290825
#define  EXTI_PR_PR6 3549,290932
#define  EXTI_PR_PR7 3550,291039
#define  EXTI_PR_PR8 3551,291146
#define  EXTI_PR_PR9 3552,291253
#define  EXTI_PR_PR10 3553,291360
#define  EXTI_PR_PR11 3554,291468
#define  EXTI_PR_PR12 3555,291576
#define  EXTI_PR_PR13 3556,291684
#define  EXTI_PR_PR14 3557,291792
#define  EXTI_PR_PR15 3558,291900
#define  EXTI_PR_PR16 3559,292008
#define  EXTI_PR_PR17 3560,292116
#define  EXTI_PR_PR18 3561,292224
#define  EXTI_PR_PR19 3562,292332
#define  EXTI_PR_PR20 3563,292440
#define  EXTI_PR_PR21 3564,292548
#define  EXTI_PR_PR22 3565,292656
#define  EXTI_PR_PR29 3566,292764
#define  EXTI_PR_PR30 3567,292872
#define  EXTI_PR_PR31 3568,292980
#define  EXTI_IMR2_MR32 3571,293172
#define  EXTI_IMR2_MR33 3572,293282
#define  EXTI_IMR2_MR34 3573,293392
#define  EXTI_IMR2_MR35 3574,293502
#define  EXTI_EMR2_MR32 3577,293696
#define  EXTI_EMR2_MR33 3578,293802
#define  EXTI_EMR2_MR34 3579,293908
#define  EXTI_EMR2_MR35 3580,294014
#define  EXTI_RTSR2_TR32 3583,294205
#define  EXTI_RTSR2_TR33 3584,294340
#define  EXTI_FTSR2_TR32 3587,294559
#define  EXTI_FTSR2_TR33 3588,294694
#define  EXTI_SWIER2_SWIER32 3591,294913
#define  EXTI_SWIER2_SWIER33 3592,295027
#define  EXTI_PR2_PR32 3595,295225
#define  EXTI_PR2_PR33 3596,295333
#define  FLASH_ACR_LATENCY 3604,295935
#define  FLASH_ACR_LATENCY_0 3605,296047
#define  FLASH_ACR_LATENCY_1 3606,296137
#define  FLASH_ACR_LATENCY_2 3607,296227
#define  FLASH_ACR_HLFCYA 3609,296319
#define  FLASH_ACR_PRFTBE 3610,296434
#define  FLASH_ACR_PRFTBS 3611,296541
#define  FLASH_KEYR_FKEYR 3614,296732
#define  RDP_KEY 3616,296827
#define  FLASH_KEY1 3617,296919
#define  FLASH_KEY2 3618,297013
#define  FLASH_OPTKEYR_OPTKEYR 3621,297191
#define  FLASH_OPTKEY1 3623,297293
#define  FLASH_OPTKEY2 3624,297394
#define  FLASH_SR_BSY 3627,297578
#define  FLASH_SR_PGERR 3628,297667
#define  FLASH_SR_WRPERR 3629,297769
#define  FLASH_SR_EOP 3630,297876
#define  FLASH_CR_PG 3633,298061
#define  FLASH_CR_PER 3634,298157
#define  FLASH_CR_MER 3635,298252
#define  FLASH_CR_OPTPG 3636,298347
#define  FLASH_CR_OPTER 3637,298455
#define  FLASH_CR_STRT 3638,298557
#define  FLASH_CR_LOCK 3639,298647
#define  FLASH_CR_OPTWRE 3640,298736
#define  FLASH_CR_ERRIE 3641,298846
#define  FLASH_CR_EOPIE 3642,298953
#define  FLASH_CR_OBL_LAUNCH 3643,299071
#define  FLASH_AR_FAR 3646,299265
#define  FLASH_OBR_OPTERR 3649,299447
#define  FLASH_OBR_RDPRT 3650,299549
#define  FLASH_OBR_RDPRT_1 3651,299649
#define  FLASH_OBR_RDPRT_2 3652,299757
#define  FLASH_OBR_USER 3654,299867
#define  FLASH_OBR_IWDG_SW 3655,299969
#define  FLASH_OBR_nRST_STOP 3656,300061
#define  FLASH_OBR_nRST_STDBY 3657,300155
#define  FLASH_OBR_nBOOT1 3658,300250
#define  FLASH_OBR_VDDA_MONITOR 3659,300341
#define  FLASH_OBR_SRAM_PE 3660,300438
#define  FLASH_OBR_DATA0 3661,300530
#define  FLASH_OBR_DATA1 3662,300613
#define FLASH_OBR_WDG_SW 3665,300720
#define  FLASH_WRPR_WRP 3668,300848
#define  OB_RDP_RDP 3673,301114
#define  OB_RDP_nRDP 3674,301226
#define  OB_USER_USER 3677,301435
#define  OB_USER_nUSER 3678,301536
#define  OB_WRP0_WRP0 3681,301734
#define  OB_WRP0_nWRP0 3682,301861
#define  OB_WRP1_WRP1 3685,302085
#define  OB_WRP1_nWRP1 3686,302212
#define  OB_WRP2_WRP2 3689,302436
#define  OB_WRP2_nWRP2 3690,302563
#define  OB_WRP3_WRP3 3693,302787
#define  OB_WRP3_nWRP3 3694,302914
#define GPIO_MODER_MODER0 3702,303548
#define GPIO_MODER_MODER0_0 3703,303607
#define GPIO_MODER_MODER0_1 3704,303666
#define GPIO_MODER_MODER1 3705,303725
#define GPIO_MODER_MODER1_0 3706,303784
#define GPIO_MODER_MODER1_1 3707,303843
#define GPIO_MODER_MODER2 3708,303902
#define GPIO_MODER_MODER2_0 3709,303961
#define GPIO_MODER_MODER2_1 3710,304020
#define GPIO_MODER_MODER3 3711,304079
#define GPIO_MODER_MODER3_0 3712,304138
#define GPIO_MODER_MODER3_1 3713,304197
#define GPIO_MODER_MODER4 3714,304256
#define GPIO_MODER_MODER4_0 3715,304315
#define GPIO_MODER_MODER4_1 3716,304374
#define GPIO_MODER_MODER5 3717,304433
#define GPIO_MODER_MODER5_0 3718,304492
#define GPIO_MODER_MODER5_1 3719,304551
#define GPIO_MODER_MODER6 3720,304610
#define GPIO_MODER_MODER6_0 3721,304669
#define GPIO_MODER_MODER6_1 3722,304728
#define GPIO_MODER_MODER7 3723,304787
#define GPIO_MODER_MODER7_0 3724,304846
#define GPIO_MODER_MODER7_1 3725,304905
#define GPIO_MODER_MODER8 3726,304964
#define GPIO_MODER_MODER8_0 3727,305023
#define GPIO_MODER_MODER8_1 3728,305082
#define GPIO_MODER_MODER9 3729,305141
#define GPIO_MODER_MODER9_0 3730,305200
#define GPIO_MODER_MODER9_1 3731,305259
#define GPIO_MODER_MODER10 3732,305318
#define GPIO_MODER_MODER10_0 3733,305377
#define GPIO_MODER_MODER10_1 3734,305436
#define GPIO_MODER_MODER11 3735,305495
#define GPIO_MODER_MODER11_0 3736,305554
#define GPIO_MODER_MODER11_1 3737,305613
#define GPIO_MODER_MODER12 3738,305672
#define GPIO_MODER_MODER12_0 3739,305731
#define GPIO_MODER_MODER12_1 3740,305790
#define GPIO_MODER_MODER13 3741,305849
#define GPIO_MODER_MODER13_0 3742,305908
#define GPIO_MODER_MODER13_1 3743,305967
#define GPIO_MODER_MODER14 3744,306026
#define GPIO_MODER_MODER14_0 3745,306085
#define GPIO_MODER_MODER14_1 3746,306144
#define GPIO_MODER_MODER15 3747,306203
#define GPIO_MODER_MODER15_0 3748,306262
#define GPIO_MODER_MODER15_1 3749,306321
#define GPIO_OTYPER_OT_0 3752,306464
#define GPIO_OTYPER_OT_1 3753,306523
#define GPIO_OTYPER_OT_2 3754,306582
#define GPIO_OTYPER_OT_3 3755,306641
#define GPIO_OTYPER_OT_4 3756,306700
#define GPIO_OTYPER_OT_5 3757,306759
#define GPIO_OTYPER_OT_6 3758,306818
#define GPIO_OTYPER_OT_7 3759,306877
#define GPIO_OTYPER_OT_8 3760,306936
#define GPIO_OTYPER_OT_9 3761,306995
#define GPIO_OTYPER_OT_10 3762,307054
#define GPIO_OTYPER_OT_11 3763,307113
#define GPIO_OTYPER_OT_12 3764,307172
#define GPIO_OTYPER_OT_13 3765,307231
#define GPIO_OTYPER_OT_14 3766,307290
#define GPIO_OTYPER_OT_15 3767,307349
#define GPIO_OSPEEDER_OSPEEDR0 3770,307492
#define GPIO_OSPEEDER_OSPEEDR0_0 3771,307551
#define GPIO_OSPEEDER_OSPEEDR0_1 3772,307610
#define GPIO_OSPEEDER_OSPEEDR1 3773,307669
#define GPIO_OSPEEDER_OSPEEDR1_0 3774,307728
#define GPIO_OSPEEDER_OSPEEDR1_1 3775,307787
#define GPIO_OSPEEDER_OSPEEDR2 3776,307846
#define GPIO_OSPEEDER_OSPEEDR2_0 3777,307905
#define GPIO_OSPEEDER_OSPEEDR2_1 3778,307964
#define GPIO_OSPEEDER_OSPEEDR3 3779,308023
#define GPIO_OSPEEDER_OSPEEDR3_0 3780,308082
#define GPIO_OSPEEDER_OSPEEDR3_1 3781,308141
#define GPIO_OSPEEDER_OSPEEDR4 3782,308200
#define GPIO_OSPEEDER_OSPEEDR4_0 3783,308259
#define GPIO_OSPEEDER_OSPEEDR4_1 3784,308318
#define GPIO_OSPEEDER_OSPEEDR5 3785,308377
#define GPIO_OSPEEDER_OSPEEDR5_0 3786,308436
#define GPIO_OSPEEDER_OSPEEDR5_1 3787,308495
#define GPIO_OSPEEDER_OSPEEDR6 3788,308554
#define GPIO_OSPEEDER_OSPEEDR6_0 3789,308613
#define GPIO_OSPEEDER_OSPEEDR6_1 3790,308672
#define GPIO_OSPEEDER_OSPEEDR7 3791,308731
#define GPIO_OSPEEDER_OSPEEDR7_0 3792,308790
#define GPIO_OSPEEDER_OSPEEDR7_1 3793,308849
#define GPIO_OSPEEDER_OSPEEDR8 3794,308908
#define GPIO_OSPEEDER_OSPEEDR8_0 3795,308967
#define GPIO_OSPEEDER_OSPEEDR8_1 3796,309026
#define GPIO_OSPEEDER_OSPEEDR9 3797,309085
#define GPIO_OSPEEDER_OSPEEDR9_0 3798,309144
#define GPIO_OSPEEDER_OSPEEDR9_1 3799,309203
#define GPIO_OSPEEDER_OSPEEDR10 3800,309262
#define GPIO_OSPEEDER_OSPEEDR10_0 3801,309321
#define GPIO_OSPEEDER_OSPEEDR10_1 3802,309380
#define GPIO_OSPEEDER_OSPEEDR11 3803,309439
#define GPIO_OSPEEDER_OSPEEDR11_0 3804,309498
#define GPIO_OSPEEDER_OSPEEDR11_1 3805,309557
#define GPIO_OSPEEDER_OSPEEDR12 3806,309616
#define GPIO_OSPEEDER_OSPEEDR12_0 3807,309675
#define GPIO_OSPEEDER_OSPEEDR12_1 3808,309734
#define GPIO_OSPEEDER_OSPEEDR13 3809,309793
#define GPIO_OSPEEDER_OSPEEDR13_0 3810,309852
#define GPIO_OSPEEDER_OSPEEDR13_1 3811,309911
#define GPIO_OSPEEDER_OSPEEDR14 3812,309970
#define GPIO_OSPEEDER_OSPEEDR14_0 3813,310029
#define GPIO_OSPEEDER_OSPEEDR14_1 3814,310088
#define GPIO_OSPEEDER_OSPEEDR15 3815,310147
#define GPIO_OSPEEDER_OSPEEDR15_0 3816,310206
#define GPIO_OSPEEDER_OSPEEDR15_1 3817,310265
#define GPIO_PUPDR_PUPDR0 3820,310408
#define GPIO_PUPDR_PUPDR0_0 3821,310467
#define GPIO_PUPDR_PUPDR0_1 3822,310526
#define GPIO_PUPDR_PUPDR1 3823,310585
#define GPIO_PUPDR_PUPDR1_0 3824,310644
#define GPIO_PUPDR_PUPDR1_1 3825,310703
#define GPIO_PUPDR_PUPDR2 3826,310762
#define GPIO_PUPDR_PUPDR2_0 3827,310821
#define GPIO_PUPDR_PUPDR2_1 3828,310880
#define GPIO_PUPDR_PUPDR3 3829,310939
#define GPIO_PUPDR_PUPDR3_0 3830,310998
#define GPIO_PUPDR_PUPDR3_1 3831,311057
#define GPIO_PUPDR_PUPDR4 3832,311116
#define GPIO_PUPDR_PUPDR4_0 3833,311175
#define GPIO_PUPDR_PUPDR4_1 3834,311234
#define GPIO_PUPDR_PUPDR5 3835,311293
#define GPIO_PUPDR_PUPDR5_0 3836,311352
#define GPIO_PUPDR_PUPDR5_1 3837,311411
#define GPIO_PUPDR_PUPDR6 3838,311470
#define GPIO_PUPDR_PUPDR6_0 3839,311529
#define GPIO_PUPDR_PUPDR6_1 3840,311588
#define GPIO_PUPDR_PUPDR7 3841,311647
#define GPIO_PUPDR_PUPDR7_0 3842,311706
#define GPIO_PUPDR_PUPDR7_1 3843,311765
#define GPIO_PUPDR_PUPDR8 3844,311824
#define GPIO_PUPDR_PUPDR8_0 3845,311883
#define GPIO_PUPDR_PUPDR8_1 3846,311942
#define GPIO_PUPDR_PUPDR9 3847,312001
#define GPIO_PUPDR_PUPDR9_0 3848,312060
#define GPIO_PUPDR_PUPDR9_1 3849,312119
#define GPIO_PUPDR_PUPDR10 3850,312178
#define GPIO_PUPDR_PUPDR10_0 3851,312237
#define GPIO_PUPDR_PUPDR10_1 3852,312296
#define GPIO_PUPDR_PUPDR11 3853,312355
#define GPIO_PUPDR_PUPDR11_0 3854,312414
#define GPIO_PUPDR_PUPDR11_1 3855,312473
#define GPIO_PUPDR_PUPDR12 3856,312532
#define GPIO_PUPDR_PUPDR12_0 3857,312591
#define GPIO_PUPDR_PUPDR12_1 3858,312650
#define GPIO_PUPDR_PUPDR13 3859,312709
#define GPIO_PUPDR_PUPDR13_0 3860,312768
#define GPIO_PUPDR_PUPDR13_1 3861,312827
#define GPIO_PUPDR_PUPDR14 3862,312886
#define GPIO_PUPDR_PUPDR14_0 3863,312945
#define GPIO_PUPDR_PUPDR14_1 3864,313004
#define GPIO_PUPDR_PUPDR15 3865,313063
#define GPIO_PUPDR_PUPDR15_0 3866,313122
#define GPIO_PUPDR_PUPDR15_1 3867,313181
#define GPIO_IDR_0 3870,313324
#define GPIO_IDR_1 3871,313383
#define GPIO_IDR_2 3872,313442
#define GPIO_IDR_3 3873,313501
#define GPIO_IDR_4 3874,313560
#define GPIO_IDR_5 3875,313619
#define GPIO_IDR_6 3876,313678
#define GPIO_IDR_7 3877,313737
#define GPIO_IDR_8 3878,313796
#define GPIO_IDR_9 3879,313855
#define GPIO_IDR_10 3880,313914
#define GPIO_IDR_11 3881,313973
#define GPIO_IDR_12 3882,314032
#define GPIO_IDR_13 3883,314091
#define GPIO_IDR_14 3884,314150
#define GPIO_IDR_15 3885,314209
#define GPIO_ODR_0 3888,314352
#define GPIO_ODR_1 3889,314411
#define GPIO_ODR_2 3890,314470
#define GPIO_ODR_3 3891,314529
#define GPIO_ODR_4 3892,314588
#define GPIO_ODR_5 3893,314647
#define GPIO_ODR_6 3894,314706
#define GPIO_ODR_7 3895,314765
#define GPIO_ODR_8 3896,314824
#define GPIO_ODR_9 3897,314883
#define GPIO_ODR_10 3898,314942
#define GPIO_ODR_11 3899,315001
#define GPIO_ODR_12 3900,315060
#define GPIO_ODR_13 3901,315119
#define GPIO_ODR_14 3902,315178
#define GPIO_ODR_15 3903,315237
#define GPIO_BSRR_BS_0 3906,315380
#define GPIO_BSRR_BS_1 3907,315439
#define GPIO_BSRR_BS_2 3908,315498
#define GPIO_BSRR_BS_3 3909,315557
#define GPIO_BSRR_BS_4 3910,315616
#define GPIO_BSRR_BS_5 3911,315675
#define GPIO_BSRR_BS_6 3912,315734
#define GPIO_BSRR_BS_7 3913,315793
#define GPIO_BSRR_BS_8 3914,315852
#define GPIO_BSRR_BS_9 3915,315911
#define GPIO_BSRR_BS_10 3916,315970
#define GPIO_BSRR_BS_11 3917,316029
#define GPIO_BSRR_BS_12 3918,316088
#define GPIO_BSRR_BS_13 3919,316147
#define GPIO_BSRR_BS_14 3920,316206
#define GPIO_BSRR_BS_15 3921,316265
#define GPIO_BSRR_BR_0 3922,316324
#define GPIO_BSRR_BR_1 3923,316383
#define GPIO_BSRR_BR_2 3924,316442
#define GPIO_BSRR_BR_3 3925,316501
#define GPIO_BSRR_BR_4 3926,316560
#define GPIO_BSRR_BR_5 3927,316619
#define GPIO_BSRR_BR_6 3928,316678
#define GPIO_BSRR_BR_7 3929,316737
#define GPIO_BSRR_BR_8 3930,316796
#define GPIO_BSRR_BR_9 3931,316855
#define GPIO_BSRR_BR_10 3932,316914
#define GPIO_BSRR_BR_11 3933,316973
#define GPIO_BSRR_BR_12 3934,317032
#define GPIO_BSRR_BR_13 3935,317091
#define GPIO_BSRR_BR_14 3936,317150
#define GPIO_BSRR_BR_15 3937,317209
#define GPIO_LCKR_LCK0 3940,317352
#define GPIO_LCKR_LCK1 3941,317411
#define GPIO_LCKR_LCK2 3942,317470
#define GPIO_LCKR_LCK3 3943,317529
#define GPIO_LCKR_LCK4 3944,317588
#define GPIO_LCKR_LCK5 3945,317647
#define GPIO_LCKR_LCK6 3946,317706
#define GPIO_LCKR_LCK7 3947,317765
#define GPIO_LCKR_LCK8 3948,317824
#define GPIO_LCKR_LCK9 3949,317883
#define GPIO_LCKR_LCK10 3950,317942
#define GPIO_LCKR_LCK11 3951,318001
#define GPIO_LCKR_LCK12 3952,318060
#define GPIO_LCKR_LCK13 3953,318119
#define GPIO_LCKR_LCK14 3954,318178
#define GPIO_LCKR_LCK15 3955,318237
#define GPIO_LCKR_LCKK 3956,318296
#define GPIO_AFRL_AFRL0 3959,318439
#define GPIO_AFRL_AFRL1 3960,318498
#define GPIO_AFRL_AFRL2 3961,318557
#define GPIO_AFRL_AFRL3 3962,318616
#define GPIO_AFRL_AFRL4 3963,318675
#define GPIO_AFRL_AFRL5 3964,318734
#define GPIO_AFRL_AFRL6 3965,318793
#define GPIO_AFRL_AFRL7 3966,318852
#define GPIO_AFRH_AFRH0 3969,318995
#define GPIO_AFRH_AFRH1 3970,319054
#define GPIO_AFRH_AFRH2 3971,319113
#define GPIO_AFRH_AFRH3 3972,319172
#define GPIO_AFRH_AFRH4 3973,319231
#define GPIO_AFRH_AFRH5 3974,319290
#define GPIO_AFRH_AFRH6 3975,319349
#define GPIO_AFRH_AFRH7 3976,319408
#define GPIO_BRR_BR_0 3979,319551
#define GPIO_BRR_BR_1 3980,319610
#define GPIO_BRR_BR_2 3981,319669
#define GPIO_BRR_BR_3 3982,319728
#define GPIO_BRR_BR_4 3983,319787
#define GPIO_BRR_BR_5 3984,319846
#define GPIO_BRR_BR_6 3985,319905
#define GPIO_BRR_BR_7 3986,319964
#define GPIO_BRR_BR_8 3987,320023
#define GPIO_BRR_BR_9 3988,320082
#define GPIO_BRR_BR_10 3989,320141
#define GPIO_BRR_BR_11 3990,320200
#define GPIO_BRR_BR_12 3991,320259
#define GPIO_BRR_BR_13 3992,320318
#define GPIO_BRR_BR_14 3993,320377
#define GPIO_BRR_BR_15 3994,320436
#define HRTIM_MCR_CK_PSC 4002,320989
#define HRTIM_MCR_CK_PSC_0 4003,321067
#define HRTIM_MCR_CK_PSC_1 4004,321147
#define HRTIM_MCR_CK_PSC_2 4005,321227
#define HRTIM_MCR_CONT 4007,321309
#define HRTIM_MCR_RETRIG 4008,321388
#define HRTIM_MCR_HALF 4009,321470
#define HRTIM_MCR_SYNC_IN 4011,321545
#define HRTIM_MCR_SYNC_IN_0 4012,321637
#define HRTIM_MCR_SYNC_IN_1 4013,321728
#define HRTIM_MCR_SYNCRSTM 4014,321819
#define HRTIM_MCR_SYNCSTRTM 4015,321911
#define HRTIM_MCR_SYNC_OUT 4016,322003
#define HRTIM_MCR_SYNC_OUT_0 4017,322096
#define HRTIM_MCR_SYNC_OUT_1 4018,322188
#define HRTIM_MCR_SYNC_SRC 4019,322280
#define HRTIM_MCR_SYNC_SRC_0 4020,322366
#define HRTIM_MCR_SYNC_SRC_1 4021,322458
#define HRTIM_MCR_MCEN 4023,322552
#define HRTIM_MCR_TACEN 4024,322637
#define HRTIM_MCR_TBCEN 4025,322723
#define HRTIM_MCR_TCCEN 4026,322809
#define HRTIM_MCR_TDCEN 4027,322895
#define HRTIM_MCR_TECEN 4028,322981
#define HRTIM_MCR_DACSYNC 4030,323069
#define HRTIM_MCR_DACSYNC_0 4031,323156
#define HRTIM_MCR_DACSYNC_1 4032,323244
#define HRTIM_MCR_PREEN 4034,323334
#define HRTIM_MCR_MREPU 4035,323419
#define HRTIM_MCR_BRSTDMA 4037,323509
#define HRTIM_MCR_BRSTDMA_0 4038,323589
#define HRTIM_MCR_BRSTDMA_1 4039,323674
#define HRTIM_MISR_MCMP1 4042,323844
#define HRTIM_MISR_MCMP2 4043,323937
#define HRTIM_MISR_MCMP3 4044,324030
#define HRTIM_MISR_MCMP4 4045,324123
#define HRTIM_MISR_MREP 4046,324216
#define HRTIM_MISR_SYNC 4047,324310
#define HRTIM_MISR_MUPD 4048,324408
#define HRTIM_MICR_MCMP1 4051,324582
#define HRTIM_MICR_MCMP2 4052,324681
#define HRTIM_MICR_MCMP3 4053,324780
#define HRTIM_MICR_MCMP4 4054,324879
#define HRTIM_MICR_MREP 4055,324978
#define HRTIM_MICR_SYNC 4056,325078
#define HRTIM_MICR_MUPD 4057,325182
#define HRTIM_MDIER_MCMP1IE 4060,325362
#define HRTIM_MDIER_MCMP2IE 4061,325460
#define HRTIM_MDIER_MCMP3IE 4062,325558
#define HRTIM_MDIER_MCMP4IE 4063,325656
#define HRTIM_MDIER_MREPIE 4064,325754
#define HRTIM_MDIER_SYNCIE 4065,325853
#define HRTIM_MDIER_MUPDIE 4066,325956
#define HRTIM_MDIER_MCMP1DE 4068,326053
#define HRTIM_MDIER_MCMP2DE 4069,326145
#define HRTIM_MDIER_MCMP3DE 4070,326237
#define HRTIM_MDIER_MCMP4DE 4071,326329
#define HRTIM_MDIER_MREPDE 4072,326421
#define HRTIM_MDIER_SYNCDE 4073,326514
#define HRTIM_MDIER_MUPDDE 4074,326611
#define  HRTIM_MCNTR_MCNTR 4077,326784
#define  HRTIM_MPER_MPER 4080,326950
#define  HRTIM_MREP_MREP 4083,327116
#define  HRTIM_MCMP1R_MCMP1R 4086,327286
#define  HRTIM_MCMP2R_MCMP2R 4089,327454
#define  HRTIM_MCMP3R_MCMP3R 4092,327622
#define  HRTIM_MCMP4R_MCMP4R 4095,327790
#define HRTIM_MCMP1R_MCMP2R 4098,327896
#define HRTIM_MCMP1R_MCMP3R 4099,327945
#define HRTIM_MCMP1R_MCMP4R 4100,327994
#define HRTIM_TIMCR_CK_PSC 4103,328127
#define HRTIM_TIMCR_CK_PSC_0 4104,328211
#define HRTIM_TIMCR_CK_PSC_1 4105,328291
#define HRTIM_TIMCR_CK_PSC_2 4106,328371
#define HRTIM_TIMCR_CONT 4108,328453
#define HRTIM_TIMCR_RETRIG 4109,328539
#define HRTIM_TIMCR_HALF 4110,328627
#define HRTIM_TIMCR_PSHPLL 4111,328707
#define HRTIM_TIMCR_SYNCRST 4113,328794
#define HRTIM_TIMCR_SYNCSTRT 4114,328887
#define HRTIM_TIMCR_DELCMP2 4116,328982
#define HRTIM_TIMCR_DELCMP2_0 4117,329082
#define HRTIM_TIMCR_DELCMP2_1 4118,329178
#define HRTIM_TIMCR_DELCMP4 4119,329274
#define HRTIM_TIMCR_DELCMP4_0 4120,329374
#define HRTIM_TIMCR_DELCMP4_1 4121,329470
#define HRTIM_TIMCR_TREPU 4123,329568
#define HRTIM_TIMCR_TRSTU 4124,329656
#define HRTIM_TIMCR_TAU 4125,329739
#define HRTIM_TIMCR_TBU 4126,329843
#define HRTIM_TIMCR_TCU 4127,329947
#define HRTIM_TIMCR_TDU 4128,330051
#define HRTIM_TIMCR_TEU 4129,330155
#define HRTIM_TIMCR_MSTU 4130,330259
#define HRTIM_TIMCR_DACSYNC 4132,330339
#define HRTIM_TIMCR_DACSYNC_0 4133,330428
#define HRTIM_TIMCR_DACSYNC_1 4134,330518
#define HRTIM_TIMCR_PREEN 4135,330608
#define HRTIM_TIMCR_UPDGAT 4137,330696
#define HRTIM_TIMCR_UPDGAT_0 4138,330786
#define HRTIM_TIMCR_UPDGAT_1 4139,330871
#define HRTIM_TIMCR_UPDGAT_2 4140,330956
#define HRTIM_TIMCR_UPDGAT_3 4141,331041
#define HRTIM_TIMISR_CMP1 4144,331211
#define HRTIM_TIMISR_CMP2 4145,331308
#define HRTIM_TIMISR_CMP3 4146,331405
#define HRTIM_TIMISR_CMP4 4147,331502
#define HRTIM_TIMISR_REP 4148,331599
#define HRTIM_TIMISR_UPD 4149,331697
#define HRTIM_TIMISR_CPT1 4150,331791
#define HRTIM_TIMISR_CPT2 4151,331888
#define HRTIM_TIMISR_SET1 4152,331985
#define HRTIM_TIMISR_RST1 4153,332085
#define HRTIM_TIMISR_SET2 4154,332187
#define HRTIM_TIMISR_RST2 4155,332287
#define HRTIM_TIMISR_RST 4156,332389
#define HRTIM_TIMISR_DLYPRT 4157,332482
#define HRTIM_TIMISR_CPPSTAT 4158,332595
#define HRTIM_TIMISR_IPPSTAT 4159,332690
#define HRTIM_TIMISR_O1STAT 4160,332782
#define HRTIM_TIMISR_O2STAT 4161,332874
#define HRTIM_TIMISR_O1CPY 4162,332966
#define HRTIM_TIMISR_O2CPY 4163,333057
#define HRTIM_TIMICR_CMP1C 4166,333232
#define HRTIM_TIMICR_CMP2C 4167,333326
#define HRTIM_TIMICR_CMP3C 4168,333420
#define HRTIM_TIMICR_CMP4C 4169,333514
#define HRTIM_TIMICR_REPC 4170,333608
#define HRTIM_TIMICR_UPDC 4171,333703
#define HRTIM_TIMICR_CPT1C 4172,333794
#define HRTIM_TIMICR_CPT2C 4173,333888
#define HRTIM_TIMICR_SET1C 4174,333982
#define HRTIM_TIMICR_RST1C 4175,334079
#define HRTIM_TIMICR_SET2C 4176,334178
#define HRTIM_TIMICR_RST2C 4177,334275
#define HRTIM_TIMICR_RSTC 4178,334374
#define HRTIM_TIMICR_DLYPRT1C 4179,334464
#define HRTIM_TIMICR_DLYPRT2C 4180,334574
#define HRTIM_TIMDIER_CMP1IE 4183,334768
#define HRTIM_TIMDIER_CMP2IE 4184,334870
#define HRTIM_TIMDIER_CMP3IE 4185,334972
#define HRTIM_TIMDIER_CMP4IE 4186,335074
#define HRTIM_TIMDIER_REPIE 4187,335176
#define HRTIM_TIMDIER_UPDIE 4188,335279
#define HRTIM_TIMDIER_CPT1IE 4189,335378
#define HRTIM_TIMDIER_CPT2IE 4190,335480
#define HRTIM_TIMDIER_SET1IE 4191,335582
#define HRTIM_TIMDIER_RST1IE 4192,335687
#define HRTIM_TIMDIER_SET2IE 4193,335794
#define HRTIM_TIMDIER_RST2IE 4194,335899
#define HRTIM_TIMDIER_RSTIE 4195,336006
#define HRTIM_TIMDIER_DLYPRTIE 4196,336104
#define HRTIM_TIMDIER_CMP1DE 4198,336215
#define HRTIM_TIMDIER_CMP2DE 4199,336315
#define HRTIM_TIMDIER_CMP3DE 4200,336415
#define HRTIM_TIMDIER_CMP4DE 4201,336515
#define HRTIM_TIMDIER_REPDE 4202,336615
#define HRTIM_TIMDIER_UPDDE 4203,336716
#define HRTIM_TIMDIER_CPT1DE 4204,336813
#define HRTIM_TIMDIER_CPT2DE 4205,336913
#define HRTIM_TIMDIER_SET1DE 4206,337013
#define HRTIM_TIMDIER_RST1DE 4207,337116
#define HRTIM_TIMDIER_SET2DE 4208,337221
#define HRTIM_TIMDIER_RST2DE 4209,337324
#define HRTIM_TIMDIER_RSTDE 4210,337429
#define HRTIM_TIMDIER_DLYPRTDE 4211,337525
#define  HRTIM_CNTR_CNTR 4214,337713
#define  HRTIM_PER_PER 4217,337878
#define  HRTIM_REP_REP 4220,338042
#define  HRTIM_CMP1R_CMP1R 4223,338211
#define  HRTIM_CMP1CR_CMP1CR 4226,338378
#define  HRTIM_CMP2R_CMP2R 4229,338546
#define  HRTIM_CMP3R_CMP3R 4232,338712
#define  HRTIM_CMP4R_CMP4R 4235,338878
#define  HRTIM_CPT1R_CPT1R 4238,339043
#define  HRTIM_CPT2R_CPT2R 4241,339208
#define HRTIM_DTR_DTR 4244,339373
#define HRTIM_DTR_DTR_0 4245,339463
#define HRTIM_DTR_DTR_1 4246,339553
#define HRTIM_DTR_DTR_2 4247,339643
#define HRTIM_DTR_DTR_3 4248,339733
#define HRTIM_DTR_DTR_4 4249,339823
#define HRTIM_DTR_DTR_5 4250,339913
#define HRTIM_DTR_DTR_6 4251,340003
#define HRTIM_DTR_DTR_7 4252,340093
#define HRTIM_DTR_DTR_8 4253,340183
#define HRTIM_DTR_SDTR 4254,340273
#define HRTIM_DTR_DTPRSC 4255,340368
#define HRTIM_DTR_DTPRSC_0 4256,340455
#define HRTIM_DTR_DTPRSC_1 4257,340548
#define HRTIM_DTR_DTPRSC_2 4258,340641
#define HRTIM_DTR_DTRSLK 4259,340734
#define HRTIM_DTR_DTRLK 4260,340828
#define HRTIM_DTR_DTF 4261,340917
#define HRTIM_DTR_DTF_0 4262,341008
#define HRTIM_DTR_DTF_1 4263,341099
#define HRTIM_DTR_DTF_2 4264,341190
#define HRTIM_DTR_DTF_3 4265,341281
#define HRTIM_DTR_DTF_4 4266,341372
#define HRTIM_DTR_DTF_5 4267,341463
#define HRTIM_DTR_DTF_6 4268,341554
#define HRTIM_DTR_DTF_7 4269,341645
#define HRTIM_DTR_DTF_8 4270,341736
#define HRTIM_DTR_SDTF 4271,341827
#define HRTIM_DTR_DTFSLK 4272,341923
#define HRTIM_DTR_DTFLK 4273,342018
#define HRTIM_SET1R_SST 4276,342192
#define HRTIM_SET1R_RESYNC 4277,342280
#define HRTIM_SET1R_PER 4278,342373
#define HRTIM_SET1R_CMP1 4279,342455
#define HRTIM_SET1R_CMP2 4280,342540
#define HRTIM_SET1R_CMP3 4281,342625
#define HRTIM_SET1R_CMP4 4282,342710
#define HRTIM_SET1R_MSTPER 4284,342797
#define HRTIM_SET1R_MSTCMP1 4285,342878
#define HRTIM_SET1R_MSTCMP2 4286,342962
#define HRTIM_SET1R_MSTCMP3 4287,343046
#define HRTIM_SET1R_MSTCMP4 4288,343130
#define HRTIM_SET1R_TIMEVNT1 4290,343216
#define HRTIM_SET1R_TIMEVNT2 4291,343296
#define HRTIM_SET1R_TIMEVNT3 4292,343376
#define HRTIM_SET1R_TIMEVNT4 4293,343456
#define HRTIM_SET1R_TIMEVNT5 4294,343536
#define HRTIM_SET1R_TIMEVNT6 4295,343616
#define HRTIM_SET1R_TIMEVNT7 4296,343696
#define HRTIM_SET1R_TIMEVNT8 4297,343776
#define HRTIM_SET1R_TIMEVNT9 4298,343856
#define HRTIM_SET1R_EXTVNT1 4300,343938
#define HRTIM_SET1R_EXTVNT2 4301,344020
#define HRTIM_SET1R_EXTVNT3 4302,344102
#define HRTIM_SET1R_EXTVNT4 4303,344184
#define HRTIM_SET1R_EXTVNT5 4304,344266
#define HRTIM_SET1R_EXTVNT6 4305,344348
#define HRTIM_SET1R_EXTVNT7 4306,344430
#define HRTIM_SET1R_EXTVNT8 4307,344512
#define HRTIM_SET1R_EXTVNT9 4308,344594
#define HRTIM_SET1R_EXTVNT10 4309,344676
#define HRTIM_SET1R_UPDATE 4311,344761
#define HRTIM_RST1R_SRT 4314,344955
#define HRTIM_RST1R_RESYNC 4315,345045
#define HRTIM_RST1R_PER 4316,345138
#define HRTIM_RST1R_CMP1 4317,345220
#define HRTIM_RST1R_CMP2 4318,345305
#define HRTIM_RST1R_CMP3 4319,345390
#define HRTIM_RST1R_CMP4 4320,345475
#define HRTIM_RST1R_MSTPER 4322,345562
#define HRTIM_RST1R_MSTCMP1 4323,345643
#define HRTIM_RST1R_MSTCMP2 4324,345727
#define HRTIM_RST1R_MSTCMP3 4325,345811
#define HRTIM_RST1R_MSTCMP4 4326,345895
#define HRTIM_RST1R_TIMEVNT1 4328,345981
#define HRTIM_RST1R_TIMEVNT2 4329,346061
#define HRTIM_RST1R_TIMEVNT3 4330,346141
#define HRTIM_RST1R_TIMEVNT4 4331,346221
#define HRTIM_RST1R_TIMEVNT5 4332,346301
#define HRTIM_RST1R_TIMEVNT6 4333,346381
#define HRTIM_RST1R_TIMEVNT7 4334,346461
#define HRTIM_RST1R_TIMEVNT8 4335,346541
#define HRTIM_RST1R_TIMEVNT9 4336,346621
#define HRTIM_RST1R_EXTVNT1 4338,346703
#define HRTIM_RST1R_EXTVNT2 4339,346785
#define HRTIM_RST1R_EXTVNT3 4340,346867
#define HRTIM_RST1R_EXTVNT4 4341,346949
#define HRTIM_RST1R_EXTVNT5 4342,347031
#define HRTIM_RST1R_EXTVNT6 4343,347113
#define HRTIM_RST1R_EXTVNT7 4344,347195
#define HRTIM_RST1R_EXTVNT8 4345,347277
#define HRTIM_RST1R_EXTVNT9 4346,347359
#define HRTIM_RST1R_EXTVNT10 4347,347441
#define HRTIM_RST1R_UPDATE 4349,347526
#define HRTIM_SET2R_SST 4353,347722
#define HRTIM_SET2R_RESYNC 4354,347810
#define HRTIM_SET2R_PER 4355,347903
#define HRTIM_SET2R_CMP1 4356,347985
#define HRTIM_SET2R_CMP2 4357,348070
#define HRTIM_SET2R_CMP3 4358,348155
#define HRTIM_SET2R_CMP4 4359,348240
#define HRTIM_SET2R_MSTPER 4361,348327
#define HRTIM_SET2R_MSTCMP1 4362,348408
#define HRTIM_SET2R_MSTCMP2 4363,348492
#define HRTIM_SET2R_MSTCMP3 4364,348576
#define HRTIM_SET2R_MSTCMP4 4365,348660
#define HRTIM_SET2R_TIMEVNT1 4367,348746
#define HRTIM_SET2R_TIMEVNT2 4368,348826
#define HRTIM_SET2R_TIMEVNT3 4369,348906
#define HRTIM_SET2R_TIMEVNT4 4370,348986
#define HRTIM_SET2R_TIMEVNT5 4371,349066
#define HRTIM_SET2R_TIMEVNT6 4372,349146
#define HRTIM_SET2R_TIMEVNT7 4373,349226
#define HRTIM_SET2R_TIMEVNT8 4374,349306
#define HRTIM_SET2R_TIMEVNT9 4375,349386
#define HRTIM_SET2R_EXTVNT1 4377,349468
#define HRTIM_SET2R_EXTVNT2 4378,349550
#define HRTIM_SET2R_EXTVNT3 4379,349632
#define HRTIM_SET2R_EXTVNT4 4380,349714
#define HRTIM_SET2R_EXTVNT5 4381,349796
#define HRTIM_SET2R_EXTVNT6 4382,349878
#define HRTIM_SET2R_EXTVNT7 4383,349960
#define HRTIM_SET2R_EXTVNT8 4384,350042
#define HRTIM_SET2R_EXTVNT9 4385,350124
#define HRTIM_SET2R_EXTVNT10 4386,350206
#define HRTIM_SET2R_UPDATE 4388,350291
#define HRTIM_RST2R_SRT 4391,350485
#define HRTIM_RST2R_RESYNC 4392,350575
#define HRTIM_RST2R_PER 4393,350668
#define HRTIM_RST2R_CMP1 4394,350750
#define HRTIM_RST2R_CMP2 4395,350835
#define HRTIM_RST2R_CMP3 4396,350920
#define HRTIM_RST2R_CMP4 4397,351005
#define HRTIM_RST2R_MSTPER 4399,351092
#define HRTIM_RST2R_MSTCMP1 4400,351173
#define HRTIM_RST2R_MSTCMP2 4401,351257
#define HRTIM_RST2R_MSTCMP3 4402,351341
#define HRTIM_RST2R_MSTCMP4 4403,351425
#define HRTIM_RST2R_TIMEVNT1 4405,351511
#define HRTIM_RST2R_TIMEVNT2 4406,351591
#define HRTIM_RST2R_TIMEVNT3 4407,351671
#define HRTIM_RST2R_TIMEVNT4 4408,351751
#define HRTIM_RST2R_TIMEVNT5 4409,351831
#define HRTIM_RST2R_TIMEVNT6 4410,351911
#define HRTIM_RST2R_TIMEVNT7 4411,351991
#define HRTIM_RST2R_TIMEVNT8 4412,352071
#define HRTIM_RST2R_TIMEVNT9 4413,352151
#define HRTIM_RST2R_EXTVNT1 4415,352233
#define HRTIM_RST2R_EXTVNT2 4416,352315
#define HRTIM_RST2R_EXTVNT3 4417,352397
#define HRTIM_RST2R_EXTVNT4 4418,352479
#define HRTIM_RST2R_EXTVNT5 4419,352561
#define HRTIM_RST2R_EXTVNT6 4420,352643
#define HRTIM_RST2R_EXTVNT7 4421,352725
#define HRTIM_RST2R_EXTVNT8 4422,352807
#define HRTIM_RST2R_EXTVNT9 4423,352889
#define HRTIM_RST2R_EXTVNT10 4424,352971
#define HRTIM_RST2R_UPDATE 4426,353056
#define HRTIM_EEFR1_EE1LTCH 4429,353250
#define HRTIM_EEFR1_EE1FLTR 4430,353339
#define HRTIM_EEFR1_EE1FLTR_0 4431,353434
#define HRTIM_EEFR1_EE1FLTR_1 4432,353524
#define HRTIM_EEFR1_EE1FLTR_2 4433,353612
#define HRTIM_EEFR1_EE1FLTR_3 4434,353701
#define HRTIM_EEFR1_EE2LTCH 4436,353792
#define HRTIM_EEFR1_EE2FLTR 4437,353881
#define HRTIM_EEFR1_EE2FLTR_0 4438,353976
#define HRTIM_EEFR1_EE2FLTR_1 4439,354066
#define HRTIM_EEFR1_EE2FLTR_2 4440,354154
#define HRTIM_EEFR1_EE2FLTR_3 4441,354243
#define HRTIM_EEFR1_EE3LTCH 4443,354334
#define HRTIM_EEFR1_EE3FLTR 4444,354423
#define HRTIM_EEFR1_EE3FLTR_0 4445,354518
#define HRTIM_EEFR1_EE3FLTR_1 4446,354608
#define HRTIM_EEFR1_EE3FLTR_2 4447,354696
#define HRTIM_EEFR1_EE3FLTR_3 4448,354785
#define HRTIM_EEFR1_EE4LTCH 4450,354876
#define HRTIM_EEFR1_EE4FLTR 4451,354965
#define HRTIM_EEFR1_EE4FLTR_0 4452,355060
#define HRTIM_EEFR1_EE4FLTR_1 4453,355150
#define HRTIM_EEFR1_EE4FLTR_2 4454,355238
#define HRTIM_EEFR1_EE4FLTR_3 4455,355327
#define HRTIM_EEFR1_EE5LTCH 4457,355418
#define HRTIM_EEFR1_EE5FLTR 4458,355506
#define HRTIM_EEFR1_EE5FLTR_0 4459,355601
#define HRTIM_EEFR1_EE5FLTR_1 4460,355691
#define HRTIM_EEFR1_EE5FLTR_2 4461,355779
#define HRTIM_EEFR1_EE5FLTR_3 4462,355868
#define HRTIM_EEFR2_EE6LTCH 4465,356041
#define HRTIM_EEFR2_EE6FLTR 4466,356130
#define HRTIM_EEFR2_EE6FLTR_0 4467,356225
#define HRTIM_EEFR2_EE6FLTR_1 4468,356315
#define HRTIM_EEFR2_EE6FLTR_2 4469,356403
#define HRTIM_EEFR2_EE6FLTR_3 4470,356492
#define HRTIM_EEFR2_EE7LTCH 4472,356583
#define HRTIM_EEFR2_EE7FLTR 4473,356672
#define HRTIM_EEFR2_EE7FLTR_0 4474,356767
#define HRTIM_EEFR2_EE7FLTR_1 4475,356857
#define HRTIM_EEFR2_EE7FLTR_2 4476,356945
#define HRTIM_EEFR2_EE7FLTR_3 4477,357034
#define HRTIM_EEFR2_EE8LTCH 4479,357125
#define HRTIM_EEFR2_EE8FLTR 4480,357214
#define HRTIM_EEFR2_EE8FLTR_0 4481,357309
#define HRTIM_EEFR2_EE8FLTR_1 4482,357399
#define HRTIM_EEFR2_EE8FLTR_2 4483,357487
#define HRTIM_EEFR2_EE8FLTR_3 4484,357576
#define HRTIM_EEFR2_EE9LTCH 4486,357667
#define HRTIM_EEFR2_EE9FLTR 4487,357756
#define HRTIM_EEFR2_EE9FLTR_0 4488,357851
#define HRTIM_EEFR2_EE9FLTR_1 4489,357941
#define HRTIM_EEFR2_EE9FLTR_2 4490,358029
#define HRTIM_EEFR2_EE9FLTR_3 4491,358118
#define HRTIM_EEFR2_EE10LTCH 4493,358209
#define HRTIM_EEFR2_EE10FLTR 4494,358299
#define HRTIM_EEFR2_EE10FLTR_0 4495,358396
#define HRTIM_EEFR2_EE10FLTR_1 4496,358488
#define HRTIM_EEFR2_EE10FLTR_2 4497,358578
#define HRTIM_EEFR2_EE10FLTR_3 4498,358669
#define HRTIM_RSTR_UPDATE 4501,358844
#define HRTIM_RSTR_CMP2 4502,358921
#define HRTIM_RSTR_CMP4 4503,359000
#define HRTIM_RSTR_MSTPER 4505,359081
#define HRTIM_RSTR_MSTCMP1 4506,359159
#define HRTIM_RSTR_MSTCMP2 4507,359239
#define HRTIM_RSTR_MSTCMP3 4508,359319
#define HRTIM_RSTR_MSTCMP4 4509,359399
#define HRTIM_RSTR_EXTEVNT1 4511,359481
#define HRTIM_RSTR_EXTEVNT2 4512,359562
#define HRTIM_RSTR_EXTEVNT3 4513,359643
#define HRTIM_RSTR_EXTEVNT4 4514,359724
#define HRTIM_RSTR_EXTEVNT5 4515,359805
#define HRTIM_RSTR_EXTEVNT6 4516,359886
#define HRTIM_RSTR_EXTEVNT7 4517,359967
#define HRTIM_RSTR_EXTEVNT8 4518,360048
#define HRTIM_RSTR_EXTEVNT9 4519,360129
#define HRTIM_RSTR_EXTEVNT10 4520,360210
#define HRTIM_RSTR_TIMBCMP1 4522,360294
#define HRTIM_RSTR_TIMBCMP2 4523,360376
#define HRTIM_RSTR_TIMBCMP4 4524,360458
#define HRTIM_RSTR_TIMCCMP1 4526,360542
#define HRTIM_RSTR_TIMCCMP2 4527,360624
#define HRTIM_RSTR_TIMCCMP4 4528,360706
#define HRTIM_RSTR_TIMDCMP1 4530,360790
#define HRTIM_RSTR_TIMDCMP2 4531,360872
#define HRTIM_RSTR_TIMDCMP4 4532,360954
#define HRTIM_RSTR_TIMECMP1 4534,361038
#define HRTIM_RSTR_TIMECMP2 4535,361120
#define HRTIM_RSTR_TIMECMP4 4536,361202
#define HRTIM_CHPR_CARFRQ 4539,361368
#define HRTIM_CHPR_CARFRQ_0 4540,361461
#define HRTIM_CHPR_CARFRQ_1 4541,361560
#define HRTIM_CHPR_CARFRQ_2 4542,361659
#define HRTIM_CHPR_CARFRQ_3 4543,361758
#define HRTIM_CHPR_CARDTY 4545,361859
#define HRTIM_CHPR_CARDTY_0 4546,361953
#define HRTIM_CHPR_CARDTY_1 4547,362053
#define HRTIM_CHPR_CARDTY_2 4548,362153
#define HRTIM_CHPR_STRPW 4550,362255
#define HRTIM_CHPR_STRPW_0 4551,362348
#define HRTIM_CHPR_STRPW_1 4552,362447
#define HRTIM_CHPR_STRPW_2 4553,362546
#define HRTIM_CHPR_STRPW_3 4554,362645
#define HRTIM_CPT1CR_SWCPT 4557,362828
#define HRTIM_CPT1CR_UPDCPT 4558,362912
#define HRTIM_CPT1CR_EXEV1CPT 4559,362994
#define HRTIM_CPT1CR_EXEV2CPT 4560,363086
#define HRTIM_CPT1CR_EXEV3CPT 4561,363178
#define HRTIM_CPT1CR_EXEV4CPT 4562,363270
#define HRTIM_CPT1CR_EXEV5CPT 4563,363362
#define HRTIM_CPT1CR_EXEV6CPT 4564,363454
#define HRTIM_CPT1CR_EXEV7CPT 4565,363546
#define HRTIM_CPT1CR_EXEV8CPT 4566,363638
#define HRTIM_CPT1CR_EXEV9CPT 4567,363730
#define HRTIM_CPT1CR_EXEV10CPT 4568,363822
#define HRTIM_CPT1CR_TA1SET 4570,363917
#define HRTIM_CPT1CR_TA1RST 4571,364005
#define HRTIM_CPT1CR_TIMACMP1 4572,364095
#define HRTIM_CPT1CR_TIMACMP2 4573,364180
#define HRTIM_CPT1CR_TB1SET 4575,364267
#define HRTIM_CPT1CR_TB1RST 4576,364355
#define HRTIM_CPT1CR_TIMBCMP1 4577,364445
#define HRTIM_CPT1CR_TIMBCMP2 4578,364530
#define HRTIM_CPT1CR_TC1SET 4580,364617
#define HRTIM_CPT1CR_TC1RST 4581,364705
#define HRTIM_CPT1CR_TIMCCMP1 4582,364795
#define HRTIM_CPT1CR_TIMCCMP2 4583,364880
#define HRTIM_CPT1CR_TD1SET 4585,364967
#define HRTIM_CPT1CR_TD1RST 4586,365055
#define HRTIM_CPT1CR_TIMDCMP1 4587,365145
#define HRTIM_CPT1CR_TIMDCMP2 4588,365230
#define HRTIM_CPT1CR_TE1SET 4590,365317
#define HRTIM_CPT1CR_TE1RST 4591,365405
#define HRTIM_CPT1CR_TIMECMP1 4592,365495
#define HRTIM_CPT1CR_TIMECMP2 4593,365580
#define HRTIM_CPT2CR_SWCPT 4596,365749
#define HRTIM_CPT2CR_UPDCPT 4597,365833
#define HRTIM_CPT2CR_EXEV1CPT 4598,365915
#define HRTIM_CPT2CR_EXEV2CPT 4599,366007
#define HRTIM_CPT2CR_EXEV3CPT 4600,366099
#define HRTIM_CPT2CR_EXEV4CPT 4601,366191
#define HRTIM_CPT2CR_EXEV5CPT 4602,366283
#define HRTIM_CPT2CR_EXEV6CPT 4603,366375
#define HRTIM_CPT2CR_EXEV7CPT 4604,366467
#define HRTIM_CPT2CR_EXEV8CPT 4605,366559
#define HRTIM_CPT2CR_EXEV9CPT 4606,366651
#define HRTIM_CPT2CR_EXEV10CPT 4607,366743
#define HRTIM_CPT2CR_TA1SET 4609,366838
#define HRTIM_CPT2CR_TA1RST 4610,366926
#define HRTIM_CPT2CR_TIMACMP1 4611,367016
#define HRTIM_CPT2CR_TIMACMP2 4612,367101
#define HRTIM_CPT2CR_TB1SET 4614,367188
#define HRTIM_CPT2CR_TB1RST 4615,367276
#define HRTIM_CPT2CR_TIMBCMP1 4616,367366
#define HRTIM_CPT2CR_TIMBCMP2 4617,367451
#define HRTIM_CPT2CR_TC1SET 4619,367538
#define HRTIM_CPT2CR_TC1RST 4620,367626
#define HRTIM_CPT2CR_TIMCCMP1 4621,367716
#define HRTIM_CPT2CR_TIMCCMP2 4622,367801
#define HRTIM_CPT2CR_TD1SET 4624,367888
#define HRTIM_CPT2CR_TD1RST 4625,367976
#define HRTIM_CPT2CR_TIMDCMP1 4626,368066
#define HRTIM_CPT2CR_TIMDCMP2 4627,368151
#define HRTIM_CPT2CR_TE1SET 4629,368238
#define HRTIM_CPT2CR_TE1RST 4630,368326
#define HRTIM_CPT2CR_TIMECMP1 4631,368416
#define HRTIM_CPT2CR_TIMECMP2 4632,368501
#define HRTIM_OUTR_POL1 4635,368670
#define HRTIM_OUTR_IDLM1 4636,368759
#define HRTIM_OUTR_IDLES1 4637,368848
#define HRTIM_OUTR_FAULT1 4638,368938
#define HRTIM_OUTR_FAULT1_0 4639,369029
#define HRTIM_OUTR_FAULT1_1 4640,369126
#define HRTIM_OUTR_CHP1 4641,369223
#define HRTIM_OUTR_DIDL1 4642,369317
#define HRTIM_OUTR_DTEN 4644,369413
#define HRTIM_OUTR_DLYPRTEN 4645,369505
#define HRTIM_OUTR_DLYPRT 4646,369605
#define HRTIM_OUTR_DLYPRT_0 4647,369698
#define HRTIM_OUTR_DLYPRT_1 4648,369797
#define HRTIM_OUTR_DLYPRT_2 4649,369896
#define HRTIM_OUTR_POL2 4651,369997
#define HRTIM_OUTR_IDLM2 4652,370084
#define HRTIM_OUTR_IDLES2 4653,370172
#define HRTIM_OUTR_FAULT2 4654,370261
#define HRTIM_OUTR_FAULT2_0 4655,370351
#define HRTIM_OUTR_FAULT2_1 4656,370447
#define HRTIM_OUTR_CHP2 4657,370543
#define HRTIM_OUTR_DIDL2 4658,370636
#define HRTIM_FLTR_FLT1EN 4661,370813
#define HRTIM_FLTR_FLT2EN 4662,370892
#define HRTIM_FLTR_FLT3EN 4663,370971
#define HRTIM_FLTR_FLT4EN 4664,371050
#define HRTIM_FLTR_FLT5EN 4665,371129
#define HRTIM_FLTR_FLTLCK 4666,371208
#define HRTIM_CR1_MUDIS 4669,371375
#define HRTIM_CR1_TAUDIS 4670,371460
#define HRTIM_CR1_TBUDIS 4671,371546
#define HRTIM_CR1_TCUDIS 4672,371632
#define HRTIM_CR1_TDUDIS 4673,371718
#define HRTIM_CR1_TEUDIS 4674,371804
#define HRTIM_CR1_ADC1USRC 4675,371890
#define HRTIM_CR1_ADC1USRC_0 4676,371982
#define HRTIM_CR1_ADC1USRC_1 4677,372080
#define HRTIM_CR1_ADC1USRC_2 4678,372178
#define HRTIM_CR1_ADC2USRC 4679,372276
#define HRTIM_CR1_ADC2USRC_0 4680,372368
#define HRTIM_CR1_ADC2USRC_1 4681,372466
#define HRTIM_CR1_ADC2USRC_2 4682,372564
#define HRTIM_CR1_ADC3USRC 4683,372662
#define HRTIM_CR1_ADC3USRC_0 4684,372754
#define HRTIM_CR1_ADC3USRC_1 4685,372852
#define HRTIM_CR1_ADC3USRC_2 4686,372950
#define HRTIM_CR1_ADC4USRC 4687,373048
#define HRTIM_CR1_ADC4USRC_0 4688,373140
#define HRTIM_CR1_ADC4USRC_1 4689,373238
#define HRTIM_CR1_ADC4USRC_2 4690,373336
#define HRTIM_CR2_MSWU 4693,373517
#define HRTIM_CR2_TASWU 4694,373604
#define HRTIM_CR2_TBSWU 4695,373692
#define HRTIM_CR2_TCSWU 4696,373780
#define HRTIM_CR2_TDSWU 4697,373868
#define HRTIM_CR2_TESWU 4698,373956
#define HRTIM_CR2_MRST 4699,374044
#define HRTIM_CR2_TARST 4700,374136
#define HRTIM_CR2_TBRST 4701,374229
#define HRTIM_CR2_TCRST 4702,374322
#define HRTIM_CR2_TDRST 4703,374415
#define HRTIM_CR2_TERST 4704,374508
#define HRTIM_ISR_FLT1 4707,374685
#define HRTIM_ISR_FLT2 4708,374768
#define HRTIM_ISR_FLT3 4709,374851
#define HRTIM_ISR_FLT4 4710,374934
#define HRTIM_ISR_FLT5 4711,375017
#define HRTIM_ISR_SYSFLT 4712,375100
#define HRTIM_ISR_DLLRDY 4713,375188
#define HRTIM_ISR_BMPER 4714,375273
#define HRTIM_ICR_FLT1C 4717,375451
#define HRTIM_ICR_FLT2C 4718,375541
#define HRTIM_ICR_FLT3C 4719,375631
#define HRTIM_ICR_FLT4C 4720,375721
#define HRTIM_ICR_FLT5C 4721,375811
#define HRTIM_ICR_SYSFLTC 4722,375901
#define HRTIM_ICR_DLLRDYC 4723,375996
#define HRTIM_ICR_BMPERC 4724,376088
#define HRTIM_IER_FLT1 4727,376273
#define HRTIM_IER_FLT2 4728,376358
#define HRTIM_IER_FLT3 4729,376443
#define HRTIM_IER_FLT4 4730,376528
#define HRTIM_IER_FLT5 4731,376613
#define HRTIM_IER_SYSFLT 4732,376698
#define HRTIM_IER_DLLRDY 4733,376788
#define HRTIM_IER_BMPER 4734,376875
#define HRTIM_OENR_TA1OEN 4737,377055
#define HRTIM_OENR_TA2OEN 4738,377142
#define HRTIM_OENR_TB1OEN 4739,377229
#define HRTIM_OENR_TB2OEN 4740,377316
#define HRTIM_OENR_TC1OEN 4741,377403
#define HRTIM_OENR_TC2OEN 4742,377490
#define HRTIM_OENR_TD1OEN 4743,377577
#define HRTIM_OENR_TD2OEN 4744,377664
#define HRTIM_OENR_TE1OEN 4745,377751
#define HRTIM_OENR_TE2OEN 4746,377838
#define HRTIM_ODISR_TA1ODIS 4749,378009
#define HRTIM_ODISR_TA2ODIS 4750,378099
#define HRTIM_ODISR_TB1ODIS 4751,378189
#define HRTIM_ODISR_TB2ODIS 4752,378279
#define HRTIM_ODISR_TC1ODIS 4753,378369
#define HRTIM_ODISR_TC2ODIS 4754,378459
#define HRTIM_ODISR_TD1ODIS 4755,378549
#define HRTIM_ODISR_TD2ODIS 4756,378639
#define HRTIM_ODISR_TE1ODIS 4757,378729
#define HRTIM_ODISR_TE2ODIS 4758,378819
#define HRTIM_ODSR_TA1ODS 4761,378994
#define HRTIM_ODSR_TA2ODS 4762,379089
#define HRTIM_ODSR_TB1ODS 4763,379184
#define HRTIM_ODSR_TB2ODS 4764,379279
#define HRTIM_ODSR_TC1ODS 4765,379374
#define HRTIM_ODSR_TC2ODS 4766,379469
#define HRTIM_ODSR_TD1ODS 4767,379564
#define HRTIM_ODSR_TD2ODS 4768,379659
#define HRTIM_ODSR_TE1ODS 4769,379754
#define HRTIM_ODSR_TE2ODS 4770,379849
#define HRTIM_BMCR_BME 4773,380029
#define HRTIM_BMCR_BMOM 4774,380111
#define HRTIM_BMCR_BMCLK 4775,380201
#define HRTIM_BMCR_BMCLK_0 4776,380289
#define HRTIM_BMCR_BMCLK_1 4777,380383
#define HRTIM_BMCR_BMCLK_2 4778,380477
#define HRTIM_BMCR_BMCLK_3 4779,380571
#define HRTIM_BMCR_BMPRSC 4780,380665
#define HRTIM_BMCR_BMPRSC_0 4781,380750
#define HRTIM_BMCR_BMPRSC_1 4782,380841
#define HRTIM_BMCR_BMPRSC_2 4783,380932
#define HRTIM_BMCR_BMPRSC_3 4784,381023
#define HRTIM_BMCR_BMPREN 4785,381114
#define HRTIM_BMCR_MTBM 4786,381201
#define HRTIM_BMCR_TABM 4787,381289
#define HRTIM_BMCR_TBBM 4788,381372
#define HRTIM_BMCR_TCBM 4789,381455
#define HRTIM_BMCR_TDBM 4790,381538
#define HRTIM_BMCR_TEBM 4791,381621
#define HRTIM_BMCR_BMSTAT 4792,381704
#define HRTIM_BMTRGR_SW 4795,381870
#define HRTIM_BMTRGR_MSTRST 4796,381950
#define HRTIM_BMTRGR_MSTREP 4797,382029
#define HRTIM_BMTRGR_MSTCMP1 4798,382113
#define HRTIM_BMTRGR_MSTCMP2 4799,382196
#define HRTIM_BMTRGR_MSTCMP3 4800,382279
#define HRTIM_BMTRGR_MSTCMP4 4801,382361
#define HRTIM_BMTRGR_TARST 4802,382443
#define HRTIM_BMTRGR_TAREP 4803,382523
#define HRTIM_BMTRGR_TACMP1 4804,382608
#define HRTIM_BMTRGR_TACMP2 4805,382692
#define HRTIM_BMTRGR_TBRST 4806,382776
#define HRTIM_BMTRGR_TBREP 4807,382856
#define HRTIM_BMTRGR_TBCMP1 4808,382941
#define HRTIM_BMTRGR_TBCMP2 4809,383024
#define HRTIM_BMTRGR_TCRST 4810,383107
#define HRTIM_BMTRGR_TCREP 4811,383187
#define HRTIM_BMTRGR_TCCMP1 4812,383271
#define HRTIM_BMTRGR_TCCMP2 4813,383354
#define HRTIM_BMTRGR_TDRST 4814,383437
#define HRTIM_BMTRGR_TDREP 4815,383517
#define HRTIM_BMTRGR_TDCMP1 4816,383602
#define HRTIM_BMTRGR_TDCMP2 4817,383685
#define HRTIM_BMTRGR_TERST 4818,383768
#define HRTIM_BMTRGR_TEREP 4819,383848
#define HRTIM_BMTRGR_TECMP1 4820,383933
#define HRTIM_BMTRGR_TECMP2 4821,384016
#define HRTIM_BMTRGR_TAEEV7 4822,384099
#define HRTIM_BMTRGR_TDEEV8 4823,384206
#define HRTIM_BMTRGR_EEV7 4824,384313
#define HRTIM_BMTRGR_EEV8 4825,384395
#define HRTIM_BMTRGR_OCHPEV 4826,384477
#define  HRTIM_BMCMPR_BMCMPR 4829,384640
#define  HRTIM_BMPER_BMPER 4832,384814
#define HRTIM_EECR1_EE1SRC 4835,384985
#define HRTIM_EECR1_EE1SRC_0 4836,385074
#define HRTIM_EECR1_EE1SRC_1 4837,385169
#define HRTIM_EECR1_EE1POL 4838,385264
#define HRTIM_EECR1_EE1SNS 4839,385355
#define HRTIM_EECR1_EE1SNS_0 4840,385449
#define HRTIM_EECR1_EE1SNS_1 4841,385549
#define HRTIM_EECR1_EE1FAST 4842,385649
#define HRTIM_EECR1_EE2SRC 4844,385743
#define HRTIM_EECR1_EE2SRC_0 4845,385832
#define HRTIM_EECR1_EE2SRC_1 4846,385927
#define HRTIM_EECR1_EE2POL 4847,386022
#define HRTIM_EECR1_EE2SNS 4848,386113
#define HRTIM_EECR1_EE2SNS_0 4849,386207
#define HRTIM_EECR1_EE2SNS_1 4850,386307
#define HRTIM_EECR1_EE2FAST 4851,386407
#define HRTIM_EECR1_EE3SRC 4853,386501
#define HRTIM_EECR1_EE3SRC_0 4854,386590
#define HRTIM_EECR1_EE3SRC_1 4855,386685
#define HRTIM_EECR1_EE3POL 4856,386780
#define HRTIM_EECR1_EE3SNS 4857,386871
#define HRTIM_EECR1_EE3SNS_0 4858,386965
#define HRTIM_EECR1_EE3SNS_1 4859,387065
#define HRTIM_EECR1_EE3FAST 4860,387165
#define HRTIM_EECR1_EE4SRC 4862,387259
#define HRTIM_EECR1_EE4SRC_0 4863,387348
#define HRTIM_EECR1_EE4SRC_1 4864,387443
#define HRTIM_EECR1_EE4POL 4865,387538
#define HRTIM_EECR1_EE4SNS 4866,387629
#define HRTIM_EECR1_EE4SNS_0 4867,387723
#define HRTIM_EECR1_EE4SNS_1 4868,387823
#define HRTIM_EECR1_EE4FAST 4869,387923
#define HRTIM_EECR1_EE5SRC 4871,388017
#define HRTIM_EECR1_EE5SRC_0 4872,388106
#define HRTIM_EECR1_EE5SRC_1 4873,388201
#define HRTIM_EECR1_EE5POL 4874,388296
#define HRTIM_EECR1_EE5SNS 4875,388387
#define HRTIM_EECR1_EE5SNS_0 4876,388481
#define HRTIM_EECR1_EE5SNS_1 4877,388581
#define HRTIM_EECR1_EE5FAST 4878,388681
#define HRTIM_EECR2_EE6SRC 4881,388857
#define HRTIM_EECR2_EE6SRC_0 4882,388946
#define HRTIM_EECR2_EE6SRC_1 4883,389041
#define HRTIM_EECR2_EE6POL 4884,389136
#define HRTIM_EECR2_EE6SNS 4885,389227
#define HRTIM_EECR2_EE6SNS_0 4886,389321
#define HRTIM_EECR2_EE6SNS_1 4887,389421
#define HRTIM_EECR2_EE7SRC 4889,389523
#define HRTIM_EECR2_EE7SRC_0 4890,389612
#define HRTIM_EECR2_EE7SRC_1 4891,389707
#define HRTIM_EECR2_EE7POL 4892,389802
#define HRTIM_EECR2_EE7SNS 4893,389893
#define HRTIM_EECR2_EE7SNS_0 4894,389987
#define HRTIM_EECR2_EE7SNS_1 4895,390087
#define HRTIM_EECR2_EE8SRC 4897,390189
#define HRTIM_EECR2_EE8SRC_0 4898,390278
#define HRTIM_EECR2_EE8SRC_1 4899,390373
#define HRTIM_EECR2_EE8POL 4900,390468
#define HRTIM_EECR2_EE8SNS 4901,390559
#define HRTIM_EECR2_EE8SNS_0 4902,390653
#define HRTIM_EECR2_EE8SNS_1 4903,390753
#define HRTIM_EECR2_EE9SRC 4905,390855
#define HRTIM_EECR2_EE9SRC_0 4906,390944
#define HRTIM_EECR2_EE9SRC_1 4907,391039
#define HRTIM_EECR2_EE9POL 4908,391134
#define HRTIM_EECR2_EE9SNS 4909,391225
#define HRTIM_EECR2_EE9SNS_0 4910,391319
#define HRTIM_EECR2_EE9SNS_1 4911,391419
#define HRTIM_EECR2_EE10SRC 4913,391521
#define HRTIM_EECR2_EE10SRC_0 4914,391612
#define HRTIM_EECR2_EE10SRC_1 4915,391709
#define HRTIM_EECR2_EE10POL 4916,391806
#define HRTIM_EECR2_EE10SNS 4917,391899
#define HRTIM_EECR2_EE10SNS_0 4918,391995
#define HRTIM_EECR2_EE10SNS_1 4919,392097
#define HRTIM_EECR3_EE6F 4922,392283
#define HRTIM_EECR3_EE6F_0 4923,392370
#define HRTIM_EECR3_EE6F_1 4924,392463
#define HRTIM_EECR3_EE6F_2 4925,392557
#define HRTIM_EECR3_EE6F_3 4926,392652
#define HRTIM_EECR3_EE7F 4927,392747
#define HRTIM_EECR3_EE7F_0 4928,392834
#define HRTIM_EECR3_EE7F_1 4929,392928
#define HRTIM_EECR3_EE7F_2 4930,393022
#define HRTIM_EECR3_EE7F_3 4931,393116
#define HRTIM_EECR3_EE8F 4932,393210
#define HRTIM_EECR3_EE8F_0 4933,393297
#define HRTIM_EECR3_EE8F_1 4934,393390
#define HRTIM_EECR3_EE8F_2 4935,393483
#define HRTIM_EECR3_EE8F_3 4936,393576
#define HRTIM_EECR3_EE9F 4937,393669
#define HRTIM_EECR3_EE9F_0 4938,393756
#define HRTIM_EECR3_EE9F_1 4939,393849
#define HRTIM_EECR3_EE9F_2 4940,393942
#define HRTIM_EECR3_EE9F_3 4941,394035
#define HRTIM_EECR3_EE10F 4942,394128
#define HRTIM_EECR3_EE10F_0 4943,394216
#define HRTIM_EECR3_EE10F_1 4944,394310
#define HRTIM_EECR3_EE10F_2 4945,394404
#define HRTIM_EECR3_EE10F_3 4946,394498
#define HRTIM_EECR3_EEVSD 4947,394592
#define HRTIM_EECR3_EEVSD_0 4948,394694
#define HRTIM_EECR3_EEVSD_1 4949,394802
#define HRTIM_ADC1R_AD1MC1 4952,394994
#define HRTIM_ADC1R_AD1MC2 4953,395094
#define HRTIM_ADC1R_AD1MC3 4954,395194
#define HRTIM_ADC1R_AD1MC4 4955,395294
#define HRTIM_ADC1R_AD1MPER 4956,395394
#define HRTIM_ADC1R_AD1EEV1 4957,395491
#define HRTIM_ADC1R_AD1EEV2 4958,395591
#define HRTIM_ADC1R_AD1EEV3 4959,395691
#define HRTIM_ADC1R_AD1EEV4 4960,395791
#define HRTIM_ADC1R_AD1EEV5 4961,395891
#define HRTIM_ADC1R_AD1TAC2 4962,395991
#define HRTIM_ADC1R_AD1TAC3 4963,396092
#define HRTIM_ADC1R_AD1TAC4 4964,396193
#define HRTIM_ADC1R_AD1TAPER 4965,396294
#define HRTIM_ADC1R_AD1TARST 4966,396392
#define HRTIM_ADC1R_AD1TBC2 4967,396489
#define HRTIM_ADC1R_AD1TBC3 4968,396590
#define HRTIM_ADC1R_AD1TBC4 4969,396691
#define HRTIM_ADC1R_AD1TBPER 4970,396792
#define HRTIM_ADC1R_AD1TBRST 4971,396890
#define HRTIM_ADC1R_AD1TCC2 4972,396987
#define HRTIM_ADC1R_AD1TCC3 4973,397088
#define HRTIM_ADC1R_AD1TCC4 4974,397189
#define HRTIM_ADC1R_AD1TCPER 4975,397290
#define HRTIM_ADC1R_AD1TDC2 4976,397388
#define HRTIM_ADC1R_AD1TDC3 4977,397489
#define HRTIM_ADC1R_AD1TDC4 4978,397590
#define HRTIM_ADC1R_AD1TDPER 4979,397691
#define HRTIM_ADC1R_AD1TEC2 4980,397789
#define HRTIM_ADC1R_AD1TEC3 4981,397890
#define HRTIM_ADC1R_AD1TEC4 4982,397991
#define HRTIM_ADC1R_AD1TEPER 4983,398092
#define HRTIM_ADC2R_AD2MC1 4986,398274
#define HRTIM_ADC2R_AD2MC2 4987,398375
#define HRTIM_ADC2R_AD2MC3 4988,398476
#define HRTIM_ADC2R_AD2MC4 4989,398577
#define HRTIM_ADC2R_AD2MPER 4990,398678
#define HRTIM_ADC2R_AD2EEV6 4991,398776
#define HRTIM_ADC2R_AD2EEV7 4992,398877
#define HRTIM_ADC2R_AD2EEV8 4993,398978
#define HRTIM_ADC2R_AD2EEV9 4994,399079
#define HRTIM_ADC2R_AD2EEV10 4995,399180
#define HRTIM_ADC2R_AD2TAC2 4996,399282
#define HRTIM_ADC2R_AD2TAC3 4997,399384
#define HRTIM_ADC2R_AD2TAC4 4998,399486
#define HRTIM_ADC2R_AD2TAPER 4999,399587
#define HRTIM_ADC2R_AD2TBC2 5000,399686
#define HRTIM_ADC2R_AD2TBC3 5001,399788
#define HRTIM_ADC2R_AD2TBC4 5002,399890
#define HRTIM_ADC2R_AD2TBPER 5003,399992
#define HRTIM_ADC2R_AD2TCC2 5004,400091
#define HRTIM_ADC2R_AD2TCC3 5005,400193
#define HRTIM_ADC2R_AD2TCC4 5006,400295
#define HRTIM_ADC2R_AD2TCPER 5007,400397
#define HRTIM_ADC2R_AD2TCRST 5008,400496
#define HRTIM_ADC2R_AD2TDC2 5009,400594
#define HRTIM_ADC2R_AD2TDC3 5010,400696
#define HRTIM_ADC2R_AD2TDC4 5011,400798
#define HRTIM_ADC2R_AD2TDPER 5012,400899
#define HRTIM_ADC2R_AD2TDRST 5013,400998
#define HRTIM_ADC2R_AD2TEC2 5014,401096
#define HRTIM_ADC2R_AD2TEC3 5015,401198
#define HRTIM_ADC2R_AD2TEC4 5016,401300
#define HRTIM_ADC2R_AD2TERST 5017,401402
#define HRTIM_ADC3R_AD3MC1 5020,401584
#define HRTIM_ADC3R_AD3MC2 5021,401684
#define HRTIM_ADC3R_AD3MC3 5022,401784
#define HRTIM_ADC3R_AD3MC4 5023,401884
#define HRTIM_ADC3R_AD3MPER 5024,401984
#define HRTIM_ADC3R_AD3EEV1 5025,402081
#define HRTIM_ADC3R_AD3EEV2 5026,402181
#define HRTIM_ADC3R_AD3EEV3 5027,402281
#define HRTIM_ADC3R_AD3EEV4 5028,402381
#define HRTIM_ADC3R_AD3EEV5 5029,402481
#define HRTIM_ADC3R_AD3TAC2 5030,402581
#define HRTIM_ADC3R_AD3TAC3 5031,402682
#define HRTIM_ADC3R_AD3TAC4 5032,402783
#define HRTIM_ADC3R_AD3TAPER 5033,402884
#define HRTIM_ADC3R_AD3TARST 5034,402982
#define HRTIM_ADC3R_AD3TBC2 5035,403079
#define HRTIM_ADC3R_AD3TBC3 5036,403180
#define HRTIM_ADC3R_AD3TBC4 5037,403281
#define HRTIM_ADC3R_AD3TBPER 5038,403382
#define HRTIM_ADC3R_AD3TBRST 5039,403480
#define HRTIM_ADC3R_AD3TCC2 5040,403577
#define HRTIM_ADC3R_AD3TCC3 5041,403678
#define HRTIM_ADC3R_AD3TCC4 5042,403779
#define HRTIM_ADC3R_AD3TCPER 5043,403880
#define HRTIM_ADC3R_AD3TDC2 5044,403978
#define HRTIM_ADC3R_AD3TDC3 5045,404079
#define HRTIM_ADC3R_AD3TDC4 5046,404180
#define HRTIM_ADC3R_AD3TDPER 5047,404281
#define HRTIM_ADC3R_AD3TEC2 5048,404379
#define HRTIM_ADC3R_AD3TEC3 5049,404480
#define HRTIM_ADC3R_AD3TEC4 5050,404581
#define HRTIM_ADC3R_AD3TEPER 5051,404682
#define HRTIM_ADC4R_AD4MC1 5054,404864
#define HRTIM_ADC4R_AD4MC2 5055,404965
#define HRTIM_ADC4R_AD4MC3 5056,405066
#define HRTIM_ADC4R_AD4MC4 5057,405167
#define HRTIM_ADC4R_AD4MPER 5058,405268
#define HRTIM_ADC4R_AD4EEV6 5059,405366
#define HRTIM_ADC4R_AD4EEV7 5060,405467
#define HRTIM_ADC4R_AD4EEV8 5061,405568
#define HRTIM_ADC4R_AD4EEV9 5062,405669
#define HRTIM_ADC4R_AD4EEV10 5063,405770
#define HRTIM_ADC4R_AD4TAC2 5064,405872
#define HRTIM_ADC4R_AD4TAC3 5065,405974
#define HRTIM_ADC4R_AD4TAC4 5066,406076
#define HRTIM_ADC4R_AD4TAPER 5067,406177
#define HRTIM_ADC4R_AD4TBC2 5068,406276
#define HRTIM_ADC4R_AD4TBC3 5069,406378
#define HRTIM_ADC4R_AD4TBC4 5070,406480
#define HRTIM_ADC4R_AD4TBPER 5071,406582
#define HRTIM_ADC4R_AD4TCC2 5072,406681
#define HRTIM_ADC4R_AD4TCC3 5073,406783
#define HRTIM_ADC4R_AD4TCC4 5074,406885
#define HRTIM_ADC4R_AD4TCPER 5075,406987
#define HRTIM_ADC4R_AD4TCRST 5076,407086
#define HRTIM_ADC4R_AD4TDC2 5077,407184
#define HRTIM_ADC4R_AD4TDC3 5078,407286
#define HRTIM_ADC4R_AD4TDC4 5079,407388
#define HRTIM_ADC4R_AD4TDPER 5080,407489
#define HRTIM_ADC4R_AD4TDRST 5081,407588
#define HRTIM_ADC4R_AD4TEC2 5082,407686
#define HRTIM_ADC4R_AD4TEC3 5083,407788
#define HRTIM_ADC4R_AD4TEC4 5084,407890
#define HRTIM_ADC4R_AD4TERST 5085,407992
#define HRTIM_DLLCR_CAL 5088,408174
#define HRTIM_DLLCR_CALEN 5089,408264
#define HRTIM_DLLCR_CALRTE 5090,408356
#define HRTIM_DLLCR_CALRTE_0 5091,408444
#define HRTIM_DLLCR_CALRTE_1 5092,408538
#define HRTIM_FLTINR1_FLT1E 5095,408721
#define HRTIM_FLTINR1_FLT1P 5096,408805
#define HRTIM_FLTINR1_FLT1SRC 5097,408890
#define HRTIM_FLTINR1_FLT1F 5098,408973
#define HRTIM_FLTINR1_FLT1F_0 5099,409056
#define HRTIM_FLTINR1_FLT1F_1 5100,409145
#define HRTIM_FLTINR1_FLT1F_2 5101,409234
#define HRTIM_FLTINR1_FLT1F_3 5102,409323
#define HRTIM_FLTINR1_FLT1LCK 5103,409412
#define HRTIM_FLTINR1_FLT2E 5105,409496
#define HRTIM_FLTINR1_FLT2P 5106,409580
#define HRTIM_FLTINR1_FLT2SRC 5107,409665
#define HRTIM_FLTINR1_FLT2F 5108,409748
#define HRTIM_FLTINR1_FLT2F_0 5109,409831
#define HRTIM_FLTINR1_FLT2F_1 5110,409920
#define HRTIM_FLTINR1_FLT2F_2 5111,410009
#define HRTIM_FLTINR1_FLT2F_3 5112,410098
#define HRTIM_FLTINR1_FLT2LCK 5113,410187
#define HRTIM_FLTINR1_FLT3E 5115,410271
#define HRTIM_FLTINR1_FLT3P 5116,410355
#define HRTIM_FLTINR1_FLT3SRC 5117,410440
#define HRTIM_FLTINR1_FLT3F 5118,410523
#define HRTIM_FLTINR1_FLT3F_0 5119,410606
#define HRTIM_FLTINR1_FLT3F_1 5120,410695
#define HRTIM_FLTINR1_FLT3F_2 5121,410784
#define HRTIM_FLTINR1_FLT3F_3 5122,410873
#define HRTIM_FLTINR1_FLT3LCK 5123,410962
#define HRTIM_FLTINR1_FLT4E 5125,411046
#define HRTIM_FLTINR1_FLT4P 5126,411130
#define HRTIM_FLTINR1_FLT4SRC 5127,411215
#define HRTIM_FLTINR1_FLT4F 5128,411298
#define HRTIM_FLTINR1_FLT4F_0 5129,411381
#define HRTIM_FLTINR1_FLT4F_1 5130,411470
#define HRTIM_FLTINR1_FLT4F_2 5131,411559
#define HRTIM_FLTINR1_FLT4F_3 5132,411648
#define HRTIM_FLTINR1_FLT4LCK 5133,411737
#define HRTIM_FLTINR2_FLT5E 5136,411905
#define HRTIM_FLTINR2_FLT5P 5137,411989
#define HRTIM_FLTINR2_FLT5SRC 5138,412074
#define HRTIM_FLTINR2_FLT5F 5139,412157
#define HRTIM_FLTINR2_FLT5F_0 5140,412240
#define HRTIM_FLTINR2_FLT5F_1 5141,412329
#define HRTIM_FLTINR2_FLT5F_2 5142,412418
#define HRTIM_FLTINR2_FLT5F_3 5143,412507
#define HRTIM_FLTINR2_FLT5LCK 5144,412596
#define HRTIM_FLTINR2_FLTSD 5145,412677
#define HRTIM_FLTINR2_FLTSD_0 5146,412775
#define HRTIM_FLTINR2_FLTSD_1 5147,412879
#define HRTIM_BDMUPR_MCR 5150,413069
#define HRTIM_BDMUPR_MICR 5151,413162
#define HRTIM_BDMUPR_MDIER 5152,413256
#define HRTIM_BDMUPR_MCNT 5153,413351
#define HRTIM_BDMUPR_MPER 5154,413445
#define HRTIM_BDMUPR_MREP 5155,413539
#define HRTIM_BDMUPR_MCMP1 5156,413633
#define HRTIM_BDMUPR_MCMP2 5157,413728
#define HRTIM_BDMUPR_MCMP3 5158,413823
#define HRTIM_BDMUPR_MCMP4 5159,413918
#define HRTIM_BDTUPR_TIMCR 5162,414100
#define HRTIM_BDTUPR_TIMICR 5163,414198
#define HRTIM_BDTUPR_TIMDIER 5164,414297
#define HRTIM_BDTUPR_TIMCNT 5165,414397
#define HRTIM_BDTUPR_TIMPER 5166,414496
#define HRTIM_BDTUPR_TIMREP 5167,414595
#define HRTIM_BDTUPR_TIMCMP1 5168,414694
#define HRTIM_BDTUPR_TIMCMP2 5169,414794
#define HRTIM_BDTUPR_TIMCMP3 5170,414894
#define HRTIM_BDTUPR_TIMCMP4 5171,414994
#define HRTIM_BDTUPR_TIMDTR 5172,415094
#define HRTIM_BDTUPR_TIMSET1R 5173,415193
#define HRTIM_BDTUPR_TIMRST1R 5174,415294
#define HRTIM_BDTUPR_TIMSET2R 5175,415395
#define HRTIM_BDTUPR_TIMRST2R 5176,415496
#define HRTIM_BDTUPR_TIMEEFR1 5177,415597
#define HRTIM_BDTUPR_TIMEEFR2 5178,415698
#define HRTIM_BDTUPR_TIMRSTR 5179,415799
#define HRTIM_BDTUPR_TIMCHPR 5180,415899
#define HRTIM_BDTUPR_TIMOUTR 5181,415999
#define HRTIM_BDTUPR_TIMFLTR 5182,416099
#define HRTIM_BDMADR_BDMADR 5185,416285
#define  I2C_CR1_PE 5193,416872
#define  I2C_CR1_TXIE 5194,416974
#define  I2C_CR1_RXIE 5195,417078
#define  I2C_CR1_ADDRIE 5196,417182
#define  I2C_CR1_NACKIE 5197,417297
#define  I2C_CR1_STOPIE 5198,417412
#define  I2C_CR1_TCIE 5199,417528
#define  I2C_CR1_ERRIE 5200,417647
#define  I2C_CR1_DNF 5201,417755
#define  I2C_CR1_ANFOFF 5202,417860
#define  I2C_CR1_SWRST 5203,417968
#define  I2C_CR1_TXDMAEN 5204,418067
#define  I2C_CR1_RXDMAEN 5205,418184
#define  I2C_CR1_SBC 5206,418298
#define  I2C_CR1_NOSTRETCH 5207,418401
#define  I2C_CR1_WUPEN 5208,418510
#define  I2C_CR1_GCEN 5209,418618
#define  I2C_CR1_SMBHEN 5210,418722
#define  I2C_CR1_SMBDEN 5211,418832
#define  I2C_CR1_ALERTEN 5212,418952
#define  I2C_CR1_PECEN 5213,419055
#define I2C_CR1_DFN 5216,419174
#define  I2C_CR2_SADD 5219,419290
#define  I2C_CR2_RD_WRN 5220,419402
#define  I2C_CR2_ADD10 5221,419519
#define  I2C_CR2_HEAD10R 5222,419640
#define  I2C_CR2_START 5223,419780
#define  I2C_CR2_STOP 5224,419881
#define  I2C_CR2_NACK 5225,419995
#define  I2C_CR2_NBYTES 5226,420108
#define  I2C_CR2_RELOAD 5227,420208
#define  I2C_CR2_AUTOEND 5228,420311
#define  I2C_CR2_PECBYTE 5229,420428
#define  I2C_OAR1_OA1 5232,420622
#define  I2C_OAR1_OA1MODE 5233,420730
#define  I2C_OAR1_OA1EN 5234,420840
#define  I2C_OAR2_OA2 5237,421029
#define  I2C_OAR2_OA2MSK 5238,421160
#define  I2C_OAR2_OA2NOMASK 5239,421291
#define  I2C_OAR2_OA2MASK01 5240,421422
#define  I2C_OAR2_OA2MASK02 5241,421553
#define  I2C_OAR2_OA2MASK03 5242,421684
#define  I2C_OAR2_OA2MASK04 5243,421815
#define  I2C_OAR2_OA2MASK05 5244,421946
#define  I2C_OAR2_OA2MASK06 5245,422077
#define  I2C_OAR2_OA2MASK07 5246,422208
#define  I2C_OAR2_OA2EN 5247,422339
#define  I2C_TIMINGR_SCLL 5250,422554
#define  I2C_TIMINGR_SCLH 5251,422667
#define  I2C_TIMINGR_SDADEL 5252,422781
#define  I2C_TIMINGR_SCLDEL 5253,422880
#define  I2C_TIMINGR_PRESC 5254,422980
#define  I2C_TIMEOUTR_TIMEOUTA 5257,423166
#define  I2C_TIMEOUTR_TIDLE 5258,423264
#define  I2C_TIMEOUTR_TIMOUTEN 5259,423377
#define  I2C_TIMEOUTR_TIMEOUTB 5260,423482
#define  I2C_TIMEOUTR_TEXTEN 5261,423579
#define  I2C_ISR_TXE 5264,423777
#define  I2C_ISR_TXIS 5265,423890
#define  I2C_ISR_RXNE 5266,424000
#define  I2C_ISR_ADDR 5267,424116
#define  I2C_ISR_NACKF 5268,424228
#define  I2C_ISR_STOPF 5269,424331
#define  I2C_ISR_TC 5270,424435
#define  I2C_ISR_TCR 5271,424551
#define  I2C_ISR_BERR 5272,424660
#define  I2C_ISR_ARLO 5273,424754
#define  I2C_ISR_OVR 5274,424855
#define  I2C_ISR_PECERR 5275,424956
#define  I2C_ISR_TIMEOUT 5276,425063
#define  I2C_ISR_ALERT 5277,425178
#define  I2C_ISR_BUSY 5278,425274
#define  I2C_ISR_DIR 5279,425367
#define  I2C_ISR_ADDCODE 5280,425483
#define  I2C_ICR_ADDRCF 5283,425683
#define  I2C_ICR_NACKCF 5284,425794
#define  I2C_ICR_STOPCF 5285,425894
#define  I2C_ICR_BERRCF 5286,426004
#define  I2C_ICR_ARLOCF 5287,426109
#define  I2C_ICR_OVRCF 5288,426221
#define  I2C_ICR_PECCF 5289,426333
#define  I2C_ICR_TIMOUTCF 5290,426438
#define  I2C_ICR_ALERTCF 5291,426541
#define  I2C_PECR_PEC 5294,426726
#define  I2C_RXDR_RXDATA 5297,426908
#define  I2C_TXDR_TXDATA 5300,427096
#define  IWDG_KR_KEY 5309,427696
#define  IWDG_PR_PR 5312,427899
#define  IWDG_PR_PR_0 5313,428011
#define  IWDG_PR_PR_1 5314,428101
#define  IWDG_PR_PR_2 5315,428191
#define  IWDG_RLR_RL 5318,428365
#define  IWDG_SR_PVU 5321,428563
#define  IWDG_SR_RVU 5322,428679
#define  IWDG_SR_WVU 5323,428800
#define  IWDG_WINR_WIN 5326,429005
#define  PWR_CR_LPDS 5334,429613
#define  PWR_CR_PDDS 5335,429714
#define  PWR_CR_CWUF 5336,429816
#define  PWR_CR_CSBF 5337,429915
#define  PWR_CR_PVDE 5338,430015
#define  PWR_CR_PLS 5340,430128
#define  PWR_CR_PLS_0 5341,430245
#define  PWR_CR_PLS_1 5342,430332
#define  PWR_CR_PLS_2 5343,430419
#define  PWR_CR_PLS_LEV0 5346,430541
#define  PWR_CR_PLS_LEV1 5347,430634
#define  PWR_CR_PLS_LEV2 5348,430727
#define  PWR_CR_PLS_LEV3 5349,430820
#define  PWR_CR_PLS_LEV4 5350,430913
#define  PWR_CR_PLS_LEV5 5351,431006
#define  PWR_CR_PLS_LEV6 5352,431099
#define  PWR_CR_PLS_LEV7 5353,431192
#define  PWR_CR_DBP 5355,431287
#define  PWR_CSR_WUF 5358,431491
#define  PWR_CSR_SBF 5359,431584
#define  PWR_CSR_PVDO 5360,431678
#define  PWR_CSR_EWUP1 5362,431772
#define  PWR_CSR_EWUP2 5363,431871
#define  PWR_CSR_EWUP3 5364,431970
#define  RCC_CR_HSION 5372,432563
#define  RCC_CR_HSIRDY 5373,432632
#define  RCC_CR_HSITRIM 5375,432703
#define  RCC_CR_HSITRIM_0 5376,432772
#define  RCC_CR_HSITRIM_1 5377,432853
#define  RCC_CR_HSITRIM_2 5378,432934
#define  RCC_CR_HSITRIM_3 5379,433015
#define  RCC_CR_HSITRIM_4 5380,433096
#define  RCC_CR_HSICAL 5382,433179
#define  RCC_CR_HSICAL_0 5383,433248
#define  RCC_CR_HSICAL_1 5384,433329
#define  RCC_CR_HSICAL_2 5385,433410
#define  RCC_CR_HSICAL_3 5386,433491
#define  RCC_CR_HSICAL_4 5387,433572
#define  RCC_CR_HSICAL_5 5388,433653
#define  RCC_CR_HSICAL_6 5389,433734
#define  RCC_CR_HSICAL_7 5390,433815
#define  RCC_CR_HSEON 5392,433898
#define  RCC_CR_HSERDY 5393,433967
#define  RCC_CR_HSEBYP 5394,434036
#define  RCC_CR_CSSON 5395,434105
#define  RCC_CR_PLLON 5396,434174
#define  RCC_CR_PLLRDY 5397,434243
#define  RCC_CFGR_SW 5401,434422
#define  RCC_CFGR_SW_0 5402,434541
#define  RCC_CFGR_SW_1 5403,434631
#define  RCC_CFGR_SW_HSI 5405,434723
#define  RCC_CFGR_SW_HSE 5406,434836
#define  RCC_CFGR_SW_PLL 5407,434949
#define  RCC_CFGR_SWS 5410,435091
#define  RCC_CFGR_SWS_0 5411,435218
#define  RCC_CFGR_SWS_1 5412,435308
#define  RCC_CFGR_SWS_HSI 5414,435400
#define  RCC_CFGR_SWS_HSE 5415,435520
#define  RCC_CFGR_SWS_PLL 5416,435640
#define  RCC_CFGR_HPRE 5419,435779
#define  RCC_CFGR_HPRE_0 5420,435894
#define  RCC_CFGR_HPRE_1 5421,435984
#define  RCC_CFGR_HPRE_2 5422,436074
#define  RCC_CFGR_HPRE_3 5423,436164
#define  RCC_CFGR_HPRE_DIV1 5425,436256
#define  RCC_CFGR_HPRE_DIV2 5426,436359
#define  RCC_CFGR_HPRE_DIV4 5427,436463
#define  RCC_CFGR_HPRE_DIV8 5428,436567
#define  RCC_CFGR_HPRE_DIV16 5429,436671
#define  RCC_CFGR_HPRE_DIV64 5430,436776
#define  RCC_CFGR_HPRE_DIV128 5431,436881
#define  RCC_CFGR_HPRE_DIV256 5432,436987
#define  RCC_CFGR_HPRE_DIV512 5433,437093
#define  RCC_CFGR_PPRE1 5436,437230
#define  RCC_CFGR_PPRE1_0 5437,437346
#define  RCC_CFGR_PPRE1_1 5438,437436
#define  RCC_CFGR_PPRE1_2 5439,437526
#define  RCC_CFGR_PPRE1_DIV1 5441,437618
#define  RCC_CFGR_PPRE1_DIV2 5442,437719
#define  RCC_CFGR_PPRE1_DIV4 5443,437821
#define  RCC_CFGR_PPRE1_DIV8 5444,437923
#define  RCC_CFGR_PPRE1_DIV16 5445,438025
#define  RCC_CFGR_PPRE2 5448,438159
#define  RCC_CFGR_PPRE2_0 5449,438275
#define  RCC_CFGR_PPRE2_1 5450,438365
#define  RCC_CFGR_PPRE2_2 5451,438455
#define  RCC_CFGR_PPRE2_DIV1 5453,438547
#define  RCC_CFGR_PPRE2_DIV2 5454,438648
#define  RCC_CFGR_PPRE2_DIV4 5455,438750
#define  RCC_CFGR_PPRE2_DIV8 5456,438852
#define  RCC_CFGR_PPRE2_DIV16 5457,438954
#define  RCC_CFGR_PLLSRC 5459,439059
#define  RCC_CFGR_PLLSRC_HSI_DIV2 5460,439166
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 5461,439308
#define  RCC_CFGR_PLLXTPRE 5463,439446
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 5464,439556
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 5465,439683
#define  RCC_CFGR_PLLMUL 5468,439843
#define  RCC_CFGR_PLLMUL_0 5469,439972
#define  RCC_CFGR_PLLMUL_1 5470,440062
#define  RCC_CFGR_PLLMUL_2 5471,440152
#define  RCC_CFGR_PLLMUL_3 5472,440242
#define  RCC_CFGR_PLLMUL2 5474,440334
#define  RCC_CFGR_PLLMUL3 5475,440436
#define  RCC_CFGR_PLLMUL4 5476,440538
#define  RCC_CFGR_PLLMUL5 5477,440640
#define  RCC_CFGR_PLLMUL6 5478,440742
#define  RCC_CFGR_PLLMUL7 5479,440844
#define  RCC_CFGR_PLLMUL8 5480,440946
#define  RCC_CFGR_PLLMUL9 5481,441048
#define  RCC_CFGR_PLLMUL10 5482,441150
#define  RCC_CFGR_PLLMUL11 5483,441252
#define  RCC_CFGR_PLLMUL12 5484,441355
#define  RCC_CFGR_PLLMUL13 5485,441458
#define  RCC_CFGR_PLLMUL14 5486,441561
#define  RCC_CFGR_PLLMUL15 5487,441664
#define  RCC_CFGR_PLLMUL16 5488,441767
#define  RCC_CFGR_MCO 5491,441899
#define  RCC_CFGR_MCO_0 5492,442028
#define  RCC_CFGR_MCO_1 5493,442118
#define  RCC_CFGR_MCO_2 5494,442208
#define  RCC_CFGR_MCO_NOCLOCK 5496,442300
#define  RCC_CFGR_MCO_LSI 5497,442393
#define  RCC_CFGR_MCO_LSE 5498,442510
#define  RCC_CFGR_MCO_SYSCLK 5499,442627
#define  RCC_CFGR_MCO_HSI 5500,442747
#define  RCC_CFGR_MCO_HSE 5501,442864
#define  RCC_CFGR_MCO_PLL 5502,442982
#define  RCC_CFGR_MCOPRE 5504,443114
#define  RCC_CFGR_MCOPRE_DIV1 5505,443212
#define  RCC_CFGR_MCOPRE_DIV2 5506,443316
#define  RCC_CFGR_MCOPRE_DIV4 5507,443420
#define  RCC_CFGR_MCOPRE_DIV8 5508,443524
#define  RCC_CFGR_MCOPRE_DIV16 5509,443628
#define  RCC_CFGR_MCOPRE_DIV32 5510,443733
#define  RCC_CFGR_MCOPRE_DIV64 5511,443838
#define  RCC_CFGR_MCOPRE_DIV128 5512,443943
#define  RCC_CFGR_PLLNODIV 5514,444051
#define  RCC_CIR_LSIRDYF 5517,444246
#define  RCC_CIR_LSERDYF 5518,444355
#define  RCC_CIR_HSIRDYF 5519,444464
#define  RCC_CIR_HSERDYF 5520,444573
#define  RCC_CIR_PLLRDYF 5521,444682
#define  RCC_CIR_CSSF 5522,444791
#define  RCC_CIR_LSIRDYIE 5523,444912
#define  RCC_CIR_LSERDYIE 5524,445023
#define  RCC_CIR_HSIRDYIE 5525,445134
#define  RCC_CIR_HSERDYIE 5526,445245
#define  RCC_CIR_PLLRDYIE 5527,445356
#define  RCC_CIR_LSIRDYC 5528,445467
#define  RCC_CIR_LSERDYC 5529,445577
#define  RCC_CIR_HSIRDYC 5530,445687
#define  RCC_CIR_HSERDYC 5531,445797
#define  RCC_CIR_PLLRDYC 5532,445907
#define  RCC_CIR_CSSC 5533,446017
#define  RCC_APB2RSTR_SYSCFGRST 5536,446224
#define  RCC_APB2RSTR_TIM1RST 5537,446321
#define  RCC_APB2RSTR_SPI1RST 5538,446416
#define  RCC_APB2RSTR_USART1RST 5539,446511
#define  RCC_APB2RSTR_TIM15RST 5540,446608
#define  RCC_APB2RSTR_TIM16RST 5541,446704
#define  RCC_APB2RSTR_TIM17RST 5542,446800
#define  RCC_APB2RSTR_HRTIM1RST 5543,446896
#define  RCC_APB1RSTR_TIM2RST 5546,447079
#define  RCC_APB1RSTR_TIM3RST 5547,447177
#define  RCC_APB1RSTR_TIM6RST 5548,447275
#define  RCC_APB1RSTR_TIM7RST 5549,447373
#define  RCC_APB1RSTR_WWDGRST 5550,447471
#define  RCC_APB1RSTR_USART2RST 5551,447577
#define  RCC_APB1RSTR_USART3RST 5552,447675
#define  RCC_APB1RSTR_I2C1RST 5553,447773
#define  RCC_APB1RSTR_CANRST 5554,447869
#define  RCC_APB1RSTR_DAC2RST 5555,447963
#define  RCC_APB1RSTR_PWRRST 5556,448059
#define  RCC_APB1RSTR_DAC1RST 5557,448153
#define  RCC_AHBENR_DMA1EN 5560,448333
#define  RCC_AHBENR_SRAMEN 5561,448435
#define  RCC_AHBENR_FLITFEN 5562,448547
#define  RCC_AHBENR_CRCEN 5563,448650
#define  RCC_AHBENR_GPIOAEN 5564,448751
#define  RCC_AHBENR_GPIOBEN 5565,448854
#define  RCC_AHBENR_GPIOCEN 5566,448957
#define  RCC_AHBENR_GPIODEN 5567,449060
#define  RCC_AHBENR_GPIOFEN 5568,449163
#define  RCC_AHBENR_TSCEN 5569,449266
#define  RCC_AHBENR_ADC12EN 5570,449366
#define  RCC_APB2ENR_SYSCFGEN 5573,449558
#define  RCC_APB2ENR_TIM1EN 5574,449662
#define  RCC_APB2ENR_SPI1EN 5575,449764
#define  RCC_APB2ENR_USART1EN 5576,449866
#define  RCC_APB2ENR_TIM15EN 5577,449970
#define  RCC_APB2ENR_TIM16EN 5578,450073
#define  RCC_APB2ENR_TIM17EN 5579,450176
#define  RCC_APB2ENR_HRTIM1EN 5580,450279
#define  RCC_APB1ENR_TIM2EN 5583,450461
#define  RCC_APB1ENR_TIM3EN 5584,450566
#define  RCC_APB1ENR_TIM6EN 5585,450671
#define  RCC_APB1ENR_TIM7EN 5586,450776
#define  RCC_APB1ENR_WWDGEN 5587,450881
#define  RCC_APB1ENR_USART2EN 5588,450994
#define  RCC_APB1ENR_USART3EN 5589,451099
#define  RCC_APB1ENR_I2C1EN 5590,451204
#define  RCC_APB1ENR_CANEN 5591,451307
#define  RCC_APB1ENR_DAC2EN 5592,451408
#define  RCC_APB1ENR_PWREN 5593,451511
#define  RCC_APB1ENR_DAC1EN 5594,451612
#define  RCC_BDCR_LSE 5597,451799
#define  RCC_BDCR_LSEON 5598,451924
#define  RCC_BDCR_LSERDY 5599,452045
#define  RCC_BDCR_LSEBYP 5600,452165
#define  RCC_BDCR_LSEDRV 5602,452288
#define  RCC_BDCR_LSEDRV_0 5603,452417
#define  RCC_BDCR_LSEDRV_1 5604,452507
#define  RCC_BDCR_RTCSEL 5606,452599
#define  RCC_BDCR_RTCSEL_0 5607,452729
#define  RCC_BDCR_RTCSEL_1 5608,452819
#define  RCC_BDCR_RTCSEL_NOCLOCK 5611,452938
#define  RCC_BDCR_RTCSEL_LSE 5612,453031
#define  RCC_BDCR_RTCSEL_LSI 5613,453154
#define  RCC_BDCR_RTCSEL_HSE 5614,453277
#define  RCC_BDCR_RTCEN 5616,453416
#define  RCC_BDCR_BDRST 5617,453517
#define  RCC_CSR_LSION 5620,453715
#define  RCC_CSR_LSIRDY 5621,453836
#define  RCC_CSR_RMVF 5622,453956
#define  RCC_CSR_OBLRSTF 5623,454058
#define  RCC_CSR_PINRSTF 5624,454157
#define  RCC_CSR_PORRSTF 5625,454256
#define  RCC_CSR_SFTRSTF 5626,454359
#define  RCC_CSR_IWDGRSTF 5627,454463
#define  RCC_CSR_WWDGRSTF 5628,454579
#define  RCC_CSR_LPWRRSTF 5629,454690
#define  RCC_AHBRSTR_GPIOARST 5632,454879
#define  RCC_AHBRSTR_GPIOBRST 5633,454976
#define  RCC_AHBRSTR_GPIOCRST 5634,455073
#define  RCC_AHBRSTR_GPIODRST 5635,455170
#define  RCC_AHBRSTR_GPIOFRST 5636,455267
#define  RCC_AHBRSTR_TSCRST 5637,455364
#define  RCC_AHBRSTR_ADC12RST 5638,455459
#define  RCC_CFGR2_PREDIV 5642,455676
#define  RCC_CFGR2_PREDIV_0 5643,455777
#define  RCC_CFGR2_PREDIV_1 5644,455867
#define  RCC_CFGR2_PREDIV_2 5645,455957
#define  RCC_CFGR2_PREDIV_3 5646,456047
#define  RCC_CFGR2_PREDIV_DIV1 5648,456139
#define  RCC_CFGR2_PREDIV_DIV2 5649,456254
#define  RCC_CFGR2_PREDIV_DIV3 5650,456370
#define  RCC_CFGR2_PREDIV_DIV4 5651,456486
#define  RCC_CFGR2_PREDIV_DIV5 5652,456602
#define  RCC_CFGR2_PREDIV_DIV6 5653,456718
#define  RCC_CFGR2_PREDIV_DIV7 5654,456834
#define  RCC_CFGR2_PREDIV_DIV8 5655,456950
#define  RCC_CFGR2_PREDIV_DIV9 5656,457066
#define  RCC_CFGR2_PREDIV_DIV10 5657,457182
#define  RCC_CFGR2_PREDIV_DIV11 5658,457299
#define  RCC_CFGR2_PREDIV_DIV12 5659,457416
#define  RCC_CFGR2_PREDIV_DIV13 5660,457533
#define  RCC_CFGR2_PREDIV_DIV14 5661,457650
#define  RCC_CFGR2_PREDIV_DIV15 5662,457767
#define  RCC_CFGR2_PREDIV_DIV16 5663,457884
#define  RCC_CFGR2_ADCPRE12 5666,458035
#define  RCC_CFGR2_ADCPRE12_0 5667,458138
#define  RCC_CFGR2_ADCPRE12_1 5668,458228
#define  RCC_CFGR2_ADCPRE12_2 5669,458318
#define  RCC_CFGR2_ADCPRE12_3 5670,458408
#define  RCC_CFGR2_ADCPRE12_4 5671,458498
#define  RCC_CFGR2_ADCPRE12_NO 5673,458590
#define  RCC_CFGR2_ADCPRE12_DIV1 5674,458720
#define  RCC_CFGR2_ADCPRE12_DIV2 5675,458833
#define  RCC_CFGR2_ADCPRE12_DIV4 5676,458946
#define  RCC_CFGR2_ADCPRE12_DIV6 5677,459059
#define  RCC_CFGR2_ADCPRE12_DIV8 5678,459172
#define  RCC_CFGR2_ADCPRE12_DIV10 5679,459285
#define  RCC_CFGR2_ADCPRE12_DIV12 5680,459399
#define  RCC_CFGR2_ADCPRE12_DIV16 5681,459513
#define  RCC_CFGR2_ADCPRE12_DIV32 5682,459627
#define  RCC_CFGR2_ADCPRE12_DIV64 5683,459741
#define  RCC_CFGR2_ADCPRE12_DIV128 5684,459855
#define  RCC_CFGR2_ADCPRE12_DIV256 5685,459970
#define  RCC_CFGR3_USART1SW 5688,460169
#define  RCC_CFGR3_USART1SW_0 5689,460272
#define  RCC_CFGR3_USART1SW_1 5690,460362
#define  RCC_CFGR3_USART1SW_PCLK1 5692,460454
#define  RCC_CFGR3_USART1SW_SYSCLK 5693,460578
#define  RCC_CFGR3_USART1SW_LSE 5694,460707
#define  RCC_CFGR3_USART1SW_HSI 5695,460840
#define  RCC_CFGR3_USART1SW_PCLK 5697,460995
#define  RCC_CFGR3_I2CSW 5699,461068
#define  RCC_CFGR3_I2C1SW 5700,461163
#define  RCC_CFGR3_I2C1SW_HSI 5702,461261
#define  RCC_CFGR3_I2C1SW_SYSCLK 5703,461392
#define  RCC_CFGR3_TIMSW 5704,461519
#define  RCC_CFGR3_TIM1SW 5705,461614
#define  RCC_CFGR3_TIM1SW_HCLK 5706,461710
#define  RCC_CFGR3_TIM1SW_PLL 5707,461825
#define  RCC_CFGR3_HRTIMSW 5709,461947
#define  RCC_CFGR3_HRTIM1SW 5710,462045
#define  RCC_CFGR3_HRTIM1SW_HCLK 5712,462146
#define  RCC_CFGR3_HRTIM1SW_PLL 5713,462264
#define  RCC_CFGR3_USART2SW 5715,462389
#define  RCC_CFGR3_USART2SW_0 5716,462492
#define  RCC_CFGR3_USART2SW_1 5717,462582
#define  RCC_CFGR3_USART2SW_PCLK 5719,462674
#define  RCC_CFGR3_USART2SW_SYSCLK 5720,462798
#define  RCC_CFGR3_USART2SW_LSE 5721,462927
#define  RCC_CFGR3_USART2SW_HSI 5722,463060
#define  RCC_CFGR3_USART3SW 5724,463195
#define  RCC_CFGR3_USART3SW_0 5725,463298
#define  RCC_CFGR3_USART3SW_1 5726,463388
#define  RCC_CFGR3_USART3SW_PCLK 5728,463480
#define  RCC_CFGR3_USART3SW_SYSCLK 5729,463604
#define  RCC_CFGR3_USART3SW_LSE 5730,463733
#define  RCC_CFGR3_USART3SW_HSI 5731,463866
#define RTC_TR_PM 5739,464493
#define RTC_TR_HT 5740,464562
#define RTC_TR_HT_0 5741,464631
#define RTC_TR_HT_1 5742,464700
#define RTC_TR_HU 5743,464769
#define RTC_TR_HU_0 5744,464838
#define RTC_TR_HU_1 5745,464907
#define RTC_TR_HU_2 5746,464976
#define RTC_TR_HU_3 5747,465045
#define RTC_TR_MNT 5748,465114
#define RTC_TR_MNT_0 5749,465183
#define RTC_TR_MNT_1 5750,465252
#define RTC_TR_MNT_2 5751,465321
#define RTC_TR_MNU 5752,465390
#define RTC_TR_MNU_0 5753,465459
#define RTC_TR_MNU_1 5754,465528
#define RTC_TR_MNU_2 5755,465597
#define RTC_TR_MNU_3 5756,465666
#define RTC_TR_ST 5757,465735
#define RTC_TR_ST_0 5758,465804
#define RTC_TR_ST_1 5759,465873
#define RTC_TR_ST_2 5760,465942
#define RTC_TR_SU 5761,466011
#define RTC_TR_SU_0 5762,466080
#define RTC_TR_SU_1 5763,466149
#define RTC_TR_SU_2 5764,466218
#define RTC_TR_SU_3 5765,466287
#define RTC_DR_YT 5768,466440
#define RTC_DR_YT_0 5769,466509
#define RTC_DR_YT_1 5770,466578
#define RTC_DR_YT_2 5771,466647
#define RTC_DR_YT_3 5772,466716
#define RTC_DR_YU 5773,466785
#define RTC_DR_YU_0 5774,466854
#define RTC_DR_YU_1 5775,466923
#define RTC_DR_YU_2 5776,466992
#define RTC_DR_YU_3 5777,467061
#define RTC_DR_WDU 5778,467130
#define RTC_DR_WDU_0 5779,467199
#define RTC_DR_WDU_1 5780,467268
#define RTC_DR_WDU_2 5781,467337
#define RTC_DR_MT 5782,467406
#define RTC_DR_MU 5783,467475
#define RTC_DR_MU_0 5784,467544
#define RTC_DR_MU_1 5785,467613
#define RTC_DR_MU_2 5786,467682
#define RTC_DR_MU_3 5787,467751
#define RTC_DR_DT 5788,467820
#define RTC_DR_DT_0 5789,467889
#define RTC_DR_DT_1 5790,467958
#define RTC_DR_DU 5791,468027
#define RTC_DR_DU_0 5792,468096
#define RTC_DR_DU_1 5793,468165
#define RTC_DR_DU_2 5794,468234
#define RTC_DR_DU_3 5795,468303
#define RTC_CR_COE 5798,468456
#define RTC_CR_OSEL 5799,468525
#define RTC_CR_OSEL_0 5800,468594
#define RTC_CR_OSEL_1 5801,468663
#define RTC_CR_POL 5802,468732
#define RTC_CR_COSEL 5803,468801
#define RTC_CR_BCK 5804,468870
#define RTC_CR_SUB1H 5805,468939
#define RTC_CR_ADD1H 5806,469008
#define RTC_CR_TSIE 5807,469077
#define RTC_CR_WUTIE 5808,469146
#define RTC_CR_ALRBIE 5809,469215
#define RTC_CR_ALRAIE 5810,469284
#define RTC_CR_TSE 5811,469353
#define RTC_CR_WUTE 5812,469422
#define RTC_CR_ALRBE 5813,469491
#define RTC_CR_ALRAE 5814,469560
#define RTC_CR_FMT 5815,469629
#define RTC_CR_BYPSHAD 5816,469698
#define RTC_CR_REFCKON 5817,469767
#define RTC_CR_TSEDGE 5818,469836
#define RTC_CR_WUCKSEL 5819,469905
#define RTC_CR_WUCKSEL_0 5820,469974
#define RTC_CR_WUCKSEL_1 5821,470043
#define RTC_CR_WUCKSEL_2 5822,470112
#define RTC_ISR_RECALPF 5825,470265
#define RTC_ISR_TAMP3F 5826,470334
#define RTC_ISR_TAMP2F 5827,470403
#define RTC_ISR_TAMP1F 5828,470472
#define RTC_ISR_TSOVF 5829,470541
#define RTC_ISR_TSF 5830,470610
#define RTC_ISR_WUTF 5831,470679
#define RTC_ISR_ALRBF 5832,470748
#define RTC_ISR_ALRAF 5833,470817
#define RTC_ISR_INIT 5834,470886
#define RTC_ISR_INITF 5835,470955
#define RTC_ISR_RSF 5836,471024
#define RTC_ISR_INITS 5837,471093
#define RTC_ISR_SHPF 5838,471162
#define RTC_ISR_WUTWF 5839,471231
#define RTC_ISR_ALRBWF 5840,471300
#define RTC_ISR_ALRAWF 5841,471369
#define RTC_PRER_PREDIV_A 5844,471522
#define RTC_PRER_PREDIV_S 5845,471591
#define RTC_WUTR_WUT 5848,471744
#define RTC_ALRMAR_MSK4 5851,471897
#define RTC_ALRMAR_WDSEL 5852,471966
#define RTC_ALRMAR_DT 5853,472035
#define RTC_ALRMAR_DT_0 5854,472104
#define RTC_ALRMAR_DT_1 5855,472173
#define RTC_ALRMAR_DU 5856,472242
#define RTC_ALRMAR_DU_0 5857,472311
#define RTC_ALRMAR_DU_1 5858,472380
#define RTC_ALRMAR_DU_2 5859,472449
#define RTC_ALRMAR_DU_3 5860,472518
#define RTC_ALRMAR_MSK3 5861,472587
#define RTC_ALRMAR_PM 5862,472656
#define RTC_ALRMAR_HT 5863,472725
#define RTC_ALRMAR_HT_0 5864,472794
#define RTC_ALRMAR_HT_1 5865,472863
#define RTC_ALRMAR_HU 5866,472932
#define RTC_ALRMAR_HU_0 5867,473001
#define RTC_ALRMAR_HU_1 5868,473070
#define RTC_ALRMAR_HU_2 5869,473139
#define RTC_ALRMAR_HU_3 5870,473208
#define RTC_ALRMAR_MSK2 5871,473277
#define RTC_ALRMAR_MNT 5872,473346
#define RTC_ALRMAR_MNT_0 5873,473415
#define RTC_ALRMAR_MNT_1 5874,473484
#define RTC_ALRMAR_MNT_2 5875,473553
#define RTC_ALRMAR_MNU 5876,473622
#define RTC_ALRMAR_MNU_0 5877,473691
#define RTC_ALRMAR_MNU_1 5878,473760
#define RTC_ALRMAR_MNU_2 5879,473829
#define RTC_ALRMAR_MNU_3 5880,473898
#define RTC_ALRMAR_MSK1 5881,473967
#define RTC_ALRMAR_ST 5882,474036
#define RTC_ALRMAR_ST_0 5883,474105
#define RTC_ALRMAR_ST_1 5884,474174
#define RTC_ALRMAR_ST_2 5885,474243
#define RTC_ALRMAR_SU 5886,474312
#define RTC_ALRMAR_SU_0 5887,474381
#define RTC_ALRMAR_SU_1 5888,474450
#define RTC_ALRMAR_SU_2 5889,474519
#define RTC_ALRMAR_SU_3 5890,474588
#define RTC_ALRMBR_MSK4 5893,474741
#define RTC_ALRMBR_WDSEL 5894,474810
#define RTC_ALRMBR_DT 5895,474879
#define RTC_ALRMBR_DT_0 5896,474948
#define RTC_ALRMBR_DT_1 5897,475017
#define RTC_ALRMBR_DU 5898,475086
#define RTC_ALRMBR_DU_0 5899,475155
#define RTC_ALRMBR_DU_1 5900,475224
#define RTC_ALRMBR_DU_2 5901,475293
#define RTC_ALRMBR_DU_3 5902,475362
#define RTC_ALRMBR_MSK3 5903,475431
#define RTC_ALRMBR_PM 5904,475500
#define RTC_ALRMBR_HT 5905,475569
#define RTC_ALRMBR_HT_0 5906,475638
#define RTC_ALRMBR_HT_1 5907,475707
#define RTC_ALRMBR_HU 5908,475776
#define RTC_ALRMBR_HU_0 5909,475845
#define RTC_ALRMBR_HU_1 5910,475914
#define RTC_ALRMBR_HU_2 5911,475983
#define RTC_ALRMBR_HU_3 5912,476052
#define RTC_ALRMBR_MSK2 5913,476121
#define RTC_ALRMBR_MNT 5914,476190
#define RTC_ALRMBR_MNT_0 5915,476259
#define RTC_ALRMBR_MNT_1 5916,476328
#define RTC_ALRMBR_MNT_2 5917,476397
#define RTC_ALRMBR_MNU 5918,476466
#define RTC_ALRMBR_MNU_0 5919,476535
#define RTC_ALRMBR_MNU_1 5920,476604
#define RTC_ALRMBR_MNU_2 5921,476673
#define RTC_ALRMBR_MNU_3 5922,476742
#define RTC_ALRMBR_MSK1 5923,476811
#define RTC_ALRMBR_ST 5924,476880
#define RTC_ALRMBR_ST_0 5925,476949
#define RTC_ALRMBR_ST_1 5926,477018
#define RTC_ALRMBR_ST_2 5927,477087
#define RTC_ALRMBR_SU 5928,477156
#define RTC_ALRMBR_SU_0 5929,477225
#define RTC_ALRMBR_SU_1 5930,477294
#define RTC_ALRMBR_SU_2 5931,477363
#define RTC_ALRMBR_SU_3 5932,477432
#define RTC_WPR_KEY 5935,477585
#define RTC_SSR_SS 5938,477738
#define RTC_SHIFTR_SUBFS 5941,477891
#define RTC_SHIFTR_ADD1S 5942,477960
#define RTC_TSTR_PM 5945,478113
#define RTC_TSTR_HT 5946,478182
#define RTC_TSTR_HT_0 5947,478251
#define RTC_TSTR_HT_1 5948,478320
#define RTC_TSTR_HU 5949,478389
#define RTC_TSTR_HU_0 5950,478458
#define RTC_TSTR_HU_1 5951,478527
#define RTC_TSTR_HU_2 5952,478596
#define RTC_TSTR_HU_3 5953,478665
#define RTC_TSTR_MNT 5954,478734
#define RTC_TSTR_MNT_0 5955,478803
#define RTC_TSTR_MNT_1 5956,478872
#define RTC_TSTR_MNT_2 5957,478941
#define RTC_TSTR_MNU 5958,479010
#define RTC_TSTR_MNU_0 5959,479079
#define RTC_TSTR_MNU_1 5960,479148
#define RTC_TSTR_MNU_2 5961,479217
#define RTC_TSTR_MNU_3 5962,479286
#define RTC_TSTR_ST 5963,479355
#define RTC_TSTR_ST_0 5964,479424
#define RTC_TSTR_ST_1 5965,479493
#define RTC_TSTR_ST_2 5966,479562
#define RTC_TSTR_SU 5967,479631
#define RTC_TSTR_SU_0 5968,479700
#define RTC_TSTR_SU_1 5969,479769
#define RTC_TSTR_SU_2 5970,479838
#define RTC_TSTR_SU_3 5971,479907
#define RTC_TSDR_WDU 5974,480060
#define RTC_TSDR_WDU_0 5975,480129
#define RTC_TSDR_WDU_1 5976,480198
#define RTC_TSDR_WDU_2 5977,480267
#define RTC_TSDR_MT 5978,480336
#define RTC_TSDR_MU 5979,480405
#define RTC_TSDR_MU_0 5980,480474
#define RTC_TSDR_MU_1 5981,480543
#define RTC_TSDR_MU_2 5982,480612
#define RTC_TSDR_MU_3 5983,480681
#define RTC_TSDR_DT 5984,480750
#define RTC_TSDR_DT_0 5985,480819
#define RTC_TSDR_DT_1 5986,480888
#define RTC_TSDR_DU 5987,480957
#define RTC_TSDR_DU_0 5988,481026
#define RTC_TSDR_DU_1 5989,481095
#define RTC_TSDR_DU_2 5990,481164
#define RTC_TSDR_DU_3 5991,481233
#define RTC_TSSSR_SS 5994,481386
#define RTC_CALR_CALP 5997,481538
#define RTC_CALR_CALW8 5998,481607
#define RTC_CALR_CALW16 5999,481676
#define RTC_CALR_CALM 6000,481745
#define RTC_CALR_CALM_0 6001,481814
#define RTC_CALR_CALM_1 6002,481883
#define RTC_CALR_CALM_2 6003,481952
#define RTC_CALR_CALM_3 6004,482021
#define RTC_CALR_CALM_4 6005,482090
#define RTC_CALR_CALM_5 6006,482159
#define RTC_CALR_CALM_6 6007,482228
#define RTC_CALR_CALM_7 6008,482297
#define RTC_CALR_CALM_8 6009,482366
#define RTC_TAFCR_ALARMOUTTYPE 6012,482519
#define RTC_TAFCR_TAMPPUDIS 6013,482588
#define RTC_TAFCR_TAMPPRCH 6014,482657
#define RTC_TAFCR_TAMPPRCH_0 6015,482726
#define RTC_TAFCR_TAMPPRCH_1 6016,482795
#define RTC_TAFCR_TAMPFLT 6017,482864
#define RTC_TAFCR_TAMPFLT_0 6018,482933
#define RTC_TAFCR_TAMPFLT_1 6019,483002
#define RTC_TAFCR_TAMPFREQ 6020,483071
#define RTC_TAFCR_TAMPFREQ_0 6021,483140
#define RTC_TAFCR_TAMPFREQ_1 6022,483209
#define RTC_TAFCR_TAMPFREQ_2 6023,483278
#define RTC_TAFCR_TAMPTS 6024,483347
#define RTC_TAFCR_TAMP3TRG 6025,483416
#define RTC_TAFCR_TAMP3E 6026,483485
#define RTC_TAFCR_TAMP2TRG 6027,483554
#define RTC_TAFCR_TAMP2E 6028,483623
#define RTC_TAFCR_TAMPIE 6029,483692
#define RTC_TAFCR_TAMP1TRG 6030,483761
#define RTC_TAFCR_TAMP1E 6031,483830
#define RTC_ALRMASSR_MASKSS 6034,483983
#define RTC_ALRMASSR_MASKSS_0 6035,484052
#define RTC_ALRMASSR_MASKSS_1 6036,484121
#define RTC_ALRMASSR_MASKSS_2 6037,484190
#define RTC_ALRMASSR_MASKSS_3 6038,484259
#define RTC_ALRMASSR_SS 6039,484328
#define RTC_ALRMBSSR_MASKSS 6042,484481
#define RTC_ALRMBSSR_MASKSS_0 6043,484550
#define RTC_ALRMBSSR_MASKSS_1 6044,484619
#define RTC_ALRMBSSR_MASKSS_2 6045,484688
#define RTC_ALRMBSSR_MASKSS_3 6046,484757
#define RTC_ALRMBSSR_SS 6047,484826
#define RTC_BKP0R 6050,484979
#define RTC_BKP1R 6053,485132
#define RTC_BKP2R 6056,485285
#define RTC_BKP3R 6059,485438
#define RTC_BKP4R 6062,485591
#define RTC_BKP_NUMBER 6065,485744
#define  SPI_CR1_CPHA 6073,486286
#define  SPI_CR1_CPOL 6074,486382
#define  SPI_CR1_MSTR 6075,486481
#define  SPI_CR1_BR 6076,486582
#define  SPI_CR1_BR_0 6077,486699
#define  SPI_CR1_BR_1 6078,486789
#define  SPI_CR1_BR_2 6079,486879
#define  SPI_CR1_SPE 6080,486969
#define  SPI_CR1_LSBFIRST 6081,487064
#define  SPI_CR1_SSI 6082,487161
#define  SPI_CR1_SSM 6083,487267
#define  SPI_CR1_RXONLY 6084,487377
#define  SPI_CR1_CRCL 6085,487474
#define  SPI_CR1_CRCNEXT 6086,487569
#define  SPI_CR1_CRCEN 6087,487671
#define  SPI_CR1_BIDIOE 6088,487787
#define  SPI_CR1_BIDIMODE 6089,487907
#define  SPI_CR2_RXDMAEN 6092,488106
#define  SPI_CR2_TXDMAEN 6093,488211
#define  SPI_CR2_SSOE 6094,488316
#define  SPI_CR2_NSSP 6095,488417
#define  SPI_CR2_FRF 6096,488529
#define  SPI_CR2_ERRIE 6097,488633
#define  SPI_CR2_RXNEIE 6098,488740
#define  SPI_CR2_TXEIE 6099,488861
#define  SPI_CR2_DS 6100,488978
#define  SPI_CR2_DS_0 6101,489080
#define  SPI_CR2_DS_1 6102,489170
#define  SPI_CR2_DS_2 6103,489260
#define  SPI_CR2_DS_3 6104,489350
#define  SPI_CR2_FRXTH 6105,489440
#define  SPI_CR2_LDMARX 6106,489549
#define  SPI_CR2_LDMATX 6107,489665
#define  SPI_SR_RXNE 6110,489868
#define  SPI_SR_TXE 6111,489977
#define  SPI_SR_CHSIDE 6112,490083
#define  SPI_SR_UDR 6113,490180
#define  SPI_SR_CRCERR 6114,490278
#define  SPI_SR_MODF 6115,490377
#define  SPI_SR_OVR 6116,490472
#define  SPI_SR_BSY 6117,490569
#define  SPI_SR_FRE 6118,490663
#define  SPI_SR_FRLVL 6119,490769
#define  SPI_SR_FRLVL_0 6120,490874
#define  SPI_SR_FRLVL_1 6121,490964
#define  SPI_SR_FTLVL 6122,491054
#define  SPI_SR_FTLVL_0 6123,491162
#define  SPI_SR_FTLVL_1 6124,491252
#define  SPI_DR_DR 6127,491426
#define  SPI_CRCPR_CRCPOLY 6130,491608
#define  SPI_RXCRCR_RXCRC 6133,491800
#define  SPI_TXCRCR_TXCRC 6136,491984
#define SYSCFG_CFGR1_MEM_MODE 6144,492577
#define SYSCFG_CFGR1_MEM_MODE_0 6145,492680
#define SYSCFG_CFGR1_MEM_MODE_1 6146,492762
#define SYSCFG_CFGR1_TIM1_ITR3_RMP 6147,492844
#define SYSCFG_CFGR1_DAC1_TRIG1_RMP 6148,492943
#define SYSCFG_CFGR1_DMA_RMP 6149,493039
#define SYSCFG_CFGR1_TIM16_DMA_RMP 6150,493130
#define SYSCFG_CFGR1_TIM17_DMA_RMP 6151,493225
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 6152,493320
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 6153,493425
#define SYSCFG_CFGR1_DAC2Ch1_DMA_RMP 6154,493530
#define SYSCFG_CFGR1_I2C_PB6_FMP 6155,493625
#define SYSCFG_CFGR1_I2C_PB7_FMP 6156,493724
#define SYSCFG_CFGR1_I2C_PB8_FMP 6157,493823
#define SYSCFG_CFGR1_I2C_PB9_FMP 6158,493922
#define SYSCFG_CFGR1_I2C1_FMP 6159,494021
#define SYSCFG_CFGR1_ENCODER_MODE 6160,494117
#define SYSCFG_CFGR1_ENCODER_MODE_0 6161,494206
#define SYSCFG_CFGR1_ENCODER_MODE_1 6162,494297
#define SYSCFG_CFGR1_FPU_IE 6163,494388
#define SYSCFG_CFGR1_FPU_IE_0 6164,494501
#define SYSCFG_CFGR1_FPU_IE_1 6165,494616
#define SYSCFG_CFGR1_FPU_IE_2 6166,494731
#define SYSCFG_CFGR1_FPU_IE_3 6167,494846
#define SYSCFG_CFGR1_FPU_IE_4 6168,494961
#define SYSCFG_CFGR1_FPU_IE_5 6169,495076
#define SYSCFG_RCR_PAGE0 6172,495275
#define SYSCFG_RCR_PAGE1 6173,495376
#define SYSCFG_RCR_PAGE2 6174,495477
#define SYSCFG_RCR_PAGE3 6175,495578
#define SYSCFG_EXTICR1_EXTI0 6178,495763
#define SYSCFG_EXTICR1_EXTI1 6179,495856
#define SYSCFG_EXTICR1_EXTI2 6180,495949
#define SYSCFG_EXTICR1_EXTI3 6181,496042
#define SYSCFG_EXTICR1_EXTI0_PA 6186,496183
#define SYSCFG_EXTICR1_EXTI0_PB 6187,496265
#define SYSCFG_EXTICR1_EXTI0_PC 6188,496347
#define SYSCFG_EXTICR1_EXTI0_PD 6189,496429
#define SYSCFG_EXTICR1_EXTI0_PE 6190,496511
#define SYSCFG_EXTICR1_EXTI0_PF 6191,496593
#define SYSCFG_EXTICR1_EXTI1_PA 6196,496723
#define SYSCFG_EXTICR1_EXTI1_PB 6197,496805
#define SYSCFG_EXTICR1_EXTI1_PC 6198,496887
#define SYSCFG_EXTICR1_EXTI1_PD 6199,496969
#define SYSCFG_EXTICR1_EXTI1_PE 6200,497051
#define SYSCFG_EXTICR1_EXTI1_PF 6201,497133
#define SYSCFG_EXTICR1_EXTI2_PA 6206,497263
#define SYSCFG_EXTICR1_EXTI2_PB 6207,497345
#define SYSCFG_EXTICR1_EXTI2_PC 6208,497427
#define SYSCFG_EXTICR1_EXTI2_PD 6209,497509
#define SYSCFG_EXTICR1_EXTI2_PE 6210,497591
#define SYSCFG_EXTICR1_EXTI2_PF 6211,497673
#define SYSCFG_EXTICR1_EXTI3_PA 6216,497803
#define SYSCFG_EXTICR1_EXTI3_PB 6217,497885
#define SYSCFG_EXTICR1_EXTI3_PC 6218,497967
#define SYSCFG_EXTICR1_EXTI3_PD 6219,498049
#define SYSCFG_EXTICR1_EXTI3_PE 6220,498131
#define SYSCFG_EXTICR2_EXTI4 6223,498297
#define SYSCFG_EXTICR2_EXTI5 6224,498390
#define SYSCFG_EXTICR2_EXTI6 6225,498483
#define SYSCFG_EXTICR2_EXTI7 6226,498576
#define SYSCFG_EXTICR2_EXTI4_PA 6231,498717
#define SYSCFG_EXTICR2_EXTI4_PB 6232,498799
#define SYSCFG_EXTICR2_EXTI4_PC 6233,498881
#define SYSCFG_EXTICR2_EXTI4_PD 6234,498963
#define SYSCFG_EXTICR2_EXTI4_PE 6235,499045
#define SYSCFG_EXTICR2_EXTI4_PF 6236,499127
#define SYSCFG_EXTICR2_EXTI5_PA 6241,499257
#define SYSCFG_EXTICR2_EXTI5_PB 6242,499339
#define SYSCFG_EXTICR2_EXTI5_PC 6243,499421
#define SYSCFG_EXTICR2_EXTI5_PD 6244,499503
#define SYSCFG_EXTICR2_EXTI5_PE 6245,499585
#define SYSCFG_EXTICR2_EXTI5_PF 6246,499667
#define SYSCFG_EXTICR2_EXTI6_PA 6251,499797
#define SYSCFG_EXTICR2_EXTI6_PB 6252,499879
#define SYSCFG_EXTICR2_EXTI6_PC 6253,499961
#define SYSCFG_EXTICR2_EXTI6_PD 6254,500043
#define SYSCFG_EXTICR2_EXTI6_PE 6255,500125
#define SYSCFG_EXTICR2_EXTI6_PF 6256,500207
#define SYSCFG_EXTICR2_EXTI7_PA 6261,500337
#define SYSCFG_EXTICR2_EXTI7_PB 6262,500419
#define SYSCFG_EXTICR2_EXTI7_PC 6263,500501
#define SYSCFG_EXTICR2_EXTI7_PD 6264,500583
#define SYSCFG_EXTICR2_EXTI7_PE 6265,500665
#define SYSCFG_EXTICR3_EXTI8 6268,500831
#define SYSCFG_EXTICR3_EXTI9 6269,500924
#define SYSCFG_EXTICR3_EXTI10 6270,501017
#define SYSCFG_EXTICR3_EXTI11 6271,501111
#define SYSCFG_EXTICR3_EXTI8_PA 6276,501253
#define SYSCFG_EXTICR3_EXTI8_PB 6277,501335
#define SYSCFG_EXTICR3_EXTI8_PC 6278,501417
#define SYSCFG_EXTICR3_EXTI8_PD 6279,501499
#define SYSCFG_EXTICR3_EXTI8_PE 6280,501581
#define SYSCFG_EXTICR3_EXTI9_PA 6285,501711
#define SYSCFG_EXTICR3_EXTI9_PB 6286,501793
#define SYSCFG_EXTICR3_EXTI9_PC 6287,501875
#define SYSCFG_EXTICR3_EXTI9_PD 6288,501957
#define SYSCFG_EXTICR3_EXTI9_PE 6289,502039
#define SYSCFG_EXTICR3_EXTI9_PF 6290,502121
#define SYSCFG_EXTICR3_EXTI10_PA 6295,502252
#define SYSCFG_EXTICR3_EXTI10_PB 6296,502335
#define SYSCFG_EXTICR3_EXTI10_PC 6297,502418
#define SYSCFG_EXTICR3_EXTI10_PD 6298,502501
#define SYSCFG_EXTICR3_EXTI10_PE 6299,502584
#define SYSCFG_EXTICR3_EXTI10_PF 6300,502667
#define SYSCFG_EXTICR3_EXTI11_PA 6305,502799
#define SYSCFG_EXTICR3_EXTI11_PB 6306,502882
#define SYSCFG_EXTICR3_EXTI11_PC 6307,502965
#define SYSCFG_EXTICR3_EXTI11_PD 6308,503048
#define SYSCFG_EXTICR3_EXTI11_PE 6309,503131
#define SYSCFG_EXTICR4_EXTI12 6312,503300
#define SYSCFG_EXTICR4_EXTI13 6313,503394
#define SYSCFG_EXTICR4_EXTI14 6314,503488
#define SYSCFG_EXTICR4_EXTI15 6315,503582
#define SYSCFG_EXTICR4_EXTI12_PA 6320,503725
#define SYSCFG_EXTICR4_EXTI12_PB 6321,503808
#define SYSCFG_EXTICR4_EXTI12_PC 6322,503891
#define SYSCFG_EXTICR4_EXTI12_PD 6323,503974
#define SYSCFG_EXTICR4_EXTI12_PE 6324,504057
#define SYSCFG_EXTICR4_EXTI13_PA 6329,504189
#define SYSCFG_EXTICR4_EXTI13_PB 6330,504272
#define SYSCFG_EXTICR4_EXTI13_PC 6331,504355
#define SYSCFG_EXTICR4_EXTI13_PD 6332,504438
#define SYSCFG_EXTICR4_EXTI13_PE 6333,504521
#define SYSCFG_EXTICR4_EXTI14_PA 6338,504653
#define SYSCFG_EXTICR4_EXTI14_PB 6339,504736
#define SYSCFG_EXTICR4_EXTI14_PC 6340,504819
#define SYSCFG_EXTICR4_EXTI14_PD 6341,504902
#define SYSCFG_EXTICR4_EXTI14_PE 6342,504985
#define SYSCFG_EXTICR4_EXTI15_PA 6347,505117
#define SYSCFG_EXTICR4_EXTI15_PB 6348,505200
#define SYSCFG_EXTICR4_EXTI15_PC 6349,505283
#define SYSCFG_EXTICR4_EXTI15_PD 6350,505366
#define SYSCFG_EXTICR4_EXTI15_PE 6351,505449
#define SYSCFG_CFGR2_LOCKUP_LOCK 6354,505615
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 6355,505779
#define SYSCFG_CFGR2_PVD_LOCK 6356,505930
#define SYSCFG_CFGR2_BYP_ADDR_PAR 6357,506125
#define SYSCFG_CFGR2_SRAM_PE 6358,506246
#define SYSCFG_CFGR3_DMA_RMP 6361,506432
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP 6362,506526
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_0 6363,506623
#define SYSCFG_CFGR3_SPI1_RX_DMA_RMP_1 6364,506726
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP 6365,506829
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_0 6366,506926
#define SYSCFG_CFGR3_SPI1_TX_DMA_RMP_1 6367,507029
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP 6368,507132
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_0 6369,507229
#define SYSCFG_CFGR3_I2C1_RX_DMA_RMP_1 6370,507332
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP 6371,507435
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_0 6372,507532
#define SYSCFG_CFGR3_I2C1_TX_DMA_RMP_1 6373,507635
#define SYSCFG_CFGR3_ADC2_DMA_RMP 6374,507738
#define SYSCFG_CFGR3_ADC2_DMA_RMP_0 6375,507832
#define SYSCFG_CFGR3_ADC2_DMA_RMP_1 6376,507932
#define SYSCFG_CFGR3_TRIGGER_RMP 6377,508032
#define SYSCFG_CFGR3_DAC1_TRG3_RMP 6378,508130
#define SYSCFG_CFGR3_DAC1_TRG5_RMP 6379,508225
#define  TIM_CR1_CEN 6387,508814
#define  TIM_CR1_UDIS 6388,508916
#define  TIM_CR1_URS 6389,509018
#define  TIM_CR1_OPM 6390,509127
#define  TIM_CR1_DIR 6391,509229
#define  TIM_CR1_CMS 6393,509328
#define  TIM_CR1_CMS_0 6394,509461
#define  TIM_CR1_CMS_1 6395,509554
#define  TIM_CR1_ARPE 6397,509649
#define  TIM_CR1_CKD 6399,509765
#define  TIM_CR1_CKD_0 6400,509883
#define  TIM_CR1_CKD_1 6401,509976
#define  TIM_CR1_UIFREMAP 6403,510071
#define  TIM_CR2_CCPC 6406,510270
#define  TIM_CR2_CCUS 6407,510391
#define  TIM_CR2_CCDS 6408,510519
#define  TIM_CR2_MMS 6410,510638
#define  TIM_CR2_MMS_0 6411,510763
#define  TIM_CR2_MMS_1 6412,510856
#define  TIM_CR2_MMS_2 6413,510949
#define  TIM_CR2_TI1S 6415,511044
#define  TIM_CR2_OIS1 6416,511145
#define  TIM_CR2_OIS1N 6417,511265
#define  TIM_CR2_OIS2 6418,511386
#define  TIM_CR2_OIS2N 6419,511506
#define  TIM_CR2_OIS3 6420,511627
#define  TIM_CR2_OIS3N 6421,511747
#define  TIM_CR2_OIS4 6422,511868
#define  TIM_CR2_OIS5 6423,511988
#define  TIM_CR2_OIS6 6424,512108
#define  TIM_CR2_MMS2 6426,512230
#define  TIM_CR2_MMS2_0 6427,512355
#define  TIM_CR2_MMS2_1 6428,512448
#define  TIM_CR2_MMS2_2 6429,512541
#define  TIM_CR2_MMS2_3 6430,512634
#define  TIM_SMCR_SMS 6433,512811
#define  TIM_SMCR_SMS_0 6434,512935
#define  TIM_SMCR_SMS_1 6435,513028
#define  TIM_SMCR_SMS_2 6436,513121
#define  TIM_SMCR_SMS_3 6437,513214
#define  TIM_SMCR_OCCS 6439,513309
#define  TIM_SMCR_TS 6441,513421
#define  TIM_SMCR_TS_0 6442,513541
#define  TIM_SMCR_TS_1 6443,513634
#define  TIM_SMCR_TS_2 6444,513727
#define  TIM_SMCR_MSM 6446,513822
#define  TIM_SMCR_ETF 6448,513929
#define  TIM_SMCR_ETF_0 6449,514056
#define  TIM_SMCR_ETF_1 6450,514149
#define  TIM_SMCR_ETF_2 6451,514242
#define  TIM_SMCR_ETF_3 6452,514335
#define  TIM_SMCR_ETPS 6454,514430
#define  TIM_SMCR_ETPS_0 6455,514561
#define  TIM_SMCR_ETPS_1 6456,514654
#define  TIM_SMCR_ECE 6458,514749
#define  TIM_SMCR_ETP 6459,514858
#define  TIM_DIER_UIE 6462,515055
#define  TIM_DIER_CC1IE 6463,515166
#define  TIM_DIER_CC2IE 6464,515288
#define  TIM_DIER_CC3IE 6465,515410
#define  TIM_DIER_CC4IE 6466,515532
#define  TIM_DIER_COMIE 6467,515654
#define  TIM_DIER_TIE 6468,515762
#define  TIM_DIER_BIE 6469,515874
#define  TIM_DIER_UDE 6470,515984
#define  TIM_DIER_CC1DE 6471,516097
#define  TIM_DIER_CC2DE 6472,516221
#define  TIM_DIER_CC3DE 6473,516345
#define  TIM_DIER_CC4DE 6474,516469
#define  TIM_DIER_COMDE 6475,516593
#define  TIM_DIER_TDE 6476,516703
#define  TIM_SR_UIF 6479,516901
#define  TIM_SR_CC1IF 6480,517010
#define  TIM_SR_CC2IF 6481,517130
#define  TIM_SR_CC3IF 6482,517250
#define  TIM_SR_CC4IF 6483,517370
#define  TIM_SR_COMIF 6484,517490
#define  TIM_SR_TIF 6485,517596
#define  TIM_SR_BIF 6486,517706
#define  TIM_SR_B2IF 6487,517814
#define  TIM_SR_CC1OF 6488,517923
#define  TIM_SR_CC2OF 6489,518045
#define  TIM_SR_CC3OF 6490,518167
#define  TIM_SR_CC4OF 6491,518289
#define  TIM_SR_CC5IF 6492,518411
#define  TIM_SR_CC6IF 6493,518531
#define  TIM_EGR_UG 6496,518735
#define  TIM_EGR_CC1G 6497,518843
#define  TIM_EGR_CC2G 6498,518962
#define  TIM_EGR_CC3G 6499,519081
#define  TIM_EGR_CC4G 6500,519200
#define  TIM_EGR_COMG 6501,519319
#define  TIM_EGR_TG 6502,519451
#define  TIM_EGR_BG 6503,519560
#define  TIM_EGR_B2G 6504,519667
#define  TIM_CCMR1_CC1S 6507,519858
#define  TIM_CCMR1_CC1S_0 6508,519990
#define  TIM_CCMR1_CC1S_1 6509,520083
#define  TIM_CCMR1_OC1FE 6511,520178
#define  TIM_CCMR1_OC1PE 6512,520294
#define  TIM_CCMR1_OC1M 6514,520415
#define  TIM_CCMR1_OC1M_0 6515,520541
#define  TIM_CCMR1_OC1M_1 6516,520634
#define  TIM_CCMR1_OC1M_2 6517,520727
#define  TIM_CCMR1_OC1M_3 6518,520820
#define  TIM_CCMR1_OC1CE 6520,520915
#define  TIM_CCMR1_CC2S 6522,521033
#define  TIM_CCMR1_CC2S_0 6523,521165
#define  TIM_CCMR1_CC2S_1 6524,521258
#define  TIM_CCMR1_OC2FE 6526,521353
#define  TIM_CCMR1_OC2PE 6527,521469
#define  TIM_CCMR1_OC2M 6529,521590
#define  TIM_CCMR1_OC2M_0 6530,521716
#define  TIM_CCMR1_OC2M_1 6531,521809
#define  TIM_CCMR1_OC2M_2 6532,521902
#define  TIM_CCMR1_OC2M_3 6533,521995
#define  TIM_CCMR1_OC2CE 6535,522090
#define  TIM_CCMR1_IC1PSC 6539,522293
#define  TIM_CCMR1_IC1PSC_0 6540,522425
#define  TIM_CCMR1_IC1PSC_1 6541,522518
#define  TIM_CCMR1_IC1F 6543,522613
#define  TIM_CCMR1_IC1F_0 6544,522740
#define  TIM_CCMR1_IC1F_1 6545,522833
#define  TIM_CCMR1_IC1F_2 6546,522926
#define  TIM_CCMR1_IC1F_3 6547,523019
#define  TIM_CCMR1_IC2PSC 6549,523114
#define  TIM_CCMR1_IC2PSC_0 6550,523246
#define  TIM_CCMR1_IC2PSC_1 6551,523339
#define  TIM_CCMR1_IC2F 6553,523434
#define  TIM_CCMR1_IC2F_0 6554,523561
#define  TIM_CCMR1_IC2F_1 6555,523654
#define  TIM_CCMR1_IC2F_2 6556,523747
#define  TIM_CCMR1_IC2F_3 6557,523840
#define  TIM_CCMR2_CC3S 6560,524017
#define  TIM_CCMR2_CC3S_0 6561,524149
#define  TIM_CCMR2_CC3S_1 6562,524242
#define  TIM_CCMR2_OC3FE 6564,524337
#define  TIM_CCMR2_OC3PE 6565,524453
#define  TIM_CCMR2_OC3M 6567,524574
#define  TIM_CCMR2_OC3M_0 6568,524700
#define  TIM_CCMR2_OC3M_1 6569,524793
#define  TIM_CCMR2_OC3M_2 6570,524886
#define  TIM_CCMR2_OC3M_3 6571,524979
#define  TIM_CCMR2_OC3CE 6573,525074
#define  TIM_CCMR2_CC4S 6575,525193
#define  TIM_CCMR2_CC4S_0 6576,525325
#define  TIM_CCMR2_CC4S_1 6577,525418
#define  TIM_CCMR2_OC4FE 6579,525513
#define  TIM_CCMR2_OC4PE 6580,525629
#define  TIM_CCMR2_OC4M 6582,525750
#define  TIM_CCMR2_OC4M_0 6583,525876
#define  TIM_CCMR2_OC4M_1 6584,525969
#define  TIM_CCMR2_OC4M_2 6585,526062
#define  TIM_CCMR2_OC4M_3 6586,526155
#define  TIM_CCMR2_OC4CE 6588,526250
#define  TIM_CCMR2_IC3PSC 6592,526453
#define  TIM_CCMR2_IC3PSC_0 6593,526589
#define  TIM_CCMR2_IC3PSC_1 6594,526686
#define  TIM_CCMR2_IC3F 6596,526785
#define  TIM_CCMR2_IC3F_0 6597,526916
#define  TIM_CCMR2_IC3F_1 6598,527013
#define  TIM_CCMR2_IC3F_2 6599,527110
#define  TIM_CCMR2_IC3F_3 6600,527207
#define  TIM_CCMR2_IC4PSC 6602,527306
#define  TIM_CCMR2_IC4PSC_0 6603,527442
#define  TIM_CCMR2_IC4PSC_1 6604,527539
#define  TIM_CCMR2_IC4F 6606,527638
#define  TIM_CCMR2_IC4F_0 6607,527769
#define  TIM_CCMR2_IC4F_1 6608,527866
#define  TIM_CCMR2_IC4F_2 6609,527963
#define  TIM_CCMR2_IC4F_3 6610,528060
#define  TIM_CCER_CC1E 6613,528241
#define  TIM_CCER_CC1P 6614,528360
#define  TIM_CCER_CC1NE 6615,528481
#define  TIM_CCER_CC1NP 6616,528614
#define  TIM_CCER_CC2E 6617,528749
#define  TIM_CCER_CC2P 6618,528868
#define  TIM_CCER_CC2NE 6619,528989
#define  TIM_CCER_CC2NP 6620,529122
#define  TIM_CCER_CC3E 6621,529257
#define  TIM_CCER_CC3P 6622,529376
#define  TIM_CCER_CC3NE 6623,529497
#define  TIM_CCER_CC3NP 6624,529630
#define  TIM_CCER_CC4E 6625,529765
#define  TIM_CCER_CC4P 6626,529884
#define  TIM_CCER_CC4NP 6627,530005
#define  TIM_CCER_CC5E 6628,530140
#define  TIM_CCER_CC5P 6629,530259
#define  TIM_CCER_CC6E 6630,530380
#define  TIM_CCER_CC6P 6631,530499
#define  TIM_CNT_CNT 6634,530704
#define  TIM_CNT_UIFCPY 6635,530805
#define  TIM_PSC_PSC 6638,531003
#define  TIM_ARR_ARR 6641,531190
#define  TIM_RCR_REP 6644,531386
#define  TIM_CCR1_CCR1 6647,531582
#define  TIM_CCR2_CCR2 6650,531777
#define  TIM_CCR3_CCR3 6653,531972
#define  TIM_CCR4_CCR4 6656,532167
#define  TIM_CCR5_CCR5 6659,532362
#define  TIM_CCR5_GC5C1 6660,532469
#define  TIM_CCR5_GC5C2 6661,532582
#define  TIM_CCR5_GC5C3 6662,532695
#define  TIM_CCR6_CCR6 6665,532892
#define  TIM_BDTR_DTG 6668,533087
#define  TIM_BDTR_DTG_0 6669,533217
#define  TIM_BDTR_DTG_1 6670,533310
#define  TIM_BDTR_DTG_2 6671,533403
#define  TIM_BDTR_DTG_3 6672,533496
#define  TIM_BDTR_DTG_4 6673,533589
#define  TIM_BDTR_DTG_5 6674,533682
#define  TIM_BDTR_DTG_6 6675,533775
#define  TIM_BDTR_DTG_7 6676,533868
#define  TIM_BDTR_LOCK 6678,533963
#define  TIM_BDTR_LOCK_0 6679,534086
#define  TIM_BDTR_LOCK_1 6680,534179
#define  TIM_BDTR_OSSI 6682,534274
#define  TIM_BDTR_OSSR 6683,534395
#define  TIM_BDTR_BKE 6684,534515
#define  TIM_BDTR_BKP 6685,534626
#define  TIM_BDTR_AOE 6686,534739
#define  TIM_BDTR_MOE 6687,534850
#define  TIM_BDTR_BKF 6689,534958
#define  TIM_BDTR_BK2F 6690,535069
#define  TIM_BDTR_BK2E 6692,535182
#define  TIM_BDTR_BK2P 6693,535293
#define  TIM_DCR_DBA 6696,535490
#define  TIM_DCR_DBA_0 6697,535610
#define  TIM_DCR_DBA_1 6698,535703
#define  TIM_DCR_DBA_2 6699,535796
#define  TIM_DCR_DBA_3 6700,535889
#define  TIM_DCR_DBA_4 6701,535982
#define  TIM_DCR_DBL 6703,536077
#define  TIM_DCR_DBL_0 6704,536197
#define  TIM_DCR_DBL_1 6705,536290
#define  TIM_DCR_DBL_2 6706,536383
#define  TIM_DCR_DBL_3 6707,536476
#define  TIM_DCR_DBL_4 6708,536569
#define  TIM_DMAR_DMAB 6711,536746
#define TIM16_OR_TI1_RMP 6714,536951
#define TIM16_OR_TI1_RMP_0 6715,537078
#define TIM16_OR_TI1_RMP_1 6716,537171
#define TIM1_OR_ETR_RMP 6719,537349
#define TIM1_OR_ETR_RMP_0 6720,537471
#define TIM1_OR_ETR_RMP_1 6721,537564
#define TIM1_OR_ETR_RMP_2 6722,537657
#define TIM1_OR_ETR_RMP_3 6723,537750
#define  TIM_CCMR3_OC5FE 6726,537927
#define  TIM_CCMR3_OC5PE 6727,538043
#define  TIM_CCMR3_OC5M 6729,538164
#define  TIM_CCMR3_OC5M_0 6730,538290
#define  TIM_CCMR3_OC5M_1 6731,538383
#define  TIM_CCMR3_OC5M_2 6732,538476
#define  TIM_CCMR3_OC5M_3 6733,538569
#define  TIM_CCMR3_OC5CE 6735,538664
#define  TIM_CCMR3_OC6FE 6737,538783
#define  TIM_CCMR3_OC6PE 6738,538899
#define  TIM_CCMR3_OC6M 6740,539020
#define  TIM_CCMR3_OC6M_0 6741,539146
#define  TIM_CCMR3_OC6M_1 6742,539239
#define  TIM_CCMR3_OC6M_2 6743,539332
#define  TIM_CCMR3_OC6M_3 6744,539425
#define  TIM_CCMR3_OC6CE 6746,539520
#define  TSC_CR_TSCE 6754,540131
#define  TSC_CR_START 6755,540250
#define  TSC_CR_AM 6756,540355
#define  TSC_CR_SYNCPOL 6757,540459
#define  TSC_CR_IODEF 6758,540575
#define  TSC_CR_MCV 6760,540680
#define  TSC_CR_MCV_0 6761,540799
#define  TSC_CR_MCV_1 6762,540892
#define  TSC_CR_MCV_2 6763,540985
#define  TSC_CR_PGPSC 6765,541080
#define  TSC_CR_PGPSC_0 6766,541211
#define  TSC_CR_PGPSC_1 6767,541304
#define  TSC_CR_PGPSC_2 6768,541397
#define  TSC_CR_SSPSC 6770,541492
#define  TSC_CR_SSE 6771,541605
#define  TSC_CR_SSD 6773,541717
#define  TSC_CR_SSD_0 6774,541846
#define  TSC_CR_SSD_1 6775,541939
#define  TSC_CR_SSD_2 6776,542032
#define  TSC_CR_SSD_3 6777,542125
#define  TSC_CR_SSD_4 6778,542218
#define  TSC_CR_SSD_5 6779,542311
#define  TSC_CR_SSD_6 6780,542404
#define  TSC_CR_CTPL 6782,542499
#define  TSC_CR_CTPL_0 6783,542629
#define  TSC_CR_CTPL_1 6784,542722
#define  TSC_CR_CTPL_2 6785,542815
#define  TSC_CR_CTPL_3 6786,542908
#define  TSC_CR_CTPH 6788,543003
#define  TSC_CR_CTPH_0 6789,543134
#define  TSC_CR_CTPH_1 6790,543227
#define  TSC_CR_CTPH_2 6791,543320
#define  TSC_CR_CTPH_3 6792,543413
#define  TSC_IER_EOAIE 6795,543590
#define  TSC_IER_MCEIE 6796,543713
#define  TSC_ICR_EOAIC 6799,543917
#define  TSC_ICR_MCEIC 6800,544039
#define  TSC_ISR_EOAF 6803,544242
#define  TSC_ISR_MCEF 6804,544353
#define  TSC_IOHCR_G1_IO1 6807,544545
#define  TSC_IOHCR_G1_IO2 6808,544675
#define  TSC_IOHCR_G1_IO3 6809,544805
#define  TSC_IOHCR_G1_IO4 6810,544935
#define  TSC_IOHCR_G2_IO1 6811,545065
#define  TSC_IOHCR_G2_IO2 6812,545195
#define  TSC_IOHCR_G2_IO3 6813,545325
#define  TSC_IOHCR_G2_IO4 6814,545455
#define  TSC_IOHCR_G3_IO1 6815,545585
#define  TSC_IOHCR_G3_IO2 6816,545715
#define  TSC_IOHCR_G3_IO3 6817,545845
#define  TSC_IOHCR_G3_IO4 6818,545975
#define  TSC_IOHCR_G4_IO1 6819,546105
#define  TSC_IOHCR_G4_IO2 6820,546235
#define  TSC_IOHCR_G4_IO3 6821,546365
#define  TSC_IOHCR_G4_IO4 6822,546495
#define  TSC_IOHCR_G5_IO1 6823,546625
#define  TSC_IOHCR_G5_IO2 6824,546755
#define  TSC_IOHCR_G5_IO3 6825,546885
#define  TSC_IOHCR_G5_IO4 6826,547015
#define  TSC_IOHCR_G6_IO1 6827,547145
#define  TSC_IOHCR_G6_IO2 6828,547275
#define  TSC_IOHCR_G6_IO3 6829,547405
#define  TSC_IOHCR_G6_IO4 6830,547535
#define  TSC_IOHCR_G7_IO1 6831,547665
#define  TSC_IOHCR_G7_IO2 6832,547795
#define  TSC_IOHCR_G7_IO3 6833,547925
#define  TSC_IOHCR_G7_IO4 6834,548055
#define  TSC_IOHCR_G8_IO1 6835,548185
#define  TSC_IOHCR_G8_IO2 6836,548315
#define  TSC_IOHCR_G8_IO3 6837,548445
#define  TSC_IOHCR_G8_IO4 6838,548575
#define  TSC_IOASCR_G1_IO1 6841,548789
#define  TSC_IOASCR_G1_IO2 6842,548908
#define  TSC_IOASCR_G1_IO3 6843,549027
#define  TSC_IOASCR_G1_IO4 6844,549146
#define  TSC_IOASCR_G2_IO1 6845,549265
#define  TSC_IOASCR_G2_IO2 6846,549384
#define  TSC_IOASCR_G2_IO3 6847,549503
#define  TSC_IOASCR_G2_IO4 6848,549622
#define  TSC_IOASCR_G3_IO1 6849,549741
#define  TSC_IOASCR_G3_IO2 6850,549860
#define  TSC_IOASCR_G3_IO3 6851,549979
#define  TSC_IOASCR_G3_IO4 6852,550098
#define  TSC_IOASCR_G4_IO1 6853,550217
#define  TSC_IOASCR_G4_IO2 6854,550336
#define  TSC_IOASCR_G4_IO3 6855,550455
#define  TSC_IOASCR_G4_IO4 6856,550574
#define  TSC_IOASCR_G5_IO1 6857,550693
#define  TSC_IOASCR_G5_IO2 6858,550812
#define  TSC_IOASCR_G5_IO3 6859,550931
#define  TSC_IOASCR_G5_IO4 6860,551050
#define  TSC_IOASCR_G6_IO1 6861,551169
#define  TSC_IOASCR_G6_IO2 6862,551288
#define  TSC_IOASCR_G6_IO3 6863,551407
#define  TSC_IOASCR_G6_IO4 6864,551526
#define  TSC_IOASCR_G7_IO1 6865,551645
#define  TSC_IOASCR_G7_IO2 6866,551764
#define  TSC_IOASCR_G7_IO3 6867,551883
#define  TSC_IOASCR_G7_IO4 6868,552002
#define  TSC_IOASCR_G8_IO1 6869,552121
#define  TSC_IOASCR_G8_IO2 6870,552240
#define  TSC_IOASCR_G8_IO3 6871,552359
#define  TSC_IOASCR_G8_IO4 6872,552478
#define  TSC_IOSCR_G1_IO1 6875,552681
#define  TSC_IOSCR_G1_IO2 6876,552793
#define  TSC_IOSCR_G1_IO3 6877,552905
#define  TSC_IOSCR_G1_IO4 6878,553017
#define  TSC_IOSCR_G2_IO1 6879,553129
#define  TSC_IOSCR_G2_IO2 6880,553241
#define  TSC_IOSCR_G2_IO3 6881,553353
#define  TSC_IOSCR_G2_IO4 6882,553465
#define  TSC_IOSCR_G3_IO1 6883,553577
#define  TSC_IOSCR_G3_IO2 6884,553689
#define  TSC_IOSCR_G3_IO3 6885,553801
#define  TSC_IOSCR_G3_IO4 6886,553913
#define  TSC_IOSCR_G4_IO1 6887,554025
#define  TSC_IOSCR_G4_IO2 6888,554137
#define  TSC_IOSCR_G4_IO3 6889,554249
#define  TSC_IOSCR_G4_IO4 6890,554361
#define  TSC_IOSCR_G5_IO1 6891,554473
#define  TSC_IOSCR_G5_IO2 6892,554585
#define  TSC_IOSCR_G5_IO3 6893,554697
#define  TSC_IOSCR_G5_IO4 6894,554809
#define  TSC_IOSCR_G6_IO1 6895,554921
#define  TSC_IOSCR_G6_IO2 6896,555033
#define  TSC_IOSCR_G6_IO3 6897,555145
#define  TSC_IOSCR_G6_IO4 6898,555257
#define  TSC_IOSCR_G7_IO1 6899,555369
#define  TSC_IOSCR_G7_IO2 6900,555481
#define  TSC_IOSCR_G7_IO3 6901,555593
#define  TSC_IOSCR_G7_IO4 6902,555705
#define  TSC_IOSCR_G8_IO1 6903,555817
#define  TSC_IOSCR_G8_IO2 6904,555929
#define  TSC_IOSCR_G8_IO3 6905,556041
#define  TSC_IOSCR_G8_IO4 6906,556153
#define  TSC_IOCCR_G1_IO1 6909,556349
#define  TSC_IOCCR_G1_IO2 6910,556460
#define  TSC_IOCCR_G1_IO3 6911,556571
#define  TSC_IOCCR_G1_IO4 6912,556682
#define  TSC_IOCCR_G2_IO1 6913,556793
#define  TSC_IOCCR_G2_IO2 6914,556904
#define  TSC_IOCCR_G2_IO3 6915,557015
#define  TSC_IOCCR_G2_IO4 6916,557126
#define  TSC_IOCCR_G3_IO1 6917,557237
#define  TSC_IOCCR_G3_IO2 6918,557348
#define  TSC_IOCCR_G3_IO3 6919,557459
#define  TSC_IOCCR_G3_IO4 6920,557570
#define  TSC_IOCCR_G4_IO1 6921,557681
#define  TSC_IOCCR_G4_IO2 6922,557792
#define  TSC_IOCCR_G4_IO3 6923,557903
#define  TSC_IOCCR_G4_IO4 6924,558014
#define  TSC_IOCCR_G5_IO1 6925,558125
#define  TSC_IOCCR_G5_IO2 6926,558236
#define  TSC_IOCCR_G5_IO3 6927,558347
#define  TSC_IOCCR_G5_IO4 6928,558458
#define  TSC_IOCCR_G6_IO1 6929,558569
#define  TSC_IOCCR_G6_IO2 6930,558680
#define  TSC_IOCCR_G6_IO3 6931,558791
#define  TSC_IOCCR_G6_IO4 6932,558902
#define  TSC_IOCCR_G7_IO1 6933,559013
#define  TSC_IOCCR_G7_IO2 6934,559124
#define  TSC_IOCCR_G7_IO3 6935,559235
#define  TSC_IOCCR_G7_IO4 6936,559346
#define  TSC_IOCCR_G8_IO1 6937,559457
#define  TSC_IOCCR_G8_IO2 6938,559568
#define  TSC_IOCCR_G8_IO3 6939,559679
#define  TSC_IOCCR_G8_IO4 6940,559790
#define  TSC_IOGCSR_G1E 6943,559985
#define  TSC_IOGCSR_G2E 6944,560096
#define  TSC_IOGCSR_G3E 6945,560207
#define  TSC_IOGCSR_G4E 6946,560318
#define  TSC_IOGCSR_G5E 6947,560429
#define  TSC_IOGCSR_G6E 6948,560540
#define  TSC_IOGCSR_G7E 6949,560651
#define  TSC_IOGCSR_G8E 6950,560762
#define  TSC_IOGCSR_G1S 6951,560873
#define  TSC_IOGCSR_G2S 6952,560984
#define  TSC_IOGCSR_G3S 6953,561095
#define  TSC_IOGCSR_G4S 6954,561206
#define  TSC_IOGCSR_G5S 6955,561317
#define  TSC_IOGCSR_G6S 6956,561428
#define  TSC_IOGCSR_G7S 6957,561539
#define  TSC_IOGCSR_G8S 6958,561650
#define  TSC_IOGXCR_CNT 6961,561845
#define  USART_CR1_UE 6969,562457
#define  USART_CR1_UESM 6970,562558
#define  USART_CR1_RE 6971,562672
#define  USART_CR1_TE 6972,562776
#define  USART_CR1_IDLEIE 6973,562883
#define  USART_CR1_RXNEIE 6974,562993
#define  USART_CR1_TCIE 6975,563103
#define  USART_CR1_TXEIE 6976,563230
#define  USART_CR1_PEIE 6977,563339
#define  USART_CR1_PS 6978,563447
#define  USART_CR1_PCE 6979,563552
#define  USART_CR1_WAKE 6980,563662
#define  USART_CR1_M0 6981,563773
#define  USART_CR1_MME 6982,563879
#define  USART_CR1_CMIE 6983,563984
#define  USART_CR1_OVER8 6984,564105
#define  USART_CR1_DEDT 6985,564230
#define  USART_CR1_DEDT_0 6986,564366
#define  USART_CR1_DEDT_1 6987,564460
#define  USART_CR1_DEDT_2 6988,564554
#define  USART_CR1_DEDT_3 6989,564648
#define  USART_CR1_DEDT_4 6990,564742
#define  USART_CR1_DEAT 6991,564836
#define  USART_CR1_DEAT_0 6992,564970
#define  USART_CR1_DEAT_1 6993,565064
#define  USART_CR1_DEAT_2 6994,565158
#define  USART_CR1_DEAT_3 6995,565252
#define  USART_CR1_DEAT_4 6996,565346
#define  USART_CR1_RTOIE 6997,565440
#define  USART_CR1_EOBIE 6998,565562
#define  USART_CR1_M1 6999,565680
#define  USART_CR1_M 7000,565786
#define  USART_CR2_ADDM7 7003,565978
#define  USART_CR2_LBDL 7004,566099
#define  USART_CR2_LBDIE 7005,566214
#define  USART_CR2_LBCL 7006,566339
#define  USART_CR2_CPHA 7007,566448
#define  USART_CR2_CPOL 7008,566548
#define  USART_CR2_CLKEN 7009,566651
#define  USART_CR2_STOP 7010,566752
#define  USART_CR2_STOP_0 7011,566867
#define  USART_CR2_STOP_1 7012,566961
#define  USART_CR2_LINEN 7013,567055
#define  USART_CR2_SWAP 7014,567159
#define  USART_CR2_RXINV 7015,567263
#define  USART_CR2_TXINV 7016,567381
#define  USART_CR2_DATAINV 7017,567499
#define  USART_CR2_MSBFIRST 7018,567609
#define  USART_CR2_ABREN 7019,567724
#define  USART_CR2_ABRMODE 7020,567833
#define  USART_CR2_ABRMODE_0 7021,567960
#define  USART_CR2_ABRMODE_1 7022,568054
#define  USART_CR2_RTOEN 7023,568148
#define  USART_CR2_ADD 7024,568261
#define  USART_CR3_EIE 7027,568459
#define  USART_CR3_IREN 7028,568570
#define  USART_CR3_IRLP 7029,568675
#define  USART_CR3_HDSEL 7030,568778
#define  USART_CR3_NACK 7031,568888
#define  USART_CR3_SCEN 7032,568998
#define  USART_CR3_DMAR 7033,569108
#define  USART_CR3_DMAT 7034,569216
#define  USART_CR3_RTSE 7035,569327
#define  USART_CR3_CTSE 7036,569426
#define  USART_CR3_CTSIE 7037,569525
#define  USART_CR3_ONEBIT 7038,569634
#define  USART_CR3_OVRDIS 7039,569751
#define  USART_CR3_DDRE 7040,569855
#define  USART_CR3_DEM 7041,569974
#define  USART_CR3_DEP 7042,570081
#define  USART_CR3_SCARCNT 7043,570202
#define  USART_CR3_SCARCNT_0 7044,570337
#define  USART_CR3_SCARCNT_1 7045,570431
#define  USART_CR3_SCARCNT_2 7046,570525
#define  USART_CR3_WUS 7047,570619
#define  USART_CR3_WUS_0 7048,570756
#define  USART_CR3_WUS_1 7049,570850
#define  USART_CR3_WUFIE 7050,570944
#define  USART_BRR_DIV_FRACTION 7053,571141
#define  USART_BRR_DIV_MANTISSA 7054,571250
#define  USART_GTPR_PSC 7057,571443
#define  USART_GTPR_GT 7058,571563
#define  USART_RTOR_RTO 7062,571769
#define  USART_RTOR_BLEN 7063,571881
#define  USART_RQR_ABRRQ 7066,572066
#define  USART_RQR_SBKRQ 7067,572177
#define  USART_RQR_MMRQ 7068,572284
#define  USART_RQR_RXFRQ 7069,572390
#define  USART_RQR_TXFRQ 7070,572505
#define  USART_ISR_PE 7073,572705
#define  USART_ISR_FE 7074,572806
#define  USART_ISR_NE 7075,572908
#define  USART_ISR_ORE 7076,573016
#define  USART_ISR_IDLE 7077,573118
#define  USART_ISR_RXNE 7078,573225
#define  USART_ISR_TC 7079,573342
#define  USART_ISR_TXE 7080,573452
#define  USART_ISR_LBDF 7081,573569
#define  USART_ISR_CTSIF 7082,573682
#define  USART_ISR_CTS 7083,573789
#define  USART_ISR_RTOF 7084,573886
#define  USART_ISR_EOBF 7085,573992
#define  USART_ISR_ABRE 7086,574098
#define  USART_ISR_ABRF 7087,574207
#define  USART_ISR_BUSY 7088,574315
#define  USART_ISR_CMF 7089,574413
#define  USART_ISR_SBKF 7090,574522
#define  USART_ISR_RWU 7091,574626
#define  USART_ISR_WUF 7092,574750
#define  USART_ISR_TEACK 7093,574866
#define  USART_ISR_REACK 7094,574987
#define  USART_ICR_PECF 7097,575191
#define  USART_ICR_FECF 7098,575303
#define  USART_ICR_NCF 7099,575416
#define  USART_ICR_ORECF 7100,575530
#define  USART_ICR_IDLECF 7101,575643
#define  USART_ICR_TCCF 7102,575761
#define  USART_ICR_LBDCF 7103,575882
#define  USART_ICR_CTSCF 7104,576001
#define  USART_ICR_RTOCF 7105,576114
#define  USART_ICR_EOBCF 7106,576231
#define  USART_ICR_CMCF 7107,576343
#define  USART_ICR_WUCF 7108,576458
#define  USART_RDR_RDR 7111,576664
#define  USART_TDR_TDR 7114,576871
#define  WWDG_CR_T 7122,577489
#define  WWDG_CR_T0 7123,577613
#define  WWDG_CR_T1 7124,577702
#define  WWDG_CR_T2 7125,577791
#define  WWDG_CR_T3 7126,577880
#define  WWDG_CR_T4 7127,577969
#define  WWDG_CR_T5 7128,578058
#define  WWDG_CR_T6 7129,578147
#define  WWDG_CR_WDGA 7131,578238
#define  WWDG_CFR_W 7134,578420
#define  WWDG_CFR_W0 7135,578536
#define  WWDG_CFR_W1 7136,578625
#define  WWDG_CFR_W2 7137,578714
#define  WWDG_CFR_W3 7138,578803
#define  WWDG_CFR_W4 7139,578892
#define  WWDG_CFR_W5 7140,578981
#define  WWDG_CFR_W6 7141,579070
#define  WWDG_CFR_WDGTB 7143,579161
#define  WWDG_CFR_WDGTB0 7144,579273
#define  WWDG_CFR_WDGTB1 7145,579362
#define  WWDG_CFR_EWI 7147,579453
#define  WWDG_SR_EWIF 7150,579643
#define IS_ADC_ALL_INSTANCE(7165,579930
#define IS_ADC_MULTIMODE_MASTER_INSTANCE(7168,580099
#define IS_ADC_COMMON_INSTANCE(7170,580176
#define IS_CAN_ALL_INSTANCE(7172,580330
#define IS_COMP_ALL_INSTANCE(7175,580473
#define IS_COMP_DAC1SWITCH_INSTANCE(7180,580757
#define IS_COMP_WINDOWMODE_INSTANCE(7183,580892
#define IS_CRC_ALL_INSTANCE(7186,581027
#define IS_DAC_ALL_INSTANCE(7189,581170
#define IS_DAC_CHANNEL_INSTANCE(7192,581300
#define IS_DMA_ALL_INSTANCE(7201,581730
#define IS_GPIO_ALL_INSTANCE(7210,582335
#define IS_GPIO_AF_INSTANCE(7216,582678
#define IS_GPIO_LOCK_INSTANCE(7222,583021
#define IS_HRTIM_ALL_INSTANCE(7229,583448
#define IS_I2C_ALL_INSTANCE(7232,583598
#define IS_OPAMP_ALL_INSTANCE(7236,583744
#define IS_IWDG_ALL_INSTANCE(7239,583892
#define IS_RTC_ALL_INSTANCE(7242,584038
#define IS_SMBUS_ALL_INSTANCE(7245,584182
#define IS_SPI_ALL_INSTANCE(7248,584328
#define IS_TIM_INSTANCE(7251,584472
#define IS_TIM_CC1_INSTANCE(7262,584850
#define IS_TIM_CC2_INSTANCE(7271,585166
#define IS_TIM_CC3_INSTANCE(7278,585416
#define IS_TIM_CC4_INSTANCE(7284,585632
#define IS_TIM_CC5_INSTANCE(7290,585848
#define IS_TIM_CC6_INSTANCE(7294,585998
#define IS_TIM_CLOCK_SELECT_INSTANCE(7300,586236
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(7307,586501
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(7313,586734
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(7319,586972
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(7326,587239
#define IS_TIM_OCXREF_CLEAR_INSTANCE(7333,587502
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(7339,587727
#define IS_TIM_HALL_INTERFACE_INSTANCE(7345,587957
#define IS_TIM_XOR_INSTANCE(7349,588118
#define IS_TIM_MASTER_INSTANCE(7356,588368
#define IS_TIM_SLAVE_INSTANCE(7365,588687
#define IS_TIM_SYNCHRO_INSTANCE(7372,588939
#define IS_TIM_32B_COUNTER_INSTANCE(7381,589271
#define IS_TIM_DMABURST_INSTANCE(7385,589429
#define IS_TIM_BREAK_INSTANCE(7394,589756
#define IS_TIM_CCX_INSTANCE(7401,590024
#define IS_TIM_CCXN_INSTANCE(7433,591598
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(7449,592382
#define IS_TIM_REPETITION_COUNTER_INSTANCE(7455,592614
#define IS_TIM_CLOCK_DIVISION_INSTANCE(7462,592879
#define IS_TIM_BKIN2_INSTANCE(7471,593206
#define IS_TIM_TRGO2_INSTANCE(7475,593358
#define IS_TIM_DMA_INSTANCE(7479,593510
#define IS_TIM_DMA_CC_INSTANCE(7490,593902
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(7499,594221
#define IS_TIM_REMAP_INSTANCE(7506,594485
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(7511,594671
#define IS_TSC_ALL_INSTANCE(7515,594836
#define IS_USART_INSTANCE(7518,594979
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(7523,595257
#define IS_UART_INSTANCE(7526,595424
#define IS_UART_HALFDUPLEX_INSTANCE(7531,595742
#define IS_UART_LIN_INSTANCE(7536,596085
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(7539,596281
#define IS_UART_HWFLOW_INSTANCE(7542,596442
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(7547,596738
#define IS_UART_DRIVER_ENABLE_INSTANCE(7550,596904
#define IS_SMARTCARD_INSTANCE(7555,597221
#define IS_IRDA_INSTANCE(7558,597369
#define IS_UART_DMA_INSTANCE(7561,597522
#define IS_WWDG_ALL_INSTANCE(7563,597648
#define ADC1_IRQn 7579,598338
#define USB_LP_CAN_RX0_IRQn 7580,598379
#define USB_HP_CAN_TX_IRQn 7581,598421
#define COMP1_2_IRQn 7582,598462
#define COMP1_2_3_IRQn 7583,598502
#define COMP_IRQn 7584,598542
#define COMP4_5_6_IRQn 7585,598582
#define I2C3_ER_IRQn 7586,598624
#define I2C3_EV_IRQn 7587,598669
#define TIM15_IRQn 7588,598715
#define TIM18_DAC2_IRQn 7589,598764
#define TIM17_IRQn 7590,598806
#define TIM16_IRQn 7591,598859
#define TIM6_DAC_IRQn 7592,598907
#define TIM7_IRQn 7593,598951
#define ADC1_IRQHandler 7597,599031
#define USB_LP_CAN_RX0_IRQHandler 7598,599084
#define USB_HP_CAN_TX_IRQHandler 7599,599138
#define COMP1_2_IRQHandler 7600,599191
#define COMP1_2_3_IRQHandler 7601,599243
#define COMP_IRQHandler 7602,599295
#define COMP4_5_6_IRQHandler 7603,599347
#define I2C3_ER_IRQHandler 7604,599401
#define I2C3_EV_IRQHandler 7605,599458
#define TIM15_IRQHandler 7606,599516
#define TIM18_DAC2_IRQHandler 7607,599577
#define TIM17_IRQHandler 7608,599631
#define TIM16_IRQHandler 7609,599696
#define TIM6_DAC_IRQHandler 7610,599756
#define TIM7_IRQHandler 7611,599812

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f3xx.h,886
#define __STM32F3xx_H57,2843
#define STM32F371,3057
#define __STM32F3xx_CMSIS_DEVICE_VERSION_MAIN 125,6338
#define __STM32F3xx_CMSIS_DEVICE_VERSION_SUB1 126,6457
#define __STM32F3xx_CMSIS_DEVICE_VERSION_SUB2 127,6542
#define __STM32F3xx_CMSIS_DEVICE_VERSION_RC 128,6627
#define __STM32F3xx_CMSIS_DEVICE_VERSION 129,6716
  RESET 183,8150
  SET 184,8165
  SET = !RESETRESET184,8165
} FlagStatus, ITStatus;185,8181
  DISABLE 189,8226
  ENABLE 190,8243
  ENABLE = !DISABLEDISABLE190,8243
} FunctionalState;191,8264
#define IS_FUNCTIONAL_STATE(192,8284
  ERROR 196,8386
  SUCCESS 197,8401
  SUCCESS = !ERRORERROR197,8401
} ErrorStatus;198,8421
#define SET_BIT(208,8509
#define CLEAR_BIT(210,8559
#define READ_BIT(212,8610
#define CLEAR_REG(214,8659
#define WRITE_REG(216,8708
#define READ_REG(218,8757
#define MODIFY_REG(220,8798
#define POSITION_VAL(222,8913

../ChibiOS/os/ext/CMSIS/ST/STM32F3xx/stm32f373xc.h,165585
#define __STM32F373xC_H53,2491
#define __CM4_REV 66,2729
#define __MPU_PRESENT 67,2826
#define __NVIC_PRIO_BITS 68,2912
#define __Vendor_SysTickConfig 69,3018
#define __FPU_PRESENT 70,3114
  NonMaskableInt_IRQn 87,3582
  MemoryManagement_IRQn 88,3697
  BusFault_IRQn 89,3812
  UsageFault_IRQn 90,3927
  SVCall_IRQn 91,4042
  DebugMonitor_IRQn 92,4157
  PendSV_IRQn 93,4272
  SysTick_IRQn 94,4387
  WWDG_IRQn 96,4617
  PVD_IRQn 97,4732
  TAMP_STAMP_IRQn 98,4847
  RTC_WKUP_IRQn 99,4962
  FLASH_IRQn 100,5077
  RCC_IRQn 101,5192
  EXTI0_IRQn 102,5307
  EXTI1_IRQn 103,5422
  EXTI2_TSC_IRQn 104,5537
  EXTI3_IRQn 105,5652
  EXTI4_IRQn 106,5767
  DMA1_Channel1_IRQn 107,5882
  DMA1_Channel2_IRQn 108,5997
  DMA1_Channel3_IRQn 109,6112
  DMA1_Channel4_IRQn 110,6227
  DMA1_Channel5_IRQn 111,6342
  DMA1_Channel6_IRQn 112,6457
  DMA1_Channel7_IRQn 113,6572
  ADC1_IRQn 114,6687
  CAN_TX_IRQn 115,6802
  CAN_RX0_IRQn 116,6917
  CAN_RX1_IRQn 117,7032
  CAN_SCE_IRQn 118,7147
  EXTI9_5_IRQn 119,7262
  TIM15_IRQn 120,7377
  TIM16_IRQn 121,7492
  TIM17_IRQn 122,7607
  TIM18_DAC2_IRQn 123,7722
  TIM2_IRQn 124,7837
  TIM3_IRQn 125,7952
  TIM4_IRQn 126,8067
  I2C1_EV_IRQn 127,8182
  I2C1_ER_IRQn 128,8297
  I2C2_EV_IRQn 129,8412
  I2C2_ER_IRQn 130,8527
  SPI1_IRQn 131,8642
  SPI2_IRQn 132,8757
  USART1_IRQn 133,8872
  USART2_IRQn 134,8987
  USART3_IRQn 135,9102
  EXTI15_10_IRQn 136,9217
  RTC_Alarm_IRQn 137,9332
  CEC_IRQn 138,9448
  TIM12_IRQn 139,9563
  TIM13_IRQn 140,9678
  TIM14_IRQn 141,9793
  TIM5_IRQn 142,9908
  SPI3_IRQn 143,10023
  TIM6_DAC1_IRQn 144,10138
  TIM7_IRQn 145,10233
  DMA2_Channel1_IRQn 146,10348
  DMA2_Channel2_IRQn 147,10463
  DMA2_Channel3_IRQn 148,10578
  DMA2_Channel4_IRQn 149,10693
  DMA2_Channel5_IRQn 150,10808
  SDADC1_IRQn 151,10923
  SDADC2_IRQn 152,11038
  SDADC3_IRQn 153,11153
  COMP_IRQn 154,11268
  USB_HP_IRQn 155,11383
  USB_LP_IRQn 156,11498
  USBWakeUp_IRQn 157,11613
  TIM19_IRQn 158,11728
  FPU_IRQn 159,11843
} IRQn_Type;160,11959
  __IO uint32_t SR;180,12301
  __IO uint32_t CR1;181,12399
  __IO uint32_t CR2;182,12497
  __IO uint32_t SMPR1;183,12595
  __IO uint32_t SMPR2;184,12693
  __IO uint32_t JOFR1;185,12791
  __IO uint32_t JOFR2;186,12889
  __IO uint32_t JOFR3;187,12987
  __IO uint32_t JOFR4;188,13085
  __IO uint32_t HTR;189,13183
  __IO uint32_t LTR;190,13281
  __IO uint32_t SQR1;191,13379
  __IO uint32_t SQR2;192,13477
  __IO uint32_t SQR3;193,13575
  __IO uint32_t JSQR;194,13673
  __IO uint32_t JDR1;195,13771
  __IO uint32_t JDR2;196,13869
  __IO uint32_t JDR3;197,13967
  __IO uint32_t JDR4;198,14065
  __IO uint32_t DR;199,14163
} ADC_TypeDef;200,14261
  __IO uint32_t TIR;206,14353
  __IO uint32_t TDTR;207,14419
  __IO uint32_t TDLR;208,14506
  __IO uint32_t TDHR;209,14567
} CAN_TxMailBox_TypeDef;210,14629
  __IO uint32_t RIR;217,14735
  __IO uint32_t RDTR;218,14811
  __IO uint32_t RDLR;219,14911
  __IO uint32_t RDHR;220,14985
} CAN_FIFOMailBox_TypeDef;221,15060
  __IO uint32_t FR1;228,15171
  __IO uint32_t FR2;229,15228
} CAN_FilterRegister_TypeDef;230,15285
  __IO uint32_t              MCR;237,15384
  __IO uint32_t              MSR;238,15510
  __IO uint32_t              TSR;239,15636
  __IO uint32_t              RF0R;240,15762
  __IO uint32_t              RF1R;241,15888
  __IO uint32_t              IER;242,16014
  __IO uint32_t              ESR;243,16140
  __IO uint32_t              BTR;244,16266
  uint32_t                   RESERVED0[RESERVED0245,16392
  CAN_TxMailBox_TypeDef      sTxMailBox[sTxMailBox246,16518
  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[sFIFOMailBox247,16644
  uint32_t                   RESERVED1[RESERVED1248,16770
  __IO uint32_t              FMR;249,16896
  __IO uint32_t              FM1R;250,17022
  uint32_t                   RESERVED2;251,17148
  __IO uint32_t              FS1R;252,17274
  uint32_t                   RESERVED3;253,17400
  __IO uint32_t              FFA1R;254,17526
  uint32_t                   RESERVED4;255,17652
  __IO uint32_t              FA1R;256,17778
  uint32_t                   RESERVED5[RESERVED5257,17904
  CAN_FilterRegister_TypeDef sFilterRegister[sFilterRegister258,18030
} CAN_TypeDef;259,18156
  __IO uint32_t CR;267,18247
  __IO uint32_t CFGR;268,18341
  __IO uint32_t TXDR;269,18435
  __IO uint32_t RXDR;270,18529
  __IO uint32_t ISR;271,18623
  __IO uint32_t IER;272,18717
}CEC_TypeDef;CEC_TypeDef273,18811
  __IO uint32_t CSR;281,18891
} COMP1_2_TypeDef;282,18987
  __IO uint16_t CSR;286,19028
} COMP_TypeDef;287,19118
  __IO uint32_t DR;295,19202
  __IO uint8_t  IDR;296,19306
  uint8_t       RESERVED0;297,19410
  uint16_t      RESERVED1;298,19514
  __IO uint32_t CR;299,19618
  uint32_t      RESERVED2;300,19722
  __IO uint32_t INIT;301,19826
  __IO uint32_t POL;302,19930
} CRC_TypeDef;303,20034
  __IO uint32_t CR;311,20124
  __IO uint32_t SWTRIGR;312,20237
  __IO uint32_t DHR12R1;313,20350
  __IO uint32_t DHR12L1;314,20463
  __IO uint32_t DHR8R1;315,20576
  __IO uint32_t DHR12R2;316,20689
  __IO uint32_t DHR12L2;317,20802
  __IO uint32_t DHR8R2;318,20915
  __IO uint32_t DHR12RD;319,21028
  __IO uint32_t DHR12LD;320,21141
  __IO uint32_t DHR8RD;321,21254
  __IO uint32_t DOR1;322,21367
  __IO uint32_t DOR2;323,21480
  __IO uint32_t SR;324,21593
} DAC_TypeDef;325,21706
  __IO uint32_t IDCODE;333,21778
  __IO uint32_t CR;334,21867
  __IO uint32_t APB1FZ;335,21956
  __IO uint32_t APB2FZ;336,22045
}DBGMCU_TypeDef;DBGMCU_TypeDef337,22134
  __IO uint32_t CCR;345,22213
  __IO uint32_t CNDTR;346,22331
  __IO uint32_t CPAR;347,22449
  __IO uint32_t CMAR;348,22567
} DMA_Channel_TypeDef;349,22685
  __IO uint32_t ISR;353,22730
  __IO uint32_t IFCR;354,22848
} DMA_TypeDef;355,22966
  __IO uint32_t IMR;363,23064
  __IO uint32_t EMR;364,23181
  __IO uint32_t RTSR;365,23298
  __IO uint32_t FTSR;366,23415
  __IO uint32_t SWIER;367,23532
  __IO uint32_t PR;368,23649
}EXTI_TypeDef;EXTI_TypeDef369,23766
  __IO uint32_t ACR;377,23844
  __IO uint32_t KEYR;378,23948
  __IO uint32_t OPTKEYR;379,24052
  __IO uint32_t SR;380,24156
  __IO uint32_t CR;381,24260
  __IO uint32_t AR;382,24364
  uint32_t      RESERVED;383,24468
  __IO uint32_t OBR;384,24572
  __IO uint32_t WRPR;385,24676
} FLASH_TypeDef;387,24782
  __IO uint16_t RDP;394,24867
  __IO uint16_t USER;395,24973
  uint16_t RESERVED0;396,25079
  uint16_t RESERVED1;397,25185
  __IO uint16_t WRP0;398,25291
  __IO uint16_t WRP1;399,25397
  __IO uint16_t WRP2;400,25503
  __IO uint16_t WRP3;401,25609
} OB_TypeDef;402,25715
  __IO uint32_t MODER;410,25796
  __IO uint32_t OTYPER;411,25900
  __IO uint32_t OSPEEDR;412,26004
  __IO uint32_t PUPDR;413,26108
  __IO uint32_t IDR;414,26212
  __IO uint32_t ODR;415,26316
  __IO uint32_t BSRR;416,26420
  __IO uint32_t LCKR;417,26519
  __IO uint32_t AFR[AFR418,26623
  __IO uint32_t BRR;419,26727
}GPIO_TypeDef;GPIO_TypeDef420,26826
  __IO uint32_t CFGR1;428,26920
       uint32_t RESERVED;429,27033
  __IO uint32_t EXTICR[EXTICR430,27146
  __IO uint32_t CFGR2;431,27261
} SYSCFG_TypeDef;432,27374
  __IO uint32_t CR1;440,27474
  __IO uint32_t CR2;441,27565
  __IO uint32_t OAR1;442,27656
  __IO uint32_t OAR2;443,27747
  __IO uint32_t TIMINGR;444,27838
  __IO uint32_t TIMEOUTR;445,27929
  __IO uint32_t ISR;446,28020
  __IO uint32_t ICR;447,28111
  __IO uint32_t PECR;448,28202
  __IO uint32_t RXDR;449,28293
  __IO uint32_t TXDR;450,28384
}I2C_TypeDef;I2C_TypeDef451,28475
  __IO uint32_t KR;459,28557
  __IO uint32_t PR;460,28634
  __IO uint32_t RLR;461,28711
  __IO uint32_t SR;462,28788
  __IO uint32_t WINR;463,28865
} IWDG_TypeDef;464,28942
  __IO uint32_t CR;472,29019
  __IO uint32_t CSR;473,29106
} PWR_TypeDef;474,29193
  __IO uint32_t CR;481,29277
  __IO uint32_t CFGR;482,29396
  __IO uint32_t CIR;483,29515
  __IO uint32_t APB2RSTR;484,29634
  __IO uint32_t APB1RSTR;485,29753
  __IO uint32_t AHBENR;486,29872
  __IO uint32_t APB2ENR;487,29991
  __IO uint32_t APB1ENR;488,30110
  __IO uint32_t BDCR;489,30229
  __IO uint32_t CSR;490,30348
  __IO uint32_t AHBRSTR;491,30467
  __IO uint32_t CFGR2;492,30586
  __IO uint32_t CFGR3;493,30705
} RCC_TypeDef;494,30824
  __IO uint32_t TR;502,30902
  __IO uint32_t DR;503,31018
  __IO uint32_t CR;504,31134
  __IO uint32_t ISR;505,31250
  __IO uint32_t PRER;506,31366
  __IO uint32_t WUTR;507,31482
  uint32_t RESERVED0;508,31598
  __IO uint32_t ALRMAR;509,31714
  __IO uint32_t ALRMBR;510,31830
  __IO uint32_t WPR;511,31946
  __IO uint32_t SSR;512,32062
  __IO uint32_t SHIFTR;513,32178
  __IO uint32_t TSTR;514,32294
  __IO uint32_t TSDR;515,32410
  __IO uint32_t TSSSR;516,32526
  __IO uint32_t CALR;517,32642
  __IO uint32_t TAFCR;518,32758
  __IO uint32_t ALRMASSR;519,32874
  __IO uint32_t ALRMBSSR;520,32990
  uint32_t RESERVED7;521,33106
  __IO uint32_t BKP0R;522,33222
  __IO uint32_t BKP1R;523,33338
  __IO uint32_t BKP2R;524,33454
  __IO uint32_t BKP3R;525,33570
  __IO uint32_t BKP4R;526,33686
  __IO uint32_t BKP5R;527,33802
  __IO uint32_t BKP6R;528,33918
  __IO uint32_t BKP7R;529,34034
  __IO uint32_t BKP8R;530,34150
  __IO uint32_t BKP9R;531,34266
  __IO uint32_t BKP10R;532,34382
  __IO uint32_t BKP11R;533,34498
  __IO uint32_t BKP12R;534,34614
  __IO uint32_t BKP13R;535,34730
  __IO uint32_t BKP14R;536,34846
  __IO uint32_t BKP15R;537,34962
  __IO uint32_t BKP16R;538,35078
  __IO uint32_t BKP17R;539,35194
  __IO uint32_t BKP18R;540,35310
  __IO uint32_t BKP19R;541,35426
  __IO uint32_t BKP20R;542,35542
  __IO uint32_t BKP21R;543,35658
  __IO uint32_t BKP22R;544,35774
  __IO uint32_t BKP23R;545,35890
  __IO uint32_t BKP24R;546,36006
  __IO uint32_t BKP25R;547,36122
  __IO uint32_t BKP26R;548,36238
  __IO uint32_t BKP27R;549,36354
  __IO uint32_t BKP28R;550,36470
  __IO uint32_t BKP29R;551,36586
  __IO uint32_t BKP30R;552,36702
  __IO uint32_t BKP31R;553,36818
} RTC_TypeDef;554,36934
  __IO uint32_t CR1;563,37046
  __IO uint32_t CR2;564,37155
  __IO uint32_t ISR;565,37264
  __IO uint32_t CLRISR;566,37373
  __IO uint32_t RESERVED0;567,37482
  __IO uint32_t JCHGR;568,37591
  __IO uint32_t RESERVED1;569,37700
  __IO uint32_t RESERVED2;570,37809
  __IO uint32_t CONF0R;571,37918
  __IO uint32_t CONF1R;572,38027
  __IO uint32_t CONF2R;573,38136
  __IO uint32_t RESERVED3[RESERVED3574,38245
  __IO uint32_t CONFCHR1;575,38354
  __IO uint32_t CONFCHR2;576,38463
  __IO uint32_t RESERVED4[RESERVED4577,38572
  __IO uint32_t JDATAR;578,38681
  __IO uint32_t RDATAR;579,38790
  __IO uint32_t RESERVED5[RESERVED5580,38899
  __IO uint32_t JDATA12R;581,39008
  __IO uint32_t RDATA12R;582,39117
  __IO uint32_t JDATA13R;583,39226
  __IO uint32_t RDATA13R;584,39335
} SDADC_TypeDef;585,39444
  __IO uint32_t CR1;593,39536
  __IO uint32_t CR2;594,39645
  __IO uint32_t SR;595,39754
  __IO uint32_t DR;596,39863
  __IO uint32_t CRCPR;597,39972
  __IO uint32_t RXCRCR;598,40081
  __IO uint32_t TXCRCR;599,40190
  __IO uint32_t I2SCFGR;600,40299
  __IO uint32_t I2SPR;601,40408
} SPI_TypeDef;602,40517
  __IO uint32_t CR1;609,40581
  __IO uint32_t CR2;610,40677
  __IO uint32_t SMCR;611,40773
  __IO uint32_t DIER;612,40869
  __IO uint32_t SR;613,40965
  __IO uint32_t EGR;614,41061
  __IO uint32_t CCMR1;615,41157
  __IO uint32_t CCMR2;616,41253
  __IO uint32_t CCER;617,41349
  __IO uint32_t CNT;618,41445
  __IO uint32_t PSC;619,41541
  __IO uint32_t ARR;620,41637
  __IO uint32_t RCR;621,41733
  __IO uint32_t CCR1;622,41829
  __IO uint32_t CCR2;623,41925
  __IO uint32_t CCR3;624,42021
  __IO uint32_t CCR4;625,42117
  __IO uint32_t BDTR;626,42213
  __IO uint32_t DCR;627,42309
  __IO uint32_t DMAR;628,42405
  __IO uint32_t OR;629,42501
} TIM_TypeDef;630,42597
  __IO uint32_t CR;637,42688
  __IO uint32_t IER;638,42807
  __IO uint32_t ICR;639,42926
  __IO uint32_t ISR;640,43045
  __IO uint32_t IOHCR;641,43164
  uint32_t      RESERVED1;642,43283
  __IO uint32_t IOASCR;643,43402
  uint32_t      RESERVED2;644,43521
  __IO uint32_t IOSCR;645,43640
  uint32_t      RESERVED3;646,43759
  __IO uint32_t IOCCR;647,43878
  uint32_t      RESERVED4;648,43997
  __IO uint32_t IOGCSR;649,44116
  __IO uint32_t IOGXCR[IOGXCR650,44235
} TSC_TypeDef;651,44357
  __IO uint32_t CR1;659,44475
  __IO uint32_t CR2;660,44571
  __IO uint32_t CR3;661,44667
  __IO uint32_t BRR;662,44763
  __IO uint32_t GTPR;663,44859
  __IO uint32_t RTOR;664,44955
  __IO uint32_t RQR;665,45051
  __IO uint32_t ISR;666,45147
  __IO uint32_t ICR;667,45243
  __IO uint16_t RDR;668,45339
  uint16_t  RESERVED1;669,45435
  __IO uint16_t TDR;670,45531
  uint16_t  RESERVED2;671,45627
} USART_TypeDef;672,45723
  __IO uint16_t EP0R;680,45829
  __IO uint16_t RESERVED0;681,45933
  __IO uint16_t EP1R;682,45989
  __IO uint16_t RESERVED1;683,46092
  __IO uint16_t EP2R;684,46150
  __IO uint16_t RESERVED2;685,46253
  __IO uint16_t EP3R;686,46311
  __IO uint16_t RESERVED3;687,46415
  __IO uint16_t EP4R;688,46473
  __IO uint16_t RESERVED4;689,46576
  __IO uint16_t EP5R;690,46634
  __IO uint16_t RESERVED5;691,46737
  __IO uint16_t EP6R;692,46795
  __IO uint16_t RESERVED6;693,46898
  __IO uint16_t EP7R;694,46956
  __IO uint16_t RESERVED7[RESERVED7695,47059
  __IO uint16_t CNTR;696,47115
  __IO uint16_t RESERVED8;697,47218
  __IO uint16_t ISTR;698,47276
  __IO uint16_t RESERVED9;699,47379
  __IO uint16_t FNR;700,47437
  __IO uint16_t RESERVEDA;701,47540
  __IO uint16_t DADDR;702,47598
  __IO uint16_t RESERVEDB;703,47701
  __IO uint16_t BTABLE;704,47759
  __IO uint16_t RESERVEDC;705,47862
} USB_TypeDef;706,47913
  __IO uint32_t CR;713,47989
  __IO uint32_t CFR;714,48070
  __IO uint32_t SR;715,48151
} WWDG_TypeDef;716,48232
#define FLASH_BASE 722,48306
#define SRAM_BASE 723,48407
#define PERIPH_BASE 724,48507
#define SRAM_BB_BASE 725,48613
#define PERIPH_BB_BASE 726,48716
#define APB1PERIPH_BASE 730,48860
#define APB2PERIPH_BASE 731,48903
#define AHB1PERIPH_BASE 732,48961
#define AHB2PERIPH_BASE 733,49019
#define TIM2_BASE 736,49105
#define TIM3_BASE 737,49167
#define TIM4_BASE 738,49229
#define TIM5_BASE 739,49291
#define TIM6_BASE 740,49353
#define TIM7_BASE 741,49415
#define TIM12_BASE 742,49477
#define TIM13_BASE 743,49539
#define TIM14_BASE 744,49601
#define RTC_BASE 745,49663
#define WWDG_BASE 746,49725
#define IWDG_BASE 747,49787
#define SPI2_BASE 748,49849
#define SPI3_BASE 749,49911
#define USART2_BASE 750,49973
#define USART3_BASE 751,50035
#define I2C1_BASE 752,50097
#define I2C2_BASE 753,50159
#define USB_BASE 754,50221
#define USB_PMAADDR 755,50332
#define CAN_BASE 756,50441
#define PWR_BASE 757,50503
#define DAC1_BASE 758,50565
#define DAC2_BASE 759,50627
#define DAC_BASE 760,50689
#define CEC_BASE 761,50731
#define TIM18_BASE 762,50793
#define SYSCFG_BASE 765,50883
#define COMP_BASE 766,50945
#define EXTI_BASE 767,51007
#define ADC1_BASE 768,51069
#define SPI1_BASE 769,51131
#define USART1_BASE 770,51193
#define TIM15_BASE 771,51255
#define TIM16_BASE 772,51317
#define TIM17_BASE 773,51379
#define TIM19_BASE 774,51441
#define SDADC1_BASE 775,51503
#define SDADC2_BASE 776,51565
#define SDADC3_BASE 777,51627
#define DMA1_BASE 780,51717
#define DMA1_Channel1_BASE 781,51779
#define DMA1_Channel2_BASE 782,51841
#define DMA1_Channel3_BASE 783,51903
#define DMA1_Channel4_BASE 784,51965
#define DMA1_Channel5_BASE 785,52027
#define DMA1_Channel6_BASE 786,52089
#define DMA1_Channel7_BASE 787,52151
#define DMA2_BASE 788,52213
#define DMA2_Channel1_BASE 789,52275
#define DMA2_Channel2_BASE 790,52337
#define DMA2_Channel3_BASE 791,52399
#define DMA2_Channel4_BASE 792,52461
#define DMA2_Channel5_BASE 793,52523
#define RCC_BASE 794,52585
#define FLASH_R_BASE 795,52647
#define OB_BASE 796,52746
#define CRC_BASE 797,52844
#define TSC_BASE 798,52906
#define GPIOA_BASE 801,52996
#define GPIOB_BASE 802,53058
#define GPIOC_BASE 803,53120
#define GPIOD_BASE 804,53182
#define GPIOE_BASE 805,53244
#define GPIOF_BASE 806,53306
#define DBGMCU_BASE 808,53370
#define TIM2 816,53539
#define TIM3 817,53596
#define TIM4 818,53653
#define TIM5 819,53710
#define TIM6 820,53767
#define TIM7 821,53824
#define TIM12 822,53881
#define TIM13 823,53939
#define TIM14 824,53997
#define RTC 825,54055
#define WWDG 826,54111
#define IWDG 827,54169
#define SPI2 828,54227
#define SPI3 829,54284
#define USART2 830,54341
#define USART3 831,54402
#define I2C1 832,54463
#define I2C2 833,54520
#define CAN 834,54577
#define PWR 835,54633
#define DAC 836,54689
#define DAC1 837,54745
#define DAC2 838,54802
#define CEC 839,54859
#define COMP 840,54915
#define COMP1 841,54976
#define COMP2 842,55034
#define TIM18 843,55107
#define SYSCFG 844,55165
#define EXTI 845,55227
#define SPI1 846,55285
#define USART1 847,55342
#define TIM15 848,55403
#define TIM16 849,55461
#define TIM17 850,55519
#define TIM19 851,55577
#define DBGMCU 852,55635
#define SDADC1 853,55697
#define SDADC2 854,55758
#define SDADC3 855,55819
#define DMA1 856,55880
#define DMA1_Channel1 857,55937
#define DMA1_Channel2 858,56011
#define DMA1_Channel3 859,56085
#define DMA1_Channel4 860,56159
#define DMA1_Channel5 861,56233
#define DMA1_Channel6 862,56307
#define DMA1_Channel7 863,56381
#define DMA2 864,56455
#define DMA2_Channel1 865,56512
#define DMA2_Channel2 866,56586
#define DMA2_Channel3 867,56660
#define DMA2_Channel4 868,56734
#define DMA2_Channel5 869,56808
#define RCC 870,56882
#define FLASH 871,56938
#define OB 872,57000
#define CRC 873,57054
#define TSC 874,57110
#define GPIOA 875,57166
#define GPIOB 876,57225
#define GPIOC 877,57284
#define GPIOD 878,57343
#define GPIOE 879,57402
#define GPIOF 880,57461
#define ADC1 881,57520
#define USB 882,57577
#define  ADC_SR_AWD 907,58522
#define  ADC_SR_EOC 908,58621
#define  ADC_SR_JEOC 909,58717
#define  ADC_SR_JSTRT 910,58830
#define  ADC_SR_STRT 911,58936
#define  ADC_CR1_AWDCH 914,59125
#define  ADC_CR1_AWDCH_0 915,59257
#define  ADC_CR1_AWDCH_1 916,59341
#define  ADC_CR1_AWDCH_2 917,59425
#define  ADC_CR1_AWDCH_3 918,59509
#define  ADC_CR1_AWDCH_4 919,59593
#define  ADC_CR1_EOCIE 920,59677
#define  ADC_CR1_AWDIE 921,59780
#define  ADC_CR1_JEOCIE 922,59891
#define  ADC_CR1_SCAN 923,60008
#define  ADC_CR1_AWDSGL 924,60096
#define  ADC_CR1_JAUTO 925,60227
#define  ADC_CR1_DISCEN 926,60341
#define  ADC_CR1_JDISCEN 927,60458
#define  ADC_CR1_DISCNUM 928,60576
#define  ADC_CR1_DISCNUM_0 929,60707
#define  ADC_CR1_DISCNUM_1 930,60791
#define  ADC_CR1_DISCNUM_2 931,60875
#define  ADC_CR1_JAWDEN 932,60959
#define  ADC_CR1_AWDEN 933,61081
#define  ADC_CR2_ADON 936,61286
#define  ADC_CR2_CONT 937,61387
#define  ADC_CR2_CAL 938,61487
#define  ADC_CR2_RSTCAL 939,61581
#define  ADC_CR2_DMA 940,61677
#define  ADC_CR2_ALIGN 941,61781
#define  ADC_CR2_JEXTSEL 942,61874
#define  ADC_CR2_JEXTSEL_0 943,62013
#define  ADC_CR2_JEXTSEL_1 944,62097
#define  ADC_CR2_JEXTSEL_2 945,62181
#define  ADC_CR2_JEXTTRIG 946,62265
#define  ADC_CR2_EXTSEL 947,62398
#define  ADC_CR2_EXTSEL_0 948,62535
#define  ADC_CR2_EXTSEL_1 949,62619
#define  ADC_CR2_EXTSEL_2 950,62703
#define  ADC_CR2_EXTTRIG 951,62787
#define  ADC_CR2_JSWSTART 952,62919
#define  ADC_CR2_SWSTART 953,63035
#define  ADC_CR2_TSVREFE 954,63150
#define  ADC_SMPR1_SMP10 957,63350
#define  ADC_SMPR1_SMP10_0 958,63479
#define  ADC_SMPR1_SMP10_1 959,63563
#define  ADC_SMPR1_SMP10_2 960,63647
#define  ADC_SMPR1_SMP11 961,63731
#define  ADC_SMPR1_SMP11_0 962,63860
#define  ADC_SMPR1_SMP11_1 963,63944
#define  ADC_SMPR1_SMP11_2 964,64028
#define  ADC_SMPR1_SMP12 965,64112
#define  ADC_SMPR1_SMP12_0 966,64241
#define  ADC_SMPR1_SMP12_1 967,64325
#define  ADC_SMPR1_SMP12_2 968,64409
#define  ADC_SMPR1_SMP13 969,64493
#define  ADC_SMPR1_SMP13_0 970,64622
#define  ADC_SMPR1_SMP13_1 971,64706
#define  ADC_SMPR1_SMP13_2 972,64790
#define  ADC_SMPR1_SMP14 973,64874
#define  ADC_SMPR1_SMP14_0 974,65003
#define  ADC_SMPR1_SMP14_1 975,65087
#define  ADC_SMPR1_SMP14_2 976,65171
#define  ADC_SMPR1_SMP15 977,65255
#define  ADC_SMPR1_SMP15_0 978,65384
#define  ADC_SMPR1_SMP15_1 979,65468
#define  ADC_SMPR1_SMP15_2 980,65552
#define  ADC_SMPR1_SMP16 981,65636
#define  ADC_SMPR1_SMP16_0 982,65765
#define  ADC_SMPR1_SMP16_1 983,65849
#define  ADC_SMPR1_SMP16_2 984,65933
#define  ADC_SMPR1_SMP17 985,66017
#define  ADC_SMPR1_SMP17_0 986,66146
#define  ADC_SMPR1_SMP17_1 987,66230
#define  ADC_SMPR1_SMP17_2 988,66314
#define  ADC_SMPR1_SMP18 989,66398
#define  ADC_SMPR1_SMP18_0 990,66527
#define  ADC_SMPR1_SMP18_1 991,66611
#define  ADC_SMPR1_SMP18_2 992,66695
#define  ADC_SMPR2_SMP0 995,66863
#define  ADC_SMPR2_SMP0_0 996,66996
#define  ADC_SMPR2_SMP0_1 997,67086
#define  ADC_SMPR2_SMP0_2 998,67176
#define  ADC_SMPR2_SMP1 999,67266
#define  ADC_SMPR2_SMP1_0 1000,67399
#define  ADC_SMPR2_SMP1_1 1001,67489
#define  ADC_SMPR2_SMP1_2 1002,67579
#define  ADC_SMPR2_SMP2 1003,67669
#define  ADC_SMPR2_SMP2_0 1004,67802
#define  ADC_SMPR2_SMP2_1 1005,67892
#define  ADC_SMPR2_SMP2_2 1006,67982
#define  ADC_SMPR2_SMP3 1007,68072
#define  ADC_SMPR2_SMP3_0 1008,68205
#define  ADC_SMPR2_SMP3_1 1009,68295
#define  ADC_SMPR2_SMP3_2 1010,68385
#define  ADC_SMPR2_SMP4 1011,68475
#define  ADC_SMPR2_SMP4_0 1012,68608
#define  ADC_SMPR2_SMP4_1 1013,68698
#define  ADC_SMPR2_SMP4_2 1014,68788
#define  ADC_SMPR2_SMP5 1015,68878
#define  ADC_SMPR2_SMP5_0 1016,69011
#define  ADC_SMPR2_SMP5_1 1017,69101
#define  ADC_SMPR2_SMP5_2 1018,69191
#define  ADC_SMPR2_SMP6 1019,69281
#define  ADC_SMPR2_SMP6_0 1020,69414
#define  ADC_SMPR2_SMP6_1 1021,69504
#define  ADC_SMPR2_SMP6_2 1022,69594
#define  ADC_SMPR2_SMP7 1023,69684
#define  ADC_SMPR2_SMP7_0 1024,69817
#define  ADC_SMPR2_SMP7_1 1025,69907
#define  ADC_SMPR2_SMP7_2 1026,69997
#define  ADC_SMPR2_SMP8 1027,70087
#define  ADC_SMPR2_SMP8_0 1028,70220
#define  ADC_SMPR2_SMP8_1 1029,70310
#define  ADC_SMPR2_SMP8_2 1030,70400
#define  ADC_SMPR2_SMP9 1031,70490
#define  ADC_SMPR2_SMP9_0 1032,70623
#define  ADC_SMPR2_SMP9_1 1033,70713
#define  ADC_SMPR2_SMP9_2 1034,70803
#define  ADC_JOFR1_JOFFSET1 1037,70977
#define  ADC_JOFR2_JOFFSET2 1040,71184
#define  ADC_JOFR3_JOFFSET3 1043,71391
#define  ADC_JOFR4_JOFFSET4 1046,71598
#define  ADC_HTR_HT 1049,71805
#define  ADC_LTR_LT 1052,72008
#define  ADC_SQR1_SQ13 1055,72210
#define  ADC_SQR1_SQ13_0 1056,72347
#define  ADC_SQR1_SQ13_1 1057,72437
#define  ADC_SQR1_SQ13_2 1058,72527
#define  ADC_SQR1_SQ13_3 1059,72617
#define  ADC_SQR1_SQ13_4 1060,72707
#define  ADC_SQR1_SQ14 1061,72797
#define  ADC_SQR1_SQ14_0 1062,72934
#define  ADC_SQR1_SQ14_1 1063,73024
#define  ADC_SQR1_SQ14_2 1064,73114
#define  ADC_SQR1_SQ14_3 1065,73204
#define  ADC_SQR1_SQ14_4 1066,73294
#define  ADC_SQR1_SQ15 1067,73384
#define  ADC_SQR1_SQ15_0 1068,73521
#define  ADC_SQR1_SQ15_1 1069,73611
#define  ADC_SQR1_SQ15_2 1070,73701
#define  ADC_SQR1_SQ15_3 1071,73791
#define  ADC_SQR1_SQ15_4 1072,73881
#define  ADC_SQR1_SQ16 1073,73971
#define  ADC_SQR1_SQ16_0 1074,74108
#define  ADC_SQR1_SQ16_1 1075,74198
#define  ADC_SQR1_SQ16_2 1076,74288
#define  ADC_SQR1_SQ16_3 1077,74378
#define  ADC_SQR1_SQ16_4 1078,74468
#define  ADC_SQR1_L 1079,74558
#define  ADC_SQR1_L_0 1080,74688
#define  ADC_SQR1_L_1 1081,74778
#define  ADC_SQR1_L_2 1082,74868
#define  ADC_SQR1_L_3 1083,74958
#define  ADC_SQR2_SQ7 1086,75132
#define  ADC_SQR2_SQ7_0 1087,75267
#define  ADC_SQR2_SQ7_1 1088,75357
#define  ADC_SQR2_SQ7_2 1089,75447
#define  ADC_SQR2_SQ7_3 1090,75537
#define  ADC_SQR2_SQ7_4 1091,75627
#define  ADC_SQR2_SQ8 1092,75717
#define  ADC_SQR2_SQ8_0 1093,75852
#define  ADC_SQR2_SQ8_1 1094,75942
#define  ADC_SQR2_SQ8_2 1095,76032
#define  ADC_SQR2_SQ8_3 1096,76122
#define  ADC_SQR2_SQ8_4 1097,76212
#define  ADC_SQR2_SQ9 1098,76302
#define  ADC_SQR2_SQ9_0 1099,76437
#define  ADC_SQR2_SQ9_1 1100,76527
#define  ADC_SQR2_SQ9_2 1101,76617
#define  ADC_SQR2_SQ9_3 1102,76707
#define  ADC_SQR2_SQ9_4 1103,76797
#define  ADC_SQR2_SQ10 1104,76887
#define  ADC_SQR2_SQ10_0 1105,77024
#define  ADC_SQR2_SQ10_1 1106,77114
#define  ADC_SQR2_SQ10_2 1107,77204
#define  ADC_SQR2_SQ10_3 1108,77294
#define  ADC_SQR2_SQ10_4 1109,77384
#define  ADC_SQR2_SQ11 1110,77474
#define  ADC_SQR2_SQ11_0 1111,77611
#define  ADC_SQR2_SQ11_1 1112,77701
#define  ADC_SQR2_SQ11_2 1113,77791
#define  ADC_SQR2_SQ11_3 1114,77881
#define  ADC_SQR2_SQ11_4 1115,77971
#define  ADC_SQR2_SQ12 1116,78061
#define  ADC_SQR2_SQ12_0 1117,78198
#define  ADC_SQR2_SQ12_1 1118,78288
#define  ADC_SQR2_SQ12_2 1119,78378
#define  ADC_SQR2_SQ12_3 1120,78468
#define  ADC_SQR2_SQ12_4 1121,78558
#define  ADC_SQR3_SQ1 1124,78732
#define  ADC_SQR3_SQ1_0 1125,78867
#define  ADC_SQR3_SQ1_1 1126,78957
#define  ADC_SQR3_SQ1_2 1127,79047
#define  ADC_SQR3_SQ1_3 1128,79137
#define  ADC_SQR3_SQ1_4 1129,79227
#define  ADC_SQR3_SQ2 1130,79317
#define  ADC_SQR3_SQ2_0 1131,79452
#define  ADC_SQR3_SQ2_1 1132,79542
#define  ADC_SQR3_SQ2_2 1133,79632
#define  ADC_SQR3_SQ2_3 1134,79722
#define  ADC_SQR3_SQ2_4 1135,79812
#define  ADC_SQR3_SQ3 1136,79902
#define  ADC_SQR3_SQ3_0 1137,80037
#define  ADC_SQR3_SQ3_1 1138,80127
#define  ADC_SQR3_SQ3_2 1139,80217
#define  ADC_SQR3_SQ3_3 1140,80307
#define  ADC_SQR3_SQ3_4 1141,80397
#define  ADC_SQR3_SQ4 1142,80487
#define  ADC_SQR3_SQ4_0 1143,80622
#define  ADC_SQR3_SQ4_1 1144,80712
#define  ADC_SQR3_SQ4_2 1145,80802
#define  ADC_SQR3_SQ4_3 1146,80892
#define  ADC_SQR3_SQ4_4 1147,80982
#define  ADC_SQR3_SQ5 1148,81072
#define  ADC_SQR3_SQ5_0 1149,81207
#define  ADC_SQR3_SQ5_1 1150,81297
#define  ADC_SQR3_SQ5_2 1151,81387
#define  ADC_SQR3_SQ5_3 1152,81477
#define  ADC_SQR3_SQ5_4 1153,81567
#define  ADC_SQR3_SQ6 1154,81657
#define  ADC_SQR3_SQ6_0 1155,81792
#define  ADC_SQR3_SQ6_1 1156,81882
#define  ADC_SQR3_SQ6_2 1157,81972
#define  ADC_SQR3_SQ6_3 1158,82062
#define  ADC_SQR3_SQ6_4 1159,82152
#define  ADC_JSQR_JSQ1 1162,82326
#define  ADC_JSQR_JSQ1_0 1163,82463
#define  ADC_JSQR_JSQ1_1 1164,82553
#define  ADC_JSQR_JSQ1_2 1165,82643
#define  ADC_JSQR_JSQ1_3 1166,82733
#define  ADC_JSQR_JSQ1_4 1167,82823
#define  ADC_JSQR_JSQ2 1168,82913
#define  ADC_JSQR_JSQ2_0 1169,83050
#define  ADC_JSQR_JSQ2_1 1170,83140
#define  ADC_JSQR_JSQ2_2 1171,83230
#define  ADC_JSQR_JSQ2_3 1172,83320
#define  ADC_JSQR_JSQ2_4 1173,83410
#define  ADC_JSQR_JSQ3 1174,83500
#define  ADC_JSQR_JSQ3_0 1175,83637
#define  ADC_JSQR_JSQ3_1 1176,83727
#define  ADC_JSQR_JSQ3_2 1177,83817
#define  ADC_JSQR_JSQ3_3 1178,83907
#define  ADC_JSQR_JSQ3_4 1179,83997
#define  ADC_JSQR_JSQ4 1180,84087
#define  ADC_JSQR_JSQ4_0 1181,84224
#define  ADC_JSQR_JSQ4_1 1182,84314
#define  ADC_JSQR_JSQ4_2 1183,84404
#define  ADC_JSQR_JSQ4_3 1184,84494
#define  ADC_JSQR_JSQ4_4 1185,84584
#define  ADC_JSQR_JL 1186,84674
#define  ADC_JSQR_JL_0 1187,84798
#define  ADC_JSQR_JL_1 1188,84888
#define  ADC_JDR1_JDATA 1191,85062
#define  ADC_JDR2_JDATA 1194,85244
#define  ADC_JDR3_JDATA 1197,85426
#define  ADC_JDR4_JDATA 1200,85608
#define  ADC_DR_DATA 1203,85790
#define COMP_CSR_COMP1EN 1213,86412
#define COMP_CSR_COMP1SW1 1214,86496
#define COMP_CSR_COMP1MODE 1215,86586
#define COMP_CSR_COMP1MODE_0 1216,86674
#define COMP_CSR_COMP1MODE_1 1217,86768
#define COMP_CSR_COMP1INSEL 1218,86862
#define COMP_CSR_COMP1INSEL_0 1219,86962
#define COMP_CSR_COMP1INSEL_1 1220,87068
#define COMP_CSR_COMP1INSEL_2 1221,87174
#define COMP_CSR_COMP1OUTSEL 1222,87280
#define COMP_CSR_COMP1OUTSEL_0 1223,87371
#define COMP_CSR_COMP1OUTSEL_1 1224,87468
#define COMP_CSR_COMP1OUTSEL_2 1225,87565
#define COMP_CSR_COMP1POL 1226,87662
#define COMP_CSR_COMP1HYST 1227,87755
#define COMP_CSR_COMP1HYST_0 1228,87843
#define COMP_CSR_COMP1HYST_1 1229,87937
#define COMP_CSR_COMP1OUT 1230,88031
#define COMP_CSR_COMP1LOCK 1231,88121
#define COMP_CSR_COMP2EN 1233,88232
#define COMP_CSR_COMP2MODE 1234,88316
#define COMP_CSR_COMP2MODE_0 1235,88404
#define COMP_CSR_COMP2MODE_1 1236,88498
#define COMP_CSR_COMP2INSEL 1237,88592
#define COMP_CSR_COMP2INSEL_0 1238,88692
#define COMP_CSR_COMP2INSEL_1 1239,88798
#define COMP_CSR_COMP2INSEL_2 1240,88904
#define COMP_CSR_WNDWEN 1241,89010
#define COMP_CSR_COMP2OUTSEL 1242,89112
#define COMP_CSR_COMP2OUTSEL_0 1243,89203
#define COMP_CSR_COMP2OUTSEL_1 1244,89300
#define COMP_CSR_COMP2OUTSEL_2 1245,89397
#define COMP_CSR_COMP2POL 1246,89494
#define COMP_CSR_COMP2HYST 1247,89587
#define COMP_CSR_COMP2HYST_0 1248,89675
#define COMP_CSR_COMP2HYST_1 1249,89769
#define COMP_CSR_COMP2OUT 1250,89863
#define COMP_CSR_COMP2LOCK 1251,89953
#define COMP_CSR_COMPxEN 1253,90064
#define COMP_CSR_COMPxMODE 1254,90148
#define COMP_CSR_COMPxMODE_0 1255,90236
#define COMP_CSR_COMPxMODE_1 1256,90330
#define COMP_CSR_COMPxINSEL 1257,90424
#define COMP_CSR_COMPxINSEL_0 1258,90524
#define COMP_CSR_COMPxINSEL_1 1259,90630
#define COMP_CSR_COMPxINSEL_2 1260,90736
#define COMP_CSR_COMPxWNDWEN 1261,90842
#define COMP_CSR_COMPxOUTSEL 1262,90938
#define COMP_CSR_COMPxOUTSEL_0 1263,91029
#define COMP_CSR_COMPxOUTSEL_1 1264,91126
#define COMP_CSR_COMPxOUTSEL_2 1265,91223
#define COMP_CSR_COMPxPOL 1266,91320
#define COMP_CSR_COMPxHYST 1267,91413
#define COMP_CSR_COMPxHYST_0 1268,91501
#define COMP_CSR_COMPxHYST_1 1269,91595
#define COMP_CSR_COMPxOUT 1270,91689
#define COMP_CSR_COMPxLOCK 1271,91779
#define  CAN_MCR_INRQ 1279,92355
#define  CAN_MCR_SLEEP 1280,92461
#define  CAN_MCR_TXFP 1281,92563
#define  CAN_MCR_RFLM 1282,92669
#define  CAN_MCR_NART 1283,92777
#define  CAN_MCR_AWUM 1284,92888
#define  CAN_MCR_ABOM 1285,92993
#define  CAN_MCR_TTCM 1286,93105
#define  CAN_MCR_RESET 1287,93222
#define  CAN_MSR_INAK 1290,93417
#define  CAN_MSR_SLAK 1291,93527
#define  CAN_MSR_ERRI 1292,93628
#define  CAN_MSR_WKUI 1293,93727
#define  CAN_MSR_SLAKI 1294,93827
#define  CAN_MSR_TXM 1295,93938
#define  CAN_MSR_RXM 1296,94035
#define  CAN_MSR_SAMP 1297,94131
#define  CAN_MSR_RX 1298,94232
#define  CAN_TSR_RQCP0 1301,94413
#define  CAN_TSR_TXOK0 1302,94523
#define  CAN_TSR_ALST0 1303,94634
#define  CAN_TSR_TERR0 1304,94747
#define  CAN_TSR_ABRQ0 1305,94861
#define  CAN_TSR_RQCP1 1306,94971
#define  CAN_TSR_TXOK1 1307,95081
#define  CAN_TSR_ALST1 1308,95192
#define  CAN_TSR_TERR1 1309,95305
#define  CAN_TSR_ABRQ1 1310,95419
#define  CAN_TSR_RQCP2 1311,95530
#define  CAN_TSR_TXOK2 1312,95640
#define  CAN_TSR_ALST2 1313,95752
#define  CAN_TSR_TERR2 1314,95866
#define  CAN_TSR_ABRQ2 1315,95981
#define  CAN_TSR_CODE 1316,96092
#define  CAN_TSR_TME 1318,96190
#define  CAN_TSR_TME0 1319,96287
#define  CAN_TSR_TME1 1320,96395
#define  CAN_TSR_TME2 1321,96503
#define  CAN_TSR_LOW 1323,96613
#define  CAN_TSR_LOW0 1324,96710
#define  CAN_TSR_LOW1 1325,96828
#define  CAN_TSR_LOW2 1326,96946
#define  CAN_RF0R_FMP0 1329,97148
#define  CAN_RF0R_FULL0 1330,97254
#define  CAN_RF0R_FOVR0 1331,97349
#define  CAN_RF0R_RFOM0 1332,97447
#define  CAN_RF1R_FMP1 1335,97644
#define  CAN_RF1R_FULL1 1336,97750
#define  CAN_RF1R_FOVR1 1337,97845
#define  CAN_RF1R_RFOM1 1338,97943
#define  CAN_IER_TMEIE 1341,98140
#define  CAN_IER_FMPIE0 1342,98263
#define  CAN_IER_FFIE0 1343,98384
#define  CAN_IER_FOVIE0 1344,98494
#define  CAN_IER_FMPIE1 1345,98607
#define  CAN_IER_FFIE1 1346,98728
#define  CAN_IER_FOVIE1 1347,98838
#define  CAN_IER_EWGIE 1348,98951
#define  CAN_IER_EPVIE 1349,99065
#define  CAN_IER_BOFIE 1350,99179
#define  CAN_IER_LECIE 1351,99287
#define  CAN_IER_ERRIE 1352,99403
#define  CAN_IER_WKUIE 1353,99509
#define  CAN_IER_SLKIE 1354,99616
#define  CAN_ESR_EWGF 1357,99806
#define  CAN_ESR_EPVF 1358,99908
#define  CAN_ESR_BOFF 1359,100010
#define  CAN_ESR_LEC 1361,100108
#define  CAN_ESR_LEC_0 1362,100223
#define  CAN_ESR_LEC_1 1363,100312
#define  CAN_ESR_LEC_2 1364,100401
#define  CAN_ESR_TEC 1366,100492
#define  CAN_ESR_REC 1367,100634
#define  CAN_BTR_BRP 1370,100823
#define  CAN_BTR_TS1 1371,100926
#define  CAN_BTR_TS1_0 1372,101024
#define  CAN_BTR_TS1_1 1373,101130
#define  CAN_BTR_TS1_2 1374,101236
#define  CAN_BTR_TS1_3 1375,101342
#define  CAN_BTR_TS2 1376,101448
#define  CAN_BTR_TS2_0 1377,101546
#define  CAN_BTR_TS2_1 1378,101652
#define  CAN_BTR_TS2_2 1379,101758
#define  CAN_BTR_SJW 1380,101864
#define  CAN_BTR_SJW_0 1381,101976
#define  CAN_BTR_SJW_1 1382,102096
#define  CAN_BTR_LBKM 1383,102216
#define  CAN_BTR_SILM 1384,102322
#define  CAN_TI0R_TXRQ 1388,102527
#define  CAN_TI0R_RTR 1389,102635
#define  CAN_TI0R_IDE 1390,102746
#define  CAN_TI0R_EXID 1391,102850
#define  CAN_TI0R_STID 1392,102953
#define  CAN_TDT0R_DLC 1395,103163
#define  CAN_TDT0R_TGT 1396,103263
#define  CAN_TDT0R_TIME 1397,103367
#define  CAN_TDL0R_DATA0 1400,103553
#define  CAN_TDL0R_DATA1 1401,103648
#define  CAN_TDL0R_DATA2 1402,103743
#define  CAN_TDL0R_DATA3 1403,103838
#define  CAN_TDH0R_DATA4 1406,104017
#define  CAN_TDH0R_DATA5 1407,104112
#define  CAN_TDH0R_DATA6 1408,104207
#define  CAN_TDH0R_DATA7 1409,104302
#define  CAN_TI1R_TXRQ 1412,104481
#define  CAN_TI1R_RTR 1413,104589
#define  CAN_TI1R_IDE 1414,104700
#define  CAN_TI1R_EXID 1415,104804
#define  CAN_TI1R_STID 1416,104907
#define  CAN_TDT1R_DLC 1419,105117
#define  CAN_TDT1R_TGT 1420,105217
#define  CAN_TDT1R_TIME 1421,105321
#define  CAN_TDL1R_DATA0 1424,105507
#define  CAN_TDL1R_DATA1 1425,105602
#define  CAN_TDL1R_DATA2 1426,105697
#define  CAN_TDL1R_DATA3 1427,105792
#define  CAN_TDH1R_DATA4 1430,105971
#define  CAN_TDH1R_DATA5 1431,106066
#define  CAN_TDH1R_DATA6 1432,106161
#define  CAN_TDH1R_DATA7 1433,106256
#define  CAN_TI2R_TXRQ 1436,106435
#define  CAN_TI2R_RTR 1437,106543
#define  CAN_TI2R_IDE 1438,106654
#define  CAN_TI2R_EXID 1439,106758
#define  CAN_TI2R_STID 1440,106861
#define  CAN_TDT2R_DLC 1443,107071
#define  CAN_TDT2R_TGT 1444,107171
#define  CAN_TDT2R_TIME 1445,107275
#define  CAN_TDL2R_DATA0 1448,107461
#define  CAN_TDL2R_DATA1 1449,107556
#define  CAN_TDL2R_DATA2 1450,107651
#define  CAN_TDL2R_DATA3 1451,107746
#define  CAN_TDH2R_DATA4 1454,107925
#define  CAN_TDH2R_DATA5 1455,108020
#define  CAN_TDH2R_DATA6 1456,108115
#define  CAN_TDH2R_DATA7 1457,108210
#define  CAN_RI0R_RTR 1460,108389
#define  CAN_RI0R_IDE 1461,108500
#define  CAN_RI0R_EXID 1462,108604
#define  CAN_RI0R_STID 1463,108707
#define  CAN_RDT0R_DLC 1466,108917
#define  CAN_RDT0R_FMI 1467,109017
#define  CAN_RDT0R_TIME 1468,109119
#define  CAN_RDL0R_DATA0 1471,109305
#define  CAN_RDL0R_DATA1 1472,109400
#define  CAN_RDL0R_DATA2 1473,109495
#define  CAN_RDL0R_DATA3 1474,109590
#define  CAN_RDH0R_DATA4 1477,109769
#define  CAN_RDH0R_DATA5 1478,109864
#define  CAN_RDH0R_DATA6 1479,109959
#define  CAN_RDH0R_DATA7 1480,110054
#define  CAN_RI1R_RTR 1483,110233
#define  CAN_RI1R_IDE 1484,110344
#define  CAN_RI1R_EXID 1485,110448
#define  CAN_RI1R_STID 1486,110551
#define  CAN_RDT1R_DLC 1489,110761
#define  CAN_RDT1R_FMI 1490,110861
#define  CAN_RDT1R_TIME 1491,110963
#define  CAN_RDL1R_DATA0 1494,111149
#define  CAN_RDL1R_DATA1 1495,111244
#define  CAN_RDL1R_DATA2 1496,111339
#define  CAN_RDL1R_DATA3 1497,111434
#define  CAN_RDH1R_DATA4 1500,111613
#define  CAN_RDH1R_DATA5 1501,111708
#define  CAN_RDH1R_DATA6 1502,111803
#define  CAN_RDH1R_DATA7 1503,111898
#define  CAN_FMR_FINIT 1507,112106
#define  CAN_FM1R_FBM 1510,112290
#define  CAN_FM1R_FBM0 1511,112385
#define  CAN_FM1R_FBM1 1512,112491
#define  CAN_FM1R_FBM2 1513,112597
#define  CAN_FM1R_FBM3 1514,112703
#define  CAN_FM1R_FBM4 1515,112809
#define  CAN_FM1R_FBM5 1516,112915
#define  CAN_FM1R_FBM6 1517,113021
#define  CAN_FM1R_FBM7 1518,113127
#define  CAN_FM1R_FBM8 1519,113233
#define  CAN_FM1R_FBM9 1520,113339
#define  CAN_FM1R_FBM10 1521,113445
#define  CAN_FM1R_FBM11 1522,113552
#define  CAN_FM1R_FBM12 1523,113659
#define  CAN_FM1R_FBM13 1524,113766
#define  CAN_FS1R_FSC 1527,113957
#define  CAN_FS1R_FSC0 1528,114067
#define  CAN_FS1R_FSC1 1529,114183
#define  CAN_FS1R_FSC2 1530,114299
#define  CAN_FS1R_FSC3 1531,114415
#define  CAN_FS1R_FSC4 1532,114531
#define  CAN_FS1R_FSC5 1533,114647
#define  CAN_FS1R_FSC6 1534,114763
#define  CAN_FS1R_FSC7 1535,114879
#define  CAN_FS1R_FSC8 1536,114995
#define  CAN_FS1R_FSC9 1537,115111
#define  CAN_FS1R_FSC10 1538,115227
#define  CAN_FS1R_FSC11 1539,115344
#define  CAN_FS1R_FSC12 1540,115461
#define  CAN_FS1R_FSC13 1541,115578
#define  CAN_FFA1R_FFA 1544,115779
#define  CAN_FFA1R_FFA0 1545,115885
#define  CAN_FFA1R_FFA1 1546,116004
#define  CAN_FFA1R_FFA2 1547,116123
#define  CAN_FFA1R_FFA3 1548,116242
#define  CAN_FFA1R_FFA4 1549,116361
#define  CAN_FFA1R_FFA5 1550,116480
#define  CAN_FFA1R_FFA6 1551,116599
#define  CAN_FFA1R_FFA7 1552,116718
#define  CAN_FFA1R_FFA8 1553,116837
#define  CAN_FFA1R_FFA9 1554,116956
#define  CAN_FFA1R_FFA10 1555,117075
#define  CAN_FFA1R_FFA11 1556,117195
#define  CAN_FFA1R_FFA12 1557,117315
#define  CAN_FFA1R_FFA13 1558,117435
#define  CAN_FA1R_FACT 1561,117639
#define  CAN_FA1R_FACT0 1562,117736
#define  CAN_FA1R_FACT1 1563,117835
#define  CAN_FA1R_FACT2 1564,117934
#define  CAN_FA1R_FACT3 1565,118033
#define  CAN_FA1R_FACT4 1566,118132
#define  CAN_FA1R_FACT5 1567,118231
#define  CAN_FA1R_FACT6 1568,118330
#define  CAN_FA1R_FACT7 1569,118429
#define  CAN_FA1R_FACT8 1570,118528
#define  CAN_FA1R_FACT9 1571,118627
#define  CAN_FA1R_FACT10 1572,118726
#define  CAN_FA1R_FACT11 1573,118826
#define  CAN_FA1R_FACT12 1574,118926
#define  CAN_FA1R_FACT13 1575,119026
#define  CAN_F0R1_FB0 1578,119210
#define  CAN_F0R1_FB1 1579,119306
#define  CAN_F0R1_FB2 1580,119402
#define  CAN_F0R1_FB3 1581,119498
#define  CAN_F0R1_FB4 1582,119594
#define  CAN_F0R1_FB5 1583,119690
#define  CAN_F0R1_FB6 1584,119786
#define  CAN_F0R1_FB7 1585,119882
#define  CAN_F0R1_FB8 1586,119978
#define  CAN_F0R1_FB9 1587,120074
#define  CAN_F0R1_FB10 1588,120170
#define  CAN_F0R1_FB11 1589,120267
#define  CAN_F0R1_FB12 1590,120364
#define  CAN_F0R1_FB13 1591,120461
#define  CAN_F0R1_FB14 1592,120558
#define  CAN_F0R1_FB15 1593,120655
#define  CAN_F0R1_FB16 1594,120752
#define  CAN_F0R1_FB17 1595,120849
#define  CAN_F0R1_FB18 1596,120946
#define  CAN_F0R1_FB19 1597,121043
#define  CAN_F0R1_FB20 1598,121140
#define  CAN_F0R1_FB21 1599,121237
#define  CAN_F0R1_FB22 1600,121334
#define  CAN_F0R1_FB23 1601,121431
#define  CAN_F0R1_FB24 1602,121528
#define  CAN_F0R1_FB25 1603,121625
#define  CAN_F0R1_FB26 1604,121722
#define  CAN_F0R1_FB27 1605,121819
#define  CAN_F0R1_FB28 1606,121916
#define  CAN_F0R1_FB29 1607,122013
#define  CAN_F0R1_FB30 1608,122110
#define  CAN_F0R1_FB31 1609,122207
#define  CAN_F1R1_FB0 1612,122388
#define  CAN_F1R1_FB1 1613,122484
#define  CAN_F1R1_FB2 1614,122580
#define  CAN_F1R1_FB3 1615,122676
#define  CAN_F1R1_FB4 1616,122772
#define  CAN_F1R1_FB5 1617,122868
#define  CAN_F1R1_FB6 1618,122964
#define  CAN_F1R1_FB7 1619,123060
#define  CAN_F1R1_FB8 1620,123156
#define  CAN_F1R1_FB9 1621,123252
#define  CAN_F1R1_FB10 1622,123348
#define  CAN_F1R1_FB11 1623,123445
#define  CAN_F1R1_FB12 1624,123542
#define  CAN_F1R1_FB13 1625,123639
#define  CAN_F1R1_FB14 1626,123736
#define  CAN_F1R1_FB15 1627,123833
#define  CAN_F1R1_FB16 1628,123930
#define  CAN_F1R1_FB17 1629,124027
#define  CAN_F1R1_FB18 1630,124124
#define  CAN_F1R1_FB19 1631,124221
#define  CAN_F1R1_FB20 1632,124318
#define  CAN_F1R1_FB21 1633,124415
#define  CAN_F1R1_FB22 1634,124512
#define  CAN_F1R1_FB23 1635,124609
#define  CAN_F1R1_FB24 1636,124706
#define  CAN_F1R1_FB25 1637,124803
#define  CAN_F1R1_FB26 1638,124900
#define  CAN_F1R1_FB27 1639,124997
#define  CAN_F1R1_FB28 1640,125094
#define  CAN_F1R1_FB29 1641,125191
#define  CAN_F1R1_FB30 1642,125288
#define  CAN_F1R1_FB31 1643,125385
#define  CAN_F2R1_FB0 1646,125566
#define  CAN_F2R1_FB1 1647,125662
#define  CAN_F2R1_FB2 1648,125758
#define  CAN_F2R1_FB3 1649,125854
#define  CAN_F2R1_FB4 1650,125950
#define  CAN_F2R1_FB5 1651,126046
#define  CAN_F2R1_FB6 1652,126142
#define  CAN_F2R1_FB7 1653,126238
#define  CAN_F2R1_FB8 1654,126334
#define  CAN_F2R1_FB9 1655,126430
#define  CAN_F2R1_FB10 1656,126526
#define  CAN_F2R1_FB11 1657,126623
#define  CAN_F2R1_FB12 1658,126720
#define  CAN_F2R1_FB13 1659,126817
#define  CAN_F2R1_FB14 1660,126914
#define  CAN_F2R1_FB15 1661,127011
#define  CAN_F2R1_FB16 1662,127108
#define  CAN_F2R1_FB17 1663,127205
#define  CAN_F2R1_FB18 1664,127302
#define  CAN_F2R1_FB19 1665,127399
#define  CAN_F2R1_FB20 1666,127496
#define  CAN_F2R1_FB21 1667,127593
#define  CAN_F2R1_FB22 1668,127690
#define  CAN_F2R1_FB23 1669,127787
#define  CAN_F2R1_FB24 1670,127884
#define  CAN_F2R1_FB25 1671,127981
#define  CAN_F2R1_FB26 1672,128078
#define  CAN_F2R1_FB27 1673,128175
#define  CAN_F2R1_FB28 1674,128272
#define  CAN_F2R1_FB29 1675,128369
#define  CAN_F2R1_FB30 1676,128466
#define  CAN_F2R1_FB31 1677,128563
#define  CAN_F3R1_FB0 1680,128744
#define  CAN_F3R1_FB1 1681,128840
#define  CAN_F3R1_FB2 1682,128936
#define  CAN_F3R1_FB3 1683,129032
#define  CAN_F3R1_FB4 1684,129128
#define  CAN_F3R1_FB5 1685,129224
#define  CAN_F3R1_FB6 1686,129320
#define  CAN_F3R1_FB7 1687,129416
#define  CAN_F3R1_FB8 1688,129512
#define  CAN_F3R1_FB9 1689,129608
#define  CAN_F3R1_FB10 1690,129704
#define  CAN_F3R1_FB11 1691,129801
#define  CAN_F3R1_FB12 1692,129898
#define  CAN_F3R1_FB13 1693,129995
#define  CAN_F3R1_FB14 1694,130092
#define  CAN_F3R1_FB15 1695,130189
#define  CAN_F3R1_FB16 1696,130286
#define  CAN_F3R1_FB17 1697,130383
#define  CAN_F3R1_FB18 1698,130480
#define  CAN_F3R1_FB19 1699,130577
#define  CAN_F3R1_FB20 1700,130674
#define  CAN_F3R1_FB21 1701,130771
#define  CAN_F3R1_FB22 1702,130868
#define  CAN_F3R1_FB23 1703,130965
#define  CAN_F3R1_FB24 1704,131062
#define  CAN_F3R1_FB25 1705,131159
#define  CAN_F3R1_FB26 1706,131256
#define  CAN_F3R1_FB27 1707,131353
#define  CAN_F3R1_FB28 1708,131450
#define  CAN_F3R1_FB29 1709,131547
#define  CAN_F3R1_FB30 1710,131644
#define  CAN_F3R1_FB31 1711,131741
#define  CAN_F4R1_FB0 1714,131922
#define  CAN_F4R1_FB1 1715,132018
#define  CAN_F4R1_FB2 1716,132114
#define  CAN_F4R1_FB3 1717,132210
#define  CAN_F4R1_FB4 1718,132306
#define  CAN_F4R1_FB5 1719,132402
#define  CAN_F4R1_FB6 1720,132498
#define  CAN_F4R1_FB7 1721,132594
#define  CAN_F4R1_FB8 1722,132690
#define  CAN_F4R1_FB9 1723,132786
#define  CAN_F4R1_FB10 1724,132882
#define  CAN_F4R1_FB11 1725,132979
#define  CAN_F4R1_FB12 1726,133076
#define  CAN_F4R1_FB13 1727,133173
#define  CAN_F4R1_FB14 1728,133270
#define  CAN_F4R1_FB15 1729,133367
#define  CAN_F4R1_FB16 1730,133464
#define  CAN_F4R1_FB17 1731,133561
#define  CAN_F4R1_FB18 1732,133658
#define  CAN_F4R1_FB19 1733,133755
#define  CAN_F4R1_FB20 1734,133852
#define  CAN_F4R1_FB21 1735,133949
#define  CAN_F4R1_FB22 1736,134046
#define  CAN_F4R1_FB23 1737,134143
#define  CAN_F4R1_FB24 1738,134240
#define  CAN_F4R1_FB25 1739,134337
#define  CAN_F4R1_FB26 1740,134434
#define  CAN_F4R1_FB27 1741,134531
#define  CAN_F4R1_FB28 1742,134628
#define  CAN_F4R1_FB29 1743,134725
#define  CAN_F4R1_FB30 1744,134822
#define  CAN_F4R1_FB31 1745,134919
#define  CAN_F5R1_FB0 1748,135100
#define  CAN_F5R1_FB1 1749,135196
#define  CAN_F5R1_FB2 1750,135292
#define  CAN_F5R1_FB3 1751,135388
#define  CAN_F5R1_FB4 1752,135484
#define  CAN_F5R1_FB5 1753,135580
#define  CAN_F5R1_FB6 1754,135676
#define  CAN_F5R1_FB7 1755,135772
#define  CAN_F5R1_FB8 1756,135868
#define  CAN_F5R1_FB9 1757,135964
#define  CAN_F5R1_FB10 1758,136060
#define  CAN_F5R1_FB11 1759,136157
#define  CAN_F5R1_FB12 1760,136254
#define  CAN_F5R1_FB13 1761,136351
#define  CAN_F5R1_FB14 1762,136448
#define  CAN_F5R1_FB15 1763,136545
#define  CAN_F5R1_FB16 1764,136642
#define  CAN_F5R1_FB17 1765,136739
#define  CAN_F5R1_FB18 1766,136836
#define  CAN_F5R1_FB19 1767,136933
#define  CAN_F5R1_FB20 1768,137030
#define  CAN_F5R1_FB21 1769,137127
#define  CAN_F5R1_FB22 1770,137224
#define  CAN_F5R1_FB23 1771,137321
#define  CAN_F5R1_FB24 1772,137418
#define  CAN_F5R1_FB25 1773,137515
#define  CAN_F5R1_FB26 1774,137612
#define  CAN_F5R1_FB27 1775,137709
#define  CAN_F5R1_FB28 1776,137806
#define  CAN_F5R1_FB29 1777,137903
#define  CAN_F5R1_FB30 1778,138000
#define  CAN_F5R1_FB31 1779,138097
#define  CAN_F6R1_FB0 1782,138278
#define  CAN_F6R1_FB1 1783,138374
#define  CAN_F6R1_FB2 1784,138470
#define  CAN_F6R1_FB3 1785,138566
#define  CAN_F6R1_FB4 1786,138662
#define  CAN_F6R1_FB5 1787,138758
#define  CAN_F6R1_FB6 1788,138854
#define  CAN_F6R1_FB7 1789,138950
#define  CAN_F6R1_FB8 1790,139046
#define  CAN_F6R1_FB9 1791,139142
#define  CAN_F6R1_FB10 1792,139238
#define  CAN_F6R1_FB11 1793,139335
#define  CAN_F6R1_FB12 1794,139432
#define  CAN_F6R1_FB13 1795,139529
#define  CAN_F6R1_FB14 1796,139626
#define  CAN_F6R1_FB15 1797,139723
#define  CAN_F6R1_FB16 1798,139820
#define  CAN_F6R1_FB17 1799,139917
#define  CAN_F6R1_FB18 1800,140014
#define  CAN_F6R1_FB19 1801,140111
#define  CAN_F6R1_FB20 1802,140208
#define  CAN_F6R1_FB21 1803,140305
#define  CAN_F6R1_FB22 1804,140402
#define  CAN_F6R1_FB23 1805,140499
#define  CAN_F6R1_FB24 1806,140596
#define  CAN_F6R1_FB25 1807,140693
#define  CAN_F6R1_FB26 1808,140790
#define  CAN_F6R1_FB27 1809,140887
#define  CAN_F6R1_FB28 1810,140984
#define  CAN_F6R1_FB29 1811,141081
#define  CAN_F6R1_FB30 1812,141178
#define  CAN_F6R1_FB31 1813,141275
#define  CAN_F7R1_FB0 1816,141456
#define  CAN_F7R1_FB1 1817,141552
#define  CAN_F7R1_FB2 1818,141648
#define  CAN_F7R1_FB3 1819,141744
#define  CAN_F7R1_FB4 1820,141840
#define  CAN_F7R1_FB5 1821,141936
#define  CAN_F7R1_FB6 1822,142032
#define  CAN_F7R1_FB7 1823,142128
#define  CAN_F7R1_FB8 1824,142224
#define  CAN_F7R1_FB9 1825,142320
#define  CAN_F7R1_FB10 1826,142416
#define  CAN_F7R1_FB11 1827,142513
#define  CAN_F7R1_FB12 1828,142610
#define  CAN_F7R1_FB13 1829,142707
#define  CAN_F7R1_FB14 1830,142804
#define  CAN_F7R1_FB15 1831,142901
#define  CAN_F7R1_FB16 1832,142998
#define  CAN_F7R1_FB17 1833,143095
#define  CAN_F7R1_FB18 1834,143192
#define  CAN_F7R1_FB19 1835,143289
#define  CAN_F7R1_FB20 1836,143386
#define  CAN_F7R1_FB21 1837,143483
#define  CAN_F7R1_FB22 1838,143580
#define  CAN_F7R1_FB23 1839,143677
#define  CAN_F7R1_FB24 1840,143774
#define  CAN_F7R1_FB25 1841,143871
#define  CAN_F7R1_FB26 1842,143968
#define  CAN_F7R1_FB27 1843,144065
#define  CAN_F7R1_FB28 1844,144162
#define  CAN_F7R1_FB29 1845,144259
#define  CAN_F7R1_FB30 1846,144356
#define  CAN_F7R1_FB31 1847,144453
#define  CAN_F8R1_FB0 1850,144634
#define  CAN_F8R1_FB1 1851,144730
#define  CAN_F8R1_FB2 1852,144826
#define  CAN_F8R1_FB3 1853,144922
#define  CAN_F8R1_FB4 1854,145018
#define  CAN_F8R1_FB5 1855,145114
#define  CAN_F8R1_FB6 1856,145210
#define  CAN_F8R1_FB7 1857,145306
#define  CAN_F8R1_FB8 1858,145402
#define  CAN_F8R1_FB9 1859,145498
#define  CAN_F8R1_FB10 1860,145594
#define  CAN_F8R1_FB11 1861,145691
#define  CAN_F8R1_FB12 1862,145788
#define  CAN_F8R1_FB13 1863,145885
#define  CAN_F8R1_FB14 1864,145982
#define  CAN_F8R1_FB15 1865,146079
#define  CAN_F8R1_FB16 1866,146176
#define  CAN_F8R1_FB17 1867,146273
#define  CAN_F8R1_FB18 1868,146370
#define  CAN_F8R1_FB19 1869,146467
#define  CAN_F8R1_FB20 1870,146564
#define  CAN_F8R1_FB21 1871,146661
#define  CAN_F8R1_FB22 1872,146758
#define  CAN_F8R1_FB23 1873,146855
#define  CAN_F8R1_FB24 1874,146952
#define  CAN_F8R1_FB25 1875,147049
#define  CAN_F8R1_FB26 1876,147146
#define  CAN_F8R1_FB27 1877,147243
#define  CAN_F8R1_FB28 1878,147340
#define  CAN_F8R1_FB29 1879,147437
#define  CAN_F8R1_FB30 1880,147534
#define  CAN_F8R1_FB31 1881,147631
#define  CAN_F9R1_FB0 1884,147812
#define  CAN_F9R1_FB1 1885,147908
#define  CAN_F9R1_FB2 1886,148004
#define  CAN_F9R1_FB3 1887,148100
#define  CAN_F9R1_FB4 1888,148196
#define  CAN_F9R1_FB5 1889,148292
#define  CAN_F9R1_FB6 1890,148388
#define  CAN_F9R1_FB7 1891,148484
#define  CAN_F9R1_FB8 1892,148580
#define  CAN_F9R1_FB9 1893,148676
#define  CAN_F9R1_FB10 1894,148772
#define  CAN_F9R1_FB11 1895,148869
#define  CAN_F9R1_FB12 1896,148966
#define  CAN_F9R1_FB13 1897,149063
#define  CAN_F9R1_FB14 1898,149160
#define  CAN_F9R1_FB15 1899,149257
#define  CAN_F9R1_FB16 1900,149354
#define  CAN_F9R1_FB17 1901,149451
#define  CAN_F9R1_FB18 1902,149548
#define  CAN_F9R1_FB19 1903,149645
#define  CAN_F9R1_FB20 1904,149742
#define  CAN_F9R1_FB21 1905,149839
#define  CAN_F9R1_FB22 1906,149936
#define  CAN_F9R1_FB23 1907,150033
#define  CAN_F9R1_FB24 1908,150130
#define  CAN_F9R1_FB25 1909,150227
#define  CAN_F9R1_FB26 1910,150324
#define  CAN_F9R1_FB27 1911,150421
#define  CAN_F9R1_FB28 1912,150518
#define  CAN_F9R1_FB29 1913,150615
#define  CAN_F9R1_FB30 1914,150712
#define  CAN_F9R1_FB31 1915,150809
#define  CAN_F10R1_FB0 1918,150990
#define  CAN_F10R1_FB1 1919,151086
#define  CAN_F10R1_FB2 1920,151182
#define  CAN_F10R1_FB3 1921,151278
#define  CAN_F10R1_FB4 1922,151374
#define  CAN_F10R1_FB5 1923,151470
#define  CAN_F10R1_FB6 1924,151566
#define  CAN_F10R1_FB7 1925,151662
#define  CAN_F10R1_FB8 1926,151758
#define  CAN_F10R1_FB9 1927,151854
#define  CAN_F10R1_FB10 1928,151950
#define  CAN_F10R1_FB11 1929,152047
#define  CAN_F10R1_FB12 1930,152144
#define  CAN_F10R1_FB13 1931,152241
#define  CAN_F10R1_FB14 1932,152338
#define  CAN_F10R1_FB15 1933,152435
#define  CAN_F10R1_FB16 1934,152532
#define  CAN_F10R1_FB17 1935,152629
#define  CAN_F10R1_FB18 1936,152726
#define  CAN_F10R1_FB19 1937,152823
#define  CAN_F10R1_FB20 1938,152920
#define  CAN_F10R1_FB21 1939,153017
#define  CAN_F10R1_FB22 1940,153114
#define  CAN_F10R1_FB23 1941,153211
#define  CAN_F10R1_FB24 1942,153308
#define  CAN_F10R1_FB25 1943,153405
#define  CAN_F10R1_FB26 1944,153502
#define  CAN_F10R1_FB27 1945,153599
#define  CAN_F10R1_FB28 1946,153696
#define  CAN_F10R1_FB29 1947,153793
#define  CAN_F10R1_FB30 1948,153890
#define  CAN_F10R1_FB31 1949,153987
#define  CAN_F11R1_FB0 1952,154168
#define  CAN_F11R1_FB1 1953,154264
#define  CAN_F11R1_FB2 1954,154360
#define  CAN_F11R1_FB3 1955,154456
#define  CAN_F11R1_FB4 1956,154552
#define  CAN_F11R1_FB5 1957,154648
#define  CAN_F11R1_FB6 1958,154744
#define  CAN_F11R1_FB7 1959,154840
#define  CAN_F11R1_FB8 1960,154936
#define  CAN_F11R1_FB9 1961,155032
#define  CAN_F11R1_FB10 1962,155128
#define  CAN_F11R1_FB11 1963,155225
#define  CAN_F11R1_FB12 1964,155322
#define  CAN_F11R1_FB13 1965,155419
#define  CAN_F11R1_FB14 1966,155516
#define  CAN_F11R1_FB15 1967,155613
#define  CAN_F11R1_FB16 1968,155710
#define  CAN_F11R1_FB17 1969,155807
#define  CAN_F11R1_FB18 1970,155904
#define  CAN_F11R1_FB19 1971,156001
#define  CAN_F11R1_FB20 1972,156098
#define  CAN_F11R1_FB21 1973,156195
#define  CAN_F11R1_FB22 1974,156292
#define  CAN_F11R1_FB23 1975,156389
#define  CAN_F11R1_FB24 1976,156486
#define  CAN_F11R1_FB25 1977,156583
#define  CAN_F11R1_FB26 1978,156680
#define  CAN_F11R1_FB27 1979,156777
#define  CAN_F11R1_FB28 1980,156874
#define  CAN_F11R1_FB29 1981,156971
#define  CAN_F11R1_FB30 1982,157068
#define  CAN_F11R1_FB31 1983,157165
#define  CAN_F12R1_FB0 1986,157346
#define  CAN_F12R1_FB1 1987,157442
#define  CAN_F12R1_FB2 1988,157538
#define  CAN_F12R1_FB3 1989,157634
#define  CAN_F12R1_FB4 1990,157730
#define  CAN_F12R1_FB5 1991,157826
#define  CAN_F12R1_FB6 1992,157922
#define  CAN_F12R1_FB7 1993,158018
#define  CAN_F12R1_FB8 1994,158114
#define  CAN_F12R1_FB9 1995,158210
#define  CAN_F12R1_FB10 1996,158306
#define  CAN_F12R1_FB11 1997,158403
#define  CAN_F12R1_FB12 1998,158500
#define  CAN_F12R1_FB13 1999,158597
#define  CAN_F12R1_FB14 2000,158694
#define  CAN_F12R1_FB15 2001,158791
#define  CAN_F12R1_FB16 2002,158888
#define  CAN_F12R1_FB17 2003,158985
#define  CAN_F12R1_FB18 2004,159082
#define  CAN_F12R1_FB19 2005,159179
#define  CAN_F12R1_FB20 2006,159276
#define  CAN_F12R1_FB21 2007,159373
#define  CAN_F12R1_FB22 2008,159470
#define  CAN_F12R1_FB23 2009,159567
#define  CAN_F12R1_FB24 2010,159664
#define  CAN_F12R1_FB25 2011,159761
#define  CAN_F12R1_FB26 2012,159858
#define  CAN_F12R1_FB27 2013,159955
#define  CAN_F12R1_FB28 2014,160052
#define  CAN_F12R1_FB29 2015,160149
#define  CAN_F12R1_FB30 2016,160246
#define  CAN_F12R1_FB31 2017,160343
#define  CAN_F13R1_FB0 2020,160524
#define  CAN_F13R1_FB1 2021,160620
#define  CAN_F13R1_FB2 2022,160716
#define  CAN_F13R1_FB3 2023,160812
#define  CAN_F13R1_FB4 2024,160908
#define  CAN_F13R1_FB5 2025,161004
#define  CAN_F13R1_FB6 2026,161100
#define  CAN_F13R1_FB7 2027,161196
#define  CAN_F13R1_FB8 2028,161292
#define  CAN_F13R1_FB9 2029,161388
#define  CAN_F13R1_FB10 2030,161484
#define  CAN_F13R1_FB11 2031,161581
#define  CAN_F13R1_FB12 2032,161678
#define  CAN_F13R1_FB13 2033,161775
#define  CAN_F13R1_FB14 2034,161872
#define  CAN_F13R1_FB15 2035,161969
#define  CAN_F13R1_FB16 2036,162066
#define  CAN_F13R1_FB17 2037,162163
#define  CAN_F13R1_FB18 2038,162260
#define  CAN_F13R1_FB19 2039,162357
#define  CAN_F13R1_FB20 2040,162454
#define  CAN_F13R1_FB21 2041,162551
#define  CAN_F13R1_FB22 2042,162648
#define  CAN_F13R1_FB23 2043,162745
#define  CAN_F13R1_FB24 2044,162842
#define  CAN_F13R1_FB25 2045,162939
#define  CAN_F13R1_FB26 2046,163036
#define  CAN_F13R1_FB27 2047,163133
#define  CAN_F13R1_FB28 2048,163230
#define  CAN_F13R1_FB29 2049,163327
#define  CAN_F13R1_FB30 2050,163424
#define  CAN_F13R1_FB31 2051,163521
#define  CAN_F0R2_FB0 2054,163702
#define  CAN_F0R2_FB1 2055,163798
#define  CAN_F0R2_FB2 2056,163894
#define  CAN_F0R2_FB3 2057,163990
#define  CAN_F0R2_FB4 2058,164086
#define  CAN_F0R2_FB5 2059,164182
#define  CAN_F0R2_FB6 2060,164278
#define  CAN_F0R2_FB7 2061,164374
#define  CAN_F0R2_FB8 2062,164470
#define  CAN_F0R2_FB9 2063,164566
#define  CAN_F0R2_FB10 2064,164662
#define  CAN_F0R2_FB11 2065,164759
#define  CAN_F0R2_FB12 2066,164856
#define  CAN_F0R2_FB13 2067,164953
#define  CAN_F0R2_FB14 2068,165050
#define  CAN_F0R2_FB15 2069,165147
#define  CAN_F0R2_FB16 2070,165244
#define  CAN_F0R2_FB17 2071,165341
#define  CAN_F0R2_FB18 2072,165438
#define  CAN_F0R2_FB19 2073,165535
#define  CAN_F0R2_FB20 2074,165632
#define  CAN_F0R2_FB21 2075,165729
#define  CAN_F0R2_FB22 2076,165826
#define  CAN_F0R2_FB23 2077,165923
#define  CAN_F0R2_FB24 2078,166020
#define  CAN_F0R2_FB25 2079,166117
#define  CAN_F0R2_FB26 2080,166214
#define  CAN_F0R2_FB27 2081,166311
#define  CAN_F0R2_FB28 2082,166408
#define  CAN_F0R2_FB29 2083,166505
#define  CAN_F0R2_FB30 2084,166602
#define  CAN_F0R2_FB31 2085,166699
#define  CAN_F1R2_FB0 2088,166880
#define  CAN_F1R2_FB1 2089,166976
#define  CAN_F1R2_FB2 2090,167072
#define  CAN_F1R2_FB3 2091,167168
#define  CAN_F1R2_FB4 2092,167264
#define  CAN_F1R2_FB5 2093,167360
#define  CAN_F1R2_FB6 2094,167456
#define  CAN_F1R2_FB7 2095,167552
#define  CAN_F1R2_FB8 2096,167648
#define  CAN_F1R2_FB9 2097,167744
#define  CAN_F1R2_FB10 2098,167840
#define  CAN_F1R2_FB11 2099,167937
#define  CAN_F1R2_FB12 2100,168034
#define  CAN_F1R2_FB13 2101,168131
#define  CAN_F1R2_FB14 2102,168228
#define  CAN_F1R2_FB15 2103,168325
#define  CAN_F1R2_FB16 2104,168422
#define  CAN_F1R2_FB17 2105,168519
#define  CAN_F1R2_FB18 2106,168616
#define  CAN_F1R2_FB19 2107,168713
#define  CAN_F1R2_FB20 2108,168810
#define  CAN_F1R2_FB21 2109,168907
#define  CAN_F1R2_FB22 2110,169004
#define  CAN_F1R2_FB23 2111,169101
#define  CAN_F1R2_FB24 2112,169198
#define  CAN_F1R2_FB25 2113,169295
#define  CAN_F1R2_FB26 2114,169392
#define  CAN_F1R2_FB27 2115,169489
#define  CAN_F1R2_FB28 2116,169586
#define  CAN_F1R2_FB29 2117,169683
#define  CAN_F1R2_FB30 2118,169780
#define  CAN_F1R2_FB31 2119,169877
#define  CAN_F2R2_FB0 2122,170058
#define  CAN_F2R2_FB1 2123,170154
#define  CAN_F2R2_FB2 2124,170250
#define  CAN_F2R2_FB3 2125,170346
#define  CAN_F2R2_FB4 2126,170442
#define  CAN_F2R2_FB5 2127,170538
#define  CAN_F2R2_FB6 2128,170634
#define  CAN_F2R2_FB7 2129,170730
#define  CAN_F2R2_FB8 2130,170826
#define  CAN_F2R2_FB9 2131,170922
#define  CAN_F2R2_FB10 2132,171018
#define  CAN_F2R2_FB11 2133,171115
#define  CAN_F2R2_FB12 2134,171212
#define  CAN_F2R2_FB13 2135,171309
#define  CAN_F2R2_FB14 2136,171406
#define  CAN_F2R2_FB15 2137,171503
#define  CAN_F2R2_FB16 2138,171600
#define  CAN_F2R2_FB17 2139,171697
#define  CAN_F2R2_FB18 2140,171794
#define  CAN_F2R2_FB19 2141,171891
#define  CAN_F2R2_FB20 2142,171988
#define  CAN_F2R2_FB21 2143,172085
#define  CAN_F2R2_FB22 2144,172182
#define  CAN_F2R2_FB23 2145,172279
#define  CAN_F2R2_FB24 2146,172376
#define  CAN_F2R2_FB25 2147,172473
#define  CAN_F2R2_FB26 2148,172570
#define  CAN_F2R2_FB27 2149,172667
#define  CAN_F2R2_FB28 2150,172764
#define  CAN_F2R2_FB29 2151,172861
#define  CAN_F2R2_FB30 2152,172958
#define  CAN_F2R2_FB31 2153,173055
#define  CAN_F3R2_FB0 2156,173236
#define  CAN_F3R2_FB1 2157,173332
#define  CAN_F3R2_FB2 2158,173428
#define  CAN_F3R2_FB3 2159,173524
#define  CAN_F3R2_FB4 2160,173620
#define  CAN_F3R2_FB5 2161,173716
#define  CAN_F3R2_FB6 2162,173812
#define  CAN_F3R2_FB7 2163,173908
#define  CAN_F3R2_FB8 2164,174004
#define  CAN_F3R2_FB9 2165,174100
#define  CAN_F3R2_FB10 2166,174196
#define  CAN_F3R2_FB11 2167,174293
#define  CAN_F3R2_FB12 2168,174390
#define  CAN_F3R2_FB13 2169,174487
#define  CAN_F3R2_FB14 2170,174584
#define  CAN_F3R2_FB15 2171,174681
#define  CAN_F3R2_FB16 2172,174778
#define  CAN_F3R2_FB17 2173,174875
#define  CAN_F3R2_FB18 2174,174972
#define  CAN_F3R2_FB19 2175,175069
#define  CAN_F3R2_FB20 2176,175166
#define  CAN_F3R2_FB21 2177,175263
#define  CAN_F3R2_FB22 2178,175360
#define  CAN_F3R2_FB23 2179,175457
#define  CAN_F3R2_FB24 2180,175554
#define  CAN_F3R2_FB25 2181,175651
#define  CAN_F3R2_FB26 2182,175748
#define  CAN_F3R2_FB27 2183,175845
#define  CAN_F3R2_FB28 2184,175942
#define  CAN_F3R2_FB29 2185,176039
#define  CAN_F3R2_FB30 2186,176136
#define  CAN_F3R2_FB31 2187,176233
#define  CAN_F4R2_FB0 2190,176414
#define  CAN_F4R2_FB1 2191,176510
#define  CAN_F4R2_FB2 2192,176606
#define  CAN_F4R2_FB3 2193,176702
#define  CAN_F4R2_FB4 2194,176798
#define  CAN_F4R2_FB5 2195,176894
#define  CAN_F4R2_FB6 2196,176990
#define  CAN_F4R2_FB7 2197,177086
#define  CAN_F4R2_FB8 2198,177182
#define  CAN_F4R2_FB9 2199,177278
#define  CAN_F4R2_FB10 2200,177374
#define  CAN_F4R2_FB11 2201,177471
#define  CAN_F4R2_FB12 2202,177568
#define  CAN_F4R2_FB13 2203,177665
#define  CAN_F4R2_FB14 2204,177762
#define  CAN_F4R2_FB15 2205,177859
#define  CAN_F4R2_FB16 2206,177956
#define  CAN_F4R2_FB17 2207,178053
#define  CAN_F4R2_FB18 2208,178150
#define  CAN_F4R2_FB19 2209,178247
#define  CAN_F4R2_FB20 2210,178344
#define  CAN_F4R2_FB21 2211,178441
#define  CAN_F4R2_FB22 2212,178538
#define  CAN_F4R2_FB23 2213,178635
#define  CAN_F4R2_FB24 2214,178732
#define  CAN_F4R2_FB25 2215,178829
#define  CAN_F4R2_FB26 2216,178926
#define  CAN_F4R2_FB27 2217,179023
#define  CAN_F4R2_FB28 2218,179120
#define  CAN_F4R2_FB29 2219,179217
#define  CAN_F4R2_FB30 2220,179314
#define  CAN_F4R2_FB31 2221,179411
#define  CAN_F5R2_FB0 2224,179592
#define  CAN_F5R2_FB1 2225,179688
#define  CAN_F5R2_FB2 2226,179784
#define  CAN_F5R2_FB3 2227,179880
#define  CAN_F5R2_FB4 2228,179976
#define  CAN_F5R2_FB5 2229,180072
#define  CAN_F5R2_FB6 2230,180168
#define  CAN_F5R2_FB7 2231,180264
#define  CAN_F5R2_FB8 2232,180360
#define  CAN_F5R2_FB9 2233,180456
#define  CAN_F5R2_FB10 2234,180552
#define  CAN_F5R2_FB11 2235,180649
#define  CAN_F5R2_FB12 2236,180746
#define  CAN_F5R2_FB13 2237,180843
#define  CAN_F5R2_FB14 2238,180940
#define  CAN_F5R2_FB15 2239,181037
#define  CAN_F5R2_FB16 2240,181134
#define  CAN_F5R2_FB17 2241,181231
#define  CAN_F5R2_FB18 2242,181328
#define  CAN_F5R2_FB19 2243,181425
#define  CAN_F5R2_FB20 2244,181522
#define  CAN_F5R2_FB21 2245,181619
#define  CAN_F5R2_FB22 2246,181716
#define  CAN_F5R2_FB23 2247,181813
#define  CAN_F5R2_FB24 2248,181910
#define  CAN_F5R2_FB25 2249,182007
#define  CAN_F5R2_FB26 2250,182104
#define  CAN_F5R2_FB27 2251,182201
#define  CAN_F5R2_FB28 2252,182298
#define  CAN_F5R2_FB29 2253,182395
#define  CAN_F5R2_FB30 2254,182492
#define  CAN_F5R2_FB31 2255,182589
#define  CAN_F6R2_FB0 2258,182770
#define  CAN_F6R2_FB1 2259,182866
#define  CAN_F6R2_FB2 2260,182962
#define  CAN_F6R2_FB3 2261,183058
#define  CAN_F6R2_FB4 2262,183154
#define  CAN_F6R2_FB5 2263,183250
#define  CAN_F6R2_FB6 2264,183346
#define  CAN_F6R2_FB7 2265,183442
#define  CAN_F6R2_FB8 2266,183538
#define  CAN_F6R2_FB9 2267,183634
#define  CAN_F6R2_FB10 2268,183730
#define  CAN_F6R2_FB11 2269,183827
#define  CAN_F6R2_FB12 2270,183924
#define  CAN_F6R2_FB13 2271,184021
#define  CAN_F6R2_FB14 2272,184118
#define  CAN_F6R2_FB15 2273,184215
#define  CAN_F6R2_FB16 2274,184312
#define  CAN_F6R2_FB17 2275,184409
#define  CAN_F6R2_FB18 2276,184506
#define  CAN_F6R2_FB19 2277,184603
#define  CAN_F6R2_FB20 2278,184700
#define  CAN_F6R2_FB21 2279,184797
#define  CAN_F6R2_FB22 2280,184894
#define  CAN_F6R2_FB23 2281,184991
#define  CAN_F6R2_FB24 2282,185088
#define  CAN_F6R2_FB25 2283,185185
#define  CAN_F6R2_FB26 2284,185282
#define  CAN_F6R2_FB27 2285,185379
#define  CAN_F6R2_FB28 2286,185476
#define  CAN_F6R2_FB29 2287,185573
#define  CAN_F6R2_FB30 2288,185670
#define  CAN_F6R2_FB31 2289,185767
#define  CAN_F7R2_FB0 2292,185948
#define  CAN_F7R2_FB1 2293,186044
#define  CAN_F7R2_FB2 2294,186140
#define  CAN_F7R2_FB3 2295,186236
#define  CAN_F7R2_FB4 2296,186332
#define  CAN_F7R2_FB5 2297,186428
#define  CAN_F7R2_FB6 2298,186524
#define  CAN_F7R2_FB7 2299,186620
#define  CAN_F7R2_FB8 2300,186716
#define  CAN_F7R2_FB9 2301,186812
#define  CAN_F7R2_FB10 2302,186908
#define  CAN_F7R2_FB11 2303,187005
#define  CAN_F7R2_FB12 2304,187102
#define  CAN_F7R2_FB13 2305,187199
#define  CAN_F7R2_FB14 2306,187296
#define  CAN_F7R2_FB15 2307,187393
#define  CAN_F7R2_FB16 2308,187490
#define  CAN_F7R2_FB17 2309,187587
#define  CAN_F7R2_FB18 2310,187684
#define  CAN_F7R2_FB19 2311,187781
#define  CAN_F7R2_FB20 2312,187878
#define  CAN_F7R2_FB21 2313,187975
#define  CAN_F7R2_FB22 2314,188072
#define  CAN_F7R2_FB23 2315,188169
#define  CAN_F7R2_FB24 2316,188266
#define  CAN_F7R2_FB25 2317,188363
#define  CAN_F7R2_FB26 2318,188460
#define  CAN_F7R2_FB27 2319,188557
#define  CAN_F7R2_FB28 2320,188654
#define  CAN_F7R2_FB29 2321,188751
#define  CAN_F7R2_FB30 2322,188848
#define  CAN_F7R2_FB31 2323,188945
#define  CAN_F8R2_FB0 2326,189126
#define  CAN_F8R2_FB1 2327,189222
#define  CAN_F8R2_FB2 2328,189318
#define  CAN_F8R2_FB3 2329,189414
#define  CAN_F8R2_FB4 2330,189510
#define  CAN_F8R2_FB5 2331,189606
#define  CAN_F8R2_FB6 2332,189702
#define  CAN_F8R2_FB7 2333,189798
#define  CAN_F8R2_FB8 2334,189894
#define  CAN_F8R2_FB9 2335,189990
#define  CAN_F8R2_FB10 2336,190086
#define  CAN_F8R2_FB11 2337,190183
#define  CAN_F8R2_FB12 2338,190280
#define  CAN_F8R2_FB13 2339,190377
#define  CAN_F8R2_FB14 2340,190474
#define  CAN_F8R2_FB15 2341,190571
#define  CAN_F8R2_FB16 2342,190668
#define  CAN_F8R2_FB17 2343,190765
#define  CAN_F8R2_FB18 2344,190862
#define  CAN_F8R2_FB19 2345,190959
#define  CAN_F8R2_FB20 2346,191056
#define  CAN_F8R2_FB21 2347,191153
#define  CAN_F8R2_FB22 2348,191250
#define  CAN_F8R2_FB23 2349,191347
#define  CAN_F8R2_FB24 2350,191444
#define  CAN_F8R2_FB25 2351,191541
#define  CAN_F8R2_FB26 2352,191638
#define  CAN_F8R2_FB27 2353,191735
#define  CAN_F8R2_FB28 2354,191832
#define  CAN_F8R2_FB29 2355,191929
#define  CAN_F8R2_FB30 2356,192026
#define  CAN_F8R2_FB31 2357,192123
#define  CAN_F9R2_FB0 2360,192304
#define  CAN_F9R2_FB1 2361,192400
#define  CAN_F9R2_FB2 2362,192496
#define  CAN_F9R2_FB3 2363,192592
#define  CAN_F9R2_FB4 2364,192688
#define  CAN_F9R2_FB5 2365,192784
#define  CAN_F9R2_FB6 2366,192880
#define  CAN_F9R2_FB7 2367,192976
#define  CAN_F9R2_FB8 2368,193072
#define  CAN_F9R2_FB9 2369,193168
#define  CAN_F9R2_FB10 2370,193264
#define  CAN_F9R2_FB11 2371,193361
#define  CAN_F9R2_FB12 2372,193458
#define  CAN_F9R2_FB13 2373,193555
#define  CAN_F9R2_FB14 2374,193652
#define  CAN_F9R2_FB15 2375,193749
#define  CAN_F9R2_FB16 2376,193846
#define  CAN_F9R2_FB17 2377,193943
#define  CAN_F9R2_FB18 2378,194040
#define  CAN_F9R2_FB19 2379,194137
#define  CAN_F9R2_FB20 2380,194234
#define  CAN_F9R2_FB21 2381,194331
#define  CAN_F9R2_FB22 2382,194428
#define  CAN_F9R2_FB23 2383,194525
#define  CAN_F9R2_FB24 2384,194622
#define  CAN_F9R2_FB25 2385,194719
#define  CAN_F9R2_FB26 2386,194816
#define  CAN_F9R2_FB27 2387,194913
#define  CAN_F9R2_FB28 2388,195010
#define  CAN_F9R2_FB29 2389,195107
#define  CAN_F9R2_FB30 2390,195204
#define  CAN_F9R2_FB31 2391,195301
#define  CAN_F10R2_FB0 2394,195482
#define  CAN_F10R2_FB1 2395,195578
#define  CAN_F10R2_FB2 2396,195674
#define  CAN_F10R2_FB3 2397,195770
#define  CAN_F10R2_FB4 2398,195866
#define  CAN_F10R2_FB5 2399,195962
#define  CAN_F10R2_FB6 2400,196058
#define  CAN_F10R2_FB7 2401,196154
#define  CAN_F10R2_FB8 2402,196250
#define  CAN_F10R2_FB9 2403,196346
#define  CAN_F10R2_FB10 2404,196442
#define  CAN_F10R2_FB11 2405,196539
#define  CAN_F10R2_FB12 2406,196636
#define  CAN_F10R2_FB13 2407,196733
#define  CAN_F10R2_FB14 2408,196830
#define  CAN_F10R2_FB15 2409,196927
#define  CAN_F10R2_FB16 2410,197024
#define  CAN_F10R2_FB17 2411,197121
#define  CAN_F10R2_FB18 2412,197218
#define  CAN_F10R2_FB19 2413,197315
#define  CAN_F10R2_FB20 2414,197412
#define  CAN_F10R2_FB21 2415,197509
#define  CAN_F10R2_FB22 2416,197606
#define  CAN_F10R2_FB23 2417,197703
#define  CAN_F10R2_FB24 2418,197800
#define  CAN_F10R2_FB25 2419,197897
#define  CAN_F10R2_FB26 2420,197994
#define  CAN_F10R2_FB27 2421,198091
#define  CAN_F10R2_FB28 2422,198188
#define  CAN_F10R2_FB29 2423,198285
#define  CAN_F10R2_FB30 2424,198382
#define  CAN_F10R2_FB31 2425,198479
#define  CAN_F11R2_FB0 2428,198660
#define  CAN_F11R2_FB1 2429,198756
#define  CAN_F11R2_FB2 2430,198852
#define  CAN_F11R2_FB3 2431,198948
#define  CAN_F11R2_FB4 2432,199044
#define  CAN_F11R2_FB5 2433,199140
#define  CAN_F11R2_FB6 2434,199236
#define  CAN_F11R2_FB7 2435,199332
#define  CAN_F11R2_FB8 2436,199428
#define  CAN_F11R2_FB9 2437,199524
#define  CAN_F11R2_FB10 2438,199620
#define  CAN_F11R2_FB11 2439,199717
#define  CAN_F11R2_FB12 2440,199814
#define  CAN_F11R2_FB13 2441,199911
#define  CAN_F11R2_FB14 2442,200008
#define  CAN_F11R2_FB15 2443,200105
#define  CAN_F11R2_FB16 2444,200202
#define  CAN_F11R2_FB17 2445,200299
#define  CAN_F11R2_FB18 2446,200396
#define  CAN_F11R2_FB19 2447,200493
#define  CAN_F11R2_FB20 2448,200590
#define  CAN_F11R2_FB21 2449,200687
#define  CAN_F11R2_FB22 2450,200784
#define  CAN_F11R2_FB23 2451,200881
#define  CAN_F11R2_FB24 2452,200978
#define  CAN_F11R2_FB25 2453,201075
#define  CAN_F11R2_FB26 2454,201172
#define  CAN_F11R2_FB27 2455,201269
#define  CAN_F11R2_FB28 2456,201366
#define  CAN_F11R2_FB29 2457,201463
#define  CAN_F11R2_FB30 2458,201560
#define  CAN_F11R2_FB31 2459,201657
#define  CAN_F12R2_FB0 2462,201838
#define  CAN_F12R2_FB1 2463,201934
#define  CAN_F12R2_FB2 2464,202030
#define  CAN_F12R2_FB3 2465,202126
#define  CAN_F12R2_FB4 2466,202222
#define  CAN_F12R2_FB5 2467,202318
#define  CAN_F12R2_FB6 2468,202414
#define  CAN_F12R2_FB7 2469,202510
#define  CAN_F12R2_FB8 2470,202606
#define  CAN_F12R2_FB9 2471,202702
#define  CAN_F12R2_FB10 2472,202798
#define  CAN_F12R2_FB11 2473,202895
#define  CAN_F12R2_FB12 2474,202992
#define  CAN_F12R2_FB13 2475,203089
#define  CAN_F12R2_FB14 2476,203186
#define  CAN_F12R2_FB15 2477,203283
#define  CAN_F12R2_FB16 2478,203380
#define  CAN_F12R2_FB17 2479,203477
#define  CAN_F12R2_FB18 2480,203574
#define  CAN_F12R2_FB19 2481,203671
#define  CAN_F12R2_FB20 2482,203768
#define  CAN_F12R2_FB21 2483,203865
#define  CAN_F12R2_FB22 2484,203962
#define  CAN_F12R2_FB23 2485,204059
#define  CAN_F12R2_FB24 2486,204156
#define  CAN_F12R2_FB25 2487,204253
#define  CAN_F12R2_FB26 2488,204350
#define  CAN_F12R2_FB27 2489,204447
#define  CAN_F12R2_FB28 2490,204544
#define  CAN_F12R2_FB29 2491,204641
#define  CAN_F12R2_FB30 2492,204738
#define  CAN_F12R2_FB31 2493,204835
#define  CAN_F13R2_FB0 2496,205016
#define  CAN_F13R2_FB1 2497,205112
#define  CAN_F13R2_FB2 2498,205208
#define  CAN_F13R2_FB3 2499,205304
#define  CAN_F13R2_FB4 2500,205400
#define  CAN_F13R2_FB5 2501,205496
#define  CAN_F13R2_FB6 2502,205592
#define  CAN_F13R2_FB7 2503,205688
#define  CAN_F13R2_FB8 2504,205784
#define  CAN_F13R2_FB9 2505,205880
#define  CAN_F13R2_FB10 2506,205976
#define  CAN_F13R2_FB11 2507,206073
#define  CAN_F13R2_FB12 2508,206170
#define  CAN_F13R2_FB13 2509,206267
#define  CAN_F13R2_FB14 2510,206364
#define  CAN_F13R2_FB15 2511,206461
#define  CAN_F13R2_FB16 2512,206558
#define  CAN_F13R2_FB17 2513,206655
#define  CAN_F13R2_FB18 2514,206752
#define  CAN_F13R2_FB19 2515,206849
#define  CAN_F13R2_FB20 2516,206946
#define  CAN_F13R2_FB21 2517,207043
#define  CAN_F13R2_FB22 2518,207140
#define  CAN_F13R2_FB23 2519,207237
#define  CAN_F13R2_FB24 2520,207334
#define  CAN_F13R2_FB25 2521,207431
#define  CAN_F13R2_FB26 2522,207528
#define  CAN_F13R2_FB27 2523,207625
#define  CAN_F13R2_FB28 2524,207722
#define  CAN_F13R2_FB29 2525,207819
#define  CAN_F13R2_FB30 2526,207916
#define  CAN_F13R2_FB31 2527,208013
#define  CRC_DR_DR 2535,208604
#define  CRC_IDR_IDR 2538,208784
#define  CRC_CR_RESET 2541,208985
#define  CRC_CR_POLYSIZE 2542,209097
#define  CRC_CR_POLYSIZE_0 2543,209195
#define  CRC_CR_POLYSIZE_1 2544,209294
#define  CRC_CR_REV_IN 2545,209393
#define  CRC_CR_REV_IN_0 2546,209501
#define  CRC_CR_REV_IN_1 2547,209584
#define  CRC_CR_REV_OUT 2548,209667
#define  CRC_INIT_INIT 2551,209861
#define  CRC_POL_POL 2554,210045
#define  DAC_CR_EN1 2562,210647
#define  DAC_CR_BOFF1 2563,210751
#define  DAC_CR_TEN1 2564,210870
#define  DAC_CR_TSEL1 2566,210984
#define  DAC_CR_TSEL1_0 2567,211112
#define  DAC_CR_TSEL1_1 2568,211202
#define  DAC_CR_TSEL1_2 2569,211292
#define  DAC_CR_WAVE1 2571,211384
#define  DAC_CR_WAVE1_0 2572,211532
#define  DAC_CR_WAVE1_1 2573,211622
#define  DAC_CR_MAMP1 2575,211714
#define  DAC_CR_MAMP1_0 2576,211848
#define  DAC_CR_MAMP1_1 2577,211938
#define  DAC_CR_MAMP1_2 2578,212028
#define  DAC_CR_MAMP1_3 2579,212118
#define  DAC_CR_DMAEN1 2581,212210
#define  DAC_CR_DMAUDRIE1 2582,212318
#define  DAC_CR_EN2 2583,212439
#define  DAC_CR_BOFF2 2584,212543
#define  DAC_CR_TEN2 2585,212662
#define  DAC_CR_TSEL2 2587,212776
#define  DAC_CR_TSEL2_0 2588,212904
#define  DAC_CR_TSEL2_1 2589,212994
#define  DAC_CR_TSEL2_2 2590,213084
#define  DAC_CR_WAVE2 2592,213176
#define  DAC_CR_WAVE2_0 2593,213324
#define  DAC_CR_WAVE2_1 2594,213414
#define  DAC_CR_MAMP2 2596,213506
#define  DAC_CR_MAMP2_0 2597,213640
#define  DAC_CR_MAMP2_1 2598,213730
#define  DAC_CR_MAMP2_2 2599,213820
#define  DAC_CR_MAMP2_3 2600,213910
#define  DAC_CR_DMAEN2 2602,214002
#define  DAC_CR_DMAUDRIE2 2603,214111
#define  DAC_SWTRIGR_SWTRIG1 2606,214316
#define  DAC_SWTRIGR_SWTRIG2 2607,214430
#define  DAC_DHR12R1_DACC1DHR 2610,214628
#define  DAC_DHR12L1_DACC1DHR 2613,214835
#define  DAC_DHR8R1_DACC1DHR 2616,215041
#define  DAC_DHR12R2_DACC2DHR 2619,215247
#define  DAC_DHR12L2_DACC2DHR 2622,215454
#define  DAC_DHR8R2_DACC2DHR 2625,215660
#define  DAC_DHR12RD_DACC1DHR 2628,215866
#define  DAC_DHR12RD_DACC2DHR 2629,215989
#define  DAC_DHR12LD_DACC1DHR 2632,216196
#define  DAC_DHR12LD_DACC2DHR 2633,216318
#define  DAC_DHR8RD_DACC1DHR 2636,216524
#define  DAC_DHR8RD_DACC2DHR 2637,216646
#define  DAC_DOR1_DACC1DOR 2640,216852
#define  DAC_DOR2_DACC2DOR 2643,217045
#define  DAC_SR_DMAUDR1 2646,217238
#define  DAC_SR_DMAUDR2 2647,217353
#define  DBGMCU_IDCODE_DEV_ID 2655,217962
#define  DBGMCU_IDCODE_REV_ID 2656,218031
#define  DBGMCU_CR_DBG_SLEEP 2659,218184
#define  DBGMCU_CR_DBG_STOP 2660,218253
#define  DBGMCU_CR_DBG_STANDBY 2661,218322
#define  DBGMCU_CR_TRACE_IOEN 2662,218391
#define  DBGMCU_CR_TRACE_MODE 2664,218462
#define  DBGMCU_CR_TRACE_MODE_0 2665,218531
#define  DBGMCU_CR_TRACE_MODE_1 2666,218612
#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP 2669,218777
#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP 2670,218846
#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP 2671,218915
#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP 2672,218984
#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP 2673,219053
#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP 2674,219122
#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP 2675,219191
#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP 2676,219260
#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP 2677,219329
#define  DBGMCU_APB1_FZ_DBG_TIM18_STOP 2678,219398
#define  DBGMCU_APB1_FZ_DBG_RTC_STOP 2679,219467
#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP 2680,219536
#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP 2681,219605
#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT 2682,219674
#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT 2683,219747
#define  DBGMCU_APB1_FZ_DBG_CAN_STOP 2684,219820
#define  DBGMCU_APB2_FZ_DBG_TIM15_STOP 2687,219973
#define  DBGMCU_APB2_FZ_DBG_TIM16_STOP 2688,220042
#define  DBGMCU_APB2_FZ_DBG_TIM17_STOP 2689,220111
#define  DBGMCU_APB2_FZ_DBG_TIM19_STOP 2690,220180
#define  DMA_ISR_GIF1 2698,220743
#define  DMA_ISR_TCIF1 2699,220859
#define  DMA_ISR_HTIF1 2700,220976
#define  DMA_ISR_TEIF1 2701,221089
#define  DMA_ISR_GIF2 2702,221203
#define  DMA_ISR_TCIF2 2703,221319
#define  DMA_ISR_HTIF2 2704,221436
#define  DMA_ISR_TEIF2 2705,221549
#define  DMA_ISR_GIF3 2706,221663
#define  DMA_ISR_TCIF3 2707,221779
#define  DMA_ISR_HTIF3 2708,221896
#define  DMA_ISR_TEIF3 2709,222009
#define  DMA_ISR_GIF4 2710,222123
#define  DMA_ISR_TCIF4 2711,222239
#define  DMA_ISR_HTIF4 2712,222356
#define  DMA_ISR_TEIF4 2713,222469
#define  DMA_ISR_GIF5 2714,222583
#define  DMA_ISR_TCIF5 2715,222699
#define  DMA_ISR_HTIF5 2716,222816
#define  DMA_ISR_TEIF5 2717,222929
#define  DMA_ISR_GIF6 2718,223043
#define  DMA_ISR_TCIF6 2719,223159
#define  DMA_ISR_HTIF6 2720,223276
#define  DMA_ISR_TEIF6 2721,223389
#define  DMA_ISR_GIF7 2722,223503
#define  DMA_ISR_TCIF7 2723,223619
#define  DMA_ISR_HTIF7 2724,223736
#define  DMA_ISR_TEIF7 2725,223849
#define  DMA_IFCR_CGIF1 2728,224047
#define  DMA_IFCR_CTCIF1 2729,224164
#define  DMA_IFCR_CHTIF1 2730,224282
#define  DMA_IFCR_CTEIF1 2731,224396
#define  DMA_IFCR_CGIF2 2732,224511
#define  DMA_IFCR_CTCIF2 2733,224628
#define  DMA_IFCR_CHTIF2 2734,224746
#define  DMA_IFCR_CTEIF2 2735,224860
#define  DMA_IFCR_CGIF3 2736,224975
#define  DMA_IFCR_CTCIF3 2737,225092
#define  DMA_IFCR_CHTIF3 2738,225210
#define  DMA_IFCR_CTEIF3 2739,225324
#define  DMA_IFCR_CGIF4 2740,225439
#define  DMA_IFCR_CTCIF4 2741,225556
#define  DMA_IFCR_CHTIF4 2742,225674
#define  DMA_IFCR_CTEIF4 2743,225788
#define  DMA_IFCR_CGIF5 2744,225903
#define  DMA_IFCR_CTCIF5 2745,226020
#define  DMA_IFCR_CHTIF5 2746,226138
#define  DMA_IFCR_CTEIF5 2747,226252
#define  DMA_IFCR_CGIF6 2748,226367
#define  DMA_IFCR_CTCIF6 2749,226484
#define  DMA_IFCR_CHTIF6 2750,226602
#define  DMA_IFCR_CTEIF6 2751,226716
#define  DMA_IFCR_CGIF7 2752,226831
#define  DMA_IFCR_CTCIF7 2753,226948
#define  DMA_IFCR_CHTIF7 2754,227066
#define  DMA_IFCR_CTEIF7 2755,227180
#define  DMA_CCR_EN 2758,227379
#define  DMA_CCR_TCIE 2759,227499
#define  DMA_CCR_HTIE 2760,227619
#define  DMA_CCR_TEIE 2761,227739
#define  DMA_CCR_DIR 2762,227859
#define  DMA_CCR_CIRC 2763,227979
#define  DMA_CCR_PINC 2764,228099
#define  DMA_CCR_MINC 2765,228219
#define  DMA_CCR_PSIZE 2767,228341
#define  DMA_CCR_PSIZE_0 2768,228461
#define  DMA_CCR_PSIZE_1 2769,228581
#define  DMA_CCR_MSIZE 2771,228703
#define  DMA_CCR_MSIZE_0 2772,228823
#define  DMA_CCR_MSIZE_1 2773,228943
#define  DMA_CCR_PL 2775,229065
#define  DMA_CCR_PL_0 2776,229185
#define  DMA_CCR_PL_1 2777,229305
#define  DMA_CCR_MEM2MEM 2779,229427
#define  DMA_CNDTR_NDT 2782,229631
#define  DMA_CPAR_PA 2785,229835
#define  DMA_CMAR_MA 2788,230039
#define  EXTI_IMR_MR0 2796,230653
#define  EXTI_IMR_MR1 2797,230762
#define  EXTI_IMR_MR2 2798,230871
#define  EXTI_IMR_MR3 2799,230980
#define  EXTI_IMR_MR4 2800,231089
#define  EXTI_IMR_MR5 2801,231198
#define  EXTI_IMR_MR6 2802,231307
#define  EXTI_IMR_MR7 2803,231416
#define  EXTI_IMR_MR8 2804,231525
#define  EXTI_IMR_MR9 2805,231634
#define  EXTI_IMR_MR10 2806,231743
#define  EXTI_IMR_MR11 2807,231853
#define  EXTI_IMR_MR12 2808,231963
#define  EXTI_IMR_MR13 2809,232073
#define  EXTI_IMR_MR14 2810,232183
#define  EXTI_IMR_MR15 2811,232293
#define  EXTI_IMR_MR16 2812,232403
#define  EXTI_IMR_MR17 2813,232513
#define  EXTI_IMR_MR18 2814,232623
#define  EXTI_IMR_MR19 2815,232733
#define  EXTI_IMR_MR20 2816,232843
#define  EXTI_IMR_MR21 2817,232953
#define  EXTI_IMR_MR22 2818,233063
#define  EXTI_IMR_MR23 2819,233173
#define  EXTI_IMR_MR24 2820,233283
#define  EXTI_IMR_MR25 2821,233393
#define  EXTI_IMR_MR26 2822,233503
#define  EXTI_IMR_MR27 2823,233613
#define  EXTI_IMR_MR28 2824,233723
#define  EXTI_EMR_MR0 2827,233917
#define  EXTI_EMR_MR1 2828,234022
#define  EXTI_EMR_MR2 2829,234127
#define  EXTI_EMR_MR3 2830,234232
#define  EXTI_EMR_MR4 2831,234337
#define  EXTI_EMR_MR5 2832,234442
#define  EXTI_EMR_MR6 2833,234547
#define  EXTI_EMR_MR7 2834,234652
#define  EXTI_EMR_MR8 2835,234757
#define  EXTI_EMR_MR9 2836,234862
#define  EXTI_EMR_MR10 2837,234967
#define  EXTI_EMR_MR11 2838,235073
#define  EXTI_EMR_MR12 2839,235179
#define  EXTI_EMR_MR13 2840,235285
#define  EXTI_EMR_MR14 2841,235391
#define  EXTI_EMR_MR15 2842,235497
#define  EXTI_EMR_MR16 2843,235603
#define  EXTI_EMR_MR17 2844,235709
#define  EXTI_EMR_MR18 2845,235815
#define  EXTI_EMR_MR19 2846,235921
#define  EXTI_EMR_MR20 2847,236027
#define  EXTI_EMR_MR21 2848,236133
#define  EXTI_EMR_MR22 2849,236239
#define  EXTI_EMR_MR23 2850,236345
#define  EXTI_EMR_MR24 2851,236451
#define  EXTI_EMR_MR25 2852,236557
#define  EXTI_EMR_MR26 2853,236663
#define  EXTI_EMR_MR27 2854,236769
#define  EXTI_EMR_MR28 2855,236875
#define  EXTI_RTSR_TR0 2858,237065
#define  EXTI_RTSR_TR1 2859,237198
#define  EXTI_RTSR_TR2 2860,237331
#define  EXTI_RTSR_TR3 2861,237464
#define  EXTI_RTSR_TR4 2862,237597
#define  EXTI_RTSR_TR5 2863,237730
#define  EXTI_RTSR_TR6 2864,237863
#define  EXTI_RTSR_TR7 2865,237996
#define  EXTI_RTSR_TR8 2866,238129
#define  EXTI_RTSR_TR9 2867,238262
#define  EXTI_RTSR_TR10 2868,238395
#define  EXTI_RTSR_TR11 2869,238529
#define  EXTI_RTSR_TR12 2870,238663
#define  EXTI_RTSR_TR13 2871,238797
#define  EXTI_RTSR_TR14 2872,238931
#define  EXTI_RTSR_TR15 2873,239065
#define  EXTI_RTSR_TR16 2874,239199
#define  EXTI_RTSR_TR17 2875,239333
#define  EXTI_RTSR_TR19 2876,239467
#define  EXTI_FTSR_TR0 2879,239685
#define  EXTI_FTSR_TR1 2880,239819
#define  EXTI_FTSR_TR2 2881,239953
#define  EXTI_FTSR_TR3 2882,240087
#define  EXTI_FTSR_TR4 2883,240221
#define  EXTI_FTSR_TR5 2884,240355
#define  EXTI_FTSR_TR6 2885,240489
#define  EXTI_FTSR_TR7 2886,240623
#define  EXTI_FTSR_TR8 2887,240757
#define  EXTI_FTSR_TR9 2888,240891
#define  EXTI_FTSR_TR10 2889,241025
#define  EXTI_FTSR_TR11 2890,241160
#define  EXTI_FTSR_TR12 2891,241295
#define  EXTI_FTSR_TR13 2892,241430
#define  EXTI_FTSR_TR14 2893,241565
#define  EXTI_FTSR_TR15 2894,241700
#define  EXTI_FTSR_TR16 2895,241835
#define  EXTI_FTSR_TR17 2896,241970
#define  EXTI_FTSR_TR19 2897,242105
#define  EXTI_SWIER_SWIER0 2900,242324
#define  EXTI_SWIER_SWIER1 2901,242437
#define  EXTI_SWIER_SWIER2 2902,242550
#define  EXTI_SWIER_SWIER3 2903,242663
#define  EXTI_SWIER_SWIER4 2904,242776
#define  EXTI_SWIER_SWIER5 2905,242889
#define  EXTI_SWIER_SWIER6 2906,243002
#define  EXTI_SWIER_SWIER7 2907,243115
#define  EXTI_SWIER_SWIER8 2908,243228
#define  EXTI_SWIER_SWIER9 2909,243341
#define  EXTI_SWIER_SWIER10 2910,243454
#define  EXTI_SWIER_SWIER11 2911,243568
#define  EXTI_SWIER_SWIER12 2912,243682
#define  EXTI_SWIER_SWIER13 2913,243796
#define  EXTI_SWIER_SWIER14 2914,243910
#define  EXTI_SWIER_SWIER15 2915,244024
#define  EXTI_SWIER_SWIER16 2916,244138
#define  EXTI_SWIER_SWIER17 2917,244252
#define  EXTI_SWIER_SWIER19 2918,244366
#define  EXTI_PR_PR0 2921,244564
#define  EXTI_PR_PR1 2922,244671
#define  EXTI_PR_PR2 2923,244778
#define  EXTI_PR_PR3 2924,244885
#define  EXTI_PR_PR4 2925,244992
#define  EXTI_PR_PR5 2926,245099
#define  EXTI_PR_PR6 2927,245206
#define  EXTI_PR_PR7 2928,245313
#define  EXTI_PR_PR8 2929,245420
#define  EXTI_PR_PR9 2930,245527
#define  EXTI_PR_PR10 2931,245634
#define  EXTI_PR_PR11 2932,245742
#define  EXTI_PR_PR12 2933,245850
#define  EXTI_PR_PR13 2934,245958
#define  EXTI_PR_PR14 2935,246066
#define  EXTI_PR_PR15 2936,246174
#define  EXTI_PR_PR16 2937,246282
#define  EXTI_PR_PR17 2938,246390
#define  EXTI_PR_PR19 2939,246498
#define  FLASH_ACR_LATENCY 2946,247098
#define  FLASH_ACR_LATENCY_0 2947,247210
#define  FLASH_ACR_LATENCY_1 2948,247300
#define  FLASH_ACR_LATENCY_2 2949,247390
#define  FLASH_ACR_PRFTBE 2951,247482
#define  FLASH_ACR_PRFTBS 2952,247589
#define  FLASH_KEYR_FKEYR 2955,247780
#define  FLASH_KEY1 2957,247875
#define  FLASH_KEY2 2958,247969
#define  FLASH_OPTKEYR_OPTKEYR 2961,248147
#define  FLASH_OPTKEY1 2963,248249
#define  FLASH_OPTKEY2 2964,248350
#define  FLASH_SR_BSY 2967,248534
#define  FLASH_SR_PGERR 2968,248623
#define  FLASH_SR_WRPERR 2969,248725
#define  FLASH_SR_EOP 2970,248832
#define  FLASH_CR_PG 2973,249017
#define  FLASH_CR_PER 2974,249113
#define  FLASH_CR_MER 2975,249208
#define  FLASH_CR_OPTPG 2976,249303
#define  FLASH_CR_OPTER 2977,249411
#define  FLASH_CR_STRT 2978,249513
#define  FLASH_CR_LOCK 2979,249603
#define  FLASH_CR_OPTWRE 2980,249692
#define  FLASH_CR_ERRIE 2981,249802
#define  FLASH_CR_EOPIE 2982,249909
#define  FLASH_CR_OBL_LAUNCH 2983,250027
#define  FLASH_AR_FAR 2986,250221
#define  FLASH_OBR_OPTERR 2989,250403
#define  FLASH_OBR_LEVEL1_PROT 2990,250505
#define  FLASH_OBR_LEVEL2_PROT 2991,250620
#define  FLASH_OBR_USER 2993,250737
#define  FLASH_OBR_IWDG_SW 2994,250839
#define  FLASH_OBR_nRST_STOP 2995,250931
#define  FLASH_OBR_nRST_STDBY 2996,251025
#define  FLASH_OBR_nBOOT1 2997,251120
#define  FLASH_OBR_VDDA_MONITOR 2998,251211
#define  FLASH_OBR_SRAM_PE 2999,251308
#define  FLASH_OBR_SDADC12_VDD_MONITOR 3000,251400
#define  FLASH_OBR_DATA0 3001,251504
#define  FLASH_OBR_DATA1 3002,251587
#define FLASH_OBR_WDG_SW 3005,251694
#define  FLASH_WRPR_WRP 3008,251822
#define  OB_RDP_RDP 3013,252088
#define  OB_RDP_nRDP 3014,252200
#define  OB_USER_USER 3017,252409
#define  OB_USER_nUSER 3018,252510
#define  OB_WRP0_WRP0 3021,252708
#define  OB_WRP0_nWRP0 3022,252835
#define  OB_WRP1_WRP1 3025,253059
#define  OB_WRP1_nWRP1 3026,253186
#define  OB_WRP2_WRP2 3029,253410
#define  OB_WRP2_nWRP2 3030,253537
#define  OB_WRP3_WRP3 3033,253761
#define  OB_WRP3_nWRP3 3034,253888
#define GPIO_MODER_MODER0 3042,254522
#define GPIO_MODER_MODER0_0 3043,254581
#define GPIO_MODER_MODER0_1 3044,254640
#define GPIO_MODER_MODER1 3045,254699
#define GPIO_MODER_MODER1_0 3046,254758
#define GPIO_MODER_MODER1_1 3047,254817
#define GPIO_MODER_MODER2 3048,254876
#define GPIO_MODER_MODER2_0 3049,254935
#define GPIO_MODER_MODER2_1 3050,254994
#define GPIO_MODER_MODER3 3051,255053
#define GPIO_MODER_MODER3_0 3052,255112
#define GPIO_MODER_MODER3_1 3053,255171
#define GPIO_MODER_MODER4 3054,255230
#define GPIO_MODER_MODER4_0 3055,255289
#define GPIO_MODER_MODER4_1 3056,255348
#define GPIO_MODER_MODER5 3057,255407
#define GPIO_MODER_MODER5_0 3058,255466
#define GPIO_MODER_MODER5_1 3059,255525
#define GPIO_MODER_MODER6 3060,255584
#define GPIO_MODER_MODER6_0 3061,255643
#define GPIO_MODER_MODER6_1 3062,255702
#define GPIO_MODER_MODER7 3063,255761
#define GPIO_MODER_MODER7_0 3064,255820
#define GPIO_MODER_MODER7_1 3065,255879
#define GPIO_MODER_MODER8 3066,255938
#define GPIO_MODER_MODER8_0 3067,255997
#define GPIO_MODER_MODER8_1 3068,256056
#define GPIO_MODER_MODER9 3069,256115
#define GPIO_MODER_MODER9_0 3070,256174
#define GPIO_MODER_MODER9_1 3071,256233
#define GPIO_MODER_MODER10 3072,256292
#define GPIO_MODER_MODER10_0 3073,256351
#define GPIO_MODER_MODER10_1 3074,256410
#define GPIO_MODER_MODER11 3075,256469
#define GPIO_MODER_MODER11_0 3076,256528
#define GPIO_MODER_MODER11_1 3077,256587
#define GPIO_MODER_MODER12 3078,256646
#define GPIO_MODER_MODER12_0 3079,256705
#define GPIO_MODER_MODER12_1 3080,256764
#define GPIO_MODER_MODER13 3081,256823
#define GPIO_MODER_MODER13_0 3082,256882
#define GPIO_MODER_MODER13_1 3083,256941
#define GPIO_MODER_MODER14 3084,257000
#define GPIO_MODER_MODER14_0 3085,257059
#define GPIO_MODER_MODER14_1 3086,257118
#define GPIO_MODER_MODER15 3087,257177
#define GPIO_MODER_MODER15_0 3088,257236
#define GPIO_MODER_MODER15_1 3089,257295
#define GPIO_OTYPER_OT_0 3092,257438
#define GPIO_OTYPER_OT_1 3093,257497
#define GPIO_OTYPER_OT_2 3094,257556
#define GPIO_OTYPER_OT_3 3095,257615
#define GPIO_OTYPER_OT_4 3096,257674
#define GPIO_OTYPER_OT_5 3097,257733
#define GPIO_OTYPER_OT_6 3098,257792
#define GPIO_OTYPER_OT_7 3099,257851
#define GPIO_OTYPER_OT_8 3100,257910
#define GPIO_OTYPER_OT_9 3101,257969
#define GPIO_OTYPER_OT_10 3102,258028
#define GPIO_OTYPER_OT_11 3103,258087
#define GPIO_OTYPER_OT_12 3104,258146
#define GPIO_OTYPER_OT_13 3105,258205
#define GPIO_OTYPER_OT_14 3106,258264
#define GPIO_OTYPER_OT_15 3107,258323
#define GPIO_OSPEEDER_OSPEEDR0 3110,258466
#define GPIO_OSPEEDER_OSPEEDR0_0 3111,258525
#define GPIO_OSPEEDER_OSPEEDR0_1 3112,258584
#define GPIO_OSPEEDER_OSPEEDR1 3113,258643
#define GPIO_OSPEEDER_OSPEEDR1_0 3114,258702
#define GPIO_OSPEEDER_OSPEEDR1_1 3115,258761
#define GPIO_OSPEEDER_OSPEEDR2 3116,258820
#define GPIO_OSPEEDER_OSPEEDR2_0 3117,258879
#define GPIO_OSPEEDER_OSPEEDR2_1 3118,258938
#define GPIO_OSPEEDER_OSPEEDR3 3119,258997
#define GPIO_OSPEEDER_OSPEEDR3_0 3120,259056
#define GPIO_OSPEEDER_OSPEEDR3_1 3121,259115
#define GPIO_OSPEEDER_OSPEEDR4 3122,259174
#define GPIO_OSPEEDER_OSPEEDR4_0 3123,259233
#define GPIO_OSPEEDER_OSPEEDR4_1 3124,259292
#define GPIO_OSPEEDER_OSPEEDR5 3125,259351
#define GPIO_OSPEEDER_OSPEEDR5_0 3126,259410
#define GPIO_OSPEEDER_OSPEEDR5_1 3127,259469
#define GPIO_OSPEEDER_OSPEEDR6 3128,259528
#define GPIO_OSPEEDER_OSPEEDR6_0 3129,259587
#define GPIO_OSPEEDER_OSPEEDR6_1 3130,259646
#define GPIO_OSPEEDER_OSPEEDR7 3131,259705
#define GPIO_OSPEEDER_OSPEEDR7_0 3132,259764
#define GPIO_OSPEEDER_OSPEEDR7_1 3133,259823
#define GPIO_OSPEEDER_OSPEEDR8 3134,259882
#define GPIO_OSPEEDER_OSPEEDR8_0 3135,259941
#define GPIO_OSPEEDER_OSPEEDR8_1 3136,260000
#define GPIO_OSPEEDER_OSPEEDR9 3137,260059
#define GPIO_OSPEEDER_OSPEEDR9_0 3138,260118
#define GPIO_OSPEEDER_OSPEEDR9_1 3139,260177
#define GPIO_OSPEEDER_OSPEEDR10 3140,260236
#define GPIO_OSPEEDER_OSPEEDR10_0 3141,260295
#define GPIO_OSPEEDER_OSPEEDR10_1 3142,260354
#define GPIO_OSPEEDER_OSPEEDR11 3143,260413
#define GPIO_OSPEEDER_OSPEEDR11_0 3144,260472
#define GPIO_OSPEEDER_OSPEEDR11_1 3145,260531
#define GPIO_OSPEEDER_OSPEEDR12 3146,260590
#define GPIO_OSPEEDER_OSPEEDR12_0 3147,260649
#define GPIO_OSPEEDER_OSPEEDR12_1 3148,260708
#define GPIO_OSPEEDER_OSPEEDR13 3149,260767
#define GPIO_OSPEEDER_OSPEEDR13_0 3150,260826
#define GPIO_OSPEEDER_OSPEEDR13_1 3151,260885
#define GPIO_OSPEEDER_OSPEEDR14 3152,260944
#define GPIO_OSPEEDER_OSPEEDR14_0 3153,261003
#define GPIO_OSPEEDER_OSPEEDR14_1 3154,261062
#define GPIO_OSPEEDER_OSPEEDR15 3155,261121
#define GPIO_OSPEEDER_OSPEEDR15_0 3156,261180
#define GPIO_OSPEEDER_OSPEEDR15_1 3157,261239
#define GPIO_PUPDR_PUPDR0 3160,261382
#define GPIO_PUPDR_PUPDR0_0 3161,261441
#define GPIO_PUPDR_PUPDR0_1 3162,261500
#define GPIO_PUPDR_PUPDR1 3163,261559
#define GPIO_PUPDR_PUPDR1_0 3164,261618
#define GPIO_PUPDR_PUPDR1_1 3165,261677
#define GPIO_PUPDR_PUPDR2 3166,261736
#define GPIO_PUPDR_PUPDR2_0 3167,261795
#define GPIO_PUPDR_PUPDR2_1 3168,261854
#define GPIO_PUPDR_PUPDR3 3169,261913
#define GPIO_PUPDR_PUPDR3_0 3170,261972
#define GPIO_PUPDR_PUPDR3_1 3171,262031
#define GPIO_PUPDR_PUPDR4 3172,262090
#define GPIO_PUPDR_PUPDR4_0 3173,262149
#define GPIO_PUPDR_PUPDR4_1 3174,262208
#define GPIO_PUPDR_PUPDR5 3175,262267
#define GPIO_PUPDR_PUPDR5_0 3176,262326
#define GPIO_PUPDR_PUPDR5_1 3177,262385
#define GPIO_PUPDR_PUPDR6 3178,262444
#define GPIO_PUPDR_PUPDR6_0 3179,262503
#define GPIO_PUPDR_PUPDR6_1 3180,262562
#define GPIO_PUPDR_PUPDR7 3181,262621
#define GPIO_PUPDR_PUPDR7_0 3182,262680
#define GPIO_PUPDR_PUPDR7_1 3183,262739
#define GPIO_PUPDR_PUPDR8 3184,262798
#define GPIO_PUPDR_PUPDR8_0 3185,262857
#define GPIO_PUPDR_PUPDR8_1 3186,262916
#define GPIO_PUPDR_PUPDR9 3187,262975
#define GPIO_PUPDR_PUPDR9_0 3188,263034
#define GPIO_PUPDR_PUPDR9_1 3189,263093
#define GPIO_PUPDR_PUPDR10 3190,263152
#define GPIO_PUPDR_PUPDR10_0 3191,263211
#define GPIO_PUPDR_PUPDR10_1 3192,263270
#define GPIO_PUPDR_PUPDR11 3193,263329
#define GPIO_PUPDR_PUPDR11_0 3194,263388
#define GPIO_PUPDR_PUPDR11_1 3195,263447
#define GPIO_PUPDR_PUPDR12 3196,263506
#define GPIO_PUPDR_PUPDR12_0 3197,263565
#define GPIO_PUPDR_PUPDR12_1 3198,263624
#define GPIO_PUPDR_PUPDR13 3199,263683
#define GPIO_PUPDR_PUPDR13_0 3200,263742
#define GPIO_PUPDR_PUPDR13_1 3201,263801
#define GPIO_PUPDR_PUPDR14 3202,263860
#define GPIO_PUPDR_PUPDR14_0 3203,263919
#define GPIO_PUPDR_PUPDR14_1 3204,263978
#define GPIO_PUPDR_PUPDR15 3205,264037
#define GPIO_PUPDR_PUPDR15_0 3206,264096
#define GPIO_PUPDR_PUPDR15_1 3207,264155
#define GPIO_IDR_0 3210,264298
#define GPIO_IDR_1 3211,264357
#define GPIO_IDR_2 3212,264416
#define GPIO_IDR_3 3213,264475
#define GPIO_IDR_4 3214,264534
#define GPIO_IDR_5 3215,264593
#define GPIO_IDR_6 3216,264652
#define GPIO_IDR_7 3217,264711
#define GPIO_IDR_8 3218,264770
#define GPIO_IDR_9 3219,264829
#define GPIO_IDR_10 3220,264888
#define GPIO_IDR_11 3221,264947
#define GPIO_IDR_12 3222,265006
#define GPIO_IDR_13 3223,265065
#define GPIO_IDR_14 3224,265124
#define GPIO_IDR_15 3225,265183
#define GPIO_ODR_0 3228,265326
#define GPIO_ODR_1 3229,265385
#define GPIO_ODR_2 3230,265444
#define GPIO_ODR_3 3231,265503
#define GPIO_ODR_4 3232,265562
#define GPIO_ODR_5 3233,265621
#define GPIO_ODR_6 3234,265680
#define GPIO_ODR_7 3235,265739
#define GPIO_ODR_8 3236,265798
#define GPIO_ODR_9 3237,265857
#define GPIO_ODR_10 3238,265916
#define GPIO_ODR_11 3239,265975
#define GPIO_ODR_12 3240,266034
#define GPIO_ODR_13 3241,266093
#define GPIO_ODR_14 3242,266152
#define GPIO_ODR_15 3243,266211
#define GPIO_BSRR_BS_0 3246,266354
#define GPIO_BSRR_BS_1 3247,266413
#define GPIO_BSRR_BS_2 3248,266472
#define GPIO_BSRR_BS_3 3249,266531
#define GPIO_BSRR_BS_4 3250,266590
#define GPIO_BSRR_BS_5 3251,266649
#define GPIO_BSRR_BS_6 3252,266708
#define GPIO_BSRR_BS_7 3253,266767
#define GPIO_BSRR_BS_8 3254,266826
#define GPIO_BSRR_BS_9 3255,266885
#define GPIO_BSRR_BS_10 3256,266944
#define GPIO_BSRR_BS_11 3257,267003
#define GPIO_BSRR_BS_12 3258,267062
#define GPIO_BSRR_BS_13 3259,267121
#define GPIO_BSRR_BS_14 3260,267180
#define GPIO_BSRR_BS_15 3261,267239
#define GPIO_BSRR_BR_0 3262,267298
#define GPIO_BSRR_BR_1 3263,267357
#define GPIO_BSRR_BR_2 3264,267416
#define GPIO_BSRR_BR_3 3265,267475
#define GPIO_BSRR_BR_4 3266,267534
#define GPIO_BSRR_BR_5 3267,267593
#define GPIO_BSRR_BR_6 3268,267652
#define GPIO_BSRR_BR_7 3269,267711
#define GPIO_BSRR_BR_8 3270,267770
#define GPIO_BSRR_BR_9 3271,267829
#define GPIO_BSRR_BR_10 3272,267888
#define GPIO_BSRR_BR_11 3273,267947
#define GPIO_BSRR_BR_12 3274,268006
#define GPIO_BSRR_BR_13 3275,268065
#define GPIO_BSRR_BR_14 3276,268124
#define GPIO_BSRR_BR_15 3277,268183
#define GPIO_LCKR_LCK0 3280,268326
#define GPIO_LCKR_LCK1 3281,268385
#define GPIO_LCKR_LCK2 3282,268444
#define GPIO_LCKR_LCK3 3283,268503
#define GPIO_LCKR_LCK4 3284,268562
#define GPIO_LCKR_LCK5 3285,268621
#define GPIO_LCKR_LCK6 3286,268680
#define GPIO_LCKR_LCK7 3287,268739
#define GPIO_LCKR_LCK8 3288,268798
#define GPIO_LCKR_LCK9 3289,268857
#define GPIO_LCKR_LCK10 3290,268916
#define GPIO_LCKR_LCK11 3291,268975
#define GPIO_LCKR_LCK12 3292,269034
#define GPIO_LCKR_LCK13 3293,269093
#define GPIO_LCKR_LCK14 3294,269152
#define GPIO_LCKR_LCK15 3295,269211
#define GPIO_LCKR_LCKK 3296,269270
#define GPIO_AFRL_AFRL0 3299,269413
#define GPIO_AFRL_AFRL1 3300,269472
#define GPIO_AFRL_AFRL2 3301,269531
#define GPIO_AFRL_AFRL3 3302,269590
#define GPIO_AFRL_AFRL4 3303,269649
#define GPIO_AFRL_AFRL5 3304,269708
#define GPIO_AFRL_AFRL6 3305,269767
#define GPIO_AFRL_AFRL7 3306,269826
#define GPIO_AFRH_AFRH0 3309,269969
#define GPIO_AFRH_AFRH1 3310,270028
#define GPIO_AFRH_AFRH2 3311,270087
#define GPIO_AFRH_AFRH3 3312,270146
#define GPIO_AFRH_AFRH4 3313,270205
#define GPIO_AFRH_AFRH5 3314,270264
#define GPIO_AFRH_AFRH6 3315,270323
#define GPIO_AFRH_AFRH7 3316,270382
#define GPIO_BRR_BR_0 3319,270525
#define GPIO_BRR_BR_1 3320,270584
#define GPIO_BRR_BR_2 3321,270643
#define GPIO_BRR_BR_3 3322,270702
#define GPIO_BRR_BR_4 3323,270761
#define GPIO_BRR_BR_5 3324,270820
#define GPIO_BRR_BR_6 3325,270879
#define GPIO_BRR_BR_7 3326,270938
#define GPIO_BRR_BR_8 3327,270997
#define GPIO_BRR_BR_9 3328,271056
#define GPIO_BRR_BR_10 3329,271115
#define GPIO_BRR_BR_11 3330,271174
#define GPIO_BRR_BR_12 3331,271233
#define GPIO_BRR_BR_13 3332,271292
#define GPIO_BRR_BR_14 3333,271351
#define GPIO_BRR_BR_15 3334,271410
#define  I2C_CR1_PE 3342,271962
#define  I2C_CR1_TXIE 3343,272064
#define  I2C_CR1_RXIE 3344,272168
#define  I2C_CR1_ADDRIE 3345,272272
#define  I2C_CR1_NACKIE 3346,272387
#define  I2C_CR1_STOPIE 3347,272502
#define  I2C_CR1_TCIE 3348,272618
#define  I2C_CR1_ERRIE 3349,272737
#define  I2C_CR1_DNF 3350,272845
#define  I2C_CR1_ANFOFF 3351,272950
#define  I2C_CR1_SWRST 3352,273058
#define  I2C_CR1_TXDMAEN 3353,273157
#define  I2C_CR1_RXDMAEN 3354,273274
#define  I2C_CR1_SBC 3355,273388
#define  I2C_CR1_NOSTRETCH 3356,273491
#define  I2C_CR1_WUPEN 3357,273600
#define  I2C_CR1_GCEN 3358,273708
#define  I2C_CR1_SMBHEN 3359,273812
#define  I2C_CR1_SMBDEN 3360,273922
#define  I2C_CR1_ALERTEN 3361,274042
#define  I2C_CR1_PECEN 3362,274145
#define I2C_CR1_DFN 3365,274264
#define  I2C_CR2_SADD 3368,274380
#define  I2C_CR2_RD_WRN 3369,274492
#define  I2C_CR2_ADD10 3370,274609
#define  I2C_CR2_HEAD10R 3371,274730
#define  I2C_CR2_START 3372,274870
#define  I2C_CR2_STOP 3373,274971
#define  I2C_CR2_NACK 3374,275085
#define  I2C_CR2_NBYTES 3375,275198
#define  I2C_CR2_RELOAD 3376,275298
#define  I2C_CR2_AUTOEND 3377,275401
#define  I2C_CR2_PECBYTE 3378,275518
#define  I2C_OAR1_OA1 3381,275712
#define  I2C_OAR1_OA1MODE 3382,275820
#define  I2C_OAR1_OA1EN 3383,275930
#define  I2C_OAR2_OA2 3386,276119
#define  I2C_OAR2_OA2MSK 3387,276250
#define  I2C_OAR2_OA2NOMASK 3388,276381
#define  I2C_OAR2_OA2MASK01 3389,276512
#define  I2C_OAR2_OA2MASK02 3390,276643
#define  I2C_OAR2_OA2MASK03 3391,276774
#define  I2C_OAR2_OA2MASK04 3392,276905
#define  I2C_OAR2_OA2MASK05 3393,277036
#define  I2C_OAR2_OA2MASK06 3394,277167
#define  I2C_OAR2_OA2MASK07 3395,277298
#define  I2C_OAR2_OA2EN 3396,277429
#define  I2C_TIMINGR_SCLL 3399,277644
#define  I2C_TIMINGR_SCLH 3400,277757
#define  I2C_TIMINGR_SDADEL 3401,277871
#define  I2C_TIMINGR_SCLDEL 3402,277970
#define  I2C_TIMINGR_PRESC 3403,278070
#define  I2C_TIMEOUTR_TIMEOUTA 3406,278256
#define  I2C_TIMEOUTR_TIDLE 3407,278354
#define  I2C_TIMEOUTR_TIMOUTEN 3408,278467
#define  I2C_TIMEOUTR_TIMEOUTB 3409,278572
#define  I2C_TIMEOUTR_TEXTEN 3410,278669
#define  I2C_ISR_TXE 3413,278867
#define  I2C_ISR_TXIS 3414,278980
#define  I2C_ISR_RXNE 3415,279090
#define  I2C_ISR_ADDR 3416,279206
#define  I2C_ISR_NACKF 3417,279318
#define  I2C_ISR_STOPF 3418,279421
#define  I2C_ISR_TC 3419,279525
#define  I2C_ISR_TCR 3420,279641
#define  I2C_ISR_BERR 3421,279750
#define  I2C_ISR_ARLO 3422,279844
#define  I2C_ISR_OVR 3423,279945
#define  I2C_ISR_PECERR 3424,280046
#define  I2C_ISR_TIMEOUT 3425,280153
#define  I2C_ISR_ALERT 3426,280268
#define  I2C_ISR_BUSY 3427,280364
#define  I2C_ISR_DIR 3428,280457
#define  I2C_ISR_ADDCODE 3429,280573
#define  I2C_ICR_ADDRCF 3432,280773
#define  I2C_ICR_NACKCF 3433,280884
#define  I2C_ICR_STOPCF 3434,280984
#define  I2C_ICR_BERRCF 3435,281094
#define  I2C_ICR_ARLOCF 3436,281199
#define  I2C_ICR_OVRCF 3437,281311
#define  I2C_ICR_PECCF 3438,281423
#define  I2C_ICR_TIMOUTCF 3439,281528
#define  I2C_ICR_ALERTCF 3440,281631
#define  I2C_PECR_PEC 3443,281816
#define  I2C_RXDR_RXDATA 3446,281998
#define  I2C_TXDR_TXDATA 3449,282186
#define  IWDG_KR_KEY 3458,282786
#define  IWDG_PR_PR 3461,282989
#define  IWDG_PR_PR_0 3462,283101
#define  IWDG_PR_PR_1 3463,283191
#define  IWDG_PR_PR_2 3464,283281
#define  IWDG_RLR_RL 3467,283455
#define  IWDG_SR_PVU 3470,283653
#define  IWDG_SR_RVU 3471,283769
#define  IWDG_SR_WVU 3472,283890
#define  IWDG_WINR_WIN 3475,284095
#define  CEC_CR_CECEN 3484,284705
#define  CEC_CR_TXSOM 3485,284828
#define  CEC_CR_TXEOM 3486,284951
#define  CEC_CFGR_SFT 3489,285158
#define  CEC_CFGR_RXTOL 3490,285281
#define  CEC_CFGR_BRESTP 3491,285404
#define  CEC_CFGR_BREGEN 3492,285527
#define  CEC_CFGR_LBPEGEN 3493,285650
#define  CEC_CFGR_SFTOPT 3494,285773
#define  CEC_CFGR_BRDNOGEN 3495,285896
#define  CEC_CFGR_OAR 3496,286019
#define  CEC_CFGR_LSTN 3497,286142
#define  CEC_TXDR_TXD 3500,286349
#define  CEC_TXDR_RXD 3503,286557
#define  CEC_ISR_RXBR 3506,286765
#define  CEC_ISR_RXEND 3507,286890
#define  CEC_ISR_RXOVR 3508,287015
#define  CEC_ISR_BRE 3509,287140
#define  CEC_ISR_SBPE 3510,287265
#define  CEC_ISR_LBPE 3511,287390
#define  CEC_ISR_RXACKE 3512,287515
#define  CEC_ISR_ARBLST 3513,287640
#define  CEC_ISR_TXBR 3514,287765
#define  CEC_ISR_TXEND 3515,287890
#define  CEC_ISR_TXUDR 3516,288015
#define  CEC_ISR_TXERR 3517,288140
#define  CEC_ISR_TXACKE 3518,288265
#define  CEC_IER_RXBRIE 3521,288474
#define  CEC_IER_RXENDIE 3522,288599
#define  CEC_IER_RXOVRIE 3523,288724
#define  CEC_IER_BREIE 3524,288849
#define  CEC_IER_SBPEIE 3525,288974
#define  CEC_IER_LBPEIE 3526,289099
#define  CEC_IER_RXACKEIE 3527,289224
#define  CEC_IER_ARBLSTIE 3528,289349
#define  CEC_IER_TXBRIE 3529,289474
#define  CEC_IER_TXENDIE 3530,289599
#define  CEC_IER_TXUDRIE 3531,289724
#define  CEC_IER_TXERRIE 3532,289849
#define  CEC_IER_TXACKEIE 3533,289974
#define  PWR_CR_LPDS 3541,290593
#define  PWR_CR_PDDS 3542,290694
#define  PWR_CR_CWUF 3543,290796
#define  PWR_CR_CSBF 3544,290895
#define  PWR_CR_PVDE 3545,290995
#define  PWR_CR_PLS 3547,291108
#define  PWR_CR_PLS_0 3548,291225
#define  PWR_CR_PLS_1 3549,291312
#define  PWR_CR_PLS_2 3550,291399
#define  PWR_CR_PLS_LEV0 3553,291521
#define  PWR_CR_PLS_LEV1 3554,291614
#define  PWR_CR_PLS_LEV2 3555,291707
#define  PWR_CR_PLS_LEV3 3556,291800
#define  PWR_CR_PLS_LEV4 3557,291893
#define  PWR_CR_PLS_LEV5 3558,291986
#define  PWR_CR_PLS_LEV6 3559,292079
#define  PWR_CR_PLS_LEV7 3560,292172
#define  PWR_CR_DBP 3562,292267
#define  PWR_CR_SDADC1EN 3563,292387
#define  PWR_CR_SDADC2EN 3564,292501
#define  PWR_CR_SDADC3EN 3565,292615
#define  PWR_CSR_WUF 3568,292813
#define  PWR_CSR_SBF 3569,292906
#define  PWR_CSR_PVDO 3570,293000
#define  PWR_CSR_VREFINTRDYF 3571,293092
#define  PWR_CSR_EWUP1 3573,293223
#define  PWR_CSR_EWUP2 3574,293322
#define  PWR_CSR_EWUP3 3575,293421
#define  RCC_CR_HSION 3583,294014
#define  RCC_CR_HSIRDY 3584,294083
#define  RCC_CR_HSITRIM 3586,294154
#define  RCC_CR_HSITRIM_0 3587,294223
#define  RCC_CR_HSITRIM_1 3588,294304
#define  RCC_CR_HSITRIM_2 3589,294385
#define  RCC_CR_HSITRIM_3 3590,294466
#define  RCC_CR_HSITRIM_4 3591,294547
#define  RCC_CR_HSICAL 3593,294630
#define  RCC_CR_HSICAL_0 3594,294699
#define  RCC_CR_HSICAL_1 3595,294780
#define  RCC_CR_HSICAL_2 3596,294861
#define  RCC_CR_HSICAL_3 3597,294942
#define  RCC_CR_HSICAL_4 3598,295023
#define  RCC_CR_HSICAL_5 3599,295104
#define  RCC_CR_HSICAL_6 3600,295185
#define  RCC_CR_HSICAL_7 3601,295266
#define  RCC_CR_HSEON 3603,295349
#define  RCC_CR_HSERDY 3604,295418
#define  RCC_CR_HSEBYP 3605,295487
#define  RCC_CR_CSSON 3606,295556
#define  RCC_CR_PLLON 3607,295625
#define  RCC_CR_PLLRDY 3608,295694
#define  RCC_CFGR_SW 3612,295873
#define  RCC_CFGR_SW_0 3613,295992
#define  RCC_CFGR_SW_1 3614,296082
#define  RCC_CFGR_SW_HSI 3616,296174
#define  RCC_CFGR_SW_HSE 3617,296287
#define  RCC_CFGR_SW_PLL 3618,296400
#define  RCC_CFGR_SWS 3621,296542
#define  RCC_CFGR_SWS_0 3622,296669
#define  RCC_CFGR_SWS_1 3623,296759
#define  RCC_CFGR_SWS_HSI 3625,296851
#define  RCC_CFGR_SWS_HSE 3626,296971
#define  RCC_CFGR_SWS_PLL 3627,297091
#define  RCC_CFGR_HPRE 3630,297230
#define  RCC_CFGR_HPRE_0 3631,297345
#define  RCC_CFGR_HPRE_1 3632,297435
#define  RCC_CFGR_HPRE_2 3633,297525
#define  RCC_CFGR_HPRE_3 3634,297615
#define  RCC_CFGR_HPRE_DIV1 3636,297707
#define  RCC_CFGR_HPRE_DIV2 3637,297810
#define  RCC_CFGR_HPRE_DIV4 3638,297914
#define  RCC_CFGR_HPRE_DIV8 3639,298018
#define  RCC_CFGR_HPRE_DIV16 3640,298122
#define  RCC_CFGR_HPRE_DIV64 3641,298227
#define  RCC_CFGR_HPRE_DIV128 3642,298332
#define  RCC_CFGR_HPRE_DIV256 3643,298438
#define  RCC_CFGR_HPRE_DIV512 3644,298544
#define  RCC_CFGR_PPRE1 3647,298681
#define  RCC_CFGR_PPRE1_0 3648,298797
#define  RCC_CFGR_PPRE1_1 3649,298887
#define  RCC_CFGR_PPRE1_2 3650,298977
#define  RCC_CFGR_PPRE1_DIV1 3652,299069
#define  RCC_CFGR_PPRE1_DIV2 3653,299170
#define  RCC_CFGR_PPRE1_DIV4 3654,299272
#define  RCC_CFGR_PPRE1_DIV8 3655,299374
#define  RCC_CFGR_PPRE1_DIV16 3656,299476
#define  RCC_CFGR_PPRE2 3659,299610
#define  RCC_CFGR_PPRE2_0 3660,299726
#define  RCC_CFGR_PPRE2_1 3661,299816
#define  RCC_CFGR_PPRE2_2 3662,299906
#define  RCC_CFGR_PPRE2_DIV1 3664,299998
#define  RCC_CFGR_PPRE2_DIV2 3665,300099
#define  RCC_CFGR_PPRE2_DIV4 3666,300201
#define  RCC_CFGR_PPRE2_DIV8 3667,300303
#define  RCC_CFGR_PPRE2_DIV16 3668,300405
#define  RCC_CFGR_ADCPRE 3671,300540
#define  RCC_CFGR_ADCPRE_0 3672,300609
#define  RCC_CFGR_ADCPRE_1 3673,300678
#define  RCC_CFGR_ADCPRE_DIV2 3675,300749
#define  RCC_CFGR_ADCPRE_DIV4 3676,300854
#define  RCC_CFGR_ADCPRE_DIV6 3677,300959
#define  RCC_CFGR_ADCPRE_DIV8 3678,301064
#define  RCC_CFGR_PLLSRC 3680,301171
#define  RCC_CFGR_PLLSRC_HSI_DIV2 3681,301278
#define  RCC_CFGR_PLLSRC_HSE_PREDIV 3682,301420
#define  RCC_CFGR_PLLXTPRE 3684,301558
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 3685,301668
#define  RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 3686,301795
#define  RCC_CFGR_PLLMUL 3689,301955
#define  RCC_CFGR_PLLMUL_0 3690,302084
#define  RCC_CFGR_PLLMUL_1 3691,302174
#define  RCC_CFGR_PLLMUL_2 3692,302264
#define  RCC_CFGR_PLLMUL_3 3693,302354
#define  RCC_CFGR_PLLMUL2 3695,302446
#define  RCC_CFGR_PLLMUL3 3696,302548
#define  RCC_CFGR_PLLMUL4 3697,302650
#define  RCC_CFGR_PLLMUL5 3698,302752
#define  RCC_CFGR_PLLMUL6 3699,302854
#define  RCC_CFGR_PLLMUL7 3700,302956
#define  RCC_CFGR_PLLMUL8 3701,303058
#define  RCC_CFGR_PLLMUL9 3702,303160
#define  RCC_CFGR_PLLMUL10 3703,303262
#define  RCC_CFGR_PLLMUL11 3704,303364
#define  RCC_CFGR_PLLMUL12 3705,303467
#define  RCC_CFGR_PLLMUL13 3706,303570
#define  RCC_CFGR_PLLMUL14 3707,303673
#define  RCC_CFGR_PLLMUL15 3708,303776
#define  RCC_CFGR_PLLMUL16 3709,303879
#define  RCC_CFGR_USBPRE 3712,304011
#define  RCC_CFGR_USBPRE_DIV1_5 3714,304111
#define  RCC_CFGR_USBPRE_DIV1 3715,304237
#define  RCC_CFGR_MCO 3718,304390
#define  RCC_CFGR_MCO_0 3719,304519
#define  RCC_CFGR_MCO_1 3720,304609
#define  RCC_CFGR_MCO_2 3721,304699
#define  RCC_CFGR_MCO_NOCLOCK 3723,304791
#define  RCC_CFGR_MCO_LSI 3724,304884
#define  RCC_CFGR_MCO_LSE 3725,305001
#define  RCC_CFGR_MCO_SYSCLK 3726,305118
#define  RCC_CFGR_MCO_HSI 3727,305238
#define  RCC_CFGR_MCO_HSE 3728,305355
#define  RCC_CFGR_MCO_PLL 3729,305473
#define  RCC_CFGR_SDADCPRE 3732,305637
#define  RCC_CFGR_SDADCPRE_0 3733,305768
#define  RCC_CFGR_SDADCPRE_1 3734,305858
#define  RCC_CFGR_SDADCPRE_2 3735,305948
#define  RCC_CFGR_SDADCPRE_3 3736,306038
#define  RCC_CFGR_SDADCPRE_4 3737,306128
#define  RCC_CFGR_SDADCPRE_DIV1 3739,306220
#define  RCC_CFGR_SDADCPRE_DIV2 3740,306326
#define  RCC_CFGR_SDADCPRE_DIV4 3741,306433
#define  RCC_CFGR_SDADCPRE_DIV6 3742,306540
#define  RCC_CFGR_SDADCPRE_DIV8 3743,306647
#define  RCC_CFGR_SDADCPRE_DIV10 3744,306754
#define  RCC_CFGR_SDADCPRE_DIV12 3745,306862
#define  RCC_CFGR_SDADCPRE_DIV14 3746,306970
#define  RCC_CFGR_SDADCPRE_DIV16 3747,307078
#define  RCC_CFGR_SDADCPRE_DIV20 3748,307186
#define  RCC_CFGR_SDADCPRE_DIV24 3749,307294
#define  RCC_CFGR_SDADCPRE_DIV28 3750,307402
#define  RCC_CFGR_SDADCPRE_DIV32 3751,307510
#define  RCC_CFGR_SDADCPRE_DIV36 3752,307618
#define  RCC_CFGR_SDADCPRE_DIV40 3753,307726
#define  RCC_CFGR_SDADCPRE_DIV44 3754,307834
#define  RCC_CFGR_SDADCPRE_DIV48 3755,307942
#define  RCC_CIR_LSIRDYF 3758,308136
#define  RCC_CIR_LSERDYF 3759,308245
#define  RCC_CIR_HSIRDYF 3760,308354
#define  RCC_CIR_HSERDYF 3761,308463
#define  RCC_CIR_PLLRDYF 3762,308572
#define  RCC_CIR_CSSF 3763,308681
#define  RCC_CIR_LSIRDYIE 3764,308802
#define  RCC_CIR_LSERDYIE 3765,308913
#define  RCC_CIR_HSIRDYIE 3766,309024
#define  RCC_CIR_HSERDYIE 3767,309135
#define  RCC_CIR_PLLRDYIE 3768,309246
#define  RCC_CIR_LSIRDYC 3769,309357
#define  RCC_CIR_LSERDYC 3770,309467
#define  RCC_CIR_HSIRDYC 3771,309577
#define  RCC_CIR_HSERDYC 3772,309687
#define  RCC_CIR_PLLRDYC 3773,309797
#define  RCC_CIR_CSSC 3774,309907
#define  RCC_APB2RSTR_SYSCFGRST 3777,310114
#define  RCC_APB2RSTR_ADC1RST 3778,310211
#define  RCC_APB2RSTR_SPI1RST 3779,310306
#define  RCC_APB2RSTR_USART1RST 3780,310401
#define  RCC_APB2RSTR_TIM15RST 3781,310498
#define  RCC_APB2RSTR_TIM16RST 3782,310594
#define  RCC_APB2RSTR_TIM17RST 3783,310690
#define  RCC_APB2RSTR_TIM19RST 3784,310786
#define  RCC_APB2RSTR_SDADC1RST 3785,310882
#define  RCC_APB2RSTR_SDADC2RST 3786,310979
#define  RCC_APB2RSTR_SDADC3RST 3787,311076
#define  RCC_APB1RSTR_TIM2RST 3790,311259
#define  RCC_APB1RSTR_TIM3RST 3791,311357
#define  RCC_APB1RSTR_TIM4RST 3792,311455
#define  RCC_APB1RSTR_TIM5RST 3793,311553
#define  RCC_APB1RSTR_TIM6RST 3794,311651
#define  RCC_APB1RSTR_TIM7RST 3795,311749
#define  RCC_APB1RSTR_TIM12RST 3796,311847
#define  RCC_APB1RSTR_TIM13RST 3797,311946
#define  RCC_APB1RSTR_TIM14RST 3798,312045
#define  RCC_APB1RSTR_TIM18RST 3799,312144
#define  RCC_APB1RSTR_WWDGRST 3800,312243
#define  RCC_APB1RSTR_SPI2RST 3801,312349
#define  RCC_APB1RSTR_SPI3RST 3802,312444
#define  RCC_APB1RSTR_USART2RST 3803,312539
#define  RCC_APB1RSTR_USART3RST 3804,312637
#define  RCC_APB1RSTR_I2C1RST 3805,312735
#define  RCC_APB1RSTR_I2C2RST 3806,312831
#define  RCC_APB1RSTR_USBRST 3807,312927
#define  RCC_APB1RSTR_CANRST 3808,313021
#define  RCC_APB1RSTR_DAC2RST 3809,313115
#define  RCC_APB1RSTR_PWRRST 3810,313211
#define  RCC_APB1RSTR_DAC1RST 3811,313305
#define  RCC_APB1RSTR_CECRST 3812,313401
#define  RCC_AHBENR_DMA1EN 3815,313579
#define  RCC_AHBENR_DMA2EN 3816,313681
#define  RCC_AHBENR_SRAMEN 3817,313783
#define  RCC_AHBENR_FLITFEN 3818,313895
#define  RCC_AHBENR_CRCEN 3819,313998
#define  RCC_AHBENR_GPIOAEN 3820,314099
#define  RCC_AHBENR_GPIOBEN 3821,314202
#define  RCC_AHBENR_GPIOCEN 3822,314305
#define  RCC_AHBENR_GPIODEN 3823,314408
#define  RCC_AHBENR_GPIOEEN 3824,314511
#define  RCC_AHBENR_GPIOFEN 3825,314614
#define  RCC_AHBENR_TSCEN 3826,314717
#define  RCC_APB2ENR_SYSCFGEN 3829,314901
#define  RCC_APB2ENR_ADC1EN 3830,315005
#define  RCC_APB2ENR_SPI1EN 3831,315107
#define  RCC_APB2ENR_USART1EN 3832,315209
#define  RCC_APB2ENR_TIM15EN 3833,315313
#define  RCC_APB2ENR_TIM16EN 3834,315416
#define  RCC_APB2ENR_TIM17EN 3835,315519
#define  RCC_APB2ENR_TIM19EN 3836,315622
#define  RCC_APB2ENR_SDADC1EN 3837,315725
#define  RCC_APB2ENR_SDADC2EN 3838,315829
#define  RCC_APB2ENR_SDADC3EN 3839,315933
#define  RCC_APB1ENR_TIM2EN 3842,316122
#define  RCC_APB1ENR_TIM3EN 3843,316227
#define  RCC_APB1ENR_TIM4EN 3844,316332
#define  RCC_APB1ENR_TIM5EN 3845,316437
#define  RCC_APB1ENR_TIM6EN 3846,316542
#define  RCC_APB1ENR_TIM7EN 3847,316647
#define  RCC_APB1ENR_TIM12EN 3848,316752
#define  RCC_APB1ENR_TIM13EN 3849,316858
#define  RCC_APB1ENR_TIM14EN 3850,316964
#define  RCC_APB1ENR_TIM18EN 3851,317070
#define  RCC_APB1ENR_WWDGEN 3852,317176
#define  RCC_APB1ENR_SPI2EN 3853,317289
#define  RCC_APB1ENR_SPI3EN 3854,317391
#define  RCC_APB1ENR_USART2EN 3855,317493
#define  RCC_APB1ENR_USART3EN 3856,317598
#define  RCC_APB1ENR_I2C1EN 3857,317703
#define  RCC_APB1ENR_I2C2EN 3858,317806
#define  RCC_APB1ENR_USBEN 3859,317909
#define  RCC_APB1ENR_CANEN 3860,318010
#define  RCC_APB1ENR_DAC2EN 3861,318111
#define  RCC_APB1ENR_PWREN 3862,318214
#define  RCC_APB1ENR_DAC1EN 3863,318315
#define  RCC_APB1ENR_CECEN 3864,318418
#define  RCC_BDCR_LSE 3867,318603
#define  RCC_BDCR_LSEON 3868,318728
#define  RCC_BDCR_LSERDY 3869,318849
#define  RCC_BDCR_LSEBYP 3870,318969
#define  RCC_BDCR_LSEDRV 3872,319092
#define  RCC_BDCR_LSEDRV_0 3873,319221
#define  RCC_BDCR_LSEDRV_1 3874,319311
#define  RCC_BDCR_RTCSEL 3876,319403
#define  RCC_BDCR_RTCSEL_0 3877,319533
#define  RCC_BDCR_RTCSEL_1 3878,319623
#define  RCC_BDCR_RTCSEL_NOCLOCK 3881,319742
#define  RCC_BDCR_RTCSEL_LSE 3882,319835
#define  RCC_BDCR_RTCSEL_LSI 3883,319958
#define  RCC_BDCR_RTCSEL_HSE 3884,320081
#define  RCC_BDCR_RTCEN 3886,320220
#define  RCC_BDCR_BDRST 3887,320321
#define  RCC_CSR_LSION 3890,320519
#define  RCC_CSR_LSIRDY 3891,320640
#define  RCC_CSR_RMVF 3892,320760
#define  RCC_CSR_OBLRSTF 3893,320862
#define  RCC_CSR_PINRSTF 3894,320961
#define  RCC_CSR_PORRSTF 3895,321060
#define  RCC_CSR_SFTRSTF 3896,321163
#define  RCC_CSR_IWDGRSTF 3897,321267
#define  RCC_CSR_WWDGRSTF 3898,321383
#define  RCC_CSR_LPWRRSTF 3899,321494
#define  RCC_AHBRSTR_GPIOARST 3902,321683
#define  RCC_AHBRSTR_GPIOBRST 3903,321780
#define  RCC_AHBRSTR_GPIOCRST 3904,321877
#define  RCC_AHBRSTR_GPIODRST 3905,321974
#define  RCC_AHBRSTR_GPIOERST 3906,322071
#define  RCC_AHBRSTR_GPIOFRST 3907,322168
#define  RCC_AHBRSTR_TSCRST 3908,322265
#define  RCC_CFGR2_PREDIV 3912,322474
#define  RCC_CFGR2_PREDIV_0 3913,322575
#define  RCC_CFGR2_PREDIV_1 3914,322665
#define  RCC_CFGR2_PREDIV_2 3915,322755
#define  RCC_CFGR2_PREDIV_3 3916,322845
#define  RCC_CFGR2_PREDIV_DIV1 3918,322937
#define  RCC_CFGR2_PREDIV_DIV2 3919,323052
#define  RCC_CFGR2_PREDIV_DIV3 3920,323168
#define  RCC_CFGR2_PREDIV_DIV4 3921,323284
#define  RCC_CFGR2_PREDIV_DIV5 3922,323400
#define  RCC_CFGR2_PREDIV_DIV6 3923,323516
#define  RCC_CFGR2_PREDIV_DIV7 3924,323632
#define  RCC_CFGR2_PREDIV_DIV8 3925,323748
#define  RCC_CFGR2_PREDIV_DIV9 3926,323864
#define  RCC_CFGR2_PREDIV_DIV10 3927,323980
#define  RCC_CFGR2_PREDIV_DIV11 3928,324097
#define  RCC_CFGR2_PREDIV_DIV12 3929,324214
#define  RCC_CFGR2_PREDIV_DIV13 3930,324331
#define  RCC_CFGR2_PREDIV_DIV14 3931,324448
#define  RCC_CFGR2_PREDIV_DIV15 3932,324565
#define  RCC_CFGR2_PREDIV_DIV16 3933,324682
#define  RCC_CFGR3_USART1SW 3936,324883
#define  RCC_CFGR3_USART1SW_0 3937,324986
#define  RCC_CFGR3_USART1SW_1 3938,325076
#define  RCC_CFGR3_USART1SW_PCLK2 3940,325168
#define  RCC_CFGR3_USART1SW_SYSCLK 3941,325292
#define  RCC_CFGR3_USART1SW_LSE 3942,325421
#define  RCC_CFGR3_USART1SW_HSI 3943,325554
#define  RCC_CFGR3_USART1SW_PCLK 3945,325709
#define  RCC_CFGR3_I2CSW 3947,325782
#define  RCC_CFGR3_I2C1SW 3948,325877
#define  RCC_CFGR3_I2C2SW 3949,325973
#define  RCC_CFGR3_I2C1SW_HSI 3951,326071
#define  RCC_CFGR3_I2C1SW_SYSCLK 3952,326202
#define  RCC_CFGR3_I2C2SW_HSI 3953,326329
#define  RCC_CFGR3_I2C2SW_SYSCLK 3954,326460
#define  RCC_CFGR3_CECSW 3956,326589
#define  RCC_CFGR3_CECSW_HSI_DIV244 3958,326686
#define  RCC_CFGR3_CECSW_LSE 3959,326835
#define  RCC_CFGR3_USART2SW 3961,326971
#define  RCC_CFGR3_USART2SW_0 3962,327074
#define  RCC_CFGR3_USART2SW_1 3963,327164
#define  RCC_CFGR3_USART2SW_PCLK 3965,327256
#define  RCC_CFGR3_USART2SW_SYSCLK 3966,327380
#define  RCC_CFGR3_USART2SW_LSE 3967,327509
#define  RCC_CFGR3_USART2SW_HSI 3968,327642
#define  RCC_CFGR3_USART3SW 3970,327777
#define  RCC_CFGR3_USART3SW_0 3971,327880
#define  RCC_CFGR3_USART3SW_1 3972,327970
#define  RCC_CFGR3_USART3SW_PCLK 3974,328062
#define  RCC_CFGR3_USART3SW_SYSCLK 3975,328186
#define  RCC_CFGR3_USART3SW_LSE 3976,328315
#define  RCC_CFGR3_USART3SW_HSI 3977,328448
#define RTC_TR_PM 3985,329075
#define RTC_TR_HT 3986,329144
#define RTC_TR_HT_0 3987,329213
#define RTC_TR_HT_1 3988,329282
#define RTC_TR_HU 3989,329351
#define RTC_TR_HU_0 3990,329420
#define RTC_TR_HU_1 3991,329489
#define RTC_TR_HU_2 3992,329558
#define RTC_TR_HU_3 3993,329627
#define RTC_TR_MNT 3994,329696
#define RTC_TR_MNT_0 3995,329765
#define RTC_TR_MNT_1 3996,329834
#define RTC_TR_MNT_2 3997,329903
#define RTC_TR_MNU 3998,329972
#define RTC_TR_MNU_0 3999,330041
#define RTC_TR_MNU_1 4000,330110
#define RTC_TR_MNU_2 4001,330179
#define RTC_TR_MNU_3 4002,330248
#define RTC_TR_ST 4003,330317
#define RTC_TR_ST_0 4004,330386
#define RTC_TR_ST_1 4005,330455
#define RTC_TR_ST_2 4006,330524
#define RTC_TR_SU 4007,330593
#define RTC_TR_SU_0 4008,330662
#define RTC_TR_SU_1 4009,330731
#define RTC_TR_SU_2 4010,330800
#define RTC_TR_SU_3 4011,330869
#define RTC_DR_YT 4014,331022
#define RTC_DR_YT_0 4015,331091
#define RTC_DR_YT_1 4016,331160
#define RTC_DR_YT_2 4017,331229
#define RTC_DR_YT_3 4018,331298
#define RTC_DR_YU 4019,331367
#define RTC_DR_YU_0 4020,331436
#define RTC_DR_YU_1 4021,331505
#define RTC_DR_YU_2 4022,331574
#define RTC_DR_YU_3 4023,331643
#define RTC_DR_WDU 4024,331712
#define RTC_DR_WDU_0 4025,331781
#define RTC_DR_WDU_1 4026,331850
#define RTC_DR_WDU_2 4027,331919
#define RTC_DR_MT 4028,331988
#define RTC_DR_MU 4029,332057
#define RTC_DR_MU_0 4030,332126
#define RTC_DR_MU_1 4031,332195
#define RTC_DR_MU_2 4032,332264
#define RTC_DR_MU_3 4033,332333
#define RTC_DR_DT 4034,332402
#define RTC_DR_DT_0 4035,332471
#define RTC_DR_DT_1 4036,332540
#define RTC_DR_DU 4037,332609
#define RTC_DR_DU_0 4038,332678
#define RTC_DR_DU_1 4039,332747
#define RTC_DR_DU_2 4040,332816
#define RTC_DR_DU_3 4041,332885
#define RTC_CR_COE 4044,333038
#define RTC_CR_OSEL 4045,333107
#define RTC_CR_OSEL_0 4046,333176
#define RTC_CR_OSEL_1 4047,333245
#define RTC_CR_POL 4048,333314
#define RTC_CR_COSEL 4049,333383
#define RTC_CR_BCK 4050,333452
#define RTC_CR_SUB1H 4051,333521
#define RTC_CR_ADD1H 4052,333590
#define RTC_CR_TSIE 4053,333659
#define RTC_CR_WUTIE 4054,333728
#define RTC_CR_ALRBIE 4055,333797
#define RTC_CR_ALRAIE 4056,333866
#define RTC_CR_TSE 4057,333935
#define RTC_CR_WUTE 4058,334004
#define RTC_CR_ALRBE 4059,334073
#define RTC_CR_ALRAE 4060,334142
#define RTC_CR_FMT 4061,334211
#define RTC_CR_BYPSHAD 4062,334280
#define RTC_CR_REFCKON 4063,334349
#define RTC_CR_TSEDGE 4064,334418
#define RTC_CR_WUCKSEL 4065,334487
#define RTC_CR_WUCKSEL_0 4066,334556
#define RTC_CR_WUCKSEL_1 4067,334625
#define RTC_CR_WUCKSEL_2 4068,334694
#define RTC_ISR_RECALPF 4071,334847
#define RTC_ISR_TAMP3F 4072,334916
#define RTC_ISR_TAMP2F 4073,334985
#define RTC_ISR_TAMP1F 4074,335054
#define RTC_ISR_TSOVF 4075,335123
#define RTC_ISR_TSF 4076,335192
#define RTC_ISR_WUTF 4077,335261
#define RTC_ISR_ALRBF 4078,335330
#define RTC_ISR_ALRAF 4079,335399
#define RTC_ISR_INIT 4080,335468
#define RTC_ISR_INITF 4081,335537
#define RTC_ISR_RSF 4082,335606
#define RTC_ISR_INITS 4083,335675
#define RTC_ISR_SHPF 4084,335744
#define RTC_ISR_WUTWF 4085,335813
#define RTC_ISR_ALRBWF 4086,335882
#define RTC_ISR_ALRAWF 4087,335951
#define RTC_PRER_PREDIV_A 4090,336104
#define RTC_PRER_PREDIV_S 4091,336173
#define RTC_WUTR_WUT 4094,336326
#define RTC_ALRMAR_MSK4 4097,336479
#define RTC_ALRMAR_WDSEL 4098,336548
#define RTC_ALRMAR_DT 4099,336617
#define RTC_ALRMAR_DT_0 4100,336686
#define RTC_ALRMAR_DT_1 4101,336755
#define RTC_ALRMAR_DU 4102,336824
#define RTC_ALRMAR_DU_0 4103,336893
#define RTC_ALRMAR_DU_1 4104,336962
#define RTC_ALRMAR_DU_2 4105,337031
#define RTC_ALRMAR_DU_3 4106,337100
#define RTC_ALRMAR_MSK3 4107,337169
#define RTC_ALRMAR_PM 4108,337238
#define RTC_ALRMAR_HT 4109,337307
#define RTC_ALRMAR_HT_0 4110,337376
#define RTC_ALRMAR_HT_1 4111,337445
#define RTC_ALRMAR_HU 4112,337514
#define RTC_ALRMAR_HU_0 4113,337583
#define RTC_ALRMAR_HU_1 4114,337652
#define RTC_ALRMAR_HU_2 4115,337721
#define RTC_ALRMAR_HU_3 4116,337790
#define RTC_ALRMAR_MSK2 4117,337859
#define RTC_ALRMAR_MNT 4118,337928
#define RTC_ALRMAR_MNT_0 4119,337997
#define RTC_ALRMAR_MNT_1 4120,338066
#define RTC_ALRMAR_MNT_2 4121,338135
#define RTC_ALRMAR_MNU 4122,338204
#define RTC_ALRMAR_MNU_0 4123,338273
#define RTC_ALRMAR_MNU_1 4124,338342
#define RTC_ALRMAR_MNU_2 4125,338411
#define RTC_ALRMAR_MNU_3 4126,338480
#define RTC_ALRMAR_MSK1 4127,338549
#define RTC_ALRMAR_ST 4128,338618
#define RTC_ALRMAR_ST_0 4129,338687
#define RTC_ALRMAR_ST_1 4130,338756
#define RTC_ALRMAR_ST_2 4131,338825
#define RTC_ALRMAR_SU 4132,338894
#define RTC_ALRMAR_SU_0 4133,338963
#define RTC_ALRMAR_SU_1 4134,339032
#define RTC_ALRMAR_SU_2 4135,339101
#define RTC_ALRMAR_SU_3 4136,339170
#define RTC_ALRMBR_MSK4 4139,339323
#define RTC_ALRMBR_WDSEL 4140,339392
#define RTC_ALRMBR_DT 4141,339461
#define RTC_ALRMBR_DT_0 4142,339530
#define RTC_ALRMBR_DT_1 4143,339599
#define RTC_ALRMBR_DU 4144,339668
#define RTC_ALRMBR_DU_0 4145,339737
#define RTC_ALRMBR_DU_1 4146,339806
#define RTC_ALRMBR_DU_2 4147,339875
#define RTC_ALRMBR_DU_3 4148,339944
#define RTC_ALRMBR_MSK3 4149,340013
#define RTC_ALRMBR_PM 4150,340082
#define RTC_ALRMBR_HT 4151,340151
#define RTC_ALRMBR_HT_0 4152,340220
#define RTC_ALRMBR_HT_1 4153,340289
#define RTC_ALRMBR_HU 4154,340358
#define RTC_ALRMBR_HU_0 4155,340427
#define RTC_ALRMBR_HU_1 4156,340496
#define RTC_ALRMBR_HU_2 4157,340565
#define RTC_ALRMBR_HU_3 4158,340634
#define RTC_ALRMBR_MSK2 4159,340703
#define RTC_ALRMBR_MNT 4160,340772
#define RTC_ALRMBR_MNT_0 4161,340841
#define RTC_ALRMBR_MNT_1 4162,340910
#define RTC_ALRMBR_MNT_2 4163,340979
#define RTC_ALRMBR_MNU 4164,341048
#define RTC_ALRMBR_MNU_0 4165,341117
#define RTC_ALRMBR_MNU_1 4166,341186
#define RTC_ALRMBR_MNU_2 4167,341255
#define RTC_ALRMBR_MNU_3 4168,341324
#define RTC_ALRMBR_MSK1 4169,341393
#define RTC_ALRMBR_ST 4170,341462
#define RTC_ALRMBR_ST_0 4171,341531
#define RTC_ALRMBR_ST_1 4172,341600
#define RTC_ALRMBR_ST_2 4173,341669
#define RTC_ALRMBR_SU 4174,341738
#define RTC_ALRMBR_SU_0 4175,341807
#define RTC_ALRMBR_SU_1 4176,341876
#define RTC_ALRMBR_SU_2 4177,341945
#define RTC_ALRMBR_SU_3 4178,342014
#define RTC_WPR_KEY 4181,342167
#define RTC_SSR_SS 4184,342320
#define RTC_SHIFTR_SUBFS 4187,342473
#define RTC_SHIFTR_ADD1S 4188,342542
#define RTC_TSTR_PM 4191,342695
#define RTC_TSTR_HT 4192,342764
#define RTC_TSTR_HT_0 4193,342833
#define RTC_TSTR_HT_1 4194,342902
#define RTC_TSTR_HU 4195,342971
#define RTC_TSTR_HU_0 4196,343040
#define RTC_TSTR_HU_1 4197,343109
#define RTC_TSTR_HU_2 4198,343178
#define RTC_TSTR_HU_3 4199,343247
#define RTC_TSTR_MNT 4200,343316
#define RTC_TSTR_MNT_0 4201,343385
#define RTC_TSTR_MNT_1 4202,343454
#define RTC_TSTR_MNT_2 4203,343523
#define RTC_TSTR_MNU 4204,343592
#define RTC_TSTR_MNU_0 4205,343661
#define RTC_TSTR_MNU_1 4206,343730
#define RTC_TSTR_MNU_2 4207,343799
#define RTC_TSTR_MNU_3 4208,343868
#define RTC_TSTR_ST 4209,343937
#define RTC_TSTR_ST_0 4210,344006
#define RTC_TSTR_ST_1 4211,344075
#define RTC_TSTR_ST_2 4212,344144
#define RTC_TSTR_SU 4213,344213
#define RTC_TSTR_SU_0 4214,344282
#define RTC_TSTR_SU_1 4215,344351
#define RTC_TSTR_SU_2 4216,344420
#define RTC_TSTR_SU_3 4217,344489
#define RTC_TSDR_WDU 4220,344642
#define RTC_TSDR_WDU_0 4221,344711
#define RTC_TSDR_WDU_1 4222,344780
#define RTC_TSDR_WDU_2 4223,344849
#define RTC_TSDR_MT 4224,344918
#define RTC_TSDR_MU 4225,344987
#define RTC_TSDR_MU_0 4226,345056
#define RTC_TSDR_MU_1 4227,345125
#define RTC_TSDR_MU_2 4228,345194
#define RTC_TSDR_MU_3 4229,345263
#define RTC_TSDR_DT 4230,345332
#define RTC_TSDR_DT_0 4231,345401
#define RTC_TSDR_DT_1 4232,345470
#define RTC_TSDR_DU 4233,345539
#define RTC_TSDR_DU_0 4234,345608
#define RTC_TSDR_DU_1 4235,345677
#define RTC_TSDR_DU_2 4236,345746
#define RTC_TSDR_DU_3 4237,345815
#define RTC_TSSSR_SS 4240,345968
#define RTC_CALR_CALP 4243,346120
#define RTC_CALR_CALW8 4244,346189
#define RTC_CALR_CALW16 4245,346258
#define RTC_CALR_CALM 4246,346327
#define RTC_CALR_CALM_0 4247,346396
#define RTC_CALR_CALM_1 4248,346465
#define RTC_CALR_CALM_2 4249,346534
#define RTC_CALR_CALM_3 4250,346603
#define RTC_CALR_CALM_4 4251,346672
#define RTC_CALR_CALM_5 4252,346741
#define RTC_CALR_CALM_6 4253,346810
#define RTC_CALR_CALM_7 4254,346879
#define RTC_CALR_CALM_8 4255,346948
#define RTC_TAFCR_ALARMOUTTYPE 4258,347101
#define RTC_TAFCR_TAMPPUDIS 4259,347170
#define RTC_TAFCR_TAMPPRCH 4260,347239
#define RTC_TAFCR_TAMPPRCH_0 4261,347308
#define RTC_TAFCR_TAMPPRCH_1 4262,347377
#define RTC_TAFCR_TAMPFLT 4263,347446
#define RTC_TAFCR_TAMPFLT_0 4264,347515
#define RTC_TAFCR_TAMPFLT_1 4265,347584
#define RTC_TAFCR_TAMPFREQ 4266,347653
#define RTC_TAFCR_TAMPFREQ_0 4267,347722
#define RTC_TAFCR_TAMPFREQ_1 4268,347791
#define RTC_TAFCR_TAMPFREQ_2 4269,347860
#define RTC_TAFCR_TAMPTS 4270,347929
#define RTC_TAFCR_TAMP3TRG 4271,347998
#define RTC_TAFCR_TAMP3E 4272,348067
#define RTC_TAFCR_TAMP2TRG 4273,348136
#define RTC_TAFCR_TAMP2E 4274,348205
#define RTC_TAFCR_TAMPIE 4275,348274
#define RTC_TAFCR_TAMP1TRG 4276,348343
#define RTC_TAFCR_TAMP1E 4277,348412
#define RTC_ALRMASSR_MASKSS 4280,348565
#define RTC_ALRMASSR_MASKSS_0 4281,348634
#define RTC_ALRMASSR_MASKSS_1 4282,348703
#define RTC_ALRMASSR_MASKSS_2 4283,348772
#define RTC_ALRMASSR_MASKSS_3 4284,348841
#define RTC_ALRMASSR_SS 4285,348910
#define RTC_ALRMBSSR_MASKSS 4288,349063
#define RTC_ALRMBSSR_MASKSS_0 4289,349132
#define RTC_ALRMBSSR_MASKSS_1 4290,349201
#define RTC_ALRMBSSR_MASKSS_2 4291,349270
#define RTC_ALRMBSSR_MASKSS_3 4292,349339
#define RTC_ALRMBSSR_SS 4293,349408
#define RTC_BKP0R 4296,349561
#define RTC_BKP1R 4299,349714
#define RTC_BKP2R 4302,349867
#define RTC_BKP3R 4305,350020
#define RTC_BKP4R 4308,350173
#define RTC_BKP5R 4311,350326
#define RTC_BKP6R 4314,350479
#define RTC_BKP7R 4317,350632
#define RTC_BKP8R 4320,350785
#define RTC_BKP9R 4323,350938
#define RTC_BKP10R 4326,351091
#define RTC_BKP11R 4329,351244
#define RTC_BKP12R 4332,351397
#define RTC_BKP13R 4335,351550
#define RTC_BKP14R 4338,351703
#define RTC_BKP15R 4341,351856
#define RTC_BKP16R 4344,352009
#define RTC_BKP17R 4347,352162
#define RTC_BKP18R 4350,352315
#define RTC_BKP19R 4353,352468
#define RTC_BKP20R 4356,352621
#define RTC_BKP21R 4359,352774
#define RTC_BKP22R 4362,352927
#define RTC_BKP23R 4365,353080
#define RTC_BKP24R 4368,353233
#define RTC_BKP25R 4371,353386
#define RTC_BKP26R 4374,353539
#define RTC_BKP27R 4377,353692
#define RTC_BKP28R 4380,353845
#define RTC_BKP29R 4383,353998
#define RTC_BKP30R 4386,354151
#define RTC_BKP31R 4389,354304
#define RTC_BKP_NUMBER 4392,354457
#define  SDADC_CR1_EOCALIE 4401,355002
#define  SDADC_CR1_JEOCIE 4402,355126
#define  SDADC_CR1_JOVRIE 4403,355258
#define  SDADC_CR1_REOCIE 4404,355385
#define  SDADC_CR1_ROVRIE 4405,355516
#define  SDADC_CR1_REFV 4406,355642
#define  SDADC_CR1_REFV_0 4407,355758
#define  SDADC_CR1_REFV_1 4408,355880
#define  SDADC_CR1_SLOWCK 4409,356002
#define  SDADC_CR1_SBI 4410,356113
#define  SDADC_CR1_PDI 4411,356230
#define  SDADC_CR1_JSYNC 4412,356350
#define  SDADC_CR1_RSYNC 4413,356493
#define  SDADC_CR1_JDMAEN 4414,356633
#define  SDADC_CR1_RDMAEN 4415,356785
#define  SDADC_CR1_INIT 4416,356930
#define  SDADC_CR2_ADON 4419,357130
#define  SDADC_CR2_CALIBCNT 4420,357231
#define  SDADC_CR2_CALIBCNT_0 4421,357367
#define  SDADC_CR2_CALIBCNT_1 4422,357509
#define  SDADC_CR2_STARTCALIB 4423,357651
#define  SDADC_CR2_JCONT 4424,357757
#define  SDADC_CR2_JDS 4425,357896
#define  SDADC_CR2_JEXTSEL 4426,358020
#define  SDADC_CR2_JEXTSEL_0 4427,358168
#define  SDADC_CR2_JEXTSEL_1 4428,358322
#define  SDADC_CR2_JEXTSEL_2 4429,358476
#define  SDADC_CR2_JEXTSEL_3 4430,358630
#define  SDADC_CR2_JEXTEN 4431,358784
#define  SDADC_CR2_JEXTEN_0 4432,358939
#define  SDADC_CR2_JEXTEN_1 4433,359100
#define  SDADC_CR2_JSWSTART 4434,359261
#define  SDADC_CR2_RCH 4435,359402
#define  SDADC_CR2_RCH_0 4436,359516
#define  SDADC_CR2_RCH_1 4437,359636
#define  SDADC_CR2_RCH_2 4438,359756
#define  SDADC_CR2_RCH_3 4439,359876
#define  SDADC_CR2_RCONT 4440,359996
#define  SDADC_CR2_RSWSTART 4441,360134
#define  SDADC_CR2_FAST 4442,360276
#define  SDADC_ISR_EOCALF 4445,360479
#define  SDADC_ISR_JEOCF 4446,360591
#define  SDADC_ISR_JOVRF 4447,360711
#define  SDADC_ISR_REOCF 4448,360832
#define  SDADC_ISR_ROVRF 4449,360951
#define  SDADC_ISR_CALIBIP 4450,361071
#define  SDADC_ISR_JCIP 4451,361190
#define  SDADC_ISR_RCIP 4452,361317
#define  SDADC_ISR_STABIP 4453,361443
#define  SDADC_ISR_INITRDY 4454,361564
#define  SDADC_ISR_CLREOCALF 4457,361765
#define  SDADC_ISR_CLRJOVRF 4458,361886
#define  SDADC_ISR_CLRROVRF 4459,362016
#define  SDADC_JCHGR_JCHG 4462,362229
#define  SDADC_JCHGR_JCHG_0 4463,362349
#define  SDADC_JCHGR_JCHG_1 4464,362465
#define  SDADC_JCHGR_JCHG_2 4465,362581
#define  SDADC_JCHGR_JCHG_3 4466,362697
#define  SDADC_JCHGR_JCHG_4 4467,362813
#define  SDADC_JCHGR_JCHG_5 4468,362929
#define  SDADC_JCHGR_JCHG_6 4469,363045
#define  SDADC_JCHGR_JCHG_7 4470,363161
#define  SDADC_JCHGR_JCHG_8 4471,363277
#define  SDADC_CONF0R_OFFSET0 4474,363477
#define  SDADC_CONF0R_GAIN0 4475,363610
#define  SDADC_CONF0R_GAIN0_0 4476,363730
#define  SDADC_CONF0R_GAIN0_1 4477,363855
#define  SDADC_CONF0R_GAIN0_2 4478,363981
#define  SDADC_CONF0R_SE0 4479,364107
#define  SDADC_CONF0R_SE0_0 4480,364232
#define  SDADC_CONF0R_SE0_1 4481,364363
#define  SDADC_CONF0R_COMMON0 4482,364494
#define  SDADC_CONF0R_COMMON0_0 4483,364613
#define  SDADC_CONF0R_COMMON0_1 4484,364738
#define  SDADC_CONF1R_OFFSET1 4487,364947
#define  SDADC_CONF1R_GAIN1 4488,365080
#define  SDADC_CONF1R_GAIN1_0 4489,365200
#define  SDADC_CONF1R_GAIN1_1 4490,365326
#define  SDADC_CONF1R_GAIN1_2 4491,365452
#define  SDADC_CONF1R_SE1 4492,365578
#define  SDADC_CONF1R_SE1_0 4493,365703
#define  SDADC_CONF1R_SE1_1 4494,365834
#define  SDADC_CONF1R_COMMON1 4495,365965
#define  SDADC_CONF1R_COMMON1_0 4496,366084
#define  SDADC_CONF1R_COMMON1_1 4497,366209
#define  SDADC_CONF2R_OFFSET2 4500,366418
#define  SDADC_CONF2R_GAIN2 4501,366551
#define  SDADC_CONF2R_GAIN2_0 4502,366671
#define  SDADC_CONF2R_GAIN2_1 4503,366797
#define  SDADC_CONF2R_GAIN2_2 4504,366923
#define  SDADC_CONF2R_SE2 4505,367049
#define  SDADC_CONF2R_SE2_0 4506,367174
#define  SDADC_CONF2R_SE2_1 4507,367305
#define  SDADC_CONF2R_COMMON2 4508,367436
#define  SDADC_CONF2R_COMMON2_0 4509,367555
#define  SDADC_CONF2R_COMMON2_1 4510,367680
#define  SDADC_CONFCHR1_CONFCH0 4513,367889
#define  SDADC_CONFCHR1_CONFCH1 4514,367999
#define  SDADC_CONFCHR1_CONFCH2 4515,368109
#define  SDADC_CONFCHR1_CONFCH3 4516,368219
#define  SDADC_CONFCHR1_CONFCH4 4517,368329
#define  SDADC_CONFCHR1_CONFCH5 4518,368439
#define  SDADC_CONFCHR1_CONFCH6 4519,368549
#define  SDADC_CONFCHR1_CONFCH7 4520,368659
#define  SDADC_CONFCHR2_CONFCH8 4523,368853
#define  SDADC_JDATAR_JDATA 4526,369045
#define  SDADC_JDATAR_JDATACH 4527,369162
#define  SDADC_JDATAR_JDATACH_0 4528,369289
#define  SDADC_JDATAR_JDATACH_1 4529,369422
#define  SDADC_JDATAR_JDATACH_2 4530,369555
#define  SDADC_JDATAR_JDATACH_3 4531,369688
#define  SDADC_RDATAR_RDATA 4534,369903
#define  SDADC_JDATA12R_JDATA2 4537,370104
#define  SDADC_JDATA12R_JDATA1 4538,370235
#define  SDADC_RDATA12R_RDATA2 4541,370450
#define  SDADC_RDATA12R_RDATA1 4542,370574
#define  SDADC_JDATA13R_JDATA3 4545,370782
#define  SDADC_JDATA13R_JDATA1 4546,370913
#define  SDADC_RDATA13R_RDATA3 4549,371128
#define  SDADC_RDATA13R_RDATA1 4550,371252
#define  SPI_CR1_CPHA 4558,371870
#define  SPI_CR1_CPOL 4559,371966
#define  SPI_CR1_MSTR 4560,372065
#define  SPI_CR1_BR 4561,372166
#define  SPI_CR1_BR_0 4562,372283
#define  SPI_CR1_BR_1 4563,372373
#define  SPI_CR1_BR_2 4564,372463
#define  SPI_CR1_SPE 4565,372553
#define  SPI_CR1_LSBFIRST 4566,372648
#define  SPI_CR1_SSI 4567,372745
#define  SPI_CR1_SSM 4568,372851
#define  SPI_CR1_RXONLY 4569,372961
#define  SPI_CR1_CRCL 4570,373058
#define  SPI_CR1_CRCNEXT 4571,373153
#define  SPI_CR1_CRCEN 4572,373255
#define  SPI_CR1_BIDIOE 4573,373371
#define  SPI_CR1_BIDIMODE 4574,373491
#define  SPI_CR2_RXDMAEN 4577,373690
#define  SPI_CR2_TXDMAEN 4578,373795
#define  SPI_CR2_SSOE 4579,373900
#define  SPI_CR2_NSSP 4580,374001
#define  SPI_CR2_FRF 4581,374113
#define  SPI_CR2_ERRIE 4582,374217
#define  SPI_CR2_RXNEIE 4583,374324
#define  SPI_CR2_TXEIE 4584,374445
#define  SPI_CR2_DS 4585,374562
#define  SPI_CR2_DS_0 4586,374664
#define  SPI_CR2_DS_1 4587,374754
#define  SPI_CR2_DS_2 4588,374844
#define  SPI_CR2_DS_3 4589,374934
#define  SPI_CR2_FRXTH 4590,375024
#define  SPI_CR2_LDMARX 4591,375133
#define  SPI_CR2_LDMATX 4592,375249
#define  SPI_SR_RXNE 4595,375452
#define  SPI_SR_TXE 4596,375561
#define  SPI_SR_CHSIDE 4597,375667
#define  SPI_SR_UDR 4598,375764
#define  SPI_SR_CRCERR 4599,375862
#define  SPI_SR_MODF 4600,375961
#define  SPI_SR_OVR 4601,376056
#define  SPI_SR_BSY 4602,376153
#define  SPI_SR_FRE 4603,376247
#define  SPI_SR_FRLVL 4604,376353
#define  SPI_SR_FRLVL_0 4605,376458
#define  SPI_SR_FRLVL_1 4606,376548
#define  SPI_SR_FTLVL 4607,376638
#define  SPI_SR_FTLVL_0 4608,376746
#define  SPI_SR_FTLVL_1 4609,376836
#define  SPI_DR_DR 4612,377010
#define  SPI_CRCPR_CRCPOLY 4615,377192
#define  SPI_RXCRCR_RXCRC 4618,377384
#define  SPI_TXCRCR_TXCRC 4621,377568
#define  SPI_I2SCFGR_CHLEN 4624,377752
#define  SPI_I2SCFGR_DATLEN 4625,377885
#define  SPI_I2SCFGR_DATLEN_0 4626,378017
#define  SPI_I2SCFGR_DATLEN_1 4627,378106
#define  SPI_I2SCFGR_CKPOL 4628,378195
#define  SPI_I2SCFGR_I2SSTD 4629,378306
#define  SPI_I2SCFGR_I2SSTD_0 4630,378431
#define  SPI_I2SCFGR_I2SSTD_1 4631,378520
#define  SPI_I2SCFGR_PCMSYNC 4632,378609
#define  SPI_I2SCFGR_I2SCFG 4633,378718
#define  SPI_I2SCFGR_I2SCFG_0 4634,378843
#define  SPI_I2SCFGR_I2SCFG_1 4635,378932
#define  SPI_I2SCFGR_I2SE 4636,379021
#define  SPI_I2SCFGR_I2SMOD 4637,379115
#define  SPI_I2SPR_I2SDIV 4640,379301
#define  SPI_I2SPR_ODD 4641,379405
#define  SPI_I2SPR_MCKOE 4642,379517
#define SYSCFG_CFGR1_MEM_MODE 4650,380120
#define SYSCFG_CFGR1_MEM_MODE_0 4651,380223
#define SYSCFG_CFGR1_MEM_MODE_1 4652,380305
#define SYSCFG_CFGR1_DMA_RMP 4653,380387
#define SYSCFG_CFGR1_TIM16_DMA_RMP 4654,380478
#define SYSCFG_CFGR1_TIM17_DMA_RMP 4655,380573
#define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP 4656,380668
#define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP 4657,380773
#define SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP 4658,380878
#define SYSCFG_CFGR1_I2C_PB6_FMP 4659,380984
#define SYSCFG_CFGR1_I2C_PB7_FMP 4660,381083
#define SYSCFG_CFGR1_I2C_PB8_FMP 4661,381182
#define SYSCFG_CFGR1_I2C_PB9_FMP 4662,381281
#define SYSCFG_CFGR1_I2C1_FMP 4663,381380
#define SYSCFG_CFGR1_I2C2_FMP 4664,381476
#define SYSCFG_CFGR1_VBAT 4665,381572
#define SYSCFG_CFGR1_FPU_IE 4666,381664
#define SYSCFG_CFGR1_FPU_IE_0 4667,381777
#define SYSCFG_CFGR1_FPU_IE_1 4668,381892
#define SYSCFG_CFGR1_FPU_IE_2 4669,382007
#define SYSCFG_CFGR1_FPU_IE_3 4670,382122
#define SYSCFG_CFGR1_FPU_IE_4 4671,382237
#define SYSCFG_CFGR1_FPU_IE_5 4672,382352
#define SYSCFG_EXTICR1_EXTI0 4675,382551
#define SYSCFG_EXTICR1_EXTI1 4676,382644
#define SYSCFG_EXTICR1_EXTI2 4677,382737
#define SYSCFG_EXTICR1_EXTI3 4678,382830
#define SYSCFG_EXTICR1_EXTI0_PA 4683,382971
#define SYSCFG_EXTICR1_EXTI0_PB 4684,383053
#define SYSCFG_EXTICR1_EXTI0_PC 4685,383135
#define SYSCFG_EXTICR1_EXTI0_PD 4686,383217
#define SYSCFG_EXTICR1_EXTI0_PE 4687,383299
#define SYSCFG_EXTICR1_EXTI0_PF 4688,383381
#define SYSCFG_EXTICR1_EXTI1_PA 4693,383511
#define SYSCFG_EXTICR1_EXTI1_PB 4694,383593
#define SYSCFG_EXTICR1_EXTI1_PC 4695,383675
#define SYSCFG_EXTICR1_EXTI1_PD 4696,383757
#define SYSCFG_EXTICR1_EXTI1_PE 4697,383839
#define SYSCFG_EXTICR1_EXTI1_PF 4698,383921
#define SYSCFG_EXTICR1_EXTI2_PA 4703,384051
#define SYSCFG_EXTICR1_EXTI2_PB 4704,384133
#define SYSCFG_EXTICR1_EXTI2_PC 4705,384215
#define SYSCFG_EXTICR1_EXTI2_PD 4706,384297
#define SYSCFG_EXTICR1_EXTI2_PE 4707,384379
#define SYSCFG_EXTICR1_EXTI2_PF 4708,384461
#define SYSCFG_EXTICR1_EXTI3_PA 4713,384591
#define SYSCFG_EXTICR1_EXTI3_PB 4714,384673
#define SYSCFG_EXTICR1_EXTI3_PC 4715,384755
#define SYSCFG_EXTICR1_EXTI3_PD 4716,384837
#define SYSCFG_EXTICR1_EXTI3_PE 4717,384919
#define SYSCFG_EXTICR2_EXTI4 4720,385085
#define SYSCFG_EXTICR2_EXTI5 4721,385178
#define SYSCFG_EXTICR2_EXTI6 4722,385271
#define SYSCFG_EXTICR2_EXTI7 4723,385364
#define SYSCFG_EXTICR2_EXTI4_PA 4728,385505
#define SYSCFG_EXTICR2_EXTI4_PB 4729,385587
#define SYSCFG_EXTICR2_EXTI4_PC 4730,385669
#define SYSCFG_EXTICR2_EXTI4_PD 4731,385751
#define SYSCFG_EXTICR2_EXTI4_PE 4732,385833
#define SYSCFG_EXTICR2_EXTI4_PF 4733,385915
#define SYSCFG_EXTICR2_EXTI5_PA 4738,386045
#define SYSCFG_EXTICR2_EXTI5_PB 4739,386127
#define SYSCFG_EXTICR2_EXTI5_PC 4740,386209
#define SYSCFG_EXTICR2_EXTI5_PD 4741,386291
#define SYSCFG_EXTICR2_EXTI5_PE 4742,386373
#define SYSCFG_EXTICR2_EXTI6_PA 4747,386503
#define SYSCFG_EXTICR2_EXTI6_PB 4748,386585
#define SYSCFG_EXTICR2_EXTI6_PC 4749,386667
#define SYSCFG_EXTICR2_EXTI6_PD 4750,386749
#define SYSCFG_EXTICR2_EXTI6_PE 4751,386831
#define SYSCFG_EXTICR2_EXTI6_PF 4752,386913
#define SYSCFG_EXTICR2_EXTI7_PA 4757,387043
#define SYSCFG_EXTICR2_EXTI7_PB 4758,387125
#define SYSCFG_EXTICR2_EXTI7_PC 4759,387207
#define SYSCFG_EXTICR2_EXTI7_PD 4760,387289
#define SYSCFG_EXTICR2_EXTI7_PE 4761,387371
#define SYSCFG_EXTICR2_EXTI7_PF 4762,387453
#define SYSCFG_EXTICR3_EXTI8 4765,387619
#define SYSCFG_EXTICR3_EXTI9 4766,387712
#define SYSCFG_EXTICR3_EXTI10 4767,387805
#define SYSCFG_EXTICR3_EXTI11 4768,387899
#define SYSCFG_EXTICR3_EXTI8_PA 4773,388041
#define SYSCFG_EXTICR3_EXTI8_PB 4774,388123
#define SYSCFG_EXTICR3_EXTI8_PC 4775,388205
#define SYSCFG_EXTICR3_EXTI8_PD 4776,388287
#define SYSCFG_EXTICR3_EXTI8_PE 4777,388369
#define SYSCFG_EXTICR3_EXTI9_PA 4782,388499
#define SYSCFG_EXTICR3_EXTI9_PB 4783,388581
#define SYSCFG_EXTICR3_EXTI9_PC 4784,388663
#define SYSCFG_EXTICR3_EXTI9_PD 4785,388745
#define SYSCFG_EXTICR3_EXTI9_PE 4786,388827
#define SYSCFG_EXTICR3_EXTI9_PF 4787,388909
#define SYSCFG_EXTICR3_EXTI10_PA 4792,389040
#define SYSCFG_EXTICR3_EXTI10_PB 4793,389123
#define SYSCFG_EXTICR3_EXTI10_PC 4794,389206
#define SYSCFG_EXTICR3_EXTI10_PD 4795,389289
#define SYSCFG_EXTICR3_EXTI10_PE 4796,389372
#define SYSCFG_EXTICR3_EXTI10_PF 4797,389455
#define SYSCFG_EXTICR3_EXTI11_PA 4802,389587
#define SYSCFG_EXTICR3_EXTI11_PB 4803,389670
#define SYSCFG_EXTICR3_EXTI11_PC 4804,389753
#define SYSCFG_EXTICR3_EXTI11_PD 4805,389836
#define SYSCFG_EXTICR3_EXTI11_PE 4806,389919
#define SYSCFG_EXTICR4_EXTI12 4809,390088
#define SYSCFG_EXTICR4_EXTI13 4810,390182
#define SYSCFG_EXTICR4_EXTI14 4811,390276
#define SYSCFG_EXTICR4_EXTI15 4812,390370
#define SYSCFG_EXTICR4_EXTI12_PA 4817,390513
#define SYSCFG_EXTICR4_EXTI12_PC 4818,390596
#define SYSCFG_EXTICR4_EXTI12_PD 4819,390679
#define SYSCFG_EXTICR4_EXTI12_PE 4820,390762
#define SYSCFG_EXTICR4_EXTI13_PA 4825,390894
#define SYSCFG_EXTICR4_EXTI13_PC 4826,390977
#define SYSCFG_EXTICR4_EXTI13_PD 4827,391060
#define SYSCFG_EXTICR4_EXTI13_PE 4828,391143
#define SYSCFG_EXTICR4_EXTI14_PA 4833,391275
#define SYSCFG_EXTICR4_EXTI14_PB 4834,391358
#define SYSCFG_EXTICR4_EXTI14_PC 4835,391441
#define SYSCFG_EXTICR4_EXTI14_PD 4836,391524
#define SYSCFG_EXTICR4_EXTI14_PE 4837,391607
#define SYSCFG_EXTICR4_EXTI15_PA 4842,391739
#define SYSCFG_EXTICR4_EXTI15_PB 4843,391822
#define SYSCFG_EXTICR4_EXTI15_PC 4844,391905
#define SYSCFG_EXTICR4_EXTI15_PD 4845,391988
#define SYSCFG_EXTICR4_EXTI15_PE 4846,392071
#define SYSCFG_CFGR2_LOCKUP_LOCK 4849,392237
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK 4850,392401
#define SYSCFG_CFGR2_PVD_LOCK 4851,392552
#define SYSCFG_CFGR2_SRAM_PE 4852,392747
#define  TIM_CR1_CEN 4860,393343
#define  TIM_CR1_UDIS 4861,393445
#define  TIM_CR1_URS 4862,393547
#define  TIM_CR1_OPM 4863,393656
#define  TIM_CR1_DIR 4864,393758
#define  TIM_CR1_CMS 4866,393857
#define  TIM_CR1_CMS_0 4867,393990
#define  TIM_CR1_CMS_1 4868,394083
#define  TIM_CR1_ARPE 4870,394178
#define  TIM_CR1_CKD 4872,394294
#define  TIM_CR1_CKD_0 4873,394412
#define  TIM_CR1_CKD_1 4874,394505
#define  TIM_CR2_CCPC 4877,394682
#define  TIM_CR2_CCUS 4878,394803
#define  TIM_CR2_CCDS 4879,394931
#define  TIM_CR2_MMS 4881,395050
#define  TIM_CR2_MMS_0 4882,395175
#define  TIM_CR2_MMS_1 4883,395268
#define  TIM_CR2_MMS_2 4884,395361
#define  TIM_CR2_TI1S 4886,395456
#define  TIM_CR2_OIS1 4887,395557
#define  TIM_CR2_OIS1N 4888,395677
#define  TIM_CR2_OIS2 4889,395798
#define  TIM_CR2_OIS2N 4890,395918
#define  TIM_CR2_OIS3 4891,396039
#define  TIM_CR2_OIS3N 4892,396159
#define  TIM_CR2_OIS4 4893,396280
#define  TIM_SMCR_SMS 4896,396484
#define  TIM_SMCR_SMS_0 4897,396608
#define  TIM_SMCR_SMS_1 4898,396701
#define  TIM_SMCR_SMS_2 4899,396794
#define  TIM_SMCR_OCCS 4901,396889
#define  TIM_SMCR_TS 4903,397001
#define  TIM_SMCR_TS_0 4904,397121
#define  TIM_SMCR_TS_1 4905,397214
#define  TIM_SMCR_TS_2 4906,397307
#define  TIM_SMCR_MSM 4908,397402
#define  TIM_SMCR_ETF 4910,397509
#define  TIM_SMCR_ETF_0 4911,397636
#define  TIM_SMCR_ETF_1 4912,397729
#define  TIM_SMCR_ETF_2 4913,397822
#define  TIM_SMCR_ETF_3 4914,397915
#define  TIM_SMCR_ETPS 4916,398010
#define  TIM_SMCR_ETPS_0 4917,398141
#define  TIM_SMCR_ETPS_1 4918,398234
#define  TIM_SMCR_ECE 4920,398329
#define  TIM_SMCR_ETP 4921,398438
#define  TIM_DIER_UIE 4924,398635
#define  TIM_DIER_CC1IE 4925,398746
#define  TIM_DIER_CC2IE 4926,398868
#define  TIM_DIER_CC3IE 4927,398990
#define  TIM_DIER_CC4IE 4928,399112
#define  TIM_DIER_COMIE 4929,399234
#define  TIM_DIER_TIE 4930,399342
#define  TIM_DIER_BIE 4931,399454
#define  TIM_DIER_UDE 4932,399564
#define  TIM_DIER_CC1DE 4933,399677
#define  TIM_DIER_CC2DE 4934,399801
#define  TIM_DIER_CC3DE 4935,399925
#define  TIM_DIER_CC4DE 4936,400049
#define  TIM_DIER_COMDE 4937,400173
#define  TIM_DIER_TDE 4938,400283
#define  TIM_SR_UIF 4941,400481
#define  TIM_SR_CC1IF 4942,400590
#define  TIM_SR_CC2IF 4943,400710
#define  TIM_SR_CC3IF 4944,400830
#define  TIM_SR_CC4IF 4945,400950
#define  TIM_SR_COMIF 4946,401070
#define  TIM_SR_TIF 4947,401176
#define  TIM_SR_BIF 4948,401286
#define  TIM_SR_CC1OF 4949,401394
#define  TIM_SR_CC2OF 4950,401516
#define  TIM_SR_CC3OF 4951,401638
#define  TIM_SR_CC4OF 4952,401760
#define  TIM_EGR_UG 4955,401966
#define  TIM_EGR_CC1G 4956,402074
#define  TIM_EGR_CC2G 4957,402193
#define  TIM_EGR_CC3G 4958,402312
#define  TIM_EGR_CC4G 4959,402431
#define  TIM_EGR_COMG 4960,402550
#define  TIM_EGR_TG 4961,402682
#define  TIM_EGR_BG 4962,402791
#define  TIM_CCMR1_CC1S 4965,402982
#define  TIM_CCMR1_CC1S_0 4966,403114
#define  TIM_CCMR1_CC1S_1 4967,403207
#define  TIM_CCMR1_OC1FE 4969,403302
#define  TIM_CCMR1_OC1PE 4970,403418
#define  TIM_CCMR1_OC1M 4972,403539
#define  TIM_CCMR1_OC1M_0 4973,403665
#define  TIM_CCMR1_OC1M_1 4974,403758
#define  TIM_CCMR1_OC1M_2 4975,403851
#define  TIM_CCMR1_OC1CE 4977,403946
#define  TIM_CCMR1_CC2S 4979,404064
#define  TIM_CCMR1_CC2S_0 4980,404196
#define  TIM_CCMR1_CC2S_1 4981,404289
#define  TIM_CCMR1_OC2FE 4983,404384
#define  TIM_CCMR1_OC2PE 4984,404500
#define  TIM_CCMR1_OC2M 4986,404621
#define  TIM_CCMR1_OC2M_0 4987,404747
#define  TIM_CCMR1_OC2M_1 4988,404840
#define  TIM_CCMR1_OC2M_2 4989,404933
#define  TIM_CCMR1_OC2CE 4991,405028
#define  TIM_CCMR1_IC1PSC 4995,405231
#define  TIM_CCMR1_IC1PSC_0 4996,405363
#define  TIM_CCMR1_IC1PSC_1 4997,405456
#define  TIM_CCMR1_IC1F 4999,405551
#define  TIM_CCMR1_IC1F_0 5000,405678
#define  TIM_CCMR1_IC1F_1 5001,405771
#define  TIM_CCMR1_IC1F_2 5002,405864
#define  TIM_CCMR1_IC1F_3 5003,405957
#define  TIM_CCMR1_IC2PSC 5005,406052
#define  TIM_CCMR1_IC2PSC_0 5006,406184
#define  TIM_CCMR1_IC2PSC_1 5007,406277
#define  TIM_CCMR1_IC2F 5009,406372
#define  TIM_CCMR1_IC2F_0 5010,406499
#define  TIM_CCMR1_IC2F_1 5011,406592
#define  TIM_CCMR1_IC2F_2 5012,406685
#define  TIM_CCMR1_IC2F_3 5013,406778
#define  TIM_CCMR2_CC3S 5016,406955
#define  TIM_CCMR2_CC3S_0 5017,407087
#define  TIM_CCMR2_CC3S_1 5018,407180
#define  TIM_CCMR2_OC3FE 5020,407275
#define  TIM_CCMR2_OC3PE 5021,407391
#define  TIM_CCMR2_OC3M 5023,407512
#define  TIM_CCMR2_OC3M_0 5024,407638
#define  TIM_CCMR2_OC3M_1 5025,407731
#define  TIM_CCMR2_OC3M_2 5026,407824
#define  TIM_CCMR2_OC3CE 5028,407919
#define  TIM_CCMR2_CC4S 5030,408038
#define  TIM_CCMR2_CC4S_0 5031,408170
#define  TIM_CCMR2_CC4S_1 5032,408263
#define  TIM_CCMR2_OC4FE 5034,408358
#define  TIM_CCMR2_OC4PE 5035,408474
#define  TIM_CCMR2_OC4M 5037,408595
#define  TIM_CCMR2_OC4M_0 5038,408721
#define  TIM_CCMR2_OC4M_1 5039,408814
#define  TIM_CCMR2_OC4M_2 5040,408907
#define  TIM_CCMR2_OC4CE 5042,409002
#define  TIM_CCMR2_IC3PSC 5046,409205
#define  TIM_CCMR2_IC3PSC_0 5047,409341
#define  TIM_CCMR2_IC3PSC_1 5048,409438
#define  TIM_CCMR2_IC3F 5050,409537
#define  TIM_CCMR2_IC3F_0 5051,409668
#define  TIM_CCMR2_IC3F_1 5052,409765
#define  TIM_CCMR2_IC3F_2 5053,409862
#define  TIM_CCMR2_IC3F_3 5054,409959
#define  TIM_CCMR2_IC4PSC 5056,410058
#define  TIM_CCMR2_IC4PSC_0 5057,410194
#define  TIM_CCMR2_IC4PSC_1 5058,410291
#define  TIM_CCMR2_IC4F 5060,410390
#define  TIM_CCMR2_IC4F_0 5061,410521
#define  TIM_CCMR2_IC4F_1 5062,410618
#define  TIM_CCMR2_IC4F_2 5063,410715
#define  TIM_CCMR2_IC4F_3 5064,410812
#define  TIM_CCER_CC1E 5067,410993
#define  TIM_CCER_CC1P 5068,411112
#define  TIM_CCER_CC1NE 5069,411233
#define  TIM_CCER_CC1NP 5070,411366
#define  TIM_CCER_CC2E 5071,411501
#define  TIM_CCER_CC2P 5072,411620
#define  TIM_CCER_CC2NE 5073,411741
#define  TIM_CCER_CC2NP 5074,411874
#define  TIM_CCER_CC3E 5075,412009
#define  TIM_CCER_CC3P 5076,412128
#define  TIM_CCER_CC3NE 5077,412249
#define  TIM_CCER_CC3NP 5078,412382
#define  TIM_CCER_CC4E 5079,412517
#define  TIM_CCER_CC4P 5080,412636
#define  TIM_CCER_CC4NP 5081,412757
#define  TIM_CNT_CNT 5084,412976
#define  TIM_PSC_PSC 5087,413161
#define  TIM_ARR_ARR 5090,413348
#define  TIM_RCR_REP 5093,413544
#define  TIM_CCR1_CCR1 5096,413740
#define  TIM_CCR2_CCR2 5099,413935
#define  TIM_CCR3_CCR3 5102,414130
#define  TIM_CCR4_CCR4 5105,414325
#define  TIM_BDTR_DTG 5108,414520
#define  TIM_BDTR_DTG_0 5109,414650
#define  TIM_BDTR_DTG_1 5110,414743
#define  TIM_BDTR_DTG_2 5111,414836
#define  TIM_BDTR_DTG_3 5112,414929
#define  TIM_BDTR_DTG_4 5113,415022
#define  TIM_BDTR_DTG_5 5114,415115
#define  TIM_BDTR_DTG_6 5115,415208
#define  TIM_BDTR_DTG_7 5116,415301
#define  TIM_BDTR_LOCK 5118,415396
#define  TIM_BDTR_LOCK_0 5119,415519
#define  TIM_BDTR_LOCK_1 5120,415612
#define  TIM_BDTR_OSSI 5122,415707
#define  TIM_BDTR_OSSR 5123,415828
#define  TIM_BDTR_BKE 5124,415948
#define  TIM_BDTR_BKP 5125,416059
#define  TIM_BDTR_AOE 5126,416172
#define  TIM_BDTR_MOE 5127,416283
#define  TIM_DCR_DBA 5130,416473
#define  TIM_DCR_DBA_0 5131,416593
#define  TIM_DCR_DBA_1 5132,416686
#define  TIM_DCR_DBA_2 5133,416779
#define  TIM_DCR_DBA_3 5134,416872
#define  TIM_DCR_DBA_4 5135,416965
#define  TIM_DCR_DBL 5137,417060
#define  TIM_DCR_DBL_0 5138,417180
#define  TIM_DCR_DBL_1 5139,417273
#define  TIM_DCR_DBL_2 5140,417366
#define  TIM_DCR_DBL_3 5141,417459
#define  TIM_DCR_DBL_4 5142,417552
#define  TIM_DMAR_DMAB 5145,417729
#define TIM14_OR_TI1_RMP 5148,417934
#define TIM14_OR_TI1_RMP_0 5149,418061
#define TIM14_OR_TI1_RMP_1 5150,418154
#define TIM2_OR_ITR1_RMP 5153,418332
#define TIM2_OR_ITR1_RMP_0 5154,418459
#define TIM2_OR_ITR1_RMP_1 5155,418552
#define  TSC_CR_TSCE 5163,419139
#define  TSC_CR_START 5164,419258
#define  TSC_CR_AM 5165,419363
#define  TSC_CR_SYNCPOL 5166,419467
#define  TSC_CR_IODEF 5167,419583
#define  TSC_CR_MCV 5169,419688
#define  TSC_CR_MCV_0 5170,419807
#define  TSC_CR_MCV_1 5171,419900
#define  TSC_CR_MCV_2 5172,419993
#define  TSC_CR_PGPSC 5174,420088
#define  TSC_CR_PGPSC_0 5175,420219
#define  TSC_CR_PGPSC_1 5176,420312
#define  TSC_CR_PGPSC_2 5177,420405
#define  TSC_CR_SSPSC 5179,420500
#define  TSC_CR_SSE 5180,420613
#define  TSC_CR_SSD 5182,420725
#define  TSC_CR_SSD_0 5183,420854
#define  TSC_CR_SSD_1 5184,420947
#define  TSC_CR_SSD_2 5185,421040
#define  TSC_CR_SSD_3 5186,421133
#define  TSC_CR_SSD_4 5187,421226
#define  TSC_CR_SSD_5 5188,421319
#define  TSC_CR_SSD_6 5189,421412
#define  TSC_CR_CTPL 5191,421507
#define  TSC_CR_CTPL_0 5192,421637
#define  TSC_CR_CTPL_1 5193,421730
#define  TSC_CR_CTPL_2 5194,421823
#define  TSC_CR_CTPL_3 5195,421916
#define  TSC_CR_CTPH 5197,422011
#define  TSC_CR_CTPH_0 5198,422142
#define  TSC_CR_CTPH_1 5199,422235
#define  TSC_CR_CTPH_2 5200,422328
#define  TSC_CR_CTPH_3 5201,422421
#define  TSC_IER_EOAIE 5204,422598
#define  TSC_IER_MCEIE 5205,422721
#define  TSC_ICR_EOAIC 5208,422925
#define  TSC_ICR_MCEIC 5209,423047
#define  TSC_ISR_EOAF 5212,423250
#define  TSC_ISR_MCEF 5213,423361
#define  TSC_IOHCR_G1_IO1 5216,423553
#define  TSC_IOHCR_G1_IO2 5217,423683
#define  TSC_IOHCR_G1_IO3 5218,423813
#define  TSC_IOHCR_G1_IO4 5219,423943
#define  TSC_IOHCR_G2_IO1 5220,424073
#define  TSC_IOHCR_G2_IO2 5221,424203
#define  TSC_IOHCR_G2_IO3 5222,424333
#define  TSC_IOHCR_G2_IO4 5223,424463
#define  TSC_IOHCR_G3_IO1 5224,424593
#define  TSC_IOHCR_G3_IO2 5225,424723
#define  TSC_IOHCR_G3_IO3 5226,424853
#define  TSC_IOHCR_G3_IO4 5227,424983
#define  TSC_IOHCR_G4_IO1 5228,425113
#define  TSC_IOHCR_G4_IO2 5229,425243
#define  TSC_IOHCR_G4_IO3 5230,425373
#define  TSC_IOHCR_G4_IO4 5231,425503
#define  TSC_IOHCR_G5_IO1 5232,425633
#define  TSC_IOHCR_G5_IO2 5233,425763
#define  TSC_IOHCR_G5_IO3 5234,425893
#define  TSC_IOHCR_G5_IO4 5235,426023
#define  TSC_IOHCR_G6_IO1 5236,426153
#define  TSC_IOHCR_G6_IO2 5237,426283
#define  TSC_IOHCR_G6_IO3 5238,426413
#define  TSC_IOHCR_G6_IO4 5239,426543
#define  TSC_IOHCR_G7_IO1 5240,426673
#define  TSC_IOHCR_G7_IO2 5241,426803
#define  TSC_IOHCR_G7_IO3 5242,426933
#define  TSC_IOHCR_G7_IO4 5243,427063
#define  TSC_IOHCR_G8_IO1 5244,427193
#define  TSC_IOHCR_G8_IO2 5245,427323
#define  TSC_IOHCR_G8_IO3 5246,427453
#define  TSC_IOHCR_G8_IO4 5247,427583
#define  TSC_IOASCR_G1_IO1 5250,427797
#define  TSC_IOASCR_G1_IO2 5251,427916
#define  TSC_IOASCR_G1_IO3 5252,428035
#define  TSC_IOASCR_G1_IO4 5253,428154
#define  TSC_IOASCR_G2_IO1 5254,428273
#define  TSC_IOASCR_G2_IO2 5255,428392
#define  TSC_IOASCR_G2_IO3 5256,428511
#define  TSC_IOASCR_G2_IO4 5257,428630
#define  TSC_IOASCR_G3_IO1 5258,428749
#define  TSC_IOASCR_G3_IO2 5259,428868
#define  TSC_IOASCR_G3_IO3 5260,428987
#define  TSC_IOASCR_G3_IO4 5261,429106
#define  TSC_IOASCR_G4_IO1 5262,429225
#define  TSC_IOASCR_G4_IO2 5263,429344
#define  TSC_IOASCR_G4_IO3 5264,429463
#define  TSC_IOASCR_G4_IO4 5265,429582
#define  TSC_IOASCR_G5_IO1 5266,429701
#define  TSC_IOASCR_G5_IO2 5267,429820
#define  TSC_IOASCR_G5_IO3 5268,429939
#define  TSC_IOASCR_G5_IO4 5269,430058
#define  TSC_IOASCR_G6_IO1 5270,430177
#define  TSC_IOASCR_G6_IO2 5271,430296
#define  TSC_IOASCR_G6_IO3 5272,430415
#define  TSC_IOASCR_G6_IO4 5273,430534
#define  TSC_IOASCR_G7_IO1 5274,430653
#define  TSC_IOASCR_G7_IO2 5275,430772
#define  TSC_IOASCR_G7_IO3 5276,430891
#define  TSC_IOASCR_G7_IO4 5277,431010
#define  TSC_IOASCR_G8_IO1 5278,431129
#define  TSC_IOASCR_G8_IO2 5279,431248
#define  TSC_IOASCR_G8_IO3 5280,431367
#define  TSC_IOASCR_G8_IO4 5281,431486
#define  TSC_IOSCR_G1_IO1 5284,431689
#define  TSC_IOSCR_G1_IO2 5285,431801
#define  TSC_IOSCR_G1_IO3 5286,431913
#define  TSC_IOSCR_G1_IO4 5287,432025
#define  TSC_IOSCR_G2_IO1 5288,432137
#define  TSC_IOSCR_G2_IO2 5289,432249
#define  TSC_IOSCR_G2_IO3 5290,432361
#define  TSC_IOSCR_G2_IO4 5291,432473
#define  TSC_IOSCR_G3_IO1 5292,432585
#define  TSC_IOSCR_G3_IO2 5293,432697
#define  TSC_IOSCR_G3_IO3 5294,432809
#define  TSC_IOSCR_G3_IO4 5295,432921
#define  TSC_IOSCR_G4_IO1 5296,433033
#define  TSC_IOSCR_G4_IO2 5297,433145
#define  TSC_IOSCR_G4_IO3 5298,433257
#define  TSC_IOSCR_G4_IO4 5299,433369
#define  TSC_IOSCR_G5_IO1 5300,433481
#define  TSC_IOSCR_G5_IO2 5301,433593
#define  TSC_IOSCR_G5_IO3 5302,433705
#define  TSC_IOSCR_G5_IO4 5303,433817
#define  TSC_IOSCR_G6_IO1 5304,433929
#define  TSC_IOSCR_G6_IO2 5305,434041
#define  TSC_IOSCR_G6_IO3 5306,434153
#define  TSC_IOSCR_G6_IO4 5307,434265
#define  TSC_IOSCR_G7_IO1 5308,434377
#define  TSC_IOSCR_G7_IO2 5309,434489
#define  TSC_IOSCR_G7_IO3 5310,434601
#define  TSC_IOSCR_G7_IO4 5311,434713
#define  TSC_IOSCR_G8_IO1 5312,434825
#define  TSC_IOSCR_G8_IO2 5313,434937
#define  TSC_IOSCR_G8_IO3 5314,435049
#define  TSC_IOSCR_G8_IO4 5315,435161
#define  TSC_IOCCR_G1_IO1 5318,435357
#define  TSC_IOCCR_G1_IO2 5319,435468
#define  TSC_IOCCR_G1_IO3 5320,435579
#define  TSC_IOCCR_G1_IO4 5321,435690
#define  TSC_IOCCR_G2_IO1 5322,435801
#define  TSC_IOCCR_G2_IO2 5323,435912
#define  TSC_IOCCR_G2_IO3 5324,436023
#define  TSC_IOCCR_G2_IO4 5325,436134
#define  TSC_IOCCR_G3_IO1 5326,436245
#define  TSC_IOCCR_G3_IO2 5327,436356
#define  TSC_IOCCR_G3_IO3 5328,436467
#define  TSC_IOCCR_G3_IO4 5329,436578
#define  TSC_IOCCR_G4_IO1 5330,436689
#define  TSC_IOCCR_G4_IO2 5331,436800
#define  TSC_IOCCR_G4_IO3 5332,436911
#define  TSC_IOCCR_G4_IO4 5333,437022
#define  TSC_IOCCR_G5_IO1 5334,437133
#define  TSC_IOCCR_G5_IO2 5335,437244
#define  TSC_IOCCR_G5_IO3 5336,437355
#define  TSC_IOCCR_G5_IO4 5337,437466
#define  TSC_IOCCR_G6_IO1 5338,437577
#define  TSC_IOCCR_G6_IO2 5339,437688
#define  TSC_IOCCR_G6_IO3 5340,437799
#define  TSC_IOCCR_G6_IO4 5341,437910
#define  TSC_IOCCR_G7_IO1 5342,438021
#define  TSC_IOCCR_G7_IO2 5343,438132
#define  TSC_IOCCR_G7_IO3 5344,438243
#define  TSC_IOCCR_G7_IO4 5345,438354
#define  TSC_IOCCR_G8_IO1 5346,438465
#define  TSC_IOCCR_G8_IO2 5347,438576
#define  TSC_IOCCR_G8_IO3 5348,438687
#define  TSC_IOCCR_G8_IO4 5349,438798
#define  TSC_IOGCSR_G1E 5352,438993
#define  TSC_IOGCSR_G2E 5353,439104
#define  TSC_IOGCSR_G3E 5354,439215
#define  TSC_IOGCSR_G4E 5355,439326
#define  TSC_IOGCSR_G5E 5356,439437
#define  TSC_IOGCSR_G6E 5357,439548
#define  TSC_IOGCSR_G7E 5358,439659
#define  TSC_IOGCSR_G8E 5359,439770
#define  TSC_IOGCSR_G1S 5360,439881
#define  TSC_IOGCSR_G2S 5361,439992
#define  TSC_IOGCSR_G3S 5362,440103
#define  TSC_IOGCSR_G4S 5363,440214
#define  TSC_IOGCSR_G5S 5364,440325
#define  TSC_IOGCSR_G6S 5365,440436
#define  TSC_IOGCSR_G7S 5366,440547
#define  TSC_IOGCSR_G8S 5367,440658
#define  TSC_IOGXCR_CNT 5370,440853
#define  USART_CR1_UE 5378,441465
#define  USART_CR1_UESM 5379,441566
#define  USART_CR1_RE 5380,441680
#define  USART_CR1_TE 5381,441784
#define  USART_CR1_IDLEIE 5382,441891
#define  USART_CR1_RXNEIE 5383,442001
#define  USART_CR1_TCIE 5384,442111
#define  USART_CR1_TXEIE 5385,442238
#define  USART_CR1_PEIE 5386,442347
#define  USART_CR1_PS 5387,442455
#define  USART_CR1_PCE 5388,442560
#define  USART_CR1_WAKE 5389,442670
#define  USART_CR1_M 5390,442781
#define  USART_CR1_M0 5391,442881
#define  USART_CR1_MME 5392,442991
#define  USART_CR1_CMIE 5393,443096
#define  USART_CR1_OVER8 5394,443217
#define  USART_CR1_DEDT 5395,443342
#define  USART_CR1_DEDT_0 5396,443478
#define  USART_CR1_DEDT_1 5397,443572
#define  USART_CR1_DEDT_2 5398,443666
#define  USART_CR1_DEDT_3 5399,443760
#define  USART_CR1_DEDT_4 5400,443854
#define  USART_CR1_DEAT 5401,443948
#define  USART_CR1_DEAT_0 5402,444082
#define  USART_CR1_DEAT_1 5403,444176
#define  USART_CR1_DEAT_2 5404,444270
#define  USART_CR1_DEAT_3 5405,444364
#define  USART_CR1_DEAT_4 5406,444458
#define  USART_CR1_RTOIE 5407,444552
#define  USART_CR1_EOBIE 5408,444674
#define  USART_CR2_ADDM7 5411,444876
#define  USART_CR2_LBDL 5412,444997
#define  USART_CR2_LBDIE 5413,445112
#define  USART_CR2_LBCL 5414,445237
#define  USART_CR2_CPHA 5415,445346
#define  USART_CR2_CPOL 5416,445446
#define  USART_CR2_CLKEN 5417,445549
#define  USART_CR2_STOP 5418,445650
#define  USART_CR2_STOP_0 5419,445765
#define  USART_CR2_STOP_1 5420,445859
#define  USART_CR2_LINEN 5421,445953
#define  USART_CR2_SWAP 5422,446057
#define  USART_CR2_RXINV 5423,446161
#define  USART_CR2_TXINV 5424,446279
#define  USART_CR2_DATAINV 5425,446397
#define  USART_CR2_MSBFIRST 5426,446507
#define  USART_CR2_ABREN 5427,446622
#define  USART_CR2_ABRMODE 5428,446731
#define  USART_CR2_ABRMODE_0 5429,446858
#define  USART_CR2_ABRMODE_1 5430,446952
#define  USART_CR2_RTOEN 5431,447046
#define  USART_CR2_ADD 5432,447159
#define  USART_CR3_EIE 5435,447357
#define  USART_CR3_IREN 5436,447468
#define  USART_CR3_IRLP 5437,447573
#define  USART_CR3_HDSEL 5438,447676
#define  USART_CR3_NACK 5439,447786
#define  USART_CR3_SCEN 5440,447896
#define  USART_CR3_DMAR 5441,448006
#define  USART_CR3_DMAT 5442,448114
#define  USART_CR3_RTSE 5443,448225
#define  USART_CR3_CTSE 5444,448324
#define  USART_CR3_CTSIE 5445,448423
#define  USART_CR3_ONEBIT 5446,448532
#define  USART_CR3_OVRDIS 5447,448649
#define  USART_CR3_DDRE 5448,448753
#define  USART_CR3_DEM 5449,448872
#define  USART_CR3_DEP 5450,448979
#define  USART_CR3_SCARCNT 5451,449100
#define  USART_CR3_SCARCNT_0 5452,449235
#define  USART_CR3_SCARCNT_1 5453,449329
#define  USART_CR3_SCARCNT_2 5454,449423
#define  USART_CR3_WUS 5455,449517
#define  USART_CR3_WUS_0 5456,449654
#define  USART_CR3_WUS_1 5457,449748
#define  USART_CR3_WUFIE 5458,449842
#define  USART_BRR_DIV_FRACTION 5461,450039
#define  USART_BRR_DIV_MANTISSA 5462,450148
#define  USART_GTPR_PSC 5465,450341
#define  USART_GTPR_GT 5466,450461
#define  USART_RTOR_RTO 5470,450667
#define  USART_RTOR_BLEN 5471,450779
#define  USART_RQR_ABRRQ 5474,450964
#define  USART_RQR_SBKRQ 5475,451075
#define  USART_RQR_MMRQ 5476,451182
#define  USART_RQR_RXFRQ 5477,451288
#define  USART_RQR_TXFRQ 5478,451403
#define  USART_ISR_PE 5481,451603
#define  USART_ISR_FE 5482,451704
#define  USART_ISR_NE 5483,451806
#define  USART_ISR_ORE 5484,451914
#define  USART_ISR_IDLE 5485,452016
#define  USART_ISR_RXNE 5486,452123
#define  USART_ISR_TC 5487,452240
#define  USART_ISR_TXE 5488,452350
#define  USART_ISR_LBDF 5489,452467
#define  USART_ISR_CTSIF 5490,452580
#define  USART_ISR_CTS 5491,452687
#define  USART_ISR_RTOF 5492,452784
#define  USART_ISR_EOBF 5493,452890
#define  USART_ISR_ABRE 5494,452996
#define  USART_ISR_ABRF 5495,453105
#define  USART_ISR_BUSY 5496,453213
#define  USART_ISR_CMF 5497,453311
#define  USART_ISR_SBKF 5498,453420
#define  USART_ISR_RWU 5499,453524
#define  USART_ISR_WUF 5500,453648
#define  USART_ISR_TEACK 5501,453764
#define  USART_ISR_REACK 5502,453885
#define  USART_ICR_PECF 5505,454089
#define  USART_ICR_FECF 5506,454201
#define  USART_ICR_NCF 5507,454314
#define  USART_ICR_ORECF 5508,454428
#define  USART_ICR_IDLECF 5509,454541
#define  USART_ICR_TCCF 5510,454659
#define  USART_ICR_LBDCF 5511,454780
#define  USART_ICR_CTSCF 5512,454899
#define  USART_ICR_RTOCF 5513,455012
#define  USART_ICR_EOBCF 5514,455129
#define  USART_ICR_CMCF 5515,455241
#define  USART_ICR_WUCF 5516,455356
#define  USART_RDR_RDR 5519,455562
#define  USART_TDR_TDR 5522,455769
#define USB_CNTR 5529,456305
#define USB_ISTR 5530,456406
#define USB_FNR 5531,456516
#define USB_DADDR 5532,456622
#define USB_BTABLE 5533,456730
#define USB_ISTR_CTR 5536,456928
#define USB_ISTR_PMAOVR 5537,457047
#define USB_ISTR_ERR 5538,457167
#define USB_ISTR_WKUP 5539,457275
#define USB_ISTR_SUSP 5540,457385
#define USB_ISTR_RESET 5541,457495
#define USB_ISTR_SOF 5542,457603
#define USB_ISTR_ESOF 5543,457720
#define USB_ISTR_DIR 5544,457846
#define USB_ISTR_EP_ID 5545,457973
#define USB_ISTR_PMAOVRM 5548,458119
#define USB_CLR_CTR 5550,458163
#define USB_CLR_PMAOVR 5551,458272
#define USB_CLR_ERR 5552,458381
#define USB_CLR_WKUP 5553,458479
#define USB_CLR_SUSP 5554,458579
#define USB_CLR_RESET 5555,458679
#define USB_CLR_SOF 5556,458777
#define USB_CLR_ESOF 5557,458884
#define USB_CLR_PMAOVRM 5560,459024
#define USB_CNTR_CTRM 5563,459148
#define USB_CNTR_PMAOVR 5564,459255
#define USB_CNTR_ERRM 5565,459363
#define USB_CNTR_WKUPM 5566,459459
#define USB_CNTR_SUSPM 5567,459557
#define USB_CNTR_RESETM 5568,459655
#define USB_CNTR_SOFM 5569,459753
#define USB_CNTR_ESOFM 5570,459858
#define USB_CNTR_RESUME 5571,459972
#define USB_CNTR_FSUSP 5572,460072
#define USB_CNTR_LPMODE 5573,460171
#define USB_CNTR_PDWN 5574,460271
#define USB_CNTR_FRES 5575,460367
#define USB_CNTR_PMAOVRM 5578,460492
#define USB_CNTR_LP_MODE 5579,460534
#define USB_FNR_RXDP 5582,460660
#define USB_FNR_RXDM 5583,460768
#define USB_FNR_LCK 5584,460876
#define USB_FNR_LSOF 5585,460968
#define USB_FNR_FN 5586,461062
#define USB_DADDR_EF 5589,461244
#define USB_DADDR_ADD 5590,461364
#define USB_EP0R 5593,461552
#define USB_EP1R 5594,461662
#define USB_EP2R 5595,461772
#define USB_EP3R 5596,461882
#define USB_EP4R 5597,461992
#define USB_EP5R 5598,462102
#define USB_EP6R 5599,462212
#define USB_EP7R 5600,462322
#define USB_EP_CTR_RX 5602,462454
#define USB_EP_DTOG_RX 5603,462569
#define USB_EPRX_STAT 5604,462679
#define USB_EP_SETUP 5605,462794
#define USB_EP_T_FIELD 5606,462895
#define USB_EP_KIND 5607,462995
#define USB_EP_CTR_TX 5608,463095
#define USB_EP_DTOG_TX 5609,463210
#define USB_EPTX_STAT 5610,463320
#define USB_EPADDR_FIELD 5611,463435
#define USB_EPREG_MASK 5614,463595
#define USB_EP_TYPE_MASK 5616,463825
#define USB_EP_BULK 5617,463929
#define USB_EP_CONTROL 5618,464028
#define USB_EP_ISOCHRONOUS 5619,464130
#define USB_EP_INTERRUPT 5620,464236
#define USB_EP_T_MASK 5621,464340
#define USB_EPKIND_MASK 5623,464470
#define USB_EP_TX_DIS 5625,464695
#define USB_EP_TX_STALL 5626,464801
#define USB_EP_TX_NAK 5627,464906
#define USB_EP_TX_VALID 5628,465009
#define USB_EPTX_DTOG1 5629,465112
#define USB_EPTX_DTOG2 5630,465226
#define USB_EPTX_DTOGMASK 5631,465340
#define USB_EP_RX_DIS 5633,465523
#define USB_EP_RX_STALL 5634,465629
#define USB_EP_RX_NAK 5635,465734
#define USB_EP_RX_VALID 5636,465837
#define USB_EPRX_DTOG1 5637,465940
#define USB_EPRX_DTOG2 5638,466054
#define USB_EPRX_DTOGMASK 5639,466168
#define  WWDG_CR_T 5647,466721
#define  WWDG_CR_T0 5648,466845
#define  WWDG_CR_T1 5649,466934
#define  WWDG_CR_T2 5650,467023
#define  WWDG_CR_T3 5651,467112
#define  WWDG_CR_T4 5652,467201
#define  WWDG_CR_T5 5653,467290
#define  WWDG_CR_T6 5654,467379
#define  WWDG_CR_WDGA 5656,467470
#define  WWDG_CFR_W 5659,467652
#define  WWDG_CFR_W0 5660,467768
#define  WWDG_CFR_W1 5661,467857
#define  WWDG_CFR_W2 5662,467946
#define  WWDG_CFR_W3 5663,468035
#define  WWDG_CFR_W4 5664,468124
#define  WWDG_CFR_W5 5665,468213
#define  WWDG_CFR_W6 5666,468302
#define  WWDG_CFR_WDGTB 5668,468393
#define  WWDG_CFR_WDGTB0 5669,468505
#define  WWDG_CFR_WDGTB1 5670,468594
#define  WWDG_CFR_EWI 5672,468685
#define  WWDG_SR_EWIF 5675,468875
#define IS_ADC_ALL_INSTANCE(5690,469162
#define IS_CAN_ALL_INSTANCE(5693,469306
#define IS_CEC_ALL_INSTANCE(5696,469449
#define IS_COMP_ALL_INSTANCE(5699,469592
#define IS_COMP_DAC1SWITCH_INSTANCE(5703,469808
#define IS_COMP_WINDOWMODE_INSTANCE(5706,469961
#define IS_CRC_ALL_INSTANCE(5709,470114
#define IS_DAC_ALL_INSTANCE(5712,470257
#define IS_DAC_CHANNEL_INSTANCE(5715,470387
#define IS_DMA_ALL_INSTANCE(5724,470817
#define IS_GPIO_ALL_INSTANCE(5738,471797
#define IS_GPIO_AF_INSTANCE(5745,472209
#define IS_GPIO_LOCK_INSTANCE(5752,472621
#define IS_I2C_ALL_INSTANCE(5757,472908
#define IS_I2S_ALL_INSTANCE(5761,473120
#define IS_IWDG_ALL_INSTANCE(5766,473398
#define IS_RTC_ALL_INSTANCE(5769,473544
#define IS_SDADC_ALL_INSTANCE(5772,473688
#define IS_SMBUS_ALL_INSTANCE(5777,473978
#define IS_SPI_ALL_INSTANCE(5781,474194
#define IS_TIM_INSTANCE(5786,474472
#define IS_TIM_CC1_INSTANCE(5803,475048
#define IS_TIM_CC2_INSTANCE(5817,475529
#define IS_TIM_CC3_INSTANCE(5827,475878
#define IS_TIM_CC4_INSTANCE(5835,476161
#define IS_TIM_CLOCK_SELECT_INSTANCE(5845,476532
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(5855,476896
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(5863,477196
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(5871,477501
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(5881,477867
#define IS_TIM_OCXREF_CLEAR_INSTANCE(5891,478229
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(5899,478521
#define IS_TIM_HALL_INTERFACE_INSTANCE(5907,478818
#define IS_TIM_XOR_INSTANCE(5910,478956
#define IS_TIM_MASTER_INSTANCE(5918,479239
#define IS_TIM_SLAVE_INSTANCE(5930,479657
#define IS_TIM_32B_COUNTER_INSTANCE(5940,480008
#define IS_TIM_DMABURST_INSTANCE(5945,480199
#define IS_TIM_BREAK_INSTANCE(5956,480586
#define IS_TIM_CCX_INSTANCE(5962,480817
#define IS_TIM_CCXN_INSTANCE(6014,483390
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(6025,483919
#define IS_TIM_REPETITION_COUNTER_INSTANCE(6033,484218
#define IS_TIM_CLOCK_DIVISION_INSTANCE(6039,484450
#define IS_TIM_BKIN2_INSTANCE(6053,484942
#define IS_TIM_TRGO2_INSTANCE(6056,485071
#define IS_TIM_DMA_INSTANCE(6059,485200
#define IS_TIM_DMA_CC_INSTANCE(6073,485691
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(6087,486175
#define IS_TIM_REMAP_INSTANCE(6090,486316
#define IS_TSC_ALL_INSTANCE(6095,486502
#define IS_USART_INSTANCE(6098,486645
#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(6103,486923
#define IS_UART_INSTANCE(6108,487270
#define IS_UART_HALFDUPLEX_INSTANCE(6113,487588
#define IS_UART_LIN_INSTANCE(6118,487931
#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(6123,488271
#define IS_UART_HWFLOW_INSTANCE(6128,488600
#define IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE(6133,488896
#define IS_UART_DRIVER_ENABLE_INSTANCE(6138,489240
#define IS_SMARTCARD_INSTANCE(6143,489557
#define IS_IRDA_INSTANCE(6148,489847
#define IS_UART_DMA_INSTANCE(6153,490132
#define IS_USB_ALL_INSTANCE(6156,490260
#define IS_WWDG_ALL_INSTANCE(6159,490403
#define ADC1_2_IRQn 6175,491093
#define USB_LP_CAN_RX0_IRQn 6176,491136
#define USB_HP_CAN_TX_IRQn 6177,491182
#define USBWakeUp_IRQn 6178,491227
#define COMP1_2_IRQn 6179,491269
#define COMP1_2_3_IRQn 6180,491312
#define COMP2_IRQn 6181,491355
#define ADC4_IRQn 6182,491398
#define TIM8_BRK_IRQn 6183,491443
#define TIM8_UP_IRQn 6184,491487
#define TIM8_TRG_COM_IRQn 6185,491531
#define TIM1_BRK_TIM15_IRQn 6186,491575
#define TIM1_UP_TIM16_IRQn 6187,491619
#define TIM1_TRG_COM_TIM17_IRQn 6188,491663
#define TIM1_CC_IRQn 6189,491707
#define TIM20_UP_IRQn 6190,491756
#define TIM6_DAC_IRQn 6191,491800
#define TIM7_DAC2_IRQn 6192,491848
#define USBWakeUp_RMP_IRQn 6193,491891
#define ADC1_2_IRQHandler 6197,491975
#define USB_LP_CAN_RX0_IRQHandler 6198,492030
#define USB_HP_CAN_TX_IRQHandler 6199,492088
#define USBWakeUp_IRQHandler 6200,492145
#define COMP1_2_IRQHandler 6201,492199
#define COMP1_2_3_IRQHandler 6202,492254
#define COMP2_IRQHandler 6203,492309
#define ADC4_IRQHandler 6204,492364
#define TIM8_BRK_IRQHandler 6205,492421
#define TIM8_UP_IRQHandler 6206,492477
#define TIM8_TRG_COM_IRQHandler 6207,492533
#define TIM1_BRK_TIM15_IRQHandler 6208,492589
#define TIM1_UP_TIM16_IRQHandler 6209,492645
#define TIM1_TRG_COM_TIM17_IRQHandler 6210,492701
#define TIM1_CC_IRQHandler 6211,492757
#define TIM20_UP_IRQHandler 6212,492818
#define TIM6_DAC_IRQHandler 6213,492874
#define TIM7_DAC2_IRQHandler 6214,492934
#define USBWakeUp_RMP_IRQHandler 6215,492989

../ChibiOS/os/rt/include/chregistry.h,892
#define _CHREGISTRY_H_29,913
  char      ch_identifier[ch_identifier53,2057
  uint8_t   ch_zero;54,2137
  uint8_t   ch_size;55,2217
  uint16_t  ch_version;56,2297
  uint8_t   ch_ptrsize;57,2377
  uint8_t   ch_timesize;58,2457
  uint8_t   ch_threadsize;59,2537
  uint8_t   cf_off_prio;60,2617
  uint8_t   cf_off_ctx;61,2697
  uint8_t   cf_off_newer;62,2777
  uint8_t   cf_off_older;63,2857
  uint8_t   cf_off_name;64,2937
  uint8_t   cf_off_stklimit;65,3017
  uint8_t   cf_off_state;67,3170
  uint8_t   cf_off_flags;68,3250
  uint8_t   cf_off_refs;69,3330
  uint8_t   cf_off_preempt;70,3410
  uint8_t   cf_off_time;72,3562
} chdebug_t;73,3642
#define REG_REMOVE(85,4097
#define REG_INSERT(96,4523
static inline void chRegSetThreadName(132,5940
static inline const char *chRegGetThreadNameX(chRegGetThreadNameX152,6510
static inline void chRegSetThreadNameX(172,7029

../ChibiOS/os/rt/include/chthreads.h,765
#define _CHTHREADS_H_29,908
typedef void (*tfunc_t)tfunc_t52,2010
#define _THREADS_QUEUE_DATA(68,2610
#define _THREADS_QUEUE_DECL(77,2940
#define chThdSleepSeconds(95,3485
#define chThdSleepMilliseconds(108,3919
#define chThdSleepMicroseconds(121,4361
static inline thread_t *chThdGetSelfX(chThdGetSelfX174,6477
static inline tprio_t chThdGetPriorityX(187,6739
static inline systime_t chThdGetTicksX(203,7236
static inline bool chThdTerminatedX(218,7579
static inline bool chThdShouldTerminateX(231,7909
static inline thread_t *chThdStartI(chThdStartI245,8330
static inline void chThdSleepS(264,8911
static inline void chThdQueueObjectInit(278,9204
static inline bool chThdQueueIsEmptyI(293,9597
static inline void chThdDoDequeueNextI(312,10091

../ChibiOS/os/rt/include/chmsg.h,150
#define _CHMSG_H_29,895
static inline bool chMsgIsPendingI(79,3091
static inline msg_t chMsgGet(96,3555
static inline void chMsgReleaseS(113,4020

../ChibiOS/os/rt/include/chcustomer.h,106
#define _CHCUSTOMER_H_29,896
#define CH_CUSTOMER_ID_STRING 38,1220
#define CH_CUSTOMER_ID_CODE 43,1325

../ChibiOS/os/rt/include/chdynamic.h,29
#define _CHDYNAMIC_H_29,917

../ChibiOS/os/rt/include/chmboxes.h,586
#define _CHMBOXES_H_29,903
  msg_t                 *mb_buffer;mb_buffer57,2159
  msg_t                 *mb_top;mb_top59,2315
  msg_t                 *mb_wrptr;mb_wrptr61,2472
  msg_t                 *mb_rdptr;mb_rdptr62,2552
  semaphore_t           mb_fullsem;63,2632
  semaphore_t           mb_emptysem;65,2778
} mailbox_t;67,2925
#define _MAILBOX_DATA(82,3558
#define MAILBOX_DECL(100,4433
static inline size_t chMBGetSizeI(138,6017
static inline cnt_t chMBGetFreeCountI(158,6726
static inline cnt_t chMBGetUsedCountI(177,7363
static inline msg_t chMBPeekI(196,7986

../ChibiOS/os/rt/include/ch.h,220
#define _CH_H_32,1084
#define _CHIBIOS_RT_37,1158
#define CH_KERNEL_STABLE 42,1226
#define CH_KERNEL_VERSION 51,1373
#define CH_KERNEL_MAJOR 56,1468
#define CH_KERNEL_MINOR 61,1557
#define CH_KERNEL_PATCH 66,1646

../ChibiOS/os/rt/include/chschd.h,5107
#define _CHSCHD_H_29,899
#define MSG_OK 39,1216
#define MSG_TIMEOUT 40,1296
#define MSG_RESET 42,1456
#define NOPRIO 50,1676
#define IDLEPRIO 52,1831
#define LOWPRIO 53,1911
#define NORMALPRIO 54,1991
#define HIGHPRIO 55,2071
#define ABSPRIO 56,2151
#define CH_STATE_READY 63,2288
#define CH_STATE_CURRENT 65,2441
#define CH_STATE_WTSTART 66,2521
#define CH_STATE_SUSPENDED 67,2601
#define CH_STATE_QUEUED 68,2681
#define CH_STATE_WTSEM 69,2761
#define CH_STATE_WTMTX 70,2841
#define CH_STATE_WTCOND 71,2921
#define CH_STATE_SLEEPING 72,3001
#define CH_STATE_WTEXIT 73,3081
#define CH_STATE_WTOREVT 74,3161
#define CH_STATE_WTANDEVT 75,3241
#define CH_STATE_SNDMSGQ 76,3321
#define CH_STATE_SNDMSG 78,3478
#define CH_STATE_WTMSG 80,3631
#define CH_STATE_FINAL 82,3783
#define CH_STATE_NAMES 89,4056
#define CH_FLAG_MODE_MASK 99,4391
#define CH_FLAG_MODE_STATIC 101,4547
#define CH_FLAG_MODE_HEAP 102,4627
#define CH_FLAG_MODE_MPOOL 104,4781
#define CH_FLAG_TERMINATE 106,4935
#define THD_ALIGN_STACK_SIZE(122,5421
#define THD_WORKING_AREA_SIZE(133,5769
#define THD_WORKING_AREA(146,6240
#define THD_FUNCTION(158,6649
struct ch_threads_list 176,7541
  thread_t              *p_next;p_next177,7567
struct ch_threads_queue 183,7738
  thread_t              *p_next;p_next184,7765
  thread_t              *p_prev;p_prev185,7845
struct ch_thread 194,8188
  thread_t              *p_next;p_next195,8208
  thread_t              *p_prev;p_prev197,8356
  tprio_t               p_prio;199,8505
  struct context        p_ctx;200,8585
  thread_t              *p_newer;p_newer202,8724
  thread_t              *p_older;p_older203,8804
  const char            *p_name;p_name210,9066
  stkalign_t            *p_stklimit;p_stklimit216,9223
  tstate_t              p_state;221,9318
  tmode_t               p_flags;225,9401
  trefs_t               p_refs;230,9547
  tslices_t             p_preempt;236,9712
  volatile systime_t    p_time;243,9916
    msg_t               rdymsg;257,10423
    msg_t               exitcode;264,10687
    void                *wtobjp;wtobjp271,10967
    thread_reference_t  *wttrp;wttrp278,11253
    msg_t               sentmsg;283,11399
    struct ch_semaphore *wtsemp;wtsemp292,11743
    struct ch_mutex     *wtmtxp;wtmtxp301,12080
    eventmask_t         ewmask;309,12367
  }                     p_u;311,12408
  threads_list_t        p_waiting;316,12550
  threads_queue_t       p_msgqueue;322,12696
  eventmask_t           p_epending;328,12846
  struct ch_mutex       *p_mtxlist;p_mtxlist335,13082
  tprio_t               p_realprio;339,13185
  void                  *p_mpool;p_mpool346,13414
  time_measurement_t    p_stats;352,13560
  CH_CFG_THREAD_EXTRA_FIELDS356,13685
struct ch_virtual_timer 365,13827
  virtual_timer_t       *vt_next;vt_next366,13854
  virtual_timer_t       *vt_prev;vt_prev367,13934
  systime_t             vt_delta;368,14014
  vtfunc_t              vt_func;369,14094
  void                  *vt_par;vt_par371,14247
struct ch_virtual_timers_list 381,14662
  virtual_timer_t       *vt_next;vt_next382,14695
  virtual_timer_t       *vt_prev;vt_prev384,14848
  systime_t             vt_delta;386,15001
  volatile systime_t    vt_systime;388,15137
  systime_t             vt_lasttime;394,15345
struct ch_ready_list 402,15551
  threads_queue_t       r_queue;403,15575
  tprio_t               r_prio;404,15655
  struct context        r_ctx;406,15803
  thread_t              *r_newer;r_newer409,16017
  thread_t              *r_older;r_older410,16097
  thread_t              *r_current;r_current413,16247
struct ch_system_debug 420,16456
  const char            * volatile panic_msg;428,16805
  cnt_t                 isr_cnt;433,16965
  cnt_t                 lock_cnt;437,17048
  ch_trace_buffer_t     trace_buffer;443,17200
struct ch_system 452,17397
  ready_list_t          rlist;456,17465
  virtual_timers_list_t vtlist;460,17560
  system_debug_t        dbg;464,17636
  thread_t              mainthread;468,17719
  tm_calibration_t      tm;473,17873
  kernel_stats_t        kernel_stats;479,18022
  THD_WORKING_AREA(485,18186
#define firstprio(498,18616
#define currp 507,19020
#define setcurrp(516,19250
static inline void list_init(566,20941
static inline bool list_isempty(579,21248
static inline bool list_notempty(592,21578
static inline void queue_init(604,21826
static inline bool queue_isempty(618,22172
static inline bool queue_notempty(631,22519
static inline void list_insert(639,22815
static inline thread_t *list_remove(list_remove645,22941
static inline void queue_prio_insert(653,23084
static inline void queue_insert(665,23396
static inline thread_t *queue_fifo_remove(queue_fifo_remove673,23585
static inline thread_t *queue_lifo_remove(queue_lifo_remove682,23777
static inline thread_t *queue_dequeue(queue_dequeue691,23969
static inline bool chSchIsRescRequiredI(711,24543
static inline bool chSchCanYieldS(729,25059
static inline void chSchDoYieldS(743,25377
static inline void chSchPreemption(759,25709

../ChibiOS/os/rt/include/chqueues.h,1380
#define _CHQUEUES_H_29,904
#define Q_OK 41,1300
#define Q_TIMEOUT 42,1380
#define Q_RESET 43,1460
#define Q_EMPTY 44,1540
#define Q_FULL 45,1620
typedef struct io_queue io_queue_t;63,2510
typedef void (*qnotify_t)qnotify_t66,2597
struct io_queue 77,3138
  threads_queue_t       q_waiting;78,3157
  volatile size_t       q_counter;79,3237
  uint8_t               *q_buffer;q_buffer80,3317
  uint8_t               *q_top;q_top81,3397
  uint8_t               *q_wrptr;q_wrptr83,3556
  uint8_t               *q_rdptr;q_rdptr84,3636
  qnotify_t             q_notify;85,3716
  void                  *q_link;q_link86,3796
typedef io_queue_t input_queue_t;100,4393
typedef io_queue_t output_queue_t;113,4945
#define _INPUTQUEUE_DATA(130,5723
#define INPUTQUEUE_DECL(152,6905
#define _OUTPUTQUEUE_DATA(166,7561
#define OUTPUTQUEUE_DECL(188,8747
#define chQSizeX(203,9132
#define chQSpaceI(218,9675
#define chQGetLinkX(228,9922
static inline size_t chIQGetFullI(270,11602
static inline size_t chIQGetEmptyI(286,11991
static inline bool chIQIsEmptyI(303,12445
static inline bool chIQIsFullI(320,12881
static inline msg_t chIQGet(341,13532
static inline size_t chOQGetFullI(355,13905
static inline size_t chOQGetEmptyI(371,14315
static inline bool chOQIsEmptyI(388,14754
static inline bool chOQIsFullI(407,15299
static inline msg_t chOQPut(428,15960

../ChibiOS/os/rt/include/chdebug.h,1176
#define _CHDEBUG_H_29,893
#define CH_DBG_TRACE_BUFFER_SIZE 47,1568
#define CH_DBG_STACK_FILL_VALUE 54,1760
#define CH_DBG_THREAD_FILL_VALUE 65,2218
  systime_t             se_time;85,2955
  thread_t              *se_tp;se_tp89,3038
  void                  *se_wtobjp;se_wtobjp93,3129
  uint8_t               se_state;97,3222
} ch_swc_event_t;98,3257
  unsigned              tb_size;107,3398
  ch_swc_event_t        *tb_ptr;tb_ptr111,3490
  ch_swc_event_t        tb_buffer[tb_buffer115,3566
} ch_trace_buffer_t;116,3628
#define _dbg_enter_lock(124,3970
#define _dbg_leave_lock(125,4026
#define _dbg_enter_lock(131,4246
#define _dbg_leave_lock(132,4273
#define _dbg_check_disable(133,4300
#define _dbg_check_suspend(134,4330
#define _dbg_check_enable(135,4360
#define _dbg_check_lock(136,4389
#define _dbg_check_unlock(137,4416
#define _dbg_check_lock_from_isr(138,4445
#define _dbg_check_unlock_from_isr(139,4481
#define _dbg_check_enter_isr(140,4519
#define _dbg_check_leave_isr(141,4551
#define chDbgCheckClassI(142,4583
#define chDbgCheckClassS(143,4611
#define _dbg_trace(149,4773
#define chDbgCheck(167,5238
#define chDbgAssert(193,6501

../ChibiOS/os/rt/include/chsys.h,1203
#define _CHSYS_H_29,899
#define CH_INTEGRITY_RLIST 41,1267
#define CH_INTEGRITY_VTLIST 42,1315
#define CH_INTEGRITY_REGISTRY 43,1363
#define CH_INTEGRITY_PORT 44,1411
#define CH_IRQ_IS_VALID_PRIORITY(78,3023
#define CH_IRQ_IS_VALID_PRIORITY(81,3145
#define CH_IRQ_IS_VALID_KERNEL_PRIORITY(96,3745
#define CH_IRQ_IS_VALID_KERNEL_PRIORITY(99,3874
#define CH_IRQ_PROLOGUE(109,4130
#define CH_IRQ_EPILOGUE(122,4669
#define CH_IRQ_HANDLER(133,5045
#define CH_FAST_IRQ_HANDLER(147,5410
#define S2RTC(165,5911
#define MS2RTC(179,6398
#define US2RTC(193,6921
#define RTC2S(207,7434
#define RTC2MS(221,7943
#define RTC2US(235,8467
#define chSysGetRealtimeCounterX(249,8933
#define chSysSwitch(262,9324
static inline void chSysDisable(303,11022
static inline void chSysSuspend(320,11595
static inline void chSysEnable(335,12042
static inline void chSysLock(346,12201
static inline void chSysUnlock(358,12390
static inline void chSysLockFromISR(386,13556
static inline void chSysUnlockFromISR(406,14286
static inline void chSysUnconditionalLock(420,14646
static inline void chSysUnconditionalUnlock(434,14986
static inline thread_t *chSysGetIdleThreadX(chSysGetIdleThreadX454,15598

../ChibiOS/os/rt/include/chsystypes.h,628
#define _CHSYSTYPES_H_29,895
typedef uint32_t systime_t;51,2003
typedef uint16_t systime_t;53,2066
typedef struct ch_thread thread_t;63,2243
typedef thread_t * thread_reference_t;68,2332
typedef struct ch_threads_list threads_list_t;73,2464
typedef struct ch_threads_queue threads_queue_t;80,2641
typedef struct ch_ready_list ready_list_t;87,2778
typedef void (*vtfunc_t)vtfunc_t92,2890
typedef struct ch_virtual_timer virtual_timer_t;97,2986
typedef struct ch_virtual_timers_list  virtual_timers_list_t;102,3097
typedef struct ch_system_debug system_debug_t;107,3219
typedef struct ch_system ch_system_t;112,3323

../ChibiOS/os/rt/include/chmtx.h,475
#define _CHMTX_H_29,893
typedef struct ch_mutex mutex_t;52,2004
struct ch_mutex 57,2080
  threads_queue_t       m_queue;58,2099
  thread_t              *m_owner;m_owner60,2258
  mutex_t               *m_next;m_next62,2416
  cnt_t                 m_cnt;65,2637
#define _MUTEX_DATA(81,3293
#define _MUTEX_DATA(83,3378
#define MUTEX_DECL(93,3686
static inline bool chMtxQueueNotEmptyS(129,4838
static inline mutex_t *chMtxGetNextMutexS(chMtxGetNextMutexS144,5190

../ChibiOS/os/rt/include/chbsem.h,608
#define _CHBSEM_H_50,2301
  semaphore_t           bs_sem;76,3459
} binary_semaphore_t;77,3492
#define _BSEMAPHORE_DATA(91,4076
#define BSEMAPHORE_DECL(102,4498
static inline void chBSemObjectInit(124,5497
static inline msg_t chBSemWait(141,6115
static inline msg_t chBSemWaitS(158,6691
static inline msg_t chBSemWaitTimeoutS(184,7719
static inline msg_t chBSemWaitTimeout(211,8820
static inline void chBSemResetI(232,9607
static inline void chBSemReset(253,10330
static inline void chBSemSignalI(266,10678
static inline void chBSemSignal(282,11009
static inline bool chBSemGetStateI(300,11496

../ChibiOS/os/rt/include/chvt.h,923
#define _CHVT_H_29,911
#define TIME_IMMEDIATE 45,1470
#define TIME_INFINITE 53,1755
#define S2ST(107,3849
#define MS2ST(120,4293
#define US2ST(134,4821
#define ST2S(148,5345
#define ST2MS(160,5729
#define ST2US(173,6157
static inline void chVTObjectInit(210,7485
static inline systime_t chVTGetSystemTimeX(228,8048
static inline systime_t chVTGetSystemTime(247,8562
static inline systime_t chVTTimeElapsedSinceX(265,8911
static inline bool chVTIsTimeWithinX(284,9646
static inline bool chVTIsSystemTimeWithinX(304,10421
static inline bool chVTIsSystemTimeWithin(322,11098
static inline bool chVTGetTimersStateI(343,12047
static inline bool chVTIsArmedI(373,12813
static inline bool chVTIsArmed(390,13259
static inline void chVTResetI(410,13720
static inline void chVTReset(427,14148
static inline void chVTSetI(456,15299
static inline void chVTSet(485,16526
static inline void chVTDoTickI(502,17078

../ChibiOS/os/rt/include/chtm.h,316
#define _CHTM_H_29,916
  rtcnt_t               offset;60,2208
} tm_calibration_t;61,2241
  rtcnt_t               best;73,2752
  rtcnt_t               worst;74,2832
  rtcnt_t               last;75,2912
  ucnt_t                n;76,2992
  rttime_t              cumulative;77,3072
} time_measurement_t;78,3152

../ChibiOS/os/rt/include/chevents.h,1003
#define _CHEVENTS_H_32,982
typedef struct event_listener event_listener_t;52,2045
struct event_listener 57,2145
  event_listener_t      *el_next;el_next58,2170
  thread_t              *el_listener;el_listener61,2400
  eventmask_t           el_events;63,2558
  eventflags_t          el_flags;65,2711
  eventflags_t          el_wflags;67,2872
typedef struct event_source 74,3083
  event_listener_t      *es_next;es_next75,3114
} event_source_t;78,3345
typedef void (*evhandler_t)evhandler_t83,3422
#define ALL_EVENTS 92,3761
#define EVENT_MASK(97,3877
#define _EVENTSOURCE_DATA(105,4201
#define EVENTSOURCE_DECL(114,4497
#define chEvtWaitOne(152,6323
#define chEvtWaitAny(153,6392
#define chEvtWaitAll(154,6461
static inline void chEvtObjectInit(170,7067
static inline void chEvtRegisterMask(189,7791
static inline void chEvtRegister(209,8625
static inline bool chEvtIsListeningI(224,9075
static inline void chEvtBroadcast(237,9395
static inline void chEvtBroadcastI(254,9986

../ChibiOS/os/rt/include/chheap.h,479
#define _CHHEAP_H_29,891
typedef struct memory_heap memory_heap_t;60,2257
union heap_header 65,2351
  stkalign_t align;66,2372
      union heap_header *next;next69,2418
      memory_heap_t     *heap;heap70,2498
    } u;71,2578
    size_t              size;72,2658
  } h;73,2738
struct memory_heap 79,2811
  memgetfunc_t          h_provider;80,2833
  union heap_header     h_free;82,2989
  mutex_t               h_mtx;84,3101
  semaphore_t           h_sem;86,3188

../ChibiOS/os/rt/include/chcond.h,203
#define _CHCOND_H_32,996
typedef struct condition_variable 59,2215
  threads_queue_t       c_queue;60,2252
} condition_variable_t;62,2408
#define _CONDVAR_DATA(75,2957
#define CONDVAR_DECL(84,3275

../ChibiOS/os/rt/include/chmemcore.h,240
#define _CHMEMCORE_H_29,913
typedef void *(*memgetfunc_t)memgetfunc_t54,2123
#define MEM_ALIGN_SIZE 66,2511
#define MEM_ALIGN_MASK 71,2609
#define MEM_ALIGN_PREV(76,2709
#define MEM_ALIGN_NEXT(81,2819
#define MEM_IS_ALIGNED(87,3011

../ChibiOS/os/rt/include/chsem.h,367
#define _CHSEM_H_29,899
typedef struct ch_semaphore 52,2007
  threads_queue_t       s_queue;53,2038
  cnt_t                 s_cnt;55,2197
} semaphore_t;56,2277
#define _SEMAPHORE_DATA(71,2910
#define SEMAPHORE_DECL(82,3328
static inline void chSemFastWaitI(118,4720
static inline void chSemFastSignalI(134,5056
static inline cnt_t chSemGetCounterI(149,5365

../ChibiOS/os/rt/include/chmempools.h,422
#define _CHMEMPOOLS_H_29,906
struct pool_header 56,2129
  struct pool_header    *ph_next;ph_next57,2151
  struct pool_header    *mp_next;mp_next65,2380
  size_t                mp_object_size;66,2460
  memgetfunc_t          mp_provider;68,2613
} memory_pool_t;70,2769
#define _MEMORYPOOL_DATA(85,3438
#define MEMORYPOOL_DECL(98,4009
static inline void chPoolAdd(137,5622
static inline void chPoolAddI(157,6294

../ChibiOS/os/rt/include/chstreams.h,457
#define _CHSTREAMS_H_39,1586
#define _base_sequential_stream_methods 44,1673
#define _base_sequential_stream_data59,2563
struct BaseSequentialStreamVMT 64,2673
  _base_sequential_stream_methods65,2707
  const struct BaseSequentialStreamVMT *vmt;vmt75,2949
} BaseSequentialStream;77,3027
#define chSequentialStreamWrite(96,3668
#define chSequentialStreamRead(111,4289
#define chSequentialStreamPut(127,4916
#define chSequentialStreamGet(141,5404

../ChibiOS/os/rt/include/chstats.h,476
#define _CHSTATS_H_29,910
  ucnt_t                n_irq;57,2141
  ucnt_t                n_ctxswc;58,2221
  time_measurement_t    m_crit_thd;59,2301
  time_measurement_t    m_crit_isr;61,2453
} kernel_stats_t;63,2611
#define _stats_increase_irq(94,3843
#define _stats_ctxswc(95,3874
#define _stats_start_measure_crit_thd(96,3907
#define _stats_stop_measure_crit_thd(97,3948
#define _stats_start_measure_crit_isr(98,3988
#define _stats_stop_measure_crit_isr(99,4029

../ChibiOS/os/rt/include/chlicense.h,1923
#define _CHLICENSE_H_29,908
#define CH_FEATURES_BASIC 39,1231
#define CH_FEATURES_INTERMEDIATE 40,1278
#define CH_FEATURES_FULL 41,1325
#define CH_DEPLOY_UNLIMITED 47,1427
#define CH_DEPLOY_NONE 48,1474
#define CH_LICENSE_GPL 55,1582
#define CH_LICENSE_GPL_EXCEPTION 56,1629
#define CH_LICENSE_COMMERCIAL_FREE 57,1676
#define CH_LICENSE_COMMERCIAL_DEVELOPER 58,1723
#define CH_LICENSE_COMMERCIAL_FULL 59,1770
#define CH_LICENSE_PARTNER 60,1817
#define CH_LICENSE 74,2412
#define CH_LICENSE_TYPE_STRING 86,2924
#define CH_LICENSE_ID_STRING 92,3145
#define CH_LICENSE_ID_CODE 98,3317
#define CH_LICENSE_MODIFIABLE_CODE 104,3506
#define CH_LICENSE_FEATURES 129,4435
#define CH_LICENSE_MAX_DEPLOY 136,4650
#define CH_LICENSE_TYPE_STRING 139,4763
#define CH_LICENSE_ID_STRING 140,4858
#define CH_LICENSE_ID_CODE 141,4909
#define CH_LICENSE_MODIFIABLE_CODE 142,4960
#define CH_LICENSE_FEATURES 143,5011
#define CH_LICENSE_MAX_DEPLOY 144,5074
#define CH_LICENSE_TYPE_STRING 147,5189
#define CH_LICENSE_ID_STRING 148,5265
#define CH_LICENSE_ID_CODE 149,5316
#define CH_LICENSE_MODIFIABLE_CODE 150,5373
#define CH_LICENSE_FEATURES 151,5424
#define CH_LICENSE_MAX_DEPLOY 152,5494
#define CH_LICENSE_TYPE_STRING 156,5623
#define CH_LICENSE_ID_STRING 157,5704
#define CH_LICENSE_ID_CODE 158,5771
#define CH_LICENSE_MODIFIABLE_CODE 159,5836
#define CH_LICENSE_FEATURES 160,5886
#define CH_LICENSE_DEPLOY_LIMIT 161,5948
#define CH_LICENSE_TYPE_STRING 165,6073
#define CH_LICENSE_ID_STRING 166,6144
#define CH_LICENSE_ID_CODE 167,6211
#define CH_LICENSE_MODIFIABLE_CODE 168,6276
#define CH_LICENSE_FEATURES 169,6326
#define CH_LICENSE_MAX_DEPLOY 170,6388
#define CH_LICENSE_TYPE_STRING 174,6519
#define CH_LICENSE_ID_STRING 175,6602
#define CH_LICENSE_ID_CODE 176,6668
#define CH_LICENSE_MODIFIABLE_CODE 177,6732
#define CH_LICENSE_FEATURES 178,6804
#define CH_LICENSE_MAX_DEPLOY 179,6874

../ChibiOS/os/rt/ports/ARMCMx/chcore_v6m.c,89
void NMI_Handler(61,2651
void PendSV_Handler(86,3426
void _port_irq_epilogue(110,4204

../ChibiOS/os/rt/ports/ARMCMx/compilers/IAR/chtypes.h,827
#define _CHTYPES_H_29,928
#define FALSE 42,1159
#define TRUE 49,1300
typedef uint32_t            rtcnt_t;57,1402
typedef uint64_t            rttime_t;58,1482
typedef uint32_t            syssts_t;59,1562
typedef uint8_t             tmode_t;60,1642
typedef uint8_t             tstate_t;61,1722
typedef uint8_t             trefs_t;62,1802
typedef uint8_t             tslices_t;63,1882
typedef uint32_t            tprio_t;64,1962
typedef int32_t             msg_t;65,2042
typedef int32_t             eventid_t;66,2122
typedef uint32_t            eventmask_t;67,2202
typedef uint32_t            eventflags_t;68,2282
typedef int32_t             cnt_t;69,2362
typedef uint32_t            ucnt_t;70,2442
#define ROMCONST 77,2645
#define NOINLINE84,2855
#define PORT_THD_FUNCTION(89,2943
#define PACKED_VAR 94,3056

../ChibiOS/os/rt/ports/ARMCMx/compilers/GCC/chtypes.h,828
#define _CHTYPES_H_29,928
#define FALSE 42,1159
#define TRUE 49,1300
typedef uint32_t            rtcnt_t;57,1395
typedef uint64_t            rttime_t;58,1475
typedef uint32_t            syssts_t;59,1555
typedef uint8_t             tmode_t;60,1635
typedef uint8_t             tstate_t;61,1715
typedef uint8_t             trefs_t;62,1795
typedef uint8_t             tslices_t;63,1875
typedef uint32_t            tprio_t;64,1955
typedef int32_t             msg_t;65,2035
typedef int32_t             eventid_t;66,2115
typedef uint32_t            eventmask_t;67,2195
typedef uint32_t            eventflags_t;68,2275
typedef int32_t             cnt_t;69,2355
typedef uint32_t            ucnt_t;70,2435
#define ROMCONST 77,2638
#define NOINLINE 84,2848
#define PORT_THD_FUNCTION(89,2962
#define PACKED_VAR 94,3075

../ChibiOS/os/rt/ports/ARMCMx/compilers/RVCT/chtypes.h,827
#define _CHTYPES_H_29,930
#define FALSE 42,1161
#define TRUE 49,1302
typedef uint32_t            rtcnt_t;57,1404
typedef uint64_t            rttime_t;58,1484
typedef uint32_t            syssts_t;59,1564
typedef uint8_t             tmode_t;60,1644
typedef uint8_t             tstate_t;61,1724
typedef uint8_t             trefs_t;62,1804
typedef uint8_t             tslices_t;63,1884
typedef uint32_t            tprio_t;64,1964
typedef int32_t             msg_t;65,2044
typedef int32_t             eventid_t;66,2124
typedef uint32_t            eventmask_t;67,2204
typedef uint32_t            eventflags_t;68,2284
typedef int32_t             cnt_t;69,2364
typedef uint32_t            ucnt_t;70,2444
#define ROMCONST 77,2647
#define NOINLINE84,2857
#define PORT_THD_FUNCTION(89,2945
#define PACKED_VAR 94,3058

../ChibiOS/os/rt/ports/ARMCMx/chcore.h,668
#define _CHCORE_H_29,917
#define PORT_ARCHITECTURE_ARM42,1306
#define PORT_COMPILER_NAME 53,1640
#define PORT_COMPILER_NAME 56,1729
#define PORT_COMPILER_NAME 59,1803
#define PORT_USE_ALT_TIMER 83,2593
typedef void *regarm_t;regarm_t101,3315
typedef uint64_t stkalign_t;109,3637
struct port_extctx 121,4111
struct port_intctx 128,4281
struct context 137,4593
  struct port_intctx *r13;r13138,4611
#define CORTEX_PRIORITY_LEVELS 150,4973
#define CORTEX_MINIMUM_PRIORITY 157,5245
#define CORTEX_MAXIMUM_PRIORITY 163,5428
#define CORTEX_PRIO_MASK(168,5547
#define PORT_IRQ_IS_VALID_PRIORITY(174,5736
#define PORT_IRQ_IS_VALID_KERNEL_PRIORITY(180,5926

../ChibiOS/os/rt/ports/ARMCMx/chcore_timer.h,291
#define _CHCORE_TIMER_H_29,907
static inline void port_timer_start_alarm(71,2962
static inline void port_timer_stop_alarm(81,3119
static inline void port_timer_set_alarm(93,3321
static inline systime_t port_timer_get_time(105,3518
static inline systime_t port_timer_get_alarm(117,3734

../ChibiOS/os/rt/ports/ARMCMx/chcore_v6m.h,2129
#define _CHCORE_V6M_H_29,929
#define PORT_SUPPORTS_RT 38,1270
#define CORTEX_PRIORITY_PENDSV 46,1528
#define PORT_IDLE_THREAD_STACK_SIZE 62,2339
#define PORT_INT_REQUIRED_STACK 75,2895
#define CORTEX_ENABLE_WFI_IDLE 82,3074
#define CORTEX_ALTERNATE_SWITCH 91,3352
#define PORT_ARCHITECTURE_ARM_v6M107,3884
#define PORT_ARCHITECTURE_NAME 112,3982
#define PORT_CORE_VARIANT_NAME 117,4092
#define PORT_ARCHITECTURE_ARM_v6M120,4213
#define PORT_ARCHITECTURE_NAME 121,4248
#define PORT_CORE_VARIANT_NAME 122,4299
#define PORT_INFO 129,4484
#define PORT_INFO 131,4557
#define CORTEX_MAX_KERNEL_PRIORITY 139,4774
#define CORTEX_MAX_KERNEL_PRIORITY 141,4824
struct port_extctx 153,5324
  regarm_t      r0;154,5346
  regarm_t      r1;155,5367
  regarm_t      r2;156,5388
  regarm_t      r3;157,5409
  regarm_t      r12;158,5430
  regarm_t      lr_thd;159,5452
  regarm_t      pc;160,5477
  regarm_t      xpsr;161,5498
struct port_intctx 164,5527
  regarm_t      r8;165,5549
  regarm_t      r9;166,5570
  regarm_t      r10;167,5591
  regarm_t      r11;168,5613
  regarm_t      r4;169,5635
  regarm_t      r5;170,5656
  regarm_t      r6;171,5677
  regarm_t      r7;172,5698
  regarm_t      lr;173,5719
#define PORT_SETUP_CONTEXT(186,6226
#define PORT_WA_SIZE(199,6920
#define PORT_IRQ_PROLOGUE(209,7366
#define PORT_IRQ_PROLOGUE(212,7534
#define PORT_IRQ_PROLOGUE(215,7683
#define PORT_IRQ_EPILOGUE(224,7983
#define PORT_IRQ_HANDLER(231,8213
#define PORT_FAST_IRQ_HANDLER(238,8433
#define port_switch(251,9024
#define port_switch(253,9085
static inline void port_init(285,10393
static inline syssts_t port_get_irq_status(295,10626
static inline bool port_irq_enabled(309,11028
static inline bool port_is_isr_context(321,11347
static inline void port_lock(330,11564
static inline void port_unlock(339,11743
static inline void port_lock_from_isr(349,11998
static inline void port_unlock_from_isr(359,12258
static inline void port_disable(367,12391
static inline void port_suspend(375,12542
static inline void port_enable(383,12668
static inline void port_wait_for_interrupt(396,13123

../ChibiOS/os/rt/ports/ARMCMx/chcore_v7m.h,3582
#define _CHCORE_V7M_H_29,929
#define PORT_SUPPORTS_RT 38,1262
#define CORTEX_BASEPRI_DISABLED 43,1370
#define PORT_IDLE_THREAD_STACK_SIZE 59,2206
#define PORT_INT_REQUIRED_STACK 72,2786
#define CORTEX_ENABLE_WFI_IDLE 79,2965
#define CORTEX_USE_FPU 87,3183
#define CORTEX_SIMPLIFIED_PRIORITY 101,3764
#define CORTEX_PRIORITY_SVCALL 112,4136
#define CORTEX_VTOR_INIT 122,4543
#define CORTEX_PRIGROUP_INIT 131,4849
#define PORT_ARCHITECTURE_ARM_v7M146,5346
#define PORT_ARCHITECTURE_NAME 151,5444
#define PORT_CORE_VARIANT_NAME 156,5554
#define PORT_ARCHITECTURE_ARM_v7ME159,5636
#define PORT_ARCHITECTURE_NAME 160,5672
#define PORT_CORE_VARIANT_NAME 162,5744
#define PORT_CORE_VARIANT_NAME 164,5805
#define PORT_ARCHITECTURE_ARM_v7ME168,5895
#define PORT_ARCHITECTURE_NAME 169,5931
#define PORT_CORE_VARIANT_NAME 171,6003
#define PORT_CORE_VARIANT_NAME 173,6064
#define PORT_INFO 181,6259
#define PORT_INFO 183,6330
#define CORTEX_MAX_KERNEL_PRIORITY 191,6545
#define CORTEX_BASEPRI_KERNEL 196,6675
#define CORTEX_MAX_KERNEL_PRIORITY 200,6811
#define CORTEX_PRIORITY_PENDSV 209,7100
struct port_extctx 222,7707
  regarm_t      r0;223,7729
  regarm_t      r1;224,7750
  regarm_t      r2;225,7771
  regarm_t      r3;226,7792
  regarm_t      r12;227,7813
  regarm_t      lr_thd;228,7835
  regarm_t      pc;229,7860
  regarm_t      xpsr;230,7881
  regarm_t      s0;232,7924
  regarm_t      s1;233,7945
  regarm_t      s2;234,7966
  regarm_t      s3;235,7987
  regarm_t      s4;236,8008
  regarm_t      s5;237,8029
  regarm_t      s6;238,8050
  regarm_t      s7;239,8071
  regarm_t      s8;240,8092
  regarm_t      s9;241,8113
  regarm_t      s10;242,8134
  regarm_t      s11;243,8156
  regarm_t      s12;244,8178
  regarm_t      s13;245,8200
  regarm_t      s14;246,8222
  regarm_t      s15;247,8244
  regarm_t      fpscr;248,8266
  regarm_t      reserved;249,8290
struct port_intctx 253,8352
  regarm_t      s16;255,8394
  regarm_t      s17;256,8416
  regarm_t      s18;257,8438
  regarm_t      s19;258,8460
  regarm_t      s20;259,8482
  regarm_t      s21;260,8504
  regarm_t      s22;261,8526
  regarm_t      s23;262,8548
  regarm_t      s24;263,8570
  regarm_t      s25;264,8592
  regarm_t      s26;265,8614
  regarm_t      s27;266,8636
  regarm_t      s28;267,8658
  regarm_t      s29;268,8680
  regarm_t      s30;269,8702
  regarm_t      s31;270,8724
  regarm_t      r4;272,8775
  regarm_t      r5;273,8796
  regarm_t      r6;274,8817
  regarm_t      r7;275,8838
  regarm_t      r8;276,8859
  regarm_t      r9;277,8880
  regarm_t      r10;278,8901
  regarm_t      r11;279,8923
  regarm_t      lr;280,8945
#define PORT_SETUP_CONTEXT(293,9452
#define PORT_WA_SIZE(306,10146
#define PORT_IRQ_PROLOGUE(315,10545
#define PORT_IRQ_EPILOGUE(322,10734
#define PORT_IRQ_HANDLER(329,10955
#define PORT_FAST_IRQ_HANDLER(336,11175
#define port_switch(349,11766
#define port_switch(351,11827
static inline void port_init(383,13128
static inline syssts_t port_get_irq_status(410,13955
static inline bool port_irq_enabled(430,14546
static inline bool port_is_isr_context(446,15039
static inline void port_lock(456,15281
static inline void port_unlock(480,15806
static inline void port_lock_from_isr(495,16251
static inline void port_unlock_from_isr(506,16537
static inline void port_disable(516,16788
static inline void port_suspend(526,17084
static inline void port_enable(540,17421
static inline void port_wait_for_interrupt(556,17994
static inline rtcnt_t port_rt_get_counter_value(568,18240

../ChibiOS/os/rt/ports/ARMCMx/chcore_v7m.c,89
void SVC_Handler(62,2723
void PendSV_Handler(94,3735
void _port_irq_epilogue(122,4629

../ChibiOS/os/rt/ports/ARMCMx/cmsis_os/cmsis_os.c,1185
int32_t cmsis_os_started;42,1486
static memory_pool_t sempool;52,2005
static semaphore_t semaphores[semaphores53,2036
static memory_pool_t timpool;55,2096
static struct os_timer_cb timers[timers56,2127
static void timer_cb(65,2486
osStatus osKernelInitialize(84,3112
osStatus osKernelStart(103,3551
osThreadId osThreadCreate(115,3709
osStatus osThreadTerminate(132,4406
osStatus osThreadSetPriority(149,4844
osTimerId osTimerCreate(210,6581
osStatus osTimerStart(225,6954
osStatus osTimerStop(239,7271
osStatus osTimerDelete(249,7408
int32_t osSignalSet(260,7588
int32_t osSignalClear(274,7925
osEvent osSignalWait(290,8221
osSemaphoreId osSemaphoreCreate(315,8976
int32_t osSemaphoreWait(328,9274
osStatus osSemaphoreRelease(345,9741
osStatus osSemaphoreDelete(359,10098
osMutexId osMutexCreate(372,10397
osStatus osMutexWait(384,10624
osStatus osMutexRelease(401,11080
osStatus osMutexDelete(415,11425
osPoolId osPoolCreate(428,11758
void *osPoolAlloc(osPoolAlloc439,12050
void *osPoolCAlloc(osPoolCAlloc452,12313
osStatus osPoolFree(463,12533
osMessageQId osMessageCreate(477,12913
osStatus osMessagePut(496,13385
osEvent osMessageGet(523,14142

../ChibiOS/os/rt/ports/ARMCMx/cmsis_os/cmsis_os.h,4979
#define _CMSIS_OS_H_32,989
#define osCMSIS 43,1313
#define osKernelSystemId 48,1399
#define osCMSIS_KERNEL 53,1514
#define osFeature_MainThread 61,1780
#define osFeature_Pool 62,1826
#define osFeature_MailQ 63,1865
#define osFeature_MessageQ 64,1904
#define osFeature_Signals 65,1943
#define osFeature_Semaphore 66,1983
#define osFeature_Wait 67,2038
#define osFeature_SysTick 68,2077
#define osWaitForever 74,2194
#define osKernelSysTickFrequency 79,2293
#define CMSIS_CFG_DEFAULT_STACK 89,2707
#define CMSIS_CFG_NUM_SEMAPHORES 96,2872
#define CMSIS_CFG_NUM_TIMERS 103,3019
  osPriorityIdle 138,4062
  osPriorityLow 139,4097
  osPriorityBelowNormal 140,4132
  osPriorityNormal 141,4167
  osPriorityAboveNormal 142,4201
  osPriorityHigh 143,4236
  osPriorityRealtime 144,4271
  osPriorityError 145,4306
  osPriorityError           = 0x84x84145,4306
} osPriority;146,4342
  osOK 152,4419
  osEventSignal 153,4453
  osEventSignal             = 0x08,x08153,4453
  osEventMessage 154,4490
  osEventMessage            = 0x10,x10154,4490
  osEventMail 155,4527
  osEventMail               = 0x20,x20155,4527
  osEventTimeout 156,4564
  osEventTimeout            = 0x40,x40156,4564
  osErrorParameter 157,4601
  osErrorParameter          = 0x80,x80157,4601
  osErrorResource 158,4638
  osErrorResource           = 0x81,x81158,4638
  osErrorTimeoutResource 159,4675
  osErrorTimeoutResource    = 0xC1,xC1159,4675
  osErrorISR 160,4712
  osErrorISR                = 0x82,x82160,4712
  osErrorISRRecursive 161,4749
  osErrorISRRecursive       = 0x83,x83161,4749
  osErrorPriority 162,4786
  osErrorPriority           = 0x84,x84162,4786
  osErrorNoMemory 163,4823
  osErrorNoMemory           = 0x85,x85163,4823
  osErrorValue 164,4860
  osErrorValue              = 0x86,x86164,4860
  osErrorOS 165,4897
  osErrorOS                 = 0xFF,xFF165,4897
  os_status_reserved 166,4934
  os_status_reserved        = 0x7FFFFFFFx7FFFFFFF166,4934
} osStatus;167,4976
  osTimerOnce 173,5052
  osTimerPeriodic 174,5086
} os_timer_type;175,5119
typedef void (*os_pthread)os_pthread180,5188
typedef void (*os_ptimer)os_ptimer185,5289
typedef thread_t *osThreadId;osThreadId190,5406
typedef struct os_timer_cb 195,5502
  virtual_timer_t           vt;196,5532
  os_timer_type             type;197,5565
  os_ptimer                 ptimer;198,5600
  void                      *argument;argument199,5637
  uint32_t                  millisec;200,5677
} *osTimerId;osTimerId201,5716
typedef binary_semaphore_t *osMutexId;osMutexId206,5796
typedef semaphore_t *osSemaphoreId;osSemaphoreId211,5905
typedef memory_pool_t *osPoolId;osPoolId216,6013
typedef struct mailbox *osMessageQId;osMessageQId221,6120
  osStatus                  status;227,6220
    uint32_t                v;229,6268
    void                    *p;p230,6300
    int32_t                 signals;231,6333
  } value;232,6371
    osMessageQId            message_id;235,6436
  } def;236,6477
} osEvent;237,6487
typedef struct os_thread_def 242,6559
  os_pthread                pthread;243,6591
  osPriority                tpriority;244,6629
  uint32_t                  stacksize;245,6669
} osThreadDef_t;246,6709
typedef struct os_timer_def 251,6786
  os_ptimer                 ptimer;252,6817
} osTimerDef_t;253,6854
typedef struct os_mutex_def 258,6930
  uint32_t                  dummy;259,6961
} osMutexDef_t;260,6997
typedef struct os_semaphore_def 265,7077
  uint32_t                  dummy;266,7112
} osSemaphoreDef_t;267,7148
typedef struct os_pool_def 272,7234
  uint32_t                  pool_sz;273,7264
  uint32_t                  item_sz;274,7302
  memory_pool_t             *pool;pool275,7340
  void                      *items;items276,7376
} osPoolDef_t;277,7413
typedef struct os_messageQ_def 282,7496
  uint32_t                  queue_sz;283,7530
  uint32_t                  item_sz;284,7569
  mailbox_t                 *mailbox;mailbox285,7607
  void                      *items;items286,7646
} osMessageQDef_t;287,7683
#define osKernelSysTickMicroSec(296,8039
#define osThreadDef(304,8335
#define osThreadDef(307,8472
#define osThread(318,8931
#define osTimerDef(324,9058
#define osTimerDef(327,9193
#define osTimer(336,9493
#define osMutexDef(342,9610
#define osMutexDef(344,9689
#define osMutex(350,9821
#define osSemaphoreDef(356,9942
#define osSemaphoreDef(359,10133
#define osSemaphore(366,10332
#define osPoolDef(372,10463
#define osPoolDef(375,10596
#define osPool(389,11297
#define osMessageQDef(395,11420
#define osMessageQDef(398,11561
#define osMessageQ(412,12264
static inline int32_t osKernelRunning(469,14848
static inline uint32_t osKernelSysTick(477,14979
static inline osThreadId osThreadGetId(485,15127
static inline osStatus osThreadYield(493,15269
static inline osPriority osThreadGetPriority(503,15410
static inline osStatus osDelay(511,15569

../ChibiOS/os/hal/osal/rt/osal.h,3431
#define _OSAL_H_26,756
#define FALSE 43,1198
#define TRUE 47,1299
#define OSAL_SUCCESS 50,1363
#define OSAL_FAILED 51,1414
#define MSG_OK 59,1523
#define MSG_RESET 60,1575
#define MSG_TIMEOUT 61,1630
#define TIME_IMMEDIATE 70,1768
#define TIME_INFINITE 71,1828
#define OSAL_ST_MODE_NONE 79,1955
#define OSAL_ST_MODE_PERIODIC 80,2002
#define OSAL_ST_MODE_FREERUNNING 81,2049
#define OSAL_ST_RESOLUTION 91,2221
#define OSAL_ST_FREQUENCY 96,2354
#define OSAL_ST_MODE 102,2544
#define OSAL_ST_MODE 104,2618
typedef uint32_t syssts_t;134,3897
typedef int32_t msg_t;141,3984
typedef uint32_t systime_t;148,4077
typedef uint32_t rtcnt_t;155,4172
typedef thread_t * thread_reference_t;162,4267
typedef uint32_t eventflags_t;169,4376
  volatile eventflags_t flags;182,4830
} event_source_t;184,4981
typedef semaphore_t mutex_t;194,5244
typedef uint32_t mutex_t;196,5281
  thread_reference_t    tr;208,5647
} threads_queue_t;209,5676
#define osalQueueInit 217,6013
#define osalQueueWakeupAllI 218,6062
#define osalQueueWakeupOneI 219,6113
#define osalQueueGoSleepTimeoutS 220,6165
#define osalEventInit 221,6225
#define osalDbgAssert(241,6825
#define osalDbgCheck(253,7193
#define osalDbgCheckClassI(259,7332
#define osalDbgCheckClassS(265,7481
#define OSAL_IRQ_IS_VALID_PRIORITY(275,7661
#define OSAL_IRQ_PROLOGUE(281,7854
#define OSAL_IRQ_EPILOGUE(287,8018
#define OSAL_IRQ_HANDLER(295,8268
#define OSAL_S2ST(312,8668
#define OSAL_MS2ST(324,9001
#define OSAL_US2ST(336,9338
#define OSAL_S2RTC(354,9818
#define OSAL_MS2RTC(368,10310
#define OSAL_US2RTC(382,10809
#define osalThreadSleepSeconds(399,11292
#define osalThreadSleepMilliseconds(412,11741
#define osalThreadSleepMicroseconds(425,12198
static inline void osalInit(449,12919
static inline void osalSysHalt(460,13085
static inline void osalSysDisable(470,13238
static inline void osalSysEnable(480,13376
static inline void osalSysLock(491,13599
static inline void osalSysUnlock(502,13818
static inline void osalSysLockFromISR(513,14038
static inline void osalSysUnlockFromISR(524,14268
static inline syssts_t osalSysGetStatusAndLockX(542,14896
static inline void osalSysRestoreStatusX(556,15307
static inline void osalSysPolledDelayX(571,15642
static inline void osalOsTimerHandlerI(583,15979
static inline void osalOsRescheduleS(598,16405
static inline systime_t osalOsGetSystemTimeX(616,16953
static inline bool osalOsIsTimeWithinX(635,17668
static inline void osalThreadSleepS(654,18336
static inline void osalThreadSleep(671,18861
static inline msg_t osalThreadSuspendS(686,19261
static inline msg_t osalThreadSuspendTimeoutS(710,20190
static inline void osalThreadResumeI(726,20691
static inline void osalThreadResumeS(741,21106
static inline void osalThreadQueueObjectInit(753,21354
static inline msg_t osalThreadEnqueueTimeoutS(781,22557
static inline void osalThreadDequeueNextI(795,22944
static inline void osalThreadDequeueAllI(808,23257
static inline void osalEventObjectInit(821,23554
static inline void osalEventObjectInit(826,23654
static inline void osalEventBroadcastFlagsI(841,23997
static inline void osalEventBroadcastFlagsI(847,24179
static inline void osalEventBroadcastFlags(863,24597
static inline void osalEventBroadcastFlags(869,24776
static inline void osalMutexObjectInit(884,25115
static inline void osalMutexLock(904,25548
static inline void osalMutexUnlock(928,26271

../ChibiOS/os/hal/include/can.h,436
#define _CAN_H_26,767
#define CAN_LIMIT_WARNING 41,1175
#define CAN_LIMIT_ERROR 45,1257
#define CAN_BUS_OFF_ERROR 49,1347
#define CAN_FRAMING_ERROR 53,1453
#define CAN_OVERFLOW_ERROR 57,1543
#define CAN_ANY_MAILBOX 63,1648
#define CAN_USE_SLEEP_MODE 80,2314
  CAN_UNINIT 96,2944
  CAN_STOP 97,3024
  CAN_STARTING 98,3104
  CAN_READY 99,3184
  CAN_SLEEP 100,3264
} canstate_t;101,3344
#define CAN_MAILBOX_TO_MASK(116,3739

../ChibiOS/os/hal/include/i2c.h,618
#define _I2C_H_30,874
#define I2C_NO_ERROR 43,1293
#define I2C_BUS_ERROR 44,1373
#define I2C_ARBITRATION_LOST 45,1453
#define I2C_ACK_FAILURE 46,1533
#define I2C_OVERRUN 47,1613
#define I2C_PEC_ERROR 48,1693
#define I2C_TIMEOUT 50,1842
#define I2C_SMB_ALERT 51,1922
#define I2C_USE_MUTUAL_EXCLUSION 62,2397
  I2C_UNINIT 77,3016
  I2C_STOP 78,3096
  I2C_READY 79,3176
  I2C_ACTIVE_TX 80,3256
  I2C_ACTIVE_RX 81,3336
  I2C_LOCKED 82,3416
} i2cstate_t;83,3496
#define _i2c_wakeup_isr(98,3934
#define _i2c_wakeup_error_isr(111,4413
#define i2cMasterTransmit(121,4842
#define i2cMasterReceive(129,5145

../ChibiOS/os/hal/include/serial_usb.h,751
#define _SERIAL_USB_H_26,800
#define SERIAL_USB_BUFFERS_SIZE 52,1809
#define SERIAL_USB_BUFFERS_NUMBER 60,2022
  SDU_UNINIT 80,2737
  SDU_STOP 81,2817
  SDU_READY 82,2897
} sdustate_t;83,2977
typedef struct SerialUSBDriver SerialUSBDriver;88,3066
  USBDriver                 *usbp;usbp99,3397
  usbep_t                   bulk_in;103,3512
  usbep_t                   bulk_out;107,3630
  usbep_t                   int_in;113,3886
} SerialUSBConfig;114,3923
#define _serial_usb_driver_data 119,3999
#define _serial_usb_driver_methods 140,5363
struct SerialUSBDriverVMT 148,5588
  _serial_usb_driver_methods149,5617
struct SerialUSBDriver 159,5853
  const struct SerialUSBDriverVMT *vmt;vmt161,5918
  _serial_usb_driver_data162,5959

../ChibiOS/os/hal/include/adc.h,620
#define _ADC_H_26,767
#define ADC_USE_WAIT 47,1553
#define ADC_USE_MUTUAL_EXCLUSION 55,1819
  ADC_UNINIT 71,2449
  ADC_STOP 72,2529
  ADC_READY 73,2609
  ADC_ACTIVE 74,2689
  ADC_COMPLETE 75,2769
  ADC_ERROR 76,2849
} adcstate_t;77,2929
#define _adc_reset_i(97,3485
#define _adc_reset_s(107,3772
#define _adc_wakeup_isr(117,4034
#define _adc_timeout_isr(130,4510
#define _adc_reset_i(137,4858
#define _adc_reset_s(138,4886
#define _adc_wakeup_isr(139,4914
#define _adc_timeout_isr(140,4945
#define _adc_isr_half_code(155,5366
#define _adc_isr_full_code(175,6133
#define _adc_isr_error_code(226,9330

../ChibiOS/os/hal/include/rtc.h,879
#define _RTC_H_30,874
#define RTC_BASE_YEAR 45,1335
#define RTC_FAT_TIME_SECONDS_MASK 51,1445
#define RTC_FAT_TIME_MINUTES_MASK 52,1494
#define RTC_FAT_TIME_HOURS_MASK 53,1543
#define RTC_FAT_DATE_DAYS_MASK 54,1592
#define RTC_FAT_DATE_MONTHS_MASK 55,1641
#define RTC_FAT_DATE_YEARS_MASK 56,1690
#define RTC_DAY_CATURDAY 63,1803
#define RTC_DAY_MONDAY 64,1843
#define RTC_DAY_TUESDAY 65,1883
#define RTC_DAY_WEDNESDAY 66,1923
#define RTC_DAY_THURSDAY 67,1963
#define RTC_DAY_FRIDAY 68,2003
#define RTC_DAY_SATURDAY 69,2043
#define RTC_DAY_SUNDAY 70,2083
typedef struct RTCDriver RTCDriver;88,2942
  uint32_t      year:year95,3139
  uint32_t      month:month96,3219
  uint32_t      dstflag:dstflag97,3299
  uint32_t      dayofweek:dayofweek98,3379
  uint32_t      day:day99,3459
  uint32_t      millisecond:millisecond100,3539
} RTCDateTime;102,3640

../ChibiOS/os/hal/include/pal.h,1994
#define _PAL_H_26,791
#define PAL_MODE_RESET 44,1389
#define PAL_MODE_UNCONNECTED 53,1732
#define PAL_MODE_INPUT 58,1827
#define PAL_MODE_INPUT_PULLUP 63,1934
#define PAL_MODE_INPUT_PULLDOWN 68,2043
#define PAL_MODE_INPUT_ANALOG 73,2131
#define PAL_MODE_OUTPUT_PUSHPULL 78,2222
#define PAL_MODE_OUTPUT_OPENDRAIN 83,2314
#define PAL_LOW 93,2465
#define PAL_HIGH 98,2554
  ioportid_t            portid;126,3719
  ioportmask_t          mask;132,3925
  uint_fast8_t          offset;136,4049
} IOBus;137,4082
#define PAL_PORT_BIT(151,4602
#define PAL_GROUP_MASK(162,4917
#define _IOBUS_DATA(175,5390
#define IOBUS_DECL(186,5763
#define palInit(204,6320
#define palReadPort(218,6773
#define palReadPort(220,6826
#define palReadLatch(237,7380
#define palReadLatch(239,7434
#define palWritePort(254,7917
#define palWritePort(256,7987
#define palSetPort(276,8803
#define palSetPort(279,8940
#define palClearPort(299,9760
#define palClearPort(302,9898
#define palTogglePort(322,10721
#define palTogglePort(325,10858
#define palReadGroup(341,11369
#define palReadGroup(344,11501
#define palWriteGroup(361,12096
#define palWriteGroup(365,12316
#define palSetGroupMode(385,13002
#define palSetGroupMode(387,13060
#define palReadPad(408,13860
#define palReadPad(410,13934
#define palWritePad(434,14962
#define palWritePad(438,15172
#define palSetPad(459,16066
#define palSetPad(461,16139
#define palClearPad(482,17024
#define palClearPad(484,17101
#define palTogglePad(505,17979
#define palTogglePad(507,18058
#define palSetPadMode(526,18751
#define palSetPadMode(529,18891
#define palReadLine(544,19336
#define palReadLine(546,19412
#define palWriteLine(560,19819
#define palWriteLine(562,19904
#define palSetLine(574,20214
#define palSetLine(576,20288
#define palClearLine(588,20587
#define palClearLine(590,20665
#define palToggleLine(602,20956
#define palToggleLine(604,21036
#define palSetLineMode(617,21353
#define palSetLineMode(620,21493

../ChibiOS/os/hal/include/spi.h,558
#define _SPI_H_26,767
#define SPI_USE_WAIT 47,1553
#define SPI_USE_MUTUAL_EXCLUSION 55,1819
  SPI_UNINIT 71,2449
  SPI_STOP 72,2529
  SPI_READY 73,2609
  SPI_ACTIVE 74,2689
  SPI_COMPLETE 75,2769
} spistate_t;76,2849
#define spiSelectI(95,3344
#define spiUnselectI(107,3708
#define spiStartIgnoreI(124,4383
#define spiStartExchangeI(146,5365
#define spiStartSendI(166,6244
#define spiStartReceiveI(186,7127
#define spiPolledExchange(204,8083
#define _spi_wakeup_isr(219,8418
#define _spi_wakeup_isr(225,8764
#define _spi_isr_code(242,9252

../ChibiOS/os/hal/include/st.h,85
#define _ST_H_28,884
#define stGetCounter(65,2442
#define stIsAlarmActive(76,2708

../ChibiOS/os/hal/include/hal_channels.h,995
#define _HAL_CHANNELS_H_37,1506
#define _base_channel_methods 42,1590
#define _base_channel_data 59,2616
struct BaseChannelVMT 67,2831
  _base_channel_methods68,2856
  const struct BaseChannelVMT *vmt;vmt80,3181
} BaseChannel;82,3240
#define chnPutTimeout(107,4217
#define chnGetTimeout(127,5086
#define chnWrite(142,5627
#define chnWriteTimeout(161,6458
#define chnRead(176,7003
#define chnReadTimeout(195,7818
#define CHN_NO_ERROR 203,8020
#define CHN_CONNECTED 205,8104
#define CHN_DISCONNECTED 207,8191
#define CHN_INPUT_AVAILABLE 209,8289
#define CHN_OUTPUT_EMPTY 211,8372
#define CHN_TRANSMISSION_END 213,8453
#define _base_asynchronous_channel_methods 219,8584
#define _base_asynchronous_channel_data 225,8809
struct BaseAsynchronousChannelVMT 235,9185
  _base_asynchronous_channel_methods236,9222
  const struct BaseAsynchronousChannelVMT *vmt;vmt248,9560
} BaseAsynchronousChannel;250,9644
#define chnGetEventSource(266,10073
#define chnAddFlagsI(280,10574

../ChibiOS/os/hal/include/pwm.h,818
#define _PWM_H_26,767
#define PWM_OUTPUT_MASK 41,1188
#define PWM_OUTPUT_DISABLED 46,1302
#define PWM_OUTPUT_ACTIVE_HIGH 51,1429
#define PWM_OUTPUT_ACTIVE_LOW 56,1556
  PWM_UNINIT 75,2436
  PWM_STOP 76,2516
  PWM_READY 77,2596
} pwmstate_t;78,2676
typedef struct PWMDriver PWMDriver;83,2763
typedef void (*pwmcallback_t)pwmcallback_t90,2924
#define PWM_FRACTION_TO_WIDTH(116,3918
#define PWM_DEGREES_TO_WIDTH(133,4724
#define PWM_PERCENTAGE_TO_WIDTH(149,5437
#define pwmChangePeriodI(172,6246
#define pwmEnableChannelI(191,7086
#define pwmDisableChannelI(210,7905
#define pwmIsChannelEnabledI(224,8429
#define pwmEnablePeriodicNotificationI(236,8890
#define pwmDisablePeriodicNotificationI(248,9324
#define pwmEnableChannelNotificationI(262,9901
#define pwmDisableChannelNotificationI(276,10487

../ChibiOS/os/hal/include/mmc_spi.h,687
#define _MMC_SPI_H_26,773
#define MMC_CMD0_RETRY 34,1098
#define MMC_CMD1_RETRY 35,1139
#define MMC_ACMD41_RETRY 36,1181
#define MMC_WAIT_DATA 37,1223
#define MMC_NICE_WAITING 56,2022
  SPIDriver             *spip;spip79,2861
  const SPIConfig       *lscfg;lscfg83,2976
  const SPIConfig       *hscfg;hscfg87,3088
} MMCConfig;88,3121
#define _mmc_driver_methods 93,3191
struct MMCDriverVMT 101,3399
  _mmc_driver_methods102,3422
  const struct MMCDriverVMT *vmt;vmt114,3625
  const MMCConfig       *config;config119,3743
  bool                  block_addresses;123,3844
} MMCDriver;124,3886
#define mmcIsCardInserted(148,4672
#define mmcIsWriteProtected(160,4997

../ChibiOS/os/hal/include/hal_files.h,664
#define _HAL_FILES_H_36,1520
#define FILE_OK 45,1639
#define FILE_ERROR 50,1737
#define FILE_EOF 55,1847
typedef uint32_t fileoffset_t;61,1936
#define _file_stream_methods 66,2022
#define _file_stream_data 84,3106
struct FileStreamVMT 92,3320
  _file_stream_methods93,3344
  const struct FileStreamVMT *vmt;vmt104,3579
} FileStream;106,3636
#define fileStreamWrite(126,4289
#define fileStreamRead(142,4927
#define fileStreamPut(159,5566
#define fileStreamGet(174,6066
#define fileStreamClose(187,6410
#define fileStreamGetError(198,6761
#define fileStreamGetSize(209,7044
#define fileStreamGetPosition(220,7360
#define fileStreamSeek(233,7763

../ChibiOS/os/hal/include/gpt.h,355
#define _GPT_H_26,767
  GPT_UNINIT 50,1896
  GPT_STOP 51,1976
  GPT_READY 52,2056
  GPT_CONTINUOUS 53,2136
  GPT_ONESHOT 54,2216
} gptstate_t;55,2296
typedef struct GPTDriver GPTDriver;60,2383
typedef void (*gptcallback_t)gptcallback_t67,2539
#define gptChangeIntervalI(86,3252
#define gptGetIntervalX(99,3665
#define gptGetCounterX(112,4127

../ChibiOS/os/hal/include/hal_buffers.h,1041
#define _HAL_BUFFERS_H_26,792
typedef struct io_buffers_queue io_buffers_queue_t;47,1858
typedef void (*bqnotify_t)bqnotify_t54,2033
struct io_buffers_queue 59,2150
  threads_queue_t       waiting;63,2232
  volatile size_t       bcounter;67,2319
  uint8_t               *bwrptr;bwrptr71,2405
  uint8_t               *brdptr;brdptr75,2489
  uint8_t               *btop;btop79,2585
  size_t                bsize;86,2846
  size_t                bn;90,2926
  uint8_t               *buffers;buffers94,3009
  uint8_t               *ptr;ptr99,3185
  uint8_t               *top;top103,3281
  bqnotify_t            notify;107,3369
  void                  *link;link111,3458
typedef io_buffers_queue_t input_buffers_queue_t;117,3551
typedef io_buffers_queue_t output_buffers_queue_t;122,3660
#define BQ_BUFFER_SIZE(134,4137
#define bqSizeX(149,4519
#define bqSpaceI(161,4904
#define bqGetLinkX(171,5161
#define ibqIsEmptyI(183,5530
#define ibqIsFullI(195,5915
#define obqIsEmptyI(210,6505
#define obqIsFullI(225,7092

../ChibiOS/os/hal/include/dac.h,681
#define _DAC_H_26,767
#define DAC_USE_WAIT 47,1553
#define DAC_USE_MUTUAL_EXCLUSION 55,1819
  DAC_UNINIT 71,2449
  DAC_STOP 72,2529
  DAC_READY 73,2609
  DAC_ACTIVE 74,2689
  DAC_COMPLETE 75,2769
  DAC_ERROR 76,2849
} dacstate_t;77,2920
#define _dac_wait_s(102,3719
#define _dac_reset_i(111,3941
#define _dac_reset_s(120,4174
#define _dac_wakeup_isr(129,4382
#define _dac_timeout_isr(142,4858
#define _dac_wait_s(149,5206
#define _dac_reset_i(150,5233
#define _dac_reset_s(151,5261
#define _dac_wakeup_isr(152,5289
#define _dac_timeout_isr(153,5320
#define _dac_isr_half_code(168,5741
#define _dac_isr_full_code(188,6508
#define _dac_isr_error_code(218,8046

../ChibiOS/os/hal/include/sdc.h,920
#define _SDC_H_26,767
#define SDC_MODE_CARDTYPE_MASK 38,1128
#define SDC_MODE_CARDTYPE_SDV11 39,1178
#define SDC_MODE_CARDTYPE_SDV20 40,1226
#define SDC_MODE_CARDTYPE_MMC 41,1274
#define SDC_MODE_HIGH_CAPACITY 42,1322
#define SDC_NO_ERROR 49,1441
#define SDC_CMD_CRC_ERROR 50,1489
#define SDC_DATA_CRC_ERROR 51,1537
#define SDC_DATA_TIMEOUT 52,1585
#define SDC_COMMAND_TIMEOUT 53,1633
#define SDC_TX_UNDERRUN 54,1681
#define SDC_RX_OVERRUN 55,1730
#define SDC_STARTBIT_ERROR 56,1779
#define SDC_OVERFLOW_ERROR 57,1828
#define SDC_UNHANDLED_ERROR 58,1878
#define SDC_INIT_RETRY 74,2442
#define SDC_MMC_SUPPORT 83,2712
#define SDC_NICE_WAITING 93,3091
  SDC_MODE_1BIT 109,3714
  SDC_MODE_4BIT,110,3736
  SDC_MODE_8BIT111,3754
} sdcbusmode_t;112,3771
  SDC_CLK_25MHz 118,3850
  SDC_CLK_50MHz119,3872
} sdcbusclk_t;120,3889
#define sdcIsCardInserted(146,4701
#define sdcIsWriteProtected(162,5253

../ChibiOS/os/hal/include/ext.h,501
#define _EXT_H_26,767
#define EXT_CH_MODE_EDGES_MASK 38,1132
#define EXT_CH_MODE_DISABLED 39,1212
#define EXT_CH_MODE_RISING_EDGE 40,1292
#define EXT_CH_MODE_FALLING_EDGE 41,1372
#define EXT_CH_MODE_BOTH_EDGES 42,1452
#define EXT_CH_MODE_AUTOSTART 44,1534
  EXT_UNINIT 64,2508
  EXT_STOP 65,2588
  EXT_ACTIVE 66,2668
} extstate_t;67,2748
typedef struct EXTDriver EXTDriver;72,2835
#define extChannelEnableI(92,3363
#define extChannelDisableI(102,3621
#define extSetChannelMode(118,4292

../ChibiOS/os/hal/include/uart.h,1144
#define _UART_H_26,771
#define UART_NO_ERROR 38,1138
#define UART_PARITY_ERROR 39,1218
#define UART_FRAMING_ERROR 40,1298
#define UART_OVERRUN_ERROR 41,1378
#define UART_NOISE_ERROR 42,1458
#define UART_BREAK_DETECTED 43,1538
#define UART_USE_WAIT 59,2102
#define UART_USE_MUTUAL_EXCLUSION 67,2380
  UART_UNINIT 83,3019
  UART_STOP 84,3099
  UART_READY 85,3179
} uartstate_t;86,3259
  UART_TX_IDLE 92,3350
  UART_TX_ACTIVE 93,3430
  UART_TX_COMPLETE 94,3510
} uarttxstate_t;95,3590
  UART_RX_IDLE 101,3680
  UART_RX_ACTIVE 102,3760
  UART_RX_COMPLETE 103,3840
} uartrxstate_t;104,3920
#define _uart_wakeup_tx1_isr(124,4486
#define _uart_wakeup_tx1_isr(132,4991
#define _uart_wakeup_tx2_isr(143,5273
#define _uart_wakeup_tx2_isr(151,5778
#define _uart_wakeup_rx_complete_isr(162,6055
#define _uart_wakeup_rx_complete_isr(168,6402
#define _uart_wakeup_rx_error_isr(179,6684
#define _uart_wakeup_rx_error_isr(185,7031
#define _uart_tx1_isr_code(202,7545
#define _uart_tx2_isr_code(227,8701
#define _uart_rx_complete_isr_code(248,9545
#define _uart_rx_error_isr_code(275,10836
#define _uart_rx_idle_code(297,11681

../ChibiOS/os/hal/include/hal_ioblock.h,906
#define _HAL_IOBLOCK_H_35,1360
  BLK_UNINIT 41,1464
  BLK_STOP 42,1544
  BLK_ACTIVE 43,1624
  BLK_CONNECTING 44,1704
  BLK_DISCONNECTING 45,1784
  BLK_READY 46,1864
  BLK_READING 47,1944
  BLK_WRITING 48,2024
  BLK_SYNCING 49,2104
} blkstate_t;50,2184
  uint32_t      blk_size;56,2261
  uint32_t      blk_num;57,2341
} BlockDeviceInfo;58,2421
#define _base_block_device_methods 63,2503
#define _base_block_device_data 86,4044
struct BaseBlockDeviceVMT 93,4301
  _base_block_device_methods94,4330
  const struct BaseBlockDeviceVMT *vmt;vmt103,4543
} BaseBlockDevice;105,4611
#define blkGetDriverState(121,4931
#define blkIsTransferring(135,5354
#define blkIsInserted(155,6169
#define blkIsWriteProtected(168,6516
#define blkConnect(184,7091
#define blkDisconnect(198,7517
#define blkRead(214,8001
#define blkWrite(231,8556
#define blkSync(245,8966
#define blkGetInfo(259,9371

../ChibiOS/os/hal/include/serial.h,922
#define _SERIAL_H_26,779
#define SD_PARITY_ERROR 38,1152
#define SD_FRAMING_ERROR 39,1232
#define SD_OVERRUN_ERROR 40,1312
#define SD_NOISE_ERROR 41,1392
#define SD_BREAK_DETECTED 42,1472
#define SERIAL_DEFAULT_BITRATE 59,2085
#define SERIAL_BUFFERS_SIZE 70,2486
  SD_UNINIT 86,3112
  SD_STOP 87,3192
  SD_READY 88,3272
} sdstate_t;89,3352
typedef struct SerialDriver SerialDriver;94,3431
#define _serial_driver_methods 101,3560
struct SerialDriverVMT 109,3785
  _serial_driver_methods110,3811
struct SerialDriver 120,4043
  const struct SerialDriverVMT *vmt;vmt122,4105
  _serial_driver_data123,4143
#define sdPut(144,4787
#define sdPutTimeout(156,5188
#define sdGet(168,5584
#define sdGetTimeout(180,5981
#define sdWrite(192,6375
#define sdWriteTimeout(206,6886
#define sdAsynchronousWrite(219,7349
#define sdRead(232,7815
#define sdReadTimeout(246,8326
#define sdAsynchronousRead(259,8789

../ChibiOS/os/hal/include/icu.h,643
#define _ICU_H_26,767
  ICU_UNINIT 50,1896
  ICU_STOP 51,1976
  ICU_READY 52,2056
  ICU_WAITING 53,2136
  ICU_ACTIVE 54,2216
} icustate_t;55,2296
typedef struct ICUDriver ICUDriver;60,2384
typedef void (*icucallback_t)icucallback_t67,2540
#define icuStartCaptureI(86,3035
#define icuStopCaptureI(98,3419
#define icuEnableNotificationsI(112,3954
#define icuDisableNotificationsI(123,4311
#define icuAreNotificationsEnabledX(135,4688
#define icuGetWidthX(150,5210
#define icuGetPeriodX(164,5666
#define _icu_isr_invoke_width_cb(178,5931
#define _icu_isr_invoke_period_cb(192,6476
#define _icu_isr_invoke_overflow_cb(208,7129

../ChibiOS/os/hal/include/mii.h,2915
#define _MII_H_26,760
#define MII_BMCR 32,831
#define MII_BMSR 33,911
#define MII_PHYSID1 34,991
#define MII_PHYSID2 35,1071
#define MII_ADVERTISE 36,1151
#define MII_LPA 37,1231
#define MII_EXPANSION 38,1311
#define MII_ANNPTR 39,1391
#define MII_CTRL1000 40,1471
#define MII_STAT1000 41,1551
#define MII_ESTATUS 42,1631
#define MII_PHYSTS 43,1711
#define MII_MICR 44,1791
#define MII_DCOUNTER 45,1871
#define MII_FCSCOUNTER 46,1951
#define MII_NWAYTEST 47,2031
#define MII_RERRCOUNTER 48,2111
#define MII_SREVISION 49,2191
#define MII_RESV1 50,2271
#define MII_LBRERROR 51,2351
#define MII_PHYADDR 52,2431
#define MII_RESV2 53,2511
#define MII_TPISTATUS 54,2591
#define MII_NCONFIG 55,2671
#define BMCR_RESV 62,2822
#define BMCR_CTST 63,2902
#define BMCR_FULLDPLX 64,2982
#define BMCR_ANRESTART 65,3062
#define BMCR_ISOLATE 66,3142
#define BMCR_PDOWN 67,3222
#define BMCR_ANENABLE 68,3302
#define BMCR_SPEED100 69,3382
#define BMCR_LOOPBACK 70,3462
#define BMCR_RESET 71,3542
#define BMSR_ERCAP 78,3692
#define BMSR_JCD 79,3772
#define BMSR_LSTATUS 80,3852
#define BMSR_ANEGCAPABLE 81,3932
#define BMSR_RFAULT 82,4012
#define BMSR_ANEGCOMPLETE 83,4092
#define BMSR_MFPRESUPPCAP 84,4172
#define BMSR_RESV 85,4252
#define BMSR_10HALF 86,4332
#define BMSR_10FULL 87,4412
#define BMSR_100HALF 88,4492
#define BMSR_100FULL 89,4572
#define BMSR_100BASE4 90,4652
#define ADVERTISE_SLCT 97,4806
#define ADVERTISE_CSMA 98,4886
#define ADVERTISE_10HALF 99,4966
#define ADVERTISE_10FULL 100,5046
#define ADVERTISE_100HALF 101,5126
#define ADVERTISE_100FULL 102,5206
#define ADVERTISE_100BASE4 103,5286
#define ADVERTISE_PAUSE_CAP 104,5366
#define ADVERTISE_PAUSE_ASYM 105,5446
#define ADVERTISE_RESV 106,5526
#define ADVERTISE_RFAULT 107,5606
#define ADVERTISE_LPACK 108,5686
#define ADVERTISE_NPAGE 109,5766
#define ADVERTISE_FULL 111,5848
#define ADVERTISE_ALL 113,5955
#define LPA_SLCT 121,6155
#define LPA_10HALF 122,6235
#define LPA_10FULL 123,6315
#define LPA_100HALF 124,6395
#define LPA_100FULL 125,6475
#define LPA_100BASE4 126,6555
#define LPA_PAUSE_CAP 127,6635
#define LPA_PAUSE_ASYM 128,6715
#define LPA_RESV 129,6795
#define LPA_RFAULT 130,6875
#define LPA_LPACK 131,6955
#define LPA_NPAGE 132,7035
#define LPA_DUPLEX 134,7117
#define LPA_100 135,7177
#define EXPANSION_NWAY 142,7336
#define EXPANSION_LCWP 143,7416
#define EXPANSION_ENABLENPAGE 144,7496
#define EXPANSION_NPCAPABLE 145,7576
#define EXPANSION_MFAULTS 146,7656
#define EXPANSION_RESV 147,7736
#define NWAYTEST_RESV1 154,7879
#define NWAYTEST_LOOPBACK 155,7959
#define NWAYTEST_RESV2 156,8039
#define MII_DM9161_ID 163,8178
#define MII_AM79C875_ID 164,8222
#define MII_KS8721_ID 165,8266
#define MII_STE101P_ID 166,8310
#define MII_DP83848I_ID 167,8354
#define MII_LAN8710A_ID 168,8398
#define MII_LAN8720_ID 169,8442
#define MII_LAN8742A_ID 170,8486

../ChibiOS/os/hal/include/i2s.h,362
#define _I2S_H_26,767
#define I2S_MODE_SLAVE 38,1124
#define I2S_MODE_MASTER 39,1159
  I2S_UNINIT 58,2019
  I2S_STOP 59,2099
  I2S_READY 60,2179
  I2S_ACTIVE 61,2259
  I2S_COMPLETE 62,2339
} i2sstate_t;63,2419
#define i2sStartExchangeI(82,2882
#define i2sStopExchangeI(96,3389
#define _i2s_isr_half_code(113,3990
#define _i2s_isr_full_code(132,4692

../ChibiOS/os/hal/include/mac.h,435
#define _MAC_H_25,763
#define MAC_USE_ZERO_COPY 45,1508
#define MAC_USE_EVENTS 52,1685
  MAC_UNINIT 68,2315
  MAC_STOP 69,2395
  MAC_ACTIVE 70,2475
} macstate_t;71,2555
typedef struct MACDriver MACDriver;76,2642
#define macGetReceiveEventSource(97,3262
#define macWriteTransmitDescriptor(113,3893
#define macReadReceiveDescriptor(128,4554
#define macGetNextTransmitBuffer(151,5673
#define macGetNextReceiveBuffer(168,6383

../ChibiOS/os/hal/include/wdg.h,135
#define _WDG_H_26,767
  WDG_UNINIT 50,1896
  WDG_STOP 51,1976
  WDG_READY 52,2056
} wdgstate_t;53,2136
#define wdgResetI(68,2547

../ChibiOS/os/hal/include/hal_queues.h,1758
#define _HAL_QUEUES_H_26,788
#define Q_OK 37,1121
#define Q_TIMEOUT 38,1201
#define Q_RESET 39,1281
#define Q_EMPTY 40,1361
#define Q_FULL 41,1441
typedef struct io_queue io_queue_t;47,1596
typedef void (*qnotify_t)qnotify_t54,1739
struct io_queue 64,2196
  threads_queue_t       q_waiting;65,2215
  volatile size_t       q_counter;66,2295
  uint8_t               *q_buffer;q_buffer67,2375
  uint8_t               *q_top;q_top68,2455
  uint8_t               *q_wrptr;q_wrptr70,2605
  uint8_t               *q_rdptr;q_rdptr71,2685
  qnotify_t             q_notify;72,2765
  void                  *q_link;q_link73,2845
#define qSizeX(88,3157
#define qSpaceI(103,3700
#define qGetLink(114,4003
typedef io_queue_t input_queue_t;127,4480
#define iqGetFullI(142,4830
#define iqGetEmptyI(153,5136
#define iqIsEmptyI(165,5505
#define iqIsFullI(177,5870
#define iqGet(194,6549
typedef io_queue_t output_queue_t;207,7046
#define oqGetFullI(222,7399
#define oqGetEmptyI(233,7723
#define oqIsEmptyI(245,8078
#define oqIsFullI(260,8649
#define oqPut(276,9238
#define qSizeX(305,10339
#define qSpaceI(306,10397
#define qGetLink(307,10456
#define iqGetFullI(308,10517
#define iqGetEmptyI(309,10580
#define iqIsEmptyI(310,10644
#define iqIsFullI(311,10707
#define iqGet(312,10769
#define oqGetFullI(313,10827
#define oqGetEmptyI(314,10890
#define oqIsEmptyI(315,10954
#define oqIsFullI(316,11017
#define oqPut(317,11079
#define iqObjectInit(318,11140
#define iqResetI(320,11264
#define iqPutI(321,11325
#define iqGetTimeout(322,11387
#define iqReadTimeout(323,11458
#define oqObjectInit(324,11537
#define oqResetI(326,11661
#define oqPutTimeout(327,11722
#define oqGetI(328,11796
#define oqWriteTimeout(329,11855

../ChibiOS/os/hal/include/usb_cdc.h,1565
#define _USB_CDC_H_26,776
#define CDC_SEND_ENCAPSULATED_COMMAND 36,1097
#define CDC_GET_ENCAPSULATED_RESPONSE 37,1148
#define CDC_SET_COMM_FEATURE 38,1199
#define CDC_GET_COMM_FEATURE 39,1250
#define CDC_CLEAR_COMM_FEATURE 40,1301
#define CDC_SET_AUX_LINE_STATE 41,1352
#define CDC_SET_HOOK_STATE 42,1403
#define CDC_PULSE_SETUP 43,1454
#define CDC_SEND_PULSE 44,1505
#define CDC_SET_PULSE_TIME 45,1556
#define CDC_RING_AUX_JACK 46,1607
#define CDC_SET_LINE_CODING 47,1658
#define CDC_GET_LINE_CODING 48,1709
#define CDC_SET_CONTROL_LINE_STATE 49,1760
#define CDC_SEND_BREAK 50,1811
#define CDC_SET_RINGER_PARMS 51,1862
#define CDC_GET_RINGER_PARMS 52,1913
#define CDC_SET_OPERATION_PARMS 53,1964
#define CDC_GET_OPERATION_PARMS 54,2015
#define CDC_COMMUNICATION_INTERFACE_CLASS 61,2121
#define CDC_DATA_INTERFACE_CLASS 62,2172
#define CDC_ABSTRACT_CONTROL_MODEL 69,2281
#define CDC_CS_INTERFACE 76,2391
#define CDC_HEADER 83,2504
#define CDC_CALL_MANAGEMENT 84,2555
#define CDC_ABSTRACT_CONTROL_MANAGEMENT 85,2606
#define CDC_UNION 86,2657
#define LC_STOP_1 93,2781
#define LC_STOP_1P5 94,2829
#define LC_STOP_2 95,2877
#define LC_PARITY_NONE 97,2927
#define LC_PARITY_ODD 98,2975
#define LC_PARITY_EVEN 99,3023
#define LC_PARITY_MARK 100,3071
#define LC_PARITY_SPACE 101,3119
  uint8_t                       dwDTERate[dwDTERate120,3987
  uint8_t                       bCharFormat;121,4034
  uint8_t                       bParityType;122,4080
  uint8_t                       bDataBits;123,4126
} cdc_linecoding_t;124,4170

../ChibiOS/os/hal/include/hal.h,266
#define _HAL_H_26,755
#define _CHIBIOS_HAL_92,2199
#define CH_HAL_STABLE 97,2268
#define HAL_VERSION 106,2413
#define CH_HAL_MAJOR 111,2508
#define CH_HAL_MINOR 116,2594
#define CH_HAL_PATCH 121,2680
#define HAL_SUCCESS 128,2771
#define HAL_FAILED 129,2810

../ChibiOS/os/hal/include/hal_streams.h,492
#define _HAL_STREAMS_H_36,1468
#define STM_OK 42,1546
#define STM_TIMEOUT 43,1583
#define STM_RESET 44,1625
#define _base_sequential_stream_methods 54,1926
#define _base_sequential_stream_data69,2816
struct BaseSequentialStreamVMT 74,2926
  _base_sequential_stream_methods75,2960
  const struct BaseSequentialStreamVMT *vmt;vmt85,3202
} BaseSequentialStream;87,3280
#define streamWrite(108,3959
#define streamRead(123,4568
#define streamPut(139,5174
#define streamGet(153,5641

../ChibiOS/os/hal/include/usb.h,4499
#define _USB_H_26,767
#define USB_ENDPOINT_OUT(34,1084
#define USB_ENDPOINT_IN(35,1134
#define USB_RTYPE_DIR_MASK 37,1196
#define USB_RTYPE_DIR_HOST2DEV 38,1247
#define USB_RTYPE_DIR_DEV2HOST 39,1298
#define USB_RTYPE_TYPE_MASK 40,1349
#define USB_RTYPE_TYPE_STD 41,1400
#define USB_RTYPE_TYPE_CLASS 42,1451
#define USB_RTYPE_TYPE_VENDOR 43,1502
#define USB_RTYPE_TYPE_RESERVED 44,1553
#define USB_RTYPE_RECIPIENT_MASK 45,1604
#define USB_RTYPE_RECIPIENT_DEVICE 46,1655
#define USB_RTYPE_RECIPIENT_INTERFACE 47,1706
#define USB_RTYPE_RECIPIENT_ENDPOINT 48,1757
#define USB_RTYPE_RECIPIENT_OTHER 49,1808
#define USB_REQ_GET_STATUS 51,1861
#define USB_REQ_CLEAR_FEATURE 52,1909
#define USB_REQ_SET_FEATURE 53,1957
#define USB_REQ_SET_ADDRESS 54,2005
#define USB_REQ_GET_DESCRIPTOR 55,2053
#define USB_REQ_SET_DESCRIPTOR 56,2101
#define USB_REQ_GET_CONFIGURATION 57,2149
#define USB_REQ_SET_CONFIGURATION 58,2197
#define USB_REQ_GET_INTERFACE 59,2245
#define USB_REQ_SET_INTERFACE 60,2294
#define USB_REQ_SYNCH_FRAME 61,2343
#define USB_DESCRIPTOR_DEVICE 63,2394
#define USB_DESCRIPTOR_CONFIGURATION 64,2442
#define USB_DESCRIPTOR_STRING 65,2490
#define USB_DESCRIPTOR_INTERFACE 66,2538
#define USB_DESCRIPTOR_ENDPOINT 67,2586
#define USB_DESCRIPTOR_DEVICE_QUALIFIER 68,2634
#define USB_DESCRIPTOR_OTHER_SPEED_CFG 69,2682
#define USB_DESCRIPTOR_INTERFACE_POWER 70,2730
#define USB_DESCRIPTOR_INTERFACE_ASSOCIATION 71,2778
#define USB_FEATURE_ENDPOINT_HALT 73,2830
#define USB_FEATURE_DEVICE_REMOTE_WAKEUP 74,2878
#define USB_FEATURE_TEST_MODE 75,2926
#define USB_EARLY_SET_ADDRESS 77,2976
#define USB_LATE_SET_ADDRESS 78,3023
#define USB_EP0_STATUS_STAGE_SW 80,3072
#define USB_EP0_STATUS_STAGE_HW 81,3119
#define USB_SET_ADDRESS_ACK_SW 83,3168
#define USB_SET_ADDRESS_ACK_HW 84,3215
#define USB_DESC_INDEX(93,3406
#define USB_DESC_BYTE(98,3527
#define USB_DESC_WORD(103,3647
#define USB_DESC_BCD(110,3915
#define USB_DESC_DEVICE_SIZE 117,4154
#define USB_DESC_DEVICE(122,4260
#define USB_DESC_CONFIGURATION_SIZE 144,5696
#define USB_DESC_CONFIGURATION(149,5808
#define USB_DESC_INTERFACE_SIZE 164,6678
#define USB_DESC_INTERFACE(169,6786
#define USB_DESC_INTERFACE_ASSOCIATION_SIZE 186,7828
#define USB_DESC_INTERFACE_ASSOCIATION(191,7948
#define USB_DESC_ENDPOINT_SIZE 207,8898
#define USB_DESC_ENDPOINT(212,9005
#define USB_EP_MODE_TYPE 226,9657
#define USB_EP_MODE_TYPE_CTRL 227,9737
#define USB_EP_MODE_TYPE_ISOC 228,9817
#define USB_EP_MODE_TYPE_BULK 229,9897
#define USB_EP_MODE_TYPE_INTR 230,9977
#define USB_USE_WAIT 242,10483
typedef struct USBDriver USBDriver;256,11105
typedef uint8_t usbep_t;261,11199
  USB_UNINIT 267,11314
  USB_STOP 268,11394
  USB_READY 269,11474
  USB_SELECTED 270,11554
  USB_ACTIVE 271,11634
  USB_SUSPENDED 272,11714
} usbstate_t;273,11794
  EP_STATUS_DISABLED 279,11878
  EP_STATUS_STALLED 280,11958
  EP_STATUS_ACTIVE 281,12038
} usbepstatus_t;282,12118
  USB_EP0_WAITING_SETUP,288,12224
  USB_EP0_TX,289,12304
  USB_EP0_WAITING_TX0,290,12384
  USB_EP0_WAITING_STS,291,12464
  USB_EP0_RX,292,12544
  USB_EP0_SENDING_STS,293,12624
  USB_EP0_ERROR 294,12704
} usbep0state_t;295,12784
  USB_EVENT_RESET 301,12894
  USB_EVENT_ADDRESS 302,12974
  USB_EVENT_CONFIGURED 303,13054
  USB_EVENT_SUSPEND 304,13134
  USB_EVENT_WAKEUP 305,13214
  USB_EVENT_STALLED 306,13294
} usbevent_t;307,13374
  size_t                        ud_size;316,13527
  const uint8_t                 *ud_string;ud_string320,13625
} USBDescriptor;321,13670
typedef void (*usbcallback_t)usbcallback_t329,13872
typedef void (*usbepcallback_t)usbepcallback_t338,14134
typedef void (*usbeventcb_t)usbeventcb_t347,14415
typedef bool (*usbreqhandler_t)usbreqhandler_t359,14883
typedef const USBDescriptor * (*usbgetdescriptor_t)usbgetdescriptor_t364,15006
#define usbGetDriverStateI(387,15771
#define usbConnectBus(396,15948
#define usbDisconnectBus(405,16132
#define usbGetFrameNumberX(415,16383
#define usbGetTransmitStatusI(428,16768
#define usbGetReceiveStatusI(442,17244
#define usbGetReceiveTransactionSizeX(457,17837
#define usbSetupTransfer(472,18432
#define usbReadSetup(492,19351
#define _usb_isr_invoke_event_cb(507,19676
#define _usb_isr_invoke_sof_cb(520,20131
#define _usb_isr_invoke_setup_cb(534,20636
#define _usb_isr_invoke_in_cb(547,21034
#define _usb_isr_invoke_in_cb(557,21676
#define _usb_isr_invoke_out_cb(574,22317
#define _usb_isr_invoke_out_cb(585,23038

../ChibiOS/os/hal/include/hal_mmcsd.h,11031
#define _HAL_MMCSD_H_28,908
#define MMCSD_BLOCK_SIZE 39,1326
#define MMCSD_R1_ERROR_MASK 44,1433
#define MMCSD_CMD8_PATTERN 49,1535
#define MMCSD_STS_IDLE 55,1645
#define MMCSD_STS_READY 56,1689
#define MMCSD_STS_IDENT 57,1733
#define MMCSD_STS_STBY 58,1777
#define MMCSD_STS_TRAN 59,1821
#define MMCSD_STS_DATA 60,1865
#define MMCSD_STS_RCV 61,1909
#define MMCSD_STS_PRG 62,1953
#define MMCSD_STS_DIS 63,1997
#define MMCSD_CMD_GO_IDLE_STATE 70,2100
#define MMCSD_CMD_INIT 71,2144
#define MMCSD_CMD_ALL_SEND_CID 72,2188
#define MMCSD_CMD_SEND_RELATIVE_ADDR 73,2232
#define MMCSD_CMD_SET_BUS_WIDTH 74,2276
#define MMCSD_CMD_SWITCH 75,2320
#define MMCSD_CMD_SEL_DESEL_CARD 76,2385
#define MMCSD_CMD_SEND_IF_COND 77,2429
#define MMCSD_CMD_SEND_EXT_CSD 78,2473
#define MMCSD_CMD_SEND_CSD 79,2537
#define MMCSD_CMD_SEND_CID 80,2581
#define MMCSD_CMD_STOP_TRANSMISSION 81,2626
#define MMCSD_CMD_SEND_STATUS 82,2671
#define MMCSD_CMD_SET_BLOCKLEN 83,2716
#define MMCSD_CMD_READ_SINGLE_BLOCK 84,2761
#define MMCSD_CMD_READ_MULTIPLE_BLOCK 85,2806
#define MMCSD_CMD_SET_BLOCK_COUNT 86,2851
#define MMCSD_CMD_WRITE_BLOCK 87,2896
#define MMCSD_CMD_WRITE_MULTIPLE_BLOCK 88,2941
#define MMCSD_CMD_ERASE_RW_BLK_START 89,2986
#define MMCSD_CMD_ERASE_RW_BLK_END 90,3031
#define MMCSD_CMD_ERASE 91,3076
#define MMCSD_CMD_APP_OP_COND 92,3121
#define MMCSD_CMD_LOCK_UNLOCK 93,3166
#define MMCSD_CMD_APP_CMD 94,3211
#define MMCSD_CMD_READ_OCR 95,3256
#define MMCSD_CSD_MMC_CSD_STRUCTURE_SLICE 105,3438
#define MMCSD_CSD_MMC_SPEC_VERS_SLICE 106,3497
#define MMCSD_CSD_MMC_TAAC_SLICE 107,3556
#define MMCSD_CSD_MMC_NSAC_SLICE 108,3615
#define MMCSD_CSD_MMC_TRAN_SPEED_SLICE 109,3674
#define MMCSD_CSD_MMC_CCC_SLICE 110,3732
#define MMCSD_CSD_MMC_READ_BL_LEN_SLICE 111,3789
#define MMCSD_CSD_MMC_READ_BL_PARTIAL_SLICE 112,3846
#define MMCSD_CSD_MMC_WRITE_BLK_MISALIGN_SLICE 113,3903
#define MMCSD_CSD_MMC_READ_BLK_MISALIGN_SLICE 114,3960
#define MMCSD_CSD_MMC_DSR_IMP_SLICE 115,4017
#define MMCSD_CSD_MMC_C_SIZE_SLICE 116,4074
#define MMCSD_CSD_MMC_VDD_R_CURR_MIN_SLICE 117,4131
#define MMCSD_CSD_MMC_VDD_R_CURR_MAX_SLICE 118,4188
#define MMCSD_CSD_MMC_VDD_W_CURR_MIN_SLICE 119,4245
#define MMCSD_CSD_MMC_VDD_W_CURR_MAX_SLICE 120,4302
#define MMCSD_CSD_MMC_C_SIZE_MULT_SLICE 121,4359
#define MMCSD_CSD_MMC_ERASE_GRP_SIZE_SLICE 122,4416
#define MMCSD_CSD_MMC_ERASE_GRP_MULT_SLICE 123,4473
#define MMCSD_CSD_MMC_WP_GRP_SIZE_SLICE 124,4530
#define MMCSD_CSD_MMC_WP_GRP_ENABLE_SLICE 125,4587
#define MMCSD_CSD_MMC_DEFAULT_ECC_SLICE 126,4644
#define MMCSD_CSD_MMC_R2W_FACTOR_SLICE 127,4701
#define MMCSD_CSD_MMC_WRITE_BL_LEN_SLICE 128,4758
#define MMCSD_CSD_MMC_WRITE_BL_PARTIAL_SLICE 129,4815
#define MMCSD_CSD_MMC_CONTENT_PROT_APP_SLICE 130,4872
#define MMCSD_CSD_MMC_FILE_FORMAT_GRP_SLICE 131,4929
#define MMCSD_CSD_MMC_COPY_SLICE 132,4986
#define MMCSD_CSD_MMC_PERM_WRITE_PROTECT_SLICE 133,5043
#define MMCSD_CSD_MMC_TMP_WRITE_PROTECT_SLICE 134,5100
#define MMCSD_CSD_MMC_FILE_FORMAT_SLICE 135,5157
#define MMCSD_CSD_MMC_ECC_SLICE 136,5214
#define MMCSD_CSD_MMC_CRC_SLICE 137,5269
#define MMCSD_CSD_20_CRC_SLICE 140,5349
#define MMCSD_CSD_20_FILE_FORMAT_SLICE 141,5404
#define MMCSD_CSD_20_TMP_WRITE_PROTECT_SLICE 142,5461
#define MMCSD_CSD_20_PERM_WRITE_PROTECT_SLICE 143,5518
#define MMCSD_CSD_20_COPY_SLICE 144,5575
#define MMCSD_CSD_20_FILE_FORMAT_GRP_SLICE 145,5632
#define MMCSD_CSD_20_WRITE_BL_PARTIAL_SLICE 146,5689
#define MMCSD_CSD_20_WRITE_BL_LEN_SLICE 147,5746
#define MMCSD_CSD_20_R2W_FACTOR_SLICE 148,5803
#define MMCSD_CSD_20_WP_GRP_ENABLE_SLICE 149,5860
#define MMCSD_CSD_20_WP_GRP_SIZE_SLICE 150,5917
#define MMCSD_CSD_20_ERASE_SECTOR_SIZE_SLICE 151,5974
#define MMCSD_CSD_20_ERASE_BLK_EN_SLICE 152,6031
#define MMCSD_CSD_20_C_SIZE_SLICE 153,6088
#define MMCSD_CSD_20_DSR_IMP_SLICE 154,6145
#define MMCSD_CSD_20_READ_BLK_MISALIGN_SLICE 155,6202
#define MMCSD_CSD_20_WRITE_BLK_MISALIGN_SLICE 156,6259
#define MMCSD_CSD_20_READ_BL_PARTIAL_SLICE 157,6316
#define MMCSD_CSD_20_READ_BL_LEN_SLICE 158,6373
#define MMCSD_CSD_20_CCC_SLICE 159,6430
#define MMCSD_CSD_20_TRANS_SPEED_SLICE 160,6487
#define MMCSD_CSD_20_NSAC_SLICE 161,6545
#define MMCSD_CSD_20_TAAC_SLICE 162,6604
#define MMCSD_CSD_20_CSD_STRUCTURE_SLICE 163,6663
#define MMCSD_CSD_10_CRC_SLICE 166,6747
#define MMCSD_CSD_10_FILE_FORMAT_SLICE 167,6819
#define MMCSD_CSD_10_TMP_WRITE_PROTECT_SLICE 168,6899
#define MMCSD_CSD_10_PERM_WRITE_PROTECT_SLICE 169,6985
#define MMCSD_CSD_10_COPY_SLICE 170,7072
#define MMCSD_CSD_10_FILE_FORMAT_GRP_SLICE 171,7145
#define MMCSD_CSD_10_WRITE_BL_PARTIAL_SLICE 172,7229
#define MMCSD_CSD_10_WRITE_BL_LEN_SLICE 173,7314
#define MMCSD_CSD_10_R2W_FACTOR_SLICE 174,7395
#define MMCSD_CSD_10_WP_GRP_ENABLE_SLICE 175,7474
#define MMCSD_CSD_10_WP_GRP_SIZE_SLICE 176,7556
#define MMCSD_CSD_10_ERASE_SECTOR_SIZE_SLICE 177,7636
#define MMCSD_CSD_10_ERASE_BLK_EN_SLICE 178,7722
#define MMCSD_CSD_10_C_SIZE_MULT_SLICE 179,7803
#define MMCSD_CSD_10_VDD_W_CURR_MAX_SLICE 180,7860
#define MMCSD_CSD_10_VDD_W_CURR_MIN_SLICE 181,7917
#define MMCSD_CSD_10_VDD_R_CURR_MAX_SLICE 182,7974
#define MMCSD_CSD_10_VDD_R_CURR_MIX_SLICE 183,8031
#define MMCSD_CSD_10_C_SIZE_SLICE 184,8088
#define MMCSD_CSD_10_DSR_IMP_SLICE 185,8145
#define MMCSD_CSD_10_READ_BLK_MISALIGN_SLICE 186,8221
#define MMCSD_CSD_10_WRITE_BLK_MISALIGN_SLICE 187,8307
#define MMCSD_CSD_10_READ_BL_PARTIAL_SLICE 188,8394
#define MMCSD_CSD_10_READ_BL_LEN_SLICE 189,8478
#define MMCSD_CSD_10_CCC_SLICE 190,8535
#define MMCSD_CSD_10_TRANS_SPEED_SLICE 191,8607
#define MMCSD_CSD_10_NSAC_SLICE 192,8687
#define MMCSD_CSD_10_TAAC_SLICE 193,8760
#define MMCSD_CSD_10_CSD_STRUCTURE_SLICE 194,8833
#define MMCSD_CID_SDC_CRC_SLICE 204,9052
#define MMCSD_CID_SDC_MDT_M_SLICE 205,9107
#define MMCSD_CID_SDC_MDT_Y_SLICE 206,9163
#define MMCSD_CID_SDC_PSN_SLICE 207,9220
#define MMCSD_CID_SDC_PRV_M_SLICE 208,9277
#define MMCSD_CID_SDC_PRV_N_SLICE 209,9334
#define MMCSD_CID_SDC_PNM0_SLICE 210,9391
#define MMCSD_CID_SDC_PNM1_SLICE 211,9448
#define MMCSD_CID_SDC_PNM2_SLICE 212,9505
#define MMCSD_CID_SDC_PNM3_SLICE 213,9562
#define MMCSD_CID_SDC_PNM4_SLICE 214,9619
#define MMCSD_CID_SDC_OID_SLICE 215,9677
#define MMCSD_CID_SDC_MID_SLICE 216,9736
#define MMCSD_CID_MMC_CRC_SLICE 219,9816
#define MMCSD_CID_MMC_MDT_Y_SLICE 220,9871
#define MMCSD_CID_MMC_MDT_M_SLICE 221,9927
#define MMCSD_CID_MMC_PSN_SLICE 222,9984
#define MMCSD_CID_MMC_PRV_M_SLICE 223,10041
#define MMCSD_CID_MMC_PRV_N_SLICE 224,10098
#define MMCSD_CID_MMC_PNM0_SLICE 225,10155
#define MMCSD_CID_MMC_PNM1_SLICE 226,10212
#define MMCSD_CID_MMC_PNM2_SLICE 227,10269
#define MMCSD_CID_MMC_PNM3_SLICE 228,10326
#define MMCSD_CID_MMC_PNM4_SLICE 229,10383
#define MMCSD_CID_MMC_PNM5_SLICE 230,10440
#define MMCSD_CID_MMC_OID_SLICE 231,10498
#define MMCSD_CID_MMC_MID_SLICE 232,10557
#define _mmcsd_block_device_methods 250,11425
#define _mmcsd_block_device_data 258,11705
struct MMCSDBlockDeviceVMT 272,12397
  _base_block_device_methods273,12427
  const struct MMCSDBlockDeviceVMT *vmt;vmt284,12674
} MMCSDBlockDevice;286,12744
  uint8_t   mid;292,12840
  uint16_t  oid;293,12858
  char      pnm[pnm294,12876
  uint8_t   prv_n;295,12897
  uint8_t   prv_m;296,12917
  uint32_t  psn;297,12937
  uint8_t   mdt_m;298,12955
  uint16_t  mdt_y;299,12975
  uint8_t   crc;300,12995
} unpacked_sdc_cid_t;301,13013
  uint8_t   mid;307,13111
  uint16_t  oid;308,13129
  char      pnm[pnm309,13147
  uint8_t   prv_n;310,13168
  uint8_t   prv_m;311,13188
  uint32_t  psn;312,13208
  uint8_t   mdt_m;313,13226
  uint16_t  mdt_y;314,13246
  uint8_t   crc;315,13266
} unpacked_mmc_cid_t;316,13284
  uint8_t   csd_structure;322,13387
  uint8_t   taac;323,13415
  uint8_t   nsac;324,13434
  uint8_t   tran_speed;325,13453
  uint16_t  ccc;326,13478
  uint8_t   read_bl_len;327,13496
  uint8_t   read_bl_partial;328,13522
  uint8_t   write_blk_misalign;329,13552
  uint8_t   read_blk_misalign;330,13585
  uint8_t   dsr_imp;331,13617
  uint16_t  c_size;332,13639
  uint8_t   vdd_r_curr_min;333,13660
  uint8_t   vdd_r_curr_max;334,13689
  uint8_t   vdd_w_curr_min;335,13718
  uint8_t   vdd_w_curr_max;336,13747
  uint8_t   c_size_mult;337,13776
  uint8_t   erase_blk_en;338,13802
  uint8_t   erase_sector_size;339,13829
  uint8_t   wp_grp_size;340,13861
  uint8_t   wp_grp_enable;341,13887
  uint8_t   r2w_factor;342,13915
  uint8_t   write_bl_len;343,13940
  uint8_t   write_bl_partial;344,13967
  uint8_t   file_format_grp;345,13998
  uint8_t   copy;346,14028
  uint8_t   perm_write_protect;347,14047
  uint8_t   tmp_write_protect;348,14080
  uint8_t   file_format;349,14112
  uint8_t   crc;350,14138
} unpacked_sdc_csd_10_t;351,14156
  uint8_t   csd_structure;357,14262
  uint8_t   taac;358,14290
  uint8_t   nsac;359,14309
  uint8_t   tran_speed;360,14328
  uint16_t  ccc;361,14353
  uint8_t   read_bl_len;362,14371
  uint8_t   read_bl_partial;363,14397
  uint8_t   write_blk_misalign;364,14427
  uint8_t   read_blk_misalign;365,14460
  uint8_t   dsr_imp;366,14492
  uint32_t  c_size;367,14514
  uint8_t   erase_blk_en;368,14535
  uint8_t   erase_sector_size;369,14562
  uint8_t   wp_grp_size;370,14594
  uint8_t   wp_grp_enable;371,14620
  uint8_t   r2w_factor;372,14648
  uint8_t   write_bl_len;373,14673
  uint8_t   write_bl_partial;374,14700
  uint8_t   file_format_grp;375,14731
  uint8_t   copy;376,14761
  uint8_t   perm_write_protect;377,14780
  uint8_t   tmp_write_protect;378,14813
  uint8_t   file_format;379,14845
  uint8_t   crc;380,14871
} unpacked_sdc_csd_20_t;381,14889
  uint8_t   csd_structure;387,14990
  uint8_t   spec_vers;388,15018
  uint8_t   taac;389,15042
  uint8_t   nsac;390,15061
  uint8_t   tran_speed;391,15080
  uint16_t  ccc;392,15105
  uint8_t   read_bl_len;393,15123
  uint8_t   read_bl_partial;394,15149
  uint8_t   write_blk_misalign;395,15179
  uint8_t   read_blk_misalign;396,15212
  uint8_t   dsr_imp;397,15244
  uint16_t  c_size;398,15266
  uint8_t   vdd_r_curr_min;399,15287
  uint8_t   vdd_r_curr_max;400,15316
  uint8_t   vdd_w_curr_min;401,15345
  uint8_t   vdd_w_curr_max;402,15374
  uint8_t   c_size_mult;403,15403
  uint8_t   erase_grp_size;404,15429
  uint8_t   erase_grp_mult;405,15458
  uint8_t   wp_grp_size;406,15487
  uint8_t   wp_grp_enable;407,15513
  uint8_t   default_ecc;408,15541
  uint8_t   r2w_factor;409,15567
  uint8_t   write_bl_len;410,15592
  uint8_t   write_bl_partial;411,15619
  uint8_t   content_prot_app;412,15650
  uint8_t   file_format_grp;413,15681
  uint8_t   copy;414,15711
  uint8_t   perm_write_protect;415,15730
  uint8_t   tmp_write_protect;416,15763
  uint8_t   file_format;417,15795
  uint8_t   ecc;418,15821
  uint8_t   crc;419,15839
} unpacked_mmc_csd_t;420,15857
#define MMCSD_R1_ERROR(435,16309
#define MMCSD_R1_STS(442,16501
#define MMCSD_R1_IS_CARD_LOCKED(449,16698
#define mmcsdGetCardCapacity(465,17027

../ChibiOS/os/hal/ports/common/ARMCMx/nvic.h,484
#define _NVIC_H_26,810
#define HANDLER_MEM_MANAGE 36,1125
#define HANDLER_BUS_FAULT 37,1205
#define HANDLER_USAGE_FAULT 38,1285
#define HANDLER_RESERVED_3 39,1365
#define HANDLER_RESERVED_4 40,1400
#define HANDLER_RESERVED_5 41,1435
#define HANDLER_RESERVED_6 42,1470
#define HANDLER_SVCALL 43,1505
#define HANDLER_DEBUG_MONITOR 44,1585
#define HANDLER_RESERVED_9 45,1665
#define HANDLER_PENDSV 46,1700
#define HANDLER_SYSTICK 47,1780
#define NVIC_PRIORITY_MASK(69,2926

../ChibiOS/os/hal/ports/common/ARMCMx/mpu.h,3196
#define _MPU_H_26,806
#define MPU_TYPE_SEPARATED 36,1126
#define MPU_TYPE_DREGION(37,1182
#define MPU_TYPE_IREGION(38,1248
#define MPU_CTRL_ENABLE 40,1317
#define MPU_CTRL_HFNMIENA 41,1373
#define MPU_CTRL_PRIVDEFENA 42,1429
#define MPU_RNR_REGION_MASK 44,1487
#define MPU_RNR_REGION(45,1545
#define MPU_RBAR_REGION_MASK 47,1604
#define MPU_RBAR_REGION(48,1661
#define MPU_RBAR_VALID 49,1718
#define MPU_RBAR_ADDR_MASK 50,1774
#define MPU_RBAR_ADDR(51,1831
#define MPU_RASR_ENABLE 53,1890
#define MPU_RASR_SIZE_MASK 54,1946
#define MPU_RASR_SIZE(55,2003
#define MPU_RASR_SIZE_32 56,2060
#define MPU_RASR_SIZE_64 57,2123
#define MPU_RASR_SIZE_128 58,2186
#define MPU_RASR_SIZE_256 59,2249
#define MPU_RASR_SIZE_512 60,2312
#define MPU_RASR_SIZE_1K 61,2375
#define MPU_RASR_SIZE_2K 62,2438
#define MPU_RASR_SIZE_4K 63,2502
#define MPU_RASR_SIZE_8K 64,2566
#define MPU_RASR_SIZE_16K 65,2630
#define MPU_RASR_SIZE_32K 66,2694
#define MPU_RASR_SIZE_64K 67,2758
#define MPU_RASR_SIZE_128K 68,2822
#define MPU_RASR_SIZE_256K 69,2886
#define MPU_RASR_SIZE_512K 70,2950
#define MPU_RASR_SIZE_1M 71,3014
#define MPU_RASR_SIZE_2M 72,3078
#define MPU_RASR_SIZE_4M 73,3142
#define MPU_RASR_SIZE_8M 74,3206
#define MPU_RASR_SIZE_16M 75,3270
#define MPU_RASR_SIZE_32M 76,3334
#define MPU_RASR_SIZE_64M 77,3398
#define MPU_RASR_SIZE_128M 78,3462
#define MPU_RASR_SIZE_256M 79,3526
#define MPU_RASR_SIZE_512M 80,3590
#define MPU_RASR_SIZE_1G 81,3654
#define MPU_RASR_SIZE_2G 82,3718
#define MPU_RASR_SIZE_4G 83,3782
#define MPU_RASR_SRD_MASK 84,3846
#define MPU_RASR_SRD(85,3904
#define MPU_RASR_SRD_ALL 86,3961
#define MPU_RASR_SRD_DISABLE_SUB0 87,4017
#define MPU_RASR_SRD_DISABLE_SUB1 88,4073
#define MPU_RASR_SRD_DISABLE_SUB2 89,4129
#define MPU_RASR_SRD_DISABLE_SUB3 90,4185
#define MPU_RASR_SRD_DISABLE_SUB4 91,4241
#define MPU_RASR_SRD_DISABLE_SUB5 92,4298
#define MPU_RASR_SRD_DISABLE_SUB6 93,4355
#define MPU_RASR_SRD_DISABLE_SUB7 94,4412
#define MPU_RASR_ATTR_B 95,4470
#define MPU_RASR_ATTR_C 96,4527
#define MPU_RASR_ATTR_S 97,4584
#define MPU_RASR_ATTR_TEX_MASK 98,4641
#define MPU_RASR_ATTR_TEX(99,4698
#define MPU_RASR_ATTR_AP_MASK 100,4756
#define MPU_RASR_ATTR_AP(101,4813
#define MPU_RASR_ATTR_AP_NA_NA 102,4871
#define MPU_RASR_ATTR_AP_RW_NA 103,4928
#define MPU_RASR_ATTR_AP_RW_RO 104,4985
#define MPU_RASR_ATTR_AP_RW_RW 105,5042
#define MPU_RASR_ATTR_AP_RO_NA 106,5099
#define MPU_RASR_ATTR_AP_RO_RO 107,5156
#define MPU_RASR_ATTR_XN 108,5213
#define MPU_RASR_ATTR_STRONGLY_ORDERED 115,5331
#define MPU_RASR_ATTR_SHARED_DEVICE 116,5399
#define MPU_RASR_ATTR_CACHEABLE_WT_NWA 117,5485
#define MPU_RASR_ATTR_CACHEABLE_WB_NWA 118,5571
#define MPU_RASR_ATTR_NON_CACHEABLE 119,5675
#define MPU_RASR_ATTR_CACHEABLE_WB_WA 120,5743
#define MPU_RASR_ATTR_NON_SHARED_DEVICE 121,5847
#define MPU_REGION_0 128,5977
#define MPU_REGION_1 129,6025
#define MPU_REGION_2 130,6073
#define MPU_REGION_3 131,6121
#define MPU_REGION_4 132,6169
#define MPU_REGION_5 133,6217
#define MPU_REGION_6 134,6265
#define MPU_REGION_7 135,6313
#define mpuEnable(163,7591
#define mpuDisable(174,7937
#define mpuConfigureRegion(189,8481

../ChibiOS/os/hal/ports/common/ARMCMx/nvic.c,138
void nvicEnableVector(57,2444
void nvicDisableVector(74,2938
void nvicSetSystemHandlerPriority(90,3347
void nvicClearPending(109,3935

../ChibiOS/os/hal/ports/STM32/STM32F3xx/stm32_registry.h,76360
#define _STM32_REGISTRY_H_26,798
#define STM32F3XX32,923
#define STM32_HAS_ADC1 52,1810
#define STM32_ADC1_HANDLER 53,1860
#define STM32_ADC1_NUMBER 54,1914
#define STM32_ADC1_DMA_MSK 55,1962
#define STM32_ADC1_DMA_CHN 56,2039
#define STM32_HAS_ADC2 58,2097
#define STM32_ADC2_HANDLER 59,2147
#define STM32_ADC2_NUMBER 60,2201
#define STM32_ADC2_DMA_MSK 61,2249
#define STM32_ADC2_DMA_CHN 63,2405
#define STM32_HAS_ADC3 65,2463
#define STM32_ADC3_HANDLER 66,2513
#define STM32_ADC3_NUMBER 67,2567
#define STM32_ADC3_DMA_MSK 68,2615
#define STM32_ADC3_DMA_CHN 69,2692
#define STM32_HAS_ADC4 71,2750
#define STM32_ADC4_HANDLER 72,2800
#define STM32_ADC4_NUMBER 73,2855
#define STM32_ADC4_DMA_MSK 74,2903
#define STM32_ADC4_DMA_CHN 76,3059
#define STM32_HAS_SDADC1 78,3117
#define STM32_HAS_SDADC2 79,3168
#define STM32_HAS_SDADC3 80,3219
#define STM32_HAS_CAN1 83,3294
#define STM32_HAS_CAN2 84,3344
#define STM32_CAN_MAX_FILTERS 85,3395
#define STM32_HAS_DAC1_CH1 88,3467
#define STM32_DAC_DAC1_CH1_DMA_STREAM 89,3517
#define STM32_HAS_DAC1_CH2 91,3590
#define STM32_DAC_DAC1_CH2_DMA_STREAM 92,3640
#define STM32_HAS_DAC2_CH1 94,3713
#define STM32_HAS_DAC2_CH2 95,3764
#define STM32_ADVANCED_DMA 98,3839
#define STM32_DMA_SUPPORTS_CSELR 99,3890
#define STM32_DMA1_NUM_CHANNELS 101,3943
#define STM32_DMA1_CH1_HANDLER 102,3990
#define STM32_DMA1_CH2_HANDLER 103,4044
#define STM32_DMA1_CH3_HANDLER 104,4098
#define STM32_DMA1_CH4_HANDLER 105,4152
#define STM32_DMA1_CH5_HANDLER 106,4206
#define STM32_DMA1_CH6_HANDLER 107,4260
#define STM32_DMA1_CH7_HANDLER 108,4314
#define STM32_DMA1_CH1_NUMBER 109,4368
#define STM32_DMA1_CH2_NUMBER 110,4416
#define STM32_DMA1_CH3_NUMBER 111,4464
#define STM32_DMA1_CH4_NUMBER 112,4512
#define STM32_DMA1_CH5_NUMBER 113,4560
#define STM32_DMA1_CH6_NUMBER 114,4608
#define STM32_DMA1_CH7_NUMBER 115,4656
#define STM32_DMA2_NUM_CHANNELS 117,4706
#define STM32_DMA2_CH1_HANDLER 118,4753
#define STM32_DMA2_CH2_HANDLER 119,4808
#define STM32_DMA2_CH3_HANDLER 120,4863
#define STM32_DMA2_CH4_HANDLER 121,4918
#define STM32_DMA2_CH5_HANDLER 122,4973
#define STM32_DMA2_CH1_NUMBER 123,5028
#define STM32_DMA2_CH2_NUMBER 124,5076
#define STM32_DMA2_CH3_NUMBER 125,5124
#define STM32_DMA2_CH4_NUMBER 126,5172
#define STM32_DMA2_CH5_NUMBER 127,5220
#define STM32_HAS_ETH 130,5292
#define STM32_EXTI_NUM_LINES 133,5368
#define STM32_EXTI_IMR_MASK 134,5416
#define STM32_EXTI_IMR2_MASK 135,5473
#define STM32_HAS_GPIOA 138,5555
#define STM32_HAS_GPIOB 139,5605
#define STM32_HAS_GPIOC 140,5655
#define STM32_HAS_GPIOD 141,5705
#define STM32_HAS_GPIOE 142,5755
#define STM32_HAS_GPIOF 143,5805
#define STM32_HAS_GPIOG 144,5855
#define STM32_HAS_GPIOH 145,5906
#define STM32_HAS_GPIOI 146,5957
#define STM32_HAS_GPIOJ 147,6008
#define STM32_HAS_GPIOK 148,6059
#define STM32_GPIO_EN_MASK 149,6110
#define STM32_HAS_I2C1 156,6593
#define STM32_I2C_I2C1_RX_DMA_STREAM 157,6643
#define STM32_I2C_I2C1_TX_DMA_STREAM 158,6714
#define STM32_HAS_I2C2 160,6787
#define STM32_I2C_I2C2_RX_DMA_STREAM 161,6837
#define STM32_I2C_I2C2_TX_DMA_STREAM 162,6908
#define STM32_HAS_I2C3 164,6981
#define STM32_HAS_I2C4 165,7032
#define STM32_HAS_RTC 168,7107
#define STM32_RTC_HAS_SUBSECONDS 169,7157
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 170,7207
#define STM32_RTC_NUM_ALARMS 171,7257
#define STM32_RTC_HAS_INTERRUPTS 172,7304
#define STM32_HAS_SDIO 175,7380
#define STM32_HAS_SPI1 178,7455
#define STM32_SPI1_SUPPORTS_I2S 179,7505
#define STM32_SPI_SPI1_RX_DMA_STREAM 180,7556
#define STM32_SPI_SPI1_TX_DMA_STREAM 181,7627
#define STM32_HAS_SPI2 183,7700
#define STM32_SPI2_SUPPORTS_I2S 184,7750
#define STM32_SPI2_I2S_FULLDUPLEX 185,7800
#define STM32_SPI_SPI2_RX_DMA_STREAM 186,7850
#define STM32_SPI_SPI2_TX_DMA_STREAM 187,7921
#define STM32_HAS_SPI3 189,7994
#define STM32_SPI3_SUPPORTS_I2S 190,8044
#define STM32_SPI3_I2S_FULLDUPLEX 191,8094
#define STM32_SPI_SPI3_RX_DMA_STREAM 192,8144
#define STM32_SPI_SPI3_TX_DMA_STREAM 193,8215
#define STM32_HAS_SPI4 195,8288
#define STM32_HAS_SPI5 196,8339
#define STM32_HAS_SPI6 197,8390
#define STM32_TIM_MAX_CHANNELS 200,8465
#define STM32_HAS_TIM1 202,8514
#define STM32_TIM1_IS_32BITS 203,8564
#define STM32_TIM1_CHANNELS 204,8615
#define STM32_HAS_TIM2 206,8664
#define STM32_TIM2_IS_32BITS 207,8714
#define STM32_TIM2_CHANNELS 208,8764
#define STM32_HAS_TIM3 210,8813
#define STM32_TIM3_IS_32BITS 211,8863
#define STM32_TIM3_CHANNELS 212,8914
#define STM32_HAS_TIM4 214,8963
#define STM32_TIM4_IS_32BITS 215,9013
#define STM32_TIM4_CHANNELS 216,9064
#define STM32_HAS_TIM6 218,9113
#define STM32_TIM6_IS_32BITS 219,9163
#define STM32_TIM6_CHANNELS 220,9214
#define STM32_HAS_TIM7 222,9263
#define STM32_TIM7_IS_32BITS 223,9313
#define STM32_TIM7_CHANNELS 224,9364
#define STM32_HAS_TIM8 226,9413
#define STM32_TIM8_IS_32BITS 227,9463
#define STM32_TIM8_CHANNELS 228,9514
#define STM32_HAS_TIM15 230,9563
#define STM32_TIM15_IS_32BITS 231,9613
#define STM32_TIM15_CHANNELS 232,9664
#define STM32_HAS_TIM16 234,9713
#define STM32_TIM16_IS_32BITS 235,9763
#define STM32_TIM16_CHANNELS 236,9814
#define STM32_HAS_TIM17 238,9863
#define STM32_TIM17_IS_32BITS 239,9913
#define STM32_TIM17_CHANNELS 240,9964
#define STM32_HAS_TIM5 242,10013
#define STM32_HAS_TIM9 243,10064
#define STM32_HAS_TIM10 244,10115
#define STM32_HAS_TIM11 245,10166
#define STM32_HAS_TIM12 246,10217
#define STM32_HAS_TIM13 247,10268
#define STM32_HAS_TIM14 248,10319
#define STM32_HAS_TIM18 249,10370
#define STM32_HAS_TIM19 250,10421
#define STM32_HAS_TIM20 251,10472
#define STM32_HAS_TIM21 252,10523
#define STM32_HAS_TIM22 253,10574
#define STM32_HAS_USART1 256,10651
#define STM32_UART_USART1_RX_DMA_STREAM 257,10701
#define STM32_UART_USART1_TX_DMA_STREAM 258,10772
#define STM32_HAS_USART2 260,10845
#define STM32_UART_USART2_RX_DMA_STREAM 261,10895
#define STM32_UART_USART2_TX_DMA_STREAM 262,10966
#define STM32_HAS_USART3 264,11039
#define STM32_UART_USART3_RX_DMA_STREAM 265,11089
#define STM32_UART_USART3_TX_DMA_STREAM 266,11160
#define STM32_HAS_UART4 268,11233
#define STM32_UART_UART4_RX_DMA_STREAM 269,11283
#define STM32_UART_UART4_TX_DMA_STREAM 270,11354
#define STM32_HAS_UART5 272,11427
#define STM32_HAS_USART6 274,11479
#define STM32_HAS_UART7 275,11530
#define STM32_HAS_UART8 276,11581
#define STM32_HAS_LPUART1 277,11632
#define STM32_HAS_USB 280,11707
#define STM32_USB_ACCESS_SCHEME_2x16 281,11757
#define STM32_USB_PMA_SIZE 282,11808
#define STM32_USB_HAS_BCDR 283,11857
#define STM32_HAS_OTG1 284,11908
#define STM32_HAS_OTG2 285,11959
#define STM32_HAS_IWDG 288,12035
#define STM32_IWDG_IS_WINDOWED 289,12085
#define STM32_HAS_LTDC 292,12160
#define STM32_HAS_DMA2D 295,12237
#define STM32_HAS_FSMC 298,12313
#define STM32_HAS_CRC 301,12388
#define STM32_CRC_PROGRAMMABLE 302,12438
#define STM32_HAS_ADC1 310,12816
#define STM32_ADC1_HANDLER 311,12866
#define STM32_ADC1_NUMBER 312,12920
#define STM32_ADC1_DMA_MSK 313,12968
#define STM32_ADC1_DMA_CHN 314,13045
#define STM32_HAS_ADC2 316,13103
#define STM32_ADC2_HANDLER 317,13153
#define STM32_ADC2_NUMBER 318,13207
#define STM32_ADC2_DMA_MSK 319,13255
#define STM32_ADC2_DMA_CHN 321,13411
#define STM32_HAS_ADC3 323,13469
#define STM32_ADC3_HANDLER 324,13519
#define STM32_ADC3_NUMBER 325,13573
#define STM32_ADC3_DMA_MSK 326,13621
#define STM32_ADC3_DMA_CHN 327,13698
#define STM32_HAS_ADC4 329,13756
#define STM32_ADC4_HANDLER 330,13806
#define STM32_ADC4_NUMBER 331,13861
#define STM32_ADC4_DMA_MSK 332,13909
#define STM32_ADC4_DMA_CHN 334,14065
#define STM32_HAS_SDADC1 336,14123
#define STM32_HAS_SDADC2 337,14174
#define STM32_HAS_SDADC3 338,14225
#define STM32_HAS_CAN1 341,14300
#define STM32_HAS_CAN2 342,14350
#define STM32_CAN_MAX_FILTERS 343,14401
#define STM32_HAS_DAC1_CH1 346,14473
#define STM32_DAC_DAC1_CH1_DMA_STREAM 347,14523
#define STM32_HAS_DAC1_CH2 349,14596
#define STM32_DAC_DAC1_CH2_DMA_STREAM 350,14646
#define STM32_HAS_DAC2_CH1 352,14719
#define STM32_HAS_DAC2_CH2 353,14770
#define STM32_ADVANCED_DMA 356,14845
#define STM32_DMA_SUPPORTS_CSELR 357,14896
#define STM32_DMA1_NUM_CHANNELS 359,14949
#define STM32_DMA1_CH1_HANDLER 360,14996
#define STM32_DMA1_CH2_HANDLER 361,15050
#define STM32_DMA1_CH3_HANDLER 362,15104
#define STM32_DMA1_CH4_HANDLER 363,15158
#define STM32_DMA1_CH5_HANDLER 364,15212
#define STM32_DMA1_CH6_HANDLER 365,15266
#define STM32_DMA1_CH7_HANDLER 366,15320
#define STM32_DMA1_CH1_NUMBER 367,15374
#define STM32_DMA1_CH2_NUMBER 368,15422
#define STM32_DMA1_CH3_NUMBER 369,15470
#define STM32_DMA1_CH4_NUMBER 370,15518
#define STM32_DMA1_CH5_NUMBER 371,15566
#define STM32_DMA1_CH6_NUMBER 372,15614
#define STM32_DMA1_CH7_NUMBER 373,15662
#define STM32_DMA2_NUM_CHANNELS 375,15712
#define STM32_DMA2_CH1_HANDLER 376,15759
#define STM32_DMA2_CH2_HANDLER 377,15814
#define STM32_DMA2_CH3_HANDLER 378,15869
#define STM32_DMA2_CH4_HANDLER 379,15924
#define STM32_DMA2_CH5_HANDLER 380,15979
#define STM32_DMA2_CH1_NUMBER 381,16034
#define STM32_DMA2_CH2_NUMBER 382,16082
#define STM32_DMA2_CH3_NUMBER 383,16130
#define STM32_DMA2_CH4_NUMBER 384,16178
#define STM32_DMA2_CH5_NUMBER 385,16226
#define STM32_HAS_ETH 388,16298
#define STM32_EXTI_NUM_LINES 391,16374
#define STM32_EXTI_IMR_MASK 392,16422
#define STM32_EXTI_IMR2_MASK 393,16479
#define STM32_HAS_GPIOA 396,16561
#define STM32_HAS_GPIOB 397,16611
#define STM32_HAS_GPIOC 398,16661
#define STM32_HAS_GPIOD 399,16711
#define STM32_HAS_GPIOE 400,16761
#define STM32_HAS_GPIOF 401,16811
#define STM32_HAS_GPIOG 402,16861
#define STM32_HAS_GPIOH 403,16911
#define STM32_HAS_GPIOI 404,16961
#define STM32_HAS_GPIOJ 405,17012
#define STM32_HAS_GPIOK 406,17063
#define STM32_GPIO_EN_MASK 407,17114
#define STM32_HAS_I2C1 417,17757
#define STM32_I2C_I2C1_RX_DMA_STREAM 418,17807
#define STM32_I2C_I2C1_TX_DMA_STREAM 419,17878
#define STM32_HAS_I2C2 421,17951
#define STM32_I2C_I2C2_RX_DMA_STREAM 422,18001
#define STM32_I2C_I2C2_TX_DMA_STREAM 423,18072
#define STM32_HAS_I2C3 425,18145
#define STM32_I2C_I2C3_RX_DMA_STREAM 426,18195
#define STM32_I2C_I2C3_TX_DMA_STREAM 427,18266
#define STM32_HAS_I2C4 429,18339
#define STM32_HAS_RTC 432,18414
#define STM32_RTC_HAS_SUBSECONDS 433,18464
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 434,18514
#define STM32_RTC_NUM_ALARMS 435,18564
#define STM32_RTC_HAS_INTERRUPTS 436,18611
#define STM32_HAS_SDIO 439,18687
#define STM32_HAS_SPI1 442,18762
#define STM32_SPI1_SUPPORTS_I2S 443,18812
#define STM32_SPI_SPI1_RX_DMA_STREAM 444,18863
#define STM32_SPI_SPI1_TX_DMA_STREAM 445,18934
#define STM32_HAS_SPI2 447,19007
#define STM32_SPI2_SUPPORTS_I2S 448,19057
#define STM32_SPI2_I2S_FULLDUPLEX 449,19107
#define STM32_SPI_SPI2_RX_DMA_STREAM 450,19157
#define STM32_SPI_SPI2_TX_DMA_STREAM 451,19228
#define STM32_HAS_SPI3 453,19301
#define STM32_SPI3_SUPPORTS_I2S 454,19351
#define STM32_SPI3_I2S_FULLDUPLEX 455,19401
#define STM32_SPI_SPI3_RX_DMA_STREAM 456,19451
#define STM32_SPI_SPI3_TX_DMA_STREAM 457,19522
#define STM32_HAS_SPI4 459,19595
#define STM32_SPI4_SUPPORTS_I2S 460,19645
#define STM32_SPI_SPI4_RX_DMA_STREAM 461,19696
#define STM32_SPI_SPI4_TX_DMA_STREAM 462,19767
#define STM32_HAS_SPI5 464,19840
#define STM32_HAS_SPI6 465,19891
#define STM32_TIM_MAX_CHANNELS 468,19966
#define STM32_HAS_TIM1 470,20015
#define STM32_TIM1_IS_32BITS 471,20065
#define STM32_TIM1_CHANNELS 472,20116
#define STM32_HAS_TIM2 474,20165
#define STM32_TIM2_IS_32BITS 475,20215
#define STM32_TIM2_CHANNELS 476,20265
#define STM32_HAS_TIM3 478,20314
#define STM32_TIM3_IS_32BITS 479,20364
#define STM32_TIM3_CHANNELS 480,20415
#define STM32_HAS_TIM4 482,20464
#define STM32_TIM4_IS_32BITS 483,20514
#define STM32_TIM4_CHANNELS 484,20565
#define STM32_HAS_TIM6 486,20614
#define STM32_TIM6_IS_32BITS 487,20664
#define STM32_TIM6_CHANNELS 488,20715
#define STM32_HAS_TIM7 490,20764
#define STM32_TIM7_IS_32BITS 491,20814
#define STM32_TIM7_CHANNELS 492,20865
#define STM32_HAS_TIM8 494,20914
#define STM32_TIM8_IS_32BITS 495,20964
#define STM32_TIM8_CHANNELS 496,21015
#define STM32_HAS_TIM15 498,21064
#define STM32_TIM15_IS_32BITS 499,21114
#define STM32_TIM15_CHANNELS 500,21165
#define STM32_HAS_TIM16 502,21214
#define STM32_TIM16_IS_32BITS 503,21264
#define STM32_TIM16_CHANNELS 504,21315
#define STM32_HAS_TIM17 506,21364
#define STM32_TIM17_IS_32BITS 507,21414
#define STM32_TIM17_CHANNELS 508,21465
#define STM32_HAS_TIM20 510,21514
#define STM32_TIM20_IS_32BITS 511,21564
#define STM32_TIM20_CHANNELS 512,21615
#define STM32_HAS_TIM5 514,21664
#define STM32_HAS_TIM9 515,21715
#define STM32_HAS_TIM10 516,21766
#define STM32_HAS_TIM11 517,21817
#define STM32_HAS_TIM12 518,21868
#define STM32_HAS_TIM13 519,21919
#define STM32_HAS_TIM14 520,21970
#define STM32_HAS_TIM18 521,22021
#define STM32_HAS_TIM19 522,22072
#define STM32_HAS_TIM21 523,22123
#define STM32_HAS_TIM22 524,22174
#define STM32_HAS_USART1 527,22251
#define STM32_UART_USART1_RX_DMA_STREAM 528,22301
#define STM32_UART_USART1_TX_DMA_STREAM 529,22372
#define STM32_HAS_USART2 531,22445
#define STM32_UART_USART2_RX_DMA_STREAM 532,22495
#define STM32_UART_USART2_TX_DMA_STREAM 533,22566
#define STM32_HAS_USART3 535,22639
#define STM32_UART_USART3_RX_DMA_STREAM 536,22689
#define STM32_UART_USART3_TX_DMA_STREAM 537,22760
#define STM32_HAS_UART4 539,22833
#define STM32_UART_UART4_RX_DMA_STREAM 540,22883
#define STM32_UART_UART4_TX_DMA_STREAM 541,22954
#define STM32_HAS_UART5 543,23027
#define STM32_HAS_USART6 545,23079
#define STM32_HAS_UART7 546,23130
#define STM32_HAS_UART8 547,23181
#define STM32_HAS_LPUART1 548,23232
#define STM32_HAS_USB 551,23307
#define STM32_USB_ACCESS_SCHEME_2x16 552,23357
#define STM32_USB_PMA_SIZE 553,23407
#define STM32_USB_HAS_BCDR 554,23456
#define STM32_HAS_OTG1 555,23507
#define STM32_HAS_OTG2 556,23558
#define STM32_HAS_IWDG 559,23634
#define STM32_IWDG_IS_WINDOWED 560,23684
#define STM32_HAS_LTDC 563,23759
#define STM32_HAS_DMA2D 566,23836
#define STM32_HAS_FSMC 569,23912
#define STM32_HAS_CRC 572,23987
#define STM32_CRC_PROGRAMMABLE 573,24037
#define STM32_HAS_ADC1 581,24415
#define STM32_ADC1_HANDLER 582,24465
#define STM32_ADC1_NUMBER 583,24519
#define STM32_ADC1_DMA_MSK 584,24567
#define STM32_ADC1_DMA_CHN 585,24644
#define STM32_HAS_ADC2 587,24702
#define STM32_ADC2_HANDLER 588,24752
#define STM32_ADC2_NUMBER 589,24806
#define STM32_ADC2_DMA_MSK 590,24854
#define STM32_ADC2_DMA_CHN 592,25010
#define STM32_HAS_ADC3 594,25068
#define STM32_HAS_ADC4 595,25119
#define STM32_HAS_SDADC1 597,25172
#define STM32_HAS_SDADC2 598,25223
#define STM32_HAS_SDADC3 599,25274
#define STM32_HAS_CAN1 602,25349
#define STM32_HAS_CAN2 603,25399
#define STM32_CAN_MAX_FILTERS 604,25450
#define STM32_HAS_DAC1_CH1 607,25522
#define STM32_DAC_DAC1_CH1_DMA_STREAM 608,25572
#define STM32_HAS_DAC1_CH2 610,25645
#define STM32_DAC_DAC1_CH2_DMA_STREAM 611,25695
#define STM32_HAS_DAC2_CH1 613,25768
#define STM32_DAC_DAC2_CH1_DMA_STREAM 614,25818
#define STM32_HAS_DAC2_CH2 616,25891
#define STM32_ADVANCED_DMA 619,25966
#define STM32_DMA_SUPPORTS_CSELR 620,26017
#define STM32_DMA1_NUM_CHANNELS 622,26070
#define STM32_DMA1_CH1_HANDLER 623,26117
#define STM32_DMA1_CH2_HANDLER 624,26171
#define STM32_DMA1_CH3_HANDLER 625,26225
#define STM32_DMA1_CH4_HANDLER 626,26279
#define STM32_DMA1_CH5_HANDLER 627,26333
#define STM32_DMA1_CH6_HANDLER 628,26387
#define STM32_DMA1_CH7_HANDLER 629,26441
#define STM32_DMA1_CH1_NUMBER 630,26495
#define STM32_DMA1_CH2_NUMBER 631,26543
#define STM32_DMA1_CH3_NUMBER 632,26591
#define STM32_DMA1_CH4_NUMBER 633,26639
#define STM32_DMA1_CH5_NUMBER 634,26687
#define STM32_DMA1_CH6_NUMBER 635,26735
#define STM32_DMA1_CH7_NUMBER 636,26783
#define STM32_DMA2_NUM_CHANNELS 638,26833
#define STM32_HAS_ETH 641,26904
#define STM32_EXTI_NUM_LINES 644,26980
#define STM32_EXTI_IMR_MASK 645,27028
#define STM32_EXTI_IMR2_MASK 646,27085
#define STM32_HAS_GPIOA 649,27167
#define STM32_HAS_GPIOB 650,27217
#define STM32_HAS_GPIOC 651,27267
#define STM32_HAS_GPIOD 652,27317
#define STM32_HAS_GPIOE 653,27367
#define STM32_HAS_GPIOF 654,27418
#define STM32_HAS_GPIOG 655,27468
#define STM32_HAS_GPIOH 656,27519
#define STM32_HAS_GPIOI 657,27570
#define STM32_HAS_GPIOJ 658,27621
#define STM32_HAS_GPIOK 659,27672
#define STM32_GPIO_EN_MASK 660,27723
#define STM32_HAS_I2C1 667,28129
#define STM32_I2C_I2C1_RX_DMA_STREAM 668,28179
#define STM32_I2C_I2C1_TX_DMA_STREAM 669,28250
#define STM32_HAS_I2C2 671,28323
#define STM32_HAS_I2C3 672,28374
#define STM32_HAS_I2C4 673,28425
#define STM32_HAS_RTC 676,28500
#define STM32_RTC_HAS_SUBSECONDS 677,28550
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 678,28600
#define STM32_RTC_NUM_ALARMS 679,28650
#define STM32_RTC_HAS_INTERRUPTS 680,28697
#define STM32_HAS_SDIO 683,28773
#define STM32_HAS_SPI1 686,28848
#define STM32_SPI1_SUPPORTS_I2S 687,28898
#define STM32_SPI_SPI1_RX_DMA_STREAM 688,28949
#define STM32_SPI_SPI1_TX_DMA_STREAM 689,29020
#define STM32_HAS_SPI2 691,29093
#define STM32_HAS_SPI3 692,29144
#define STM32_HAS_SPI4 693,29195
#define STM32_HAS_SPI5 694,29246
#define STM32_HAS_SPI6 695,29297
#define STM32_TIM_MAX_CHANNELS 698,29372
#define STM32_HAS_TIM1 700,29421
#define STM32_TIM1_IS_32BITS 701,29471
#define STM32_TIM1_CHANNELS 702,29522
#define STM32_HAS_TIM2 704,29571
#define STM32_TIM2_IS_32BITS 705,29621
#define STM32_TIM2_CHANNELS 706,29671
#define STM32_HAS_TIM3 708,29720
#define STM32_TIM3_IS_32BITS 709,29770
#define STM32_TIM3_CHANNELS 710,29821
#define STM32_HAS_TIM4 712,29870
#define STM32_TIM4_IS_32BITS 713,29920
#define STM32_TIM4_CHANNELS 714,29971
#define STM32_HAS_TIM6 716,30020
#define STM32_TIM6_IS_32BITS 717,30070
#define STM32_TIM6_CHANNELS 718,30121
#define STM32_HAS_TIM7 720,30170
#define STM32_TIM7_IS_32BITS 721,30220
#define STM32_TIM7_CHANNELS 722,30271
#define STM32_HAS_TIM15 724,30320
#define STM32_TIM15_IS_32BITS 725,30370
#define STM32_TIM15_CHANNELS 726,30421
#define STM32_HAS_TIM16 728,30470
#define STM32_TIM16_IS_32BITS 729,30520
#define STM32_TIM16_CHANNELS 730,30571
#define STM32_HAS_TIM17 732,30620
#define STM32_TIM17_IS_32BITS 733,30670
#define STM32_TIM17_CHANNELS 734,30721
#define STM32_HAS_TIM5 736,30770
#define STM32_HAS_TIM8 737,30821
#define STM32_HAS_TIM9 738,30872
#define STM32_HAS_TIM10 739,30923
#define STM32_HAS_TIM11 740,30974
#define STM32_HAS_TIM12 741,31025
#define STM32_HAS_TIM13 742,31076
#define STM32_HAS_TIM14 743,31127
#define STM32_HAS_TIM18 744,31178
#define STM32_HAS_TIM19 745,31229
#define STM32_HAS_TIM20 746,31280
#define STM32_HAS_TIM21 747,31331
#define STM32_HAS_TIM22 748,31382
#define STM32_HAS_USART1 751,31459
#define STM32_UART_USART1_RX_DMA_STREAM 752,31509
#define STM32_UART_USART1_TX_DMA_STREAM 753,31580
#define STM32_HAS_USART2 755,31653
#define STM32_UART_USART2_RX_DMA_STREAM 756,31703
#define STM32_UART_USART2_TX_DMA_STREAM 757,31774
#define STM32_HAS_USART3 759,31847
#define STM32_UART_USART3_RX_DMA_STREAM 760,31897
#define STM32_UART_USART3_TX_DMA_STREAM 761,31968
#define STM32_HAS_UART4 763,32041
#define STM32_HAS_UART5 764,32092
#define STM32_HAS_USART6 765,32143
#define STM32_HAS_UART7 766,32194
#define STM32_HAS_UART8 767,32245
#define STM32_HAS_LPUART1 768,32296
#define STM32_HAS_USB 771,32371
#define STM32_HAS_OTG1 772,32422
#define STM32_HAS_OTG2 773,32473
#define STM32_HAS_IWDG 776,32549
#define STM32_IWDG_IS_WINDOWED 777,32599
#define STM32_HAS_LTDC 780,32674
#define STM32_HAS_DMA2D 783,32751
#define STM32_HAS_FSMC 786,32827
#define STM32_HAS_CRC 789,32902
#define STM32_CRC_PROGRAMMABLE 790,32952
#define STM32_HAS_ADC1 798,33330
#define STM32_ADC1_HANDLER 799,33380
#define STM32_ADC1_NUMBER 800,33434
#define STM32_ADC1_DMA_MSK 801,33482
#define STM32_ADC1_DMA_CHN 802,33559
#define STM32_HAS_ADC2 804,33617
#define STM32_HAS_ADC3 805,33668
#define STM32_HAS_ADC4 806,33719
#define STM32_HAS_SDADC1 808,33772
#define STM32_HAS_SDADC2 809,33823
#define STM32_HAS_SDADC3 810,33874
#define STM32_HAS_CAN1 813,33949
#define STM32_HAS_CAN2 814,34000
#define STM32_CAN_MAX_FILTERS 815,34051
#define STM32_HAS_DAC1_CH1 818,34123
#define STM32_DAC_DAC1_CH1_DMA_STREAM 819,34173
#define STM32_HAS_DAC1_CH2 821,34246
#define STM32_HAS_DAC2_CH1 822,34297
#define STM32_HAS_DAC2_CH2 823,34348
#define STM32_ADVANCED_DMA 826,34423
#define STM32_DMA_SUPPORTS_CSELR 827,34474
#define STM32_DMA1_NUM_CHANNELS 829,34527
#define STM32_DMA1_CH1_HANDLER 830,34574
#define STM32_DMA1_CH2_HANDLER 831,34628
#define STM32_DMA1_CH3_HANDLER 832,34682
#define STM32_DMA1_CH4_HANDLER 833,34736
#define STM32_DMA1_CH5_HANDLER 834,34790
#define STM32_DMA1_CH6_HANDLER 835,34844
#define STM32_DMA1_CH7_HANDLER 836,34898
#define STM32_DMA1_CH1_NUMBER 837,34952
#define STM32_DMA1_CH2_NUMBER 838,35000
#define STM32_DMA1_CH3_NUMBER 839,35048
#define STM32_DMA1_CH4_NUMBER 840,35096
#define STM32_DMA1_CH5_NUMBER 841,35144
#define STM32_DMA1_CH6_NUMBER 842,35192
#define STM32_DMA1_CH7_NUMBER 843,35240
#define STM32_DMA2_NUM_CHANNELS 845,35290
#define STM32_HAS_ETH 848,35361
#define STM32_EXTI_NUM_LINES 851,35437
#define STM32_EXTI_IMR_MASK 852,35485
#define STM32_EXTI_IMR2_MASK 853,35542
#define STM32_HAS_GPIOA 856,35624
#define STM32_HAS_GPIOB 857,35674
#define STM32_HAS_GPIOC 858,35724
#define STM32_HAS_GPIOD 859,35774
#define STM32_HAS_GPIOE 860,35824
#define STM32_HAS_GPIOF 861,35875
#define STM32_HAS_GPIOG 862,35925
#define STM32_HAS_GPIOH 863,35976
#define STM32_HAS_GPIOI 864,36027
#define STM32_HAS_GPIOJ 865,36078
#define STM32_HAS_GPIOK 866,36129
#define STM32_GPIO_EN_MASK 867,36180
#define STM32_HAS_I2C1 874,36586
#define STM32_I2C_I2C1_RX_DMA_STREAM 875,36636
#define STM32_I2C_I2C1_TX_DMA_STREAM 876,36707
#define STM32_HAS_I2C2 878,36780
#define STM32_I2C_I2C2_RX_DMA_STREAM 879,36830
#define STM32_I2C_I2C2_TX_DMA_STREAM 880,36901
#define STM32_HAS_I2C3 882,36974
#define STM32_I2C_I2C3_RX_DMA_STREAM 883,37024
#define STM32_I2C_I2C3_TX_DMA_STREAM 884,37095
#define STM32_HAS_I2C4 886,37168
#define STM32_HAS_RTC 889,37243
#define STM32_RTC_HAS_SUBSECONDS 890,37293
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 891,37343
#define STM32_RTC_NUM_ALARMS 892,37393
#define STM32_RTC_HAS_INTERRUPTS 893,37440
#define STM32_HAS_SDIO 896,37516
#define STM32_HAS_SPI2 899,37591
#define STM32_SPI2_SUPPORTS_I2S 900,37641
#define STM32_SPI2_I2S_FULLDUPLEX 901,37691
#define STM32_SPI_SPI2_RX_DMA_STREAM 902,37741
#define STM32_SPI_SPI2_TX_DMA_STREAM 903,37812
#define STM32_HAS_SPI3 905,37885
#define STM32_SPI3_SUPPORTS_I2S 906,37935
#define STM32_SPI3_I2S_FULLDUPLEX 907,37985
#define STM32_SPI_SPI3_RX_DMA_STREAM 908,38035
#define STM32_SPI_SPI3_TX_DMA_STREAM 909,38106
#define STM32_HAS_SPI1 911,38179
#define STM32_HAS_SPI4 912,38230
#define STM32_HAS_SPI5 913,38281
#define STM32_HAS_SPI6 914,38332
#define STM32_TIM_MAX_CHANNELS 917,38407
#define STM32_HAS_TIM1 919,38456
#define STM32_TIM1_IS_32BITS 920,38506
#define STM32_TIM1_CHANNELS 921,38557
#define STM32_HAS_TIM2 923,38606
#define STM32_TIM2_IS_32BITS 924,38656
#define STM32_TIM2_CHANNELS 925,38706
#define STM32_HAS_TIM6 927,38755
#define STM32_TIM6_IS_32BITS 928,38805
#define STM32_TIM6_CHANNELS 929,38856
#define STM32_HAS_TIM15 931,38905
#define STM32_TIM15_IS_32BITS 932,38955
#define STM32_TIM15_CHANNELS 933,39006
#define STM32_HAS_TIM16 935,39055
#define STM32_TIM16_IS_32BITS 936,39105
#define STM32_TIM16_CHANNELS 937,39156
#define STM32_HAS_TIM17 939,39205
#define STM32_TIM17_IS_32BITS 940,39255
#define STM32_TIM17_CHANNELS 941,39306
#define STM32_HAS_TIM3 943,39355
#define STM32_HAS_TIM4 944,39406
#define STM32_HAS_TIM5 945,39457
#define STM32_HAS_TIM7 946,39508
#define STM32_HAS_TIM8 947,39559
#define STM32_HAS_TIM9 948,39610
#define STM32_HAS_TIM10 949,39661
#define STM32_HAS_TIM11 950,39712
#define STM32_HAS_TIM12 951,39763
#define STM32_HAS_TIM13 952,39814
#define STM32_HAS_TIM14 953,39865
#define STM32_HAS_TIM18 954,39916
#define STM32_HAS_TIM19 955,39967
#define STM32_HAS_TIM20 956,40018
#define STM32_HAS_TIM21 957,40069
#define STM32_HAS_TIM22 958,40120
#define STM32_HAS_USART1 961,40197
#define STM32_UART_USART1_RX_DMA_STREAM 962,40247
#define STM32_UART_USART1_TX_DMA_STREAM 963,40318
#define STM32_HAS_USART2 965,40391
#define STM32_UART_USART2_RX_DMA_STREAM 966,40441
#define STM32_UART_USART2_TX_DMA_STREAM 967,40512
#define STM32_HAS_USART3 969,40585
#define STM32_UART_USART3_RX_DMA_STREAM 970,40635
#define STM32_UART_USART3_TX_DMA_STREAM 971,40706
#define STM32_HAS_UART4 973,40779
#define STM32_HAS_UART5 974,40830
#define STM32_HAS_USART6 975,40881
#define STM32_HAS_UART7 976,40932
#define STM32_HAS_UART8 977,40983
#define STM32_HAS_LPUART1 978,41034
#define STM32_HAS_USB 981,41109
#define STM32_HAS_OTG1 982,41160
#define STM32_HAS_OTG2 983,41211
#define STM32_HAS_IWDG 986,41287
#define STM32_IWDG_IS_WINDOWED 987,41337
#define STM32_HAS_LTDC 990,41412
#define STM32_HAS_DMA2D 993,41489
#define STM32_HAS_FSMC 996,41565
#define STM32_HAS_CRC 999,41640
#define STM32_CRC_PROGRAMMABLE 1000,41690
#define STM32_HAS_ADC1 1008,42068
#define STM32_ADC1_HANDLER 1009,42118
#define STM32_ADC1_NUMBER 1010,42172
#define STM32_ADC1_DMA_MSK 1011,42220
#define STM32_ADC1_DMA_CHN 1012,42297
#define STM32_HAS_ADC2 1014,42355
#define STM32_HAS_ADC3 1015,42406
#define STM32_HAS_ADC4 1016,42457
#define STM32_HAS_SDADC1 1018,42510
#define STM32_HAS_SDADC2 1019,42561
#define STM32_HAS_SDADC3 1020,42612
#define STM32_HAS_CAN1 1023,42687
#define STM32_HAS_CAN2 1024,42737
#define STM32_CAN_MAX_FILTERS 1025,42788
#define STM32_HAS_DAC1_CH1 1028,42860
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1029,42910
#define STM32_HAS_DAC1_CH2 1031,42983
#define STM32_HAS_DAC2_CH1 1032,43034
#define STM32_HAS_DAC2_CH2 1033,43085
#define STM32_ADVANCED_DMA 1036,43160
#define STM32_DMA_SUPPORTS_CSELR 1037,43211
#define STM32_DMA1_NUM_CHANNELS 1039,43264
#define STM32_DMA1_CH1_HANDLER 1040,43311
#define STM32_DMA1_CH2_HANDLER 1041,43365
#define STM32_DMA1_CH3_HANDLER 1042,43419
#define STM32_DMA1_CH4_HANDLER 1043,43473
#define STM32_DMA1_CH5_HANDLER 1044,43527
#define STM32_DMA1_CH6_HANDLER 1045,43581
#define STM32_DMA1_CH7_HANDLER 1046,43635
#define STM32_DMA1_CH1_NUMBER 1047,43689
#define STM32_DMA1_CH2_NUMBER 1048,43737
#define STM32_DMA1_CH3_NUMBER 1049,43785
#define STM32_DMA1_CH4_NUMBER 1050,43833
#define STM32_DMA1_CH5_NUMBER 1051,43881
#define STM32_DMA1_CH6_NUMBER 1052,43929
#define STM32_DMA1_CH7_NUMBER 1053,43977
#define STM32_DMA2_NUM_CHANNELS 1055,44027
#define STM32_HAS_ETH 1058,44098
#define STM32_EXTI_NUM_LINES 1061,44174
#define STM32_EXTI_IMR_MASK 1062,44222
#define STM32_EXTI_IMR2_MASK 1063,44279
#define STM32_HAS_GPIOA 1066,44361
#define STM32_HAS_GPIOB 1067,44411
#define STM32_HAS_GPIOC 1068,44461
#define STM32_HAS_GPIOD 1069,44511
#define STM32_HAS_GPIOE 1070,44561
#define STM32_HAS_GPIOF 1071,44612
#define STM32_HAS_GPIOG 1072,44662
#define STM32_HAS_GPIOH 1073,44713
#define STM32_HAS_GPIOI 1074,44764
#define STM32_HAS_GPIOJ 1075,44815
#define STM32_HAS_GPIOK 1076,44866
#define STM32_GPIO_EN_MASK 1077,44917
#define STM32_HAS_I2C1 1084,45323
#define STM32_I2C_I2C1_RX_DMA_STREAM 1085,45373
#define STM32_I2C_I2C1_TX_DMA_STREAM 1086,45444
#define STM32_HAS_I2C2 1088,45517
#define STM32_I2C_I2C2_RX_DMA_STREAM 1089,45567
#define STM32_I2C_I2C2_TX_DMA_STREAM 1090,45638
#define STM32_HAS_I2C3 1092,45711
#define STM32_I2C_I2C3_RX_DMA_STREAM 1093,45761
#define STM32_I2C_I2C3_TX_DMA_STREAM 1094,45832
#define STM32_HAS_I2C4 1096,45905
#define STM32_HAS_RTC 1099,45980
#define STM32_RTC_HAS_SUBSECONDS 1100,46030
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1101,46080
#define STM32_RTC_NUM_ALARMS 1102,46130
#define STM32_RTC_HAS_INTERRUPTS 1103,46177
#define STM32_HAS_SDIO 1106,46253
#define STM32_HAS_SPI2 1109,46328
#define STM32_SPI2_SUPPORTS_I2S 1110,46378
#define STM32_SPI2_I2S_FULLDUPLEX 1111,46428
#define STM32_SPI_SPI2_RX_DMA_STREAM 1112,46478
#define STM32_SPI_SPI2_TX_DMA_STREAM 1113,46549
#define STM32_HAS_SPI3 1115,46622
#define STM32_SPI3_SUPPORTS_I2S 1116,46672
#define STM32_SPI3_I2S_FULLDUPLEX 1117,46722
#define STM32_SPI_SPI3_RX_DMA_STREAM 1118,46772
#define STM32_SPI_SPI3_TX_DMA_STREAM 1119,46843
#define STM32_HAS_SPI1 1121,46916
#define STM32_HAS_SPI4 1122,46967
#define STM32_HAS_SPI5 1123,47018
#define STM32_HAS_SPI6 1124,47069
#define STM32_TIM_MAX_CHANNELS 1127,47144
#define STM32_HAS_TIM1 1129,47193
#define STM32_TIM1_IS_32BITS 1130,47243
#define STM32_TIM1_CHANNELS 1131,47294
#define STM32_HAS_TIM2 1133,47343
#define STM32_TIM2_IS_32BITS 1134,47393
#define STM32_TIM2_CHANNELS 1135,47443
#define STM32_HAS_TIM6 1137,47492
#define STM32_TIM6_IS_32BITS 1138,47542
#define STM32_TIM6_CHANNELS 1139,47593
#define STM32_HAS_TIM15 1141,47642
#define STM32_TIM15_IS_32BITS 1142,47692
#define STM32_TIM15_CHANNELS 1143,47743
#define STM32_HAS_TIM16 1145,47792
#define STM32_TIM16_IS_32BITS 1146,47842
#define STM32_TIM16_CHANNELS 1147,47893
#define STM32_HAS_TIM17 1149,47942
#define STM32_TIM17_IS_32BITS 1150,47992
#define STM32_TIM17_CHANNELS 1151,48043
#define STM32_HAS_TIM3 1153,48092
#define STM32_HAS_TIM4 1154,48143
#define STM32_HAS_TIM5 1155,48194
#define STM32_HAS_TIM7 1156,48245
#define STM32_HAS_TIM8 1157,48296
#define STM32_HAS_TIM9 1158,48347
#define STM32_HAS_TIM10 1159,48398
#define STM32_HAS_TIM11 1160,48449
#define STM32_HAS_TIM12 1161,48500
#define STM32_HAS_TIM13 1162,48551
#define STM32_HAS_TIM14 1163,48602
#define STM32_HAS_TIM18 1164,48653
#define STM32_HAS_TIM19 1165,48704
#define STM32_HAS_TIM20 1166,48755
#define STM32_HAS_TIM21 1167,48806
#define STM32_HAS_TIM22 1168,48857
#define STM32_HAS_USART1 1171,48934
#define STM32_UART_USART1_RX_DMA_STREAM 1172,48984
#define STM32_UART_USART1_TX_DMA_STREAM 1173,49055
#define STM32_HAS_USART2 1175,49128
#define STM32_UART_USART2_RX_DMA_STREAM 1176,49178
#define STM32_UART_USART2_TX_DMA_STREAM 1177,49249
#define STM32_HAS_USART3 1179,49322
#define STM32_UART_USART3_RX_DMA_STREAM 1180,49372
#define STM32_UART_USART3_TX_DMA_STREAM 1181,49443
#define STM32_HAS_UART4 1183,49516
#define STM32_HAS_UART5 1184,49567
#define STM32_HAS_USART6 1185,49618
#define STM32_HAS_UART7 1186,49669
#define STM32_HAS_UART8 1187,49720
#define STM32_HAS_LPUART1 1188,49771
#define STM32_HAS_USB 1191,49846
#define STM32_USB_ACCESS_SCHEME_2x16 1192,49896
#define STM32_USB_PMA_SIZE 1193,49946
#define STM32_USB_HAS_BCDR 1194,49995
#define STM32_HAS_OTG1 1195,50046
#define STM32_HAS_OTG2 1196,50097
#define STM32_HAS_IWDG 1199,50173
#define STM32_IWDG_IS_WINDOWED 1200,50223
#define STM32_HAS_LTDC 1203,50298
#define STM32_HAS_DMA2D 1206,50375
#define STM32_HAS_FSMC 1209,50451
#define STM32_HAS_CRC 1212,50526
#define STM32_CRC_PROGRAMMABLE 1213,50576
#define STM32_HAS_ADC1 1221,50954
#define STM32_ADC1_HANDLER 1222,51004
#define STM32_ADC1_NUMBER 1223,51058
#define STM32_ADC1_DMA_MSK 1224,51106
#define STM32_ADC1_DMA_CHN 1225,51183
#define STM32_HAS_ADC2 1227,51241
#define STM32_ADC2_HANDLER 1228,51291
#define STM32_ADC2_NUMBER 1229,51345
#define STM32_ADC2_DMA_MSK 1230,51393
#define STM32_ADC2_DMA_CHN 1232,51549
#define STM32_HAS_ADC3 1234,51607
#define STM32_HAS_ADC4 1235,51658
#define STM32_HAS_SDADC1 1237,51711
#define STM32_HAS_SDADC2 1238,51762
#define STM32_HAS_SDADC3 1239,51813
#define STM32_HAS_CAN1 1242,51888
#define STM32_HAS_CAN2 1243,51938
#define STM32_CAN_MAX_FILTERS 1244,51989
#define STM32_HAS_DAC1_CH1 1247,52061
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1248,52111
#define STM32_HAS_DAC1_CH2 1250,52184
#define STM32_HAS_DAC2_CH1 1251,52235
#define STM32_HAS_DAC2_CH2 1252,52286
#define STM32_ADVANCED_DMA 1255,52361
#define STM32_DMA_SUPPORTS_CSELR 1256,52412
#define STM32_DMA1_NUM_CHANNELS 1258,52465
#define STM32_DMA1_CH1_HANDLER 1259,52512
#define STM32_DMA1_CH2_HANDLER 1260,52566
#define STM32_DMA1_CH3_HANDLER 1261,52620
#define STM32_DMA1_CH4_HANDLER 1262,52674
#define STM32_DMA1_CH5_HANDLER 1263,52728
#define STM32_DMA1_CH6_HANDLER 1264,52782
#define STM32_DMA1_CH7_HANDLER 1265,52836
#define STM32_DMA1_CH1_NUMBER 1266,52890
#define STM32_DMA1_CH2_NUMBER 1267,52938
#define STM32_DMA1_CH3_NUMBER 1268,52986
#define STM32_DMA1_CH4_NUMBER 1269,53034
#define STM32_DMA1_CH5_NUMBER 1270,53082
#define STM32_DMA1_CH6_NUMBER 1271,53130
#define STM32_DMA1_CH7_NUMBER 1272,53178
#define STM32_DMA2_NUM_CHANNELS 1274,53228
#define STM32_DMA2_CH1_HANDLER 1275,53275
#define STM32_DMA2_CH2_HANDLER 1276,53330
#define STM32_DMA2_CH3_HANDLER 1277,53385
#define STM32_DMA2_CH4_HANDLER 1278,53440
#define STM32_DMA2_CH5_HANDLER 1279,53495
#define STM32_DMA2_CH1_NUMBER 1280,53550
#define STM32_DMA2_CH2_NUMBER 1281,53598
#define STM32_DMA2_CH3_NUMBER 1282,53646
#define STM32_DMA2_CH4_NUMBER 1283,53694
#define STM32_DMA2_CH5_NUMBER 1284,53742
#define STM32_HAS_ETH 1287,53814
#define STM32_EXTI_NUM_LINES 1290,53890
#define STM32_EXTI_IMR_MASK 1291,53938
#define STM32_EXTI_IMR2_MASK 1292,53995
#define STM32_HAS_GPIOA 1295,54077
#define STM32_HAS_GPIOB 1296,54127
#define STM32_HAS_GPIOC 1297,54177
#define STM32_HAS_GPIOD 1298,54227
#define STM32_HAS_GPIOE 1299,54277
#define STM32_HAS_GPIOF 1300,54327
#define STM32_HAS_GPIOG 1301,54377
#define STM32_HAS_GPIOH 1302,54428
#define STM32_HAS_GPIOI 1303,54479
#define STM32_HAS_GPIOJ 1304,54530
#define STM32_HAS_GPIOK 1305,54581
#define STM32_GPIO_EN_MASK 1306,54632
#define STM32_HAS_I2C1 1314,55117
#define STM32_I2C_I2C1_RX_DMA_STREAM 1315,55167
#define STM32_I2C_I2C1_TX_DMA_STREAM 1316,55238
#define STM32_HAS_I2C2 1318,55311
#define STM32_I2C_I2C2_RX_DMA_STREAM 1319,55361
#define STM32_I2C_I2C2_TX_DMA_STREAM 1320,55432
#define STM32_HAS_I2C3 1322,55505
#define STM32_HAS_I2C4 1323,55556
#define STM32_HAS_RTC 1326,55631
#define STM32_RTC_HAS_SUBSECONDS 1327,55681
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1328,55731
#define STM32_RTC_NUM_ALARMS 1329,55781
#define STM32_RTC_HAS_INTERRUPTS 1330,55828
#define STM32_HAS_SDIO 1333,55904
#define STM32_HAS_SPI1 1336,55979
#define STM32_SPI1_SUPPORTS_I2S 1337,56029
#define STM32_SPI_SPI1_RX_DMA_STREAM 1338,56080
#define STM32_SPI_SPI1_TX_DMA_STREAM 1339,56151
#define STM32_HAS_SPI2 1341,56224
#define STM32_SPI2_SUPPORTS_I2S 1342,56274
#define STM32_SPI2_I2S_FULLDUPLEX 1343,56324
#define STM32_SPI_SPI2_RX_DMA_STREAM 1344,56374
#define STM32_SPI_SPI2_TX_DMA_STREAM 1345,56445
#define STM32_HAS_SPI3 1347,56518
#define STM32_SPI3_SUPPORTS_I2S 1348,56568
#define STM32_SPI3_I2S_FULLDUPLEX 1349,56618
#define STM32_SPI_SPI3_RX_DMA_STREAM 1350,56668
#define STM32_SPI_SPI3_TX_DMA_STREAM 1351,56739
#define STM32_HAS_SPI4 1353,56812
#define STM32_HAS_SPI5 1354,56863
#define STM32_HAS_SPI6 1355,56914
#define STM32_TIM_MAX_CHANNELS 1358,56989
#define STM32_HAS_TIM1 1360,57038
#define STM32_TIM1_IS_32BITS 1361,57088
#define STM32_TIM1_CHANNELS 1362,57139
#define STM32_HAS_TIM2 1364,57188
#define STM32_TIM2_IS_32BITS 1365,57238
#define STM32_TIM2_CHANNELS 1366,57288
#define STM32_HAS_TIM3 1368,57337
#define STM32_TIM3_IS_32BITS 1369,57387
#define STM32_TIM3_CHANNELS 1370,57438
#define STM32_HAS_TIM4 1372,57487
#define STM32_TIM4_IS_32BITS 1373,57537
#define STM32_TIM4_CHANNELS 1374,57588
#define STM32_HAS_TIM6 1376,57637
#define STM32_TIM6_IS_32BITS 1377,57687
#define STM32_TIM6_CHANNELS 1378,57738
#define STM32_HAS_TIM15 1380,57787
#define STM32_TIM15_IS_32BITS 1381,57837
#define STM32_TIM15_CHANNELS 1382,57888
#define STM32_HAS_TIM16 1384,57937
#define STM32_TIM16_IS_32BITS 1385,57987
#define STM32_TIM16_CHANNELS 1386,58038
#define STM32_HAS_TIM17 1388,58087
#define STM32_TIM17_IS_32BITS 1389,58137
#define STM32_TIM17_CHANNELS 1390,58188
#define STM32_HAS_TIM5 1392,58237
#define STM32_HAS_TIM7 1393,58288
#define STM32_HAS_TIM8 1394,58339
#define STM32_HAS_TIM9 1395,58390
#define STM32_HAS_TIM10 1396,58441
#define STM32_HAS_TIM11 1397,58492
#define STM32_HAS_TIM12 1398,58543
#define STM32_HAS_TIM13 1399,58594
#define STM32_HAS_TIM14 1400,58645
#define STM32_HAS_TIM18 1401,58696
#define STM32_HAS_TIM19 1402,58747
#define STM32_HAS_TIM20 1403,58798
#define STM32_HAS_TIM21 1404,58849
#define STM32_HAS_TIM22 1405,58900
#define STM32_HAS_USART1 1408,58977
#define STM32_UART_USART1_RX_DMA_STREAM 1409,59027
#define STM32_UART_USART1_TX_DMA_STREAM 1410,59098
#define STM32_HAS_USART2 1412,59171
#define STM32_UART_USART2_RX_DMA_STREAM 1413,59221
#define STM32_UART_USART2_TX_DMA_STREAM 1414,59292
#define STM32_HAS_USART3 1416,59365
#define STM32_UART_USART3_RX_DMA_STREAM 1417,59415
#define STM32_UART_USART3_TX_DMA_STREAM 1418,59486
#define STM32_HAS_UART4 1420,59559
#define STM32_UART_UART4_RX_DMA_STREAM 1421,59609
#define STM32_UART_UART4_TX_DMA_STREAM 1422,59680
#define STM32_HAS_UART5 1424,59753
#define STM32_HAS_USART6 1426,59805
#define STM32_HAS_UART7 1427,59856
#define STM32_HAS_UART8 1428,59907
#define STM32_HAS_LPUART1 1429,59958
#define STM32_HAS_USB 1432,60033
#define STM32_USB_ACCESS_SCHEME_2x16 1433,60083
#define STM32_USB_PMA_SIZE 1434,60134
#define STM32_USB_HAS_BCDR 1435,60183
#define STM32_HAS_OTG1 1436,60234
#define STM32_HAS_OTG2 1437,60285
#define STM32_HAS_IWDG 1440,60361
#define STM32_IWDG_IS_WINDOWED 1441,60411
#define STM32_HAS_LTDC 1444,60486
#define STM32_HAS_DMA2D 1447,60563
#define STM32_HAS_FSMC 1450,60639
#define STM32_HAS_CRC 1453,60714
#define STM32_CRC_PROGRAMMABLE 1454,60764
#define STM32_HAS_ADC1 1462,61142
#define STM32_ADC1_HANDLER 1463,61192
#define STM32_ADC1_NUMBER 1464,61246
#define STM32_ADC1_DMA_MSK 1465,61294
#define STM32_ADC1_DMA_CHN 1466,61371
#define STM32_HAS_ADC2 1468,61429
#define STM32_ADC2_HANDLER 1469,61479
#define STM32_ADC2_NUMBER 1470,61533
#define STM32_ADC2_DMA_MSK 1471,61581
#define STM32_ADC2_DMA_CHN 1473,61737
#define STM32_HAS_ADC3 1475,61795
#define STM32_HAS_ADC4 1476,61846
#define STM32_HAS_SDADC1 1478,61899
#define STM32_HAS_SDADC2 1479,61950
#define STM32_HAS_SDADC3 1480,62001
#define STM32_HAS_CAN1 1483,62076
#define STM32_HAS_CAN2 1484,62126
#define STM32_CAN_MAX_FILTERS 1485,62177
#define STM32_HAS_DAC1_CH1 1488,62249
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1489,62299
#define STM32_HAS_DAC1_CH2 1491,62372
#define STM32_HAS_DAC2_CH1 1492,62423
#define STM32_HAS_DAC2_CH2 1493,62474
#define STM32_ADVANCED_DMA 1496,62549
#define STM32_DMA_SUPPORTS_CSELR 1497,62600
#define STM32_DMA1_NUM_CHANNELS 1499,62653
#define STM32_DMA1_CH1_HANDLER 1500,62700
#define STM32_DMA1_CH2_HANDLER 1501,62754
#define STM32_DMA1_CH3_HANDLER 1502,62808
#define STM32_DMA1_CH4_HANDLER 1503,62862
#define STM32_DMA1_CH5_HANDLER 1504,62916
#define STM32_DMA1_CH6_HANDLER 1505,62970
#define STM32_DMA1_CH7_HANDLER 1506,63024
#define STM32_DMA1_CH1_NUMBER 1507,63078
#define STM32_DMA1_CH2_NUMBER 1508,63126
#define STM32_DMA1_CH3_NUMBER 1509,63174
#define STM32_DMA1_CH4_NUMBER 1510,63222
#define STM32_DMA1_CH5_NUMBER 1511,63270
#define STM32_DMA1_CH6_NUMBER 1512,63318
#define STM32_DMA1_CH7_NUMBER 1513,63366
#define STM32_DMA2_NUM_CHANNELS 1515,63416
#define STM32_DMA2_CH1_HANDLER 1516,63463
#define STM32_DMA2_CH2_HANDLER 1517,63518
#define STM32_DMA2_CH3_HANDLER 1518,63573
#define STM32_DMA2_CH4_HANDLER 1519,63628
#define STM32_DMA2_CH5_HANDLER 1520,63683
#define STM32_DMA2_CH1_NUMBER 1521,63738
#define STM32_DMA2_CH2_NUMBER 1522,63786
#define STM32_DMA2_CH3_NUMBER 1523,63834
#define STM32_DMA2_CH4_NUMBER 1524,63882
#define STM32_DMA2_CH5_NUMBER 1525,63930
#define STM32_HAS_ETH 1528,64002
#define STM32_EXTI_NUM_LINES 1531,64078
#define STM32_EXTI_IMR_MASK 1532,64126
#define STM32_EXTI_IMR2_MASK 1533,64183
#define STM32_HAS_GPIOA 1536,64265
#define STM32_HAS_GPIOB 1537,64315
#define STM32_HAS_GPIOC 1538,64365
#define STM32_HAS_GPIOD 1539,64415
#define STM32_HAS_GPIOE 1540,64465
#define STM32_HAS_GPIOF 1541,64515
#define STM32_HAS_GPIOG 1542,64565
#define STM32_HAS_GPIOH 1543,64615
#define STM32_HAS_GPIOI 1544,64665
#define STM32_HAS_GPIOJ 1545,64716
#define STM32_HAS_GPIOK 1546,64767
#define STM32_GPIO_EN_MASK 1547,64818
#define STM32_HAS_I2C1 1557,65461
#define STM32_I2C_I2C1_RX_DMA_STREAM 1558,65511
#define STM32_I2C_I2C1_TX_DMA_STREAM 1559,65582
#define STM32_HAS_I2C2 1561,65655
#define STM32_I2C_I2C2_RX_DMA_STREAM 1562,65705
#define STM32_I2C_I2C2_TX_DMA_STREAM 1563,65776
#define STM32_HAS_I2C3 1565,65849
#define STM32_I2C_I2C3_RX_DMA_STREAM 1566,65899
#define STM32_I2C_I2C3_TX_DMA_STREAM 1567,65970
#define STM32_HAS_I2C4 1569,66043
#define STM32_HAS_RTC 1572,66118
#define STM32_RTC_HAS_SUBSECONDS 1573,66168
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1574,66218
#define STM32_RTC_NUM_ALARMS 1575,66268
#define STM32_RTC_HAS_INTERRUPTS 1576,66315
#define STM32_HAS_SDIO 1579,66391
#define STM32_HAS_SPI1 1582,66466
#define STM32_SPI1_SUPPORTS_I2S 1583,66516
#define STM32_SPI_SPI1_RX_DMA_STREAM 1584,66567
#define STM32_SPI_SPI1_TX_DMA_STREAM 1585,66638
#define STM32_HAS_SPI2 1587,66711
#define STM32_SPI2_SUPPORTS_I2S 1588,66761
#define STM32_SPI2_I2S_FULLDUPLEX 1589,66811
#define STM32_SPI_SPI2_RX_DMA_STREAM 1590,66861
#define STM32_SPI_SPI2_TX_DMA_STREAM 1591,66932
#define STM32_HAS_SPI3 1593,67005
#define STM32_SPI3_SUPPORTS_I2S 1594,67055
#define STM32_SPI3_I2S_FULLDUPLEX 1595,67105
#define STM32_SPI_SPI3_RX_DMA_STREAM 1596,67155
#define STM32_SPI_SPI3_TX_DMA_STREAM 1597,67226
#define STM32_HAS_SPI4 1599,67299
#define STM32_SPI4_SUPPORTS_I2S 1600,67349
#define STM32_SPI_SPI4_RX_DMA_STREAM 1601,67400
#define STM32_SPI_SPI4_TX_DMA_STREAM 1602,67471
#define STM32_HAS_SPI5 1604,67544
#define STM32_HAS_SPI6 1605,67595
#define STM32_TIM_MAX_CHANNELS 1608,67670
#define STM32_HAS_TIM1 1610,67719
#define STM32_TIM1_IS_32BITS 1611,67769
#define STM32_TIM1_CHANNELS 1612,67820
#define STM32_HAS_TIM2 1614,67869
#define STM32_TIM2_IS_32BITS 1615,67919
#define STM32_TIM2_CHANNELS 1616,67969
#define STM32_HAS_TIM3 1618,68018
#define STM32_TIM3_IS_32BITS 1619,68068
#define STM32_TIM3_CHANNELS 1620,68119
#define STM32_HAS_TIM4 1622,68168
#define STM32_TIM4_IS_32BITS 1623,68218
#define STM32_TIM4_CHANNELS 1624,68269
#define STM32_HAS_TIM6 1626,68318
#define STM32_TIM6_IS_32BITS 1627,68368
#define STM32_TIM6_CHANNELS 1628,68419
#define STM32_HAS_TIM15 1630,68468
#define STM32_TIM15_IS_32BITS 1631,68518
#define STM32_TIM15_CHANNELS 1632,68569
#define STM32_HAS_TIM16 1634,68618
#define STM32_TIM16_IS_32BITS 1635,68668
#define STM32_TIM16_CHANNELS 1636,68719
#define STM32_HAS_TIM17 1638,68768
#define STM32_TIM17_IS_32BITS 1639,68818
#define STM32_TIM17_CHANNELS 1640,68869
#define STM32_HAS_TIM5 1642,68918
#define STM32_HAS_TIM7 1643,68969
#define STM32_HAS_TIM8 1644,69020
#define STM32_HAS_TIM9 1645,69071
#define STM32_HAS_TIM10 1646,69122
#define STM32_HAS_TIM11 1647,69173
#define STM32_HAS_TIM12 1648,69224
#define STM32_HAS_TIM13 1649,69275
#define STM32_HAS_TIM14 1650,69326
#define STM32_HAS_TIM18 1651,69377
#define STM32_HAS_TIM19 1652,69428
#define STM32_HAS_TIM20 1653,69479
#define STM32_HAS_TIM21 1654,69530
#define STM32_HAS_TIM22 1655,69581
#define STM32_HAS_USART1 1658,69658
#define STM32_UART_USART1_RX_DMA_STREAM 1659,69708
#define STM32_UART_USART1_TX_DMA_STREAM 1660,69779
#define STM32_HAS_USART2 1662,69852
#define STM32_UART_USART2_RX_DMA_STREAM 1663,69902
#define STM32_UART_USART2_TX_DMA_STREAM 1664,69973
#define STM32_HAS_USART3 1666,70046
#define STM32_UART_USART3_RX_DMA_STREAM 1667,70096
#define STM32_UART_USART3_TX_DMA_STREAM 1668,70167
#define STM32_HAS_UART4 1670,70240
#define STM32_UART_UART4_RX_DMA_STREAM 1671,70290
#define STM32_UART_UART4_TX_DMA_STREAM 1672,70361
#define STM32_HAS_UART5 1674,70434
#define STM32_HAS_USART6 1676,70486
#define STM32_HAS_UART7 1677,70537
#define STM32_HAS_UART8 1678,70588
#define STM32_HAS_LPUART1 1679,70639
#define STM32_HAS_USB 1682,70714
#define STM32_USB_ACCESS_SCHEME_2x16 1683,70764
#define STM32_USB_PMA_SIZE 1684,70814
#define STM32_USB_HAS_BCDR 1685,70863
#define STM32_HAS_OTG1 1686,70914
#define STM32_HAS_OTG2 1687,70965
#define STM32_HAS_IWDG 1690,71041
#define STM32_IWDG_IS_WINDOWED 1691,71091
#define STM32_HAS_LTDC 1694,71166
#define STM32_HAS_DMA2D 1697,71243
#define STM32_HAS_FSMC 1700,71319
#define STM32_HAS_CRC 1703,71394
#define STM32_CRC_PROGRAMMABLE 1704,71444
#define STM32_HAS_ADC1 1712,71822
#define STM32_ADC1_HANDLER 1713,71872
#define STM32_ADC1_NUMBER 1714,71926
#define STM32_ADC1_DMA_MSK 1715,71974
#define STM32_ADC1_DMA_CHN 1716,72051
#define STM32_HAS_ADC2 1718,72109
#define STM32_HAS_ADC3 1719,72160
#define STM32_HAS_ADC4 1720,72211
#define STM32_HAS_SDADC1 1722,72264
#define STM32_HAS_SDADC2 1723,72315
#define STM32_HAS_SDADC3 1724,72366
#define STM32_HAS_CAN1 1727,72441
#define STM32_HAS_CAN2 1728,72491
#define STM32_CAN_MAX_FILTERS 1729,72542
#define STM32_HAS_DAC1_CH1 1732,72614
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1733,72664
#define STM32_HAS_DAC1_CH2 1735,72737
#define STM32_HAS_DAC2_CH1 1736,72788
#define STM32_HAS_DAC2_CH2 1737,72839
#define STM32_ADVANCED_DMA 1740,72914
#define STM32_DMA_SUPPORTS_CSELR 1741,72965
#define STM32_DMA1_NUM_CHANNELS 1743,73018
#define STM32_DMA1_CH1_HANDLER 1744,73065
#define STM32_DMA1_CH2_HANDLER 1745,73119
#define STM32_DMA1_CH3_HANDLER 1746,73173
#define STM32_DMA1_CH4_HANDLER 1747,73227
#define STM32_DMA1_CH5_HANDLER 1748,73281
#define STM32_DMA1_CH6_HANDLER 1749,73335
#define STM32_DMA1_CH7_HANDLER 1750,73389
#define STM32_DMA1_CH1_NUMBER 1751,73443
#define STM32_DMA1_CH2_NUMBER 1752,73491
#define STM32_DMA1_CH3_NUMBER 1753,73539
#define STM32_DMA1_CH4_NUMBER 1754,73587
#define STM32_DMA1_CH5_NUMBER 1755,73635
#define STM32_DMA1_CH6_NUMBER 1756,73683
#define STM32_DMA1_CH7_NUMBER 1757,73731
#define STM32_DMA2_NUM_CHANNELS 1759,73781
#define STM32_HAS_ETH 1762,73852
#define STM32_EXTI_NUM_LINES 1765,73928
#define STM32_EXTI_IMR_MASK 1766,73976
#define STM32_EXTI_IMR2_MASK 1767,74033
#define STM32_HAS_GPIOA 1770,74115
#define STM32_HAS_GPIOB 1771,74165
#define STM32_HAS_GPIOC 1772,74215
#define STM32_HAS_GPIOD 1773,74265
#define STM32_HAS_GPIOE 1774,74316
#define STM32_HAS_GPIOF 1775,74367
#define STM32_HAS_GPIOG 1776,74417
#define STM32_HAS_GPIOH 1777,74468
#define STM32_HAS_GPIOI 1778,74519
#define STM32_HAS_GPIOJ 1779,74570
#define STM32_HAS_GPIOK 1780,74621
#define STM32_GPIO_EN_MASK 1781,74672
#define STM32_HAS_I2C1 1787,74999
#define STM32_I2C_I2C1_RX_DMA_STREAM 1788,75049
#define STM32_I2C_I2C1_TX_DMA_STREAM 1789,75120
#define STM32_HAS_I2C2 1791,75193
#define STM32_I2C_I2C2_RX_DMA_STREAM 1792,75243
#define STM32_I2C_I2C2_TX_DMA_STREAM 1793,75314
#define STM32_HAS_I2C3 1795,75387
#define STM32_I2C_I2C3_RX_DMA_STREAM 1796,75437
#define STM32_I2C_I2C3_TX_DMA_STREAM 1797,75508
#define STM32_HAS_I2C4 1799,75581
#define STM32_HAS_RTC 1802,75656
#define STM32_RTC_HAS_SUBSECONDS 1803,75706
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 1804,75756
#define STM32_RTC_NUM_ALARMS 1805,75806
#define STM32_RTC_HAS_INTERRUPTS 1806,75853
#define STM32_HAS_SDIO 1809,75929
#define STM32_HAS_SPI2 1812,76004
#define STM32_SPI2_SUPPORTS_I2S 1813,76054
#define STM32_SPI2_I2S_FULLDUPLEX 1814,76104
#define STM32_SPI_SPI2_RX_DMA_STREAM 1815,76154
#define STM32_SPI_SPI2_TX_DMA_STREAM 1816,76225
#define STM32_HAS_SPI3 1818,76298
#define STM32_SPI3_SUPPORTS_I2S 1819,76348
#define STM32_SPI3_I2S_FULLDUPLEX 1820,76398
#define STM32_SPI_SPI3_RX_DMA_STREAM 1821,76448
#define STM32_SPI_SPI3_TX_DMA_STREAM 1822,76519
#define STM32_HAS_SPI1 1824,76592
#define STM32_HAS_SPI4 1825,76643
#define STM32_HAS_SPI5 1826,76694
#define STM32_HAS_SPI6 1827,76745
#define STM32_TIM_MAX_CHANNELS 1830,76820
#define STM32_HAS_TIM1 1832,76869
#define STM32_TIM1_IS_32BITS 1833,76919
#define STM32_TIM1_CHANNELS 1834,76970
#define STM32_HAS_TIM2 1836,77019
#define STM32_TIM2_IS_32BITS 1837,77069
#define STM32_TIM2_CHANNELS 1838,77119
#define STM32_HAS_TIM6 1840,77168
#define STM32_TIM6_IS_32BITS 1841,77218
#define STM32_TIM6_CHANNELS 1842,77269
#define STM32_HAS_TIM15 1844,77318
#define STM32_TIM15_IS_32BITS 1845,77368
#define STM32_TIM15_CHANNELS 1846,77419
#define STM32_HAS_TIM16 1848,77468
#define STM32_TIM16_IS_32BITS 1849,77518
#define STM32_TIM16_CHANNELS 1850,77569
#define STM32_HAS_TIM17 1852,77618
#define STM32_TIM17_IS_32BITS 1853,77668
#define STM32_TIM17_CHANNELS 1854,77719
#define STM32_HAS_TIM3 1856,77768
#define STM32_HAS_TIM4 1857,77819
#define STM32_HAS_TIM5 1858,77870
#define STM32_HAS_TIM7 1859,77921
#define STM32_HAS_TIM8 1860,77972
#define STM32_HAS_TIM9 1861,78023
#define STM32_HAS_TIM10 1862,78074
#define STM32_HAS_TIM11 1863,78125
#define STM32_HAS_TIM12 1864,78176
#define STM32_HAS_TIM13 1865,78227
#define STM32_HAS_TIM14 1866,78278
#define STM32_HAS_TIM18 1867,78329
#define STM32_HAS_TIM19 1868,78380
#define STM32_HAS_TIM20 1869,78431
#define STM32_HAS_TIM21 1870,78482
#define STM32_HAS_TIM22 1871,78533
#define STM32_HAS_USART1 1874,78610
#define STM32_UART_USART1_RX_DMA_STREAM 1875,78660
#define STM32_UART_USART1_TX_DMA_STREAM 1876,78731
#define STM32_HAS_USART2 1878,78804
#define STM32_UART_USART2_RX_DMA_STREAM 1879,78854
#define STM32_UART_USART2_TX_DMA_STREAM 1880,78925
#define STM32_HAS_USART3 1882,78998
#define STM32_UART_USART3_RX_DMA_STREAM 1883,79048
#define STM32_UART_USART3_TX_DMA_STREAM 1884,79119
#define STM32_HAS_UART4 1886,79192
#define STM32_HAS_UART5 1887,79243
#define STM32_HAS_USART6 1888,79294
#define STM32_HAS_UART7 1889,79345
#define STM32_HAS_UART8 1890,79396
#define STM32_HAS_LPUART1 1891,79447
#define STM32_HAS_USB 1894,79522
#define STM32_HAS_OTG1 1895,79573
#define STM32_HAS_OTG2 1896,79624
#define STM32_HAS_IWDG 1899,79700
#define STM32_IWDG_IS_WINDOWED 1900,79750
#define STM32_HAS_LTDC 1903,79825
#define STM32_HAS_DMA2D 1906,79902
#define STM32_HAS_FSMC 1909,79978
#define STM32_HAS_CRC 1912,80053
#define STM32_CRC_PROGRAMMABLE 1913,80103
#define STM32_HAS_ADC1 1921,80481
#define STM32_ADC1_HANDLER 1922,80531
#define STM32_ADC1_NUMBER 1923,80585
#define STM32_ADC1_DMA_MSK 1924,80633
#define STM32_ADC1_DMA_CHN 1925,80710
#define STM32_HAS_ADC2 1927,80768
#define STM32_ADC2_HANDLER 1928,80818
#define STM32_ADC2_NUMBER 1929,80872
#define STM32_ADC2_DMA_MSK 1930,80920
#define STM32_ADC2_DMA_CHN 1932,81076
#define STM32_HAS_ADC3 1934,81134
#define STM32_HAS_ADC4 1935,81185
#define STM32_HAS_SDADC1 1937,81238
#define STM32_HAS_SDADC2 1938,81289
#define STM32_HAS_SDADC3 1939,81340
#define STM32_HAS_CAN1 1942,81415
#define STM32_HAS_CAN2 1943,81465
#define STM32_CAN_MAX_FILTERS 1944,81516
#define STM32_HAS_DAC1_CH1 1947,81588
#define STM32_DAC_DAC1_CH1_DMA_STREAM 1948,81638
#define STM32_HAS_DAC1_CH2 1950,81711
#define STM32_DAC_DAC1_CH2_DMA_STREAM 1951,81761
#define STM32_HAS_DAC2_CH1 1953,81834
#define STM32_DAC_DAC2_CH1_DMA_STREAM 1954,81884
#define STM32_HAS_DAC2_CH2 1956,81957
#define STM32_ADVANCED_DMA 1959,82032
#define STM32_DMA_SUPPORTS_CSELR 1960,82083
#define STM32_DMA1_NUM_CHANNELS 1962,82136
#define STM32_DMA1_CH1_HANDLER 1963,82183
#define STM32_DMA1_CH2_HANDLER 1964,82237
#define STM32_DMA1_CH3_HANDLER 1965,82291
#define STM32_DMA1_CH4_HANDLER 1966,82345
#define STM32_DMA1_CH5_HANDLER 1967,82399
#define STM32_DMA1_CH6_HANDLER 1968,82453
#define STM32_DMA1_CH7_HANDLER 1969,82507
#define STM32_DMA1_CH1_NUMBER 1970,82561
#define STM32_DMA1_CH2_NUMBER 1971,82609
#define STM32_DMA1_CH3_NUMBER 1972,82657
#define STM32_DMA1_CH4_NUMBER 1973,82705
#define STM32_DMA1_CH5_NUMBER 1974,82753
#define STM32_DMA1_CH6_NUMBER 1975,82801
#define STM32_DMA1_CH7_NUMBER 1976,82849
#define STM32_DMA2_NUM_CHANNELS 1978,82899
#define STM32_HAS_ETH 1981,82970
#define STM32_EXTI_NUM_LINES 1984,83046
#define STM32_EXTI_IMR_MASK 1985,83094
#define STM32_EXTI_IMR2_MASK 1986,83151
#define STM32_HAS_GPIOA 1989,83233
#define STM32_HAS_GPIOB 1990,83283
#define STM32_HAS_GPIOC 1991,83333
#define STM32_HAS_GPIOD 1992,83383
#define STM32_HAS_GPIOE 1993,83433
#define STM32_HAS_GPIOF 1994,83484
#define STM32_HAS_GPIOG 1995,83534
#define STM32_HAS_GPIOH 1996,83585
#define STM32_HAS_GPIOI 1997,83636
#define STM32_HAS_GPIOJ 1998,83687
#define STM32_HAS_GPIOK 1999,83738
#define STM32_GPIO_EN_MASK 2000,83789
#define STM32_HAS_I2C1 2007,84195
#define STM32_I2C_I2C1_RX_DMA_STREAM 2008,84245
#define STM32_I2C_I2C1_TX_DMA_STREAM 2009,84316
#define STM32_HAS_I2C2 2011,84389
#define STM32_HAS_I2C3 2012,84440
#define STM32_HAS_I2C4 2013,84491
#define STM32_HAS_RTC 2016,84566
#define STM32_RTC_HAS_SUBSECONDS 2017,84616
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2018,84666
#define STM32_RTC_NUM_ALARMS 2019,84716
#define STM32_RTC_HAS_INTERRUPTS 2020,84763
#define STM32_HAS_SDIO 2023,84839
#define STM32_HAS_SPI1 2026,84914
#define STM32_SPI1_SUPPORTS_I2S 2027,84964
#define STM32_SPI_SPI1_RX_DMA_STREAM 2028,85015
#define STM32_SPI_SPI1_TX_DMA_STREAM 2029,85086
#define STM32_HAS_SPI2 2031,85159
#define STM32_HAS_SPI3 2032,85210
#define STM32_HAS_SPI4 2033,85261
#define STM32_HAS_SPI5 2034,85312
#define STM32_HAS_SPI6 2035,85363
#define STM32_TIM_MAX_CHANNELS 2038,85438
#define STM32_HAS_TIM1 2040,85487
#define STM32_TIM1_IS_32BITS 2041,85537
#define STM32_TIM1_CHANNELS 2042,85588
#define STM32_HAS_TIM2 2044,85637
#define STM32_TIM2_IS_32BITS 2045,85687
#define STM32_TIM2_CHANNELS 2046,85737
#define STM32_HAS_TIM3 2048,85786
#define STM32_TIM3_IS_32BITS 2049,85836
#define STM32_TIM3_CHANNELS 2050,85887
#define STM32_HAS_TIM6 2052,85936
#define STM32_TIM6_IS_32BITS 2053,85986
#define STM32_TIM6_CHANNELS 2054,86037
#define STM32_HAS_TIM7 2056,86086
#define STM32_TIM7_IS_32BITS 2057,86136
#define STM32_TIM7_CHANNELS 2058,86187
#define STM32_HAS_TIM15 2060,86236
#define STM32_TIM15_IS_32BITS 2061,86286
#define STM32_TIM15_CHANNELS 2062,86337
#define STM32_HAS_TIM16 2064,86386
#define STM32_TIM16_IS_32BITS 2065,86436
#define STM32_TIM16_CHANNELS 2066,86487
#define STM32_HAS_TIM17 2068,86536
#define STM32_TIM17_IS_32BITS 2069,86586
#define STM32_TIM17_CHANNELS 2070,86637
#define STM32_HAS_TIM4 2072,86686
#define STM32_HAS_TIM5 2073,86737
#define STM32_HAS_TIM8 2074,86788
#define STM32_HAS_TIM9 2075,86839
#define STM32_HAS_TIM10 2076,86890
#define STM32_HAS_TIM11 2077,86941
#define STM32_HAS_TIM12 2078,86992
#define STM32_HAS_TIM13 2079,87043
#define STM32_HAS_TIM14 2080,87094
#define STM32_HAS_TIM18 2081,87145
#define STM32_HAS_TIM19 2082,87196
#define STM32_HAS_TIM20 2083,87247
#define STM32_HAS_TIM21 2084,87298
#define STM32_HAS_TIM22 2085,87349
#define STM32_HAS_USART1 2088,87426
#define STM32_UART_USART1_RX_DMA_STREAM 2089,87476
#define STM32_UART_USART1_TX_DMA_STREAM 2090,87547
#define STM32_HAS_USART2 2092,87620
#define STM32_UART_USART2_RX_DMA_STREAM 2093,87670
#define STM32_UART_USART2_TX_DMA_STREAM 2094,87741
#define STM32_HAS_USART3 2096,87814
#define STM32_UART_USART3_RX_DMA_STREAM 2097,87864
#define STM32_UART_USART3_TX_DMA_STREAM 2098,87935
#define STM32_HAS_UART4 2100,88008
#define STM32_HAS_UART5 2101,88059
#define STM32_HAS_USART6 2102,88110
#define STM32_HAS_UART7 2103,88161
#define STM32_HAS_UART8 2104,88212
#define STM32_HAS_LPUART1 2105,88263
#define STM32_HAS_USB 2108,88338
#define STM32_HAS_OTG1 2109,88389
#define STM32_HAS_OTG2 2110,88440
#define STM32_HAS_IWDG 2113,88516
#define STM32_IWDG_IS_WINDOWED 2114,88566
#define STM32_HAS_LTDC 2117,88641
#define STM32_HAS_DMA2D 2120,88718
#define STM32_HAS_FSMC 2123,88794
#define STM32_HAS_CRC 2126,88869
#define STM32_CRC_PROGRAMMABLE 2127,88919
#define STM32_HAS_ADC1 2135,89297
#define STM32_ADC1_HANDLER 2136,89347
#define STM32_ADC1_NUMBER 2137,89401
#define STM32_ADC1_DMA_MSK 2138,89449
#define STM32_ADC1_DMA_CHN 2139,89526
#define STM32_HAS_ADC2 2141,89584
#define STM32_ADC2_HANDLER 2142,89634
#define STM32_ADC2_NUMBER 2143,89688
#define STM32_ADC2_DMA_MSK 2144,89736
#define STM32_ADC2_DMA_CHN 2146,89892
#define STM32_HAS_ADC3 2148,89950
#define STM32_HAS_ADC4 2149,90001
#define STM32_HAS_SDADC1 2151,90054
#define STM32_HAS_SDADC2 2152,90105
#define STM32_HAS_SDADC3 2153,90156
#define STM32_HAS_CAN1 2156,90231
#define STM32_HAS_CAN2 2157,90281
#define STM32_CAN_MAX_FILTERS 2158,90332
#define STM32_HAS_DAC1_CH1 2161,90404
#define STM32_DAC_DAC1_CH1_DMA_STREAM 2162,90454
#define STM32_HAS_DAC1_CH2 2164,90527
#define STM32_DAC_DAC1_CH2_DMA_STREAM 2165,90577
#define STM32_HAS_DAC2_CH1 2167,90650
#define STM32_HAS_DAC2_CH2 2168,90701
#define STM32_ADVANCED_DMA 2171,90776
#define STM32_DMA_SUPPORTS_CSELR 2172,90827
#define STM32_DMA1_NUM_CHANNELS 2174,90880
#define STM32_DMA1_CH1_HANDLER 2175,90927
#define STM32_DMA1_CH2_HANDLER 2176,90981
#define STM32_DMA1_CH3_HANDLER 2177,91035
#define STM32_DMA1_CH4_HANDLER 2178,91089
#define STM32_DMA1_CH5_HANDLER 2179,91143
#define STM32_DMA1_CH6_HANDLER 2180,91197
#define STM32_DMA1_CH7_HANDLER 2181,91251
#define STM32_DMA1_CH1_NUMBER 2182,91305
#define STM32_DMA1_CH2_NUMBER 2183,91353
#define STM32_DMA1_CH3_NUMBER 2184,91401
#define STM32_DMA1_CH4_NUMBER 2185,91449
#define STM32_DMA1_CH5_NUMBER 2186,91497
#define STM32_DMA1_CH6_NUMBER 2187,91545
#define STM32_DMA1_CH7_NUMBER 2188,91593
#define STM32_DMA2_NUM_CHANNELS 2190,91643
#define STM32_DMA2_CH1_HANDLER 2191,91690
#define STM32_DMA2_CH2_HANDLER 2192,91745
#define STM32_DMA2_CH3_HANDLER 2193,91800
#define STM32_DMA2_CH4_HANDLER 2194,91855
#define STM32_DMA2_CH5_HANDLER 2195,91910
#define STM32_DMA2_CH1_NUMBER 2196,91965
#define STM32_DMA2_CH2_NUMBER 2197,92013
#define STM32_DMA2_CH3_NUMBER 2198,92061
#define STM32_DMA2_CH4_NUMBER 2199,92109
#define STM32_DMA2_CH5_NUMBER 2200,92157
#define STM32_HAS_ETH 2203,92229
#define STM32_EXTI_NUM_LINES 2206,92305
#define STM32_EXTI_IMR_MASK 2207,92353
#define STM32_EXTI_IMR2_MASK 2208,92410
#define STM32_HAS_GPIOA 2211,92492
#define STM32_HAS_GPIOB 2212,92542
#define STM32_HAS_GPIOC 2213,92592
#define STM32_HAS_GPIOD 2214,92642
#define STM32_HAS_GPIOE 2215,92692
#define STM32_HAS_GPIOF 2216,92742
#define STM32_HAS_GPIOG 2217,92792
#define STM32_HAS_GPIOH 2218,92843
#define STM32_HAS_GPIOI 2219,92894
#define STM32_HAS_GPIOJ 2220,92945
#define STM32_HAS_GPIOK 2221,92996
#define STM32_GPIO_EN_MASK 2222,93047
#define STM32_HAS_I2C1 2230,93532
#define STM32_I2C_I2C1_RX_DMA_STREAM 2231,93582
#define STM32_I2C_I2C1_TX_DMA_STREAM 2232,93653
#define STM32_HAS_I2C2 2234,93726
#define STM32_I2C_I2C2_RX_DMA_STREAM 2235,93776
#define STM32_I2C_I2C2_TX_DMA_STREAM 2236,93847
#define STM32_HAS_I2C3 2238,93920
#define STM32_HAS_I2C4 2239,93971
#define STM32_HAS_RTC 2242,94046
#define STM32_RTC_HAS_SUBSECONDS 2243,94096
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2244,94146
#define STM32_RTC_NUM_ALARMS 2245,94196
#define STM32_RTC_HAS_INTERRUPTS 2246,94243
#define STM32_HAS_SDIO 2249,94319
#define STM32_HAS_SPI1 2252,94394
#define STM32_SPI1_SUPPORTS_I2S 2253,94444
#define STM32_SPI_SPI1_RX_DMA_STREAM 2254,94495
#define STM32_SPI_SPI1_TX_DMA_STREAM 2255,94566
#define STM32_HAS_SPI2 2257,94639
#define STM32_SPI2_SUPPORTS_I2S 2258,94689
#define STM32_SPI2_I2S_FULLDUPLEX 2259,94739
#define STM32_SPI_SPI2_RX_DMA_STREAM 2260,94789
#define STM32_SPI_SPI2_TX_DMA_STREAM 2261,94860
#define STM32_HAS_SPI3 2263,94933
#define STM32_SPI3_SUPPORTS_I2S 2264,94983
#define STM32_SPI3_I2S_FULLDUPLEX 2265,95033
#define STM32_SPI_SPI3_RX_DMA_STREAM 2266,95083
#define STM32_SPI_SPI3_TX_DMA_STREAM 2267,95154
#define STM32_HAS_SPI4 2269,95227
#define STM32_HAS_SPI5 2270,95278
#define STM32_HAS_SPI6 2271,95329
#define STM32_TIM_MAX_CHANNELS 2274,95404
#define STM32_HAS_TIM1 2276,95453
#define STM32_TIM1_IS_32BITS 2277,95503
#define STM32_TIM1_CHANNELS 2278,95554
#define STM32_HAS_TIM2 2280,95603
#define STM32_TIM2_IS_32BITS 2281,95653
#define STM32_TIM2_CHANNELS 2282,95703
#define STM32_HAS_TIM3 2284,95752
#define STM32_TIM3_IS_32BITS 2285,95802
#define STM32_TIM3_CHANNELS 2286,95853
#define STM32_HAS_TIM4 2288,95902
#define STM32_TIM4_IS_32BITS 2289,95952
#define STM32_TIM4_CHANNELS 2290,96003
#define STM32_HAS_TIM6 2292,96052
#define STM32_TIM6_IS_32BITS 2293,96102
#define STM32_TIM6_CHANNELS 2294,96153
#define STM32_HAS_TIM15 2296,96202
#define STM32_TIM15_IS_32BITS 2297,96252
#define STM32_TIM15_CHANNELS 2298,96303
#define STM32_HAS_TIM16 2300,96352
#define STM32_TIM16_IS_32BITS 2301,96402
#define STM32_TIM16_CHANNELS 2302,96453
#define STM32_HAS_TIM17 2304,96502
#define STM32_TIM17_IS_32BITS 2305,96552
#define STM32_TIM17_CHANNELS 2306,96603
#define STM32_HAS_TIM5 2308,96652
#define STM32_HAS_TIM7 2309,96703
#define STM32_HAS_TIM8 2310,96754
#define STM32_HAS_TIM9 2311,96805
#define STM32_HAS_TIM10 2312,96856
#define STM32_HAS_TIM11 2313,96907
#define STM32_HAS_TIM12 2314,96958
#define STM32_HAS_TIM13 2315,97009
#define STM32_HAS_TIM14 2316,97060
#define STM32_HAS_TIM18 2317,97111
#define STM32_HAS_TIM19 2318,97162
#define STM32_HAS_TIM20 2319,97213
#define STM32_HAS_TIM21 2320,97264
#define STM32_HAS_TIM22 2321,97315
#define STM32_HAS_USART1 2324,97392
#define STM32_UART_USART1_RX_DMA_STREAM 2325,97442
#define STM32_UART_USART1_TX_DMA_STREAM 2326,97513
#define STM32_HAS_USART2 2328,97586
#define STM32_UART_USART2_RX_DMA_STREAM 2329,97636
#define STM32_UART_USART2_TX_DMA_STREAM 2330,97707
#define STM32_HAS_USART3 2332,97780
#define STM32_UART_USART3_RX_DMA_STREAM 2333,97830
#define STM32_UART_USART3_TX_DMA_STREAM 2334,97901
#define STM32_HAS_UART4 2336,97974
#define STM32_UART_UART4_RX_DMA_STREAM 2337,98024
#define STM32_UART_UART4_TX_DMA_STREAM 2338,98095
#define STM32_HAS_UART5 2340,98168
#define STM32_HAS_USART6 2342,98220
#define STM32_HAS_UART7 2343,98271
#define STM32_HAS_UART8 2344,98322
#define STM32_HAS_LPUART1 2345,98373
#define STM32_HAS_USB 2348,98448
#define STM32_USB_ACCESS_SCHEME_2x16 2349,98498
#define STM32_USB_PMA_SIZE 2350,98549
#define STM32_USB_HAS_BCDR 2351,98598
#define STM32_HAS_OTG1 2352,98649
#define STM32_HAS_OTG2 2353,98700
#define STM32_HAS_IWDG 2356,98776
#define STM32_IWDG_IS_WINDOWED 2357,98826
#define STM32_HAS_LTDC 2360,98901
#define STM32_HAS_DMA2D 2363,98978
#define STM32_HAS_FSMC 2366,99054
#define STM32_HAS_CRC 2369,99129
#define STM32_CRC_PROGRAMMABLE 2370,99179
#define STM32_HAS_ADC1 2378,99557
#define STM32_ADC1_HANDLER 2379,99607
#define STM32_ADC1_NUMBER 2380,99661
#define STM32_ADC1_DMA_MSK 2381,99709
#define STM32_ADC1_DMA_CHN 2382,99786
#define STM32_HAS_ADC2 2384,99844
#define STM32_ADC2_HANDLER 2385,99894
#define STM32_ADC2_NUMBER 2386,99948
#define STM32_ADC2_DMA_MSK 2387,99996
#define STM32_ADC2_DMA_CHN 2389,100152
#define STM32_HAS_ADC3 2391,100210
#define STM32_HAS_ADC4 2392,100261
#define STM32_HAS_SDADC1 2394,100314
#define STM32_HAS_SDADC2 2395,100365
#define STM32_HAS_SDADC3 2396,100416
#define STM32_HAS_CAN1 2399,100491
#define STM32_HAS_CAN2 2400,100541
#define STM32_CAN_MAX_FILTERS 2401,100592
#define STM32_HAS_DAC1_CH1 2404,100664
#define STM32_DAC_DAC1_CH1_DMA_STREAM 2405,100714
#define STM32_HAS_DAC1_CH2 2407,100787
#define STM32_DAC_DAC1_CH2_DMA_STREAM 2408,100837
#define STM32_HAS_DAC2_CH1 2410,100910
#define STM32_DAC_DAC2_CH1_DMA_STREAM 2411,100960
#define STM32_HAS_DAC2_CH2 2413,101033
#define STM32_ADVANCED_DMA 2416,101108
#define STM32_DMA_SUPPORTS_CSELR 2417,101159
#define STM32_DMA1_NUM_CHANNELS 2419,101212
#define STM32_DMA1_CH1_HANDLER 2420,101259
#define STM32_DMA1_CH2_HANDLER 2421,101313
#define STM32_DMA1_CH3_HANDLER 2422,101367
#define STM32_DMA1_CH4_HANDLER 2423,101421
#define STM32_DMA1_CH5_HANDLER 2424,101475
#define STM32_DMA1_CH6_HANDLER 2425,101529
#define STM32_DMA1_CH7_HANDLER 2426,101583
#define STM32_DMA1_CH1_NUMBER 2427,101637
#define STM32_DMA1_CH2_NUMBER 2428,101685
#define STM32_DMA1_CH3_NUMBER 2429,101733
#define STM32_DMA1_CH4_NUMBER 2430,101781
#define STM32_DMA1_CH5_NUMBER 2431,101829
#define STM32_DMA1_CH6_NUMBER 2432,101877
#define STM32_DMA1_CH7_NUMBER 2433,101925
#define STM32_DMA2_NUM_CHANNELS 2435,101975
#define STM32_HAS_ETH 2438,102046
#define STM32_EXTI_NUM_LINES 2441,102122
#define STM32_EXTI_IMR_MASK 2442,102170
#define STM32_EXTI_IMR2_MASK 2443,102227
#define STM32_HAS_GPIOA 2446,102309
#define STM32_HAS_GPIOB 2447,102359
#define STM32_HAS_GPIOC 2448,102409
#define STM32_HAS_GPIOD 2449,102459
#define STM32_HAS_GPIOE 2450,102509
#define STM32_HAS_GPIOF 2451,102560
#define STM32_HAS_GPIOG 2452,102610
#define STM32_HAS_GPIOH 2453,102661
#define STM32_HAS_GPIOI 2454,102712
#define STM32_HAS_GPIOJ 2455,102763
#define STM32_HAS_GPIOK 2456,102814
#define STM32_GPIO_EN_MASK 2457,102865
#define STM32_HAS_I2C1 2464,103271
#define STM32_I2C_I2C1_RX_DMA_STREAM 2465,103321
#define STM32_I2C_I2C1_TX_DMA_STREAM 2466,103392
#define STM32_HAS_I2C2 2468,103465
#define STM32_HAS_I2C3 2469,103516
#define STM32_HAS_I2C4 2470,103567
#define STM32_HAS_RTC 2473,103642
#define STM32_RTC_HAS_SUBSECONDS 2474,103692
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2475,103742
#define STM32_RTC_NUM_ALARMS 2476,103792
#define STM32_RTC_HAS_INTERRUPTS 2477,103839
#define STM32_HAS_SDIO 2480,103915
#define STM32_HAS_SPI1 2483,103990
#define STM32_SPI1_SUPPORTS_I2S 2484,104040
#define STM32_SPI_SPI1_RX_DMA_STREAM 2485,104091
#define STM32_SPI_SPI1_TX_DMA_STREAM 2486,104162
#define STM32_HAS_SPI2 2488,104235
#define STM32_HAS_SPI3 2489,104286
#define STM32_HAS_SPI4 2490,104337
#define STM32_HAS_SPI5 2491,104388
#define STM32_HAS_SPI6 2492,104439
#define STM32_TIM_MAX_CHANNELS 2495,104514
#define STM32_HAS_TIM1 2497,104563
#define STM32_TIM1_IS_32BITS 2498,104613
#define STM32_TIM1_CHANNELS 2499,104664
#define STM32_HAS_TIM2 2501,104713
#define STM32_TIM2_IS_32BITS 2502,104763
#define STM32_TIM2_CHANNELS 2503,104813
#define STM32_HAS_TIM3 2505,104862
#define STM32_TIM3_IS_32BITS 2506,104912
#define STM32_TIM3_CHANNELS 2507,104963
#define STM32_HAS_TIM6 2509,105012
#define STM32_TIM6_IS_32BITS 2510,105062
#define STM32_TIM6_CHANNELS 2511,105113
#define STM32_HAS_TIM7 2513,105162
#define STM32_TIM7_IS_32BITS 2514,105212
#define STM32_TIM7_CHANNELS 2515,105263
#define STM32_HAS_TIM15 2517,105312
#define STM32_TIM15_IS_32BITS 2518,105362
#define STM32_TIM15_CHANNELS 2519,105413
#define STM32_HAS_TIM16 2521,105462
#define STM32_TIM16_IS_32BITS 2522,105512
#define STM32_TIM16_CHANNELS 2523,105563
#define STM32_HAS_TIM17 2525,105612
#define STM32_TIM17_IS_32BITS 2526,105662
#define STM32_TIM17_CHANNELS 2527,105713
#define STM32_HAS_TIM4 2529,105762
#define STM32_HAS_TIM5 2530,105813
#define STM32_HAS_TIM8 2531,105864
#define STM32_HAS_TIM9 2532,105915
#define STM32_HAS_TIM10 2533,105966
#define STM32_HAS_TIM11 2534,106017
#define STM32_HAS_TIM12 2535,106068
#define STM32_HAS_TIM13 2536,106119
#define STM32_HAS_TIM14 2537,106170
#define STM32_HAS_TIM18 2538,106221
#define STM32_HAS_TIM19 2539,106272
#define STM32_HAS_TIM20 2540,106323
#define STM32_HAS_TIM21 2541,106374
#define STM32_HAS_TIM22 2542,106425
#define STM32_HAS_USART1 2545,106502
#define STM32_UART_USART1_RX_DMA_STREAM 2546,106552
#define STM32_UART_USART1_TX_DMA_STREAM 2547,106623
#define STM32_HAS_USART2 2549,106696
#define STM32_UART_USART2_RX_DMA_STREAM 2550,106746
#define STM32_UART_USART2_TX_DMA_STREAM 2551,106817
#define STM32_HAS_USART3 2553,106890
#define STM32_UART_USART3_RX_DMA_STREAM 2554,106940
#define STM32_UART_USART3_TX_DMA_STREAM 2555,107011
#define STM32_HAS_UART4 2557,107084
#define STM32_HAS_UART5 2558,107135
#define STM32_HAS_USART6 2559,107186
#define STM32_HAS_UART7 2560,107237
#define STM32_HAS_UART8 2561,107288
#define STM32_HAS_LPUART1 2562,107339
#define STM32_HAS_USB 2565,107414
#define STM32_HAS_OTG1 2566,107465
#define STM32_HAS_OTG2 2567,107516
#define STM32_HAS_IWDG 2570,107592
#define STM32_IWDG_IS_WINDOWED 2571,107642
#define STM32_HAS_LTDC 2574,107717
#define STM32_HAS_DMA2D 2577,107794
#define STM32_HAS_FSMC 2580,107870
#define STM32_HAS_CRC 2583,107945
#define STM32_CRC_PROGRAMMABLE 2584,107995
#define STM32_HAS_ADC1 2592,108373
#define STM32_ADC1_HANDLER 2593,108423
#define STM32_ADC1_NUMBER 2594,108477
#define STM32_ADC1_DMA_MSK 2595,108525
#define STM32_ADC1_DMA_CHN 2596,108602
#define STM32_HAS_ADC2 2598,108660
#define STM32_ADC2_HANDLER 2599,108710
#define STM32_ADC2_NUMBER 2600,108764
#define STM32_ADC2_DMA_MSK 2601,108812
#define STM32_ADC2_DMA_CHN 2603,108968
#define STM32_HAS_ADC3 2605,109026
#define STM32_ADC3_HANDLER 2606,109076
#define STM32_ADC3_NUMBER 2607,109130
#define STM32_ADC3_DMA_MSK 2608,109178
#define STM32_ADC3_DMA_CHN 2609,109255
#define STM32_HAS_ADC4 2611,109313
#define STM32_ADC4_HANDLER 2612,109363
#define STM32_ADC4_NUMBER 2613,109418
#define STM32_ADC4_DMA_MSK 2614,109466
#define STM32_ADC4_DMA_CHN 2616,109622
#define STM32_HAS_SDADC1 2618,109680
#define STM32_HAS_SDADC2 2619,109731
#define STM32_HAS_SDADC3 2620,109782
#define STM32_HAS_CAN1 2623,109857
#define STM32_HAS_CAN2 2624,109907
#define STM32_CAN_MAX_FILTERS 2625,109958
#define STM32_HAS_DAC1_CH1 2628,110030
#define STM32_DAC_DAC1_CH1_DMA_STREAM 2629,110080
#define STM32_HAS_DAC1_CH2 2631,110153
#define STM32_DAC_DAC1_CH2_DMA_STREAM 2632,110203
#define STM32_HAS_DAC2_CH1 2634,110276
#define STM32_HAS_DAC2_CH2 2635,110327
#define STM32_ADVANCED_DMA 2638,110402
#define STM32_DMA_SUPPORTS_CSELR 2639,110453
#define STM32_DMA1_NUM_CHANNELS 2641,110506
#define STM32_DMA1_CH1_HANDLER 2642,110553
#define STM32_DMA1_CH2_HANDLER 2643,110607
#define STM32_DMA1_CH3_HANDLER 2644,110661
#define STM32_DMA1_CH4_HANDLER 2645,110715
#define STM32_DMA1_CH5_HANDLER 2646,110769
#define STM32_DMA1_CH6_HANDLER 2647,110823
#define STM32_DMA1_CH7_HANDLER 2648,110877
#define STM32_DMA1_CH1_NUMBER 2649,110931
#define STM32_DMA1_CH2_NUMBER 2650,110979
#define STM32_DMA1_CH3_NUMBER 2651,111027
#define STM32_DMA1_CH4_NUMBER 2652,111075
#define STM32_DMA1_CH5_NUMBER 2653,111123
#define STM32_DMA1_CH6_NUMBER 2654,111171
#define STM32_DMA1_CH7_NUMBER 2655,111219
#define STM32_DMA2_NUM_CHANNELS 2657,111269
#define STM32_DMA2_CH1_HANDLER 2658,111316
#define STM32_DMA2_CH2_HANDLER 2659,111371
#define STM32_DMA2_CH3_HANDLER 2660,111426
#define STM32_DMA2_CH4_HANDLER 2661,111481
#define STM32_DMA2_CH5_HANDLER 2662,111536
#define STM32_DMA2_CH1_NUMBER 2663,111591
#define STM32_DMA2_CH2_NUMBER 2664,111639
#define STM32_DMA2_CH3_NUMBER 2665,111687
#define STM32_DMA2_CH4_NUMBER 2666,111735
#define STM32_DMA2_CH5_NUMBER 2667,111783
#define STM32_HAS_ETH 2670,111855
#define STM32_EXTI_NUM_LINES 2673,111931
#define STM32_EXTI_IMR_MASK 2674,111979
#define STM32_EXTI_IMR2_MASK 2675,112036
#define STM32_HAS_GPIOA 2678,112118
#define STM32_HAS_GPIOB 2679,112168
#define STM32_HAS_GPIOC 2680,112218
#define STM32_HAS_GPIOD 2681,112268
#define STM32_HAS_GPIOE 2682,112318
#define STM32_HAS_GPIOF 2683,112368
#define STM32_HAS_GPIOG 2684,112418
#define STM32_HAS_GPIOH 2685,112468
#define STM32_HAS_GPIOI 2686,112518
#define STM32_HAS_GPIOJ 2687,112569
#define STM32_HAS_GPIOK 2688,112620
#define STM32_GPIO_EN_MASK 2689,112671
#define STM32_HAS_I2C1 2699,113314
#define STM32_I2C_I2C1_RX_DMA_STREAM 2700,113364
#define STM32_I2C_I2C1_TX_DMA_STREAM 2701,113435
#define STM32_HAS_I2C2 2703,113508
#define STM32_I2C_I2C2_RX_DMA_STREAM 2704,113558
#define STM32_I2C_I2C2_TX_DMA_STREAM 2705,113629
#define STM32_HAS_I2C3 2707,113702
#define STM32_I2C_I2C3_RX_DMA_STREAM 2708,113752
#define STM32_I2C_I2C3_TX_DMA_STREAM 2709,113823
#define STM32_HAS_I2C4 2711,113896
#define STM32_HAS_RTC 2714,113971
#define STM32_RTC_HAS_SUBSECONDS 2715,114021
#define STM32_RTC_HAS_PERIODIC_WAKEUPS 2716,114071
#define STM32_RTC_NUM_ALARMS 2717,114121
#define STM32_RTC_HAS_INTERRUPTS 2718,114168
#define STM32_HAS_SDIO 2721,114244
#define STM32_HAS_SPI1 2724,114319
#define STM32_SPI1_SUPPORTS_I2S 2725,114369
#define STM32_SPI_SPI1_RX_DMA_STREAM 2726,114420
#define STM32_SPI_SPI1_TX_DMA_STREAM 2727,114491
#define STM32_HAS_SPI2 2729,114564
#define STM32_SPI2_SUPPORTS_I2S 2730,114614
#define STM32_SPI2_I2S_FULLDUPLEX 2731,114664
#define STM32_SPI_SPI2_RX_DMA_STREAM 2732,114714
#define STM32_SPI_SPI2_TX_DMA_STREAM 2733,114785
#define STM32_HAS_SPI3 2735,114858
#define STM32_SPI3_SUPPORTS_I2S 2736,114908
#define STM32_SPI3_I2S_FULLDUPLEX 2737,114958
#define STM32_SPI_SPI3_RX_DMA_STREAM 2738,115008
#define STM32_SPI_SPI3_TX_DMA_STREAM 2739,115079
#define STM32_HAS_SPI4 2741,115152
#define STM32_SPI4_SUPPORTS_I2S 2742,115202
#define STM32_SPI_SPI4_RX_DMA_STREAM 2743,115253
#define STM32_SPI_SPI4_TX_DMA_STREAM 2744,115324
#define STM32_HAS_SPI5 2746,115397
#define STM32_HAS_SPI6 2747,115448
#define STM32_TIM_MAX_CHANNELS 2750,115523
#define STM32_HAS_TIM1 2752,115572
#define STM32_TIM1_IS_32BITS 2753,115622
#define STM32_TIM1_CHANNELS 2754,115673
#define STM32_HAS_TIM2 2756,115722
#define STM32_TIM2_IS_32BITS 2757,115772
#define STM32_TIM2_CHANNELS 2758,115822
#define STM32_HAS_TIM3 2760,115871
#define STM32_TIM3_IS_32BITS 2761,115921
#define STM32_TIM3_CHANNELS 2762,115972
#define STM32_HAS_TIM4 2764,116021
#define STM32_TIM4_IS_32BITS 2765,116071
#define STM32_TIM4_CHANNELS 2766,116122
#define STM32_HAS_TIM6 2768,116171
#define STM32_TIM6_IS_32BITS 2769,116221
#define STM32_TIM6_CHANNELS 2770,116272
#define STM32_HAS_TIM7 2772,116321
#define STM32_TIM7_IS_32BITS 2773,116371
#define STM32_TIM7_CHANNELS 2774,116422
#define STM32_HAS_TIM8 2776,116471
#define STM32_TIM8_IS_32BITS 2777,116521
#define STM32_TIM8_CHANNELS 2778,116572
#define STM32_HAS_TIM15 2780,116621
#define STM32_TIM15_IS_32BITS 2781,116671
#define STM32_TIM15_CHANNELS 2782,116722
#define STM32_HAS_TIM16 2784,116771
#define STM32_TIM16_IS_32BITS 2785,116821
#define STM32_TIM16_CHANNELS 2786,116872
#define STM32_HAS_TIM17 2788,116921
#define STM32_TIM17_IS_32BITS 2789,116971
#define STM32_TIM17_CHANNELS 2790,117022
#define STM32_HAS_TIM20 2792,117071
#define STM32_TIM20_IS_32BITS 2793,117121
#define STM32_TIM20_CHANNELS 2794,117172
#define STM32_HAS_TIM5 2796,117221
#define STM32_HAS_TIM9 2797,117272
#define STM32_HAS_TIM10 2798,117323
#define STM32_HAS_TIM11 2799,117374
#define STM32_HAS_TIM12 2800,117425
#define STM32_HAS_TIM13 2801,117476
#define STM32_HAS_TIM14 2802,117527
#define STM32_HAS_TIM18 2803,117578
#define STM32_HAS_TIM19 2804,117629
#define STM32_HAS_TIM21 2805,117680
#define STM32_HAS_TIM22 2806,117731
#define STM32_HAS_USART1 2809,117808
#define STM32_UART_USART1_RX_DMA_STREAM 2810,117858
#define STM32_UART_USART1_TX_DMA_STREAM 2811,117929
#define STM32_HAS_USART2 2813,118002
#define STM32_UART_USART2_RX_DMA_STREAM 2814,118052
#define STM32_UART_USART2_TX_DMA_STREAM 2815,118123
#define STM32_HAS_USART3 2817,118196
#define STM32_UART_USART3_RX_DMA_STREAM 2818,118246
#define STM32_UART_USART3_TX_DMA_STREAM 2819,118317
#define STM32_HAS_UART4 2821,118390
#define STM32_UART_UART4_RX_DMA_STREAM 2822,118440
#define STM32_UART_UART4_TX_DMA_STREAM 2823,118511
#define STM32_HAS_UART5 2825,118584
#define STM32_HAS_USART6 2827,118636
#define STM32_HAS_UART7 2828,118687
#define STM32_HAS_UART8 2829,118738
#define STM32_HAS_LPUART1 2830,118789
#define STM32_HAS_USB 2833,118864
#define STM32_HAS_OTG1 2834,118915
#define STM32_HAS_OTG2 2835,118966
#define STM32_HAS_IWDG 2838,119042
#define STM32_IWDG_IS_WINDOWED 2839,119092
#define STM32_HAS_LTDC 2842,119167
#define STM32_HAS_DMA2D 2845,119244
#define STM32_HAS_FSMC 2848,119320
#define STM32_FSMC_IS_FMC 2849,119370
#define STM32_HAS_CRC 2852,119445
#define STM32_CRC_PROGRAMMABLE 2853,119495

../ChibiOS/os/hal/ports/STM32/STM32F3xx/stm32_rcc.h,3112
#define _STM32_RCC_28,886
#define rccEnableAPB1(62,2382
#define rccDisableAPB1(74,2741
#define rccResetAPB1(85,3038
#define rccEnableAPB2(98,3475
#define rccDisableAPB2(110,3834
#define rccResetAPB2(121,4131
#define rccEnableAHB(134,4566
#define rccDisableAHB(146,4923
#define rccResetAHB(157,5218
#define rccEnableADC12(175,5725
#define rccEnableADC12(177,5797
#define rccDisableADC12(188,6056
#define rccDisableADC12(190,6130
#define rccResetADC12(199,6334
#define rccResetADC12(201,6400
#define rccEnableADC34(212,6652
#define rccEnableADC34(214,6724
#define rccDisableADC34(225,6983
#define rccDisableADC34(227,7057
#define rccResetADC34(236,7261
#define rccResetADC34(238,7327
#define rccEnableDAC1(253,7597
#define rccDisableDAC1(262,7787
#define rccResetDAC1(269,7920
#define rccEnableDAC2(278,8103
#define rccDisableDAC2(287,8293
#define rccResetDAC2(294,8426
#define rccEnableCAN1(309,8750
#define rccDisableCAN1(319,8999
#define rccResetCAN1(326,9131
#define rccEnableDMA1(340,9393
#define rccDisableDMA1(349,9581
#define rccResetDMA1(356,9712
#define rccEnableDMA2(365,9893
#define rccDisableDMA2(374,10081
#define rccResetDMA2(381,10212
#define rccEnablePWRInterface(396,10530
#define rccDisablePWRInterface(406,10781
#define rccResetPWRInterface(413,10919
#define rccEnableI2C1(427,11190
#define rccDisableI2C1(436,11380
#define rccResetI2C1(443,11513
#define rccEnableI2C2(452,11696
#define rccDisableI2C2(461,11886
#define rccResetI2C2(468,12019
#define rccEnableSPI1(482,12283
#define rccDisableSPI1(491,12473
#define rccResetSPI1(498,12606
#define rccEnableSPI2(507,12789
#define rccDisableSPI2(516,12979
#define rccResetSPI2(523,13112
#define rccEnableSPI3(533,13355
#define rccDisableSPI3(543,13605
#define rccResetSPI3(550,13738
#define rccEnableTIM1(565,14062
#define rccDisableTIM1(575,14312
#define rccResetTIM1(582,14445
#define rccEnableTIM2(591,14628
#define rccDisableTIM2(600,14818
#define rccResetTIM2(607,14951
#define rccEnableTIM3(616,15134
#define rccDisableTIM3(625,15324
#define rccResetTIM3(632,15457
#define rccEnableTIM4(641,15640
#define rccDisableTIM4(650,15830
#define rccResetTIM4(657,15963
#define rccEnableTIM6(666,16146
#define rccDisableTIM6(675,16336
#define rccResetTIM6(682,16469
#define rccEnableTIM7(691,16652
#define rccDisableTIM7(700,16842
#define rccResetTIM7(707,16975
#define rccEnableTIM8(717,17218
#define rccDisableTIM8(727,17468
#define rccResetTIM8(734,17601
#define rccEnableUSART1(748,17874
#define rccDisableUSART1(757,18070
#define rccResetUSART1(764,18209
#define rccEnableUSART2(773,18398
#define rccDisableUSART2(782,18594
#define rccResetUSART2(789,18733
#define rccEnableUSART3(798,18922
#define rccDisableUSART3(807,19118
#define rccResetUSART3(814,19257
#define rccEnableUART4(824,19505
#define rccDisableUART4(834,19758
#define rccResetUART4(841,19894
#define rccEnableUART5(851,20140
#define rccDisableUART5(861,20393
#define rccResetUART5(868,20529
#define rccEnableUSB(882,20793
#define rccDisableUSB(891,20980
#define rccResetUSB(898,21110

../ChibiOS/os/hal/ports/STM32/STM32F3xx/stm32_isr.h,2037
#define _STM32_ISR_H_26,793
#define STM32_CAN1_TX_HANDLER 39,1149
#define STM32_CAN1_RX0_HANDLER 40,1195
#define STM32_CAN1_RX1_HANDLER 41,1241
#define STM32_CAN1_SCE_HANDLER 42,1287
#define STM32_CAN1_TX_NUMBER 44,1335
#define STM32_CAN1_RX0_NUMBER 45,1375
#define STM32_CAN1_RX1_NUMBER 46,1415
#define STM32_CAN1_SCE_NUMBER 47,1455
#define STM32_I2C1_EVENT_HANDLER 52,1521
#define STM32_I2C1_ERROR_HANDLER 53,1567
#define STM32_I2C1_EVENT_NUMBER 54,1613
#define STM32_I2C1_ERROR_NUMBER 55,1653
#define STM32_I2C2_EVENT_HANDLER 57,1695
#define STM32_I2C2_ERROR_HANDLER 58,1741
#define STM32_I2C2_EVENT_NUMBER 59,1787
#define STM32_I2C2_ERROR_NUMBER 60,1827
#define STM32_I2C3_EVENT_HANDLER 62,1869
#define STM32_I2C3_ERROR_HANDLER 63,1916
#define STM32_I2C3_EVENT_NUMBER 64,1963
#define STM32_I2C3_ERROR_NUMBER 65,2003
#define STM32_TIM1_UP_HANDLER 70,2069
#define STM32_TIM1_CC_HANDLER 71,2115
#define STM32_TIM2_HANDLER 72,2161
#define STM32_TIM3_HANDLER 73,2207
#define STM32_TIM4_HANDLER 74,2253
#define STM32_TIM6_HANDLER 75,2299
#define STM32_TIM7_HANDLER 76,2346
#define STM32_TIM8_UP_HANDLER 77,2393
#define STM32_TIM8_CC_HANDLER 78,2439
#define STM32_TIM1_UP_NUMBER 80,2487
#define STM32_TIM1_CC_NUMBER 81,2527
#define STM32_TIM2_NUMBER 82,2567
#define STM32_TIM3_NUMBER 83,2607
#define STM32_TIM4_NUMBER 84,2647
#define STM32_TIM6_NUMBER 85,2687
#define STM32_TIM7_NUMBER 86,2727
#define STM32_TIM8_UP_NUMBER 87,2767
#define STM32_TIM8_CC_NUMBER 88,2807
#define STM32_USART1_HANDLER 93,2875
#define STM32_USART2_HANDLER 94,2921
#define STM32_USART3_HANDLER 95,2967
#define STM32_UART4_HANDLER 96,3013
#define STM32_UART5_HANDLER 97,3060
#define STM32_USART1_NUMBER 99,3109
#define STM32_USART2_NUMBER 100,3149
#define STM32_USART3_NUMBER 101,3189
#define STM32_UART4_NUMBER 102,3229
#define STM32_UART5_NUMBER 103,3269
#define STM32_USB1_HP_HANDLER 108,3335
#define STM32_USB1_LP_HANDLER 109,3382
#define STM32_USB1_HP_NUMBER 111,3431
#define STM32_USB1_LP_NUMBER 112,3471

../ChibiOS/os/hal/ports/STM32/STM32F3xx/ext_lld_isr.c,482
OSAL_IRQ_HANDLER(57,2207
OSAL_IRQ_HANDLER(77,2553
OSAL_IRQ_HANDLER(97,2899
OSAL_IRQ_HANDLER(117,3245
OSAL_IRQ_HANDLER(137,3591
OSAL_IRQ_HANDLER(157,3949
OSAL_IRQ_HANDLER(186,4661
OSAL_IRQ_HANDLER(217,5468
OSAL_IRQ_HANDLER(237,5832
OSAL_IRQ_HANDLER(257,6214
OSAL_IRQ_HANDLER(277,6585
OSAL_IRQ_HANDLER(297,6950
OSAL_IRQ_HANDLER(317,7348
OSAL_IRQ_HANDLER(341,7905
OSAL_IRQ_HANDLER(368,8485
void ext_lld_exti_irq_enable(391,9044
void ext_lld_exti_irq_disable(419,10222

../ChibiOS/os/hal/ports/STM32/STM32F3xx/hal_lld.h,9361
#define _HAL_LLD_H_48,1814
#define PLATFORM_NAME 61,2224
#define PLATFORM_NAME 64,2314
#define PLATFORM_NAME 67,2404
#define PLATFORM_NAME 70,2494
#define PLATFORM_NAME 73,2584
#define PLATFORM_NAME 76,2674
#define PLATFORM_NAME 79,2764
#define PLATFORM_NAME 82,2854
#define PLATFORM_NAME 85,2944
#define PLATFORM_NAME 88,3034
#define PLATFORM_NAME 91,3124
#define PLATFORM_NAME 94,3214
#define STM32_SYSCLK_MAX 108,3455
#define STM32_HSECLK_MAX 113,3551
#define STM32_HSECLK_MIN 118,3647
#define STM32_LSECLK_MAX 123,3742
#define STM32_LSECLK_MIN 128,3837
#define STM32_PLLIN_MAX 133,3937
#define STM32_PLLIN_MIN 138,4040
#define STM32_PLLOUT_MAX 143,4142
#define STM32_PLLOUT_MIN 148,4245
#define STM32_PCLK1_MAX 153,4342
#define STM32_PCLK2_MAX 158,4439
#define STM32_ADCCLK_MAX 163,4535
#define STM32_HSICLK 170,4643
#define STM32_LSICLK 171,4723
#define STM32_PLS_MASK 178,4879
#define STM32_PLS_LEV0 179,4959
#define STM32_PLS_LEV1 180,5039
#define STM32_PLS_LEV2 181,5119
#define STM32_PLS_LEV3 182,5199
#define STM32_PLS_LEV4 183,5279
#define STM32_PLS_LEV5 184,5359
#define STM32_PLS_LEV6 185,5439
#define STM32_PLS_LEV7 186,5519
#define STM32_SW_HSI 193,5677
#define STM32_SW_HSE 194,5757
#define STM32_SW_PLL 195,5837
#define STM32_HPRE_DIV1 197,5919
#define STM32_HPRE_DIV2 198,5999
#define STM32_HPRE_DIV4 199,6079
#define STM32_HPRE_DIV8 200,6159
#define STM32_HPRE_DIV16 201,6239
#define STM32_HPRE_DIV64 202,6319
#define STM32_HPRE_DIV128 203,6399
#define STM32_HPRE_DIV256 204,6479
#define STM32_HPRE_DIV512 205,6559
#define STM32_PPRE1_DIV1 207,6641
#define STM32_PPRE1_DIV2 208,6721
#define STM32_PPRE1_DIV4 209,6801
#define STM32_PPRE1_DIV8 210,6881
#define STM32_PPRE1_DIV16 211,6961
#define STM32_PPRE2_DIV1 213,7043
#define STM32_PPRE2_DIV2 214,7123
#define STM32_PPRE2_DIV4 215,7203
#define STM32_PPRE2_DIV8 216,7283
#define STM32_PPRE2_DIV16 217,7363
#define STM32_PLLSRC_HSI 219,7445
#define STM32_PLLSRC_HSE 220,7525
#define STM32_USBPRE_DIV1P5 223,7677
#define STM32_USBPRE_DIV1 224,7757
#define STM32_MCOSEL_NOCLOCK 226,7839
#define STM32_MCOSEL_LSI 227,7919
#define STM32_MCOSEL_LSE 228,7999
#define STM32_MCOSEL_SYSCLK 229,8079
#define STM32_MCOSEL_HSI 230,8159
#define STM32_MCOSEL_HSE 231,8239
#define STM32_MCOSEL_PLLDIV2 232,8319
#define STM32_RTCSEL_MASK 239,8477
#define STM32_RTCSEL_NOCLOCK 240,8557
#define STM32_RTCSEL_LSE 241,8637
#define STM32_RTCSEL_LSI 242,8717
#define STM32_RTCSEL_HSEDIV 243,8797
#define STM32_PREDIV_MASK 251,9032
#define STM32_ADC12PRES_MASK 252,9112
#define STM32_ADC12PRES_NOCLOCK 253,9192
#define STM32_ADC12PRES_DIV1 254,9272
#define STM32_ADC12PRES_DIV2 255,9352
#define STM32_ADC12PRES_DIV4 256,9432
#define STM32_ADC12PRES_DIV6 257,9512
#define STM32_ADC12PRES_DIV8 258,9592
#define STM32_ADC12PRES_DIV10 259,9672
#define STM32_ADC12PRES_DIV12 260,9752
#define STM32_ADC12PRES_DIV16 261,9832
#define STM32_ADC12PRES_DIV32 262,9912
#define STM32_ADC12PRES_DIV64 263,9992
#define STM32_ADC12PRES_DIV128 264,10072
#define STM32_ADC12PRES_DIV256 265,10152
#define STM32_ADC34PRES_MASK 266,10232
#define STM32_ADC34PRES_NOCLOCK 267,10312
#define STM32_ADC34PRES_DIV1 268,10392
#define STM32_ADC34PRES_DIV2 269,10472
#define STM32_ADC34PRES_DIV4 270,10552
#define STM32_ADC34PRES_DIV6 271,10632
#define STM32_ADC34PRES_DIV8 272,10712
#define STM32_ADC34PRES_DIV10 273,10792
#define STM32_ADC34PRES_DIV12 274,10872
#define STM32_ADC34PRES_DIV16 275,10952
#define STM32_ADC34PRES_DIV32 276,11032
#define STM32_ADC34PRES_DIV64 277,11112
#define STM32_ADC34PRES_DIV128 278,11192
#define STM32_ADC34PRES_DIV256 279,11272
#define STM32_USART1SW_MASK 286,11431
#define STM32_USART1SW_PCLK 287,11510
#define STM32_USART1SW_SYSCLK 288,11589
#define STM32_USART1SW_LSE 289,11668
#define STM32_USART1SW_HSI 290,11747
#define STM32_I2C1SW_MASK 291,11826
#define STM32_I2C1SW_HSI 292,11905
#define STM32_I2C1SW_SYSCLK 293,11984
#define STM32_I2C2SW_MASK 294,12063
#define STM32_I2C2SW_HSI 295,12142
#define STM32_I2C2SW_SYSCLK 296,12221
#define STM32_TIM1SW_MASK 297,12300
#define STM32_TIM1SW_PCLK2 298,12379
#define STM32_TIM1SW_PLLX2 299,12458
#define STM32_TIM8SW_MASK 300,12537
#define STM32_TIM8SW_PCLK2 301,12616
#define STM32_TIM8SW_PLLX2 302,12695
#define STM32_USART2SW_MASK 303,12774
#define STM32_USART2SW_PCLK 304,12853
#define STM32_USART2SW_SYSCLK 305,12932
#define STM32_USART2SW_LSE 306,13011
#define STM32_USART2SW_HSI 307,13090
#define STM32_USART3SW_MASK 308,13169
#define STM32_USART3SW_PCLK 309,13248
#define STM32_USART3SW_SYSCLK 310,13327
#define STM32_USART3SW_LSE 311,13406
#define STM32_USART3SW_HSI 312,13485
#define STM32_UART4SW_MASK 313,13564
#define STM32_UART4SW_PCLK 314,13643
#define STM32_UART4SW_SYSCLK 315,13722
#define STM32_UART4SW_LSE 316,13801
#define STM32_UART4SW_HSI 317,13880
#define STM32_UART5SW_MASK 318,13959
#define STM32_UART5SW_PCLK 319,14038
#define STM32_UART5SW_SYSCLK 320,14117
#define STM32_UART5SW_LSE 321,14196
#define STM32_UART5SW_HSI 322,14275
#define STM32_NO_INIT 337,14788
#define STM32_PVD_ENABLE 344,14983
#define STM32_PLS 351,15170
#define STM32_HSI_ENABLED 358,15362
#define STM32_LSI_ENABLED 365,15544
#define STM32_HSE_ENABLED 372,15726
#define STM32_LSE_ENABLED 379,15908
#define STM32_SW 390,16302
#define STM32_PLLSRC 401,16695
#define STM32_PREDIV_VALUE 412,17097
#define STM32_PLLMUL_VALUE 422,17417
#define STM32_HPRE 431,17686
#define STM32_PPRE1 438,17853
#define STM32_PPRE2 445,18021
#define STM32_MCOSEL 452,18185
#define STM32_ADC12PRES 459,18362
#define STM32_ADC34PRES 466,18539
#define STM32_USART1SW 473,18713
#define STM32_USART2SW 480,18886
#define STM32_USART3SW 487,19059
#define STM32_UART4SW 494,19230
#define STM32_UART5SW 501,19400
#define STM32_I2C1SW 508,19568
#define STM32_I2C2SW 515,19737
#define STM32_TIM1SW 522,19906
#define STM32_TIM8SW 529,20074
#define STM32_RTCSEL 536,20241
#define STM32_USB_CLOCK_REQUIRED 543,20419
#define STM32_USBPRE 550,20584
#define STM32_ACTIVATE_PLL 721,25451
#define STM32_ACTIVATE_PLL 723,25500
#define STM32_PREDIV 728,25651
#define STM32_PLLMUL 738,25926
#define STM32_PLLCLKIN 747,26180
#define STM32_PLLCLKIN 749,26293
#define STM32_PLLCLKOUT 762,26677
#define STM32_SYSCLK 773,27075
#define STM32_SYSCLK 775,27162
#define STM32_SYSCLK 777,27246
#define STM32_HCLK 791,27607
#define STM32_HCLK 793,27700
#define STM32_HCLK 795,27793
#define STM32_HCLK 797,27886
#define STM32_HCLK 799,27980
#define STM32_HCLK 801,28075
#define STM32_HCLK 803,28171
#define STM32_HCLK 805,28268
#define STM32_HCLK 807,28365
#define STM32_PCLK1 821,28727
#define STM32_PCLK1 823,28821
#define STM32_PCLK1 825,28915
#define STM32_PCLK1 827,29009
#define STM32_PCLK1 829,29104
#define STM32_PCLK2 843,29466
#define STM32_PCLK2 845,29560
#define STM32_PCLK2 847,29654
#define STM32_PCLK2 849,29748
#define STM32_PCLK2 851,29843
#define STM32_RTCCLK 865,30201
#define STM32_RTCCLK 867,30291
#define STM32_RTCCLK 869,30384
#define STM32_RTCCLK 871,30485
#define STM32_ADC12CLK 880,30703
#define STM32_ADC12CLK 882,30789
#define STM32_ADC12CLK 884,30895
#define STM32_ADC12CLK 886,31001
#define STM32_ADC12CLK 888,31107
#define STM32_ADC12CLK 890,31213
#define STM32_ADC12CLK 892,31320
#define STM32_ADC12CLK 894,31428
#define STM32_ADC12CLK 896,31536
#define STM32_ADC12CLK 898,31644
#define STM32_ADC12CLK 900,31752
#define STM32_ADC12CLK 902,31861
#define STM32_ADC12CLK 904,31971
#define STM32_ADC34CLK 913,32213
#define STM32_ADC34CLK 915,32299
#define STM32_ADC34CLK 917,32405
#define STM32_ADC34CLK 919,32511
#define STM32_ADC34CLK 921,32617
#define STM32_ADC34CLK 923,32723
#define STM32_ADC34CLK 925,32830
#define STM32_ADC34CLK 927,32938
#define STM32_ADC34CLK 929,33046
#define STM32_ADC34CLK 931,33154
#define STM32_ADC34CLK 933,33262
#define STM32_ADC34CLK 935,33371
#define STM32_ADC34CLK 937,33481
#define STM32_I2C1CLK 956,33986
#define STM32_I2C1CLK 958,34079
#define STM32_I2C2CLK 967,34272
#define STM32_I2C2CLK 969,34365
#define STM32_USART1CLK 978,34565
#define STM32_USART1CLK 980,34661
#define STM32_USART1CLK 982,34755
#define STM32_USART1CLK 984,34849
#define STM32_USART2CLK 993,35051
#define STM32_USART2CLK 995,35147
#define STM32_USART2CLK 997,35241
#define STM32_USART2CLK 999,35335
#define STM32_USART3CLK 1008,35537
#define STM32_USART3CLK 1010,35633
#define STM32_USART3CLK 1012,35727
#define STM32_USART3CLK 1014,35821
#define STM32_UART4CLK 1023,36020
#define STM32_UART4CLK 1025,36113
#define STM32_UART4CLK 1027,36204
#define STM32_UART4CLK 1029,36295
#define STM32_UART5CLK 1038,36492
#define STM32_UART5CLK 1040,36585
#define STM32_UART5CLK 1042,36676
#define STM32_UART5CLK 1044,36767
#define STM32_TIM1CLK 1054,36999
#define STM32_TIM1CLK 1056,37055
#define STM32_TIM1CLK 1065,37451
#define STM32_TIM8CLK 1076,37694
#define STM32_TIM8CLK 1078,37750
#define STM32_TIM8CLK 1087,38146
#define STM32_TIMCLK1 1097,38391
#define STM32_TIMCLK1 1099,38453
#define STM32_TIMCLK2 1106,38639
#define STM32_TIMCLK2 1108,38701
#define STM32_USBCLK 1115,38871
#define STM32_USBCLK 1117,38979
#define STM32_FLASHBITS 1126,39189
#define STM32_FLASHBITS 1128,39267
#define STM32_FLASHBITS 1130,39322

../ChibiOS/os/hal/ports/STM32/STM32F3xx/hal_lld.c,142
uint32_t SystemCoreClock 39,1397
static void hal_lld_backup_domain_init(54,2094
void hal_lld_init(105,3774
void stm32_clock_init(144,4785

../ChibiOS/os/hal/ports/STM32/STM32F3xx/ext_lld_isr.h,751
#define _EXT_LLD_ISR_H_26,812
#define STM32_EXT_EXTI0_IRQ_PRIORITY 46,1555
#define STM32_EXT_EXTI1_IRQ_PRIORITY 53,1743
#define STM32_EXT_EXTI2_IRQ_PRIORITY 60,1931
#define STM32_EXT_EXTI3_IRQ_PRIORITY 67,2119
#define STM32_EXT_EXTI4_IRQ_PRIORITY 74,2307
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 81,2500
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 88,2697
#define STM32_EXT_EXTI16_IRQ_PRIORITY 95,2887
#define STM32_EXT_EXTI17_IRQ_PRIORITY 102,3077
#define STM32_EXT_EXTI18_IRQ_PRIORITY 109,3267
#define STM32_EXT_EXTI19_IRQ_PRIORITY 116,3457
#define STM32_EXT_EXTI20_IRQ_PRIORITY 123,3647
#define STM32_EXT_EXTI21_22_29_IRQ_PRIORITY 130,3849
#define STM32_EXT_EXTI30_32_IRQ_PRIORITY 137,4046
#define STM32_EXT_EXTI33_IRQ_PRIORITY 144,4236

../ChibiOS/os/hal/ports/STM32/LLD/ADCv3/adc_lld.c,1380
#define ADC1_DMA_CHANNEL 33,1087
#define ADC2_DMA_CHANNEL 36,1239
#define ADC3_DMA_CHANNEL 39,1391
#define ADC4_DMA_CHANNEL 42,1543
#define ADC_DMA_SIZE 48,1781
#define ADC_DMA_MDMA 49,1860
#define ADC_DMA_SIZE 53,1974
#define ADC_DMA_MDMA 54,2051
#define ADC_DMA_SIZE 60,2234
#define ADC_DMA_MDMA 61,2311
#define ADC_DMA_SIZE 65,2430
#define ADC_DMA_MDMA 66,2509
ADCDriver ADCD1;76,2965
ADCDriver ADCD2;81,3079
ADCDriver ADCD3;86,3193
ADCDriver ADCD4;91,3307
static const ADCConfig default_config 98,3580
static uint32_t clkmask;102,3642
static void adc_lld_vreg_on(113,4037
static void adc_lld_vreg_off(139,4687
static void adc_lld_analog_on(165,5272
static void adc_lld_analog_off(195,5944
static void adc_lld_calibrate(212,6327
static void adc_lld_stop_adc(246,7320
static void adc_lld_serve_dma_interrupt(261,7693
static void adc_lld_serve_interrupt(291,8694
OSAL_IRQ_HANDLER(329,10092
OSAL_IRQ_HANDLER(366,10800
OSAL_IRQ_HANDLER(385,11101
OSAL_IRQ_HANDLER(406,11476
void adc_lld_init(429,12030
void adc_lld_start(552,15860
void adc_lld_stop(668,19061
void adc_lld_start_conversion(752,21075
void adc_lld_stop_conversion(840,24102
void adcSTM32EnableVREF(856,24544
void adcSTM32DisableVREF(871,24958
void adcSTM32EnableTS(886,25358
void adcSTM32DisableTS(901,25753
void adcSTM32EnableVBAT(916,26164
void adcSTM32DisableVBAT(931,26578

../ChibiOS/os/hal/ports/STM32/LLD/ADCv3/adc_lld.h,7506
#define _ADC_LLD_H_26,800
#define ADC_CHANNEL_IN0 38,1167
#define ADC_CHANNEL_IN1 39,1247
#define ADC_CHANNEL_IN2 40,1327
#define ADC_CHANNEL_IN3 41,1407
#define ADC_CHANNEL_IN4 42,1487
#define ADC_CHANNEL_IN5 43,1567
#define ADC_CHANNEL_IN6 44,1647
#define ADC_CHANNEL_IN7 45,1727
#define ADC_CHANNEL_IN8 46,1807
#define ADC_CHANNEL_IN9 47,1887
#define ADC_CHANNEL_IN10 48,1967
#define ADC_CHANNEL_IN11 49,2047
#define ADC_CHANNEL_IN12 50,2127
#define ADC_CHANNEL_IN13 51,2207
#define ADC_CHANNEL_IN14 52,2287
#define ADC_CHANNEL_IN15 53,2367
#define ADC_CHANNEL_IN16 54,2447
#define ADC_CHANNEL_IN17 55,2527
#define ADC_CHANNEL_IN18 56,2607
#define ADC_SMPR_SMP_1P5 64,2769
#define ADC_SMPR_SMP_2P5 65,2849
#define ADC_SMPR_SMP_4P5 66,2929
#define ADC_SMPR_SMP_7P5 67,3009
#define ADC_SMPR_SMP_19P5 68,3089
#define ADC_SMPR_SMP_61P5 69,3169
#define ADC_SMPR_SMP_181P5 70,3249
#define ADC_SMPR_SMP_601P5 71,3329
#define ADC_SMPR_SMP_2P5 74,3441
#define ADC_SMPR_SMP_6P5 75,3521
#define ADC_SMPR_SMP_12P5 76,3601
#define ADC_SMPR_SMP_24P5 77,3681
#define ADC_SMPR_SMP_47P5 78,3761
#define ADC_SMPR_SMP_92P5 79,3841
#define ADC_SMPR_SMP_247P5 80,3921
#define ADC_SMPR_SMP_640P5 81,4001
#define ADC_CFGR1_RES_12BIT 89,4143
#define ADC_CFGR1_RES_10BIT 90,4185
#define ADC_CFGR1_RES_8BIT 91,4227
#define ADC_CFGR1_RES_6BIT 92,4269
#define ADC_CFGR_DMACFG_MASK 99,4390
#define ADC_CFGR_DMACFG_ONESHOT 100,4440
#define ADC_CFGR_DMACFG_CIRCULAR 101,4490
#define ADC_CFGR_RES_MASK 103,4542
#define ADC_CFGR_RES_12BITS 104,4592
#define ADC_CFGR_RES_10BITS 105,4642
#define ADC_CFGR_RES_8BITS 106,4692
#define ADC_CFGR_RES_6BITS 107,4742
#define ADC_CFGR_ALIGN_MASK 109,4794
#define ADC_CFGR_ALIGN_RIGHT 110,4844
#define ADC_CFGR_ALIGN_LEFT 111,4894
#define ADC_CFGR_EXTSEL_MASK 113,4946
#define ADC_CFGR_EXTSEL_SRC(114,4997
#define ADC_CFGR_EXTEN_MASK 116,5051
#define ADC_CFGR_EXTEN_DISABLED 117,5102
#define ADC_CFGR_EXTEN_RISING 118,5153
#define ADC_CFGR_EXTEN_FALLING 119,5204
#define ADC_CFGR_EXTEN_BOTH 120,5255
#define ADC_CFGR_DISCEN_MASK 122,5308
#define ADC_CFGR_DISCEN_DISABLED 123,5359
#define ADC_CFGR_DISCEN_ENABLED 124,5410
#define ADC_CFGR_DISCNUM_MASK 126,5463
#define ADC_CFGR_DISCNUM_VAL(127,5514
#define ADC_CFGR_AWD1_DISABLED 129,5569
#define ADC_CFGR_AWD1_ALL 130,5612
#define ADC_CFGR_AWD1_SINGLE(131,5663
#define ADC_CCR_DUAL_MASK 138,5820
#define ADC_CCR_DUAL_FIELD(139,5871
#define ADC_CCR_DELAY_MASK 140,5923
#define ADC_CCR_DELAY_FIELD(141,5974
#define ADC_CCR_DMACFG_MASK 142,6026
#define ADC_CCR_DMACFG_ONESHOT 143,6077
#define ADC_CCR_DMACFG_CIRCULAR 144,6128
#define ADC_CCR_MDMA_MASK 145,6179
#define ADC_CCR_MDMA_DISABLED 146,6230
#define ADC_CCR_MDMA_WORD 147,6281
#define ADC_CCR_MDMA_HWORD 148,6332
#define ADC_CCR_CKMODE_MASK 149,6383
#define ADC_CCR_CKMODE_ADCCK 150,6434
#define ADC_CCR_CKMODE_AHB_DIV1 151,6485
#define ADC_CCR_CKMODE_AHB_DIV2 152,6536
#define ADC_CCR_CKMODE_AHB_DIV4 153,6587
#define ADC_CCR_VREFEN 157,6762
#define ADC_CCR_TSEN 161,6875
#define ADC_CCR_VBATEN 165,6990
#define STM32_ADC_DUAL_MODE 182,7538
#define STM32_ADC_COMPACT_SAMPLES 191,7829
#define STM32_ADC_USE_ADC1 200,8101
#define STM32_ADC_USE_ADC2 209,8373
#define STM32_ADC_USE_ADC3 218,8645
#define STM32_ADC_USE_ADC4 226,8915
#define STM32_ADC_ADC1_DMA_PRIORITY 233,9108
#define STM32_ADC_ADC2_DMA_PRIORITY 240,9297
#define STM32_ADC_ADC3_DMA_PRIORITY 247,9486
#define STM32_ADC_ADC4_DMA_PRIORITY 254,9675
#define STM32_ADC_ADC12_IRQ_PRIORITY 261,9867
#define STM32_ADC_ADC3_IRQ_PRIORITY 268,10049
#define STM32_ADC_ADC4_IRQ_PRIORITY 275,10231
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 282,10425
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY 289,10619
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY 296,10813
#define STM32_ADC_ADC4_DMA_IRQ_PRIORITY 303,11007
#define STM32_ADC_ADC12_CLOCK_MODE 311,11234
#define STM32_ADC_ADC34_CLOCK_MODE 318,11435
#define STM32_ADC_ADC123_CLOCK_MODE 327,11723
#define STM32_ADC12_CLOCK 526,19344
#define STM32_ADC12_CLOCK 528,19461
#define STM32_ADC12_CLOCK 530,19580
#define STM32_ADC12_CLOCK 532,19699
#define STM32_ADC34_CLOCK 538,19899
#define STM32_ADC34_CLOCK 540,20016
#define STM32_ADC34_CLOCK 542,20135
#define STM32_ADC34_CLOCK 544,20254
#define STM32_ADC123_CLOCK 560,20766
#define STM32_ADC123_CLOCK 562,20884
#define STM32_ADC123_CLOCK 564,21004
#define STM32_ADC123_CLOCK 566,21124
#define STM32_DMA_REQUIRED577,21465
typedef uint16_t adcsample_t;588,21849
typedef uint8_t adcsample_t;590,21887
typedef uint16_t adc_channels_num_t;596,21989
  ADC_ERR_DMAFAILURE 604,22190
  ADC_ERR_OVERFLOW 605,22270
  ADC_ERR_AWD1 606,22350
  ADC_ERR_AWD2 607,22430
  ADC_ERR_AWD3 608,22510
} adcerror_t;609,22590
typedef struct ADCDriver ADCDriver;614,22678
typedef void (*adccallback_t)adccallback_t624,23031
typedef void (*adcerrorcallback_t)adcerrorcallback_t633,23314
  bool                      circular;647,23839
  adc_channels_num_t        num_channels;651,23972
  adccallback_t             end_cb;655,24098
  adcerrorcallback_t        error_cb;659,24191
  uint32_t                  cfgr;669,24623
  uint32_t                  tr1;673,24725
  uint32_t                  ccr;681,25049
  uint32_t                  smpr[smpr686,25161
  uint32_t                  sqr[sqr690,25267
  uint32_t                  ssmpr[ssmpr696,25485
  uint32_t                  ssqr[ssqr701,25654
} ADCConversionGroup;703,25726
  uint32_t                  difsel;712,25894
} ADCConfig;713,25931
struct ADCDriver 718,26008
  adcstate_t                state;722,26071
  const ADCConfig           *config;config726,26164
  adcsample_t               *samples;samples730,26274
  size_t                    depth;734,26380
  const ADCConversionGroup  *grpp;grpp738,26490
  thread_reference_t        thread;743,26613
  mutex_t                   mutex;749,26774
  ADC_TypeDef               *adcm;adcm758,27028
  ADC_TypeDef               *adcs;adcs763,27185
  ADC_Common_TypeDef        *adcc;adcc768,27330
  const stm32_dma_stream_t  *dmastp;dmastp772,27430
  uint32_t                  dmamode;776,27516
#define ADC_TR(787,27867
#define ADC_SQR1_NUM_CH(797,28089
#define ADC_SQR1_SQ1_N(799,28141
#define ADC_SQR1_SQ2_N(800,28221
#define ADC_SQR1_SQ3_N(801,28301
#define ADC_SQR1_SQ4_N(802,28381
#define ADC_SQR2_SQ5_N(804,28463
#define ADC_SQR2_SQ6_N(805,28543
#define ADC_SQR2_SQ7_N(806,28623
#define ADC_SQR2_SQ8_N(807,28703
#define ADC_SQR2_SQ9_N(808,28783
#define ADC_SQR3_SQ10_N(810,28865
#define ADC_SQR3_SQ11_N(811,28945
#define ADC_SQR3_SQ12_N(812,29025
#define ADC_SQR3_SQ13_N(813,29105
#define ADC_SQR3_SQ14_N(814,29185
#define ADC_SQR4_SQ15_N(816,29267
#define ADC_SQR4_SQ16_N(817,29347
#define ADC_SMPR1_SMP_AN0(824,29507
#define ADC_SMPR1_SMP_AN1(825,29587
#define ADC_SMPR1_SMP_AN2(826,29667
#define ADC_SMPR1_SMP_AN3(827,29747
#define ADC_SMPR1_SMP_AN4(828,29827
#define ADC_SMPR1_SMP_AN5(829,29907
#define ADC_SMPR1_SMP_AN6(830,29987
#define ADC_SMPR1_SMP_AN7(831,30067
#define ADC_SMPR1_SMP_AN8(832,30147
#define ADC_SMPR1_SMP_AN9(833,30227
#define ADC_SMPR2_SMP_AN10(835,30309
#define ADC_SMPR2_SMP_AN11(836,30389
#define ADC_SMPR2_SMP_AN12(837,30469
#define ADC_SMPR2_SMP_AN13(838,30549
#define ADC_SMPR2_SMP_AN14(839,30629
#define ADC_SMPR2_SMP_AN15(840,30709
#define ADC_SMPR2_SMP_AN16(841,30789
#define ADC_SMPR2_SMP_AN17(842,30869
#define ADC_SMPR2_SMP_AN18(843,30949

../ChibiOS/os/hal/ports/STM32/LLD/CANv1/can_lld.h,2565
#define _CAN_LLD_H_26,792
#undef CAN_BTR_BRP38,1203
#undef CAN_BTR_TS139,1223
#undef CAN_BTR_TS240,1243
#undef CAN_BTR_SJW41,1263
#define CAN_SUPPORTS_SLEEP 47,1442
#define CAN_TX_MAILBOXES 52,1564
#define CAN_RX_MAILBOXES 57,1680
#define CAN_BTR_BRP(63,1779
#define CAN_BTR_TS1(64,1859
#define CAN_BTR_TS2(65,1939
#define CAN_BTR_SJW(66,2019
#define CAN_IDE_STD 68,2101
#define CAN_IDE_EXT 69,2181
#define CAN_RTR_DATA 71,2263
#define CAN_RTR_REMOTE 72,2343
#define STM32_CAN_REPORT_ALL_ERRORS 88,2901
#define STM32_CAN_USE_CAN1 96,3135
#define STM32_CAN_USE_CAN2 104,3369
#define STM32_CAN_CAN1_IRQ_PRIORITY 111,3559
#define STM32_CAN_CAN2_IRQ_PRIORITY 119,3757
typedef uint32_t canmbx_t;154,4939
    uint8_t                 DLC:DLC163,5210
    uint8_t                 RTR:RTR164,5290
    uint8_t                 IDE:IDE165,5370
      uint32_t              SID:SID169,5481
      uint32_t              EID:EID172,5583
    uint8_t                 data8[data8176,5688
    uint16_t                data16[data16177,5768
    uint32_t                data32[data32178,5848
} CANTxFrame;180,5934
    uint8_t                 FMI;189,6188
    uint16_t                TIME;190,6268
    uint8_t                 DLC:DLC193,6366
    uint8_t                 RTR:RTR194,6446
    uint8_t                 IDE:IDE195,6526
      uint32_t              SID:SID199,6637
      uint32_t              EID:EID202,6739
    uint8_t                 data8[data8206,6844
    uint16_t                data16[data16207,6924
    uint32_t                data32[data32208,7004
} CANRxFrame;210,7090
  uint32_t                  filter;220,7301
  uint32_t                  mode:mode226,7509
  uint32_t                  scale:scale232,7724
  uint32_t                  assignment:assignment238,7958
  uint32_t                  register1;242,8062
  uint32_t                  register2;246,8190
} CANFilter;247,8230
  uint32_t                  mcr;258,8509
  uint32_t                  btr;264,8733
} CANConfig;265,8767
  canstate_t                state;274,8905
  const CANConfig           *config;config278,8998
  threads_queue_t           txqueue;282,9093
  threads_queue_t           rxqueue;286,9183
  event_source_t            rxfull_event;299,9902
  event_source_t            txempty_event;308,10267
  event_source_t            error_event;316,10617
  event_source_t            sleep_event;321,10765
  event_source_t            wakeup_event;325,10863
  CAN_TypeDef               *can;can331,11035
} CANDriver;332,11070

../ChibiOS/os/hal/ports/STM32/LLD/CANv1/can_lld.c,880
#define CAN1 38,1211
CANDriver CAND1;48,1578
CANDriver CAND2;53,1692
static void can_lld_set_filters(75,2587
static void can_lld_tx_handler(144,4423
static void can_lld_rx0_handler(199,5782
static void can_lld_rx1_handler(227,6594
static void can_lld_sce_handler(255,7406
OSAL_IRQ_HANDLER(305,8844
OSAL_IRQ_HANDLER(336,9555
OSAL_IRQ_HANDLER(350,9751
OSAL_IRQ_HANDLER(364,9950
OSAL_IRQ_HANDLER(378,10149
OSAL_IRQ_HANDLER(396,10525
OSAL_IRQ_HANDLER(427,11236
OSAL_IRQ_HANDLER(441,11432
OSAL_IRQ_HANDLER(455,11631
OSAL_IRQ_HANDLER(469,11830
void can_lld_init(489,12370
void can_lld_start(517,12957
void can_lld_stop(578,15102
bool can_lld_is_tx_empty(632,16864
void can_lld_transmit(657,17538
bool can_lld_is_rx_nonempty(705,18865
void can_lld_receive(729,19551
void can_lld_sleep(800,21604
void can_lld_wakeup(812,21822
void canSTM32SetFilters(830,22357

../ChibiOS/os/hal/ports/STM32/LLD/DACv1/dac_lld.h,2525
#define _DAC_LLD_H_26,798
#define DAC_TRG_MASK 38,1157
#define DAC_TRG(39,1201
#define DAC_TRG_EXT 40,1246
#define DAC_TRG_SW 41,1290
#define STM32_DAC_DUAL_MODE 57,1832
#define STM32_DAC_USE_DAC1_CH1 66,2122
#define STM32_DAC_USE_DAC1_CH2 75,2412
#define STM32_DAC_USE_DAC2_CH1 84,2702
#define STM32_DAC_USE_DAC2_CH2 93,2992
#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY 100,3190
#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY 107,3385
#define STM32_DAC_DAC2_CH1_IRQ_PRIORITY 114,3580
#define STM32_DAC_DAC2_CH2_IRQ_PRIORITY 121,3775
#define STM32_DAC_DAC1_CH1_DMA_PRIORITY 128,3973
#define STM32_DAC_DAC1_CH2_DMA_PRIORITY 135,4170
#define STM32_DAC_DAC2_CH1_DMA_PRIORITY 142,4367
#define STM32_DAC_DAC2_CH2_DMA_PRIORITY 149,4564
#define STM32_DMA_REQUIRED225,7419
#define DAC_MAX_CHANNELS 232,7532
#define DAC_MAX_CHANNELS 234,7586
typedef uint32_t dacchannel_t;244,7940
  DAC_TypeDef               *dac;dac253,8109
  uint32_t                  dataoffset;257,8200
  uint32_t                  regshift;261,8298
  uint32_t                  regmask;265,8388
  const stm32_dma_stream_t  *dma;dma269,8471
  uint32_t                  dmamode;273,8558
  uint32_t                  dmairqprio;277,8651
} dacparams_t;278,8692
typedef struct DACDriver DACDriver;283,8781
typedef uint16_t dacsample_t;288,8875
  DAC_ERR_DMAFAILURE 296,9069
  DAC_ERR_UNDERFLOW 297,9149
} dacerror_t;298,9229
typedef void (*daccallback_t)daccallback_t308,9565
typedef void (*dacerrorcallback_t)dacerrorcallback_t319,9916
  DAC_DHRM_12BIT_RIGHT 325,10061
  DAC_DHRM_12BIT_LEFT 326,10090
  DAC_DHRM_8BIT_RIGHT 327,10118
  DAC_DHRM_12BIT_RIGHT_DUAL 329,10196
  DAC_DHRM_12BIT_LEFT_DUAL 330,10230
  DAC_DHRM_8BIT_RIGHT_DUAL 331,10263
} dacdhrmode_t;333,10303
  uint32_t                  num_channels;342,10448
  daccallback_t             end_cb;346,10560
  dacerrorcallback_t        error_cb;350,10662
  uint32_t                  trigger;358,10998
} DACConversionGroup;359,11036
  dacsample_t               init;369,11232
  dacdhrmode_t              datamode;373,11328
} DACConfig;374,11367
struct DACDriver 379,11443
  dacstate_t                state;383,11506
  const DACConversionGroup  *grpp;grpp387,11589
  const dacsample_t         *samples;samples391,11678
  uint16_t                  depth;395,11767
  const DACConfig           *config;config399,11860
  thread_reference_t        thread;404,11985
  mutex_t                   mutex;410,12158
  const dacparams_t         *params;params419,12392

../ChibiOS/os/hal/ports/STM32/LLD/DACv1/dac_lld.c,765
#define DAC1 35,1154
#define DAC1_CH1_DMA_CHANNEL 38,1182
#define DAC1_CH2_DMA_CHANNEL 42,1390
#define DAC2_CH1_DMA_CHANNEL 46,1598
#define DAC2_CH2_DMA_CHANNEL 50,1806
#define CHANNEL_DATA_OFFSET 54,2014
DACDriver DACD1;62,2387
DACDriver DACD2;67,2535
DACDriver DACD3;72,2657
DACDriver DACD4;77,2805
static const dacparams_t dma1_ch1_params 85,3114
static const dacparams_t dma1_ch2_params 101,3742
static const dacparams_t dma2_ch1_params 117,4388
static const dacparams_t dma1_ch2_params 133,5016
static void dac_lld_serve_tx_interrupt(158,6062
void dac_lld_init(189,7133
void dac_lld_start(219,7717
void dac_lld_stop(277,9219
void dac_lld_put_channel(312,10010
void dac_lld_start_conversion(372,11790
void dac_lld_stop_conversion(476,15971

../ChibiOS/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.c,1436
#define STM32_DMA1_STREAMS_MASK 45,1743
#define STM32_DMA2_STREAMS_MASK 50,1893
#define STM32_DMA_CCR_RESET_VALUE 56,2112
#define ADDR_DMA1_CSELR 61,2228
#define ADDR_DMA1_CSELR 63,2291
#define ADDR_DMA2_CSELR 67,2376
#define ADDR_DMA2_CSELR 69,2439
#define ADDR_DMA1_CSELR 74,2535
#define ADDR_DMA2_CSELR 75,2577
#define DMA1_CH1_CMASK 83,2730
#define DMA1_CH2_CMASK 87,2819
#define DMA1_CH3_CMASK 91,2908
#define DMA1_CH4_CMASK 95,2997
#define DMA1_CH5_CMASK 99,3086
#define DMA1_CH6_CMASK 103,3175
#define DMA1_CH7_CMASK 107,3264
#define DMA2_CH1_CMASK 111,3353
#define DMA2_CH2_CMASK 115,3442
#define DMA2_CH3_CMASK 119,3531
#define DMA2_CH4_CMASK 123,3620
#define DMA2_CH5_CMASK 127,3709
#define DMA2_CH6_CMASK 131,3798
#define DMA2_CH7_CMASK 135,3887
const stm32_dma_stream_t _stm32_dma_streams[_stm32_dma_streams149,4522
dma_isr_redir_t _stm32_dma_isr_redir[_stm32_dma_isr_redir179,6105
static uint32_t dma_streams_mask;188,6464
OSAL_IRQ_HANDLER(204,7114
OSAL_IRQ_HANDLER(220,7390
OSAL_IRQ_HANDLER(236,7666
OSAL_IRQ_HANDLER(252,7942
OSAL_IRQ_HANDLER(268,8218
OSAL_IRQ_HANDLER(284,8494
OSAL_IRQ_HANDLER(300,8770
OSAL_IRQ_HANDLER(316,9046
OSAL_IRQ_HANDLER(332,9322
OSAL_IRQ_HANDLER(348,9598
OSAL_IRQ_HANDLER(364,9874
OSAL_IRQ_HANDLER(380,10150
OSAL_IRQ_HANDLER(396,10426
OSAL_IRQ_HANDLER(412,10702
void dmaInit(431,11170
bool dmaStreamAllocate(469,12685
void dmaStreamRelease(524,14499

../ChibiOS/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.h,3155
#define _STM32_DMA_H_28,928
#define STM32_DMA_ADVANCED 39,1366
#define STM32_DMA_STREAMS 45,1537
#define STM32_DMA_ISR_MASK 51,1763
#define STM32_DMA_ISR_SHIFT(56,1898
#define STM32_DMA_GETCHANNEL(68,2384
#define STM32_DMA_IS_VALID_PRIORITY(78,2713
#define STM32_DMA_STREAM_ID(87,3025
#define STM32_DMA_STREAM_ID_MSK(97,3321
#define STM32_DMA_IS_VALID_ID(110,3802
#define STM32_DMA_STREAM(123,4195
#define STM32_DMA1_STREAM1 125,4260
#define STM32_DMA1_STREAM2 126,4317
#define STM32_DMA1_STREAM3 127,4374
#define STM32_DMA1_STREAM4 128,4431
#define STM32_DMA1_STREAM5 129,4488
#define STM32_DMA1_STREAM6 130,4545
#define STM32_DMA1_STREAM7 131,4602
#define STM32_DMA2_STREAM1 132,4659
#define STM32_DMA2_STREAM2 133,4716
#define STM32_DMA2_STREAM3 134,4773
#define STM32_DMA2_STREAM4 135,4830
#define STM32_DMA2_STREAM5 136,4888
#define STM32_DMA2_STREAM6 137,4946
#define STM32_DMA2_STREAM7 138,5004
#define STM32_DMA_CR_EN 145,5151
#define STM32_DMA_CR_TEIE 146,5199
#define STM32_DMA_CR_HTIE 147,5249
#define STM32_DMA_CR_TCIE 148,5299
#define STM32_DMA_CR_DIR_MASK 149,5349
#define STM32_DMA_CR_DIR_P2M 150,5418
#define STM32_DMA_CR_DIR_M2P 151,5458
#define STM32_DMA_CR_DIR_M2M 152,5507
#define STM32_DMA_CR_CIRC 153,5560
#define STM32_DMA_CR_PINC 154,5610
#define STM32_DMA_CR_MINC 155,5660
#define STM32_DMA_CR_PSIZE_MASK 156,5710
#define STM32_DMA_CR_PSIZE_BYTE 157,5761
#define STM32_DMA_CR_PSIZE_HWORD 158,5801
#define STM32_DMA_CR_PSIZE_WORD 159,5854
#define STM32_DMA_CR_MSIZE_MASK 160,5907
#define STM32_DMA_CR_MSIZE_BYTE 161,5958
#define STM32_DMA_CR_MSIZE_HWORD 162,5998
#define STM32_DMA_CR_MSIZE_WORD 163,6051
#define STM32_DMA_CR_SIZE_MASK 164,6104
#define STM32_DMA_CR_PL_MASK 166,6246
#define STM32_DMA_CR_PL(167,6294
#define STM32_DMA_CR_CHSEL_MASK 175,6469
#define STM32_DMA_CR_CHSEL(176,6519
#define STM32_DMA_CR_CHSEL_MASK 178,6576
#define STM32_DMA_CR_CHSEL(179,6616
#define STM32_DMA_CR_DMEIE 187,6756
#define STM32_DMA_ISR_FEIF 194,6920
#define STM32_DMA_ISR_DMEIF 195,6960
#define STM32_DMA_ISR_TEIF 196,7000
#define STM32_DMA_ISR_HTIF 197,7051
#define STM32_DMA_ISR_TCIF 198,7102
  DMA_TypeDef           *dma dma229,8304
  DMA_Channel_TypeDef   *channel;channel230,8384
  uint32_t              cmask;231,8464
  volatile uint32_t     *cselr;cselr233,8621
  uint8_t               shift;234,8701
  uint8_t               selfindex;236,8858
  uint8_t               vector;237,8938
} stm32_dma_stream_t;238,9018
typedef void (*stm32_dmaisr_t)stm32_dmaisr_t247,9286
  stm32_dmaisr_t        dma_func;253,9412
  void                  *dma_param;dma_param254,9492
} dma_isr_redir_t;255,9572
#define dmaStreamSetPeripheral(276,10348
#define dmaStreamSetMemory0(291,10968
#define dmaStreamSetTransactionSize(306,11586
#define dmaStreamGetTransactionSize(321,12206
#define dmaStreamSetMode(335,12786
#define dmaStreamSetMode(343,13270
#define dmaStreamEnable(358,13802
#define dmaStreamDisable(376,14537
#define dmaStreamClearInterrupt(392,15236
#define dmaStartMemCopy(415,16352
#define dmaWaitCompletion(431,17196
#define dmaServeInterrupt(442,17629

../ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/ext_lld.c,291
#define EMR 35,1153
#define IMR 36,1175
#define PR 37,1197
#define RTSR 38,1218
#define FTSR 39,1241
EXTDriver EXTD1;49,1567
void ext_lld_init(72,2643
void ext_lld_start(85,2882
void ext_lld_stop(106,3412
void ext_lld_channel_enable(128,3907
void ext_lld_channel_disable(212,6290

../ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/ext_lld.h,811
#define _EXT_LLD_H_26,799
#define EXT_MAX_CHANNELS 39,1195
#define EXT_MODE_GPIO_MASK 45,1310
#define EXT_MODE_GPIO_OFF 46,1390
#define EXT_MODE_GPIOA 47,1470
#define EXT_MODE_GPIOB 48,1550
#define EXT_MODE_GPIOC 49,1630
#define EXT_MODE_GPIOD 50,1710
#define EXT_MODE_GPIOE 51,1790
#define EXT_MODE_GPIOF 52,1870
#define EXT_MODE_GPIOG 53,1950
#define EXT_MODE_GPIOH 54,2030
#define EXT_MODE_GPIOI 55,2110
typedef uint32_t expchannel_t;73,2985
typedef void (*extcallback_t)extcallback_t81,3201
  uint32_t              mode;90,3389
  extcallback_t         cb;97,3656
} EXTChannelConfig;98,3685
  EXTChannelConfig      channels[channels108,3886
} EXTConfig;110,3976
struct EXTDriver 115,4053
  extstate_t                state;119,4114
  const EXTConfig           *config;config123,4205

../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/pal_lld.h,4281
#define _PAL_LLD_H_26,789
#undef PAL_MODE_RESET34,1100
#undef PAL_MODE_UNCONNECTED35,1123
#undef PAL_MODE_INPUT36,1152
#undef PAL_MODE_INPUT_PULLUP37,1175
#undef PAL_MODE_INPUT_PULLDOWN38,1205
#undef PAL_MODE_INPUT_ANALOG39,1237
#undef PAL_MODE_OUTPUT_PUSHPULL40,1267
#undef PAL_MODE_OUTPUT_OPENDRAIN41,1300
#define PAL_STM32_MODE_MASK 47,1396
#define PAL_STM32_MODE_INPUT 48,1448
#define PAL_STM32_MODE_OUTPUT 49,1500
#define PAL_STM32_MODE_ALTERNATE 50,1552
#define PAL_STM32_MODE_ANALOG 51,1604
#define PAL_STM32_OTYPE_MASK 53,1658
#define PAL_STM32_OTYPE_PUSHPULL 54,1710
#define PAL_STM32_OTYPE_OPENDRAIN 55,1762
#define PAL_STM32_OSPEED_MASK 57,1816
#define PAL_STM32_OSPEED_LOWEST 58,1868
#define PAL_STM32_OSPEED_MID 60,1988
#define PAL_STM32_OSPEED_MID1 62,2047
#define PAL_STM32_OSPEED_MID2 63,2099
#define PAL_STM32_OSPEED_HIGHEST 65,2159
#define PAL_STM32_PUDR_MASK 67,2213
#define PAL_STM32_PUDR_FLOATING 68,2265
#define PAL_STM32_PUDR_PULLUP 69,2317
#define PAL_STM32_PUDR_PULLDOWN 70,2369
#define PAL_STM32_ALTERNATE_MASK 72,2423
#define PAL_STM32_ALTERNATE(73,2476
#define PAL_MODE_ALTERNATE(80,2631
#define PAL_MODE_RESET 91,2901
#define PAL_MODE_UNCONNECTED 96,3036
#define PAL_MODE_INPUT 101,3150
#define PAL_MODE_INPUT_PULLUP 106,3275
#define PAL_MODE_INPUT_PULLDOWN 112,3484
#define PAL_MODE_INPUT_ANALOG 118,3674
#define PAL_MODE_OUTPUT_PUSHPULL 123,3784
#define PAL_MODE_OUTPUT_OPENDRAIN 129,3979
#undef GPIOA137,4406
#undef GPIOB138,4420
#undef GPIOC139,4434
#undef GPIOD140,4448
#undef GPIOE141,4462
#undef GPIOF142,4476
#undef GPIOG143,4490
#undef GPIOH144,4504
#undef GPIOI145,4518
#undef GPIOJ146,4532
#undef GPIOK147,4546
#define GPIOA 153,4615
#define GPIOB 154,4685
#define GPIOC 155,4755
#define GPIOD 156,4825
#define GPIOE 157,4895
#define GPIOF 158,4965
#define GPIOG 159,5035
#define GPIOH 160,5105
#define GPIOI 161,5175
#define GPIOJ 162,5245
#define GPIOK 163,5315
#define PAL_IOPORTS_WIDTH 177,5753
#define PAL_WHOLE_PORT 183,5891
#define PAL_LINE(197,6319
#define PAL_PORT(203,6527
#define PAL_PAD(209,6736
#define PAL_NOLINE 215,6923
  volatile uint32_t     MODER;223,7051
  volatile uint32_t     OTYPER;224,7083
  volatile uint32_t     OSPEEDR;225,7116
  volatile uint32_t     PUPDR;226,7150
  volatile uint32_t     IDR;227,7182
  volatile uint32_t     ODR;228,7212
    uint32_t            W;230,7262
      uint16_t          set;232,7304
      uint16_t          clear;233,7334
    } H;234,7366
  } BSRR;235,7376
  volatile uint32_t     LCKR;236,7387
  volatile uint32_t     AFRL;237,7418
  volatile uint32_t     AFRH;238,7449
  volatile uint32_t     BRR;239,7480
} stm32_gpio_t;240,7510
  uint32_t              moder;247,7635
  uint32_t              otyper;249,7711
  uint32_t              ospeedr;251,7789
  uint32_t              pupdr;253,7866
  uint32_t              odr;255,7939
  uint32_t              afrl;257,8011
  uint32_t              afrh;259,8084
} stm32_gpio_setup_t;260,8115
  stm32_gpio_setup_t    PAData;272,8582
  stm32_gpio_setup_t    PBData;276,8703
  stm32_gpio_setup_t    PCData;280,8824
  stm32_gpio_setup_t    PDData;284,8945
  stm32_gpio_setup_t    PEData;288,9066
  stm32_gpio_setup_t    PFData;292,9187
  stm32_gpio_setup_t    PGData;296,9308
  stm32_gpio_setup_t    PHData;300,9429
  stm32_gpio_setup_t    PIData;304,9550
  stm32_gpio_setup_t    PJData;308,9671
  stm32_gpio_setup_t    PKData;312,9792
} PALConfig;314,9833
typedef uint32_t ioportmask_t;319,9921
typedef uint32_t iomode_t;324,10005
typedef uint32_t ioline_t;329,10079
typedef stm32_gpio_t * ioportid_t;337,10340
#define IOPORT1 349,10877
#define IOPORT2 356,11010
#define IOPORT3 363,11143
#define IOPORT4 370,11276
#define IOPORT5 377,11409
#define IOPORT6 384,11542
#define IOPORT7 391,11675
#define IOPORT8 398,11808
#define IOPORT9 405,11941
#define IOPORT10 412,12074
#define IOPORT11 419,12207
#define pal_lld_init(432,12650
#define pal_lld_readport(446,13077
#define pal_lld_readlatch(460,13516
#define pal_lld_writeport(472,13866
#define pal_lld_setport(484,14239
#define pal_lld_clearport(496,14632
#define pal_lld_writegroup(511,15166
#define pal_lld_setgroupmode(527,15732
#define pal_lld_writepad(540,16152

../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/pal_lld.c,277
#define AHB_EN_MASK 34,1120
#define AHB_LPEN_MASK 35,1164
#define AHB_EN_MASK 38,1273
#define AHB_LPEN_MASK 39,1317
#define AHB1_EN_MASK 42,1416
#define AHB1_LPEN_MASK 43,1460
static void initgpio(61,2316
void _pal_lld_init(88,3316
void _pal_lld_setgroupmode(159,5061

../ChibiOS/os/hal/ports/STM32/LLD/I2Cv2/i2c_lld.h,2090
#define _I2C_LLD_H_30,905
#define STM32_TIMINGR_PRESC_MASK 42,1275
#define STM32_TIMINGR_PRESC(43,1328
#define STM32_TIMINGR_SCLDEL_MASK 44,1381
#define STM32_TIMINGR_SCLDEL(45,1434
#define STM32_TIMINGR_SDADEL_MASK 46,1487
#define STM32_TIMINGR_SDADEL(47,1540
#define STM32_TIMINGR_SCLH_MASK 48,1593
#define STM32_TIMINGR_SCLH(49,1646
#define STM32_TIMINGR_SCLL_MASK 50,1698
#define STM32_TIMINGR_SCLL(51,1751
#define STM32_I2C_USE_I2C1 68,2324
#define STM32_I2C_USE_I2C2 77,2596
#define STM32_I2C_USE_I2C3 86,2868
#define STM32_I2C_USE_I2C4 95,3140
#define STM32_I2C_BUSY_TIMEOUT 102,3333
#define STM32_I2C_I2C1_IRQ_PRIORITY 109,3520
#define STM32_I2C_I2C2_IRQ_PRIORITY 116,3707
#define STM32_I2C_I2C3_IRQ_PRIORITY 123,3894
#define STM32_I2C_I2C4_IRQ_PRIORITY 130,4081
#define STM32_I2C_USE_DMA 137,4235
#define STM32_I2C_I2C1_DMA_PRIORITY 147,4618
#define STM32_I2C_I2C2_DMA_PRIORITY 157,4998
#define STM32_I2C_I2C3_DMA_PRIORITY 167,5378
#define STM32_I2C_I2C4_DMA_PRIORITY 177,5758
#define STM32_I2C_DMA_ERROR_HOOK(186,6061
#define STM32_DMA_REQUIRED332,11923
typedef uint16_t i2caddr_t;343,12303
typedef uint32_t i2cflags_t;348,12393
  uint32_t        timingr;359,12706
  uint32_t        cr1;364,12857
  uint32_t        cr2;369,13007
} I2CConfig;370,13031
typedef struct I2CDriver I2CDriver;375,13118
struct I2CDriver 380,13218
  i2cstate_t                state;384,13281
  const I2CConfig           *config;config388,13374
  i2cflags_t                errors;392,13454
  mutex_t                   mutex;394,13545
  thread_reference_t        thread;403,13790
  uint32_t                  rxdmamode;408,13933
  uint32_t                  txdmamode;412,14022
  const stm32_dma_stream_t  *dmarx;dmarx416,14114
  const stm32_dma_stream_t  *dmatx;dmatx420,14204
  const uint8_t             *txptr;txptr425,14352
  size_t                    txbytes;429,14449
  uint8_t                   *rxptr;rxptr433,14558
  size_t                    rxbytes;437,14655
  I2C_TypeDef               *i2c;i2c442,14802
#define i2c_lld_get_errors(456,15219

../ChibiOS/os/hal/ports/STM32/LLD/I2Cv2/i2c_lld.c,1446
#define DMAMODE_COMMON 34,1116
#define I2C1_RX_DMA_CHANNEL 39,1404
#define I2C1_TX_DMA_CHANNEL 43,1611
#define I2C2_RX_DMA_CHANNEL 47,1818
#define I2C2_TX_DMA_CHANNEL 51,2025
#define I2C3_RX_DMA_CHANNEL 55,2232
#define I2C3_TX_DMA_CHANNEL 59,2439
#define I2C4_RX_DMA_CHANNEL 63,2646
#define I2C4_TX_DMA_CHANNEL 67,2853
#define i2c_lld_get_rxbytes(73,3131
#define i2c_lld_get_txbytes(74,3209
#define i2c_lld_get_rxbytes(76,3294
#define i2c_lld_get_txbytes(77,3345
#define I2C_ERROR_MASK 84,3651
#define I2C_INT_MASK 88,3860
I2CDriver I2CD1;98,4411
I2CDriver I2CD2;103,4525
I2CDriver I2CD3;108,4639
I2CDriver I2CD4;113,4753
static void i2c_lld_set_address(133,5492
static void i2c_lld_setup_rx_transfer(150,5918
static void i2c_lld_setup_tx_transfer(178,6605
static void i2c_lld_abort_operation(206,7279
static void i2c_lld_serve_interrupt(234,7963
static void i2c_lld_serve_error_interrupt(361,11293
OSAL_IRQ_HANDLER(400,12478
OSAL_IRQ_HANDLER(417,12903
OSAL_IRQ_HANDLER(430,13152
OSAL_IRQ_HANDLER(455,13686
OSAL_IRQ_HANDLER(472,14111
OSAL_IRQ_HANDLER(485,14360
OSAL_IRQ_HANDLER(510,14894
OSAL_IRQ_HANDLER(527,15319
OSAL_IRQ_HANDLER(540,15568
OSAL_IRQ_HANDLER(565,16102
OSAL_IRQ_HANDLER(582,16527
OSAL_IRQ_HANDLER(595,16776
void i2c_lld_init(622,17450
void i2c_lld_start(672,18846
void i2c_lld_stop(867,25878
msg_t i2c_lld_master_receive_timeout(964,29112
msg_t i2c_lld_master_transmit_timeout(1068,32549

../ChibiOS/os/hal/ports/STM32/LLD/RTCv2/rtc_lld.h,1049
#define _RTC_LLD_H_30,919
#define RTC_SUPPORTS_CALLBACKS 44,1337
#define RTC_ALARMS 49,1452
#define RTC_HAS_STORAGE 54,1575
#define RTC_PRER(60,1685
#define RTC_ALRM_MSK4 66,1806
#define RTC_ALRM_WDSEL 67,1854
#define RTC_ALRM_DT(68,1902
#define RTC_ALRM_DU(69,1951
#define RTC_ALRM_MSK3 70,2000
#define RTC_ALRM_HT(71,2048
#define RTC_ALRM_HU(72,2097
#define RTC_ALRM_MSK2 73,2146
#define RTC_ALRM_MNT(74,2194
#define RTC_ALRM_MNU(75,2243
#define RTC_ALRM_MSK1 76,2291
#define RTC_ALRM_ST(77,2338
#define RTC_ALRM_SU(78,2386
#define STM32_RTC_PRESA_VALUE 94,2922
#define STM32_RTC_PRESS_VALUE 102,3158
#define STM32_RTC_PRER_BITS 127,3984
#define _rtc_driver_methods 137,4439
typedef uint32_t rtcalarm_t;143,4596
  uint32_t                  alrmr;152,4809
} RTCAlarm;153,4845
  uint32_t                  wutr;164,5132
} RTCWakeup;165,5167
struct RTCDriverVMT 174,5323
  _rtc_driver_methods175,5346
struct RTCDriver 182,5444
  const struct RTCDriverVMT *vmt;vmt187,5559
  RTC_TypeDef               *rtc;rtc193,5704

../ChibiOS/os/hal/ports/STM32/LLD/RTCv2/rtc_lld.c,1307
#define RTC_TR_PM_OFFSET 37,1199
#define RTC_TR_HT_OFFSET 38,1247
#define RTC_TR_HU_OFFSET 39,1295
#define RTC_TR_MNT_OFFSET 40,1343
#define RTC_TR_MNU_OFFSET 41,1391
#define RTC_TR_ST_OFFSET 42,1438
#define RTC_TR_SU_OFFSET 43,1485
#define RTC_DR_YT_OFFSET 45,1534
#define RTC_DR_YU_OFFSET 46,1582
#define RTC_DR_WDU_OFFSET 47,1630
#define RTC_DR_MT_OFFSET 48,1678
#define RTC_DR_MU_OFFSET 49,1726
#define RTC_DR_DT_OFFSET 50,1773
#define RTC_DR_DU_OFFSET 51,1820
RTCDriver RTCD1;60,2158
static void rtc_enter_init(75,2745
static inline void rtc_exit_init(87,2957
static void rtc_decode_time(100,3244
static void rtc_decode_date(120,3870
static uint32_t rtc_encode_time(139,4561
static uint32_t rtc_encode_date(173,5363
static size_t _write(202,6151
static size_t _read(211,6286
static msg_t _put(220,6414
static msg_t _get(228,6521
static msg_t _close(235,6605
static msg_t _geterror(243,6723
static msg_t _getsize(250,6813
static msg_t _getposition(257,6895
static msg_t _lseek(264,6981
struct RTCDriverVMT _rtc_lld_vmt 275,7168
void rtc_lld_init(294,7882
void rtc_lld_set_time(334,8917
void rtc_lld_get_time(363,9620
void rtc_lld_set_alarm(418,11406
void rtc_lld_get_alarm(471,12808
void rtcSTM32SetPeriodicWakeup(495,13508
void rtcSTM32GetPeriodicWakeup(531,14525

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/spi_lld.c,1089
#define SPI1_RX_DMA_CHANNEL 33,1085
#define SPI1_TX_DMA_CHANNEL 37,1292
#define SPI2_RX_DMA_CHANNEL 41,1499
#define SPI2_TX_DMA_CHANNEL 45,1706
#define SPI3_RX_DMA_CHANNEL 49,1913
#define SPI3_TX_DMA_CHANNEL 53,2120
#define SPI4_RX_DMA_CHANNEL 57,2327
#define SPI4_TX_DMA_CHANNEL 61,2534
#define SPI5_RX_DMA_CHANNEL 65,2741
#define SPI5_TX_DMA_CHANNEL 69,2948
#define SPI6_RX_DMA_CHANNEL 73,3155
#define SPI6_TX_DMA_CHANNEL 77,3362
SPIDriver SPID1;87,3900
SPIDriver SPID2;92,4014
SPIDriver SPID3;97,4128
SPIDriver SPID4;102,4242
SPIDriver SPID5;107,4356
SPIDriver SPID6;112,4470
static const uint16_t dummytx 119,4743
static uint16_t dummyrx;120,4785
static void spi_lld_serve_rx_interrupt(132,5244
static void spi_lld_serve_tx_interrupt(158,5933
void spi_lld_init(185,6820
void spi_lld_start(303,11680
void spi_lld_stop(444,17227
void spi_lld_select(489,18201
void spi_lld_unselect(502,18508
void spi_lld_ignore(518,19027
void spi_lld_exchange(547,20087
void spi_lld_send(575,21135
void spi_lld_receive(602,22130
uint16_t spi_lld_polled_exchange(628,23216

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/i2s_lld.c,1010
#define I2S1_RX_DMA_CHANNEL 33,1073
#define I2S1_TX_DMA_CHANNEL 37,1280
#define I2S2_RX_DMA_CHANNEL 41,1487
#define I2S2_TX_DMA_CHANNEL 45,1694
#define I2S3_RX_DMA_CHANNEL 49,1901
#define I2S3_TX_DMA_CHANNEL 53,2108
#define STM32_I2S1_CFGR_CFG 62,2452
#define STM32_I2S1_CFGR_CFG 65,2554
#define STM32_I2S1_CFGR_CFG 69,2730
#define STM32_I2S1_CFGR_CFG 72,2851
#define STM32_I2S2_CFGR_CFG 82,3201
#define STM32_I2S2_CFGR_CFG 85,3303
#define STM32_I2S2_CFGR_CFG 89,3479
#define STM32_I2S2_CFGR_CFG 92,3600
#define STM32_I2S3_CFGR_CFG 102,3950
#define STM32_I2S3_CFGR_CFG 105,4052
#define STM32_I2S3_CFGR_CFG 109,4228
#define STM32_I2S3_CFGR_CFG 112,4349
I2SDriver I2SD1;123,4893
I2SDriver I2SD2;128,5007
I2SDriver I2SD3;133,5121
static void i2s_lld_serve_rx_interrupt(153,6054
static void i2s_lld_serve_tx_interrupt(186,7098
void i2s_lld_init(223,8293
void i2s_lld_start(353,13054
void i2s_lld_stop(473,16968
void i2s_lld_start_exchange(509,17692
void i2s_lld_stop_exchange(555,19135

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/i2s_lld.h,1746
#define _I2S_LLD_H_26,786
#define STM32_I2S_MODE_SLAVE 38,1144
#define STM32_I2S_MODE_MASTER 39,1191
#define STM32_I2S_MODE_RX 40,1238
#define STM32_I2S_MODE_TX 41,1285
#define STM32_I2S_MODE_RXTX 42,1332
#define STM32_I2S_IS_MASTER(50,1531
#define STM32_I2S_RX_ENABLED(51,1609
#define STM32_I2S_TX_ENABLED(52,1683
#define STM32_I2S_USE_SPI1 69,2277
#define STM32_I2S_USE_SPI2 78,2548
#define STM32_I2S_USE_SPI3 87,2819
#define STM32_I2S_SPI1_MODE 94,2973
#define STM32_I2S_SPI2_MODE 102,3220
#define STM32_I2S_SPI3_MODE 110,3467
#define STM32_I2S_SPI1_IRQ_PRIORITY 118,3750
#define STM32_I2S_SPI2_IRQ_PRIORITY 125,3937
#define STM32_I2S_SPI3_IRQ_PRIORITY 132,4124
#define STM32_I2S_SPI1_DMA_PRIORITY 139,4314
#define STM32_I2S_SPI2_DMA_PRIORITY 146,4503
#define STM32_I2S_SPI3_DMA_PRIORITY 153,4692
#define STM32_I2S_DMA_ERROR_HOOK(160,4856
#define STM32_DMA_REQUIRED293,10032
typedef struct I2SDriver I2SDriver;303,10386
typedef void (*i2scallback_t)i2scallback_t312,10670
  const void                *tx_buffer;tx_buffer323,10984
  void                      *rx_buffer;rx_buffer328,11131
  size_t                    size;332,11246
  i2scallback_t             end_cb;336,11353
  int16_t                   i2scfgr;348,11789
  int16_t                   i2spr;354,12002
} I2SConfig;355,12038
struct I2SDriver 360,12115
  i2sstate_t                state;364,12178
  const I2SConfig           *config;config368,12271
  SPI_TypeDef               *spi;spi373,12412
  uint16_t                  cfg;377,12517
  const stm32_dma_stream_t  *dmarx;dmarx381,12611
  const stm32_dma_stream_t  *dmatx;dmatx385,12709
  uint32_t                  rxdmamode;389,12797
  uint32_t                  txdmamode;393,12888

../ChibiOS/os/hal/ports/STM32/LLD/SPIv2/spi_lld.h,1734
#define _SPI_LLD_H_26,798
#define STM32_SPI_USE_SPI1 48,1617
#define STM32_SPI_USE_SPI2 57,1889
#define STM32_SPI_USE_SPI3 66,2161
#define STM32_SPI_USE_SPI4 75,2433
#define STM32_SPI_USE_SPI5 84,2705
#define STM32_SPI_USE_SPI6 93,2977
#define STM32_SPI_SPI1_IRQ_PRIORITY 100,3167
#define STM32_SPI_SPI2_IRQ_PRIORITY 107,3354
#define STM32_SPI_SPI3_IRQ_PRIORITY 114,3541
#define STM32_SPI_SPI4_IRQ_PRIORITY 121,3728
#define STM32_SPI_SPI5_IRQ_PRIORITY 128,3915
#define STM32_SPI_SPI6_IRQ_PRIORITY 135,4102
#define STM32_SPI_SPI1_DMA_PRIORITY 145,4483
#define STM32_SPI_SPI2_DMA_PRIORITY 155,4863
#define STM32_SPI_SPI3_DMA_PRIORITY 165,5243
#define STM32_SPI_SPI4_DMA_PRIORITY 175,5623
#define STM32_SPI_SPI5_DMA_PRIORITY 185,6003
#define STM32_SPI_SPI6_DMA_PRIORITY 195,6383
#define STM32_SPI_DMA_ERROR_HOOK(202,6547
#define STM32_DMA_REQUIRED396,14283
typedef struct SPIDriver SPIDriver;406,14637
typedef void (*spicallback_t)spicallback_t414,14844
  spicallback_t             end_cb;423,15035
  ioportid_t                ssport;428,15163
  uint16_t                  sspad;432,15260
  uint16_t                  cr1;436,15361
  uint16_t                  cr2;440,15460
} SPIConfig;441,15494
struct SPIDriver 446,15571
  spistate_t                state;450,15632
  const SPIConfig           *config;config454,15723
  thread_reference_t        thread;459,15848
  mutex_t                   mutex;465,16028
  SPI_TypeDef               *spi;spi474,16273
  const stm32_dma_stream_t  *dmarx;dmarx478,16357
  const stm32_dma_stream_t  *dmatx;dmatx482,16444
  uint32_t                  rxdmamode;486,16532
  uint32_t                  txdmamode;490,16623
  size_t                    fsize;494,16713

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/st_lld.h,579
#define _ST_LLD_H_28,910
#define STM32_ST_IRQ_PRIORITY 50,1663
#define STM32_ST_USE_TIMER 60,2014
#define STM32_ST_TIM 72,2412
#define STM32_ST_TIM 78,2563
#define STM32_ST_TIM 84,2714
#define STM32_ST_TIM 90,2865
#define STM32_ST_TIM 96,3019
#define STM32_ST_TIM 102,3174
static inline systime_t st_lld_get_counter(139,4517
static inline void st_lld_start_alarm(153,4833
static inline void st_lld_stop_alarm(165,5082
static inline void st_lld_set_alarm(177,5289
static inline systime_t st_lld_get_alarm(189,5523
static inline bool st_lld_is_alarm_active(203,5845

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/gpt_lld.h,2088
#define _GPT_LLD_H_26,792
#define STM32_GPT_USE_TIM1 50,1638
#define STM32_GPT_USE_TIM2 59,1911
#define STM32_GPT_USE_TIM3 68,2184
#define STM32_GPT_USE_TIM4 77,2457
#define STM32_GPT_USE_TIM5 86,2730
#define STM32_GPT_USE_TIM6 95,3003
#define STM32_GPT_USE_TIM7 104,3276
#define STM32_GPT_USE_TIM8 113,3549
#define STM32_GPT_USE_TIM9 122,3822
#define STM32_GPT_USE_TIM11 131,4098
#define STM32_GPT_USE_TIM12 140,4374
#define STM32_GPT_USE_TIM14 149,4650
#define STM32_GPT_TIM1_IRQ_PRIORITY 156,4841
#define STM32_GPT_TIM2_IRQ_PRIORITY 163,5028
#define STM32_GPT_TIM3_IRQ_PRIORITY 170,5215
#define STM32_GPT_TIM4_IRQ_PRIORITY 177,5402
#define STM32_GPT_TIM5_IRQ_PRIORITY 184,5589
#define STM32_GPT_TIM6_IRQ_PRIORITY 191,5776
#define STM32_GPT_TIM7_IRQ_PRIORITY 198,5963
#define STM32_GPT_TIM8_IRQ_PRIORITY 205,6150
#define STM32_GPT_TIM9_IRQ_PRIORITY 212,6337
#define STM32_GPT_TIM11_IRQ_PRIORITY 219,6526
#define STM32_GPT_TIM12_IRQ_PRIORITY 226,6715
#define STM32_GPT_TIM14_IRQ_PRIORITY 233,6904
#define STM32_TIM1_IS_USED303,9045
#define STM32_TIM2_IS_USED311,9215
#define STM32_TIM3_IS_USED319,9385
#define STM32_TIM4_IS_USED327,9555
#define STM32_TIM5_IS_USED335,9725
#define STM32_TIM6_IS_USED343,9895
#define STM32_TIM7_IS_USED351,10065
#define STM32_TIM8_IS_USED359,10235
#define STM32_TIM9_IS_USED367,10405
#define STM32_TIM11_IS_USED375,10579
#define STM32_TIM12_IS_USED383,10754
#define STM32_TIM14_IS_USED391,10929
typedef uint32_t gptfreq_t;463,13685
typedef uint32_t gptcnt_t;468,13757
  gptfreq_t                 frequency;480,14077
  gptcallback_t             callback;487,14350
  uint32_t                  cr2;493,14562
  uint32_t                  dier;499,14804
} GPTConfig;500,14839
struct GPTDriver 505,14915
  gptstate_t                state;509,14976
  const GPTConfig           *config;config513,15067
  uint32_t                  clock;521,15256
  stm32_tim_t               *tim;tim525,15356
#define gpt_lld_change_interval(544,16097
#define gpt_lld_get_interval(556,16481
#define gpt_lld_get_counter(569,16954

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/st_lld.c,1532
#define ST_ARR_INIT 36,1179
#define ST_ARR_INIT 38,1242
#define STM32_TIM2_IS_USED49,1538
#define ST_HANDLER 52,1576
#define ST_NUMBER 53,1640
#define ST_CLOCK_SRC 54,1703
#define ST_ENABLE_CLOCK(55,1762
#define ST_ENABLE_STOP(57,1852
#define ST_ENABLE_STOP(59,1961
#define ST_ENABLE_STOP(61,2063
#define STM32_TIM3_IS_USED72,2397
#define ST_HANDLER 75,2435
#define ST_NUMBER 76,2499
#define ST_CLOCK_SRC 77,2562
#define ST_ENABLE_CLOCK(78,2621
#define ST_ENABLE_STOP(80,2711
#define ST_ENABLE_STOP(82,2820
#define ST_ENABLE_STOP(84,2922
#define STM32_TIM4_IS_USED95,3256
#define ST_HANDLER 98,3294
#define ST_NUMBER 99,3358
#define ST_CLOCK_SRC 100,3421
#define ST_ENABLE_CLOCK(101,3480
#define ST_ENABLE_STOP(103,3570
#define ST_ENABLE_STOP(105,3679
#define ST_ENABLE_STOP(107,3781
#define STM32_TIM5_IS_USED118,4115
#define ST_HANDLER 121,4153
#define ST_NUMBER 122,4217
#define ST_CLOCK_SRC 123,4280
#define ST_ENABLE_CLOCK(124,4339
#define ST_ENABLE_STOP(126,4429
#define ST_ENABLE_STOP(128,4538
#define ST_ENABLE_STOP(130,4640
#define STM32_TIM21_IS_USED141,4979
#define ST_HANDLER 144,5018
#define ST_NUMBER 145,5083
#define ST_CLOCK_SRC 146,5147
#define ST_ENABLE_CLOCK(147,5206
#define ST_ENABLE_STOP(148,5273
#define STM32_TIM22_IS_USED158,5605
#define ST_HANDLER 161,5644
#define ST_NUMBER 162,5709
#define ST_CLOCK_SRC 163,5773
#define ST_ENABLE_CLOCK(164,5832
#define ST_ENABLE_STOP(165,5899
OSAL_IRQ_HANDLER(220,8216
OSAL_IRQ_HANDLER(239,8648
void st_lld_init(267,9462

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h,8490
#define _STM32_TIM_H_27,859
#define STM32_TIM_CR1_CEN 37,1176
#define STM32_TIM_CR1_UDIS 38,1231
#define STM32_TIM_CR1_URS 39,1286
#define STM32_TIM_CR1_OPM 40,1341
#define STM32_TIM_CR1_DIR 41,1396
#define STM32_TIM_CR1_CMS_MASK 43,1453
#define STM32_TIM_CR1_CMS(44,1508
#define STM32_TIM_CR1_ARPE 46,1566
#define STM32_TIM_CR1_CKD_MASK 48,1623
#define STM32_TIM_CR1_CKD(49,1678
#define STM32_TIM_CR1_UIFREMAP 51,1736
#define STM32_TIM_CR2_CCPC 58,1852
#define STM32_TIM_CR2_CCUS 59,1907
#define STM32_TIM_CR2_CCDS 60,1962
#define STM32_TIM_CR2_MMS_MASK 62,2019
#define STM32_TIM_CR2_MMS(63,2074
#define STM32_TIM_CR2_TI1S 65,2132
#define STM32_TIM_CR2_OIS1 66,2187
#define STM32_TIM_CR2_OIS1N 67,2242
#define STM32_TIM_CR2_OIS2 68,2297
#define STM32_TIM_CR2_OIS2N 69,2353
#define STM32_TIM_CR2_OIS3 70,2409
#define STM32_TIM_CR2_OIS3N 71,2465
#define STM32_TIM_CR2_OIS4 72,2521
#define STM32_TIM_CR2_OIS5 73,2577
#define STM32_TIM_CR2_OIS6 74,2633
#define STM32_TIM_CR2_MMS2_MASK 76,2691
#define STM32_TIM_CR2_MMS2(77,2748
#define STM32_TIM_SMCR_SMS_MASK 84,2866
#define STM32_TIM_SMCR_SMS(85,2936
#define STM32_TIM_SMCR_OCCS 88,3083
#define STM32_TIM_SMCR_TS_MASK 90,3140
#define STM32_TIM_SMCR_TS(91,3195
#define STM32_TIM_SMCR_MSM 93,3253
#define STM32_TIM_SMCR_ETF_MASK 95,3310
#define STM32_TIM_SMCR_ETF(96,3366
#define STM32_TIM_SMCR_ETPS_MASK 98,3424
#define STM32_TIM_SMCR_ETPS(99,3480
#define STM32_TIM_SMCR_ECE 101,3539
#define STM32_TIM_SMCR_ETP 102,3595
#define STM32_TIM_DIER_UIE 109,3712
#define STM32_TIM_DIER_CC1IE 110,3767
#define STM32_TIM_DIER_CC2IE 111,3822
#define STM32_TIM_DIER_CC3IE 112,3877
#define STM32_TIM_DIER_CC4IE 113,3932
#define STM32_TIM_DIER_COMIE 114,3987
#define STM32_TIM_DIER_TIE 115,4042
#define STM32_TIM_DIER_BIE 116,4097
#define STM32_TIM_DIER_UDE 117,4152
#define STM32_TIM_DIER_CC1DE 118,4207
#define STM32_TIM_DIER_CC2DE 119,4262
#define STM32_TIM_DIER_CC3DE 120,4318
#define STM32_TIM_DIER_CC4DE 121,4374
#define STM32_TIM_DIER_COMDE 122,4430
#define STM32_TIM_DIER_TDE 123,4486
#define STM32_TIM_DIER_IRQ_MASK 125,4544
#define STM32_TIM_SR_UIF 140,5224
#define STM32_TIM_SR_CC1IF 141,5279
#define STM32_TIM_SR_CC2IF 142,5334
#define STM32_TIM_SR_CC3IF 143,5389
#define STM32_TIM_SR_CC4IF 144,5444
#define STM32_TIM_SR_COMIF 145,5499
#define STM32_TIM_SR_TIF 146,5554
#define STM32_TIM_SR_BIF 147,5609
#define STM32_TIM_SR_B2IF 148,5664
#define STM32_TIM_SR_CC1OF 149,5719
#define STM32_TIM_SR_CC2OF 150,5774
#define STM32_TIM_SR_CC3OF 151,5830
#define STM32_TIM_SR_CC4OF 152,5886
#define STM32_TIM_SR_CC5IF 153,5942
#define STM32_TIM_SR_CC6IF 154,5998
#define STM32_TIM_EGR_UG 161,6114
#define STM32_TIM_EGR_CC1G 162,6169
#define STM32_TIM_EGR_CC2G 163,6224
#define STM32_TIM_EGR_CC3G 164,6279
#define STM32_TIM_EGR_CC4G 165,6334
#define STM32_TIM_EGR_COMG 166,6389
#define STM32_TIM_EGR_TG 167,6444
#define STM32_TIM_EGR_BG 168,6499
#define STM32_TIM_EGR_B2G 169,6554
#define STM32_TIM_CCMR1_CC1S_MASK 176,6680
#define STM32_TIM_CCMR1_CC1S(177,6735
#define STM32_TIM_CCMR1_OC1FE 179,6793
#define STM32_TIM_CCMR1_OC1PE 180,6848
#define STM32_TIM_CCMR1_OC1M_MASK 182,6905
#define STM32_TIM_CCMR1_OC1M(183,6975
#define STM32_TIM_CCMR1_OC1CE 186,7122
#define STM32_TIM_CCMR1_CC2S_MASK 188,7179
#define STM32_TIM_CCMR1_CC2S(189,7234
#define STM32_TIM_CCMR1_OC2FE 191,7292
#define STM32_TIM_CCMR1_OC2PE 192,7348
#define STM32_TIM_CCMR1_OC2M_MASK 194,7406
#define STM32_TIM_CCMR1_OC2M(195,7477
#define STM32_TIM_CCMR1_OC2CE 198,7624
#define STM32_TIM_CCMR1_IC1PSC_MASK 205,7746
#define STM32_TIM_CCMR1_IC1PSC(206,7801
#define STM32_TIM_CCMR1_IC1F_MASK 208,7859
#define STM32_TIM_CCMR1_IC1F(209,7915
#define STM32_TIM_CCMR1_IC2PSC_MASK 211,7973
#define STM32_TIM_CCMR1_IC2PSC(212,8029
#define STM32_TIM_CCMR1_IC2F_MASK 214,8088
#define STM32_TIM_CCMR1_IC2F(215,8145
#define STM32_TIM_CCMR2_CC3S_MASK 222,8273
#define STM32_TIM_CCMR2_CC3S(223,8328
#define STM32_TIM_CCMR2_OC3FE 225,8386
#define STM32_TIM_CCMR2_OC3PE 226,8441
#define STM32_TIM_CCMR2_OC3M_MASK 228,8498
#define STM32_TIM_CCMR2_OC3M(229,8568
#define STM32_TIM_CCMR2_OC3CE 232,8715
#define STM32_TIM_CCMR2_CC4S_MASK 234,8772
#define STM32_TIM_CCMR2_CC4S(235,8827
#define STM32_TIM_CCMR2_OC4FE 237,8885
#define STM32_TIM_CCMR2_OC4PE 238,8941
#define STM32_TIM_CCMR2_OC4M_MASK 240,8999
#define STM32_TIM_CCMR2_OC4M(241,9070
#define STM32_TIM_CCMR2_OC4CE 244,9217
#define STM32_TIM_CCMR2_IC3PSC_MASK 251,9343
#define STM32_TIM_CCMR2_IC3PSC(252,9398
#define STM32_TIM_CCMR2_IC3F_MASK 254,9456
#define STM32_TIM_CCMR2_IC3F(255,9512
#define STM32_TIM_CCMR2_IC4PSC_MASK 257,9570
#define STM32_TIM_CCMR2_IC4PSC(258,9626
#define STM32_TIM_CCMR2_IC4F_MASK 260,9685
#define STM32_TIM_CCMR2_IC4F(261,9742
#define STM32_TIM_CCER_CC1E 268,9860
#define STM32_TIM_CCER_CC1P 269,9915
#define STM32_TIM_CCER_CC1NE 270,9970
#define STM32_TIM_CCER_CC1NP 271,10025
#define STM32_TIM_CCER_CC2E 272,10080
#define STM32_TIM_CCER_CC2P 273,10135
#define STM32_TIM_CCER_CC2NE 274,10190
#define STM32_TIM_CCER_CC2NP 275,10245
#define STM32_TIM_CCER_CC3E 276,10300
#define STM32_TIM_CCER_CC3P 277,10355
#define STM32_TIM_CCER_CC3NE 278,10410
#define STM32_TIM_CCER_CC3NP 279,10466
#define STM32_TIM_CCER_CC4E 280,10522
#define STM32_TIM_CCER_CC4P 281,10578
#define STM32_TIM_CCER_CC4NP 282,10634
#define STM32_TIM_CCER_CC5E 283,10690
#define STM32_TIM_CCER_CC5P 284,10746
#define STM32_TIM_CCER_CC6E 285,10802
#define STM32_TIM_CCER_CC6P 286,10858
#define STM32_TIM_CNT_UIFCPY 293,10974
#define STM32_TIM_BDTR_DTG_MASK 300,11091
#define STM32_TIM_BDTR_DTG(301,11148
#define STM32_TIM_BDTR_LOCK_MASK 303,11206
#define STM32_TIM_BDTR_LOCK(304,11261
#define STM32_TIM_BDTR_OSSI 306,11319
#define STM32_TIM_BDTR_OSSR 307,11375
#define STM32_TIM_BDTR_BKE 308,11431
#define STM32_TIM_BDTR_BKP 309,11487
#define STM32_TIM_BDTR_AOE 310,11543
#define STM32_TIM_BDTR_MOE 311,11599
#define STM32_TIM_BDTR_BKF_MASK 313,11657
#define STM32_TIM_BDTR_BKF(314,11714
#define STM32_TIM_BDTR_BK2F_MASK 315,11771
#define STM32_TIM_BDTR_BK2F(316,11828
#define STM32_TIM_BDTR_BK2E 318,11887
#define STM32_TIM_BDTR_BK2P 319,11943
#define STM32_TIM_DCR_DBA_MASK 326,12059
#define STM32_TIM_DCR_DBA(327,12115
#define STM32_TIM_DCR_DBL_MASK 329,12173
#define STM32_TIM_DCR_DBL(330,12229
#define STM32_TIM16_OR_TI1_RMP_MASK 337,12346
#define STM32_TIM16_OR_TI1_RMP(338,12401
#define STM32_TIM_OR_ETR_RMP_MASK 345,12516
#define STM32_TIM_OR_ETR_RMP(346,12572
#define STM32_TIM_CCMR3_OC5FE 353,12690
#define STM32_TIM_CCMR3_OC5PE 354,12745
#define STM32_TIM_CCMR3_OC5M_MASK 356,12802
#define STM32_TIM_CCMR3_OC5M(357,12872
#define STM32_TIM_CCMR3_OC5CE 360,13019
#define STM32_TIM_CCMR3_OC6FE 362,13076
#define STM32_TIM_CCMR3_OC6PE 363,13132
#define STM32_TIM_CCMR3_OC6M_MASK 365,13190
#define STM32_TIM_CCMR3_OC6M(366,13261
#define STM32_TIM_CCMR3_OC6CE 369,13408
#define STM32_TIM1 376,13528
#define STM32_TIM2 377,13580
#define STM32_TIM3 378,13632
#define STM32_TIM4 379,13684
#define STM32_TIM5 380,13736
#define STM32_TIM6 381,13788
#define STM32_TIM7 382,13840
#define STM32_TIM8 383,13892
#define STM32_TIM9 384,13944
#define STM32_TIM10 385,13996
#define STM32_TIM11 386,14049
#define STM32_TIM12 387,14102
#define STM32_TIM13 388,14155
#define STM32_TIM14 389,14208
#define STM32_TIM15 390,14261
#define STM32_TIM16 391,14314
#define STM32_TIM17 392,14367
#define STM32_TIM18 393,14420
#define STM32_TIM19 394,14473
#define STM32_TIM20 395,14526
#define STM32_TIM21 396,14579
#define STM32_TIM22 397,14632
  volatile uint32_t     CR1;418,15620
  volatile uint32_t     CR2;419,15650
  volatile uint32_t     SMCR;420,15680
  volatile uint32_t     DIER;421,15711
  volatile uint32_t     SR;422,15742
  volatile uint32_t     EGR;423,15771
  volatile uint32_t     CCMR1;424,15801
  volatile uint32_t     CCMR2;425,15833
  volatile uint32_t     CCER;426,15865
  volatile uint32_t     CNT;427,15896
  volatile uint32_t     PSC;428,15926
  volatile uint32_t     ARR;429,15956
  volatile uint32_t     RCR;430,15986
  volatile uint32_t     CCR[CCR431,16016
  volatile uint32_t     BDTR;432,16049
  volatile uint32_t     DCR;433,16080
  volatile uint32_t     DMAR;434,16110
  volatile uint32_t     OR;435,16141
  volatile uint32_t     CCMR3;436,16170
  volatile uint32_t     CCXR[CCXR437,16202
} stm32_tim_t;438,16236

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/icu_lld.h,1897
#define _ICU_LLD_H_26,792
#define STM32_ICU_USE_TIM1 50,1638
#define STM32_ICU_USE_TIM2 59,1911
#define STM32_ICU_USE_TIM3 68,2184
#define STM32_ICU_USE_TIM4 77,2457
#define STM32_ICU_USE_TIM5 86,2730
#define STM32_ICU_USE_TIM8 95,3003
#define STM32_ICU_USE_TIM9 104,3276
#define STM32_ICU_TIM1_IRQ_PRIORITY 111,3467
#define STM32_ICU_TIM2_IRQ_PRIORITY 118,3654
#define STM32_ICU_TIM3_IRQ_PRIORITY 125,3841
#define STM32_ICU_TIM4_IRQ_PRIORITY 132,4028
#define STM32_ICU_TIM5_IRQ_PRIORITY 139,4215
#define STM32_ICU_TIM8_IRQ_PRIORITY 146,4402
#define STM32_ICU_TIM9_IRQ_PRIORITY 153,4589
#define STM32_TIM1_IS_USED201,6123
#define STM32_TIM2_IS_USED209,6293
#define STM32_TIM3_IS_USED217,6463
#define STM32_TIM4_IS_USED225,6633
#define STM32_TIM5_IS_USED233,6803
#define STM32_TIM8_IS_USED241,6973
#define STM32_TIM9_IS_USED249,7143
  ICU_INPUT_ACTIVE_HIGH 297,8910
  ICU_INPUT_ACTIVE_LOW 298,8990
} icumode_t;299,9070
typedef uint32_t icufreq_t;304,9129
  ICU_CHANNEL_1 310,9217
  ICU_CHANNEL_2 311,9278
} icuchannel_t;312,9339
typedef uint32_t icucnt_t;317,9399
  icumode_t                 mode;327,9598
  icufreq_t                 frequency;333,9796
  icucallback_t             width_cb;337,9903
  icucallback_t             period_cb;341,10010
  icucallback_t             overflow_cb;345,10108
  icuchannel_t              channel;351,10303
  uint32_t                  dier;357,10549
} ICUConfig;358,10584
struct ICUDriver 363,10661
  icustate_t                state;367,10722
  const ICUConfig           *config;config371,10813
  uint32_t                  clock;379,11002
  stm32_tim_t               *tim;tim383,11102
  volatile uint32_t         *wccrp;wccrp387,11201
  volatile uint32_t         *pccrp;pccrp391,11303
#define icu_lld_get_width(408,11893
#define icu_lld_get_period(420,12257
#define icu_lld_are_notifications_enabled(432,12615

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/pwm_lld.h,2168
#define _PWM_LLD_H_26,792
#define PWM_CHANNELS 39,1191
#define PWM_COMPLEMENTARY_OUTPUT_MASK 49,1451
#define PWM_COMPLEMENTARY_OUTPUT_DISABLED 55,1611
#define PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH 64,1970
#define PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW 73,2330
#define STM32_PWM_USE_ADVANCED 91,2948
#define STM32_PWM_USE_TIM1 100,3221
#define STM32_PWM_USE_TIM2 109,3494
#define STM32_PWM_USE_TIM3 118,3767
#define STM32_PWM_USE_TIM4 127,4040
#define STM32_PWM_USE_TIM5 136,4313
#define STM32_PWM_USE_TIM8 145,4586
#define STM32_PWM_USE_TIM9 154,4859
#define STM32_PWM_TIM1_IRQ_PRIORITY 161,5050
#define STM32_PWM_TIM2_IRQ_PRIORITY 168,5237
#define STM32_PWM_TIM3_IRQ_PRIORITY 175,5424
#define STM32_PWM_TIM4_IRQ_PRIORITY 182,5611
#define STM32_PWM_TIM5_IRQ_PRIORITY 189,5798
#define STM32_PWM_TIM8_IRQ_PRIORITY 196,5985
#define STM32_PWM_TIM9_IRQ_PRIORITY 204,6183
#define STM32_TIM1_IS_USED256,7865
#define STM32_TIM2_IS_USED264,8035
#define STM32_TIM3_IS_USED272,8205
#define STM32_TIM4_IS_USED280,8375
#define STM32_TIM5_IS_USED288,8545
#define STM32_TIM8_IS_USED296,8715
#define STM32_TIM9_IS_USED304,8885
typedef uint32_t pwmmode_t;351,10639
typedef uint8_t pwmchannel_t;356,10716
typedef uint32_t pwmchnmsk_t;361,10797
typedef uint32_t pwmcnt_t;366,10876
  pwmmode_t                 mode;375,11056
  pwmcallback_t             callback;381,11274
} PWMChannelConfig;383,11350
  uint32_t                  frequency;394,11623
  pwmcnt_t                  period;400,11825
  pwmcallback_t             callback;406,12038
  PWMChannelConfig          channels[channels410,12129
  uint32_t                  cr2;416,12355
   uint32_t                 bdtr;422,12668
   uint32_t                 dier;429,12924
} PWMConfig;430,12959
struct PWMDriver 435,13035
  pwmstate_t                state;439,13096
  const PWMConfig           *config;config443,13194
  pwmcnt_t                  period;447,13290
  pwmchnmsk_t               enabled;451,13386
  pwmchannel_t              channels;455,13490
  uint32_t                  clock;463,13680
  stm32_tim_t               *tim;tim467,13780
#define pwm_lld_change_period(490,14749

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/icu_lld.c,787
ICUDriver ICUD1;46,1596
ICUDriver ICUD2;54,1789
ICUDriver ICUD3;62,1982
ICUDriver ICUD4;70,2175
ICUDriver ICUD5;78,2368
ICUDriver ICUD8;86,2561
ICUDriver ICUD9;94,2754
static bool icu_lld_wait_edge(105,3272
OSAL_IRQ_HANDLER(155,4690
OSAL_IRQ_HANDLER(172,4985
OSAL_IRQ_HANDLER(193,5434
OSAL_IRQ_HANDLER(214,5880
OSAL_IRQ_HANDLER(235,6326
OSAL_IRQ_HANDLER(256,6772
OSAL_IRQ_HANDLER(277,7232
OSAL_IRQ_HANDLER(294,7527
OSAL_IRQ_HANDLER(315,7976
void icu_lld_init(335,8513
void icu_lld_start(387,9519
void icu_lld_stop(581,15694
void icu_lld_start_capture(663,17610
bool icu_lld_wait_capture(685,18286
void icu_lld_stop_capture(704,18769
void icu_lld_enable_notifications(722,19232
void icu_lld_disable_notifications(768,20690
void icu_lld_serve_interrupt(781,20956

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/gpt_lld.c,867
GPTDriver GPTD1;42,1497
GPTDriver GPTD2;50,1690
GPTDriver GPTD3;58,1883
GPTDriver GPTD4;66,2076
GPTDriver GPTD5;74,2269
GPTDriver GPTD6;82,2462
GPTDriver GPTD7;90,2655
GPTDriver GPTD8;98,2848
GPTDriver GPTD9;106,3041
GPTDriver GPTD11;114,3238
GPTDriver GPTD12;122,3436
GPTDriver GPTD14;130,3634
OSAL_IRQ_HANDLER(155,4634
OSAL_IRQ_HANDLER(176,5083
OSAL_IRQ_HANDLER(197,5529
OSAL_IRQ_HANDLER(218,5975
OSAL_IRQ_HANDLER(239,6421
OSAL_IRQ_HANDLER(260,6867
OSAL_IRQ_HANDLER(281,7313
OSAL_IRQ_HANDLER(302,7765
OSAL_IRQ_HANDLER(323,8214
OSAL_IRQ_HANDLER(344,8665
OSAL_IRQ_HANDLER(365,9120
OSAL_IRQ_HANDLER(386,9575
void gpt_lld_init(406,10116
void gpt_lld_start(488,11724
void gpt_lld_stop(695,16943
void gpt_lld_start_timer(820,19750
void gpt_lld_stop_timer(842,20659
void gpt_lld_polled_delay(862,21386
void gpt_lld_serve_interrupt(879,21953

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.c,26
OSAL_IRQ_HANDLER(60,2391

../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/pwm_lld.c,835
PWMDriver PWMD1;42,1497
PWMDriver PWMD2;50,1690
PWMDriver PWMD3;58,1883
PWMDriver PWMD4;66,2076
PWMDriver PWMD5;74,2269
PWMDriver PWMD8;82,2462
PWMDriver PWMD9;90,2655
OSAL_IRQ_HANDLER(118,3884
OSAL_IRQ_HANDLER(138,4419
OSAL_IRQ_HANDLER(159,4868
OSAL_IRQ_HANDLER(180,5314
OSAL_IRQ_HANDLER(201,5760
OSAL_IRQ_HANDLER(222,6206
OSAL_IRQ_HANDLER(246,6888
OSAL_IRQ_HANDLER(266,7423
OSAL_IRQ_HANDLER(287,7872
void pwm_lld_init(307,8409
void pwm_lld_start(368,9820
void pwm_lld_stop(612,17266
void pwm_lld_enable_channel(703,19666
void pwm_lld_disable_channel(730,20502
void pwm_lld_enable_periodic_notification(754,21154
void pwm_lld_disable_periodic_notification(774,21845
void pwm_lld_enable_channel_notification(790,22407
void pwm_lld_disable_channel_notification(818,23447
void pwm_lld_serve_interrupt(834,23998

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/uart_lld.c,1634
#define USART_ISR_LBDF 35,1158
#define USART1_RX_DMA_CHANNEL 38,1206
#define USART1_TX_DMA_CHANNEL 42,1415
#define USART2_RX_DMA_CHANNEL 46,1624
#define USART2_TX_DMA_CHANNEL 50,1833
#define USART3_RX_DMA_CHANNEL 54,2042
#define USART3_TX_DMA_CHANNEL 58,2251
#define UART4_RX_DMA_CHANNEL 62,2460
#define UART4_TX_DMA_CHANNEL 66,2668
#define UART5_RX_DMA_CHANNEL 70,2876
#define UART5_TX_DMA_CHANNEL 74,3084
#define USART6_RX_DMA_CHANNEL 78,3292
#define USART6_TX_DMA_CHANNEL 82,3501
#define UART7_RX_DMA_CHANNEL 86,3710
#define UART7_TX_DMA_CHANNEL 90,3918
#define UART8_RX_DMA_CHANNEL 94,4126
#define UART8_TX_DMA_CHANNEL 98,4334
UARTDriver UARTD1;108,4883
UARTDriver UARTD2;113,5009
UARTDriver UARTD3;118,5135
UARTDriver UARTD4;123,5259
UARTDriver UARTD5;128,5383
UARTDriver UARTD6;133,5509
UARTDriver UARTD7;138,5633
UARTDriver UARTD8;143,5757
static uartflags_t translate_errors(161,6412
static void uart_enter_rx_idle_loop(182,6940
static void usart_stop(203,7692
static void usart_start(221,8145
static void uart_lld_serve_rx_end_irq(255,9219
static void uart_lld_serve_tx_end_irq(285,10131
static void serve_usart_irq(307,10686
OSAL_IRQ_HANDLER(343,11735
OSAL_IRQ_HANDLER(362,12095
OSAL_IRQ_HANDLER(381,12455
OSAL_IRQ_HANDLER(400,12811
OSAL_IRQ_HANDLER(419,13165
OSAL_IRQ_HANDLER(438,13523
OSAL_IRQ_HANDLER(457,13879
OSAL_IRQ_HANDLER(476,14233
void uart_lld_init(495,14719
void uart_lld_start(577,17538
void uart_lld_stop(761,25386
void uart_lld_start_send(845,27314
size_t uart_lld_stop_send(875,28357
void uart_lld_start_receive(893,28922
size_t uart_lld_stop_receive(919,29781

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/serial_lld.h,1271
#define _SERIAL_LLD_H_26,802
#define STM32_SERIAL_USE_USART1 48,1636
#define STM32_SERIAL_USE_USART2 57,1917
#define STM32_SERIAL_USE_USART3 66,2198
#define STM32_SERIAL_USE_UART4 75,2476
#define STM32_SERIAL_USE_UART5 84,2754
#define STM32_SERIAL_USE_USART6 93,3035
#define STM32_SERIAL_USE_UART7 102,3313
#define STM32_SERIAL_USE_UART8 111,3591
#define STM32_SERIAL_USE_LPUART1 120,3874
#define STM32_SERIAL_USART1_PRIORITY 127,4067
#define STM32_SERIAL_USART2_PRIORITY 134,4257
#define STM32_SERIAL_USART3_PRIORITY 141,4447
#define STM32_SERIAL_USART3_8_PRIORITY 149,4702
#define STM32_SERIAL_UART4_PRIORITY 156,4890
#define STM32_SERIAL_UART5_PRIORITY 163,5078
#define STM32_SERIAL_USART6_PRIORITY 170,5268
#define STM32_SERIAL_UART7_PRIORITY 177,5456
#define STM32_SERIAL_UART8_PRIORITY 184,5644
#define STM32_SERIAL_LPUART1_PRIORITY 191,5836
  uint32_t                  speed;304,10083
  uint32_t                  cr1;309,10226
  uint32_t                  cr2;313,10330
  uint32_t                  cr3;317,10434
} SerialConfig;318,10468
#define _serial_driver_data 323,10541
#define USART_CR2_STOP1_BITS 348,12166
#define USART_CR2_STOP0P5_BITS 349,12247
#define USART_CR2_STOP2_BITS 350,12330
#define USART_CR2_STOP1P5_BITS 351,12411

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/uart_lld.h,2561
#define _UART_LLD_H_26,794
#define STM32_UART_USE_USART1 48,1630
#define STM32_UART_USE_USART2 57,1917
#define STM32_UART_USE_USART3 66,2204
#define STM32_UART_USE_UART4 75,2488
#define STM32_UART_USE_UART5 84,2772
#define STM32_UART_USE_USART6 93,3059
#define STM32_UART_USE_UART7 102,3343
#define STM32_UART_USE_UART8 111,3627
#define STM32_UART_USART1_IRQ_PRIORITY 118,3822
#define STM32_UART_USART2_IRQ_PRIORITY 125,4014
#define STM32_UART_USART3_IRQ_PRIORITY 132,4206
#define STM32_UART_UART4_IRQ_PRIORITY 139,4396
#define STM32_UART_UART5_IRQ_PRIORITY 146,4586
#define STM32_UART_USART6_IRQ_PRIORITY 153,4778
#define STM32_UART_UART7_IRQ_PRIORITY 160,4968
#define STM32_UART_UART8_IRQ_PRIORITY 167,5158
#define STM32_UART_USART1_DMA_PRIORITY 177,5548
#define STM32_UART_USART2_DMA_PRIORITY 187,5937
#define STM32_UART_USART3_DMA_PRIORITY 197,6326
#define STM32_UART_UART4_DMA_PRIORITY 207,6713
#define STM32_UART_UART5_DMA_PRIORITY 217,7100
#define STM32_UART_USART6_DMA_PRIORITY 227,7489
#define STM32_UART_UART7_DMA_PRIORITY 237,7876
#define STM32_UART_UART8_DMA_PRIORITY 247,8263
#define STM32_UART_DMA_ERROR_HOOK(256,8568
#define STM32_DMA_REQUIRED522,19593
typedef uint32_t uartflags_t;532,19933
typedef struct UARTDriver UARTDriver;537,20028
typedef void (*uartcb_t)uartcb_t544,20198
typedef void (*uartccb_t)uartccb_t552,20430
typedef void (*uartecb_t)uartecb_t560,20670
  uartcb_t                  txend1_cb;570,20927
  uartcb_t                  txend2_cb;574,21035
  uartcb_t                  rxend_cb;578,21136
  uartccb_t                 rxchar_cb;582,21263
  uartecb_t                 rxerr_cb;586,21356
  uint32_t                  speed;591,21471
  uint32_t                  cr1;595,21579
  uint32_t                  cr2;599,21685
  uint32_t                  cr3;603,21791
} UARTConfig;604,21825
struct UARTDriver 609,21904
  uartstate_t               state;613,21968
  uarttxstate_t             txstate;617,22052
  uartrxstate_t             rxstate;621,22135
  const UARTConfig          *config;config625,22230
  bool                      early;630,22396
  thread_reference_t        threadrx;634,22483
  thread_reference_t        threadtx;638,22573
  mutex_t                   mutex;644,22767
  USART_TypeDef             *usart;usart653,23018
  uint32_t                  clock;657,23131
  uint32_t                  dmamode;661,23215
  const stm32_dma_stream_t  *dmarx;dmarx665,23303
  const stm32_dma_stream_t  *dmatx;dmatx669,23391
  volatile uint16_t         rxbuf;673,23514

../ChibiOS/os/hal/ports/STM32/LLD/USARTv2/serial_lld.c,1203
#define USART_ISR_LBDF 35,1194
#define USART_CR2_LBDIE 39,1282
#define USART_ISR_LBDF 44,1418
#define UART4 50,1610
#define UART5 54,1693
SerialDriver SD1;63,2100
SerialDriver SD2;68,2229
SerialDriver SD3;73,2358
SerialDriver SD4;78,2485
SerialDriver SD5;83,2612
SerialDriver SD6;88,2741
SerialDriver SD7;93,2868
SerialDriver SD8;98,2995
SerialDriver LPSD1;103,3126
static const SerialConfig default_config 111,3446
static void usart_init(130,4084
static void usart_deinit(158,4921
static void set_error(171,5181
static void serve_interrupt(192,5694
static void notify1(244,7042
static void notify2(252,7197
static void notify3(260,7352
static void notify4(268,7506
static void notify5(276,7659
static void notify6(284,7813
static void notify7(292,7967
static void notify8(300,8120
static void notifylp1(308,8275
OSAL_IRQ_HANDLER(328,8827
OSAL_IRQ_HANDLER(347,9164
OSAL_IRQ_HANDLER(366,9636
OSAL_IRQ_HANDLER(398,10247
OSAL_IRQ_HANDLER(417,10580
OSAL_IRQ_HANDLER(436,10912
OSAL_IRQ_HANDLER(455,11248
OSAL_IRQ_HANDLER(476,11630
OSAL_IRQ_HANDLER(495,11962
OSAL_IRQ_HANDLER(514,12302
void sd_lld_init(533,12764
void sd_lld_start(635,15730
void sd_lld_stop(699,17056

../ChibiOS/os/hal/ports/STM32/LLD/USBv1/stm32_usb.h,3269
#define _STM32_USB_H_28,896
#define USB_ENDOPOINTS_NUMBER 34,1060
typedef uint16_t stm32_usb_pma_t;40,1199
typedef uint32_t stm32_usb_pma_t;42,1241
  volatile uint32_t             EPR[EPR52,1397
  volatile uint32_t             _r20[_r2056,1506
  volatile uint32_t             CNTR;60,1594
  volatile uint32_t             ISTR;64,1688
  volatile uint32_t             FNR;68,1778
  volatile uint32_t             DADDR;72,1869
  volatile uint32_t             BTABLE;76,1959
  volatile uint32_t             LPMCSR;80,2061
  volatile uint32_t             BCDR;85,2180
} stm32_usb_t;87,2227
  volatile stm32_usb_pma_t      TXADDR0;96,2374
  volatile stm32_usb_pma_t      TXCOUNT0;100,2468
  volatile stm32_usb_pma_t      RXADDR0;104,2567
  volatile stm32_usb_pma_t      RXCOUNT0;108,2661
} stm32_usb_descriptor_t;109,2704
#define RXCOUNT1 115,2780
#define TXCOUNT1 116,2822
#define RXADDR1 117,2864
#define TXADDR1 118,2905
#define STM32_USB_BASE 125,3064
#define STM32_USB_BASE 127,3113
#define STM32_USBRAM_BASE 134,3279
#define STM32_USBRAM_BASE 136,3331
#define STM32_USB 142,3458
#define STM32_USBRAM 147,3572
#define EPR_TOGGLE_MASK 152,3720
#define EPR_EA_MASK 156,3925
#define EPR_STAT_TX_MASK 157,3965
#define EPR_STAT_TX_DIS 158,4005
#define EPR_STAT_TX_STALL 159,4045
#define EPR_STAT_TX_NAK 160,4085
#define EPR_STAT_TX_VALID 161,4125
#define EPR_DTOG_TX 162,4165
#define EPR_SWBUF_RX 163,4205
#define EPR_CTR_TX 164,4250
#define EPR_EP_KIND 165,4290
#define EPR_EP_DBL_BUF 166,4330
#define EPR_EP_STATUS_OUT 167,4375
#define EPR_EP_TYPE_MASK 168,4420
#define EPR_EP_TYPE_BULK 169,4460
#define EPR_EP_TYPE_CONTROL 170,4500
#define EPR_EP_TYPE_ISO 171,4540
#define EPR_EP_TYPE_INTERRUPT 172,4580
#define EPR_SETUP 173,4620
#define EPR_STAT_RX_MASK 174,4660
#define EPR_STAT_RX_DIS 175,4700
#define EPR_STAT_RX_STALL 176,4740
#define EPR_STAT_RX_NAK 177,4780
#define EPR_STAT_RX_VALID 178,4820
#define EPR_DTOG_RX 179,4860
#define EPR_SWBUF_TX 180,4900
#define EPR_CTR_RX 181,4945
#define CNTR_FRES 183,4987
#define CNTR_PDWN 184,5027
#define CNTR_LP_MODE 185,5067
#define CNTR_FSUSP 186,5107
#define CNTR_RESUME 187,5147
#define CNTR_ESOFM 188,5187
#define CNTR_SOFM 189,5227
#define CNTR_RESETM 190,5267
#define CNTR_SUSPM 191,5307
#define CNTR_WKUPM 192,5347
#define CNTR_ERRM 193,5387
#define CNTR_PMAOVRM 194,5427
#define CNTR_CTRM 195,5467
#define ISTR_EP_ID_MASK 197,5509
#define ISTR_DIR 198,5549
#define ISTR_ESOF 199,5589
#define ISTR_SOF 200,5629
#define ISTR_RESET 201,5669
#define ISTR_SUSP 202,5709
#define ISTR_WKUP 203,5749
#define ISTR_ERR 204,5789
#define ISTR_PMAOVR 205,5829
#define ISTR_CTR 206,5869
#define FNR_FN_MASK 208,5911
#define FNR_LSOF 209,5951
#define FNR_LCK 210,5991
#define FNR_RXDM 211,6031
#define FNR_RXDP 212,6071
#define DADDR_ADD_MASK 214,6113
#define DADDR_EF 215,6153
#define RXCOUNT_COUNT_MASK 217,6195
#define TXCOUNT_COUNT_MASK 218,6235
#define EPR_CTR_MASK 220,6277
#define EPR_SET(222,6338
#define EPR_TOGGLE(225,6485
#define EPR_SET_STAT_RX(229,6684
#define EPR_SET_STAT_TX(234,6969
#define EPR_CLEAR_CTR_RX(239,7254
#define EPR_CLEAR_CTR_TX(243,7451
#define USB_GET_DESCRIPTOR(250,7711
#define USB_ADDR2PTR(259,8167

../ChibiOS/os/hal/ports/STM32/LLD/USBv1/usb_lld.h,2979
#define _USB_LLD_H_26,798
#define USB_MAX_ENDPOINTS 39,1184
#define USB_EP0_STATUS_STAGE 44,1306
#define USB_SET_ADDRESS_MODE 49,1465
#define USB_SET_ADDRESS_ACK_HANDLING 54,1592
#define STM32_USB_USE_USB1 66,2117
#define STM32_USB_LOW_POWER_ON_SUSPEND 73,2321
#define STM32_USB_USB1_HP_IRQ_PRIORITY 81,2600
#define STM32_USB_USB1_LP_IRQ_PRIORITY 88,2790
#define STM32_USB_USE_ISOCHRONOUS 97,3090
#define STM32_USB_USE_FAST_COPY 105,3304
  size_t                        txsize;162,5132
  size_t                        txcnt;166,5228
  const uint8_t                 *txbuf;txbuf170,5340
  thread_reference_t            thread;175,5478
  size_t                        txlast;181,5630
} USBInEndpointState;182,5671
  size_t                        rxsize;191,5840
  size_t                        rxcnt;195,5933
  uint8_t                       *rxbuf;rxbuf199,6040
  thread_reference_t            thread;204,6178
  uint16_t                      rxpkts;210,6323
} USBOutEndpointState;211,6364
  uint32_t                      ep_mode;221,6608
  usbepcallback_t               setup_cb;232,7100
  usbepcallback_t               in_cb;237,7285
  usbepcallback_t               out_cb;242,7468
  uint16_t                      in_maxsize;247,7649
  uint16_t                      out_maxsize;252,7836
  USBInEndpointState            *in_state;in_state258,8058
  USBOutEndpointState           *out_state;out_state264,8280
  uint16_t                      ep_buffers;270,8504
  uint8_t                       *setup_buf;setup_buf276,8750
} USBEndpointConfig;277,8795
  usbeventcb_t                  event_cb;287,9037
  usbgetdescriptor_t            get_descriptor_cb;292,9221
  usbreqhandler_t               requests_hook_cb;298,9445
  usbcallback_t                 sof_cb;302,9550
} USBConfig;304,9628
struct USBDriver 309,9705
  usbstate_t                    state;313,9768
  const USBConfig               *config;config317,9865
  uint16_t                      transmitting;321,9978
  uint16_t                      receiving;325,10094
  const USBEndpointConfig       *epc[epc329,10200
  void                          *in_params[in_params336,10529
  void                          *out_params[out_params343,10861
  usbep0state_t                 ep0state;347,10973
  uint8_t                       *ep0next;ep0next351,11111
  size_t                        ep0n;355,11241
  usbcallback_t                 ep0endcb;359,11346
  uint8_t                       setup[setup363,11439
  uint16_t                      status;367,11538
  uint8_t                       address;371,11630
  uint8_t                       configuration;375,11735
  uint32_t                      pmnext;383,11968
#define usb_lld_get_frame_number(398,12448
#define usb_lld_get_transaction_size(414,13077
#define usb_lld_connect_bus(424,13341
#define usb_lld_disconnect_bus(433,13522
#define usb_lld_connect_bus(439,13698
#define usb_lld_disconnect_bus(443,13816

../ChibiOS/os/hal/ports/STM32/LLD/USBv1/usb_lld.c,1122
#define BTABLE_ADDR 35,1108
#define EPR_EP_TYPE_IS_ISO(37,1142
USBDriver USBD1;45,1556
  USBInEndpointState in;61,2033
  USBOutEndpointState out;65,2103
} ep0_state;66,2131
static uint8_t ep0setup_buffer[ep0setup_buffer71,2204
static const USBEndpointConfig ep0config 76,2295
static void usb_pm_reset(98,2870
static uint32_t usb_pm_alloc(111,3271
static size_t usb_packet_read_to_buffer(129,3769
static void usb_packet_write_from_buffer(212,6167
static void usb_serve_endpoints(289,8341
OSAL_IRQ_HANDLER(368,10750
OSAL_IRQ_HANDLER(391,11250
void usb_lld_init(460,12908
void usb_lld_start(473,13147
void usb_lld_stop(505,14108
void usb_lld_reset(529,14676
void usb_lld_set_address(559,15519
void usb_lld_init_endpoint(572,15796
void usb_lld_disable_endpoints(660,18212
usbepstatus_t usb_lld_get_status_out(685,18884
usbepstatus_t usb_lld_get_status_in(710,19587
void usb_lld_read_setup(737,20475
void usb_lld_start_out(759,20994
void usb_lld_start_in(780,21624
void usb_lld_stall_out(803,22203
void usb_lld_stall_in(818,22513
void usb_lld_clear_out(833,22822
void usb_lld_clear_in(851,23285

../ChibiOS/os/hal/ports/STM32/LLD/xWDGv1/wdg_lld.c,261
#define KR_KEY_RELOAD 33,1084
#define KR_KEY_ENABLE 34,1137
#define KR_KEY_WRITE 35,1190
#define KR_KEY_PROTECT 36,1243
WDGDriver WDGD1;43,1591
void wdg_lld_init(67,2675
void wdg_lld_start(82,2939
void wdg_lld_stop(120,3804
void wdg_lld_reset(133,4076

../ChibiOS/os/hal/ports/STM32/LLD/xWDGv1/wdg_lld.h,836
#define _WDG_LLD_H_26,787
#define STM32_IWDG_RL_MASK 38,1163
#define STM32_IWDG_RL(39,1226
#define STM32_IWDG_PR_MASK 46,1349
#define STM32_IWDG_PR_4 47,1403
#define STM32_IWDG_PR_8 48,1451
#define STM32_IWDG_PR_16 49,1499
#define STM32_IWDG_PR_32 50,1547
#define STM32_IWDG_PR_64 51,1595
#define STM32_IWDG_PR_128 52,1643
#define STM32_IWDG_PR_256 53,1691
#define STM32_IWDG_WIN_MASK 60,1808
#define STM32_IWDG_WIN(61,1871
#define STM32_IWDG_WIN_DISABLED 62,1927
#define STM32_WDG_USE_IWDG 79,2520
typedef struct WDGDriver WDGDriver;110,3547
  uint32_t    pr;121,3840
  uint32_t    rlr;126,3987
  uint32_t    winr;133,4261
} WDGConfig;135,4290
struct WDGDriver 140,4367
  wdgstate_t                state;144,4430
  const WDGConfig           *config;config148,4523
  IWDG_TypeDef              *wdg;wdg153,4664

../ChibiOS/os/hal/boards/ST_STM32F3_DISCOVERY/board.h,7529
#define _BOARD_H_18,660
#define BOARD_ST_STM32F3_DISCOVERY27,781
#define BOARD_NAME 28,817
#define STM32_LSECLK 35,998
#define STM32_LSEDRV 38,1048
#define STM32_HSECLK 41,1126
#define STM32_HSE_BYPASS44,1182
#define STM32F303xC49,1261
#define GPIOA_BUTTON 54,1318
#define GPIOA_PIN1 55,1358
#define GPIOA_PIN2 56,1398
#define GPIOA_PIN3 57,1438
#define GPIOA_PIN4 58,1478
#define GPIOA_SPI1_SCK 59,1518
#define GPIOA_SPI1_MISO 60,1558
#define GPIOA_SPI1_MOSI 61,1598
#define GPIOA_PIN8 62,1638
#define GPIOA_PIN9 63,1678
#define GPIOA_PIN10 64,1718
#define GPIOA_USB_DM 65,1759
#define GPIOA_USB_DP 66,1800
#define GPIOA_SWDIO 67,1841
#define GPIOA_SWCLK 68,1882
#define GPIOA_PIN15 69,1923
#define GPIOB_PIN0 71,1966
#define GPIOB_PIN1 72,2006
#define GPIOB_PIN2 73,2046
#define GPIOB_SWO 74,2086
#define GPIOB_PIN4 75,2126
#define GPIOB_PIN5 76,2166
#define GPIOB_I2C1_SCL 77,2206
#define GPIOB_I2C1_SDA 78,2246
#define GPIOB_PIN8 79,2286
#define GPIOB_PIN9 80,2326
#define GPIOB_PIN10 81,2366
#define GPIOB_PIN11 82,2407
#define GPIOB_PIN12 83,2448
#define GPIOB_PIN13 84,2489
#define GPIOB_PIN14 85,2530
#define GPIOB_PIN15 86,2571
#define GPIOC_PIN0 88,2614
#define GPIOC_PIN1 89,2654
#define GPIOC_PIN2 90,2694
#define GPIOC_PIN3 91,2734
#define GPIOC_PIN4 92,2774
#define GPIOC_PIN5 93,2814
#define GPIOC_PIN6 94,2854
#define GPIOC_PIN7 95,2894
#define GPIOC_PIN8 96,2934
#define GPIOC_PIN9 97,2974
#define GPIOC_PIN10 98,3014
#define GPIOC_PIN11 99,3055
#define GPIOC_PIN12 100,3096
#define GPIOC_PIN13 101,3137
#define GPIOC_OSC32_IN 102,3178
#define GPIOC_OSC32_OUT 103,3219
#define GPIOD_PIN0 105,3262
#define GPIOD_PIN1 106,3302
#define GPIOD_PIN2 107,3342
#define GPIOD_PIN3 108,3382
#define GPIOD_PIN4 109,3422
#define GPIOD_PIN5 110,3462
#define GPIOD_PIN6 111,3502
#define GPIOD_PIN7 112,3542
#define GPIOD_PIN8 113,3582
#define GPIOD_PIN9 114,3622
#define GPIOD_PIN10 115,3662
#define GPIOD_PIN11 116,3703
#define GPIOD_PIN12 117,3744
#define GPIOD_PIN13 118,3785
#define GPIOD_PIN14 119,3826
#define GPIOD_PIN15 120,3867
#define GPIOE_L3GD20_INT1 122,3910
#define GPIOE_L3GD20_INT2 123,3950
#define GPIOE_LSM303_DRDY 124,3990
#define GPIOE_SPI1_CS 125,4030
#define GPIOE_LSM303_INT1 126,4070
#define GPIOE_LSM303_INT2 127,4110
#define GPIOE_PIN6 128,4150
#define GPIOE_PIN7 129,4190
#define GPIOE_LED4_BLUE 130,4230
#define GPIOE_LED3_RED 131,4270
#define GPIOE_LED5_ORANGE 132,4310
#define GPIOE_LED7_GREEN 133,4351
#define GPIOE_LED9_BLUE 134,4392
#define GPIOE_LED10_RED 135,4433
#define GPIOE_LED8_ORANGE 136,4474
#define GPIOE_LED6_GREEN 137,4515
#define GPIOF_OSC_IN 139,4558
#define GPIOF_OSC_OUT 140,4598
#define GPIOF_PIN2 141,4638
#define GPIOF_PIN3 142,4678
#define GPIOF_PIN4 143,4718
#define GPIOF_PIN5 144,4758
#define GPIOF_PIN6 145,4798
#define GPIOF_PIN7 146,4838
#define GPIOF_PIN8 147,4878
#define GPIOF_PIN9 148,4918
#define GPIOF_PIN10 149,4958
#define GPIOF_PIN11 150,4999
#define GPIOF_PIN12 151,5040
#define GPIOF_PIN13 152,5081
#define GPIOF_PIN14 153,5122
#define GPIOF_PIN15 154,5163
#define GPIOG_PIN0 156,5206
#define GPIOG_PIN1 157,5246
#define GPIOG_PIN2 158,5286
#define GPIOG_PIN3 159,5326
#define GPIOG_PIN4 160,5366
#define GPIOG_PIN5 161,5406
#define GPIOG_PIN6 162,5446
#define GPIOG_PIN7 163,5486
#define GPIOG_PIN8 164,5526
#define GPIOG_PIN9 165,5566
#define GPIOG_PIN10 166,5606
#define GPIOG_PIN11 167,5647
#define GPIOG_PIN12 168,5688
#define GPIOG_PIN13 169,5729
#define GPIOG_PIN14 170,5770
#define GPIOG_PIN15 171,5811
#define GPIOH_PIN0 173,5854
#define GPIOH_PIN1 174,5894
#define GPIOH_PIN2 175,5934
#define GPIOH_PIN3 176,5974
#define GPIOH_PIN4 177,6014
#define GPIOH_PIN5 178,6054
#define GPIOH_PIN6 179,6094
#define GPIOH_PIN7 180,6134
#define GPIOH_PIN8 181,6174
#define GPIOH_PIN9 182,6214
#define GPIOH_PIN10 183,6254
#define GPIOH_PIN11 184,6295
#define GPIOH_PIN12 185,6336
#define GPIOH_PIN13 186,6377
#define GPIOH_PIN14 187,6418
#define GPIOH_PIN15 188,6459
#define LINE_BUTTON 193,6537
#define LINE_SPI1_SCK 194,6594
#define LINE_SPI1_MISO 195,6651
#define LINE_SPI1_MOSI 196,6708
#define LINE_USB_DM 197,6765
#define LINE_USB_DP 198,6823
#define LINE_SWDIO 199,6881
#define LINE_SWCLK 200,6939
#define LINE_SWO 202,6999
#define LINE_I2C1_SCL 203,7056
#define LINE_I2C1_SDA 204,7113
#define LINE_OSC32_IN 206,7172
#define LINE_OSC32_OUT 207,7230
#define LINE_L3GD20_INT1 210,7292
#define LINE_L3GD20_INT2 211,7349
#define LINE_LSM303_DRDY 212,7406
#define LINE_SPI1_CS 213,7463
#define LINE_LSM303_INT1 214,7520
#define LINE_LSM303_INT2 215,7577
#define LINE_LED4_BLUE 216,7634
#define LINE_LED3_RED 217,7691
#define LINE_LED5_ORANGE 218,7748
#define LINE_LED7_GREEN 219,7806
#define LINE_LED9_BLUE 220,7864
#define LINE_LED10_RED 221,7922
#define LINE_LED8_ORANGE 222,7980
#define LINE_LED6_GREEN 223,8038
#define LINE_OSC_IN 225,8098
#define LINE_OSC_OUT 226,8155
#define PIN_MODE_INPUT(235,8399
#define PIN_MODE_OUTPUT(236,8455
#define PIN_MODE_ALTERNATE(237,8511
#define PIN_MODE_ANALOG(238,8567
#define PIN_ODR_LOW(239,8623
#define PIN_ODR_HIGH(240,8672
#define PIN_OTYPE_PUSHPULL(241,8721
#define PIN_OTYPE_OPENDRAIN(242,8770
#define PIN_OSPEED_VERYLOW(243,8819
#define PIN_OSPEED_LOW(244,8875
#define PIN_OSPEED_MEDIUM(245,8931
#define PIN_OSPEED_HIGH(246,8987
#define PIN_PUPDR_FLOATING(247,9043
#define PIN_PUPDR_PULLUP(248,9099
#define PIN_PUPDR_PULLDOWN(249,9155
#define PIN_AFIO_AF(250,9211
#define VAL_GPIOA_MODER 272,10152
#define VAL_GPIOA_OTYPER 288,11404
#define VAL_GPIOA_OSPEEDR 304,12660
#define VAL_GPIOA_PUPDR 320,13916
#define VAL_GPIOA_ODR 336,15170
#define VAL_GPIOA_AFRL 352,16420
#define VAL_GPIOA_AFRH 360,17044
#define VAL_GPIOB_MODER 389,18541
#define VAL_GPIOB_OTYPER 405,19793
#define VAL_GPIOB_OSPEEDR 421,21049
#define VAL_GPIOB_PUPDR 437,22305
#define VAL_GPIOB_ODR 453,23559
#define VAL_GPIOB_AFRL 469,24809
#define VAL_GPIOB_AFRH 477,25432
#define VAL_GPIOC_MODER 506,26936
#define VAL_GPIOC_OTYPER 522,28192
#define VAL_GPIOC_OSPEEDR 538,29452
#define VAL_GPIOC_PUPDR 554,30709
#define VAL_GPIOC_ODR 570,31969
#define VAL_GPIOC_AFRL 586,33223
#define VAL_GPIOC_AFRH 594,33842
#define VAL_GPIOD_MODER 623,35346
#define VAL_GPIOD_OTYPER 639,36598
#define VAL_GPIOD_OSPEEDR 655,37854
#define VAL_GPIOD_PUPDR 671,39110
#define VAL_GPIOD_ODR 687,40364
#define VAL_GPIOD_AFRL 703,41614
#define VAL_GPIOD_AFRH 711,42233
#define VAL_GPIOE_MODER 740,43832
#define VAL_GPIOE_OTYPER 756,45090
#define VAL_GPIOE_OSPEEDR 772,46351
#define VAL_GPIOE_PUPDR 788,47609
#define VAL_GPIOE_ODR 804,48870
#define VAL_GPIOE_AFRL 820,50124
#define VAL_GPIOE_AFRH 828,50743
#define VAL_GPIOF_MODER 857,52252
#define VAL_GPIOF_OTYPER 873,53504
#define VAL_GPIOF_OSPEEDR 889,54760
#define VAL_GPIOF_PUPDR 905,56016
#define VAL_GPIOF_ODR 921,57270
#define VAL_GPIOF_AFRL 937,58520
#define VAL_GPIOF_AFRH 945,59139
#define VAL_GPIOG_MODER 974,60639
#define VAL_GPIOG_OTYPER 990,61891
#define VAL_GPIOG_OSPEEDR 1006,63147
#define VAL_GPIOG_PUPDR 1022,64403
#define VAL_GPIOG_ODR 1038,65657
#define VAL_GPIOG_AFRL 1054,66907
#define VAL_GPIOG_AFRH 1062,67526
#define VAL_GPIOH_MODER 1091,69026
#define VAL_GPIOH_OTYPER 1107,70278
#define VAL_GPIOH_OSPEEDR 1123,71534
#define VAL_GPIOH_PUPDR 1139,72790
#define VAL_GPIOH_ODR 1155,74044
#define VAL_GPIOH_AFRL 1171,75294
#define VAL_GPIOH_AFRH 1179,75913

../ChibiOS/os/hal/boards/ST_STM32F3_DISCOVERY/board.c,257
const PALConfig pal_default_config 25,894
void __early_init(70,2561
bool sdc_lld_is_card_inserted(79,2702
bool sdc_lld_is_write_protected(89,2889
bool mmc_lld_is_card_inserted(101,3137
bool mmc_lld_is_write_protected(111,3328
void boardInit(123,3576

../ChibiOS/test/rt/test.c,1062
static ROMCONST struct testcase * ROMCONST *patterns[patterns45,1112
bool test_global_fail;61,1373
static bool local_fail;62,1397
static unsigned failpoint;63,1422
static char tokens_buffer[tokens_buffer64,1450
static char *tokp;tokp65,1490
union test_buffers test;71,1625
thread_t *threads[threads76,1699
void * ROMCONST wa[wa81,1778
static BaseSequentialStream *chp;chp87,1922
void test_printn(94,2070
void test_print(113,2429
void test_println(124,2611
static void clear_tokens(133,2760
static void print_tokens(138,2826
void test_emit_token(150,3067
bool _test_fail(160,3189
bool _test_assert(168,3319
bool _test_assert_sequence(175,3446
bool _test_assert_time_window(187,3718
void test_terminate_threads(199,3986
void test_wait_threads(210,4214
void test_cpu_pulse(227,4591
systime_t test_wait_tick(248,5106
bool test_timer_done;261,5304
static virtual_timer_t vt;263,5329
static void tmr(264,5357
void test_start_timer(275,5527
static void execute_test(285,5708
static void print_line(303,6053
void TestThread(316,6369

../ChibiOS/test/rt/testevt.h,27
#define _TESTEVT_H_18,662

../ChibiOS/test/rt/testdyn.h,27
#define _TESTDYN_H_18,662

../ChibiOS/test/rt/testevt.c,616
#define ALLOWED_DELAY 52,1505
static void evt1_setup(75,2340
static void h1(80,2418
static void h2(81,2481
static void h3(82,2544
static ROMCONST evhandler_t evhndl[evhndl83,2607
static void evt1_execute(85,2663
ROMCONST struct testcase testevt1 107,3259
static void evt2_setup(128,3829
static THD_FUNCTION(133,3907
static THD_FUNCTION(139,4014
static void evt2_execute(147,4149
ROMCONST struct testcase testevt2 224,6745
static void evt3_setup(247,7397
static void evt3_execute(252,7475
ROMCONST struct testcase testevt3 272,8157
ROMCONST struct testcase * ROMCONST patternevt[patternevt286,8390

../ChibiOS/test/rt/testpools.c,238
static void *null_provider(null_provider60,1763
static void pools1_setup(66,1844
static void pools1_execute(71,1961
ROMCONST struct testcase testpools1 100,2875
ROMCONST struct testcase * ROMCONST patternpools[patternpools112,3083

../ChibiOS/test/rt/testmsg.c,174
static THD_FUNCTION(59,1698
static void msg1_execute(66,1805
ROMCONST struct testcase testmsg1 90,2384
ROMCONST struct testcase * ROMCONST patternmsg[patternmsg102,2571

../ChibiOS/test/rt/testmbox.h,28
#define _TESTMBOX_H_18,663

../ChibiOS/test/rt/testsys.c,330
static void vtcb(53,1373
static void sys1_execute(69,1655
ROMCONST struct testcase testsys1 101,2371
static void sys2_execute(115,2620
ROMCONST struct testcase testsys2 123,2736
static void sys3_execute(138,3045
ROMCONST struct testcase testsys3 162,3727
ROMCONST struct testcase * ROMCONST patternsys[patternsys172,3881

../ChibiOS/test/rt/testthd.h,27
#define _TESTRDY_H_18,662

../ChibiOS/test/rt/testmbox.c,239
#define ALLOWED_DELAY 52,1572
#define MB_SIZE 53,1604
static void mbox1_setup(71,2180
static void mbox1_execute(76,2275
ROMCONST struct testcase testmbox1 222,7406
ROMCONST struct testcase * ROMCONST patternmbox[patternmbox234,7621

../ChibiOS/test/rt/testsem.c,631
#define ALLOWED_DELAY 52,1509
static void sem1_setup(72,2113
static THD_FUNCTION(77,2182
static void sem1_execute(83,2277
ROMCONST struct testcase testsem1 110,3295
static void sem2_setup(128,3800
static THD_FUNCTION(133,3869
static void sem2_execute(143,4062
ROMCONST struct testcase testsem2 183,5415
static void sem3_setup(202,6026
static THD_FUNCTION(207,6095
static void sem3_execute(214,6193
ROMCONST struct testcase testsem3 226,6638
static THD_FUNCTION(241,7026
static void sem4_execute(246,7110
ROMCONST struct testcase testsem4 276,8287
ROMCONST struct testcase * ROMCONST patternsem[patternsem287,8494

../ChibiOS/test/rt/test.h,881
#define _TEST_H_26,758
#define DELAY_BETWEEN_TESTS 32,895
#define TEST_NO_BENCHMARKS 39,1068
#define MAX_THREADS 42,1117
#define MAX_TOKENS 43,1152
#define THREADS_STACK_SIZE 46,1259
#define THREADS_STACK_SIZE 48,1332
#define THREADS_STACK_SIZE 50,1408
#define THREADS_STACK_SIZE 52,1452
#define WA_SIZE 54,1497
struct testcase 59,1617
  const char *name;name60,1636
  void (*setup)setup61,1716
  void (*teardown)teardown62,1796
  void (*execute)execute63,1876
union test_buffers 67,1983
    THD_WORKING_AREA(69,2017
    THD_WORKING_AREA(70,2064
    THD_WORKING_AREA(71,2111
    THD_WORKING_AREA(72,2158
    THD_WORKING_AREA(73,2205
  } wa;74,2252
  uint8_t buffer[buffer75,2261
#define test_fail(110,3159
#define test_assert(122,3618
#define test_assert_lock(134,4087
#define test_assert_sequence(149,4820
#define test_assert_time_window(161,5299

../ChibiOS/test/rt/testpools.h,29
#define _TESTPOOLS_H_18,664

../ChibiOS/test/rt/testthd.c,410
static THD_FUNCTION(60,1896
static void thd1_execute(65,1969
ROMCONST struct testcase testthd1 76,2506
static void thd2_execute(93,2952
ROMCONST struct testcase testthd2 108,3616
static void thd3_execute(125,4115
ROMCONST struct testcase testthd3 173,5808
static void thd4_execute(188,6130
ROMCONST struct testcase testthd4 222,7169
ROMCONST struct testcase * ROMCONST patternthd[patternthd232,7320

../ChibiOS/test/rt/testqueues.c,435
#define TEST_QUEUES_SIZE 55,1791
static void notify(57,1821
static void queues1_setup(78,2495
static THD_FUNCTION(83,2600
static void queues1_execute(89,2690
ROMCONST struct testcase testqueues1 148,4625
static void queues2_setup(164,5034
static THD_FUNCTION(169,5139
static void queues2_execute(175,5232
ROMCONST struct testcase testqueues2 225,6927
ROMCONST struct testcase * ROMCONST patternqueues[patternqueues236,7130

../ChibiOS/test/rt/testmsg.h,27
#define _TESTMSG_H_18,662

../ChibiOS/test/rt/testmtx.h,27
#define _TESTMTX_H_18,662

../ChibiOS/test/rt/testheap.h,28
#define _TESTHEAP_H_18,663

../ChibiOS/test/rt/testmtx.c,1431
#define ALLOWED_DELAY 61,1850
static void mtx1_setup(84,2519
static THD_FUNCTION(89,2583
static void mtx1_execute(96,2697
ROMCONST struct testcase testmtx1 111,3350
static void mtx2_setup(150,4810
static THD_FUNCTION(156,4901
static THD_FUNCTION(167,5097
static THD_FUNCTION(176,5259
static void mtx2_execute(186,5433
ROMCONST struct testcase testmtx2 199,5950
static void mtx3_setup(237,7508
static THD_FUNCTION(244,7655
static THD_FUNCTION(254,7826
static THD_FUNCTION(269,8116
static THD_FUNCTION(280,8318
static THD_FUNCTION(289,8483
static void mtx3_execute(299,8658
ROMCONST struct testcase testmtx3 314,9353
static void mtx4_setup(332,9884
static THD_FUNCTION(338,9973
static THD_FUNCTION(346,10099
static void mtx4_execute(354,10226
ROMCONST struct testcase testmtx4 401,12124
static void mtx5_setup(418,12515
static void mtx5_execute(423,12579
ROMCONST struct testcase testmtx5 450,13298
static void mtx6_setup(469,13845
static THD_FUNCTION(475,13935
static void mtx6_execute(483,14070
ROMCONST struct testcase testmtx6 503,14753
static void mtx7_setup(520,15236
static void mtx7_execute(526,15326
ROMCONST struct testcase testmtx7 539,15862
static void mtx8_setup(555,16266
static THD_FUNCTION(562,16381
static THD_FUNCTION(576,16670
static void mtx8_execute(583,16785
ROMCONST struct testcase testmtx8 595,17190
ROMCONST struct testcase * ROMCONST patternmtx[patternmtx607,17418

../ChibiOS/test/rt/testdyn.c,531
static memory_heap_t heap1;54,1612
static memory_pool_t mp1;57,1698
static THD_FUNCTION(71,2113
static void dyn1_setup(77,2231
static void dyn1_execute(82,2340
ROMCONST struct testcase testdyn1 119,3757
static void dyn2_setup(138,4285
static void dyn2_execute(143,4400
ROMCONST struct testcase testdyn2 175,5562
static bool regfind(192,5989
static void dyn3_setup(204,6212
static void dyn3_execute(209,6321
ROMCONST struct testcase testdyn3 239,7582
ROMCONST struct testcase * ROMCONST patterndyn[patterndyn251,7852

../ChibiOS/test/rt/testbuild/main.c,17
int main(28,791

../ChibiOS/test/rt/testbuild/pclint/lint_cmac.h,11407
#define __DBL_MIN_EXP__ 1,0
#define __HQ_FBIT__ 2,33
#define __UINT_LEAST16_MAX__ 3,57
#define __ATOMIC_ACQUIRE 4,93
#define __SFRACT_IBIT__ 5,121
#define __FLT_MIN__ 6,148
#define __UFRACT_MAX__ 7,193
#define __UINT_LEAST8_TYPE__ 8,230
#define __DQ_FBIT__ 9,274
#define __INTMAX_C(10,298
#define __ULFRACT_FBIT__ 11,329
#define __SACCUM_EPSILON__ 12,358
#define __CHAR_BIT__ 13,395
#define __USQ_IBIT__ 14,419
#define __UINT8_MAX__ 15,443
#define __ACCUM_FBIT__ 16,470
#define __WINT_MAX__ 17,497
#define __USFRACT_FBIT__ 18,531
#define __ORDER_LITTLE_ENDIAN__ 19,559
#define __SIZE_MAX__ 20,597
#define __WCHAR_MAX__ 21,631
#define __LACCUM_IBIT__ 22,666
#define __DBL_DENORM_MIN__ 23,694
#define __GCC_ATOMIC_CHAR_LOCK_FREE 24,757
#define __FLT_EVAL_METHOD__ 25,796
#define __LLACCUM_MAX__ 26,827
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 27,878
#define __FRACT_FBIT__ 28,921
#define __UINT_FAST64_MAX__ 29,948
#define __SIG_ATOMIC_TYPE__ 30,1001
#define __UACCUM_FBIT__ 31,1034
#define __DBL_MIN_10_EXP__ 32,1062
#define __FINITE_MATH_ONLY__ 33,1097
#define __ARMEL__ 34,1129
#define __LFRACT_IBIT__ 35,1150
#define __GNUC_PATCHLEVEL__ 36,1177
#define __LFRACT_MAX__ 37,1208
#define __UINT_FAST8_MAX__ 38,1249
#define __DEC64_MAX_EXP__ 39,1289
#define __INT8_C(40,1320
#define __UINT_LEAST64_MAX__ 41,1343
#define __SA_FBIT__ 42,1397
#define __SHRT_MAX__ 43,1421
#define __LDBL_MAX__ 44,1449
#define __FRACT_MAX__ 45,1496
#define __UFRACT_FBIT__ 46,1531
#define __UFRACT_MIN__ 47,1559
#define __UINT_LEAST8_MAX__ 48,1589
#define __GCC_ATOMIC_BOOL_LOCK_FREE 49,1622
#define __UINTMAX_TYPE__ 50,1661
#define __LLFRACT_EPSILON__ 51,1710
#define __DEC32_EPSILON__ 52,1750
#define __CHAR_UNSIGNED__ 53,1784
#define __UINT32_MAX__ 54,1813
#define __ULFRACT_MAX__ 55,1850
#define __TA_IBIT__ 56,1893
#define __LDBL_MAX_EXP__ 57,1917
#define __WINT_MIN__ 58,1948
#define __ULLFRACT_MIN__ 59,1973
#define __SCHAR_MAX__ 60,2007
#define __WCHAR_MIN__ 61,2034
#define __INT64_C(62,2060
#define __DBL_DIG__ 63,2090
#define __GCC_ATOMIC_POINTER_LOCK_FREE 64,2114
#define __LLACCUM_MIN__ 65,2156
#define __SIZEOF_INT__ 66,2204
#define __SIZEOF_POINTER__ 67,2230
#define __USACCUM_IBIT__ 68,2260
#define __USER_LABEL_PREFIX__ 69,2288
#define __STDC_HOSTED__ 70,2320
#define __LDBL_HAS_INFINITY__ 71,2347
#define __LFRACT_MIN__ 72,2380
#define __HA_IBIT__ 73,2419
#define __TQ_IBIT__ 74,2442
#define __FLT_EPSILON__ 75,2465
#define __APCS_32__ 76,2513
#define __USFRACT_IBIT__ 77,2536
#define __LDBL_MIN__ 78,2564
#define __FRACT_MIN__ 79,2611
#define __DEC32_MAX__ 80,2647
#define __DA_IBIT__ 81,2684
#define __INT32_MAX__ 82,2708
#define __UQQ_FBIT__ 83,2743
#define __SIZEOF_LONG__ 84,2767
#define __UACCUM_MAX__ 85,2794
#define __UINT16_C(86,2835
#define __DECIMAL_DIG__ 87,2860
#define __LFRACT_EPSILON__ 88,2888
#define __ULFRACT_MIN__ 89,2926
#define __LDBL_HAS_QUIET_NAN__ 90,2958
#define __ULACCUM_IBIT__ 91,2992
#define __UACCUM_EPSILON__ 92,3021
#define __GNUC__ 93,3059
#define __ULLACCUM_MAX__ 94,3079
#define __HQ_IBIT__ 95,3132
#define __FLT_HAS_DENORM__ 96,3155
#define __SIZEOF_LONG_DOUBLE__ 97,3185
#define __BIGGEST_ALIGNMENT__ 98,3219
#define __DQ_IBIT__ 99,3252
#define __DBL_MAX__ 100,3275
#define __ULFRACT_IBIT__ 101,3331
#define __INT_FAST32_MAX__ 102,3359
#define __DBL_HAS_INFINITY__ 103,3398
#define __ACCUM_IBIT__ 104,3430
#define __DEC32_MIN_EXP__ 105,3457
#define __THUMB_INTERWORK__ 106,3490
#define __LACCUM_MAX__ 107,3521
#define __INT_FAST16_TYPE__ 108,3570
#define __LDBL_HAS_DENORM__ 109,3603
#define __DEC128_MAX__ 110,3634
#define __INT_LEAST32_MAX__ 111,3701
#define __ARM_PCS 112,3742
#define __DEC32_MIN__ 113,3763
#define __ACCUM_MAX__ 114,3794
#define __DBL_MAX_EXP__ 115,3833
#define __USACCUM_EPSILON__ 116,3863
#define __DEC128_EPSILON__ 117,3902
#define __SFRACT_MAX__ 118,3938
#define __FRACT_IBIT__ 119,3972
#define __PTRDIFF_MAX__ 120,3998
#define __UACCUM_MIN__ 121,4034
#define __UACCUM_IBIT__ 122,4064
#define __LONG_LONG_MAX__ 123,4092
#define __SIZEOF_SIZE_T__ 124,4141
#define __ULACCUM_MAX__ 125,4170
#define __SIZEOF_WINT_T__ 126,4221
#define __SA_IBIT__ 127,4250
#define __ULLACCUM_MIN__ 128,4274
#define __GXX_ABI_VERSION 129,4308
#define __UTA_FBIT__ 130,4340
#define __SOFTFP__ 131,4365
#define __FLT_MIN_EXP__ 132,4387
#define __USFRACT_MAX__ 133,4419
#define __UFRACT_IBIT__ 134,4455
#define __INT_FAST64_TYPE__ 135,4482
#define __DBL_MIN__ 136,4525
#define __LACCUM_MIN__ 137,4581
#define __ULLACCUM_FBIT__ 138,4626
#define __GXX_TYPEINFO_EQUALITY_INLINE 139,4656
#define __ULLFRACT_EPSILON__ 140,4698
#define __USES_INITFINI__ 141,4740
#define __DEC128_MIN__ 142,4769
#define __REGISTER_PREFIX__ 143,4803
#define __UINT16_MAX__ 144,4833
#define __DBL_HAS_DENORM__ 145,4863
#define __ACCUM_MIN__ 146,4893
#define __SQ_IBIT__ 147,4935
#define __UINT8_TYPE__ 148,4958
#define __UHA_FBIT__ 149,4996
#define __NO_INLINE__ 150,5020
#define __SFRACT_MIN__ 151,5045
#define __UTQ_FBIT__ 152,5084
#define __FLT_MANT_DIG__ 153,5110
#define __VERSION__ 154,5139
#define __UINT64_C(155,5229
#define __ULLFRACT_FBIT__ 156,5261
#define __FRACT_EPSILON__ 157,5291
#define __ULACCUM_MIN__ 158,5327
#define __UDA_FBIT__ 159,5359
#define __LLACCUM_EPSILON__ 160,5384
#define __GCC_ATOMIC_INT_LOCK_FREE 161,5424
#define __FLOAT_WORD_ORDER__ 162,5462
#define __USFRACT_MIN__ 163,5516
#define __UQQ_IBIT__ 164,5548
#define __INT32_C(165,5572
#define __DEC64_EPSILON__ 166,5601
#define __ORDER_PDP_ENDIAN__ 167,5636
#define __DEC128_MIN_EXP__ 168,5671
#define __UHQ_FBIT__ 169,5707
#define __LLACCUM_FBIT__ 170,5732
#define __INT_FAST32_TYPE__ 171,5761
#define __UINT_LEAST16_TYPE__ 172,5794
#define __INT16_MAX__ 173,5844
#define __SIZE_TYPE__ 174,5873
#define __UINT64_MAX__ 175,5909
#define __UDQ_FBIT__ 176,5957
#define __INT8_TYPE__ 177,5982
#define __ELF__ 178,6017
#define __ULFRACT_EPSILON__ 179,6036
#define __LLFRACT_FBIT__ 180,6076
#define __FLT_RADIX__ 181,6105
#define __INT_LEAST16_TYPE__ 182,6130
#define __LDBL_EPSILON__ 183,6170
#define __UINTMAX_C(184,6220
#define __SACCUM_MAX__ 185,6253
#define __SIG_ATOMIC_MAX__ 186,6289
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 187,6328
#define __VFP_FP__ 188,6370
#define __SIZEOF_PTRDIFF_T__ 189,6392
#define __LACCUM_EPSILON__ 190,6424
#define __DEC32_SUBNORMAL_MIN__ 191,6462
#define __INT_FAST16_MAX__ 192,6510
#define __UINT_FAST32_MAX__ 193,6549
#define __UINT_LEAST64_TYPE__ 194,6590
#define __USACCUM_MAX__ 195,6644
#define __SFRACT_EPSILON__ 196,6682
#define __FLT_HAS_QUIET_NAN__ 197,6719
#define __FLT_MAX_10_EXP__ 198,6752
#define __LONG_MAX__ 199,6783
#define __DEC128_SUBNORMAL_MIN__ 200,6817
#define __FLT_HAS_INFINITY__ 201,6895
#define __USA_FBIT__ 202,6927
#define __UINT_FAST16_TYPE__ 203,6952
#define __DEC64_MAX__ 204,6995
#define __CHAR16_TYPE__ 205,7042
#define __PRAGMA_REDEFINE_EXTNAME 206,7086
#define __INT_LEAST16_MAX__ 207,7123
#define __DEC64_MANT_DIG__ 208,7158
#define __INT64_MAX__ 209,7189
#define __UINT_LEAST32_MAX__ 210,7234
#define __SACCUM_FBIT__ 211,7277
#define __GCC_ATOMIC_LONG_LOCK_FREE 212,7304
#define __INT_LEAST64_TYPE__ 213,7343
#define __INT16_TYPE__ 214,7387
#define __INT_LEAST8_TYPE__ 215,7421
#define __SQ_FBIT__ 216,7462
#define __DEC32_MAX_EXP__ 217,7486
#define __INT_FAST8_MAX__ 218,7516
#define __INTPTR_MAX__ 219,7554
#define __QQ_FBIT__ 220,7589
#define __UTA_IBIT__ 221,7612
#define __LDBL_MANT_DIG__ 222,7637
#define __SFRACT_FBIT__ 223,7667
#define __SACCUM_MIN__ 224,7694
#define __DBL_HAS_QUIET_NAN__ 225,7737
#define __SIG_ATOMIC_MIN__ 226,7770
#define __INTPTR_TYPE__ 227,7824
#define __UINT16_TYPE__ 228,7853
#define __WCHAR_TYPE__ 229,7897
#define __SIZEOF_FLOAT__ 230,7934
#define __USQ_FBIT__ 231,7962
#define __UINTPTR_MAX__ 232,7987
#define __DEC64_MIN_EXP__ 233,8024
#define __ULLACCUM_IBIT__ 234,8058
#define __INT_FAST64_MAX__ 235,8088
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 236,8138
#define __FLT_DIG__ 237,8183
#define __UINT_FAST64_TYPE__ 238,8206
#define __INT_MAX__ 239,8259
#define __LACCUM_FBIT__ 240,8291
#define __USACCUM_MIN__ 241,8319
#define __UHA_IBIT__ 242,8351
#define __INT64_TYPE__ 243,8375
#define __FLT_MAX_EXP__ 244,8413
#define __UTQ_IBIT__ 245,8442
#define __DBL_MANT_DIG__ 246,8466
#define __INT_LEAST64_MAX__ 247,8495
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 248,8546
#define __DEC64_MIN__ 249,8589
#define __WINT_TYPE__ 250,8621
#define __UINT_LEAST32_TYPE__ 251,8657
#define __SIZEOF_SHORT__ 252,8706
#define __ULLFRACT_IBIT__ 253,8734
#define __LDBL_MIN_EXP__ 254,8763
#define __arm__ 255,8797
#define __UDA_IBIT__ 256,8816
#define __INT_LEAST8_MAX__ 257,8841
#define __LFRACT_FBIT__ 258,8873
#define __LDBL_MAX_10_EXP__ 259,8901
#define __ATOMIC_RELAXED 260,8934
#define __DBL_EPSILON__ 261,8962
#define __UINT8_C(262,9021
#define __INT_LEAST32_TYPE__ 263,9045
#define __SIZEOF_WCHAR_T__ 264,9084
#define __UINT64_TYPE__ 265,9114
#define __LLFRACT_MAX__ 266,9162
#define __TQ_FBIT__ 267,9213
#define __INT_FAST8_TYPE__ 268,9238
#define __ULLACCUM_EPSILON__ 269,9270
#define __UHQ_IBIT__ 270,9312
#define __LLACCUM_IBIT__ 271,9336
#define __DBL_DECIMAL_DIG__ 272,9365
#define __DEC_EVAL_METHOD__ 273,9397
#define __TA_FBIT__ 274,9428
#define __UDQ_IBIT__ 275,9452
#define __ORDER_BIG_ENDIAN__ 276,9476
#define __ACCUM_EPSILON__ 277,9511
#define __UINT32_C(278,9547
#define __INTMAX_MAX__ 279,9578
#define __BYTE_ORDER__ 280,9624
#define __FLT_DENORM_MIN__ 281,9672
#define __LLFRACT_IBIT__ 282,9724
#define __INT8_MAX__ 283,9752
#define __UINT_FAST32_TYPE__ 284,9778
#define __CHAR32_TYPE__ 285,9821
#define __FLT_MAX__ 286,9864
#define __USACCUM_FBIT__ 287,9909
#define __INT32_TYPE__ 288,9937
#define __SIZEOF_DOUBLE__ 289,9970
#define __FLT_MIN_10_EXP__ 290,9999
#define __UFRACT_EPSILON__ 291,10033
#define __INTMAX_TYPE__ 292,10071
#define __DEC128_MAX_EXP__ 293,10110
#define __ATOMIC_CONSUME 294,10143
#define __GNUC_MINOR__ 295,10171
#define __UINTMAX_MAX__ 296,10197
#define __DEC32_MANT_DIG__ 297,10246
#define __HA_FBIT__ 298,10276
#define __DBL_MAX_10_EXP__ 299,10299
#define __LDBL_DENORM_MIN__ 300,10331
#define __INT16_C(301,10385
#define __STDC__ 302,10409
#define __ARM_ARCH_4T__ 303,10429
#define __PTRDIFF_TYPE__ 304,10456
#define __LLFRACT_MIN__ 305,10486
#define __ATOMIC_SEQ_CST 306,10528
#define __DA_FBIT__ 307,10556
#define __UINT32_TYPE__ 308,10580
#define __UINTPTR_TYPE__ 309,10623
#define __USA_IBIT__ 310,10662
#define __DEC64_SUBNORMAL_MIN__ 311,10687
#define __ARM_EABI__ 312,10745
#define __DEC128_MANT_DIG__ 313,10769
#define __LDBL_MIN_10_EXP__ 314,10801
#define __SIZEOF_LONG_LONG__ 315,10837
#define __ULACCUM_EPSILON__ 316,10869
#define __SACCUM_IBIT__ 317,10909
#define __GCC_ATOMIC_LLONG_LOCK_FREE 318,10936
#define __LDBL_DIG__ 319,10976
#define __FLT_DECIMAL_DIG__ 320,11001
#define __UINT_FAST16_MAX__ 321,11032
#define __GNUC_GNU_INLINE__ 322,11073
#define __GCC_ATOMIC_SHORT_LOCK_FREE 323,11104
#define __ULLFRACT_MAX__ 324,11144
#define __UINT_FAST8_TYPE__ 325,11197
#define __USFRACT_EPSILON__ 326,11239
#define __ULACCUM_FBIT__ 327,11278
#define __QQ_IBIT__ 328,11307
#define __ATOMIC_ACQ_REL 329,11330
#define __ATOMIC_RELEASE 330,11358

../ChibiOS/test/rt/testbuild/pclint/lint_cppmac.h,11597
#define __DBL_MIN_EXP__ 1,0
#define __HQ_FBIT__ 2,33
#define __UINT_LEAST16_MAX__ 3,57
#define __ATOMIC_ACQUIRE 4,93
#define __SFRACT_IBIT__ 5,121
#define __FLT_MIN__ 6,148
#define __UFRACT_MAX__ 7,193
#define __UINT_LEAST8_TYPE__ 8,230
#define __DQ_FBIT__ 9,274
#define __INTMAX_C(10,298
#define __ULFRACT_FBIT__ 11,329
#define __SACCUM_EPSILON__ 12,358
#define __CHAR_BIT__ 13,395
#define __USQ_IBIT__ 14,419
#define __UINT8_MAX__ 15,443
#define __ACCUM_FBIT__ 16,470
#define __WINT_MAX__ 17,497
#define __USFRACT_FBIT__ 18,531
#define __ORDER_LITTLE_ENDIAN__ 19,559
#define __SIZE_MAX__ 20,597
#define __WCHAR_MAX__ 21,631
#define __LACCUM_IBIT__ 22,666
#define __DBL_DENORM_MIN__ 23,694
#define __GCC_ATOMIC_CHAR_LOCK_FREE 24,755
#define __FLT_EVAL_METHOD__ 25,794
#define __LLACCUM_MAX__ 26,825
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 27,876
#define __FRACT_FBIT__ 28,919
#define __UINT_FAST64_MAX__ 29,946
#define __SIG_ATOMIC_TYPE__ 30,999
#define __UACCUM_FBIT__ 31,1032
#define __DBL_MIN_10_EXP__ 32,1060
#define __FINITE_MATH_ONLY__ 33,1095
#define __ARMEL__ 34,1127
#define __LFRACT_IBIT__ 35,1148
#define __GNUC_PATCHLEVEL__ 36,1175
#define __LFRACT_MAX__ 37,1206
#define __UINT_FAST8_MAX__ 38,1247
#define __DEC64_MAX_EXP__ 39,1287
#define __INT8_C(40,1318
#define __UINT_LEAST64_MAX__ 41,1341
#define __SA_FBIT__ 42,1395
#define __SHRT_MAX__ 43,1419
#define __LDBL_MAX__ 44,1447
#define __FRACT_MAX__ 45,1494
#define __UFRACT_FBIT__ 46,1529
#define __UFRACT_MIN__ 47,1557
#define __UINT_LEAST8_MAX__ 48,1587
#define __GCC_ATOMIC_BOOL_LOCK_FREE 49,1620
#define __UINTMAX_TYPE__ 50,1659
#define __LLFRACT_EPSILON__ 51,1708
#define __DEC32_EPSILON__ 52,1748
#define __CHAR_UNSIGNED__ 53,1782
#define __UINT32_MAX__ 54,1811
#define __ULFRACT_MAX__ 55,1848
#define __TA_IBIT__ 56,1891
#define __LDBL_MAX_EXP__ 57,1915
#define __WINT_MIN__ 58,1946
#define __ULLFRACT_MIN__ 59,1971
#define __SCHAR_MAX__ 60,2005
#define __WCHAR_MIN__ 61,2032
#define __INT64_C(62,2058
#define __DBL_DIG__ 63,2088
#define __GCC_ATOMIC_POINTER_LOCK_FREE 64,2112
#define __LLACCUM_MIN__ 65,2154
#define __SIZEOF_INT__ 66,2202
#define __SIZEOF_POINTER__ 67,2228
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 68,2258
#define __USACCUM_IBIT__ 69,2301
#define __USER_LABEL_PREFIX__ 70,2329
#define __STDC_HOSTED__ 71,2361
#define __LDBL_HAS_INFINITY__ 72,2388
#define __LFRACT_MIN__ 73,2421
#define __HA_IBIT__ 74,2460
#define __TQ_IBIT__ 75,2483
#define __FLT_EPSILON__ 76,2506
#define __APCS_32__ 77,2554
#define __GXX_WEAK__ 78,2577
#define __USFRACT_IBIT__ 79,2601
#define __LDBL_MIN__ 80,2629
#define __FRACT_MIN__ 81,2676
#define __DEC32_MAX__ 82,2712
#define __DA_IBIT__ 83,2749
#define __INT32_MAX__ 84,2773
#define __UQQ_FBIT__ 85,2808
#define __SIZEOF_LONG__ 86,2832
#define __UACCUM_MAX__ 87,2859
#define __UINT16_C(88,2900
#define __DECIMAL_DIG__ 89,2925
#define __LFRACT_EPSILON__ 90,2953
#define __ULFRACT_MIN__ 91,2991
#define __LDBL_HAS_QUIET_NAN__ 92,3023
#define __ULACCUM_IBIT__ 93,3057
#define __UACCUM_EPSILON__ 94,3086
#define __GNUC__ 95,3124
#define __ULLACCUM_MAX__ 96,3144
#define __HQ_IBIT__ 97,3197
#define __FLT_HAS_DENORM__ 98,3220
#define __SIZEOF_LONG_DOUBLE__ 99,3250
#define __BIGGEST_ALIGNMENT__ 100,3284
#define __DQ_IBIT__ 101,3317
#define __DBL_MAX__ 102,3340
#define __ULFRACT_IBIT__ 103,3394
#define __INT_FAST32_MAX__ 104,3422
#define __DBL_HAS_INFINITY__ 105,3461
#define __INT64_MAX__ 106,3493
#define __ACCUM_IBIT__ 107,3538
#define __DEC32_MIN_EXP__ 108,3565
#define __THUMB_INTERWORK__ 109,3598
#define __LACCUM_MAX__ 110,3629
#define __INT_FAST16_TYPE__ 111,3678
#define __LDBL_HAS_DENORM__ 112,3711
#define __cplusplus 113,3742
#define __DEC128_MAX__ 114,3771
#define __INT_LEAST32_MAX__ 115,3838
#define __ARM_PCS 116,3879
#define __DEC32_MIN__ 117,3900
#define __ACCUM_MAX__ 118,3931
#define __DEPRECATED 119,3970
#define __DBL_MAX_EXP__ 120,3994
#define __USACCUM_EPSILON__ 121,4024
#define __DEC128_EPSILON__ 122,4063
#define __SFRACT_MAX__ 123,4099
#define __FRACT_IBIT__ 124,4133
#define __PTRDIFF_MAX__ 125,4159
#define __UACCUM_MIN__ 126,4195
#define __UACCUM_IBIT__ 127,4225
#define __GNUG__ 128,4253
#define __LONG_LONG_MAX__ 129,4273
#define __SIZEOF_SIZE_T__ 130,4322
#define __ULACCUM_MAX__ 131,4351
#define __SIZEOF_WINT_T__ 132,4402
#define __SA_IBIT__ 133,4431
#define __ULLACCUM_MIN__ 134,4455
#define __GXX_ABI_VERSION 135,4489
#define __UTA_FBIT__ 136,4521
#define __SOFTFP__ 137,4546
#define __FLT_MIN_EXP__ 138,4568
#define __USFRACT_MAX__ 139,4600
#define __UFRACT_IBIT__ 140,4636
#define __INT_FAST64_TYPE__ 141,4663
#define __DBL_MIN__ 142,4706
#define __FLT_MIN_10_EXP__ 143,4760
#define __LACCUM_MIN__ 144,4794
#define __ULLACCUM_FBIT__ 145,4839
#define __GXX_TYPEINFO_EQUALITY_INLINE 146,4869
#define __ULLFRACT_EPSILON__ 147,4911
#define __USES_INITFINI__ 148,4953
#define __DEC128_MIN__ 149,4982
#define __REGISTER_PREFIX__ 150,5016
#define __UINT16_MAX__ 151,5046
#define __DBL_HAS_DENORM__ 152,5076
#define __ACCUM_MIN__ 153,5106
#define __SQ_IBIT__ 154,5148
#define __UINT8_TYPE__ 155,5171
#define __UHA_FBIT__ 156,5209
#define __NO_INLINE__ 157,5233
#define __SFRACT_MIN__ 158,5258
#define __UTQ_FBIT__ 159,5297
#define __FLT_MANT_DIG__ 160,5323
#define __VERSION__ 161,5352
#define __UINT64_C(162,5442
#define __ULLFRACT_FBIT__ 163,5474
#define __FRACT_EPSILON__ 164,5504
#define __ULACCUM_MIN__ 165,5540
#define __UDA_FBIT__ 166,5572
#define __LLACCUM_EPSILON__ 167,5597
#define __GCC_ATOMIC_INT_LOCK_FREE 168,5637
#define __FLOAT_WORD_ORDER__ 169,5675
#define __USFRACT_MIN__ 170,5729
#define __ULLACCUM_IBIT__ 171,5761
#define __UQQ_IBIT__ 172,5791
#define __INT32_C(173,5815
#define __DEC64_EPSILON__ 174,5844
#define __ORDER_PDP_ENDIAN__ 175,5879
#define __DEC128_MIN_EXP__ 176,5914
#define __UHQ_FBIT__ 177,5950
#define __LLACCUM_FBIT__ 178,5975
#define __INT_FAST32_TYPE__ 179,6004
#define __UINT_LEAST16_TYPE__ 180,6037
#define __INT16_MAX__ 181,6087
#define __SIZE_TYPE__ 182,6116
#define __UINT64_MAX__ 183,6152
#define __UDQ_FBIT__ 184,6200
#define __INT8_TYPE__ 185,6225
#define __ELF__ 186,6260
#define __ULFRACT_EPSILON__ 187,6279
#define __LLFRACT_FBIT__ 188,6319
#define __FLT_RADIX__ 189,6348
#define __INT_LEAST16_TYPE__ 190,6373
#define __LDBL_EPSILON__ 191,6413
#define __UINTMAX_C(192,6463
#define __SACCUM_MAX__ 193,6496
#define __SIG_ATOMIC_MAX__ 194,6532
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 195,6571
#define __VFP_FP__ 196,6613
#define __SIZEOF_PTRDIFF_T__ 197,6635
#define __LACCUM_EPSILON__ 198,6667
#define __DEC32_SUBNORMAL_MIN__ 199,6705
#define __INT_FAST16_MAX__ 200,6753
#define __UINT_FAST32_MAX__ 201,6792
#define __UINT_LEAST64_TYPE__ 202,6833
#define __USACCUM_MAX__ 203,6887
#define __SFRACT_EPSILON__ 204,6925
#define __FLT_HAS_QUIET_NAN__ 205,6962
#define __FLT_MAX_10_EXP__ 206,6995
#define __LONG_MAX__ 207,7026
#define __DEC128_SUBNORMAL_MIN__ 208,7060
#define __FLT_HAS_INFINITY__ 209,7138
#define __USA_FBIT__ 210,7170
#define __UINT_FAST16_TYPE__ 211,7195
#define __DEC64_MAX__ 212,7238
#define __CHAR16_TYPE__ 213,7285
#define __PRAGMA_REDEFINE_EXTNAME 214,7329
#define __INT_LEAST16_MAX__ 215,7366
#define __DEC64_MANT_DIG__ 216,7401
#define __UINT_LEAST32_MAX__ 217,7432
#define __SACCUM_FBIT__ 218,7475
#define __GCC_ATOMIC_LONG_LOCK_FREE 219,7502
#define __INT_LEAST64_TYPE__ 220,7541
#define __INT16_TYPE__ 221,7585
#define __INT_LEAST8_TYPE__ 222,7619
#define __SQ_FBIT__ 223,7660
#define __DEC32_MAX_EXP__ 224,7684
#define __INT_FAST8_MAX__ 225,7714
#define __INTPTR_MAX__ 226,7752
#define __QQ_FBIT__ 227,7787
#define __UTA_IBIT__ 228,7810
#define __EXCEPTIONS 229,7835
#define __LDBL_MANT_DIG__ 230,7859
#define __SFRACT_FBIT__ 231,7889
#define __SACCUM_MIN__ 232,7916
#define __DBL_HAS_QUIET_NAN__ 233,7959
#define __SIG_ATOMIC_MIN__ 234,7992
#define __INTPTR_TYPE__ 235,8046
#define __UINT16_TYPE__ 236,8075
#define __WCHAR_TYPE__ 237,8119
#define __SIZEOF_FLOAT__ 238,8156
#define __USQ_FBIT__ 239,8184
#define __UINTPTR_MAX__ 240,8209
#define __DEC64_MIN_EXP__ 241,8246
#define __INT_FAST64_MAX__ 242,8280
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 243,8330
#define __FLT_DIG__ 244,8375
#define __UINT_FAST64_TYPE__ 245,8398
#define __INT_MAX__ 246,8451
#define __LACCUM_FBIT__ 247,8483
#define __USACCUM_MIN__ 248,8511
#define __UHA_IBIT__ 249,8543
#define __INT64_TYPE__ 250,8567
#define __FLT_MAX_EXP__ 251,8605
#define __UTQ_IBIT__ 252,8634
#define __DBL_MANT_DIG__ 253,8658
#define __INT_LEAST64_MAX__ 254,8687
#define __DEC64_MIN__ 255,8738
#define __WINT_TYPE__ 256,8770
#define __UINT_LEAST32_TYPE__ 257,8806
#define __SIZEOF_SHORT__ 258,8855
#define __ULLFRACT_IBIT__ 259,8883
#define __LDBL_MIN_EXP__ 260,8912
#define __arm__ 261,8946
#define __UDA_IBIT__ 262,8965
#define __INT_LEAST8_MAX__ 263,8990
#define __LFRACT_FBIT__ 264,9022
#define __WCHAR_UNSIGNED__ 265,9050
#define __LDBL_MAX_10_EXP__ 266,9080
#define __ATOMIC_RELAXED 267,9113
#define __DBL_EPSILON__ 268,9141
#define __UINT8_C(269,9198
#define __INT_LEAST32_TYPE__ 270,9222
#define __SIZEOF_WCHAR_T__ 271,9261
#define __UINT64_TYPE__ 272,9291
#define __LLFRACT_MAX__ 273,9339
#define __TQ_FBIT__ 274,9390
#define __INT_FAST8_TYPE__ 275,9415
#define __ULLACCUM_EPSILON__ 276,9447
#define __UHQ_IBIT__ 277,9489
#define __LLACCUM_IBIT__ 278,9513
#define __DBL_DECIMAL_DIG__ 279,9542
#define __DEC_EVAL_METHOD__ 280,9574
#define __TA_FBIT__ 281,9605
#define __UDQ_IBIT__ 282,9629
#define __ORDER_BIG_ENDIAN__ 283,9653
#define __ACCUM_EPSILON__ 284,9688
#define __UINT32_C(285,9724
#define __INTMAX_MAX__ 286,9755
#define __BYTE_ORDER__ 287,9801
#define __FLT_DENORM_MIN__ 288,9849
#define __LLFRACT_IBIT__ 289,9901
#define __INT8_MAX__ 290,9929
#define __UINT_FAST32_TYPE__ 291,9955
#define __CHAR32_TYPE__ 292,9998
#define __FLT_MAX__ 293,10041
#define __USACCUM_FBIT__ 294,10086
#define __INT32_TYPE__ 295,10114
#define __SIZEOF_DOUBLE__ 296,10147
#define __UFRACT_EPSILON__ 297,10176
#define __INTMAX_TYPE__ 298,10214
#define __DEC128_MAX_EXP__ 299,10253
#define __ATOMIC_CONSUME 300,10286
#define __GNUC_MINOR__ 301,10314
#define __UINTMAX_MAX__ 302,10340
#define __DEC32_MANT_DIG__ 303,10389
#define __HA_FBIT__ 304,10419
#define __DBL_MAX_10_EXP__ 305,10442
#define __LDBL_DENORM_MIN__ 306,10474
#define __INT16_C(307,10528
#define __STDC__ 308,10552
#define __ARM_ARCH_4T__ 309,10572
#define __PTRDIFF_TYPE__ 310,10599
#define __LLFRACT_MIN__ 311,10629
#define __ATOMIC_SEQ_CST 312,10671
#define __DA_FBIT__ 313,10699
#define __UINT32_TYPE__ 314,10723
#define __UINTPTR_TYPE__ 315,10766
#define __USA_IBIT__ 316,10805
#define __DEC64_SUBNORMAL_MIN__ 317,10830
#define __ARM_EABI__ 318,10888
#define __DEC128_MANT_DIG__ 319,10912
#define __LDBL_MIN_10_EXP__ 320,10944
#define __SIZEOF_LONG_LONG__ 321,10980
#define __ULACCUM_EPSILON__ 322,11012
#define __SACCUM_IBIT__ 323,11052
#define __GCC_ATOMIC_LLONG_LOCK_FREE 324,11079
#define __LDBL_DIG__ 325,11119
#define __FLT_DECIMAL_DIG__ 326,11144
#define __UINT_FAST16_MAX__ 327,11175
#define __GNUC_GNU_INLINE__ 328,11216
#define __GCC_ATOMIC_SHORT_LOCK_FREE 329,11247
#define __ULLFRACT_MAX__ 330,11287
#define __UINT_FAST8_TYPE__ 331,11340
#define __USFRACT_EPSILON__ 332,11382
#define __ULACCUM_FBIT__ 333,11421
#define __QQ_IBIT__ 334,11450
#define __ATOMIC_ACQ_REL 335,11473
#define __ATOMIC_RELEASE 336,11501

../ChibiOS/test/rt/testbuild/pclint/co-gcc.h,209
#define CO_GCC_H_10,435
typedef char            *__builtin_va_list;__builtin_va_list33,1314
#define LINT_CO_GCC_H_GCC_VERSION 72,2999
#        define __STDC__ 87,3700
#        define __COUNTER__ 97,3984

../ChibiOS/test/rt/testbuild/halconf.h,1345
#define _HALCONF_H_29,1018
#define HAL_USE_PAL 37,1170
#define HAL_USE_ADC 44,1324
#define HAL_USE_CAN 51,1478
#define HAL_USE_DAC 58,1632
#define HAL_USE_EXT 65,1786
#define HAL_USE_GPT 72,1940
#define HAL_USE_I2C 79,2094
#define HAL_USE_I2S 86,2248
#define HAL_USE_ICU 93,2402
#define HAL_USE_MAC 100,2556
#define HAL_USE_MMC_SPI 107,2718
#define HAL_USE_PWM 114,2872
#define HAL_USE_RTC 121,3026
#define HAL_USE_SDC 128,3180
#define HAL_USE_SERIAL 135,3340
#define HAL_USE_SERIAL_USB 142,3513
#define HAL_USE_SPI 149,3667
#define HAL_USE_UART 156,3823
#define HAL_USE_USB 163,3977
#define HAL_USE_WDG 170,4131
#define ADC_USE_WAIT 182,4597
#define ADC_USE_MUTUAL_EXCLUSION 190,4863
#define CAN_USE_SLEEP_MODE 201,5283
#define I2C_USE_MUTUAL_EXCLUSION 212,5717
#define MAC_USE_ZERO_COPY 223,6141
#define MAC_USE_EVENTS 230,6318
#define MMC_NICE_WAITING 246,7063
#define SDC_INIT_RETRY 258,7553
#define SDC_MMC_SUPPORT 267,7815
#define SDC_NICE_WAITING 277,8186
#define SERIAL_DEFAULT_BITRATE 290,8699
#define SERIAL_BUFFERS_SIZE 301,9100
#define SERIAL_USB_BUFFERS_SIZE 316,9741
#define SERIAL_USB_BUFFERS_NUMBER 324,9954
#define SPI_USE_WAIT 336,10416
#define SPI_USE_MUTUAL_EXCLUSION 344,10682
#define UART_USE_WAIT 356,11148
#define UART_USE_MUTUAL_EXCLUSION 364,11418
#define USB_USE_WAIT 376,11884

../ChibiOS/test/rt/testbuild/chconf.h,1768
#define _CHCONF_H_29,971
#define CH_CFG_ST_RESOLUTION 43,1369
#define CH_CFG_ST_FREQUENCY 52,1671
#define CH_CFG_ST_TIMEDELTA 64,2157
#define CH_CFG_TIME_QUANTUM 89,3161
#define CH_CFG_MEMCORE_SIZE 104,3800
#define CH_CFG_NO_IDLE_THREAD 115,4226
#define CH_CFG_OPTIMIZE_SPEED 136,4863
#define CH_CFG_USE_TM 156,5381
#define CH_CFG_USE_REGISTRY 166,5662
#define CH_CFG_USE_WAITEXIT 177,5972
#define CH_CFG_USE_SEMAPHORES 187,6251
#define CH_CFG_USE_SEMAPHORES_PRIORITY 200,6698
#define CH_CFG_USE_MUTEXES 210,6969
#define CH_CFG_USE_MUTEXES_RECURSIVE 222,7342
#define CH_CFG_USE_CONDVARS 234,7700
#define CH_CFG_USE_CONDVARS_TIMEOUT 246,8106
#define CH_CFG_USE_EVENTS 256,8384
#define CH_CFG_USE_EVENTS_TIMEOUT 268,8762
#define CH_CFG_USE_MESSAGES 279,9072
#define CH_CFG_USE_MESSAGES_PRIORITY 292,9506
#define CH_CFG_USE_MAILBOXES 304,9868
#define CH_CFG_USE_QUEUES 314,10143
#define CH_CFG_USE_MEMCORE 325,10450
#define CH_CFG_USE_HEAP 339,10908
#define CH_CFG_USE_MEMPOOLS 350,11222
#define CH_CFG_USE_DYNAMIC 363,11648
#define CH_DBG_STATISTICS 381,12081
#define CH_DBG_SYSTEM_STATE_CHECK 392,12408
#define CH_DBG_ENABLE_CHECKS 403,12733
#define CH_DBG_ENABLE_ASSERTS 415,13157
#define CH_DBG_ENABLE_TRACE 426,13467
#define CH_DBG_ENABLE_STACK_CHECK 440,14012
#define CH_DBG_FILL_THREADS 452,14434
#define CH_DBG_THREADS_PROFILING 465,14907
#define CH_CFG_THREAD_EXTRA_FIELDS 481,15319
#define CH_CFG_THREAD_INIT_HOOK(491,15685
#define CH_CFG_THREAD_EXIT_HOOK(503,16114
#define CH_CFG_CONTEXT_SWITCH_HOOK(511,16394
#define CH_CFG_IDLE_ENTER_HOOK(521,16789
#define CH_CFG_IDLE_LEAVE_HOOK(530,17107
#define CH_CFG_IDLE_LOOP_HOOK(537,17302
#define CH_CFG_SYSTEM_TICK_HOOK(546,17641
#define CH_CFG_SYSTEM_HALT_HOOK(555,17955

../ChibiOS/test/rt/testbmk.h,27
#define _TESTBMK_H_18,662

../ChibiOS/test/rt/testsem.h,27
#define _TESTSEM_H_18,662

../ChibiOS/test/rt/testbmk.c,1501
static semaphore_t sem1;60,1939
static mutex_t mtx1;63,2021
static THD_FUNCTION(66,2053
static THD_FUNCTION(72,2168
static unsigned int msg_loop_test(87,2407
static void bmk1_execute(112,2993
ROMCONST struct testcase testbmk1 125,3328
static void bmk2_execute(141,3715
ROMCONST struct testcase testbmk2 154,4050
static void bmk3_execute(171,4512
ROMCONST struct testcase testbmk3 188,5203
static THD_FUNCTION(206,5728
static void bmk4_execute(219,5972
ROMCONST struct testcase testbmk4 250,6694
static void bmk5_execute(268,7204
ROMCONST struct testcase testbmk5 287,7643
static void bmk6_execute(307,8295
ROMCONST struct testcase testbmk6 326,8723
static THD_FUNCTION(345,9280
static void bmk7_setup(352,9393
static void bmk7_execute(357,9462
ROMCONST struct testcase testbmk7 387,10383
static THD_FUNCTION(405,10852
static void bmk8_execute(419,11110
ROMCONST struct testcase testbmk8 440,11836
static void bmk9_execute(458,12314
ROMCONST struct testcase testbmk9 488,12962
static void tmo(505,13414
static void bmk10_execute(507,13461
ROMCONST struct testcase testbmk10 530,13971
static void bmk11_setup(548,14513
static void bmk11_execute(553,14583
ROMCONST struct testcase testbmk11 577,15088
static void bmk12_setup(596,15638
static void bmk12_execute(601,15705
ROMCONST struct testcase testbmk12 625,16210
static void bmk13_execute(640,16490
ROMCONST struct testcase testbmk13 686,17833
ROMCONST struct testcase * ROMCONST patternbmk[patternbmk696,17998

../ChibiOS/test/rt/testqueues.h,30
#define _TESTQUEUES_H_18,665

../ChibiOS/test/rt/testheap.c,245
#define SIZE 49,1397
static memory_heap_t test_heap;51,1416
static void heap1_setup(64,1810
static void heap1_execute(69,1924
ROMCONST struct testcase testheap1 142,4674
ROMCONST struct testcase * ROMCONST patternheap[patternheap154,4887

../ChibiOS/test/rt/testsys.h,27
#define _TESTSYS_H_18,662

../ChibiOS/os/various/fatfs_bindings/fatfs_syscall.c,215
static semaphore_t ff_sem[ff_sem29,1245
int ff_cre_syncobj(34,1519
int ff_del_syncobj(44,1878
int ff_req_grant(53,2195
void ff_rel_grant(62,2558
void *ff_memalloc(ff_memalloc72,2947
void ff_memfree(80,3255

../ChibiOS/os/various/fatfs_bindings/fatfs_diskio.c,217
#define MMC 31,991
#define SDC 32,1010
DSTATUS disk_initialize 39,1191
DSTATUS disk_status 74,2058
DRESULT disk_read 109,2911
DRESULT disk_write 150,4013
DRESULT disk_ioctl 194,5227
DWORD get_fattime(245,6494

../ChibiOS/os/various/shell.h,402
#define _SHELL_H_26,764
#define SHELL_MAX_LINE_LENGTH 32,902
#define SHELL_MAX_ARGUMENTS 39,1071
typedef void (*shellcmd_t)shellcmd_t45,1174
  const char            *sc_name;sc_name51,1324
  shellcmd_t            sc_function;52,1404
} ShellCommand;53,1484
  BaseSequentialStream  *sc_channel;sc_channel59,1567
  const ShellCommand    *sc_commands;sc_commands61,1727
} ShellConfig;63,1885

../ChibiOS/os/various/devices_lib/accel/lis302dl.h,918
#define _LIS302DL_H_26,799
#define LIS302DL_WHO_AM_I 36,1122
#define LIS302DL_CTRL_REG1 37,1168
#define LIS302DL_CTRL_REG2 38,1214
#define LIS302DL_CTRL_REG3 39,1260
#define LIS302DL_HP_FILTER_RESET 40,1306
#define LIS302DL_STATUS_REG 41,1352
#define LIS302DL_OUTX 42,1398
#define LIS302DL_OUTY 43,1444
#define LIS302DL_OUTZ 44,1490
#define LIS302DL_FF_WU_CFG1 45,1536
#define LIS302DL_FF_WU_SRC1 46,1582
#define LIS302DL_FF_WU_THS1 47,1628
#define LIS302DL_FF_WU_DURATION1 48,1674
#define LIS302DL_FF_WU_CFG2 49,1720
#define LIS302DL_FF_WU_SRC2 50,1766
#define LIS302DL_FF_WU_THS2 51,1812
#define LIS302DL_FF_WU_DURATION2 52,1858
#define LIS302DL_CLICK_CFG 53,1904
#define LIS302DL_CLICK_SRC 54,1950
#define LIS302DL_CLICK_THSY_X 55,1996
#define LIS302DL_CLICK_THSZ 56,2042
#define LIS302DL_CLICK_TIMELIMIT 57,2088
#define LIS302DL_CLICK_LATENCY 58,2134
#define LIS302DL_CLICK_WINDOW 59,2180

../ChibiOS/os/various/devices_lib/accel/lis302dl.c,146
static uint8_t txbuf[txbuf40,1553
static uint8_t rxbuf[rxbuf41,1579
uint8_t lis302dlReadRegister(59,2364
void lis302dlWriteRegister(77,2859

../ChibiOS/os/various/devices_lib/lcd/lcd3310.c,282
const uint8_t  Fonts8x5 41,1568
void lcd3310Init(155,6917
void lcd3310WriteByte(184,8153
void lcd3310Clear(205,8624
void lcd3310SetPosXY(225,9146
void lcd3310WriteChar(242,9639
void lcd3310Contrast 259,10033
void lcd3310WriteText(274,10589
void lcd3310RotateText(290,10955

../ChibiOS/os/various/devices_lib/lcd/lcd3310.h,232
#define _LCD3310_H_26,795
#define LCD3310_X_RES 32,1063
#define LCD3310_Y_RES 33,1106
#define LCD3310_FONT_X_SIZE 35,1151
#define LCD3310_FONT_Y_SIZE 36,1194
#define LCD3310_SEND_CMD 38,1239
#define LCD3310_SEND_DATA 39,1282

../ChibiOS/os/various/evtimer.h,212
#define _EVTIMER_H_26,795
  virtual_timer_t       et_vt;55,1995
  event_source_t        et_es;56,2027
  systime_t             et_interval;57,2059
} event_timer_t;58,2097
static inline void vevtStop(87,3226

../ChibiOS/os/various/shell.c,500
event_source_t shell_terminated;35,901
static char *_strtok(_strtok37,937
static void usage(54,1269
static void list_commands(59,1371
static void cmd_info(67,1551
static void cmd_systime(99,2411
static ShellCommand local_commands[local_commands112,2695
static bool cmdexec(118,2811
static THD_FUNCTION(136,3252
void shellInit(197,4873
void shellExit(211,5132
thread_t *shellCreate(shellCreate233,5897
thread_t *shellCreateStatic(shellCreateStatic250,6463
bool shellGetLine(268,7076

../ChibiOS/os/various/lwip_bindings/lwipthread.c,338
#define PERIODIC_TIMER_ID 79,2905
#define FRAME_RECEIVED_ID 80,2940
thread_reference_t lwip_trp 85,3037
static void low_level_init(95,3222
static err_t low_level_output(112,3698
static struct pbuf *low_level_input(low_level_input141,4424
static err_t ethernetif_init(187,5543
static THD_FUNCTION(222,6638
void lwipInit(326,9879

../ChibiOS/os/various/lwip_bindings/arch/cc.h,473
#define __CC_H__52,2450
typedef uint8_t         u8_t;56,2490
typedef int8_t          s8_t;57,2521
typedef uint16_t        u16_t;58,2552
typedef int16_t         s16_t;59,2584
typedef uint32_t        u32_t;60,2616
typedef int32_t         s32_t;61,2648
typedef uint32_t        mem_ptr_t;62,2680
#define PACK_STRUCT_STRUCT 64,2718
#define LWIP_PLATFORM_DIAG(66,2772
#define LWIP_PLATFORM_ASSERT(67,2803
#define BYTE_ORDER 71,2961
#define LWIP_PROVIDE_ERRNO72,2995

../ChibiOS/os/various/lwip_bindings/arch/perf.h,81
#define __PERF_H__52,2452
#define PERF_START54,2474
#define PERF_STOP(55,2494

../ChibiOS/os/various/lwip_bindings/arch/sys_arch.c,628
void sys_init(63,2672
err_t sys_sem_new(67,2702
void sys_sem_free(81,2990
void sys_sem_signal(88,3107
void sys_sem_signal_S(95,3261
u32_t sys_arch_sem_wait(101,3353
int sys_sem_valid(116,3727
void sys_sem_set_invalid(122,3926
err_t sys_mbox_new(126,3999
void sys_mbox_free(140,4357
void sys_mbox_post(159,4853
err_t sys_mbox_trypost(164,4958
u32_t sys_arch_mbox_fetch(173,5161
u32_t sys_arch_mbox_tryfetch(188,5559
int sys_mbox_valid(195,5739
void sys_mbox_set_invalid(201,5939
sys_thread_t sys_thread_new(205,6017
sys_prot_t sys_arch_protect(236,6875
void sys_arch_unprotect(241,6955
u32_t sys_now(246,7048

../ChibiOS/os/various/lwip_bindings/arch/sys_arch.h,337
#define __SYS_ARCH_H__54,2476
typedef semaphore_t *   sys_sem_t;56,2502
typedef mailbox_t *     sys_mbox_t;57,2538
typedef thread_t *      sys_thread_t;58,2575
typedef syssts_t        sys_prot_t;59,2614
#define SYS_MBOX_NULL 61,2653
#define SYS_THREAD_NULL 62,2693
#define SYS_SEM_NULL 63,2732
#define LWIP_COMPAT_MUTEX 66,2827

../ChibiOS/os/various/lwip_bindings/lwipthread.h,785
#define _LWIPTHREAD_H_25,789
#define LWIP_THREAD_PRIORITY 33,915
#define LWIP_THREAD_STACK_SIZE 40,1086
#define LWIP_LINK_POLL_INTERVAL 47,1251
#define LWIP_IPADDR(54,1400
#define LWIP_GATEWAY(61,1571
#define LWIP_NETMASK(68,1741
#define LWIP_SEND_TIMEOUT 75,1928
#define LWIP_LINK_SPEED 82,2076
#define LWIP_ETHADDR_0 89,2238
#define LWIP_ETHADDR_1 96,2395
#define LWIP_ETHADDR_2 103,2552
#define LWIP_ETHADDR_3 110,2709
#define LWIP_ETHADDR_4 117,2866
#define LWIP_ETHADDR_5 124,3023
#define LWIP_IFNAME0 131,3181
#define LWIP_IFNAME1 138,3337
typedef struct lwipthread_opts 144,3444
  uint8_t       *macaddress;macaddress145,3478
  uint32_t      address;146,3508
  uint32_t      netmask;147,3534
  uint32_t      gateway;148,3560
} lwipthread_opts_t;149,3586

../ChibiOS/os/various/evtimer.c,78
static void tmrcb(48,2023
void evtObjectInit(67,2667
void evtStart(80,3027

../ChibiOS/os/various/syscalls.c,162
int _read_r(70,3106
int _lseek_r(91,3541
int _write_r(103,3760
int _close_r(120,4122
caddr_t _sbrk_r(130,4295
int _fstat_r(152,4708
int _isatty_r(164,4956

../ChibiOS/os/hal/lib/streams/memstreams.h,208
#define _MEMSTREAMS_H_26,795
#define _memory_stream_data 47,1852
struct MemStreamVMT 61,2657
  _base_sequential_stream_methods62,2680
  const struct MemStreamVMT *vmt;vmt72,2859
} MemoryStream;74,2917

../ChibiOS/os/hal/lib/streams/nullstreams.h,207
#define _NULLSTREAMS_H_26,793
#define _null_stream_data 47,1852
struct NullStreamVMT 53,2025
  _base_sequential_stream_methods54,2049
  const struct NullStreamVMT *vmt;vmt64,2228
} NullStream;66,2285

../ChibiOS/os/hal/lib/streams/nullstreams.c,187
static size_t writes(44,1778
static size_t reads(52,1889
static msg_t put(61,2005
static msg_t get(69,2098
static const struct NullStreamVMT vmt 76,2163
void nullObjectInit(87,2619

../ChibiOS/os/hal/lib/streams/chprintf.h,63
#define _CHPRINTF_H_26,780
#define CHPRINTF_USE_FLOAT 34,928

../ChibiOS/os/hal/lib/streams/memstreams.c,185
static size_t writes(46,1803
static size_t reads(56,2037
static msg_t put(66,2274
static msg_t get(76,2476
static const struct MemStreamVMT vmt 87,2684
void msObjectInit(103,3479

../ChibiOS/os/hal/lib/streams/chprintf.c,318
#define MAX_FILLER 34,949
#define FLOAT_PRECISION 35,972
static char *long_to_string_with_divisor(long_to_string_with_divisor37,1001
static char *ch_ltoa(ch_ltoa70,1627
static const long pow10[pow1076,1774
static char *ftoa(ftoa80,1902
int chvprintf(121,3402
int chprintf(302,7494
int chsnprintf(341,8898

../ChibiOS/os/hal/osal/rt/osal.c,0

../ChibiOS/os/rt/ports/ARMCMx/chcore.c,0

main.c,888
#define UNUSED(19,345
static thread_t *shelltp1;shelltp126,503
static NRF24L01Driver nrf24l01;30,607
static mutex_t nrfMutex;31,639
static const uint8_t addr[addr32,664
static uint8_t serialInBuf[serialInBuf33,704
static uint8_t serialOutBuf[serialOutBuf34,763
char messageSequence 35,796
char DATA_PACKET 36,825
char ACKNOWLEDGE 37,850
char MESSAGE_SIZE 38,875
static const SPIConfig nrf24l01SPI 46,1131
static const NRF24L01Config nrf24l01Config 54,1261
static const EXTConfig extcfg 60,1350
static void nrfExtCallback(88,2232
void initNRF24L01(94,2367
static void transceiverThread(127,3335
static void cmd_myecho(149,3925
static void cmd_nrf 159,4100
static const ShellCommand commands[commands248,6262
static const ShellConfig shell_cfg1 254,6368
static void termination_handler(259,6455
static evhandler_t fhandlers[fhandlers272,6845
int main(279,6970

mcuconf.h,6246
#define _MCUCONF_H_18,662
#define STM32F3xx_MCUCONF34,1082
#define STM32_NO_INIT 39,1152
#define STM32_PVD_ENABLE 40,1203
#define STM32_PLS 41,1254
#define STM32_HSI_ENABLED 42,1314
#define STM32_LSI_ENABLED 43,1364
#define STM32_HSE_ENABLED 44,1414
#define STM32_LSE_ENABLED 45,1464
#define STM32_SW 46,1515
#define STM32_PLLSRC 47,1573
#define STM32_PREDIV_VALUE 48,1635
#define STM32_PLLMUL_VALUE 49,1682
#define STM32_HPRE 50,1729
#define STM32_PPRE1 51,1790
#define STM32_PPRE2 52,1852
#define STM32_MCOSEL 53,1914
#define STM32_ADC12PRES 54,1980
#define STM32_ADC34PRES 55,2046
#define STM32_USART1SW 56,2112
#define STM32_USART2SW 57,2177
#define STM32_USART3SW 58,2242
#define STM32_UART4SW 59,2307
#define STM32_UART5SW 60,2371
#define STM32_I2C1SW 61,2435
#define STM32_I2C2SW 62,2500
#define STM32_TIM1SW 63,2565
#define STM32_TIM8SW 64,2629
#define STM32_RTCSEL 65,2693
#define STM32_USB_CLOCK_REQUIRED 66,2755
#define STM32_USBPRE 67,2805
#define STM32_ADC_DUAL_MODE 72,2913
#define STM32_ADC_COMPACT_SAMPLES 73,2964
#define STM32_ADC_USE_ADC1 74,3015
#define STM32_ADC_USE_ADC2 75,3066
#define STM32_ADC_USE_ADC3 76,3117
#define STM32_ADC_USE_ADC4 77,3168
#define STM32_ADC_ADC1_DMA_STREAM 78,3219
#define STM32_ADC_ADC2_DMA_STREAM 79,3290
#define STM32_ADC_ADC3_DMA_STREAM 80,3361
#define STM32_ADC_ADC4_DMA_STREAM 81,3432
#define STM32_ADC_ADC1_DMA_PRIORITY 82,3503
#define STM32_ADC_ADC2_DMA_PRIORITY 83,3550
#define STM32_ADC_ADC3_DMA_PRIORITY 84,3597
#define STM32_ADC_ADC4_DMA_PRIORITY 85,3644
#define STM32_ADC_ADC12_IRQ_PRIORITY 86,3691
#define STM32_ADC_ADC3_IRQ_PRIORITY 87,3738
#define STM32_ADC_ADC4_IRQ_PRIORITY 88,3785
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 89,3832
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY 90,3879
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY 91,3926
#define STM32_ADC_ADC4_DMA_IRQ_PRIORITY 92,3973
#define STM32_ADC_ADC12_CLOCK_MODE 93,4020
#define STM32_ADC_ADC34_CLOCK_MODE 94,4089
#define STM32_CAN_USE_CAN1 99,4201
#define STM32_CAN_CAN1_IRQ_PRIORITY 100,4252
#define STM32_EXT_EXTI0_IRQ_PRIORITY 105,4343
#define STM32_EXT_EXTI1_IRQ_PRIORITY 106,4390
#define STM32_EXT_EXTI2_IRQ_PRIORITY 107,4437
#define STM32_EXT_EXTI3_IRQ_PRIORITY 108,4484
#define STM32_EXT_EXTI4_IRQ_PRIORITY 109,4531
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 110,4578
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 111,4625
#define STM32_EXT_EXTI16_IRQ_PRIORITY 112,4672
#define STM32_EXT_EXTI17_IRQ_PRIORITY 113,4719
#define STM32_EXT_EXTI18_IRQ_PRIORITY 114,4766
#define STM32_EXT_EXTI19_IRQ_PRIORITY 115,4813
#define STM32_EXT_EXTI20_IRQ_PRIORITY 116,4860
#define STM32_EXT_EXTI21_22_29_IRQ_PRIORITY 117,4907
#define STM32_EXT_EXTI30_32_IRQ_PRIORITY 118,4954
#define STM32_EXT_EXTI33_IRQ_PRIORITY 119,5001
#define STM32_GPT_USE_TIM1 124,5091
#define STM32_GPT_USE_TIM2 125,5142
#define STM32_GPT_USE_TIM3 126,5193
#define STM32_GPT_USE_TIM4 127,5244
#define STM32_GPT_USE_TIM6 128,5295
#define STM32_GPT_USE_TIM7 129,5346
#define STM32_GPT_USE_TIM8 130,5397
#define STM32_GPT_TIM1_IRQ_PRIORITY 131,5448
#define STM32_GPT_TIM2_IRQ_PRIORITY 132,5495
#define STM32_GPT_TIM3_IRQ_PRIORITY 133,5542
#define STM32_GPT_TIM4_IRQ_PRIORITY 134,5589
#define STM32_GPT_TIM6_IRQ_PRIORITY 135,5636
#define STM32_GPT_TIM7_IRQ_PRIORITY 136,5683
#define STM32_GPT_TIM8_IRQ_PRIORITY 137,5730
#define STM32_I2C_USE_I2C1 142,5820
#define STM32_I2C_USE_I2C2 143,5871
#define STM32_I2C_BUSY_TIMEOUT 144,5922
#define STM32_I2C_I2C1_IRQ_PRIORITY 145,5970
#define STM32_I2C_I2C2_IRQ_PRIORITY 146,6018
#define STM32_I2C_USE_DMA 147,6066
#define STM32_I2C_I2C1_DMA_PRIORITY 148,6116
#define STM32_I2C_I2C2_DMA_PRIORITY 149,6163
#define STM32_I2C_DMA_ERROR_HOOK(150,6210
#define STM32_ICU_USE_TIM1 155,6325
#define STM32_ICU_USE_TIM2 156,6376
#define STM32_ICU_USE_TIM3 157,6427
#define STM32_ICU_USE_TIM4 158,6478
#define STM32_ICU_USE_TIM8 159,6529
#define STM32_ICU_TIM1_IRQ_PRIORITY 160,6580
#define STM32_ICU_TIM2_IRQ_PRIORITY 161,6627
#define STM32_ICU_TIM3_IRQ_PRIORITY 162,6674
#define STM32_ICU_TIM4_IRQ_PRIORITY 163,6721
#define STM32_ICU_TIM8_IRQ_PRIORITY 164,6768
#define STM32_PWM_USE_ADVANCED 169,6858
#define STM32_PWM_USE_TIM1 170,6909
#define STM32_PWM_USE_TIM2 171,6960
#define STM32_PWM_USE_TIM3 172,7011
#define STM32_PWM_USE_TIM4 173,7062
#define STM32_PWM_USE_TIM8 174,7113
#define STM32_PWM_TIM1_IRQ_PRIORITY 175,7164
#define STM32_PWM_TIM2_IRQ_PRIORITY 176,7211
#define STM32_PWM_TIM3_IRQ_PRIORITY 177,7258
#define STM32_PWM_TIM4_IRQ_PRIORITY 178,7305
#define STM32_PWM_TIM8_IRQ_PRIORITY 179,7352
#define STM32_SERIAL_USE_USART1 184,7445
#define STM32_SERIAL_USE_USART2 185,7495
#define STM32_SERIAL_USE_USART3 186,7546
#define STM32_SERIAL_USE_UART4 187,7597
#define STM32_SERIAL_USE_UART5 188,7648
#define STM32_SERIAL_USART1_PRIORITY 189,7699
#define STM32_SERIAL_USART2_PRIORITY 190,7747
#define STM32_SERIAL_USART3_PRIORITY 191,7795
#define STM32_SERIAL_UART4_PRIORITY 192,7843
#define STM32_SERIAL_UART5_PRIORITY 193,7891
#define STM32_SPI_USE_SPI1 198,7982
#define STM32_SPI_USE_SPI2 199,8032
#define STM32_SPI_USE_SPI3 200,8083
#define STM32_SPI_SPI1_DMA_PRIORITY 201,8133
#define STM32_SPI_SPI2_DMA_PRIORITY 202,8180
#define STM32_SPI_SPI3_DMA_PRIORITY 203,8227
#define STM32_SPI_SPI1_IRQ_PRIORITY 204,8274
#define STM32_SPI_SPI2_IRQ_PRIORITY 205,8322
#define STM32_SPI_SPI3_IRQ_PRIORITY 206,8370
#define STM32_SPI_DMA_ERROR_HOOK(207,8418
#define STM32_ST_IRQ_PRIORITY 212,8532
#define STM32_ST_USE_TIMER 213,8579
#define STM32_UART_USE_USART1 218,8670
#define STM32_UART_USE_USART2 219,8721
#define STM32_UART_USE_USART3 220,8772
#define STM32_UART_USART1_IRQ_PRIORITY 221,8823
#define STM32_UART_USART2_IRQ_PRIORITY 222,8871
#define STM32_UART_USART3_IRQ_PRIORITY 223,8919
#define STM32_UART_USART1_DMA_PRIORITY 224,8967
#define STM32_UART_USART2_DMA_PRIORITY 225,9014
#define STM32_UART_USART3_DMA_PRIORITY 226,9061
#define STM32_UART_DMA_ERROR_HOOK(227,9108
#define STM32_USB_USE_USB1 232,9223
#define STM32_USB_LOW_POWER_ON_SUSPEND 233,9274
#define STM32_USB_USB1_HP_IRQ_PRIORITY 234,9325
#define STM32_USB_USB1_LP_IRQ_PRIORITY 235,9373
#define STM32_WDG_USE_IWDG 240,9464

nrf24l01.c,1417
static size_t writet(25,710
static size_t readt(79,2187
static msg_t putt(167,4720
static msg_t gett(173,4861
static size_t write(201,5416
static size_t read(205,5535
static msg_t put(209,5646
static msg_t get(213,5738
static const struct NRF24L01ChannelVMT vmt 217,5816
void nrf24l01ObjectInit(221,5919
void nrf24l01Start(233,6205
void nrf24l01WriteRegister(237,6306
uint8_t nrf24l01ReadRegister(246,6597
void nrf24l01WriteAddressRegister(258,6930
void nrf24l01ReadAddressRegister(268,7267
uint8_t nrf24l01GetStatus(278,7600
void nrf24l01PowerUp(289,7870
void nrf24l01PowerDown(296,8098
void nrf24l01SetupRetransmit(303,8331
void nrf24l01SetChannel(309,8564
void nrf24l01ClearIRQ(315,8752
void nrf24l01SetRXAddress(320,8957
void nrf24l01SetTXAddress(328,9300
void nrf24l01SetPayloadSize(332,9449
uint8_t nrf24l01GetFIFOStatus(339,9654
void nrf24l01EnableDynamicSize(343,9774
void nrf24l01EnableDynamicPipeSize(359,10226
void nrf24l01DisableDynamicSize(366,10478
void nrf24l01DisableDynamicPipeSize(373,10720
void nrf24l01ReadPayload(380,10976
void nrf24l01WritePayload(396,11399
void nrf24l01ToggleFeatures(409,11746
void nrf24l01FlushRX(418,11991
void nrf24l01FlushTX(427,12219
uint8_t nrf24l01GetSize(436,12447
void nrf24l01EnterRX(447,12744
void nrf24l01EnterTX(461,13185
void nrf24l01EnterStandby(475,13626
void nrf24l01EnablePipes(481,13802
void nrf24l01ExtIRQ(488,14055

nrf24l01.h,3552
#define _NRF24L01_H_20,673
#define NRF24L01_CMD_R_REGISTER 27,775
#define NRF24L01_CMD_W_REGISTER 28,812
#define NRF24L01_CMD_R_RX_PAYLOAD 29,849
#define NRF24L01_CMD_W_TX_PAYLOAD 30,888
#define NRF24L01_CMD_FLUSH_TX 31,927
#define NRF24L01_CMD_FLUSH_RX 32,962
#define NRF24L01_CMD_REUSE_TX_PL 33,997
#define NRF24L01_CMD_ACTIVATE 34,1035
#define NRF24L01_CMD_R_RX_PL_WID 35,1070
#define NRF24L01_CMD_W_ACK_PAYLOAD 36,1108
#define NRF24L01_CMD_W_TX_PAYLOAD_NO_ACK 37,1148
#define NRF24L01_CMD_NOP 38,1194
#define NRF24L01_REG_CONFIG 40,1225
#define NRF24L01_REG_EN_AA 41,1258
#define NRF24L01_REG_EN_RXADDR 42,1290
#define NRF24L01_REG_SETUP_AW 43,1326
#define NRF24L01_REG_SETUP_RETR 44,1361
#define NRF24L01_REG_RF_CH 45,1398
#define NRF24L01_REG_RF_SETUP 46,1430
#define NRF24L01_REG_STATUS 47,1465
#define NRF24L01_REG_OBSERVE_TX 48,1498
#define NRF24L01_REG_CD 49,1535
#define NRF24L01_REG_RX_ADDR_P0 50,1564
#define NRF24L01_REG_RX_ADDR_P1 51,1601
#define NRF24L01_REG_RX_ADDR_P2 52,1638
#define NRF24L01_REG_RX_ADDR_P3 53,1675
#define NRF24L01_REG_RX_ADDR_P4 54,1712
#define NRF24L01_REG_RX_ADDR_P5 55,1749
#define NRF24L01_REG_TX_ADDR 56,1786
#define NRF24L01_REG_RX_PW_P0 57,1820
#define NRF24L01_REG_RX_PW_P1 58,1855
#define NRF24L01_REG_RX_PW_P2 59,1890
#define NRF24L01_REG_RX_PW_P3 60,1925
#define NRF24L01_REG_RX_PW_P4 61,1960
#define NRF24L01_REG_RX_PW_P5 62,1995
#define NRF24L01_REG_FIFO_STATUS 63,2030
#define NRF24L01_REG_DYNPD 64,2068
#define NRF24L01_REG_FEATURE 65,2100
#define NRF24L01_MASK_RX_DR 68,2145
#define NRF24L01_MASK_TX_DS 69,2178
#define NRF24L01_MASK_MAX_RT 70,2211
#define NRF24L01_EN_CRC 71,2245
#define NRF24L01_CRCO 72,2274
#define NRF24L01_PWR_UP 73,2301
#define NRF24L01_PRIM_RX 74,2330
#define NRF24L01_ENAA_P5 77,2370
#define NRF24L01_ENAA_P4 78,2400
#define NRF24L01_ENAA_P3 79,2430
#define NRF24L01_ENAA_P2 80,2460
#define NRF24L01_ENAA_P1 81,2490
#define NRF24L01_ENAA_P0 82,2520
#define NRF24L01_ERX_P5 85,2564
#define NRF24L01_ERX_P4 86,2593
#define NRF24L01_ERX_P3 87,2622
#define NRF24L01_ERX_P2 88,2651
#define NRF24L01_ERX_P1 89,2680
#define NRF24L01_ERX_P0 90,2709
#define NRF24L01_PLL_LOCK 93,2751
#define NRF24L01_RF_DR 94,2782
#define NRF24L01_RF_PWR 95,2809
#define NRF24L01_LNA_HCURR 96,2837
#define NRF24L01_RX_DR 99,2880
#define NRF24L01_TX_DS 100,2908
#define NRF24L01_MAX_RT 101,2936
#define NRF24L01_RX_P_NO 102,2965
#define NRF24L01_TX_FULL 103,2995
#define NRF24L01_FIFO_TX_REUSE 106,3041
#define NRF24L01_FIFO_TX_FULL 107,3077
#define NRF24L01_FIFO_TX_EMPTY 108,3112
#define NRF24L01_FIFO_RX_FULL 109,3148
#define NRF24L01_FIFO_RX_EMPTY 110,3183
#define NRF24L01_EN_DPL 113,3231
#define NRF24L01_EN_ACK_PAY 114,3259
#define NRF24L01_EN_DYN_ACK 115,3291
#define NRF24L01_EVENT_IRQ 117,3324
    SPIDriver             *spip;spip122,3375
    ioportid_t            cePort;123,3408
    uint16_t              cePad;124,3442
} NRF24L01Config;125,3475
struct NRF24L01ChannelVMT127,3494
    _base_asynchronous_channel_methods129,3522
struct NRF24L01Channel134,3590
    const struct NRF24L01ChannelVMT *vmt;vmt136,3615
    struct NRF24L01Driver *nrfp;nrfp137,3657
    uint8_t rxBuf[rxBuf138,3690
    uint8_t rxBufCount;139,3713
    _base_asynchronous_channel_data140,3737
struct NRF24L01Driver143,3777
    struct NRF24L01Channel channels[channels145,3801
    event_source_t eventSource;146,3841
    const NRF24L01Config  *config;config147,3873
typedef struct NRF24L01Driver NRF24L01Driver;150,3912

halconf.h,1345
#define _HALCONF_H_29,1018
#define HAL_USE_PAL 37,1166
#define HAL_USE_ADC 44,1319
#define HAL_USE_CAN 51,1473
#define HAL_USE_DAC 58,1627
#define HAL_USE_EXT 65,1781
#define HAL_USE_GPT 72,1934
#define HAL_USE_I2C 79,2088
#define HAL_USE_I2S 86,2242
#define HAL_USE_ICU 93,2396
#define HAL_USE_MAC 100,2550
#define HAL_USE_MMC_SPI 107,2712
#define HAL_USE_PWM 114,2866
#define HAL_USE_RTC 121,3020
#define HAL_USE_SDC 128,3174
#define HAL_USE_SERIAL 135,3334
#define HAL_USE_SERIAL_USB 142,3506
#define HAL_USE_SPI 149,3660
#define HAL_USE_UART 156,3815
#define HAL_USE_USB 163,3969
#define HAL_USE_WDG 170,4123
#define ADC_USE_WAIT 182,4589
#define ADC_USE_MUTUAL_EXCLUSION 190,4855
#define CAN_USE_SLEEP_MODE 201,5275
#define I2C_USE_MUTUAL_EXCLUSION 212,5709
#define MAC_USE_ZERO_COPY 223,6133
#define MAC_USE_EVENTS 230,6310
#define MMC_NICE_WAITING 246,7055
#define SDC_INIT_RETRY 258,7545
#define SDC_MMC_SUPPORT 267,7807
#define SDC_NICE_WAITING 277,8178
#define SERIAL_DEFAULT_BITRATE 290,8691
#define SERIAL_BUFFERS_SIZE 301,9092
#define SERIAL_USB_BUFFERS_SIZE 316,9733
#define SERIAL_USB_BUFFERS_NUMBER 324,9946
#define SPI_USE_WAIT 336,10408
#define SPI_USE_MUTUAL_EXCLUSION 344,10674
#define UART_USE_WAIT 356,11140
#define UART_USE_MUTUAL_EXCLUSION 364,11410
#define USB_USE_WAIT 376,11876

chconf.h,1762
#define _CHCONF_H_29,971
#define CH_CFG_ST_RESOLUTION 42,1309
#define CH_CFG_ST_FREQUENCY 49,1544
#define CH_CFG_ST_TIMEDELTA 59,1964
#define CH_CFG_TIME_QUANTUM 82,2901
#define CH_CFG_MEMCORE_SIZE 95,3472
#define CH_CFG_NO_IDLE_THREAD 104,3823
#define CH_CFG_OPTIMIZE_SPEED 123,4391
#define CH_CFG_USE_TM 141,4848
#define CH_CFG_USE_REGISTRY 149,5062
#define CH_CFG_USE_WAITEXIT 158,5305
#define CH_CFG_USE_SEMAPHORES 166,5515
#define CH_CFG_USE_SEMAPHORES_PRIORITY 177,5884
#define CH_CFG_USE_MUTEXES 185,6089
#define CH_CFG_USE_MUTEXES_RECURSIVE 194,6341
#define CH_CFG_USE_CONDVARS 204,6632
#define CH_CFG_USE_CONDVARS_TIMEOUT 214,6963
#define CH_CFG_USE_EVENTS 222,7176
#define CH_CFG_USE_EVENTS_TIMEOUT 232,7481
#define CH_CFG_USE_MESSAGES 241,7724
#define CH_CFG_USE_MESSAGES_PRIORITY 252,8082
#define CH_CFG_USE_MAILBOXES 262,8376
#define CH_CFG_USE_QUEUES 270,8586
#define CH_CFG_USE_MEMCORE 279,8827
#define CH_CFG_USE_HEAP 291,9222
#define CH_CFG_USE_MEMPOOLS 300,9469
#define CH_CFG_USE_DYNAMIC 311,9829
#define CH_DBG_STATISTICS 327,10197
#define CH_DBG_SYSTEM_STATE_CHECK 336,10451
#define CH_DBG_ENABLE_CHECKS 345,10708
#define CH_DBG_ENABLE_ASSERTS 355,11063
#define CH_DBG_ENABLE_TRACE 364,11306
#define CH_DBG_ENABLE_STACK_CHECK 376,11778
#define CH_DBG_FILL_THREADS 386,12133
#define CH_DBG_THREADS_PROFILING 397,12534
#define CH_CFG_THREAD_EXTRA_FIELDS 412,12939
#define CH_CFG_THREAD_INIT_HOOK(422,13305
#define CH_CFG_THREAD_EXIT_HOOK(434,13734
#define CH_CFG_CONTEXT_SWITCH_HOOK(442,14014
#define CH_CFG_IDLE_ENTER_HOOK(452,14409
#define CH_CFG_IDLE_LEAVE_HOOK(461,14727
#define CH_CFG_IDLE_LOOP_HOOK(468,14922
#define CH_CFG_SYSTEM_TICK_HOOK(477,15261
#define CH_CFG_SYSTEM_HALT_HOOK(486,15575

main.c,888
#define UNUSED(19,345
static thread_t *shelltp1;shelltp126,503
static NRF24L01Driver nrf24l01;30,607
static mutex_t nrfMutex;31,639
static const uint8_t addr[addr32,664
static uint8_t serialInBuf[serialInBuf33,704
static uint8_t serialOutBuf[serialOutBuf34,763
char messageSequence 35,796
char DATA_PACKET 36,825
char ACKNOWLEDGE 37,850
char MESSAGE_SIZE 38,875
static const SPIConfig nrf24l01SPI 46,1131
static const NRF24L01Config nrf24l01Config 54,1261
static const EXTConfig extcfg 60,1350
static void nrfExtCallback(88,2232
void initNRF24L01(94,2367
static void transceiverThread(127,3335
static void cmd_myecho(149,3925
static void cmd_nrf 159,4100
static const ShellCommand commands[commands248,6262
static const ShellConfig shell_cfg1 254,6368
static void termination_handler(259,6455
static evhandler_t fhandlers[fhandlers272,6845
int main(279,6970

mcuconf.h,6246
#define _MCUCONF_H_18,662
#define STM32F3xx_MCUCONF34,1082
#define STM32_NO_INIT 39,1152
#define STM32_PVD_ENABLE 40,1203
#define STM32_PLS 41,1254
#define STM32_HSI_ENABLED 42,1314
#define STM32_LSI_ENABLED 43,1364
#define STM32_HSE_ENABLED 44,1414
#define STM32_LSE_ENABLED 45,1464
#define STM32_SW 46,1515
#define STM32_PLLSRC 47,1573
#define STM32_PREDIV_VALUE 48,1635
#define STM32_PLLMUL_VALUE 49,1682
#define STM32_HPRE 50,1729
#define STM32_PPRE1 51,1790
#define STM32_PPRE2 52,1852
#define STM32_MCOSEL 53,1914
#define STM32_ADC12PRES 54,1980
#define STM32_ADC34PRES 55,2046
#define STM32_USART1SW 56,2112
#define STM32_USART2SW 57,2177
#define STM32_USART3SW 58,2242
#define STM32_UART4SW 59,2307
#define STM32_UART5SW 60,2371
#define STM32_I2C1SW 61,2435
#define STM32_I2C2SW 62,2500
#define STM32_TIM1SW 63,2565
#define STM32_TIM8SW 64,2629
#define STM32_RTCSEL 65,2693
#define STM32_USB_CLOCK_REQUIRED 66,2755
#define STM32_USBPRE 67,2805
#define STM32_ADC_DUAL_MODE 72,2913
#define STM32_ADC_COMPACT_SAMPLES 73,2964
#define STM32_ADC_USE_ADC1 74,3015
#define STM32_ADC_USE_ADC2 75,3066
#define STM32_ADC_USE_ADC3 76,3117
#define STM32_ADC_USE_ADC4 77,3168
#define STM32_ADC_ADC1_DMA_STREAM 78,3219
#define STM32_ADC_ADC2_DMA_STREAM 79,3290
#define STM32_ADC_ADC3_DMA_STREAM 80,3361
#define STM32_ADC_ADC4_DMA_STREAM 81,3432
#define STM32_ADC_ADC1_DMA_PRIORITY 82,3503
#define STM32_ADC_ADC2_DMA_PRIORITY 83,3550
#define STM32_ADC_ADC3_DMA_PRIORITY 84,3597
#define STM32_ADC_ADC4_DMA_PRIORITY 85,3644
#define STM32_ADC_ADC12_IRQ_PRIORITY 86,3691
#define STM32_ADC_ADC3_IRQ_PRIORITY 87,3738
#define STM32_ADC_ADC4_IRQ_PRIORITY 88,3785
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 89,3832
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY 90,3879
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY 91,3926
#define STM32_ADC_ADC4_DMA_IRQ_PRIORITY 92,3973
#define STM32_ADC_ADC12_CLOCK_MODE 93,4020
#define STM32_ADC_ADC34_CLOCK_MODE 94,4089
#define STM32_CAN_USE_CAN1 99,4201
#define STM32_CAN_CAN1_IRQ_PRIORITY 100,4252
#define STM32_EXT_EXTI0_IRQ_PRIORITY 105,4343
#define STM32_EXT_EXTI1_IRQ_PRIORITY 106,4390
#define STM32_EXT_EXTI2_IRQ_PRIORITY 107,4437
#define STM32_EXT_EXTI3_IRQ_PRIORITY 108,4484
#define STM32_EXT_EXTI4_IRQ_PRIORITY 109,4531
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 110,4578
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 111,4625
#define STM32_EXT_EXTI16_IRQ_PRIORITY 112,4672
#define STM32_EXT_EXTI17_IRQ_PRIORITY 113,4719
#define STM32_EXT_EXTI18_IRQ_PRIORITY 114,4766
#define STM32_EXT_EXTI19_IRQ_PRIORITY 115,4813
#define STM32_EXT_EXTI20_IRQ_PRIORITY 116,4860
#define STM32_EXT_EXTI21_22_29_IRQ_PRIORITY 117,4907
#define STM32_EXT_EXTI30_32_IRQ_PRIORITY 118,4954
#define STM32_EXT_EXTI33_IRQ_PRIORITY 119,5001
#define STM32_GPT_USE_TIM1 124,5091
#define STM32_GPT_USE_TIM2 125,5142
#define STM32_GPT_USE_TIM3 126,5193
#define STM32_GPT_USE_TIM4 127,5244
#define STM32_GPT_USE_TIM6 128,5295
#define STM32_GPT_USE_TIM7 129,5346
#define STM32_GPT_USE_TIM8 130,5397
#define STM32_GPT_TIM1_IRQ_PRIORITY 131,5448
#define STM32_GPT_TIM2_IRQ_PRIORITY 132,5495
#define STM32_GPT_TIM3_IRQ_PRIORITY 133,5542
#define STM32_GPT_TIM4_IRQ_PRIORITY 134,5589
#define STM32_GPT_TIM6_IRQ_PRIORITY 135,5636
#define STM32_GPT_TIM7_IRQ_PRIORITY 136,5683
#define STM32_GPT_TIM8_IRQ_PRIORITY 137,5730
#define STM32_I2C_USE_I2C1 142,5820
#define STM32_I2C_USE_I2C2 143,5871
#define STM32_I2C_BUSY_TIMEOUT 144,5922
#define STM32_I2C_I2C1_IRQ_PRIORITY 145,5970
#define STM32_I2C_I2C2_IRQ_PRIORITY 146,6018
#define STM32_I2C_USE_DMA 147,6066
#define STM32_I2C_I2C1_DMA_PRIORITY 148,6116
#define STM32_I2C_I2C2_DMA_PRIORITY 149,6163
#define STM32_I2C_DMA_ERROR_HOOK(150,6210
#define STM32_ICU_USE_TIM1 155,6325
#define STM32_ICU_USE_TIM2 156,6376
#define STM32_ICU_USE_TIM3 157,6427
#define STM32_ICU_USE_TIM4 158,6478
#define STM32_ICU_USE_TIM8 159,6529
#define STM32_ICU_TIM1_IRQ_PRIORITY 160,6580
#define STM32_ICU_TIM2_IRQ_PRIORITY 161,6627
#define STM32_ICU_TIM3_IRQ_PRIORITY 162,6674
#define STM32_ICU_TIM4_IRQ_PRIORITY 163,6721
#define STM32_ICU_TIM8_IRQ_PRIORITY 164,6768
#define STM32_PWM_USE_ADVANCED 169,6858
#define STM32_PWM_USE_TIM1 170,6909
#define STM32_PWM_USE_TIM2 171,6960
#define STM32_PWM_USE_TIM3 172,7011
#define STM32_PWM_USE_TIM4 173,7062
#define STM32_PWM_USE_TIM8 174,7113
#define STM32_PWM_TIM1_IRQ_PRIORITY 175,7164
#define STM32_PWM_TIM2_IRQ_PRIORITY 176,7211
#define STM32_PWM_TIM3_IRQ_PRIORITY 177,7258
#define STM32_PWM_TIM4_IRQ_PRIORITY 178,7305
#define STM32_PWM_TIM8_IRQ_PRIORITY 179,7352
#define STM32_SERIAL_USE_USART1 184,7445
#define STM32_SERIAL_USE_USART2 185,7495
#define STM32_SERIAL_USE_USART3 186,7546
#define STM32_SERIAL_USE_UART4 187,7597
#define STM32_SERIAL_USE_UART5 188,7648
#define STM32_SERIAL_USART1_PRIORITY 189,7699
#define STM32_SERIAL_USART2_PRIORITY 190,7747
#define STM32_SERIAL_USART3_PRIORITY 191,7795
#define STM32_SERIAL_UART4_PRIORITY 192,7843
#define STM32_SERIAL_UART5_PRIORITY 193,7891
#define STM32_SPI_USE_SPI1 198,7982
#define STM32_SPI_USE_SPI2 199,8032
#define STM32_SPI_USE_SPI3 200,8083
#define STM32_SPI_SPI1_DMA_PRIORITY 201,8133
#define STM32_SPI_SPI2_DMA_PRIORITY 202,8180
#define STM32_SPI_SPI3_DMA_PRIORITY 203,8227
#define STM32_SPI_SPI1_IRQ_PRIORITY 204,8274
#define STM32_SPI_SPI2_IRQ_PRIORITY 205,8322
#define STM32_SPI_SPI3_IRQ_PRIORITY 206,8370
#define STM32_SPI_DMA_ERROR_HOOK(207,8418
#define STM32_ST_IRQ_PRIORITY 212,8532
#define STM32_ST_USE_TIMER 213,8579
#define STM32_UART_USE_USART1 218,8670
#define STM32_UART_USE_USART2 219,8721
#define STM32_UART_USE_USART3 220,8772
#define STM32_UART_USART1_IRQ_PRIORITY 221,8823
#define STM32_UART_USART2_IRQ_PRIORITY 222,8871
#define STM32_UART_USART3_IRQ_PRIORITY 223,8919
#define STM32_UART_USART1_DMA_PRIORITY 224,8967
#define STM32_UART_USART2_DMA_PRIORITY 225,9014
#define STM32_UART_USART3_DMA_PRIORITY 226,9061
#define STM32_UART_DMA_ERROR_HOOK(227,9108
#define STM32_USB_USE_USB1 232,9223
#define STM32_USB_LOW_POWER_ON_SUSPEND 233,9274
#define STM32_USB_USB1_HP_IRQ_PRIORITY 234,9325
#define STM32_USB_USB1_LP_IRQ_PRIORITY 235,9373
#define STM32_WDG_USE_IWDG 240,9464

nrf24l01.c,1417
static size_t writet(25,710
static size_t readt(79,2187
static msg_t putt(167,4720
static msg_t gett(173,4861
static size_t write(201,5416
static size_t read(205,5535
static msg_t put(209,5646
static msg_t get(213,5738
static const struct NRF24L01ChannelVMT vmt 217,5816
void nrf24l01ObjectInit(221,5919
void nrf24l01Start(233,6205
void nrf24l01WriteRegister(237,6306
uint8_t nrf24l01ReadRegister(246,6597
void nrf24l01WriteAddressRegister(258,6930
void nrf24l01ReadAddressRegister(268,7267
uint8_t nrf24l01GetStatus(278,7600
void nrf24l01PowerUp(289,7870
void nrf24l01PowerDown(296,8098
void nrf24l01SetupRetransmit(303,8331
void nrf24l01SetChannel(309,8564
void nrf24l01ClearIRQ(315,8752
void nrf24l01SetRXAddress(320,8957
void nrf24l01SetTXAddress(328,9300
void nrf24l01SetPayloadSize(332,9449
uint8_t nrf24l01GetFIFOStatus(339,9654
void nrf24l01EnableDynamicSize(343,9774
void nrf24l01EnableDynamicPipeSize(359,10226
void nrf24l01DisableDynamicSize(366,10478
void nrf24l01DisableDynamicPipeSize(373,10720
void nrf24l01ReadPayload(380,10976
void nrf24l01WritePayload(396,11399
void nrf24l01ToggleFeatures(409,11746
void nrf24l01FlushRX(418,11991
void nrf24l01FlushTX(427,12219
uint8_t nrf24l01GetSize(436,12447
void nrf24l01EnterRX(447,12744
void nrf24l01EnterTX(461,13185
void nrf24l01EnterStandby(475,13626
void nrf24l01EnablePipes(481,13802
void nrf24l01ExtIRQ(488,14055

nrf24l01.h,3552
#define _NRF24L01_H_20,673
#define NRF24L01_CMD_R_REGISTER 27,775
#define NRF24L01_CMD_W_REGISTER 28,812
#define NRF24L01_CMD_R_RX_PAYLOAD 29,849
#define NRF24L01_CMD_W_TX_PAYLOAD 30,888
#define NRF24L01_CMD_FLUSH_TX 31,927
#define NRF24L01_CMD_FLUSH_RX 32,962
#define NRF24L01_CMD_REUSE_TX_PL 33,997
#define NRF24L01_CMD_ACTIVATE 34,1035
#define NRF24L01_CMD_R_RX_PL_WID 35,1070
#define NRF24L01_CMD_W_ACK_PAYLOAD 36,1108
#define NRF24L01_CMD_W_TX_PAYLOAD_NO_ACK 37,1148
#define NRF24L01_CMD_NOP 38,1194
#define NRF24L01_REG_CONFIG 40,1225
#define NRF24L01_REG_EN_AA 41,1258
#define NRF24L01_REG_EN_RXADDR 42,1290
#define NRF24L01_REG_SETUP_AW 43,1326
#define NRF24L01_REG_SETUP_RETR 44,1361
#define NRF24L01_REG_RF_CH 45,1398
#define NRF24L01_REG_RF_SETUP 46,1430
#define NRF24L01_REG_STATUS 47,1465
#define NRF24L01_REG_OBSERVE_TX 48,1498
#define NRF24L01_REG_CD 49,1535
#define NRF24L01_REG_RX_ADDR_P0 50,1564
#define NRF24L01_REG_RX_ADDR_P1 51,1601
#define NRF24L01_REG_RX_ADDR_P2 52,1638
#define NRF24L01_REG_RX_ADDR_P3 53,1675
#define NRF24L01_REG_RX_ADDR_P4 54,1712
#define NRF24L01_REG_RX_ADDR_P5 55,1749
#define NRF24L01_REG_TX_ADDR 56,1786
#define NRF24L01_REG_RX_PW_P0 57,1820
#define NRF24L01_REG_RX_PW_P1 58,1855
#define NRF24L01_REG_RX_PW_P2 59,1890
#define NRF24L01_REG_RX_PW_P3 60,1925
#define NRF24L01_REG_RX_PW_P4 61,1960
#define NRF24L01_REG_RX_PW_P5 62,1995
#define NRF24L01_REG_FIFO_STATUS 63,2030
#define NRF24L01_REG_DYNPD 64,2068
#define NRF24L01_REG_FEATURE 65,2100
#define NRF24L01_MASK_RX_DR 68,2145
#define NRF24L01_MASK_TX_DS 69,2178
#define NRF24L01_MASK_MAX_RT 70,2211
#define NRF24L01_EN_CRC 71,2245
#define NRF24L01_CRCO 72,2274
#define NRF24L01_PWR_UP 73,2301
#define NRF24L01_PRIM_RX 74,2330
#define NRF24L01_ENAA_P5 77,2370
#define NRF24L01_ENAA_P4 78,2400
#define NRF24L01_ENAA_P3 79,2430
#define NRF24L01_ENAA_P2 80,2460
#define NRF24L01_ENAA_P1 81,2490
#define NRF24L01_ENAA_P0 82,2520
#define NRF24L01_ERX_P5 85,2564
#define NRF24L01_ERX_P4 86,2593
#define NRF24L01_ERX_P3 87,2622
#define NRF24L01_ERX_P2 88,2651
#define NRF24L01_ERX_P1 89,2680
#define NRF24L01_ERX_P0 90,2709
#define NRF24L01_PLL_LOCK 93,2751
#define NRF24L01_RF_DR 94,2782
#define NRF24L01_RF_PWR 95,2809
#define NRF24L01_LNA_HCURR 96,2837
#define NRF24L01_RX_DR 99,2880
#define NRF24L01_TX_DS 100,2908
#define NRF24L01_MAX_RT 101,2936
#define NRF24L01_RX_P_NO 102,2965
#define NRF24L01_TX_FULL 103,2995
#define NRF24L01_FIFO_TX_REUSE 106,3041
#define NRF24L01_FIFO_TX_FULL 107,3077
#define NRF24L01_FIFO_TX_EMPTY 108,3112
#define NRF24L01_FIFO_RX_FULL 109,3148
#define NRF24L01_FIFO_RX_EMPTY 110,3183
#define NRF24L01_EN_DPL 113,3231
#define NRF24L01_EN_ACK_PAY 114,3259
#define NRF24L01_EN_DYN_ACK 115,3291
#define NRF24L01_EVENT_IRQ 117,3324
    SPIDriver             *spip;spip122,3375
    ioportid_t            cePort;123,3408
    uint16_t              cePad;124,3442
} NRF24L01Config;125,3475
struct NRF24L01ChannelVMT127,3494
    _base_asynchronous_channel_methods129,3522
struct NRF24L01Channel134,3590
    const struct NRF24L01ChannelVMT *vmt;vmt136,3615
    struct NRF24L01Driver *nrfp;nrfp137,3657
    uint8_t rxBuf[rxBuf138,3690
    uint8_t rxBufCount;139,3713
    _base_asynchronous_channel_data140,3737
struct NRF24L01Driver143,3777
    struct NRF24L01Channel channels[channels145,3801
    event_source_t eventSource;146,3841
    const NRF24L01Config  *config;config147,3873
typedef struct NRF24L01Driver NRF24L01Driver;150,3912

halconf.h,1345
#define _HALCONF_H_29,1018
#define HAL_USE_PAL 37,1166
#define HAL_USE_ADC 44,1319
#define HAL_USE_CAN 51,1473
#define HAL_USE_DAC 58,1627
#define HAL_USE_EXT 65,1781
#define HAL_USE_GPT 72,1934
#define HAL_USE_I2C 79,2088
#define HAL_USE_I2S 86,2242
#define HAL_USE_ICU 93,2396
#define HAL_USE_MAC 100,2550
#define HAL_USE_MMC_SPI 107,2712
#define HAL_USE_PWM 114,2866
#define HAL_USE_RTC 121,3020
#define HAL_USE_SDC 128,3174
#define HAL_USE_SERIAL 135,3334
#define HAL_USE_SERIAL_USB 142,3506
#define HAL_USE_SPI 149,3660
#define HAL_USE_UART 156,3815
#define HAL_USE_USB 163,3969
#define HAL_USE_WDG 170,4123
#define ADC_USE_WAIT 182,4589
#define ADC_USE_MUTUAL_EXCLUSION 190,4855
#define CAN_USE_SLEEP_MODE 201,5275
#define I2C_USE_MUTUAL_EXCLUSION 212,5709
#define MAC_USE_ZERO_COPY 223,6133
#define MAC_USE_EVENTS 230,6310
#define MMC_NICE_WAITING 246,7055
#define SDC_INIT_RETRY 258,7545
#define SDC_MMC_SUPPORT 267,7807
#define SDC_NICE_WAITING 277,8178
#define SERIAL_DEFAULT_BITRATE 290,8691
#define SERIAL_BUFFERS_SIZE 301,9092
#define SERIAL_USB_BUFFERS_SIZE 316,9733
#define SERIAL_USB_BUFFERS_NUMBER 324,9946
#define SPI_USE_WAIT 336,10408
#define SPI_USE_MUTUAL_EXCLUSION 344,10674
#define UART_USE_WAIT 356,11140
#define UART_USE_MUTUAL_EXCLUSION 364,11410
#define USB_USE_WAIT 376,11876

chconf.h,1762
#define _CHCONF_H_29,971
#define CH_CFG_ST_RESOLUTION 42,1309
#define CH_CFG_ST_FREQUENCY 49,1544
#define CH_CFG_ST_TIMEDELTA 59,1964
#define CH_CFG_TIME_QUANTUM 82,2901
#define CH_CFG_MEMCORE_SIZE 95,3472
#define CH_CFG_NO_IDLE_THREAD 104,3823
#define CH_CFG_OPTIMIZE_SPEED 123,4391
#define CH_CFG_USE_TM 141,4848
#define CH_CFG_USE_REGISTRY 149,5062
#define CH_CFG_USE_WAITEXIT 158,5305
#define CH_CFG_USE_SEMAPHORES 166,5515
#define CH_CFG_USE_SEMAPHORES_PRIORITY 177,5884
#define CH_CFG_USE_MUTEXES 185,6089
#define CH_CFG_USE_MUTEXES_RECURSIVE 194,6341
#define CH_CFG_USE_CONDVARS 204,6632
#define CH_CFG_USE_CONDVARS_TIMEOUT 214,6963
#define CH_CFG_USE_EVENTS 222,7176
#define CH_CFG_USE_EVENTS_TIMEOUT 232,7481
#define CH_CFG_USE_MESSAGES 241,7724
#define CH_CFG_USE_MESSAGES_PRIORITY 252,8082
#define CH_CFG_USE_MAILBOXES 262,8376
#define CH_CFG_USE_QUEUES 270,8586
#define CH_CFG_USE_MEMCORE 279,8827
#define CH_CFG_USE_HEAP 291,9222
#define CH_CFG_USE_MEMPOOLS 300,9469
#define CH_CFG_USE_DYNAMIC 311,9829
#define CH_DBG_STATISTICS 327,10197
#define CH_DBG_SYSTEM_STATE_CHECK 336,10451
#define CH_DBG_ENABLE_CHECKS 345,10708
#define CH_DBG_ENABLE_ASSERTS 355,11063
#define CH_DBG_ENABLE_TRACE 364,11306
#define CH_DBG_ENABLE_STACK_CHECK 376,11778
#define CH_DBG_FILL_THREADS 386,12133
#define CH_DBG_THREADS_PROFILING 397,12534
#define CH_CFG_THREAD_EXTRA_FIELDS 412,12939
#define CH_CFG_THREAD_INIT_HOOK(422,13305
#define CH_CFG_THREAD_EXIT_HOOK(434,13734
#define CH_CFG_CONTEXT_SWITCH_HOOK(442,14014
#define CH_CFG_IDLE_ENTER_HOOK(452,14409
#define CH_CFG_IDLE_LEAVE_HOOK(461,14727
#define CH_CFG_IDLE_LOOP_HOOK(468,14922
#define CH_CFG_SYSTEM_TICK_HOOK(477,15261
#define CH_CFG_SYSTEM_HALT_HOOK(486,15575
