<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="riscv_vcpu"><title>riscv_vcpu - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="riscv_vcpu" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (ccf3198de 2025-06-05)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../static.files/storage-4e99c027.js"></script><script defer src="../crates.js"></script><script defer src="../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-044be391.svg"></head><body class="rustdoc mod crate"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../riscv_vcpu/index.html">riscv_<wbr>vcpu</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><ul class="block"><li><a id="all-types" href="all.html">All Items</a></li></ul><section id="rustdoc-toc"><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#riscv_vcpu" title="riscv_vcpu">riscv_vcpu</a></li></ul><h3><a href="#structs">Crate Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Crate <span>riscv_vcpu</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../src/riscv_vcpu/lib.rs.html#1-44">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><h2 id="riscv_vcpu"><a class="doc-anchor" href="#riscv_vcpu">§</a>riscv_vcpu</h2>
<p><a href="https://github.com/arceos-hypervisor/riscv_vcpu/actions/workflows/ci.yml"><img src="https://github.com/arceos-hypervisor/riscv_vcpu/actions/workflows/ci.yml/badge.svg?branch=master" alt="CI" /></a></p>
<p>Definition of the vCPU structure and virtualization-related interface support for the AArch64 architecture.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RISCVPerCpu.html" title="struct riscv_vcpu::RISCVPerCpu">RISCV<wbr>PerCpu</a></dt><dd>Risc-V per-CPU state.</dd><dt><a class="struct" href="struct.RISCVVCpu.html" title="struct riscv_vcpu::RISCVVCpu">RISCVV<wbr>Cpu</a></dt><dd>A virtual CPU within a guest</dd><dt><a class="struct" href="struct.RISCVVCpuCreateConfig.html" title="struct riscv_vcpu::RISCVVCpuCreateConfig">RISCVV<wbr>CpuCreate<wbr>Config</a></dt><dd>Configuration for creating a new <code>RISCVVCpu</code></dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">§</a></h2><dl class="item-table"><dt><a class="constant" href="constant.EID_HVC.html" title="constant riscv_vcpu::EID_HVC">EID_HVC</a></dt><dd>Extension ID for hypercall, defined by ourselves.
<code>0x48</code>, <code>0x56</code>, <code>0x43</code> is “HVC” in ASCII.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.has_hardware_support.html" title="fn riscv_vcpu::has_hardware_support">has_<wbr>hardware_<wbr>support</a></dt><dd>Detect if hypervisor extension exists on current hart environment</dd></dl></section></div></main></body></html>