

================================================================
== Vitis HLS Report for 'dot'
================================================================
* Date:           Mon May 24 12:53:41 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       98|       98|  0.980 us|  0.980 us|   35|   35|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                               |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                           |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_U0  |p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_s  |       98|       98|  0.980 us|  0.980 us|   35|   35|  dataflow|
        +---------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   24|    4861|    5810|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       9|    -|
|Register         |        -|    -|       1|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   24|    4862|    5819|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    2|       1|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                           |                            Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_U0  |p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_s  |        0|  24|  4861|  5810|    0|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                          |                                                              |        0|  24|  4861|  5810|    0|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_start          |   in|    1|  ap_ctrl_hs|           dot|  return value|
|start_full_n      |   in|    1|  ap_ctrl_hs|           dot|  return value|
|start_out         |  out|    1|  ap_ctrl_hs|           dot|  return value|
|start_write       |  out|    1|  ap_ctrl_hs|           dot|  return value|
|ap_clk            |   in|    1|  ap_ctrl_hs|           dot|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|           dot|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|           dot|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|           dot|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|           dot|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|           dot|  return value|
|str_in12_dout     |   in|  128|     ap_fifo|      str_in12|       pointer|
|str_in12_empty_n  |   in|    1|     ap_fifo|      str_in12|       pointer|
|str_in12_read     |  out|    1|     ap_fifo|      str_in12|       pointer|
|str_in23_dout     |   in|  128|     ap_fifo|      str_in23|       pointer|
|str_in23_empty_n  |   in|    1|     ap_fifo|      str_in23|       pointer|
|str_in23_read     |  out|    1|     ap_fifo|      str_in23|       pointer|
|l_dot2_din        |  out|   32|     ap_fifo|        l_dot2|       pointer|
|l_dot2_full_n     |   in|    1|     ap_fifo|        l_dot2|       pointer|
|l_dot2_write      |  out|    1|     ap_fifo|        l_dot2|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

