Session One [[RAM registers]] Friday Sept 22

Session Two [[Gates and Logic, Circuits One]] Monday Sept 25

LAB [[RAM registers encoding]] Tuesday Sept 26

Session Three [[Multiplexer Combinational and Sequential Circuits]] Wednesday Sept 27

Session Four [[ALU]] Friday Sept 29

LAB [[Gates Multiplexer Combinational Sequential Circuits]] Oct 3

SUMMARY [[Module 2 Architecture Session Summary]] Wednesday Oct 11



