module rom_ish (
    input state[8],  // clock
 // reset
   output out_state[10][8]

  ) {
 sig level;
 sig position[2];
 sig bigout[10][8];
 sig temp;
 sig y[3];
 sig x[5];
 
  always {
  
    
    case (state) {
    
      8b00000000: 
        out_state = { 8b01100000, 8b01100000 ,8b01100000, 8b01100000,8b01100000,
        8b11100000, 8b11100000, 8b11100000, 8b11100000,8b11100000
        };
      8b00000001:
        out_state = { 8b01101110, 8b01100000 ,8b01100001, 8b01100000,8b01101000,
        8b11100110, 8b11100000, 8b11100000, 8b11100000,8b11100010
        };
      
      default:
        out_state = {8b01100000, 8b01100000, 8b01100000, 8b01100000,8b01100000,
      8b01100000, 8b01100000, 8b01100000, 8b01100000, 8b01100000
    };
  
      }

  }

