Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\Lab03\Lab03.qsys --block-symbol-file --output-directory=C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\Lab03\Lab03 --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab03/Lab03.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module DEBUG
Progress: Adding DISPLAY0 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY0
Progress: Adding DISPLAY1 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY1
Progress: Adding DISPLAY2 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY2
Progress: Adding DISPLAY3 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY3
Progress: Adding Lab03 [altera_nios2_gen2 22.1]
Progress: Parameterizing module Lab03
Progress: Adding SRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module SRAM
Progress: Adding SW [altera_avalon_pio 22.1]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab03.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\Lab03\Lab03.qsys --synthesis=VERILOG --output-directory=C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\Lab03\Lab03\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab03/Lab03.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module DEBUG
Progress: Adding DISPLAY0 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY0
Progress: Adding DISPLAY1 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY1
Progress: Adding DISPLAY2 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY2
Progress: Adding DISPLAY3 [altera_avalon_pio 22.1]
Progress: Parameterizing module DISPLAY3
Progress: Adding Lab03 [altera_nios2_gen2 22.1]
Progress: Parameterizing module Lab03
Progress: Adding SRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module SRAM
Progress: Adding SW [altera_avalon_pio 22.1]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab03.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Lab03: Generating Lab03 "Lab03" for QUARTUS_SYNTH
Info: DEBUG: Starting RTL generation for module 'Lab03_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab03_DEBUG --dir=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0002_DEBUG_gen//Lab03_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'Lab03_DEBUG'
Info: DEBUG: "Lab03" instantiated altera_avalon_jtag_uart "DEBUG"
Info: DISPLAY0: Starting RTL generation for module 'Lab03_DISPLAY0'
Info: DISPLAY0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab03_DISPLAY0 --dir=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0003_DISPLAY0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0003_DISPLAY0_gen//Lab03_DISPLAY0_component_configuration.pl  --do_build_sim=0  ]
Info: DISPLAY0: Done RTL generation for module 'Lab03_DISPLAY0'
Info: DISPLAY0: "Lab03" instantiated altera_avalon_pio "DISPLAY0"
Info: Lab03: "Lab03" instantiated altera_nios2_gen2 "Lab03"
Info: SRAM: Starting RTL generation for module 'Lab03_SRAM'
Info: SRAM:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab03_SRAM --dir=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0004_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0004_SRAM_gen//Lab03_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'Lab03_SRAM'
Info: SRAM: "Lab03" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: SW: Starting RTL generation for module 'Lab03_SW'
Info: SW:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab03_SW --dir=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0005_SW_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0005_SW_gen//Lab03_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 'Lab03_SW'
Info: SW: "Lab03" instantiated altera_avalon_pio "SW"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Lab03" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Lab03" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Lab03" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Lab03_Lab03_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Lab03_Lab03_cpu --dir=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9648_3295742308801221331.dir/0008_cpu_gen//Lab03_Lab03_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.18 09:14:19 (*) Starting Nios II generation
Info: cpu: # 2023.10.18 09:14:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.18 09:14:19 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.18 09:14:20 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.18 09:14:20 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.18 09:14:20 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Lab03_Lab03_cpu'
Info: cpu: "Lab03" instantiated altera_nios2_gen2_unit "cpu"
Info: Lab03_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Lab03_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: Lab03_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Lab03_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab03/Lab03/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab03/Lab03/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/Lab03/Lab03/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Lab03: Done "Lab03" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
