An experimental system-verilog example
