{"Houman Homayoun": [0, ["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "http://doi.acm.org/10.1145/3195970.3196047", "dac", 2018]], "Farinaz Koushanfar": [0, ["Deepsecure: scalable provably-secure deep learning", ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"], "http://doi.acm.org/10.1145/3195970.3196023", "dac", 2018], ["MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers", ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "http://doi.acm.org/10.1145/3195970.3196074", "dac", 2018]], "Takashi Sato": [0, ["DWE: decrypting learning with errors with errors", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "http://doi.acm.org/10.1145/3195970.3196032", "dac", 2018]], "G. Edward Suh": [4.7297046487648764e-11, ["Reverse engineering convolutional neural networks through side-channel information leaks", ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"], "http://doi.acm.org/10.1145/3195970.3196105", "dac", 2018]], "Young Ik Eom": [0.959399938583374, ["OFTL: ordering-aware FTL for maximizing performance of the journaling file system", ["Daekyu Park", "Donghyun Kang", "Young Ik Eom"], "http://doi.acm.org/10.1145/3195970.3196082", "dac", 2018]], "Sudipta Chattopadhyay": [0, ["LAWN: boosting the performance of NVMM file system through reducing write amplification", ["Chundong Wang", "Sudipta Chattopadhyay"], "http://doi.acm.org/10.1145/3195970.3196066", "dac", 2018]], "Changsheng Xie": [0, ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "http://doi.acm.org/10.1145/3195970.3196051", "dac", 2018]], "Sungjoo Yoo": [1, ["Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD", ["Won-Kyung Kang", "Sungjoo Yoo"], "http://doi.acm.org/10.1145/3195970.3196034", "dac", 2018]], "Yao-Wen Chang": [4.253035257306692e-08, ["WB-trees: a meshed tree representation for FinFET analog layout designs", ["Yu-Sheng Lu", "Yu-Hsuan Chang", "Yao-Wen Chang"], "http://doi.acm.org/10.1145/3195970.3196137", "dac", 2018], ["DSA-friendly detailed routing considering double patterning and DSA template assignments", ["Hai-Juan Yu", "Yao-Wen Chang"], "http://doi.acm.org/10.1145/3195970.3196030", "dac", 2018], ["Generalized augmented lagrangian and its applications to VLSI global placement", ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "http://doi.acm.org/10.1145/3195970.3196057", "dac", 2018]], "Chien-Nan Liu": [0, ["Analog placement with current flow and symmetry constraints using PCP-SP", ["Abhishek Patyal", "Po-Cheng Pan", "Asha K. A", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "http://doi.acm.org/10.1145/3195970.3195990", "dac", 2018]], "Xuan Zeng": [0, ["Multi-objective bayesian optimization for analog/RF circuit synthesis", ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "http://doi.acm.org/10.1145/3195970.3196078", "dac", 2018], ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "http://doi.acm.org/10.1145/3195970.3195973", "dac", 2018]], "Huazhong Yang": [4.6052846869315545e-07, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "http://doi.acm.org/10.1145/3195970.3196004", "dac", 2018], ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "http://doi.acm.org/10.1145/3195970.3196071", "dac", 2018]], "Jongeun Lee": [1, ["DPS: dynamic precision scaling for stochastic computing-based deep neural networks", ["Hyeon Uk Sim", "Saken Kenzhegulov", "Jongeun Lee"], "http://doi.acm.org/10.1145/3195970.3196028", "dac", 2018], ["Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks", ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "http://doi.acm.org/10.1145/3195970.3196113", "dac", 2018]], "Mircea Stan": [0, ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "http://doi.acm.org/10.1145/3195970.3196033", "dac", 2018]], "C.-J. Richard Shi": [0, ["Exploring the programmability for deep learning processors: from architecture to tensorization", ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "http://doi.acm.org/10.1145/3195970.3196049", "dac", 2018]], "Shaojun Wei": [0, ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "http://doi.acm.org/10.1145/3195970.3196067", "dac", 2018], ["An efficient kernel transformation architecture for binary- and ternary-weight neural network inference", ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "http://doi.acm.org/10.1145/3195970.3195988", "dac", 2018]], "Gu-Yeon Wei": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "http://doi.acm.org/10.1145/3195970.3195997", "dac", 2018], ["On-chip deep neural network storage with multi-level eNVM", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "http://doi.acm.org/10.1145/3195970.3196083", "dac", 2018]], "Gang Quan": [0, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "http://doi.acm.org/10.1145/3195970.3196022", "dac", 2018]], "Siddharth Garg": [0, ["Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators", ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "http://doi.acm.org/10.1145/3195970.3196129", "dac", 2018], ["TAO: techniques for algorithm-level obfuscation during high-level synthesis", ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "http://doi.acm.org/10.1145/3195970.3196126", "dac", 2018]], "Andreas Moshovos": [0, ["Loom: exploiting weight and activation precisions to accelerate convolutional neural networks", ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "http://doi.acm.org/10.1145/3195970.3196072", "dac", 2018]], "Shimeng Yu": [3.562477672858222e-07, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "http://doi.acm.org/10.1145/3195970.3196089", "dac", 2018]], "Dmitri B. Strukov": [0, ["An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology", ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "http://doi.acm.org/10.1145/3195970.3195989", "dac", 2018]], "Alberto Garcia Ortiz": [0, ["Coding approach for low-power 3D interconnects", ["Lennart Bamberg", "Robert Schmidt", "Alberto Garcia Ortiz"], "http://doi.acm.org/10.1145/3195970.3196010", "dac", 2018]], "Sung Kyu Lim": [0.9975332617759705, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "http://doi.acm.org/10.1145/3195970.3195978", "dac", 2018], ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "http://doi.acm.org/10.1145/3195970.3196024", "dac", 2018]], "Ulf Schlichtmann": [0, ["Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units", ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "http://doi.acm.org/10.1145/3195970.3196135", "dac", 2018], ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "http://doi.acm.org/10.1145/3195970.3196093", "dac", 2018], ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "http://doi.acm.org/10.1145/3195970.3196011", "dac", 2018], ["Design-for-testability for continuous-flow microfluidic biochips", ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "http://doi.acm.org/10.1145/3195970.3196025", "dac", 2018]], "Houle Gan": [0.07808343507349491, ["Noise-aware DVFS transition sequence optimization for battery-powered IoT devices", ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"], "http://doi.acm.org/10.1145/3195970.3196080", "dac", 2018]], "Azad Naeemi": [0, ["Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule", ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "http://doi.acm.org/10.1145/3195970.3195980", "dac", 2018]], "Simon Burton": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "http://doi.acm.org/10.1145/3195970.3199857", "dac", 2018]], "Jyotirmoy V. Deshmukh": [0, ["Reasoning about safety of learning-enabled components in autonomous cyber-physical systems", ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "http://doi.acm.org/10.1145/3195970.3199852", "dac", 2018]], "Shinichi Shiraishi": [0, ["Runtime monitoring for safety of intelligent vehicles", ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "http://doi.acm.org/10.1145/3195970.3199856", "dac", 2018]], "N. Asokan": [0, ["Revisiting context-based authentication in IoT", ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "http://doi.acm.org/10.1145/3195970.3196106", "dac", 2018]], "Yunheung Paek": [1, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "http://doi.acm.org/10.1145/3195970.3196061", "dac", 2018]], "Todd M. Austin": [0, ["Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory", ["Salessawi Ferede Yitbarek", "Todd M. Austin"], "http://doi.acm.org/10.1145/3195970.3196102", "dac", 2018]], "Andrew B. Kahng": [0, ["Reducing time and effort in IC implementation: a roadmap of challenges and solutions", ["Andrew B. Kahng"], "http://doi.acm.org/10.1145/3195970.3199854", "dac", 2018]], "Rajeev Jain": [0, ["Efficient reinforcement learning for automating human decision-making in SoC design", ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "http://doi.acm.org/10.1145/3195970.3199855", "dac", 2018]], "Leland Chang": [2.2686143438477302e-05, ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "http://doi.acm.org/10.1145/3195970.3196012", "dac", 2018]], "Gokhan Memik": [0, ["Thermal-aware optimizations of reRAM-based neuromorphic computing systems", ["Majed Valad Beigi", "Gokhan Memik"], "http://doi.acm.org/10.1145/3195970.3196128", "dac", 2018]], "Russ Joseph": [0, ["Compiler-guided instruction-level clock scheduling for timing speculative processors", ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "http://doi.acm.org/10.1145/3195970.3196013", "dac", 2018]], "Xuan Zhang": [0, ["SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors", ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "http://doi.acm.org/10.1145/3195970.3196121", "dac", 2018], ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "http://doi.acm.org/10.1145/3195970.3196037", "dac", 2018]], "John Sartori": [0, ["Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems", ["Veni Mohan", "Akhilesh Iyer", "John Sartori"], "http://doi.acm.org/10.1145/3195970.3196046", "dac", 2018]], "Benjamin Rockel": [0, ["Exact algorithms for delay-bounded steiner arborescences", ["Stephan Held", "Benjamin Rockel"], "http://doi.acm.org/10.1145/3195970.3196048", "dac", 2018]], "Jie-Hong Roland Jiang": [0, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "http://doi.acm.org/10.1145/3195970.3196040", "dac", 2018]], "Shao-Yun Fang": [0, ["Obstacle-avoiding open-net connector with precise shortest distance estimation", ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "http://doi.acm.org/10.1145/3195970.3196081", "dac", 2018]], "Iris Hui-Ru Jiang": [0, ["COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design", ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "http://doi.acm.org/10.1145/3195970.3196016", "dac", 2018]], "Laleh Behjat": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "http://doi.acm.org/10.1145/3195970.3195975", "dac", 2018]], "Giovanni De Micheli": [0, ["Developing synthesis flows without human knowledge", ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"], "http://doi.acm.org/10.1145/3195970.3196026", "dac", 2018], ["SAT based exact synthesis using DAG topology families", ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "http://doi.acm.org/10.1145/3195970.3196111", "dac", 2018]], "Robert K. Brayton": [0, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "http://doi.acm.org/10.1145/3195970.3196039", "dac", 2018]], "Antun Domic": [0, ["Canonical computation without canonical representation", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "http://doi.acm.org/10.1145/3195970.3196006", "dac", 2018]], "Weikang Qian": [0, ["Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis", ["Sanbao Su", "Yi Wu", "Weikang Qian"], "http://doi.acm.org/10.1145/3195970.3196038", "dac", 2018]], "Sherief Reda": [0, ["BLASYS: approximate logic synthesis using boolean matrix factorization", ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"], "http://doi.acm.org/10.1145/3195970.3196001", "dac", 2018]], "Joon-Sung Yang": [0.9999148845672607, ["Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system", ["Seonbong Kim", "Joon-Sung Yang"], "http://doi.acm.org/10.1145/3195970.3196085", "dac", 2018], ["Test cost reduction for X-value elimination by scan slice correlation analysis", ["Hyunsu Chae", "Joon-Sung Yang"], "http://doi.acm.org/10.1145/3195970.3196127", "dac", 2018]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Improving runtime performance of deduplication system with host-managed SMR storage drives", ["Chun-Feng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"], "http://doi.acm.org/10.1145/3195970.3196063", "dac", 2018]], "Jun Yang": [0.07243982143700123, ["Wear leveling for crossbar resistive memory", ["Wen Wen", "Youtao Zhang", "Jun Yang"], "http://doi.acm.org/10.1145/3195970.3196138", "dac", 2018], ["DrAcc: a DRAM based accelerator for accurate CNN inference", ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "http://doi.acm.org/10.1145/3195970.3196029", "dac", 2018]], "Yuan Xie": [0, ["RADAR: a 3D-reRAM based DNA alignment accelerator architecture", ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "http://doi.acm.org/10.1145/3195970.3196098", "dac", 2018], ["Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs", ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "http://doi.acm.org/10.1145/3195970.3196087", "dac", 2018], ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "http://doi.acm.org/10.1145/3195970.3196116", "dac", 2018]], "Christopher Batten": [0, ["Mamba: closing the performance gap in productive hardware development frameworks", ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"], "http://doi.acm.org/10.1145/3195970.3196073", "dac", 2018]], "Borivoje Nikolic": [0, ["ACED: a hardware library for generating DSP systems", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "http://doi.acm.org/10.1145/3195970.3195981", "dac", 2018]], "Sudeep Pasricha": [0, ["PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era", ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "http://doi.acm.org/10.1145/3195970.3196090", "dac", 2018], ["SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "http://doi.acm.org/10.1145/3195970.3196118", "dac", 2018]], "Jorg Henkel": [0, ["Aging-constrained performance optimization for multi cores", ["Heba Khdr", "Hussam Amrouch", "Jorg Henkel"], "http://doi.acm.org/10.1145/3195970.3195985", "dac", 2018], ["QoS-aware stochastic power management for many-cores", ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "http://doi.acm.org/10.1145/3195970.3196097", "dac", 2018]], "Georg Sigl": [0, ["A measurement system for capacitive PUF-based security enclosures", ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "http://doi.acm.org/10.1145/3195970.3195976", "dac", 2018]], "Ahmad-Reza Sadeghi": [0, ["It's hammer time: how to attack (rowhammer-based) DRAM-PUFs", ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"], "http://doi.acm.org/10.1145/3195970.3196065", "dac", 2018]], "Yongwoo Lee": [0.9927763640880585, ["CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise", ["Younghyun Kim", "Yongwoo Lee"], "http://doi.acm.org/10.1145/3195970.3196005", "dac", 2018]], "Ramesh Karri": [0, ["Tamper-resistant pin-constrained digital microfluidic biochips", ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "http://doi.acm.org/10.1145/3195970.3196125", "dac", 2018]], "Nikil D. Dutt": [0, ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "http://doi.acm.org/10.1145/3195970.3195994", "dac", 2018]], "Luigi Carro": [0, ["Employing classification-based algorithms for general-purpose approximate computing", ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "http://doi.acm.org/10.1145/3195970.3196043", "dac", 2018]], "Jiang Hu": [0, ["Using imprecise computing for improved non-preemptive real-time scheduling", ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "http://doi.acm.org/10.1145/3195970.3196134", "dac", 2018]], "Brian Zimmer": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "http://doi.acm.org/10.1145/3195970.3199846", "dac", 2018]], "Michael Bedford Taylor": [0, ["Basejump STL: systemverilog needs a standard template library for hardware design", ["Michael Bedford Taylor"], "http://doi.acm.org/10.1145/3195970.3199848", "dac", 2018]], "Subhasish Mitra": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "http://doi.acm.org/10.1145/3195970.3196132", "dac", 2018]], "David Z. Pan": [0, ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "http://doi.acm.org/10.1145/3195970.3196084", "dac", 2018]], "Jaydeep P. Kulkarni": [0, ["Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation", ["Subrahmanya Teja", "Jaydeep P. Kulkarni"], "http://doi.acm.org/10.1145/3195970.3196117", "dac", 2018]], "Ahish Shylendra": [0, ["Ultralow power acoustic feature-scoring using gaussian I-V transistors", ["Amit Ranjan Trivedi", "Ahish Shylendra"], "http://doi.acm.org/10.1145/3195970.3196133", "dac", 2018]], "Daniel Lohmann": [0, ["Cross-layer fault-space pruning for hardware-assisted fault injection", ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"], "http://doi.acm.org/10.1145/3195970.3196019", "dac", 2018]], "Benjamin Carrion Schafer": [0, ["A machine learning based hard fault recuperation model for approximate hardware accelerators", ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin Carrion Schafer"], "http://doi.acm.org/10.1145/3195970.3195974", "dac", 2018]], "Ahmed Louri": [0, ["LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs", ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "http://doi.acm.org/10.1145/3195970.3196068", "dac", 2018]], "Jean-Philippe Diguet": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "http://doi.acm.org/10.1145/3195970.3196124", "dac", 2018]], "Kartik Mohanram": [0, ["STASH: security architecture for smart hybrid memories", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "http://doi.acm.org/10.1145/3195970.3196123", "dac", 2018], ["ACME: advanced counter mode encryption for secure non-volatile memories", ["Shivam Swami", "Kartik Mohanram"], "http://doi.acm.org/10.1145/3195970.3195983", "dac", 2018], ["CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "http://doi.acm.org/10.1145/3195970.3196007", "dac", 2018]], "Yongpan Liu": [0, ["A collaborative defense against wear out attacks in non-volatile processors", ["Patrick Cronin", "Chengmo Yang", "Yongpan Liu"], "http://doi.acm.org/10.1145/3195970.3196825", "dac", 2018]], "Rosario Cammarota": [0, ["Protecting the supply chain for automotives and IoTs", ["Sandip Ray", "Wen Chen", "Rosario Cammarota"], "http://doi.acm.org/10.1145/3195970.3199851", "dac", 2018]], "Gene Tsudik": [0, ["Reconciling remote attestation and safety-critical operation on simple IoT devices", ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "http://doi.acm.org/10.1145/3195970.3199853", "dac", 2018]], "Sharad Malik": [0, ["Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware", ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "http://doi.acm.org/10.1145/3195970.3196055", "dac", 2018]], "Shobha Vasudevan": [0, ["Application level hardware tracing for scaling post-silicon debug", ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "http://doi.acm.org/10.1145/3195970.3195992", "dac", 2018]], "Fei Xie": [0, ["Specification-driven automated conformance checking for virtual prototype and post-silicon designs", ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "http://doi.acm.org/10.1145/3195970.3196119", "dac", 2018]], "Julien Schmaltz": [0, ["Formal micro-architectural analysis of on-chip ring networks", ["Perry van Wesel", "Julien Schmaltz"], "http://doi.acm.org/10.1145/3195970.3196054", "dac", 2018]], "Peng Li": [0, ["HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits", ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "http://doi.acm.org/10.1145/3195970.3196059", "dac", 2018]], "Jie-Hong R. Jiang": [0, ["Cost-aware patch generation for multi-target function rectification of engineering change orders", ["He-Teng Zhang", "Jie-Hong R. Jiang"], "http://doi.acm.org/10.1145/3195970.3196017", "dac", 2018]], "Francisco J. Cazorla": [0, ["Modelling multicore contention on the AURIXTM TC27x", ["Enrique Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "http://doi.acm.org/10.1145/3195970.3196077", "dac", 2018], ["Cache side-channel attacks and time-predictability in high-performance critical real-time systems", ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"], "http://doi.acm.org/10.1145/3195970.3196003", "dac", 2018], ["Measurement-based cache representativeness on multipath programs", ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "http://doi.acm.org/10.1145/3195970.3196075", "dac", 2018]], "Rolf Ernst": [0, ["Cross-layer dependency analysis with timing dependence graphs", ["Mischa Mostl", "Rolf Ernst"], "http://doi.acm.org/10.1145/3195970.3196018", "dac", 2018]], "Leonidas Kosmidis": [0, ["Brook auto: high-level certification-friendly programming for GPU-powered automotive systems", ["Matina Maria Trompouki", "Leonidas Kosmidis"], "http://doi.acm.org/10.1145/3195970.3196002", "dac", 2018]], "Karsten Schmidt": [0, ["Dynamic vehicle software with AUTOCONT", ["Christine Jakobs", "Peter Troger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "http://doi.acm.org/10.1145/3195970.3196035", "dac", 2018]], "Uwe Baumgarten": [0, ["Automated interpretation and reduction of in-vehicle network traces at a large scale", ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "http://doi.acm.org/10.1145/3195970.3196000", "dac", 2018]], "Hai Li": [0, ["Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation", ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "http://doi.acm.org/10.1145/3195970.3195998", "dac", 2018]], "Chenchen Liu": [0, ["Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks", ["Fuqiang Liu", "Chenchen Liu"], "http://doi.acm.org/10.1145/3195970.3196131", "dac", 2018]], "Deliang Fan": [0, ["CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator", ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "http://doi.acm.org/10.1145/3195970.3196009", "dac", 2018], ["PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "http://doi.acm.org/10.1145/3195970.3196092", "dac", 2018]], "Tajana Rosing": [0, ["Hierarchical hyperdimensional computing for energy efficient classification", ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "http://doi.acm.org/10.1145/3195970.3196060", "dac", 2018]], "Hang Xiao": [0, ["Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment", ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "http://doi.acm.org/10.1145/3195970.3196020", "dac", 2018]], "Hiroki Honda": [0, ["Data prediction for response flows in packet processing cache", ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "http://doi.acm.org/10.1145/3195970.3196021", "dac", 2018]], "Luca Benini": [0, ["PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform", ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "http://doi.acm.org/10.1145/3195970.3196096", "dac", 2018]], "Chia-Lin Yang": [0.0003973046550527215, ["Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures", ["Hsueh-Chun Fu", "Po-Han Wang", "Chia-Lin Yang"], "http://doi.acm.org/10.1145/3195970.3195984", "dac", 2018]], "Bill Lin": [0, ["SARA: self-aware resource allocation for heterogeneous MPSoCs", ["Yang Song", "Olivier Alavoine", "Bill Lin"], "http://doi.acm.org/10.1145/3195970.3196110", "dac", 2018]], "Yang Guo": [0, ["PEP: proactive checkpointing for efficient preemption on GPUs", ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "http://doi.acm.org/10.1145/3195970.3196091", "dac", 2018]], "Sang Lyul Min": [0.8060193359851837, ["FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs", ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"], "http://doi.acm.org/10.1145/3195970.3196053", "dac", 2018]], "Wei-Kuan Shih": [0, ["Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices", ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "http://doi.acm.org/10.1145/3195970.3196076", "dac", 2018], ["Enabling union page cache to boost file access performance of NVRAM-based storage device", ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "http://doi.acm.org/10.1145/3195970.3196045", "dac", 2018]], "Yu-Ming Huang": [0, ["Proactive channel adjustment to improve polar code capability for flash storage devices", ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "http://doi.acm.org/10.1145/3195970.3196095", "dac", 2018]], "Yu-Ming Chang": [0.001360539870802313, ["Achieving defect-free multilevel 3D flash memories with one-shot program design", ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "http://doi.acm.org/10.1145/3195970.3195982", "dac", 2018]], "Mark Tehranipoor": [0, ["Power-based side-channel instruction-level disassembler", ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "http://doi.acm.org/10.1145/3195970.3196094", "dac", 2018]], "Gerardo Pelosi": [0, ["Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features", ["Alessandro Barenghi", "Gerardo Pelosi"], "http://doi.acm.org/10.1145/3195970.3196112", "dac", 2018]], "Yuchen Cao": [0, ["Electro-magnetic analysis of GPU-based AES implementation", ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "http://doi.acm.org/10.1145/3195970.3196042", "dac", 2018]], "Ankur Srivastava": [0, ["GPU obfuscation: attack and defense strategies", ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"], "http://doi.acm.org/10.1145/3195970.3196058", "dac", 2018]], "Dakai Zhu": [0, ["Resource-aware partitioned scheduling for heterogeneous multicore real-time systems", ["Jian-Jun Han", "Wen Cai", "Dakai Zhu"], "http://doi.acm.org/10.1145/3195970.3196103", "dac", 2018]], "Eduardo Quinones": [0, ["Response-time analysis of DAG tasks supporting heterogeneous computing", ["Maria A. Serrano", "Eduardo Quinones"], "http://doi.acm.org/10.1145/3195970.3196104", "dac", 2018]], "Tei-Wei Kuo": [0, ["Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation", ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "http://doi.acm.org/10.1145/3195970.3196031", "dac", 2018]], "Aviral Shrivastava": [0, ["RAMP: resource-aware mapping for CGRAs", ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "http://doi.acm.org/10.1145/3195970.3196101", "dac", 2018]], "Jason Helge Anderson": [0, ["An architecture-agnostic integer linear programming approach to CGRA mapping", ["S. Alexander Chin", "Jason Helge Anderson"], "http://doi.acm.org/10.1145/3195970.3195986", "dac", 2018]], "Li-Shiuan Peh": [0, ["Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs", ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "http://doi.acm.org/10.1145/3195970.3196027", "dac", 2018]], "Hamed Tabkhi": [0, ["Locality aware memory assignment and tiling", ["Samuel Rogers", "Hamed Tabkhi"], "http://doi.acm.org/10.1145/3195970.3196070", "dac", 2018]], "Evangeline F. Y. Young": [0, ["GAN-OPC: mask optimization with lithography-guided generative adversarial nets", ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "http://doi.acm.org/10.1145/3195970.3196056", "dac", 2018]], "Dian Zhou": [0, ["An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits", ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "http://doi.acm.org/10.1145/3195970.3195987", "dac", 2018]], "Malgorzata Marek-Sadowska": [0, ["RAIN: a tool for reliability assessment of interconnect networks - physics to software", ["Ali Abbasinasab", "Malgorzata Marek-Sadowska"], "http://doi.acm.org/10.1145/3195970.3196099", "dac", 2018]], "Lei He": [0, ["A fast and robust failure analysis of memory circuits using adaptive importance sampling method", ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "http://doi.acm.org/10.1145/3195970.3195972", "dac", 2018]], "Yun Liang": [0, ["SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs", ["Liqiang Lu", "Yun Liang"], "http://doi.acm.org/10.1145/3195970.3196120", "dac", 2018]], "Sofiane Yous": [0, ["Efficient winograd-based convolution kernel implementation on edge devices", ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "http://doi.acm.org/10.1145/3195970.3196041", "dac", 2018]], "Jongsun Park": [0.9588399827480316, ["Content addressable memory based binarized neural network accelerator using time-domain signal processing", ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "http://doi.acm.org/10.1145/3195970.3196014", "dac", 2018]], "Sumanta Chaudhuri": [0, ["A security vulnerability analysis of SoCFPGA architectures", ["Sumanta Chaudhuri"], "http://doi.acm.org/10.1145/3195970.3195979", "dac", 2018]], "Ozgur Sinanoglu": [0, ["Raise your game for split manufacturing: restoring the true functionality through BEOL", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "http://doi.acm.org/10.1145/3195970.3196100", "dac", 2018]], "Azadeh Davoodi": [0, ["Analysis of security of split manufacturing using machine learning", ["Boyu Zhang", "Jonathon Crandall Magana", "Azadeh Davoodi"], "http://doi.acm.org/10.1145/3195970.3195991", "dac", 2018]], "Patrick Schaumont": [0, ["Inducing local timing fault through EM injection", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "http://doi.acm.org/10.1145/3195970.3196064", "dac", 2018]], "Lui Sha": [0, ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "http://doi.acm.org/10.1145/3195970.3196062", "dac", 2018]], "Dhananjay M. Anand": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "http://doi.acm.org/10.1145/3195970.3196130", "dac", 2018]], "Mehdi Baradaran Tahoori": [0, ["Runtime adjustment of IoT system-on-chips for minimum energy operation", ["Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "http://doi.acm.org/10.1145/3195970.3196108", "dac", 2018]], "Saibal Mukhopadhyay": [0, ["Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance", ["Burhan Ahmad Mudassar", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "http://doi.acm.org/10.1145/3195970.3196036", "dac", 2018]], "William J. Dally": [0, ["Bandwidth-efficient deep learning", ["Song Han", "William J. Dally"], "http://doi.acm.org/10.1145/3195970.3199847", "dac", 2018]], "Kurt Keutzer": [0, ["Co-design of deep neural nets and neural net accelerators for embedded vision applications", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "http://doi.acm.org/10.1145/3195970.3199849", "dac", 2018]], "Bei Yu": [0.0048326634569093585, ["Routability-driven and fence-aware legalization for mixed-cell-height circuits", ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "http://doi.acm.org/10.1145/3195970.3196107", "dac", 2018]], "Zhuo Feng": [0, ["Similarity-aware spectral sparsification by edge filtering", ["Zhuo Feng"], "http://doi.acm.org/10.1145/3195970.3196114", "dac", 2018]], "Jason Cong": [0, ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "http://doi.acm.org/10.1145/3195970.3196109", "dac", 2018]], "Peng Zhang": [0, ["Automated accelerator generation and optimization with composable, parallel and pipeline architecture", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "http://doi.acm.org/10.1145/3195970.3195999", "dac", 2018]], "Mingjie Lin": [0, ["Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph", ["Juan Escobedo", "Mingjie Lin"], "http://doi.acm.org/10.1145/3195970.3196088", "dac", 2018]], "Akash Kumar": [0, ["SMApproxlib: library of FPGA-based approximate multipliers", ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"], "http://doi.acm.org/10.1145/3195970.3196115", "dac", 2018], ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "http://doi.acm.org/10.1145/3195970.3195996", "dac", 2018]], "Muhammad Shafique": [0, ["Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications", ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "http://doi.acm.org/10.1145/3195970.3195993", "dac", 2018]], "Rajesh K. Gupta": [0, ["LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee", ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh K. Gupta"], "http://doi.acm.org/10.1145/3195970.3196069", "dac", 2018]], "Yang Yi": [0.012746385298669338, ["Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology", ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "http://doi.acm.org/10.1145/3195970.3196044", "dac", 2018]], "Hai Helen Li": [0, ["A neuromorphic design using chaotic mott memristor with relaxation oscillation", ["Bonan Yan", "Xiong Cao", "Hai Helen Li"], "http://doi.acm.org/10.1145/3195970.3195977", "dac", 2018]], "Hong Wang": [0.004149170592427254, ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "http://doi.acm.org/10.1145/3195970.3196008", "dac", 2018]], "Onur Mutlu": [0, ["VRL-DRAM: improving DRAM performance via variable refresh latency", ["Anup Das", "Hasan Hassan", "Onur Mutlu"], "http://doi.acm.org/10.1145/3195970.3196136", "dac", 2018]], "Chita R. Das": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "http://doi.acm.org/10.1145/3195970.3196052", "dac", 2018]], "Hoeseok Yang": [0.9946398288011551, ["Context-aware dataflow adaptation technique for low-power multi-core embedded systems", ["Hyeonseok Jung", "Hoeseok Yang"], "http://doi.acm.org/10.1145/3195970.3196015", "dac", 2018]], "Michael Glass": [0, ["Architecture decomposition in system synthesis of heterogeneous many-core systems", ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "Jurgen Teich", "Michael Glass"], "http://doi.acm.org/10.1145/3195970.3195995", "dac", 2018]], "Soonhoi Ha": [1, ["NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks", ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "http://doi.acm.org/10.1145/3195970.3196079", "dac", 2018]], "Umit Y. Ogras": [0, ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "http://doi.acm.org/10.1145/3195970.3196122", "dac", 2018]], "Luciano Ost": [0, ["Extensive evaluation of programming models and ISAs impact on multicore soft error reliability", ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "http://doi.acm.org/10.1145/3195970.3196050", "dac", 2018]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Optimized selection of wireless network topologies and components via efficient pruning of feasible paths", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "http://doi.acm.org/10.1145/3195970.3196086", "dac", 2018]]}