{"vcs1":{"timestamp_begin":1747281300.577131043, "rt":3.37, "ut":3.21, "st":0.11}}
{"vcselab":{"timestamp_begin":1747281304.003169766, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1747281304.230319424, "rt":0.37, "ut":0.31, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747281300.416277476}
{"VCS_COMP_START_TIME": 1747281300.416277476}
{"VCS_COMP_END_TIME": 1747281304.645744097}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 ./rtl/adder.sv ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 328024}}
{"vcselab": {"peak_mem": 162256}}
