{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670645633269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670645633270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 23:13:53 2022 " "Processing started: Fri Dec  9 23:13:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670645633270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645633270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tempeture_control -c tempeture_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off tempeture_control -c tempeture_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645633270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670645633392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670645633392 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc_control.qsys " "Elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645638991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Loading tempeture_control/adc_control.qsys " "2022.12.09.23:14:01 Progress: Loading tempeture_control/adc_control.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Reading input file " "2022.12.09.23:14:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\] " "2022.12.09.23:14:01 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Parameterizing module adc_mega_0 " "2022.12.09.23:14:01 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Building connections " "2022.12.09.23:14:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Parameterizing connections " "2022.12.09.23:14:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Validating " "2022.12.09.23:14:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.09.23:14:01 Progress: Done reading input file " "2022.12.09.23:14:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645641668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH " "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645642191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645642269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: /opt/intelFPGA/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt9336_7914899346104046024.dir/0002_sopcgen/adc_control_adc_mega_0.v " "Adc_mega_0: /opt/intelFPGA/21.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt9336_7914899346104046024.dir/0002_sopcgen/adc_control_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645642270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645643944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Done \"adc_control\" with 2 modules, 3 files " "Adc_control: Done \"adc_control\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645643944 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc_control.qsys " "Finished elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645644587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tocelsius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tocelsius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tocelsius-rtl " "Found design unit 1: tocelsius-rtl" {  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645644920 ""} { "Info" "ISGN_ENTITY_NAME" "1 tocelsius " "Found entity 1: tocelsius" {  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645644920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645644920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_control/synthesis/tempeture_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adc_control/synthesis/tempeture_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tempeture_control " "Found entity 1: tempeture_control" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645644921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645644921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "db/ip/adc_control/adc_control.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/adc_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645644922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645644922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/adc_control_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/adc_control_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control_adc_mega_0 " "Found entity 1: adc_control_adc_mega_0" {  } { { "db/ip/adc_control/submodules/adc_control_adc_mega_0.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/adc_control_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645644922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645644922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645644924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645644924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tempeture_control " "Elaborating entity \"tempeture_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670645644969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control adc_control:inst " "Elaborating entity \"adc_control\" for hierarchy \"adc_control:inst\"" {  } { { "adc_control/synthesis/tempeture_control.bdf" "inst" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 120 400 608 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645644971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control_adc_mega_0 adc_control:inst\|adc_control_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_control_adc_mega_0\" for hierarchy \"adc_control:inst\|adc_control_adc_mega_0:adc_mega_0\"" {  } { { "db/ip/adc_control/adc_control.v" "adc_mega_0" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/adc_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645644972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc_control:inst\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc_control:inst\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/adc_control/submodules/adc_control_adc_mega_0.v" "ADC_CTRL" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/adc_control_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645644974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tocelsius tocelsius:inst3 " "Elaborating entity \"tocelsius\" for hierarchy \"tocelsius:inst3\"" {  } { { "adc_control/synthesis/tempeture_control.bdf" "inst3" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 312 704 944 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645644976 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "tocelsius:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tocelsius:inst3\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670645645154 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tocelsius:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tocelsius:inst3\|Div0\"" {  } { { "tocelsius.vhd" "Div0" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670645645154 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670645645154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tocelsius:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tocelsius:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"tocelsius:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645179 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670645645179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core tocelsius:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder tocelsius:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] tocelsius:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645645230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645645230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add tocelsius:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645231 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] tocelsius:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645645260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645645260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tocelsius:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs tocelsius:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"tocelsius:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tocelsius:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tocelsius:inst3\|lpm_divide:Div0\"" {  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tocelsius:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"tocelsius:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670645645272 ""}  } { { "tocelsius.vhd" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/tocelsius.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670645645272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645645299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645645299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645645302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645645302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645645323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645645323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645645358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645645358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670645645386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645645386 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/lazk3r/Documents/quartus/tempeture_control/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670645645577 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670645645577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[23\] GND " "Pin \"celcius\[23\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[22\] GND " "Pin \"celcius\[22\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[21\] GND " "Pin \"celcius\[21\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[20\] GND " "Pin \"celcius\[20\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[19\] GND " "Pin \"celcius\[19\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[18\] GND " "Pin \"celcius\[18\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[17\] GND " "Pin \"celcius\[17\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[16\] GND " "Pin \"celcius\[16\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[15\] GND " "Pin \"celcius\[15\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[14\] GND " "Pin \"celcius\[14\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[13\] GND " "Pin \"celcius\[13\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[12\] GND " "Pin \"celcius\[12\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[11\] GND " "Pin \"celcius\[11\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[10\] GND " "Pin \"celcius\[10\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[9\] GND " "Pin \"celcius\[9\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "celcius\[8\] GND " "Pin \"celcius\[8\]\" is stuck at GND" {  } { { "adc_control/synthesis/tempeture_control.bdf" "" { Schematic "/home/lazk3r/Documents/quartus/tempeture_control/adc_control/synthesis/tempeture_control.bdf" { { 336 992 1168 352 "celcius\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670645645647 "|tempeture_control|celcius[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670645645647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670645645697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670645645924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670645645999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670645645999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670645646036 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670645646036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670645646036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670645646036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670645646043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 23:14:06 2022 " "Processing ended: Fri Dec  9 23:14:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670645646043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670645646043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670645646043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670645646043 ""}
