
bldc-motor-control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2d0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800a470  0800a470  0001a470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a90c  0800a90c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a90c  0800a90c  0001a90c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a914  0800a914  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a914  0800a914  0001a914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a918  0800a918  0001a918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a91c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b38  200001e4  0800ab00  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d1c  0800ab00  00024d1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab65  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ce5  00000000  00000000  0003ad79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001688  00000000  00000000  0003ea60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001500  00000000  00000000  000400e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b5f1  00000000  00000000  000415e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019916  00000000  00000000  0005cbd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a63e4  00000000  00000000  000764ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c8d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ea4  00000000  00000000  0011c924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a458 	.word	0x0800a458

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800a458 	.word	0x0800a458

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ece:	4b21      	ldr	r3, [pc, #132]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000ed0:	4a21      	ldr	r2, [pc, #132]	; (8000f58 <MX_ADC1_Init+0x9c>)
 8000ed2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ed4:	4b1f      	ldr	r3, [pc, #124]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000ed6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000eda:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000edc:	4b1d      	ldr	r3, [pc, #116]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ee8:	4b1a      	ldr	r3, [pc, #104]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eee:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ef6:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000efc:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000efe:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <MX_ADC1_Init+0xa0>)
 8000f00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f02:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f08:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f0e:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f16:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f1c:	480d      	ldr	r0, [pc, #52]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000f1e:	f000 ffeb 	bl	8001ef8 <HAL_ADC_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f28:	f000 fa14 	bl	8001354 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f2c:	2306      	movs	r3, #6
 8000f2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f30:	2301      	movs	r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f38:	463b      	mov	r3, r7
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4805      	ldr	r0, [pc, #20]	; (8000f54 <MX_ADC1_Init+0x98>)
 8000f3e:	f001 f81f 	bl	8001f80 <HAL_ADC_ConfigChannel>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f48:	f000 fa04 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f4c:	bf00      	nop
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000200 	.word	0x20000200
 8000f58:	40012000 	.word	0x40012000
 8000f5c:	0f000001 	.word	0x0f000001

08000f60 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08a      	sub	sp, #40	; 0x28
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a17      	ldr	r2, [pc, #92]	; (8000fdc <HAL_ADC_MspInit+0x7c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d127      	bne.n	8000fd2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	4b16      	ldr	r3, [pc, #88]	; (8000fe0 <HAL_ADC_MspInit+0x80>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8a:	4a15      	ldr	r2, [pc, #84]	; (8000fe0 <HAL_ADC_MspInit+0x80>)
 8000f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f90:	6453      	str	r3, [r2, #68]	; 0x44
 8000f92:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <HAL_ADC_MspInit+0x80>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <HAL_ADC_MspInit+0x80>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	4a0e      	ldr	r2, [pc, #56]	; (8000fe0 <HAL_ADC_MspInit+0x80>)
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	6313      	str	r3, [r2, #48]	; 0x30
 8000fae:	4b0c      	ldr	r3, [pc, #48]	; (8000fe0 <HAL_ADC_MspInit+0x80>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fba:	2340      	movs	r3, #64	; 0x40
 8000fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <HAL_ADC_MspInit+0x84>)
 8000fce:	f001 fb17 	bl	8002600 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fd2:	bf00      	nop
 8000fd4:	3728      	adds	r7, #40	; 0x28
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40012000 	.word	0x40012000
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40020000 	.word	0x40020000

08000fe8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of motorManager */
  motorManagerHandle = osThreadNew(StartDefaultTask, NULL, &motorManager_attributes);
 8000fec:	4a08      	ldr	r2, [pc, #32]	; (8001010 <MX_FREERTOS_Init+0x28>)
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4808      	ldr	r0, [pc, #32]	; (8001014 <MX_FREERTOS_Init+0x2c>)
 8000ff2:	f003 fe49 	bl	8004c88 <osThreadNew>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a07      	ldr	r2, [pc, #28]	; (8001018 <MX_FREERTOS_Init+0x30>)
 8000ffa:	6013      	str	r3, [r2, #0]

  /* creation of motorRunner */
  motorRunnerHandle = osThreadNew(StartTask02, NULL, &motorRunner_attributes);
 8000ffc:	4a07      	ldr	r2, [pc, #28]	; (800101c <MX_FREERTOS_Init+0x34>)
 8000ffe:	2100      	movs	r1, #0
 8001000:	4807      	ldr	r0, [pc, #28]	; (8001020 <MX_FREERTOS_Init+0x38>)
 8001002:	f003 fe41 	bl	8004c88 <osThreadNew>
 8001006:	4603      	mov	r3, r0
 8001008:	4a06      	ldr	r2, [pc, #24]	; (8001024 <MX_FREERTOS_Init+0x3c>)
 800100a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	0800a4d4 	.word	0x0800a4d4
 8001014:	08001029 	.word	0x08001029
 8001018:	20000248 	.word	0x20000248
 800101c:	0800a4f8 	.word	0x0800a4f8
 8001020:	08001039 	.word	0x08001039
 8001024:	2000024c 	.word	0x2000024c

08001028 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001030:	2001      	movs	r0, #1
 8001032:	f003 febb 	bl	8004dac <osDelay>
 8001036:	e7fb      	b.n	8001030 <StartDefaultTask+0x8>

08001038 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001040:	2001      	movs	r0, #1
 8001042:	f003 feb3 	bl	8004dac <osDelay>
 8001046:	e7fb      	b.n	8001040 <StartTask02+0x8>

08001048 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08a      	sub	sp, #40	; 0x28
 800104c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
 800105c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	4b3f      	ldr	r3, [pc, #252]	; (8001160 <MX_GPIO_Init+0x118>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a3e      	ldr	r2, [pc, #248]	; (8001160 <MX_GPIO_Init+0x118>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b3c      	ldr	r3, [pc, #240]	; (8001160 <MX_GPIO_Init+0x118>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b38      	ldr	r3, [pc, #224]	; (8001160 <MX_GPIO_Init+0x118>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a37      	ldr	r2, [pc, #220]	; (8001160 <MX_GPIO_Init+0x118>)
 8001084:	f043 0310 	orr.w	r3, r3, #16
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b35      	ldr	r3, [pc, #212]	; (8001160 <MX_GPIO_Init+0x118>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0310 	and.w	r3, r3, #16
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	4b31      	ldr	r3, [pc, #196]	; (8001160 <MX_GPIO_Init+0x118>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a30      	ldr	r2, [pc, #192]	; (8001160 <MX_GPIO_Init+0x118>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b2e      	ldr	r3, [pc, #184]	; (8001160 <MX_GPIO_Init+0x118>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	4b2a      	ldr	r3, [pc, #168]	; (8001160 <MX_GPIO_Init+0x118>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a29      	ldr	r2, [pc, #164]	; (8001160 <MX_GPIO_Init+0x118>)
 80010bc:	f043 0308 	orr.w	r3, r3, #8
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b27      	ldr	r3, [pc, #156]	; (8001160 <MX_GPIO_Init+0x118>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f003 0308 	and.w	r3, r3, #8
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	4b23      	ldr	r3, [pc, #140]	; (8001160 <MX_GPIO_Init+0x118>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a22      	ldr	r2, [pc, #136]	; (8001160 <MX_GPIO_Init+0x118>)
 80010d8:	f043 0304 	orr.w	r3, r3, #4
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b20      	ldr	r3, [pc, #128]	; (8001160 <MX_GPIO_Init+0x118>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f003 0304 	and.w	r3, r3, #4
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWM1EN_Pin|PWM2EN_Pin|PWM3EN_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80010f0:	481c      	ldr	r0, [pc, #112]	; (8001164 <MX_GPIO_Init+0x11c>)
 80010f2:	f001 fc09 	bl	8002908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD3_Pin|LD4_Pin|LD5_Pin|LDN_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80010fc:	481a      	ldr	r0, [pc, #104]	; (8001168 <MX_GPIO_Init+0x120>)
 80010fe:	f001 fc03 	bl	8002908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001102:	2301      	movs	r3, #1
 8001104:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001106:	2300      	movs	r3, #0
 8001108:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	4815      	ldr	r0, [pc, #84]	; (800116c <MX_GPIO_Init+0x124>)
 8001116:	f001 fa73 	bl	8002600 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PWM1EN_Pin|PWM2EN_Pin|PWM3EN_Pin;
 800111a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800111e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001120:	2301      	movs	r3, #1
 8001122:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001128:	2300      	movs	r3, #0
 800112a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	4619      	mov	r1, r3
 8001132:	480c      	ldr	r0, [pc, #48]	; (8001164 <MX_GPIO_Init+0x11c>)
 8001134:	f001 fa64 	bl	8002600 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin|LD5_Pin|LDN_Pin;
 8001138:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800113c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001146:	2302      	movs	r3, #2
 8001148:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_GPIO_Init+0x120>)
 8001152:	f001 fa55 	bl	8002600 <HAL_GPIO_Init>

}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	; 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40023800 	.word	0x40023800
 8001164:	40020400 	.word	0x40020400
 8001168:	40020c00 	.word	0x40020c00
 800116c:	40020000 	.word	0x40020000

08001170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint32_t dir = CW;
 8001176:	2301      	movs	r3, #1
 8001178:	617b      	str	r3, [r7, #20]
  volatile uint32_t torque = 70;
 800117a:	2346      	movs	r3, #70	; 0x46
 800117c:	607b      	str	r3, [r7, #4]
  uint32_t max_torque = 20000;
 800117e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001182:	613b      	str	r3, [r7, #16]
  float max_step_size = 0.5;
 8001184:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001188:	60fb      	str	r3, [r7, #12]

  uint32_t pot_max = 4095;
 800118a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800118e:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001190:	f000 fe1c 	bl	8001dcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001194:	f000 f84c 	bl	8001230 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001198:	f7ff ff56 	bl	8001048 <MX_GPIO_Init>
  MX_ADC1_Init();
 800119c:	f7ff fe8e 	bl	8000ebc <MX_ADC1_Init>
  MX_USART6_UART_Init();
 80011a0:	f000 fd78 	bl	8001c94 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 80011a4:	f000 fb08 	bl	80017b8 <MX_TIM1_Init>
  MX_TIM3_Init();
 80011a8:	f000 fc32 	bl	8001a10 <MX_TIM3_Init>
  MX_TIM2_Init();
 80011ac:	f000 fba2 	bl	80018f4 <MX_TIM2_Init>

//  uint32_t time = HAL_GetTick();
//  uint32_t max_time = 3000;


  wasButtonPressed = false;
 80011b0:	4b18      	ldr	r3, [pc, #96]	; (8001214 <main+0xa4>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	701a      	strb	r2, [r3, #0]

  MotorInit(&htim1, &htim3);
 80011b6:	4918      	ldr	r1, [pc, #96]	; (8001218 <main+0xa8>)
 80011b8:	4818      	ldr	r0, [pc, #96]	; (800121c <main+0xac>)
 80011ba:	f000 f8d1 	bl	8001360 <MotorInit>
  MotorSetTorque(torque);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 f91b 	bl	80013fc <MotorSetTorque>
  MotorSetDir(dir);
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 f936 	bl	800143c <MotorSetDir>
  MotorSetStepSize(step_size);
 80011d0:	4b13      	ldr	r3, [pc, #76]	; (8001220 <main+0xb0>)
 80011d2:	edd3 7a00 	vldr	s15, [r3]
 80011d6:	eeb0 0a67 	vmov.f32	s0, s15
 80011da:	f000 f997 	bl	800150c <MotorSetStepSize>


  // Create mutex in your initialization code
  stepSizeMutexHandle = osMutexNew(NULL);
 80011de:	2000      	movs	r0, #0
 80011e0:	f003 fdff 	bl	8004de2 <osMutexNew>
 80011e4:	4603      	mov	r3, r0
 80011e6:	4a0f      	ldr	r2, [pc, #60]	; (8001224 <main+0xb4>)
 80011e8:	6013      	str	r3, [r2, #0]
  torqueMutexHandle = osMutexNew(NULL);
 80011ea:	2000      	movs	r0, #0
 80011ec:	f003 fdf9 	bl	8004de2 <osMutexNew>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4a0d      	ldr	r2, [pc, #52]	; (8001228 <main+0xb8>)
 80011f4:	6013      	str	r3, [r2, #0]


  printf("motor initialized\n");
 80011f6:	480d      	ldr	r0, [pc, #52]	; (800122c <main+0xbc>)
 80011f8:	f007 f888 	bl	800830c <puts>

  MotorStart(torque);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f94a 	bl	8001498 <MotorStart>

//  HAL_ADC_Start(&hadc1);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001204:	f003 fcf6 	bl	8004bf4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001208:	f7ff feee 	bl	8000fe8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800120c:	f003 fd16 	bl	8004c3c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001210:	e7fe      	b.n	8001210 <main+0xa0>
 8001212:	bf00      	nop
 8001214:	20000294 	.word	0x20000294
 8001218:	2000032c 	.word	0x2000032c
 800121c:	2000029c 	.word	0x2000029c
 8001220:	20000000 	.word	0x20000000
 8001224:	20000250 	.word	0x20000250
 8001228:	20000254 	.word	0x20000254
 800122c:	0800a48c 	.word	0x0800a48c

08001230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b094      	sub	sp, #80	; 0x50
 8001234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001236:	f107 0320 	add.w	r3, r7, #32
 800123a:	2230      	movs	r2, #48	; 0x30
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f006 fb6c 	bl	800791c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001244:	f107 030c 	add.w	r3, r7, #12
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	4b27      	ldr	r3, [pc, #156]	; (80012f8 <SystemClock_Config+0xc8>)
 800125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125c:	4a26      	ldr	r2, [pc, #152]	; (80012f8 <SystemClock_Config+0xc8>)
 800125e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001262:	6413      	str	r3, [r2, #64]	; 0x40
 8001264:	4b24      	ldr	r3, [pc, #144]	; (80012f8 <SystemClock_Config+0xc8>)
 8001266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	4b21      	ldr	r3, [pc, #132]	; (80012fc <SystemClock_Config+0xcc>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a20      	ldr	r2, [pc, #128]	; (80012fc <SystemClock_Config+0xcc>)
 800127a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800127e:	6013      	str	r3, [r2, #0]
 8001280:	4b1e      	ldr	r3, [pc, #120]	; (80012fc <SystemClock_Config+0xcc>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800128c:	2302      	movs	r3, #2
 800128e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001290:	2301      	movs	r3, #1
 8001292:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001294:	2310      	movs	r3, #16
 8001296:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001298:	2302      	movs	r3, #2
 800129a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800129c:	2300      	movs	r3, #0
 800129e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012a0:	2308      	movs	r3, #8
 80012a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80012a4:	2354      	movs	r3, #84	; 0x54
 80012a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012a8:	2302      	movs	r3, #2
 80012aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012ac:	2304      	movs	r3, #4
 80012ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b0:	f107 0320 	add.w	r3, r7, #32
 80012b4:	4618      	mov	r0, r3
 80012b6:	f001 fb41 	bl	800293c <HAL_RCC_OscConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012c0:	f000 f848 	bl	8001354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c4:	230f      	movs	r3, #15
 80012c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c8:	2302      	movs	r3, #2
 80012ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	2102      	movs	r1, #2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f001 fda3 	bl	8002e2c <HAL_RCC_ClockConfig>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80012ec:	f000 f832 	bl	8001354 <Error_Handler>
  }
}
 80012f0:	bf00      	nop
 80012f2:	3750      	adds	r7, #80	; 0x50
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40007000 	.word	0x40007000

08001300 <HAL_TIMEx_CommutCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
//	MotorSixStepAlgorithm();
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <__io_putchar>:

int __io_putchar(int ch)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b0a      	cmp	r3, #10
 8001320:	d109      	bne.n	8001336 <__io_putchar+0x22>
        uint8_t ch6 = '\r';
 8001322:	230d      	movs	r3, #13
 8001324:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart6, &ch6, 1, HAL_MAX_DELAY);
 8001326:	f107 010f 	add.w	r1, r7, #15
 800132a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800132e:	2201      	movs	r2, #1
 8001330:	4807      	ldr	r0, [pc, #28]	; (8001350 <__io_putchar+0x3c>)
 8001332:	f003 f8b6 	bl	80044a2 <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart6, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001336:	1d39      	adds	r1, r7, #4
 8001338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800133c:	2201      	movs	r2, #1
 800133e:	4804      	ldr	r0, [pc, #16]	; (8001350 <__io_putchar+0x3c>)
 8001340:	f003 f8af 	bl	80044a2 <HAL_UART_Transmit>
    return 1;
 8001344:	2301      	movs	r3, #1
}
 8001346:	4618      	mov	r0, r3
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000374 	.word	0x20000374

08001354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001358:	b672      	cpsid	i
}
 800135a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800135c:	e7fe      	b.n	800135c <Error_Handler+0x8>
	...

08001360 <MotorInit>:

bool wasButtonPressed = false;


void MotorInit(TIM_HandleTypeDef *_tim_pwm, TIM_HandleTypeDef *_tim_com)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
	bldc.tim_pwm = _tim_pwm;
 800136a:	4a22      	ldr	r2, [pc, #136]	; (80013f4 <MotorInit+0x94>)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	61d3      	str	r3, [r2, #28]
	bldc.tim_com = _tim_com;
 8001370:	4a20      	ldr	r2, [pc, #128]	; (80013f4 <MotorInit+0x94>)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	6193      	str	r3, [r2, #24]

	bldc.step_number = 1;
 8001376:	4b1f      	ldr	r3, [pc, #124]	; (80013f4 <MotorInit+0x94>)
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
	bldc.step_size = 2;
 800137c:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <MotorInit+0x94>)
 800137e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001382:	605a      	str	r2, [r3, #4]
	bldc.torque = 0;
 8001384:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <MotorInit+0x94>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
	bldc.speed = 0;
 800138a:	4b1a      	ldr	r3, [pc, #104]	; (80013f4 <MotorInit+0x94>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
	bldc.dir = CW;
 8001390:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <MotorInit+0x94>)
 8001392:	2201      	movs	r2, #1
 8001394:	60da      	str	r2, [r3, #12]
	bldc.speed_change_delay = 50;
 8001396:	4b17      	ldr	r3, [pc, #92]	; (80013f4 <MotorInit+0x94>)
 8001398:	2232      	movs	r2, #50	; 0x32
 800139a:	615a      	str	r2, [r3, #20]

	MotorConfigChannelInit();
 800139c:	f000 f85e 	bl	800145c <MotorConfigChannelInit>

	__HAL_TIM_SET_AUTORELOAD(bldc.tim_com, ARR_TIM3_VALUE);
 80013a0:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <MotorInit+0x94>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2264      	movs	r2, #100	; 0x64
 80013a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <MotorInit+0x94>)
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	2264      	movs	r2, #100	; 0x64
 80013b0:	60da      	str	r2, [r3, #12]

	HAL_TIM_Base_Start(bldc.tim_com);
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <MotorInit+0x94>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f001 ff68 	bl	800328c <HAL_TIM_Base_Start>
	HAL_TIMEx_ConfigCommutationEvent_IT(bldc.tim_pwm, TIM_TS_ITR2, TIM_COMMUTATION_TRGI);
 80013bc:	4b0d      	ldr	r3, [pc, #52]	; (80013f4 <MotorInit+0x94>)
 80013be:	69db      	ldr	r3, [r3, #28]
 80013c0:	2204      	movs	r2, #4
 80013c2:	2120      	movs	r1, #32
 80013c4:	4618      	mov	r0, r3
 80013c6:	f002 fef4 	bl	80041b2 <HAL_TIMEx_ConfigCommutEvent_IT>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013ca:	2100      	movs	r1, #0
 80013cc:	480a      	ldr	r0, [pc, #40]	; (80013f8 <MotorInit+0x98>)
 80013ce:	f002 f855 	bl	800347c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80013d2:	210c      	movs	r1, #12
 80013d4:	4808      	ldr	r0, [pc, #32]	; (80013f8 <MotorInit+0x98>)
 80013d6:	f002 f851 	bl	800347c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80013da:	2108      	movs	r1, #8
 80013dc:	4806      	ldr	r0, [pc, #24]	; (80013f8 <MotorInit+0x98>)
 80013de:	f002 f84d 	bl	800347c <HAL_TIM_PWM_Start>

	MotorSetPWM(0, 0, 0);  // Ensure all PWM channels are low at the beginning
 80013e2:	2200      	movs	r2, #0
 80013e4:	2100      	movs	r1, #0
 80013e6:	2000      	movs	r0, #0
 80013e8:	f000 f872 	bl	80014d0 <MotorSetPWM>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000258 	.word	0x20000258
 80013f8:	2000029c 	.word	0x2000029c

080013fc <MotorSetTorque>:



bool MotorSetTorque(uint32_t torque)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	bool isTorqueChanged = false;
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]

	if(torque > BLDC_MOTOR_MAX_TORQUE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b64      	cmp	r3, #100	; 0x64
 800140c:	d903      	bls.n	8001416 <MotorSetTorque+0x1a>
	{
		bldc.torque = BLDC_MOTOR_MAX_TORQUE;
 800140e:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <MotorSetTorque+0x3c>)
 8001410:	2264      	movs	r2, #100	; 0x64
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	e009      	b.n	800142a <MotorSetTorque+0x2e>
	}
	else
	{
		if (bldc.torque != torque){
 8001416:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MotorSetTorque+0x3c>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	429a      	cmp	r2, r3
 800141e:	d001      	beq.n	8001424 <MotorSetTorque+0x28>
			isTorqueChanged = true;
 8001420:	2301      	movs	r3, #1
 8001422:	73fb      	strb	r3, [r7, #15]
//			while (bldc.torque >= torque){
//				bldc.torque--;
//				HAL_Delay(bldc.torque_change_delay);
//			}
//		}
		bldc.torque = torque;
 8001424:	4a04      	ldr	r2, [pc, #16]	; (8001438 <MotorSetTorque+0x3c>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6093      	str	r3, [r2, #8]
	}

	return isTorqueChanged;
 800142a:	7bfb      	ldrb	r3, [r7, #15]
}
 800142c:	4618      	mov	r0, r3
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	20000258 	.word	0x20000258

0800143c <MotorSetDir>:
	}

	return isSpeedChanged;
}

void MotorSetDir(direction dir){
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
	bldc.dir = dir;
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	4a03      	ldr	r2, [pc, #12]	; (8001458 <MotorSetDir+0x1c>)
 800144a:	60d3      	str	r3, [r2, #12]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	20000258 	.word	0x20000258

0800145c <MotorConfigChannelInit>:


void MotorConfigChannelInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
	bldc.sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <MotorConfigChannelInit+0x38>)
 8001462:	2260      	movs	r2, #96	; 0x60
 8001464:	621a      	str	r2, [r3, #32]
	bldc.sConfigOC.Pulse = 0;
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <MotorConfigChannelInit+0x38>)
 8001468:	2200      	movs	r2, #0
 800146a:	625a      	str	r2, [r3, #36]	; 0x24
	bldc.sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <MotorConfigChannelInit+0x38>)
 800146e:	2200      	movs	r2, #0
 8001470:	629a      	str	r2, [r3, #40]	; 0x28
	bldc.sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001472:	4b08      	ldr	r3, [pc, #32]	; (8001494 <MotorConfigChannelInit+0x38>)
 8001474:	2200      	movs	r2, #0
 8001476:	62da      	str	r2, [r3, #44]	; 0x2c
	bldc.sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001478:	4b06      	ldr	r3, [pc, #24]	; (8001494 <MotorConfigChannelInit+0x38>)
 800147a:	2200      	movs	r2, #0
 800147c:	631a      	str	r2, [r3, #48]	; 0x30
	bldc.sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <MotorConfigChannelInit+0x38>)
 8001480:	2200      	movs	r2, #0
 8001482:	635a      	str	r2, [r3, #52]	; 0x34
	bldc.sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001484:	4b03      	ldr	r3, [pc, #12]	; (8001494 <MotorConfigChannelInit+0x38>)
 8001486:	2200      	movs	r2, #0
 8001488:	639a      	str	r2, [r3, #56]	; 0x38

//	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1|TIM_IT_CC3|TIM_IT_CC4);

}
 800148a:	bf00      	nop
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	20000258 	.word	0x20000258

08001498 <MotorStart>:

    HAL_TIM_OC_Stop(bldc.tim_pwm, channel);
//	HAL_TIMEx_OCN_Start(bldc.tim_pwm, channel);
}

void MotorStart(int torque){
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	int delay = 50;
 80014a0:	2332      	movs	r3, #50	; 0x32
 80014a2:	60fb      	str	r3, [r7, #12]
	while(bldc.torque <= torque){
 80014a4:	e008      	b.n	80014b8 <MotorStart+0x20>
		bldc.torque++;
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <MotorStart+0x34>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	3301      	adds	r3, #1
 80014ac:	4a07      	ldr	r2, [pc, #28]	; (80014cc <MotorStart+0x34>)
 80014ae:	6093      	str	r3, [r2, #8]
		HAL_Delay(delay);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 fcfc 	bl	8001eb0 <HAL_Delay>
	while(bldc.torque <= torque){
 80014b8:	4b04      	ldr	r3, [pc, #16]	; (80014cc <MotorStart+0x34>)
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d9f1      	bls.n	80014a6 <MotorStart+0xe>
	}
}
 80014c2:	bf00      	nop
 80014c4:	bf00      	nop
 80014c6:	3710      	adds	r7, #16
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000258 	.word	0x20000258

080014d0 <MotorSetPWM>:
}



void MotorSetPWM(uint16_t torqueA, uint16_t torqueB, uint16_t torqueC)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	80fb      	strh	r3, [r7, #6]
 80014da:	460b      	mov	r3, r1
 80014dc:	80bb      	strh	r3, [r7, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, torqueA);
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MotorSetPWM+0x38>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	88fa      	ldrh	r2, [r7, #6]
 80014e8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, torqueB);
 80014ea:	4b07      	ldr	r3, [pc, #28]	; (8001508 <MotorSetPWM+0x38>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	88ba      	ldrh	r2, [r7, #4]
 80014f0:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, torqueC);
 80014f2:	4b05      	ldr	r3, [pc, #20]	; (8001508 <MotorSetPWM+0x38>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	887a      	ldrh	r2, [r7, #2]
 80014f8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	2000029c 	.word	0x2000029c

0800150c <MotorSetStepSize>:
    }

    button_state = new_button_state;
}

volatile void MotorSetStepSize(volatile float newStepSize) {
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	ed87 0a01 	vstr	s0, [r7, #4]
    if (bldc.step_size != newStepSize){
 8001516:	4b0d      	ldr	r3, [pc, #52]	; (800154c <MotorSetStepSize+0x40>)
 8001518:	ed93 7a01 	vldr	s14, [r3, #4]
 800151c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001520:	eeb4 7a67 	vcmp.f32	s14, s15
 8001524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001528:	d00c      	beq.n	8001544 <MotorSetStepSize+0x38>
		bldc.step_size = newStepSize;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a07      	ldr	r2, [pc, #28]	; (800154c <MotorSetStepSize+0x40>)
 800152e:	6053      	str	r3, [r2, #4]
		printf("New step size set: %.2f\n", bldc.step_size);  // Debug output
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <MotorSetStepSize+0x40>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff f80f 	bl	8000558 <__aeabi_f2d>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4804      	ldr	r0, [pc, #16]	; (8001550 <MotorSetStepSize+0x44>)
 8001540:	f006 fe5e 	bl	8008200 <iprintf>
    }

}
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20000258 	.word	0x20000258
 8001550:	0800a4a0 	.word	0x0800a4a0

08001554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <HAL_MspInit+0x54>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	4a11      	ldr	r2, [pc, #68]	; (80015a8 <HAL_MspInit+0x54>)
 8001564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001568:	6453      	str	r3, [r2, #68]	; 0x44
 800156a:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <HAL_MspInit+0x54>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <HAL_MspInit+0x54>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <HAL_MspInit+0x54>)
 8001580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001584:	6413      	str	r3, [r2, #64]	; 0x40
 8001586:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <HAL_MspInit+0x54>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	210f      	movs	r1, #15
 8001596:	f06f 0001 	mvn.w	r0, #1
 800159a:	f000 fffa 	bl	8002592 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800

080015ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <NMI_Handler+0x4>

080015b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b2:	b480      	push	{r7}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <HardFault_Handler+0x4>

080015b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015bc:	e7fe      	b.n	80015bc <MemManage_Handler+0x4>

080015be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c2:	e7fe      	b.n	80015c2 <BusFault_Handler+0x4>

080015c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <UsageFault_Handler+0x4>

080015ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ca:	b480      	push	{r7}
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015dc:	f000 fc48 	bl	8001e70 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015e0:	f005 f8fe 	bl	80067e0 <xTaskGetSchedulerState>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d001      	beq.n	80015ee <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80015ea:	f005 fee5 	bl	80073b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015f8:	4802      	ldr	r0, [pc, #8]	; (8001604 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80015fa:	f001 ffef 	bl	80035dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000029c 	.word	0x2000029c

08001608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return 1;
 800160c:	2301      	movs	r3, #1
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <_kill>:

int _kill(int pid, int sig)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001622:	f006 f943 	bl	80078ac <__errno>
 8001626:	4603      	mov	r3, r0
 8001628:	2216      	movs	r2, #22
 800162a:	601a      	str	r2, [r3, #0]
  return -1;
 800162c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001630:	4618      	mov	r0, r3
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <_exit>:

void _exit (int status)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001640:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffe7 	bl	8001618 <_kill>
  while (1) {}    /* Make sure we hang here */
 800164a:	e7fe      	b.n	800164a <_exit+0x12>

0800164c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	e00a      	b.n	8001674 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800165e:	f3af 8000 	nop.w
 8001662:	4601      	mov	r1, r0
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	60ba      	str	r2, [r7, #8]
 800166a:	b2ca      	uxtb	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	3301      	adds	r3, #1
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	429a      	cmp	r2, r3
 800167a:	dbf0      	blt.n	800165e <_read+0x12>
  }

  return len;
 800167c:	687b      	ldr	r3, [r7, #4]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	e009      	b.n	80016ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	1c5a      	adds	r2, r3, #1
 800169c:	60ba      	str	r2, [r7, #8]
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fe37 	bl	8001314 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	697a      	ldr	r2, [r7, #20]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	dbf1      	blt.n	8001698 <_write+0x12>
  }
  return len;
 80016b4:	687b      	ldr	r3, [r7, #4]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <_close>:

int _close(int file)
{
 80016be:	b480      	push	{r7}
 80016c0:	b083      	sub	sp, #12
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b083      	sub	sp, #12
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016e6:	605a      	str	r2, [r3, #4]
  return 0;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <_isatty>:

int _isatty(int file)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
	...

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	; (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	; (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f006 f8a8 	bl	80078ac <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	; (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20020000 	.word	0x20020000
 8001788:	00000400 	.word	0x00000400
 800178c:	20000298 	.word	0x20000298
 8001790:	20004d20 	.word	0x20004d20

08001794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <SystemInit+0x20>)
 800179a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800179e:	4a05      	ldr	r2, [pc, #20]	; (80017b4 <SystemInit+0x20>)
 80017a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b092      	sub	sp, #72	; 0x48
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]
 80017d8:	615a      	str	r2, [r3, #20]
 80017da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	2220      	movs	r2, #32
 80017e0:	2100      	movs	r1, #0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f006 f89a 	bl	800791c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017e8:	4b40      	ldr	r3, [pc, #256]	; (80018ec <MX_TIM1_Init+0x134>)
 80017ea:	4a41      	ldr	r2, [pc, #260]	; (80018f0 <MX_TIM1_Init+0x138>)
 80017ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 42-1;
 80017ee:	4b3f      	ldr	r3, [pc, #252]	; (80018ec <MX_TIM1_Init+0x134>)
 80017f0:	2229      	movs	r2, #41	; 0x29
 80017f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f4:	4b3d      	ldr	r3, [pc, #244]	; (80018ec <MX_TIM1_Init+0x134>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80017fa:	4b3c      	ldr	r3, [pc, #240]	; (80018ec <MX_TIM1_Init+0x134>)
 80017fc:	2263      	movs	r2, #99	; 0x63
 80017fe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001800:	4b3a      	ldr	r3, [pc, #232]	; (80018ec <MX_TIM1_Init+0x134>)
 8001802:	2200      	movs	r2, #0
 8001804:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001806:	4b39      	ldr	r3, [pc, #228]	; (80018ec <MX_TIM1_Init+0x134>)
 8001808:	2200      	movs	r2, #0
 800180a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180c:	4b37      	ldr	r3, [pc, #220]	; (80018ec <MX_TIM1_Init+0x134>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001812:	4836      	ldr	r0, [pc, #216]	; (80018ec <MX_TIM1_Init+0x134>)
 8001814:	f001 fde3 	bl	80033de <HAL_TIM_PWM_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800181e:	f7ff fd99 	bl	8001354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001826:	2300      	movs	r3, #0
 8001828:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800182a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800182e:	4619      	mov	r1, r3
 8001830:	482e      	ldr	r0, [pc, #184]	; (80018ec <MX_TIM1_Init+0x134>)
 8001832:	f002 fd1f 	bl	8004274 <HAL_TIMEx_MasterConfigSynchronization>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 800183c:	f7ff fd8a 	bl	8001354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001840:	2360      	movs	r3, #96	; 0x60
 8001842:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001848:	2300      	movs	r3, #0
 800184a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800184c:	2300      	movs	r3, #0
 800184e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001850:	2300      	movs	r3, #0
 8001852:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001854:	2300      	movs	r3, #0
 8001856:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001858:	2300      	movs	r3, #0
 800185a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800185c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001860:	2200      	movs	r2, #0
 8001862:	4619      	mov	r1, r3
 8001864:	4821      	ldr	r0, [pc, #132]	; (80018ec <MX_TIM1_Init+0x134>)
 8001866:	f002 f81d 	bl	80038a4 <HAL_TIM_PWM_ConfigChannel>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001870:	f7ff fd70 	bl	8001354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001878:	2208      	movs	r2, #8
 800187a:	4619      	mov	r1, r3
 800187c:	481b      	ldr	r0, [pc, #108]	; (80018ec <MX_TIM1_Init+0x134>)
 800187e:	f002 f811 	bl	80038a4 <HAL_TIM_PWM_ConfigChannel>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001888:	f7ff fd64 	bl	8001354 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800188c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001890:	220c      	movs	r2, #12
 8001892:	4619      	mov	r1, r3
 8001894:	4815      	ldr	r0, [pc, #84]	; (80018ec <MX_TIM1_Init+0x134>)
 8001896:	f002 f805 	bl	80038a4 <HAL_TIM_PWM_ConfigChannel>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 80018a0:	f7ff fd58 	bl	8001354 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80018a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80018aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80018b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018bc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80018c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	4619      	mov	r1, r3
 80018ce:	4807      	ldr	r0, [pc, #28]	; (80018ec <MX_TIM1_Init+0x134>)
 80018d0:	f002 fd3e 	bl	8004350 <HAL_TIMEx_ConfigBreakDeadTime>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80018da:	f7ff fd3b 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018de:	4803      	ldr	r0, [pc, #12]	; (80018ec <MX_TIM1_Init+0x134>)
 80018e0:	f000 f958 	bl	8001b94 <HAL_TIM_MspPostInit>

}
 80018e4:	bf00      	nop
 80018e6:	3748      	adds	r7, #72	; 0x48
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	2000029c 	.word	0x2000029c
 80018f0:	40010000 	.word	0x40010000

080018f4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08e      	sub	sp, #56	; 0x38
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001908:	f107 0320 	add.w	r3, r7, #32
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
 8001920:	615a      	str	r2, [r3, #20]
 8001922:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001924:	4b39      	ldr	r3, [pc, #228]	; (8001a0c <MX_TIM2_Init+0x118>)
 8001926:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800192a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800192c:	4b37      	ldr	r3, [pc, #220]	; (8001a0c <MX_TIM2_Init+0x118>)
 800192e:	2200      	movs	r2, #0
 8001930:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001932:	4b36      	ldr	r3, [pc, #216]	; (8001a0c <MX_TIM2_Init+0x118>)
 8001934:	2200      	movs	r2, #0
 8001936:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001938:	4b34      	ldr	r3, [pc, #208]	; (8001a0c <MX_TIM2_Init+0x118>)
 800193a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800193e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001940:	4b32      	ldr	r3, [pc, #200]	; (8001a0c <MX_TIM2_Init+0x118>)
 8001942:	2200      	movs	r2, #0
 8001944:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001946:	4b31      	ldr	r3, [pc, #196]	; (8001a0c <MX_TIM2_Init+0x118>)
 8001948:	2200      	movs	r2, #0
 800194a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800194c:	482f      	ldr	r0, [pc, #188]	; (8001a0c <MX_TIM2_Init+0x118>)
 800194e:	f001 fc4d 	bl	80031ec <HAL_TIM_Base_Init>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001958:	f7ff fcfc 	bl	8001354 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800195c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001960:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001962:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001966:	4619      	mov	r1, r3
 8001968:	4828      	ldr	r0, [pc, #160]	; (8001a0c <MX_TIM2_Init+0x118>)
 800196a:	f002 f85d 	bl	8003a28 <HAL_TIM_ConfigClockSource>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001974:	f7ff fcee 	bl	8001354 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001978:	4824      	ldr	r0, [pc, #144]	; (8001a0c <MX_TIM2_Init+0x118>)
 800197a:	f001 fce1 	bl	8003340 <HAL_TIM_OC_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001984:	f7ff fce6 	bl	8001354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001988:	2300      	movs	r3, #0
 800198a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800198c:	2300      	movs	r3, #0
 800198e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001990:	f107 0320 	add.w	r3, r7, #32
 8001994:	4619      	mov	r1, r3
 8001996:	481d      	ldr	r0, [pc, #116]	; (8001a0c <MX_TIM2_Init+0x118>)
 8001998:	f002 fc6c 	bl	8004274 <HAL_TIMEx_MasterConfigSynchronization>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80019a2:	f7ff fcd7 	bl	8001354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80019a6:	2330      	movs	r3, #48	; 0x30
 80019a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019b6:	1d3b      	adds	r3, r7, #4
 80019b8:	2200      	movs	r2, #0
 80019ba:	4619      	mov	r1, r3
 80019bc:	4813      	ldr	r0, [pc, #76]	; (8001a0c <MX_TIM2_Init+0x118>)
 80019be:	f001 ff15 	bl	80037ec <HAL_TIM_OC_ConfigChannel>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80019c8:	f7ff fcc4 	bl	8001354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80019cc:	2300      	movs	r3, #0
 80019ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	2204      	movs	r2, #4
 80019d4:	4619      	mov	r1, r3
 80019d6:	480d      	ldr	r0, [pc, #52]	; (8001a0c <MX_TIM2_Init+0x118>)
 80019d8:	f001 ff08 	bl	80037ec <HAL_TIM_OC_ConfigChannel>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 80019e2:	f7ff fcb7 	bl	8001354 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	2208      	movs	r2, #8
 80019ea:	4619      	mov	r1, r3
 80019ec:	4807      	ldr	r0, [pc, #28]	; (8001a0c <MX_TIM2_Init+0x118>)
 80019ee:	f001 fefd 	bl	80037ec <HAL_TIM_OC_ConfigChannel>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 80019f8:	f7ff fcac 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019fc:	4803      	ldr	r0, [pc, #12]	; (8001a0c <MX_TIM2_Init+0x118>)
 80019fe:	f000 f8c9 	bl	8001b94 <HAL_TIM_MspPostInit>

}
 8001a02:	bf00      	nop
 8001a04:	3738      	adds	r7, #56	; 0x38
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200002e4 	.word	0x200002e4

08001a10 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	; 0x28
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a16:	f107 0320 	add.w	r3, r7, #32
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]
 8001a2c:	611a      	str	r2, [r3, #16]
 8001a2e:	615a      	str	r2, [r3, #20]
 8001a30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a32:	4b21      	ldr	r3, [pc, #132]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a34:	4a21      	ldr	r2, [pc, #132]	; (8001abc <MX_TIM3_Init+0xac>)
 8001a36:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2100-1;
 8001a38:	4b1f      	ldr	r3, [pc, #124]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a3a:	f640 0233 	movw	r2, #2099	; 0x833
 8001a3e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a40:	4b1d      	ldr	r3, [pc, #116]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001a46:	4b1c      	ldr	r3, [pc, #112]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a48:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a4c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a4e:	4b1a      	ldr	r3, [pc, #104]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a54:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001a5a:	4817      	ldr	r0, [pc, #92]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a5c:	f001 fc70 	bl	8003340 <HAL_TIM_OC_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001a66:	f7ff fc75 	bl	8001354 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a6a:	2320      	movs	r3, #32
 8001a6c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a72:	f107 0320 	add.w	r3, r7, #32
 8001a76:	4619      	mov	r1, r3
 8001a78:	480f      	ldr	r0, [pc, #60]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a7a:	f002 fbfb 	bl	8004274 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001a84:	f7ff fc66 	bl	8001354 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a90:	2300      	movs	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4806      	ldr	r0, [pc, #24]	; (8001ab8 <MX_TIM3_Init+0xa8>)
 8001aa0:	f001 fea4 	bl	80037ec <HAL_TIM_OC_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001aaa:	f7ff fc53 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	3728      	adds	r7, #40	; 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000032c 	.word	0x2000032c
 8001abc:	40000400 	.word	0x40000400

08001ac0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0e      	ldr	r2, [pc, #56]	; (8001b08 <HAL_TIM_PWM_MspInit+0x48>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d115      	bne.n	8001afe <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <HAL_TIM_PWM_MspInit+0x4c>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	4a0c      	ldr	r2, [pc, #48]	; (8001b0c <HAL_TIM_PWM_MspInit+0x4c>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <HAL_TIM_PWM_MspInit+0x4c>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2105      	movs	r1, #5
 8001af2:	201a      	movs	r0, #26
 8001af4:	f000 fd4d 	bl	8002592 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001af8:	201a      	movs	r0, #26
 8001afa:	f000 fd66 	bl	80025ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40010000 	.word	0x40010000
 8001b0c:	40023800 	.word	0x40023800

08001b10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b20:	d10d      	bne.n	8001b3e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <HAL_TIM_Base_MspInit+0x3c>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a08      	ldr	r2, [pc, #32]	; (8001b4c <HAL_TIM_Base_MspInit+0x3c>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_TIM_Base_MspInit+0x3c>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800

08001b50 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM3)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a0b      	ldr	r2, [pc, #44]	; (8001b8c <HAL_TIM_OC_MspInit+0x3c>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d10d      	bne.n	8001b7e <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <HAL_TIM_OC_MspInit+0x40>)
 8001b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6a:	4a09      	ldr	r2, [pc, #36]	; (8001b90 <HAL_TIM_OC_MspInit+0x40>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6413      	str	r3, [r2, #64]	; 0x40
 8001b72:	4b07      	ldr	r3, [pc, #28]	; (8001b90 <HAL_TIM_OC_MspInit+0x40>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	40000400 	.word	0x40000400
 8001b90:	40023800 	.word	0x40023800

08001b94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08a      	sub	sp, #40	; 0x28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	60da      	str	r2, [r3, #12]
 8001baa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a34      	ldr	r2, [pc, #208]	; (8001c84 <HAL_TIM_MspPostInit+0xf0>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d13e      	bne.n	8001c34 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
 8001bba:	4b33      	ldr	r3, [pc, #204]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a32      	ldr	r2, [pc, #200]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001bc0:	f043 0310 	orr.w	r3, r3, #16
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b30      	ldr	r3, [pc, #192]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0310 	and.w	r3, r3, #16
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	4b2c      	ldr	r3, [pc, #176]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	4a2b      	ldr	r2, [pc, #172]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	6313      	str	r3, [r2, #48]	; 0x30
 8001be2:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001bee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c00:	2301      	movs	r3, #1
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4820      	ldr	r0, [pc, #128]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001c0c:	f000 fcf8 	bl	8002600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001c10:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c22:	2301      	movs	r3, #1
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4818      	ldr	r0, [pc, #96]	; (8001c90 <HAL_TIM_MspPostInit+0xfc>)
 8001c2e:	f000 fce7 	bl	8002600 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001c32:	e022      	b.n	8001c7a <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM2)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c3c:	d11d      	bne.n	8001c7a <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	4a10      	ldr	r2, [pc, #64]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <HAL_TIM_MspPostInit+0xf4>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5;
 8001c5a:	2326      	movs	r3, #38	; 0x26
 8001c5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6e:	f107 0314 	add.w	r3, r7, #20
 8001c72:	4619      	mov	r1, r3
 8001c74:	4806      	ldr	r0, [pc, #24]	; (8001c90 <HAL_TIM_MspPostInit+0xfc>)
 8001c76:	f000 fcc3 	bl	8002600 <HAL_GPIO_Init>
}
 8001c7a:	bf00      	nop
 8001c7c:	3728      	adds	r7, #40	; 0x28
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40010000 	.word	0x40010000
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40020000 	.word	0x40020000

08001c94 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c98:	4b11      	ldr	r3, [pc, #68]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001c9a:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <MX_USART6_UART_Init+0x50>)
 8001c9c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001c9e:	4b10      	ldr	r3, [pc, #64]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001ca0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ca4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001cac:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001cb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001cb8:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001cba:	220c      	movs	r2, #12
 8001cbc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cbe:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc4:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cca:	4805      	ldr	r0, [pc, #20]	; (8001ce0 <MX_USART6_UART_Init+0x4c>)
 8001ccc:	f002 fb9c 	bl	8004408 <HAL_UART_Init>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001cd6:	f7ff fb3d 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000374 	.word	0x20000374
 8001ce4:	40011400 	.word	0x40011400

08001ce8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08a      	sub	sp, #40	; 0x28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a19      	ldr	r2, [pc, #100]	; (8001d6c <HAL_UART_MspInit+0x84>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d12b      	bne.n	8001d62 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	4b18      	ldr	r3, [pc, #96]	; (8001d70 <HAL_UART_MspInit+0x88>)
 8001d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d12:	4a17      	ldr	r2, [pc, #92]	; (8001d70 <HAL_UART_MspInit+0x88>)
 8001d14:	f043 0320 	orr.w	r3, r3, #32
 8001d18:	6453      	str	r3, [r2, #68]	; 0x44
 8001d1a:	4b15      	ldr	r3, [pc, #84]	; (8001d70 <HAL_UART_MspInit+0x88>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1e:	f003 0320 	and.w	r3, r3, #32
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <HAL_UART_MspInit+0x88>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a10      	ldr	r2, [pc, #64]	; (8001d70 <HAL_UART_MspInit+0x88>)
 8001d30:	f043 0304 	orr.w	r3, r3, #4
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <HAL_UART_MspInit+0x88>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0304 	and.w	r3, r3, #4
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d42:	23c0      	movs	r3, #192	; 0xc0
 8001d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d52:	2308      	movs	r3, #8
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d56:	f107 0314 	add.w	r3, r7, #20
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4805      	ldr	r0, [pc, #20]	; (8001d74 <HAL_UART_MspInit+0x8c>)
 8001d5e:	f000 fc4f 	bl	8002600 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001d62:	bf00      	nop
 8001d64:	3728      	adds	r7, #40	; 0x28
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40011400 	.word	0x40011400
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40020800 	.word	0x40020800

08001d78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001db0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d7c:	480d      	ldr	r0, [pc, #52]	; (8001db4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d7e:	490e      	ldr	r1, [pc, #56]	; (8001db8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d80:	4a0e      	ldr	r2, [pc, #56]	; (8001dbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d84:	e002      	b.n	8001d8c <LoopCopyDataInit>

08001d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d8a:	3304      	adds	r3, #4

08001d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d90:	d3f9      	bcc.n	8001d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d92:	4a0b      	ldr	r2, [pc, #44]	; (8001dc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d94:	4c0b      	ldr	r4, [pc, #44]	; (8001dc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d98:	e001      	b.n	8001d9e <LoopFillZerobss>

08001d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d9c:	3204      	adds	r2, #4

08001d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001da0:	d3fb      	bcc.n	8001d9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001da2:	f7ff fcf7 	bl	8001794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001da6:	f005 fd87 	bl	80078b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001daa:	f7ff f9e1 	bl	8001170 <main>
  bx  lr    
 8001dae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001db0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001db4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001db8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001dbc:	0800a91c 	.word	0x0800a91c
  ldr r2, =_sbss
 8001dc0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001dc4:	20004d1c 	.word	0x20004d1c

08001dc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dc8:	e7fe      	b.n	8001dc8 <ADC_IRQHandler>
	...

08001dcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dd0:	4b0e      	ldr	r3, [pc, #56]	; (8001e0c <HAL_Init+0x40>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0d      	ldr	r2, [pc, #52]	; (8001e0c <HAL_Init+0x40>)
 8001dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <HAL_Init+0x40>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a0a      	ldr	r2, [pc, #40]	; (8001e0c <HAL_Init+0x40>)
 8001de2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001de6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <HAL_Init+0x40>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a07      	ldr	r2, [pc, #28]	; (8001e0c <HAL_Init+0x40>)
 8001dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001df2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df4:	2003      	movs	r0, #3
 8001df6:	f000 fbc1 	bl	800257c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dfa:	200f      	movs	r0, #15
 8001dfc:	f000 f808 	bl	8001e10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e00:	f7ff fba8 	bl	8001554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40023c00 	.word	0x40023c00

08001e10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e18:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <HAL_InitTick+0x54>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <HAL_InitTick+0x58>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4619      	mov	r1, r3
 8001e22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 fbd9 	bl	80025e6 <HAL_SYSTICK_Config>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e00e      	b.n	8001e5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b0f      	cmp	r3, #15
 8001e42:	d80a      	bhi.n	8001e5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e44:	2200      	movs	r2, #0
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e4c:	f000 fba1 	bl	8002592 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e50:	4a06      	ldr	r2, [pc, #24]	; (8001e6c <HAL_InitTick+0x5c>)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
 8001e58:	e000      	b.n	8001e5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000004 	.word	0x20000004
 8001e68:	2000000c 	.word	0x2000000c
 8001e6c:	20000008 	.word	0x20000008

08001e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e74:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <HAL_IncTick+0x20>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <HAL_IncTick+0x24>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4413      	add	r3, r2
 8001e80:	4a04      	ldr	r2, [pc, #16]	; (8001e94 <HAL_IncTick+0x24>)
 8001e82:	6013      	str	r3, [r2, #0]
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	2000000c 	.word	0x2000000c
 8001e94:	200003b8 	.word	0x200003b8

08001e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e9c:	4b03      	ldr	r3, [pc, #12]	; (8001eac <HAL_GetTick+0x14>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	200003b8 	.word	0x200003b8

08001eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb8:	f7ff ffee 	bl	8001e98 <HAL_GetTick>
 8001ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ec8:	d005      	beq.n	8001ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eca:	4b0a      	ldr	r3, [pc, #40]	; (8001ef4 <HAL_Delay+0x44>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ed6:	bf00      	nop
 8001ed8:	f7ff ffde 	bl	8001e98 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d8f7      	bhi.n	8001ed8 <HAL_Delay+0x28>
  {
  }
}
 8001ee8:	bf00      	nop
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	2000000c 	.word	0x2000000c

08001ef8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f00:	2300      	movs	r3, #0
 8001f02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e033      	b.n	8001f76 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d109      	bne.n	8001f2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff f822 	bl	8000f60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	f003 0310 	and.w	r3, r3, #16
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d118      	bne.n	8001f68 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f3e:	f023 0302 	bic.w	r3, r3, #2
 8001f42:	f043 0202 	orr.w	r2, r3, #2
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f94a 	bl	80021e4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	f023 0303 	bic.w	r3, r3, #3
 8001f5e:	f043 0201 	orr.w	r2, r3, #1
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	641a      	str	r2, [r3, #64]	; 0x40
 8001f66:	e001      	b.n	8001f6c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
	...

08001f80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d101      	bne.n	8001f9c <HAL_ADC_ConfigChannel+0x1c>
 8001f98:	2302      	movs	r3, #2
 8001f9a:	e113      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x244>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b09      	cmp	r3, #9
 8001faa:	d925      	bls.n	8001ff8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68d9      	ldr	r1, [r3, #12]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4613      	mov	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	3b1e      	subs	r3, #30
 8001fc2:	2207      	movs	r2, #7
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43da      	mvns	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	400a      	ands	r2, r1
 8001fd0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68d9      	ldr	r1, [r3, #12]
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4403      	add	r3, r0
 8001fea:	3b1e      	subs	r3, #30
 8001fec:	409a      	lsls	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	e022      	b.n	800203e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6919      	ldr	r1, [r3, #16]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	b29b      	uxth	r3, r3
 8002004:	461a      	mov	r2, r3
 8002006:	4613      	mov	r3, r2
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4413      	add	r3, r2
 800200c:	2207      	movs	r2, #7
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43da      	mvns	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	400a      	ands	r2, r1
 800201a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	6919      	ldr	r1, [r3, #16]
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	b29b      	uxth	r3, r3
 800202c:	4618      	mov	r0, r3
 800202e:	4603      	mov	r3, r0
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	4403      	add	r3, r0
 8002034:	409a      	lsls	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b06      	cmp	r3, #6
 8002044:	d824      	bhi.n	8002090 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685a      	ldr	r2, [r3, #4]
 8002050:	4613      	mov	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	3b05      	subs	r3, #5
 8002058:	221f      	movs	r2, #31
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43da      	mvns	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	400a      	ands	r2, r1
 8002066:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	b29b      	uxth	r3, r3
 8002074:	4618      	mov	r0, r3
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	3b05      	subs	r3, #5
 8002082:	fa00 f203 	lsl.w	r2, r0, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	635a      	str	r2, [r3, #52]	; 0x34
 800208e:	e04c      	b.n	800212a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2b0c      	cmp	r3, #12
 8002096:	d824      	bhi.n	80020e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	4613      	mov	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	3b23      	subs	r3, #35	; 0x23
 80020aa:	221f      	movs	r2, #31
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43da      	mvns	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	400a      	ands	r2, r1
 80020b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	4618      	mov	r0, r3
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	4613      	mov	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	3b23      	subs	r3, #35	; 0x23
 80020d4:	fa00 f203 	lsl.w	r2, r0, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	631a      	str	r2, [r3, #48]	; 0x30
 80020e0:	e023      	b.n	800212a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685a      	ldr	r2, [r3, #4]
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	3b41      	subs	r3, #65	; 0x41
 80020f4:	221f      	movs	r2, #31
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	400a      	ands	r2, r1
 8002102:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	b29b      	uxth	r3, r3
 8002110:	4618      	mov	r0, r3
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4413      	add	r3, r2
 800211c:	3b41      	subs	r3, #65	; 0x41
 800211e:	fa00 f203 	lsl.w	r2, r0, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <HAL_ADC_ConfigChannel+0x250>)
 800212c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a28      	ldr	r2, [pc, #160]	; (80021d4 <HAL_ADC_ConfigChannel+0x254>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d10f      	bne.n	8002158 <HAL_ADC_ConfigChannel+0x1d8>
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b12      	cmp	r3, #18
 800213e:	d10b      	bne.n	8002158 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a1d      	ldr	r2, [pc, #116]	; (80021d4 <HAL_ADC_ConfigChannel+0x254>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d12b      	bne.n	80021ba <HAL_ADC_ConfigChannel+0x23a>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a1c      	ldr	r2, [pc, #112]	; (80021d8 <HAL_ADC_ConfigChannel+0x258>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d003      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x1f4>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b11      	cmp	r3, #17
 8002172:	d122      	bne.n	80021ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a11      	ldr	r2, [pc, #68]	; (80021d8 <HAL_ADC_ConfigChannel+0x258>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d111      	bne.n	80021ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002196:	4b11      	ldr	r3, [pc, #68]	; (80021dc <HAL_ADC_ConfigChannel+0x25c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a11      	ldr	r2, [pc, #68]	; (80021e0 <HAL_ADC_ConfigChannel+0x260>)
 800219c:	fba2 2303 	umull	r2, r3, r2, r3
 80021a0:	0c9a      	lsrs	r2, r3, #18
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021ac:	e002      	b.n	80021b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	3b01      	subs	r3, #1
 80021b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f9      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	40012300 	.word	0x40012300
 80021d4:	40012000 	.word	0x40012000
 80021d8:	10000012 	.word	0x10000012
 80021dc:	20000004 	.word	0x20000004
 80021e0:	431bde83 	.word	0x431bde83

080021e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021ec:	4b79      	ldr	r3, [pc, #484]	; (80023d4 <ADC_Init+0x1f0>)
 80021ee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	431a      	orrs	r2, r3
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002218:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6859      	ldr	r1, [r3, #4]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	021a      	lsls	r2, r3, #8
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800223c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6859      	ldr	r1, [r3, #4]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800225e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6899      	ldr	r1, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002276:	4a58      	ldr	r2, [pc, #352]	; (80023d8 <ADC_Init+0x1f4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d022      	beq.n	80022c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800228a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	6899      	ldr	r1, [r3, #8]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6899      	ldr	r1, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	e00f      	b.n	80022e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f022 0202 	bic.w	r2, r2, #2
 80022f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6899      	ldr	r1, [r3, #8]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	7e1b      	ldrb	r3, [r3, #24]
 80022fc:	005a      	lsls	r2, r3, #1
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	430a      	orrs	r2, r1
 8002304:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 3020 	ldrb.w	r3, [r3, #32]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d01b      	beq.n	8002348 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800231e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800232e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6859      	ldr	r1, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233a:	3b01      	subs	r3, #1
 800233c:	035a      	lsls	r2, r3, #13
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	605a      	str	r2, [r3, #4]
 8002346:	e007      	b.n	8002358 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002356:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	3b01      	subs	r3, #1
 8002374:	051a      	lsls	r2, r3, #20
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	430a      	orrs	r2, r1
 800237c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800238c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6899      	ldr	r1, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800239a:	025a      	lsls	r2, r3, #9
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6899      	ldr	r1, [r3, #8]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	029a      	lsls	r2, r3, #10
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	609a      	str	r2, [r3, #8]
}
 80023c8:	bf00      	nop
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	40012300 	.word	0x40012300
 80023d8:	0f000001 	.word	0x0f000001

080023dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f8:	4013      	ands	r3, r2
 80023fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002404:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800240c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800240e:	4a04      	ldr	r2, [pc, #16]	; (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	60d3      	str	r3, [r2, #12]
}
 8002414:	bf00      	nop
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002428:	4b04      	ldr	r3, [pc, #16]	; (800243c <__NVIC_GetPriorityGrouping+0x18>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	0a1b      	lsrs	r3, r3, #8
 800242e:	f003 0307 	and.w	r3, r3, #7
}
 8002432:	4618      	mov	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	2b00      	cmp	r3, #0
 8002450:	db0b      	blt.n	800246a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	f003 021f 	and.w	r2, r3, #31
 8002458:	4907      	ldr	r1, [pc, #28]	; (8002478 <__NVIC_EnableIRQ+0x38>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	095b      	lsrs	r3, r3, #5
 8002460:	2001      	movs	r0, #1
 8002462:	fa00 f202 	lsl.w	r2, r0, r2
 8002466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000e100 	.word	0xe000e100

0800247c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	6039      	str	r1, [r7, #0]
 8002486:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248c:	2b00      	cmp	r3, #0
 800248e:	db0a      	blt.n	80024a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	b2da      	uxtb	r2, r3
 8002494:	490c      	ldr	r1, [pc, #48]	; (80024c8 <__NVIC_SetPriority+0x4c>)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	0112      	lsls	r2, r2, #4
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	440b      	add	r3, r1
 80024a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024a4:	e00a      	b.n	80024bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	4908      	ldr	r1, [pc, #32]	; (80024cc <__NVIC_SetPriority+0x50>)
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	3b04      	subs	r3, #4
 80024b4:	0112      	lsls	r2, r2, #4
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	440b      	add	r3, r1
 80024ba:	761a      	strb	r2, [r3, #24]
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000e100 	.word	0xe000e100
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b089      	sub	sp, #36	; 0x24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f1c3 0307 	rsb	r3, r3, #7
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	bf28      	it	cs
 80024ee:	2304      	movcs	r3, #4
 80024f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3304      	adds	r3, #4
 80024f6:	2b06      	cmp	r3, #6
 80024f8:	d902      	bls.n	8002500 <NVIC_EncodePriority+0x30>
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3b03      	subs	r3, #3
 80024fe:	e000      	b.n	8002502 <NVIC_EncodePriority+0x32>
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002504:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43da      	mvns	r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	401a      	ands	r2, r3
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002518:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	fa01 f303 	lsl.w	r3, r1, r3
 8002522:	43d9      	mvns	r1, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	4313      	orrs	r3, r2
         );
}
 800252a:	4618      	mov	r0, r3
 800252c:	3724      	adds	r7, #36	; 0x24
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
	...

08002538 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3b01      	subs	r3, #1
 8002544:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002548:	d301      	bcc.n	800254e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800254a:	2301      	movs	r3, #1
 800254c:	e00f      	b.n	800256e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800254e:	4a0a      	ldr	r2, [pc, #40]	; (8002578 <SysTick_Config+0x40>)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3b01      	subs	r3, #1
 8002554:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002556:	210f      	movs	r1, #15
 8002558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800255c:	f7ff ff8e 	bl	800247c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <SysTick_Config+0x40>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002566:	4b04      	ldr	r3, [pc, #16]	; (8002578 <SysTick_Config+0x40>)
 8002568:	2207      	movs	r2, #7
 800256a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	e000e010 	.word	0xe000e010

0800257c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7ff ff29 	bl	80023dc <__NVIC_SetPriorityGrouping>
}
 800258a:	bf00      	nop
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002592:	b580      	push	{r7, lr}
 8002594:	b086      	sub	sp, #24
 8002596:	af00      	add	r7, sp, #0
 8002598:	4603      	mov	r3, r0
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
 800259e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025a4:	f7ff ff3e 	bl	8002424 <__NVIC_GetPriorityGrouping>
 80025a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	68b9      	ldr	r1, [r7, #8]
 80025ae:	6978      	ldr	r0, [r7, #20]
 80025b0:	f7ff ff8e 	bl	80024d0 <NVIC_EncodePriority>
 80025b4:	4602      	mov	r2, r0
 80025b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ba:	4611      	mov	r1, r2
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff5d 	bl	800247c <__NVIC_SetPriority>
}
 80025c2:	bf00      	nop
 80025c4:	3718      	adds	r7, #24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	4603      	mov	r3, r0
 80025d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff31 	bl	8002440 <__NVIC_EnableIRQ>
}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7ff ffa2 	bl	8002538 <SysTick_Config>
 80025f4:	4603      	mov	r3, r0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
	...

08002600 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002600:	b480      	push	{r7}
 8002602:	b089      	sub	sp, #36	; 0x24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800260a:	2300      	movs	r3, #0
 800260c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800260e:	2300      	movs	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002612:	2300      	movs	r3, #0
 8002614:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
 800261a:	e159      	b.n	80028d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800261c:	2201      	movs	r2, #1
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	4013      	ands	r3, r2
 800262e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	429a      	cmp	r2, r3
 8002636:	f040 8148 	bne.w	80028ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f003 0303 	and.w	r3, r3, #3
 8002642:	2b01      	cmp	r3, #1
 8002644:	d005      	beq.n	8002652 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800264e:	2b02      	cmp	r3, #2
 8002650:	d130      	bne.n	80026b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	2203      	movs	r2, #3
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4013      	ands	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68da      	ldr	r2, [r3, #12]
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4313      	orrs	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002688:	2201      	movs	r2, #1
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4013      	ands	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	091b      	lsrs	r3, r3, #4
 800269e:	f003 0201 	and.w	r2, r3, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	2b03      	cmp	r3, #3
 80026be:	d017      	beq.n	80026f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	005b      	lsls	r3, r3, #1
 80026ca:	2203      	movs	r2, #3
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4013      	ands	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d123      	bne.n	8002744 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	08da      	lsrs	r2, r3, #3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3208      	adds	r2, #8
 8002704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002708:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	220f      	movs	r2, #15
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4313      	orrs	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	08da      	lsrs	r2, r3, #3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3208      	adds	r2, #8
 800273e:	69b9      	ldr	r1, [r7, #24]
 8002740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	2203      	movs	r2, #3
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0203 	and.w	r2, r3, #3
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 80a2 	beq.w	80028ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	4b57      	ldr	r3, [pc, #348]	; (80028e8 <HAL_GPIO_Init+0x2e8>)
 800278c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278e:	4a56      	ldr	r2, [pc, #344]	; (80028e8 <HAL_GPIO_Init+0x2e8>)
 8002790:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002794:	6453      	str	r3, [r2, #68]	; 0x44
 8002796:	4b54      	ldr	r3, [pc, #336]	; (80028e8 <HAL_GPIO_Init+0x2e8>)
 8002798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027a2:	4a52      	ldr	r2, [pc, #328]	; (80028ec <HAL_GPIO_Init+0x2ec>)
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	089b      	lsrs	r3, r3, #2
 80027a8:	3302      	adds	r3, #2
 80027aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0303 	and.w	r3, r3, #3
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	220f      	movs	r2, #15
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	4013      	ands	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a49      	ldr	r2, [pc, #292]	; (80028f0 <HAL_GPIO_Init+0x2f0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d019      	beq.n	8002802 <HAL_GPIO_Init+0x202>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a48      	ldr	r2, [pc, #288]	; (80028f4 <HAL_GPIO_Init+0x2f4>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d013      	beq.n	80027fe <HAL_GPIO_Init+0x1fe>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a47      	ldr	r2, [pc, #284]	; (80028f8 <HAL_GPIO_Init+0x2f8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d00d      	beq.n	80027fa <HAL_GPIO_Init+0x1fa>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a46      	ldr	r2, [pc, #280]	; (80028fc <HAL_GPIO_Init+0x2fc>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d007      	beq.n	80027f6 <HAL_GPIO_Init+0x1f6>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a45      	ldr	r2, [pc, #276]	; (8002900 <HAL_GPIO_Init+0x300>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d101      	bne.n	80027f2 <HAL_GPIO_Init+0x1f2>
 80027ee:	2304      	movs	r3, #4
 80027f0:	e008      	b.n	8002804 <HAL_GPIO_Init+0x204>
 80027f2:	2307      	movs	r3, #7
 80027f4:	e006      	b.n	8002804 <HAL_GPIO_Init+0x204>
 80027f6:	2303      	movs	r3, #3
 80027f8:	e004      	b.n	8002804 <HAL_GPIO_Init+0x204>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e002      	b.n	8002804 <HAL_GPIO_Init+0x204>
 80027fe:	2301      	movs	r3, #1
 8002800:	e000      	b.n	8002804 <HAL_GPIO_Init+0x204>
 8002802:	2300      	movs	r3, #0
 8002804:	69fa      	ldr	r2, [r7, #28]
 8002806:	f002 0203 	and.w	r2, r2, #3
 800280a:	0092      	lsls	r2, r2, #2
 800280c:	4093      	lsls	r3, r2
 800280e:	69ba      	ldr	r2, [r7, #24]
 8002810:	4313      	orrs	r3, r2
 8002812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002814:	4935      	ldr	r1, [pc, #212]	; (80028ec <HAL_GPIO_Init+0x2ec>)
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	089b      	lsrs	r3, r3, #2
 800281a:	3302      	adds	r3, #2
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002822:	4b38      	ldr	r3, [pc, #224]	; (8002904 <HAL_GPIO_Init+0x304>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	43db      	mvns	r3, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4013      	ands	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	4313      	orrs	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002846:	4a2f      	ldr	r2, [pc, #188]	; (8002904 <HAL_GPIO_Init+0x304>)
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800284c:	4b2d      	ldr	r3, [pc, #180]	; (8002904 <HAL_GPIO_Init+0x304>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	43db      	mvns	r3, r3
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	4013      	ands	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002870:	4a24      	ldr	r2, [pc, #144]	; (8002904 <HAL_GPIO_Init+0x304>)
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002876:	4b23      	ldr	r3, [pc, #140]	; (8002904 <HAL_GPIO_Init+0x304>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	43db      	mvns	r3, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4013      	ands	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800289a:	4a1a      	ldr	r2, [pc, #104]	; (8002904 <HAL_GPIO_Init+0x304>)
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028a0:	4b18      	ldr	r3, [pc, #96]	; (8002904 <HAL_GPIO_Init+0x304>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028c4:	4a0f      	ldr	r2, [pc, #60]	; (8002904 <HAL_GPIO_Init+0x304>)
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	3301      	adds	r3, #1
 80028ce:	61fb      	str	r3, [r7, #28]
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	2b0f      	cmp	r3, #15
 80028d4:	f67f aea2 	bls.w	800261c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028d8:	bf00      	nop
 80028da:	bf00      	nop
 80028dc:	3724      	adds	r7, #36	; 0x24
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40013800 	.word	0x40013800
 80028f0:	40020000 	.word	0x40020000
 80028f4:	40020400 	.word	0x40020400
 80028f8:	40020800 	.word	0x40020800
 80028fc:	40020c00 	.word	0x40020c00
 8002900:	40021000 	.word	0x40021000
 8002904:	40013c00 	.word	0x40013c00

08002908 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	460b      	mov	r3, r1
 8002912:	807b      	strh	r3, [r7, #2]
 8002914:	4613      	mov	r3, r2
 8002916:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002918:	787b      	ldrb	r3, [r7, #1]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800291e:	887a      	ldrh	r2, [r7, #2]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002924:	e003      	b.n	800292e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002926:	887b      	ldrh	r3, [r7, #2]
 8002928:	041a      	lsls	r2, r3, #16
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	619a      	str	r2, [r3, #24]
}
 800292e:	bf00      	nop
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
	...

0800293c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e267      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d075      	beq.n	8002a46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800295a:	4b88      	ldr	r3, [pc, #544]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
 8002962:	2b04      	cmp	r3, #4
 8002964:	d00c      	beq.n	8002980 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002966:	4b85      	ldr	r3, [pc, #532]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800296e:	2b08      	cmp	r3, #8
 8002970:	d112      	bne.n	8002998 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002972:	4b82      	ldr	r3, [pc, #520]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800297a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800297e:	d10b      	bne.n	8002998 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002980:	4b7e      	ldr	r3, [pc, #504]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d05b      	beq.n	8002a44 <HAL_RCC_OscConfig+0x108>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d157      	bne.n	8002a44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e242      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029a0:	d106      	bne.n	80029b0 <HAL_RCC_OscConfig+0x74>
 80029a2:	4b76      	ldr	r3, [pc, #472]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a75      	ldr	r2, [pc, #468]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ac:	6013      	str	r3, [r2, #0]
 80029ae:	e01d      	b.n	80029ec <HAL_RCC_OscConfig+0xb0>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029b8:	d10c      	bne.n	80029d4 <HAL_RCC_OscConfig+0x98>
 80029ba:	4b70      	ldr	r3, [pc, #448]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a6f      	ldr	r2, [pc, #444]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	4b6d      	ldr	r3, [pc, #436]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a6c      	ldr	r2, [pc, #432]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	e00b      	b.n	80029ec <HAL_RCC_OscConfig+0xb0>
 80029d4:	4b69      	ldr	r3, [pc, #420]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a68      	ldr	r2, [pc, #416]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	4b66      	ldr	r3, [pc, #408]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a65      	ldr	r2, [pc, #404]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 80029e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d013      	beq.n	8002a1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f4:	f7ff fa50 	bl	8001e98 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029fc:	f7ff fa4c 	bl	8001e98 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	; 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e207      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	4b5b      	ldr	r3, [pc, #364]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0xc0>
 8002a1a:	e014      	b.n	8002a46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1c:	f7ff fa3c 	bl	8001e98 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a24:	f7ff fa38 	bl	8001e98 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	; 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e1f3      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a36:	4b51      	ldr	r3, [pc, #324]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0xe8>
 8002a42:	e000      	b.n	8002a46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d063      	beq.n	8002b1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a52:	4b4a      	ldr	r3, [pc, #296]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 030c 	and.w	r3, r3, #12
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00b      	beq.n	8002a76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a5e:	4b47      	ldr	r3, [pc, #284]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a66:	2b08      	cmp	r3, #8
 8002a68:	d11c      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a6a:	4b44      	ldr	r3, [pc, #272]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d116      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a76:	4b41      	ldr	r3, [pc, #260]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d005      	beq.n	8002a8e <HAL_RCC_OscConfig+0x152>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d001      	beq.n	8002a8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e1c7      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a8e:	4b3b      	ldr	r3, [pc, #236]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	4937      	ldr	r1, [pc, #220]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aa2:	e03a      	b.n	8002b1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d020      	beq.n	8002aee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aac:	4b34      	ldr	r3, [pc, #208]	; (8002b80 <HAL_RCC_OscConfig+0x244>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab2:	f7ff f9f1 	bl	8001e98 <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aba:	f7ff f9ed 	bl	8001e98 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e1a8      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002acc:	4b2b      	ldr	r3, [pc, #172]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad8:	4b28      	ldr	r3, [pc, #160]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	4925      	ldr	r1, [pc, #148]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	600b      	str	r3, [r1, #0]
 8002aec:	e015      	b.n	8002b1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aee:	4b24      	ldr	r3, [pc, #144]	; (8002b80 <HAL_RCC_OscConfig+0x244>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af4:	f7ff f9d0 	bl	8001e98 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002afc:	f7ff f9cc 	bl	8001e98 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e187      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b0e:	4b1b      	ldr	r3, [pc, #108]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1f0      	bne.n	8002afc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d036      	beq.n	8002b94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d016      	beq.n	8002b5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b2e:	4b15      	ldr	r3, [pc, #84]	; (8002b84 <HAL_RCC_OscConfig+0x248>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b34:	f7ff f9b0 	bl	8001e98 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b3c:	f7ff f9ac 	bl	8001e98 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e167      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b4e:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <HAL_RCC_OscConfig+0x240>)
 8002b50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0f0      	beq.n	8002b3c <HAL_RCC_OscConfig+0x200>
 8002b5a:	e01b      	b.n	8002b94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b5c:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <HAL_RCC_OscConfig+0x248>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b62:	f7ff f999 	bl	8001e98 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b68:	e00e      	b.n	8002b88 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b6a:	f7ff f995 	bl	8001e98 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d907      	bls.n	8002b88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e150      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	42470000 	.word	0x42470000
 8002b84:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b88:	4b88      	ldr	r3, [pc, #544]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1ea      	bne.n	8002b6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 8097 	beq.w	8002cd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ba6:	4b81      	ldr	r3, [pc, #516]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10f      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
 8002bb6:	4b7d      	ldr	r3, [pc, #500]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	4a7c      	ldr	r2, [pc, #496]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc2:	4b7a      	ldr	r3, [pc, #488]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd2:	4b77      	ldr	r3, [pc, #476]	; (8002db0 <HAL_RCC_OscConfig+0x474>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d118      	bne.n	8002c10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bde:	4b74      	ldr	r3, [pc, #464]	; (8002db0 <HAL_RCC_OscConfig+0x474>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a73      	ldr	r2, [pc, #460]	; (8002db0 <HAL_RCC_OscConfig+0x474>)
 8002be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bea:	f7ff f955 	bl	8001e98 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf2:	f7ff f951 	bl	8001e98 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e10c      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c04:	4b6a      	ldr	r3, [pc, #424]	; (8002db0 <HAL_RCC_OscConfig+0x474>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d0f0      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d106      	bne.n	8002c26 <HAL_RCC_OscConfig+0x2ea>
 8002c18:	4b64      	ldr	r3, [pc, #400]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c1c:	4a63      	ldr	r2, [pc, #396]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	6713      	str	r3, [r2, #112]	; 0x70
 8002c24:	e01c      	b.n	8002c60 <HAL_RCC_OscConfig+0x324>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b05      	cmp	r3, #5
 8002c2c:	d10c      	bne.n	8002c48 <HAL_RCC_OscConfig+0x30c>
 8002c2e:	4b5f      	ldr	r3, [pc, #380]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c32:	4a5e      	ldr	r2, [pc, #376]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c34:	f043 0304 	orr.w	r3, r3, #4
 8002c38:	6713      	str	r3, [r2, #112]	; 0x70
 8002c3a:	4b5c      	ldr	r3, [pc, #368]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c3e:	4a5b      	ldr	r2, [pc, #364]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c40:	f043 0301 	orr.w	r3, r3, #1
 8002c44:	6713      	str	r3, [r2, #112]	; 0x70
 8002c46:	e00b      	b.n	8002c60 <HAL_RCC_OscConfig+0x324>
 8002c48:	4b58      	ldr	r3, [pc, #352]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c4c:	4a57      	ldr	r2, [pc, #348]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	6713      	str	r3, [r2, #112]	; 0x70
 8002c54:	4b55      	ldr	r3, [pc, #340]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c58:	4a54      	ldr	r2, [pc, #336]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c5a:	f023 0304 	bic.w	r3, r3, #4
 8002c5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d015      	beq.n	8002c94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c68:	f7ff f916 	bl	8001e98 <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c70:	f7ff f912 	bl	8001e98 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e0cb      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c86:	4b49      	ldr	r3, [pc, #292]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0ee      	beq.n	8002c70 <HAL_RCC_OscConfig+0x334>
 8002c92:	e014      	b.n	8002cbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c94:	f7ff f900 	bl	8001e98 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c9a:	e00a      	b.n	8002cb2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c9c:	f7ff f8fc 	bl	8001e98 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e0b5      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cb2:	4b3e      	ldr	r3, [pc, #248]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1ee      	bne.n	8002c9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cbe:	7dfb      	ldrb	r3, [r7, #23]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d105      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cc4:	4b39      	ldr	r3, [pc, #228]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	4a38      	ldr	r2, [pc, #224]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002cca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 80a1 	beq.w	8002e1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cda:	4b34      	ldr	r3, [pc, #208]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 030c 	and.w	r3, r3, #12
 8002ce2:	2b08      	cmp	r3, #8
 8002ce4:	d05c      	beq.n	8002da0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d141      	bne.n	8002d72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cee:	4b31      	ldr	r3, [pc, #196]	; (8002db4 <HAL_RCC_OscConfig+0x478>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf4:	f7ff f8d0 	bl	8001e98 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cfc:	f7ff f8cc 	bl	8001e98 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e087      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d0e:	4b27      	ldr	r3, [pc, #156]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d1f0      	bne.n	8002cfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69da      	ldr	r2, [r3, #28]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a1b      	ldr	r3, [r3, #32]
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d28:	019b      	lsls	r3, r3, #6
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d30:	085b      	lsrs	r3, r3, #1
 8002d32:	3b01      	subs	r3, #1
 8002d34:	041b      	lsls	r3, r3, #16
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d3c:	061b      	lsls	r3, r3, #24
 8002d3e:	491b      	ldr	r1, [pc, #108]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d44:	4b1b      	ldr	r3, [pc, #108]	; (8002db4 <HAL_RCC_OscConfig+0x478>)
 8002d46:	2201      	movs	r2, #1
 8002d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4a:	f7ff f8a5 	bl	8001e98 <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d50:	e008      	b.n	8002d64 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d52:	f7ff f8a1 	bl	8001e98 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e05c      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d64:	4b11      	ldr	r3, [pc, #68]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0f0      	beq.n	8002d52 <HAL_RCC_OscConfig+0x416>
 8002d70:	e054      	b.n	8002e1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d72:	4b10      	ldr	r3, [pc, #64]	; (8002db4 <HAL_RCC_OscConfig+0x478>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7ff f88e 	bl	8001e98 <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d80:	f7ff f88a 	bl	8001e98 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e045      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d92:	4b06      	ldr	r3, [pc, #24]	; (8002dac <HAL_RCC_OscConfig+0x470>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f0      	bne.n	8002d80 <HAL_RCC_OscConfig+0x444>
 8002d9e:	e03d      	b.n	8002e1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d107      	bne.n	8002db8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e038      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
 8002dac:	40023800 	.word	0x40023800
 8002db0:	40007000 	.word	0x40007000
 8002db4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002db8:	4b1b      	ldr	r3, [pc, #108]	; (8002e28 <HAL_RCC_OscConfig+0x4ec>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d028      	beq.n	8002e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d121      	bne.n	8002e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d11a      	bne.n	8002e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002de8:	4013      	ands	r3, r2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002dee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d111      	bne.n	8002e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfe:	085b      	lsrs	r3, r3, #1
 8002e00:	3b01      	subs	r3, #1
 8002e02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d107      	bne.n	8002e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d001      	beq.n	8002e1c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e000      	b.n	8002e1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40023800 	.word	0x40023800

08002e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e0cc      	b.n	8002fda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e40:	4b68      	ldr	r3, [pc, #416]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d90c      	bls.n	8002e68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e4e:	4b65      	ldr	r3, [pc, #404]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e56:	4b63      	ldr	r3, [pc, #396]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	683a      	ldr	r2, [r7, #0]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d001      	beq.n	8002e68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0b8      	b.n	8002fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d020      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0304 	and.w	r3, r3, #4
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d005      	beq.n	8002e8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e80:	4b59      	ldr	r3, [pc, #356]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	4a58      	ldr	r2, [pc, #352]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d005      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e98:	4b53      	ldr	r3, [pc, #332]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	4a52      	ldr	r2, [pc, #328]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ea2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea4:	4b50      	ldr	r3, [pc, #320]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	494d      	ldr	r1, [pc, #308]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d044      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d107      	bne.n	8002eda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eca:	4b47      	ldr	r3, [pc, #284]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d119      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e07f      	b.n	8002fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d003      	beq.n	8002eea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ee6:	2b03      	cmp	r3, #3
 8002ee8:	d107      	bne.n	8002efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eea:	4b3f      	ldr	r3, [pc, #252]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d109      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e06f      	b.n	8002fda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002efa:	4b3b      	ldr	r3, [pc, #236]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e067      	b.n	8002fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f0a:	4b37      	ldr	r3, [pc, #220]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f023 0203 	bic.w	r2, r3, #3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	4934      	ldr	r1, [pc, #208]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f1c:	f7fe ffbc 	bl	8001e98 <HAL_GetTick>
 8002f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f22:	e00a      	b.n	8002f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f24:	f7fe ffb8 	bl	8001e98 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e04f      	b.n	8002fda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f3a:	4b2b      	ldr	r3, [pc, #172]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f003 020c 	and.w	r2, r3, #12
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d1eb      	bne.n	8002f24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f4c:	4b25      	ldr	r3, [pc, #148]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d20c      	bcs.n	8002f74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5a:	4b22      	ldr	r3, [pc, #136]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	b2d2      	uxtb	r2, r2
 8002f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f62:	4b20      	ldr	r3, [pc, #128]	; (8002fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e032      	b.n	8002fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d008      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f80:	4b19      	ldr	r3, [pc, #100]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	4916      	ldr	r1, [pc, #88]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0308 	and.w	r3, r3, #8
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d009      	beq.n	8002fb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f9e:	4b12      	ldr	r3, [pc, #72]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	490e      	ldr	r1, [pc, #56]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fb2:	f000 f821 	bl	8002ff8 <HAL_RCC_GetSysClockFreq>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	091b      	lsrs	r3, r3, #4
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	490a      	ldr	r1, [pc, #40]	; (8002fec <HAL_RCC_ClockConfig+0x1c0>)
 8002fc4:	5ccb      	ldrb	r3, [r1, r3]
 8002fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002fca:	4a09      	ldr	r2, [pc, #36]	; (8002ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002fce:	4b09      	ldr	r3, [pc, #36]	; (8002ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fe ff1c 	bl	8001e10 <HAL_InitTick>

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40023c00 	.word	0x40023c00
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	0800a51c 	.word	0x0800a51c
 8002ff0:	20000004 	.word	0x20000004
 8002ff4:	20000008 	.word	0x20000008

08002ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ffc:	b090      	sub	sp, #64	; 0x40
 8002ffe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	637b      	str	r3, [r7, #52]	; 0x34
 8003004:	2300      	movs	r3, #0
 8003006:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003008:	2300      	movs	r3, #0
 800300a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003010:	4b59      	ldr	r3, [pc, #356]	; (8003178 <HAL_RCC_GetSysClockFreq+0x180>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 030c 	and.w	r3, r3, #12
 8003018:	2b08      	cmp	r3, #8
 800301a:	d00d      	beq.n	8003038 <HAL_RCC_GetSysClockFreq+0x40>
 800301c:	2b08      	cmp	r3, #8
 800301e:	f200 80a1 	bhi.w	8003164 <HAL_RCC_GetSysClockFreq+0x16c>
 8003022:	2b00      	cmp	r3, #0
 8003024:	d002      	beq.n	800302c <HAL_RCC_GetSysClockFreq+0x34>
 8003026:	2b04      	cmp	r3, #4
 8003028:	d003      	beq.n	8003032 <HAL_RCC_GetSysClockFreq+0x3a>
 800302a:	e09b      	b.n	8003164 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800302c:	4b53      	ldr	r3, [pc, #332]	; (800317c <HAL_RCC_GetSysClockFreq+0x184>)
 800302e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003030:	e09b      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003032:	4b53      	ldr	r3, [pc, #332]	; (8003180 <HAL_RCC_GetSysClockFreq+0x188>)
 8003034:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003036:	e098      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003038:	4b4f      	ldr	r3, [pc, #316]	; (8003178 <HAL_RCC_GetSysClockFreq+0x180>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003040:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003042:	4b4d      	ldr	r3, [pc, #308]	; (8003178 <HAL_RCC_GetSysClockFreq+0x180>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d028      	beq.n	80030a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800304e:	4b4a      	ldr	r3, [pc, #296]	; (8003178 <HAL_RCC_GetSysClockFreq+0x180>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	099b      	lsrs	r3, r3, #6
 8003054:	2200      	movs	r2, #0
 8003056:	623b      	str	r3, [r7, #32]
 8003058:	627a      	str	r2, [r7, #36]	; 0x24
 800305a:	6a3b      	ldr	r3, [r7, #32]
 800305c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003060:	2100      	movs	r1, #0
 8003062:	4b47      	ldr	r3, [pc, #284]	; (8003180 <HAL_RCC_GetSysClockFreq+0x188>)
 8003064:	fb03 f201 	mul.w	r2, r3, r1
 8003068:	2300      	movs	r3, #0
 800306a:	fb00 f303 	mul.w	r3, r0, r3
 800306e:	4413      	add	r3, r2
 8003070:	4a43      	ldr	r2, [pc, #268]	; (8003180 <HAL_RCC_GetSysClockFreq+0x188>)
 8003072:	fba0 1202 	umull	r1, r2, r0, r2
 8003076:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003078:	460a      	mov	r2, r1
 800307a:	62ba      	str	r2, [r7, #40]	; 0x28
 800307c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800307e:	4413      	add	r3, r2
 8003080:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003084:	2200      	movs	r2, #0
 8003086:	61bb      	str	r3, [r7, #24]
 8003088:	61fa      	str	r2, [r7, #28]
 800308a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800308e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003092:	f7fd fd91 	bl	8000bb8 <__aeabi_uldivmod>
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	4613      	mov	r3, r2
 800309c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800309e:	e053      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a0:	4b35      	ldr	r3, [pc, #212]	; (8003178 <HAL_RCC_GetSysClockFreq+0x180>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	099b      	lsrs	r3, r3, #6
 80030a6:	2200      	movs	r2, #0
 80030a8:	613b      	str	r3, [r7, #16]
 80030aa:	617a      	str	r2, [r7, #20]
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80030b2:	f04f 0b00 	mov.w	fp, #0
 80030b6:	4652      	mov	r2, sl
 80030b8:	465b      	mov	r3, fp
 80030ba:	f04f 0000 	mov.w	r0, #0
 80030be:	f04f 0100 	mov.w	r1, #0
 80030c2:	0159      	lsls	r1, r3, #5
 80030c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030c8:	0150      	lsls	r0, r2, #5
 80030ca:	4602      	mov	r2, r0
 80030cc:	460b      	mov	r3, r1
 80030ce:	ebb2 080a 	subs.w	r8, r2, sl
 80030d2:	eb63 090b 	sbc.w	r9, r3, fp
 80030d6:	f04f 0200 	mov.w	r2, #0
 80030da:	f04f 0300 	mov.w	r3, #0
 80030de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80030e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80030e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80030ea:	ebb2 0408 	subs.w	r4, r2, r8
 80030ee:	eb63 0509 	sbc.w	r5, r3, r9
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	f04f 0300 	mov.w	r3, #0
 80030fa:	00eb      	lsls	r3, r5, #3
 80030fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003100:	00e2      	lsls	r2, r4, #3
 8003102:	4614      	mov	r4, r2
 8003104:	461d      	mov	r5, r3
 8003106:	eb14 030a 	adds.w	r3, r4, sl
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	eb45 030b 	adc.w	r3, r5, fp
 8003110:	607b      	str	r3, [r7, #4]
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	f04f 0300 	mov.w	r3, #0
 800311a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800311e:	4629      	mov	r1, r5
 8003120:	028b      	lsls	r3, r1, #10
 8003122:	4621      	mov	r1, r4
 8003124:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003128:	4621      	mov	r1, r4
 800312a:	028a      	lsls	r2, r1, #10
 800312c:	4610      	mov	r0, r2
 800312e:	4619      	mov	r1, r3
 8003130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003132:	2200      	movs	r2, #0
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	60fa      	str	r2, [r7, #12]
 8003138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800313c:	f7fd fd3c 	bl	8000bb8 <__aeabi_uldivmod>
 8003140:	4602      	mov	r2, r0
 8003142:	460b      	mov	r3, r1
 8003144:	4613      	mov	r3, r2
 8003146:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003148:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <HAL_RCC_GetSysClockFreq+0x180>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	0c1b      	lsrs	r3, r3, #16
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	3301      	adds	r3, #1
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003158:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800315a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003160:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003162:	e002      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003164:	4b05      	ldr	r3, [pc, #20]	; (800317c <HAL_RCC_GetSysClockFreq+0x184>)
 8003166:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800316a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800316c:	4618      	mov	r0, r3
 800316e:	3740      	adds	r7, #64	; 0x40
 8003170:	46bd      	mov	sp, r7
 8003172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003176:	bf00      	nop
 8003178:	40023800 	.word	0x40023800
 800317c:	00f42400 	.word	0x00f42400
 8003180:	017d7840 	.word	0x017d7840

08003184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003188:	4b03      	ldr	r3, [pc, #12]	; (8003198 <HAL_RCC_GetHCLKFreq+0x14>)
 800318a:	681b      	ldr	r3, [r3, #0]
}
 800318c:	4618      	mov	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	20000004 	.word	0x20000004

0800319c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80031a0:	f7ff fff0 	bl	8003184 <HAL_RCC_GetHCLKFreq>
 80031a4:	4602      	mov	r2, r0
 80031a6:	4b05      	ldr	r3, [pc, #20]	; (80031bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	0a9b      	lsrs	r3, r3, #10
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	4903      	ldr	r1, [pc, #12]	; (80031c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031b2:	5ccb      	ldrb	r3, [r1, r3]
 80031b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40023800 	.word	0x40023800
 80031c0:	0800a52c 	.word	0x0800a52c

080031c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80031c8:	f7ff ffdc 	bl	8003184 <HAL_RCC_GetHCLKFreq>
 80031cc:	4602      	mov	r2, r0
 80031ce:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	0b5b      	lsrs	r3, r3, #13
 80031d4:	f003 0307 	and.w	r3, r3, #7
 80031d8:	4903      	ldr	r1, [pc, #12]	; (80031e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031da:	5ccb      	ldrb	r3, [r1, r3]
 80031dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40023800 	.word	0x40023800
 80031e8:	0800a52c 	.word	0x0800a52c

080031ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e041      	b.n	8003282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d106      	bne.n	8003218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7fe fc7c 	bl	8001b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3304      	adds	r3, #4
 8003228:	4619      	mov	r1, r3
 800322a:	4610      	mov	r0, r2
 800322c:	f000 fcf6 	bl	8003c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
	...

0800328c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800329a:	b2db      	uxtb	r3, r3
 800329c:	2b01      	cmp	r3, #1
 800329e:	d001      	beq.n	80032a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e03c      	b.n	800331e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2202      	movs	r2, #2
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a1e      	ldr	r2, [pc, #120]	; (800332c <HAL_TIM_Base_Start+0xa0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d018      	beq.n	80032e8 <HAL_TIM_Base_Start+0x5c>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032be:	d013      	beq.n	80032e8 <HAL_TIM_Base_Start+0x5c>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a1a      	ldr	r2, [pc, #104]	; (8003330 <HAL_TIM_Base_Start+0xa4>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d00e      	beq.n	80032e8 <HAL_TIM_Base_Start+0x5c>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a19      	ldr	r2, [pc, #100]	; (8003334 <HAL_TIM_Base_Start+0xa8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d009      	beq.n	80032e8 <HAL_TIM_Base_Start+0x5c>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a17      	ldr	r2, [pc, #92]	; (8003338 <HAL_TIM_Base_Start+0xac>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d004      	beq.n	80032e8 <HAL_TIM_Base_Start+0x5c>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a16      	ldr	r2, [pc, #88]	; (800333c <HAL_TIM_Base_Start+0xb0>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d111      	bne.n	800330c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2b06      	cmp	r3, #6
 80032f8:	d010      	beq.n	800331c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f042 0201 	orr.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330a:	e007      	b.n	800331c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	40010000 	.word	0x40010000
 8003330:	40000400 	.word	0x40000400
 8003334:	40000800 	.word	0x40000800
 8003338:	40000c00 	.word	0x40000c00
 800333c:	40014000 	.word	0x40014000

08003340 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e041      	b.n	80033d6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d106      	bne.n	800336c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fe fbf2 	bl	8001b50 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3304      	adds	r3, #4
 800337c:	4619      	mov	r1, r3
 800337e:	4610      	mov	r0, r2
 8003380:	f000 fc4c 	bl	8003c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3708      	adds	r7, #8
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b082      	sub	sp, #8
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e041      	b.n	8003474 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d106      	bne.n	800340a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7fe fb5b 	bl	8001ac0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2202      	movs	r2, #2
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3304      	adds	r3, #4
 800341a:	4619      	mov	r1, r3
 800341c:	4610      	mov	r0, r2
 800341e:	f000 fbfd 	bl	8003c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2201      	movs	r2, #1
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d109      	bne.n	80034a0 <HAL_TIM_PWM_Start+0x24>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003492:	b2db      	uxtb	r3, r3
 8003494:	2b01      	cmp	r3, #1
 8003496:	bf14      	ite	ne
 8003498:	2301      	movne	r3, #1
 800349a:	2300      	moveq	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	e022      	b.n	80034e6 <HAL_TIM_PWM_Start+0x6a>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d109      	bne.n	80034ba <HAL_TIM_PWM_Start+0x3e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	bf14      	ite	ne
 80034b2:	2301      	movne	r3, #1
 80034b4:	2300      	moveq	r3, #0
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	e015      	b.n	80034e6 <HAL_TIM_PWM_Start+0x6a>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d109      	bne.n	80034d4 <HAL_TIM_PWM_Start+0x58>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	bf14      	ite	ne
 80034cc:	2301      	movne	r3, #1
 80034ce:	2300      	moveq	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	e008      	b.n	80034e6 <HAL_TIM_PWM_Start+0x6a>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b01      	cmp	r3, #1
 80034de:	bf14      	ite	ne
 80034e0:	2301      	movne	r3, #1
 80034e2:	2300      	moveq	r3, #0
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e068      	b.n	80035c0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d104      	bne.n	80034fe <HAL_TIM_PWM_Start+0x82>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2202      	movs	r2, #2
 80034f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034fc:	e013      	b.n	8003526 <HAL_TIM_PWM_Start+0xaa>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	2b04      	cmp	r3, #4
 8003502:	d104      	bne.n	800350e <HAL_TIM_PWM_Start+0x92>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2202      	movs	r2, #2
 8003508:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800350c:	e00b      	b.n	8003526 <HAL_TIM_PWM_Start+0xaa>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	2b08      	cmp	r3, #8
 8003512:	d104      	bne.n	800351e <HAL_TIM_PWM_Start+0xa2>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2202      	movs	r2, #2
 8003518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800351c:	e003      	b.n	8003526 <HAL_TIM_PWM_Start+0xaa>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2202      	movs	r2, #2
 8003522:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2201      	movs	r2, #1
 800352c:	6839      	ldr	r1, [r7, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f000 fe1a 	bl	8004168 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a23      	ldr	r2, [pc, #140]	; (80035c8 <HAL_TIM_PWM_Start+0x14c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d107      	bne.n	800354e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800354c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1d      	ldr	r2, [pc, #116]	; (80035c8 <HAL_TIM_PWM_Start+0x14c>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d018      	beq.n	800358a <HAL_TIM_PWM_Start+0x10e>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003560:	d013      	beq.n	800358a <HAL_TIM_PWM_Start+0x10e>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a19      	ldr	r2, [pc, #100]	; (80035cc <HAL_TIM_PWM_Start+0x150>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d00e      	beq.n	800358a <HAL_TIM_PWM_Start+0x10e>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a17      	ldr	r2, [pc, #92]	; (80035d0 <HAL_TIM_PWM_Start+0x154>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d009      	beq.n	800358a <HAL_TIM_PWM_Start+0x10e>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a16      	ldr	r2, [pc, #88]	; (80035d4 <HAL_TIM_PWM_Start+0x158>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d004      	beq.n	800358a <HAL_TIM_PWM_Start+0x10e>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a14      	ldr	r2, [pc, #80]	; (80035d8 <HAL_TIM_PWM_Start+0x15c>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d111      	bne.n	80035ae <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2b06      	cmp	r3, #6
 800359a:	d010      	beq.n	80035be <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 0201 	orr.w	r2, r2, #1
 80035aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035ac:	e007      	b.n	80035be <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f042 0201 	orr.w	r2, r2, #1
 80035bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40010000 	.word	0x40010000
 80035cc:	40000400 	.word	0x40000400
 80035d0:	40000800 	.word	0x40000800
 80035d4:	40000c00 	.word	0x40000c00
 80035d8:	40014000 	.word	0x40014000

080035dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d122      	bne.n	8003638 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d11b      	bne.n	8003638 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f06f 0202 	mvn.w	r2, #2
 8003608:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 fadd 	bl	8003bde <HAL_TIM_IC_CaptureCallback>
 8003624:	e005      	b.n	8003632 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 facf 	bl	8003bca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 fae0 	bl	8003bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	2b04      	cmp	r3, #4
 8003644:	d122      	bne.n	800368c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b04      	cmp	r3, #4
 8003652:	d11b      	bne.n	800368c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f06f 0204 	mvn.w	r2, #4
 800365c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2202      	movs	r2, #2
 8003662:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 fab3 	bl	8003bde <HAL_TIM_IC_CaptureCallback>
 8003678:	e005      	b.n	8003686 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 faa5 	bl	8003bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f000 fab6 	bl	8003bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b08      	cmp	r3, #8
 8003698:	d122      	bne.n	80036e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f003 0308 	and.w	r3, r3, #8
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	d11b      	bne.n	80036e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f06f 0208 	mvn.w	r2, #8
 80036b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2204      	movs	r2, #4
 80036b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d003      	beq.n	80036ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 fa89 	bl	8003bde <HAL_TIM_IC_CaptureCallback>
 80036cc:	e005      	b.n	80036da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 fa7b 	bl	8003bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 fa8c 	bl	8003bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f003 0310 	and.w	r3, r3, #16
 80036ea:	2b10      	cmp	r3, #16
 80036ec:	d122      	bne.n	8003734 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	f003 0310 	and.w	r3, r3, #16
 80036f8:	2b10      	cmp	r3, #16
 80036fa:	d11b      	bne.n	8003734 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f06f 0210 	mvn.w	r2, #16
 8003704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2208      	movs	r2, #8
 800370a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 fa5f 	bl	8003bde <HAL_TIM_IC_CaptureCallback>
 8003720:	e005      	b.n	800372e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 fa51 	bl	8003bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 fa62 	bl	8003bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b01      	cmp	r3, #1
 8003740:	d10e      	bne.n	8003760 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b01      	cmp	r3, #1
 800374e:	d107      	bne.n	8003760 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f06f 0201 	mvn.w	r2, #1
 8003758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 fa2b 	bl	8003bb6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800376a:	2b80      	cmp	r3, #128	; 0x80
 800376c:	d10e      	bne.n	800378c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003778:	2b80      	cmp	r3, #128	; 0x80
 800377a:	d107      	bne.n	800378c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 fe34 	bl	80043f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003796:	2b40      	cmp	r3, #64	; 0x40
 8003798:	d10e      	bne.n	80037b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a4:	2b40      	cmp	r3, #64	; 0x40
 80037a6:	d107      	bne.n	80037b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 fa27 	bl	8003c06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	f003 0320 	and.w	r3, r3, #32
 80037c2:	2b20      	cmp	r3, #32
 80037c4:	d10e      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f003 0320 	and.w	r3, r3, #32
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	d107      	bne.n	80037e4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f06f 0220 	mvn.w	r2, #32
 80037dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7fd fd8e 	bl	8001300 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037e4:	bf00      	nop
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003802:	2b01      	cmp	r3, #1
 8003804:	d101      	bne.n	800380a <HAL_TIM_OC_ConfigChannel+0x1e>
 8003806:	2302      	movs	r3, #2
 8003808:	e048      	b.n	800389c <HAL_TIM_OC_ConfigChannel+0xb0>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b0c      	cmp	r3, #12
 8003816:	d839      	bhi.n	800388c <HAL_TIM_OC_ConfigChannel+0xa0>
 8003818:	a201      	add	r2, pc, #4	; (adr r2, 8003820 <HAL_TIM_OC_ConfigChannel+0x34>)
 800381a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381e:	bf00      	nop
 8003820:	08003855 	.word	0x08003855
 8003824:	0800388d 	.word	0x0800388d
 8003828:	0800388d 	.word	0x0800388d
 800382c:	0800388d 	.word	0x0800388d
 8003830:	08003863 	.word	0x08003863
 8003834:	0800388d 	.word	0x0800388d
 8003838:	0800388d 	.word	0x0800388d
 800383c:	0800388d 	.word	0x0800388d
 8003840:	08003871 	.word	0x08003871
 8003844:	0800388d 	.word	0x0800388d
 8003848:	0800388d 	.word	0x0800388d
 800384c:	0800388d 	.word	0x0800388d
 8003850:	0800387f 	.word	0x0800387f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68b9      	ldr	r1, [r7, #8]
 800385a:	4618      	mov	r0, r3
 800385c:	f000 fa5e 	bl	8003d1c <TIM_OC1_SetConfig>
      break;
 8003860:	e017      	b.n	8003892 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68b9      	ldr	r1, [r7, #8]
 8003868:	4618      	mov	r0, r3
 800386a:	f000 fabd 	bl	8003de8 <TIM_OC2_SetConfig>
      break;
 800386e:	e010      	b.n	8003892 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	68b9      	ldr	r1, [r7, #8]
 8003876:	4618      	mov	r0, r3
 8003878:	f000 fb22 	bl	8003ec0 <TIM_OC3_SetConfig>
      break;
 800387c:	e009      	b.n	8003892 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68b9      	ldr	r1, [r7, #8]
 8003884:	4618      	mov	r0, r3
 8003886:	f000 fb85 	bl	8003f94 <TIM_OC4_SetConfig>
      break;
 800388a:	e002      	b.n	8003892 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	75fb      	strb	r3, [r7, #23]
      break;
 8003890:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800389a:	7dfb      	ldrb	r3, [r7, #23]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038b0:	2300      	movs	r3, #0
 80038b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80038be:	2302      	movs	r3, #2
 80038c0:	e0ae      	b.n	8003a20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2b0c      	cmp	r3, #12
 80038ce:	f200 809f 	bhi.w	8003a10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80038d2:	a201      	add	r2, pc, #4	; (adr r2, 80038d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80038d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d8:	0800390d 	.word	0x0800390d
 80038dc:	08003a11 	.word	0x08003a11
 80038e0:	08003a11 	.word	0x08003a11
 80038e4:	08003a11 	.word	0x08003a11
 80038e8:	0800394d 	.word	0x0800394d
 80038ec:	08003a11 	.word	0x08003a11
 80038f0:	08003a11 	.word	0x08003a11
 80038f4:	08003a11 	.word	0x08003a11
 80038f8:	0800398f 	.word	0x0800398f
 80038fc:	08003a11 	.word	0x08003a11
 8003900:	08003a11 	.word	0x08003a11
 8003904:	08003a11 	.word	0x08003a11
 8003908:	080039cf 	.word	0x080039cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68b9      	ldr	r1, [r7, #8]
 8003912:	4618      	mov	r0, r3
 8003914:	f000 fa02 	bl	8003d1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	699a      	ldr	r2, [r3, #24]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0208 	orr.w	r2, r2, #8
 8003926:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	699a      	ldr	r2, [r3, #24]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0204 	bic.w	r2, r2, #4
 8003936:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6999      	ldr	r1, [r3, #24]
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	691a      	ldr	r2, [r3, #16]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	619a      	str	r2, [r3, #24]
      break;
 800394a:	e064      	b.n	8003a16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68b9      	ldr	r1, [r7, #8]
 8003952:	4618      	mov	r0, r3
 8003954:	f000 fa48 	bl	8003de8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	699a      	ldr	r2, [r3, #24]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003966:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	699a      	ldr	r2, [r3, #24]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003976:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6999      	ldr	r1, [r3, #24]
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	021a      	lsls	r2, r3, #8
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	619a      	str	r2, [r3, #24]
      break;
 800398c:	e043      	b.n	8003a16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68b9      	ldr	r1, [r7, #8]
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fa93 	bl	8003ec0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	69da      	ldr	r2, [r3, #28]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f042 0208 	orr.w	r2, r2, #8
 80039a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	69da      	ldr	r2, [r3, #28]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0204 	bic.w	r2, r2, #4
 80039b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	69d9      	ldr	r1, [r3, #28]
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	61da      	str	r2, [r3, #28]
      break;
 80039cc:	e023      	b.n	8003a16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68b9      	ldr	r1, [r7, #8]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 fadd 	bl	8003f94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	69da      	ldr	r2, [r3, #28]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	69da      	ldr	r2, [r3, #28]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	69d9      	ldr	r1, [r3, #28]
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	021a      	lsls	r2, r3, #8
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	61da      	str	r2, [r3, #28]
      break;
 8003a0e:	e002      	b.n	8003a16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	75fb      	strb	r3, [r7, #23]
      break;
 8003a14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3718      	adds	r7, #24
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a32:	2300      	movs	r3, #0
 8003a34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d101      	bne.n	8003a44 <HAL_TIM_ConfigClockSource+0x1c>
 8003a40:	2302      	movs	r3, #2
 8003a42:	e0b4      	b.n	8003bae <HAL_TIM_ConfigClockSource+0x186>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a7c:	d03e      	beq.n	8003afc <HAL_TIM_ConfigClockSource+0xd4>
 8003a7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a82:	f200 8087 	bhi.w	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a8a:	f000 8086 	beq.w	8003b9a <HAL_TIM_ConfigClockSource+0x172>
 8003a8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a92:	d87f      	bhi.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003a94:	2b70      	cmp	r3, #112	; 0x70
 8003a96:	d01a      	beq.n	8003ace <HAL_TIM_ConfigClockSource+0xa6>
 8003a98:	2b70      	cmp	r3, #112	; 0x70
 8003a9a:	d87b      	bhi.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003a9c:	2b60      	cmp	r3, #96	; 0x60
 8003a9e:	d050      	beq.n	8003b42 <HAL_TIM_ConfigClockSource+0x11a>
 8003aa0:	2b60      	cmp	r3, #96	; 0x60
 8003aa2:	d877      	bhi.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003aa4:	2b50      	cmp	r3, #80	; 0x50
 8003aa6:	d03c      	beq.n	8003b22 <HAL_TIM_ConfigClockSource+0xfa>
 8003aa8:	2b50      	cmp	r3, #80	; 0x50
 8003aaa:	d873      	bhi.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003aac:	2b40      	cmp	r3, #64	; 0x40
 8003aae:	d058      	beq.n	8003b62 <HAL_TIM_ConfigClockSource+0x13a>
 8003ab0:	2b40      	cmp	r3, #64	; 0x40
 8003ab2:	d86f      	bhi.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003ab4:	2b30      	cmp	r3, #48	; 0x30
 8003ab6:	d064      	beq.n	8003b82 <HAL_TIM_ConfigClockSource+0x15a>
 8003ab8:	2b30      	cmp	r3, #48	; 0x30
 8003aba:	d86b      	bhi.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003abc:	2b20      	cmp	r3, #32
 8003abe:	d060      	beq.n	8003b82 <HAL_TIM_ConfigClockSource+0x15a>
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	d867      	bhi.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d05c      	beq.n	8003b82 <HAL_TIM_ConfigClockSource+0x15a>
 8003ac8:	2b10      	cmp	r3, #16
 8003aca:	d05a      	beq.n	8003b82 <HAL_TIM_ConfigClockSource+0x15a>
 8003acc:	e062      	b.n	8003b94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6818      	ldr	r0, [r3, #0]
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	6899      	ldr	r1, [r3, #8]
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	f000 fb23 	bl	8004128 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003af0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	609a      	str	r2, [r3, #8]
      break;
 8003afa:	e04f      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6818      	ldr	r0, [r3, #0]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	6899      	ldr	r1, [r3, #8]
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	f000 fb0c 	bl	8004128 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b1e:	609a      	str	r2, [r3, #8]
      break;
 8003b20:	e03c      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6818      	ldr	r0, [r3, #0]
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	6859      	ldr	r1, [r3, #4]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	f000 fa80 	bl	8004034 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2150      	movs	r1, #80	; 0x50
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 fad9 	bl	80040f2 <TIM_ITRx_SetConfig>
      break;
 8003b40:	e02c      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6818      	ldr	r0, [r3, #0]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	6859      	ldr	r1, [r3, #4]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	f000 fa9f 	bl	8004092 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2160      	movs	r1, #96	; 0x60
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fac9 	bl	80040f2 <TIM_ITRx_SetConfig>
      break;
 8003b60:	e01c      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6818      	ldr	r0, [r3, #0]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	6859      	ldr	r1, [r3, #4]
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	f000 fa60 	bl	8004034 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2140      	movs	r1, #64	; 0x40
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 fab9 	bl	80040f2 <TIM_ITRx_SetConfig>
      break;
 8003b80:	e00c      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	4610      	mov	r0, r2
 8003b8e:	f000 fab0 	bl	80040f2 <TIM_ITRx_SetConfig>
      break;
 8003b92:	e003      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	73fb      	strb	r3, [r7, #15]
      break;
 8003b98:	e000      	b.n	8003b9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003b9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bfa:	bf00      	nop
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr

08003c06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b083      	sub	sp, #12
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
	...

08003c1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a34      	ldr	r2, [pc, #208]	; (8003d00 <TIM_Base_SetConfig+0xe4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d00f      	beq.n	8003c54 <TIM_Base_SetConfig+0x38>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c3a:	d00b      	beq.n	8003c54 <TIM_Base_SetConfig+0x38>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a31      	ldr	r2, [pc, #196]	; (8003d04 <TIM_Base_SetConfig+0xe8>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d007      	beq.n	8003c54 <TIM_Base_SetConfig+0x38>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a30      	ldr	r2, [pc, #192]	; (8003d08 <TIM_Base_SetConfig+0xec>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d003      	beq.n	8003c54 <TIM_Base_SetConfig+0x38>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a2f      	ldr	r2, [pc, #188]	; (8003d0c <TIM_Base_SetConfig+0xf0>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d108      	bne.n	8003c66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a25      	ldr	r2, [pc, #148]	; (8003d00 <TIM_Base_SetConfig+0xe4>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d01b      	beq.n	8003ca6 <TIM_Base_SetConfig+0x8a>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c74:	d017      	beq.n	8003ca6 <TIM_Base_SetConfig+0x8a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a22      	ldr	r2, [pc, #136]	; (8003d04 <TIM_Base_SetConfig+0xe8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d013      	beq.n	8003ca6 <TIM_Base_SetConfig+0x8a>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a21      	ldr	r2, [pc, #132]	; (8003d08 <TIM_Base_SetConfig+0xec>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d00f      	beq.n	8003ca6 <TIM_Base_SetConfig+0x8a>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a20      	ldr	r2, [pc, #128]	; (8003d0c <TIM_Base_SetConfig+0xf0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d00b      	beq.n	8003ca6 <TIM_Base_SetConfig+0x8a>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a1f      	ldr	r2, [pc, #124]	; (8003d10 <TIM_Base_SetConfig+0xf4>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d007      	beq.n	8003ca6 <TIM_Base_SetConfig+0x8a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a1e      	ldr	r2, [pc, #120]	; (8003d14 <TIM_Base_SetConfig+0xf8>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d003      	beq.n	8003ca6 <TIM_Base_SetConfig+0x8a>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a1d      	ldr	r2, [pc, #116]	; (8003d18 <TIM_Base_SetConfig+0xfc>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d108      	bne.n	8003cb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a08      	ldr	r2, [pc, #32]	; (8003d00 <TIM_Base_SetConfig+0xe4>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d103      	bne.n	8003cec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	615a      	str	r2, [r3, #20]
}
 8003cf2:	bf00      	nop
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40010000 	.word	0x40010000
 8003d04:	40000400 	.word	0x40000400
 8003d08:	40000800 	.word	0x40000800
 8003d0c:	40000c00 	.word	0x40000c00
 8003d10:	40014000 	.word	0x40014000
 8003d14:	40014400 	.word	0x40014400
 8003d18:	40014800 	.word	0x40014800

08003d1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b087      	sub	sp, #28
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	f023 0201 	bic.w	r2, r3, #1
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f023 0303 	bic.w	r3, r3, #3
 8003d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f023 0302 	bic.w	r3, r3, #2
 8003d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a1c      	ldr	r2, [pc, #112]	; (8003de4 <TIM_OC1_SetConfig+0xc8>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d10c      	bne.n	8003d92 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f023 0308 	bic.w	r3, r3, #8
 8003d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	f023 0304 	bic.w	r3, r3, #4
 8003d90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a13      	ldr	r2, [pc, #76]	; (8003de4 <TIM_OC1_SetConfig+0xc8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d111      	bne.n	8003dbe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003da0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003da8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	621a      	str	r2, [r3, #32]
}
 8003dd8:	bf00      	nop
 8003dda:	371c      	adds	r7, #28
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	40010000 	.word	0x40010000

08003de8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	f023 0210 	bic.w	r2, r3, #16
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	021b      	lsls	r3, r3, #8
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	f023 0320 	bic.w	r3, r3, #32
 8003e32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a1e      	ldr	r2, [pc, #120]	; (8003ebc <TIM_OC2_SetConfig+0xd4>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d10d      	bne.n	8003e64 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a15      	ldr	r2, [pc, #84]	; (8003ebc <TIM_OC2_SetConfig+0xd4>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d113      	bne.n	8003e94 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685a      	ldr	r2, [r3, #4]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	621a      	str	r2, [r3, #32]
}
 8003eae:	bf00      	nop
 8003eb0:	371c      	adds	r7, #28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40010000 	.word	0x40010000

08003ec0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69db      	ldr	r3, [r3, #28]
 8003ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f023 0303 	bic.w	r3, r3, #3
 8003ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	021b      	lsls	r3, r3, #8
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a1d      	ldr	r2, [pc, #116]	; (8003f90 <TIM_OC3_SetConfig+0xd0>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d10d      	bne.n	8003f3a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	021b      	lsls	r3, r3, #8
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a14      	ldr	r2, [pc, #80]	; (8003f90 <TIM_OC3_SetConfig+0xd0>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d113      	bne.n	8003f6a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	621a      	str	r2, [r3, #32]
}
 8003f84:	bf00      	nop
 8003f86:	371c      	adds	r7, #28
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	40010000 	.word	0x40010000

08003f94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b087      	sub	sp, #28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	021b      	lsls	r3, r3, #8
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	031b      	lsls	r3, r3, #12
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a10      	ldr	r2, [pc, #64]	; (8004030 <TIM_OC4_SetConfig+0x9c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d109      	bne.n	8004008 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ffa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	019b      	lsls	r3, r3, #6
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	4313      	orrs	r3, r2
 8004006:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	621a      	str	r2, [r3, #32]
}
 8004022:	bf00      	nop
 8004024:	371c      	adds	r7, #28
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	40010000 	.word	0x40010000

08004034 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004034:	b480      	push	{r7}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	f023 0201 	bic.w	r2, r3, #1
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800405e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	011b      	lsls	r3, r3, #4
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f023 030a 	bic.w	r3, r3, #10
 8004070:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	4313      	orrs	r3, r2
 8004078:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	621a      	str	r2, [r3, #32]
}
 8004086:	bf00      	nop
 8004088:	371c      	adds	r7, #28
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr

08004092 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004092:	b480      	push	{r7}
 8004094:	b087      	sub	sp, #28
 8004096:	af00      	add	r7, sp, #0
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	f023 0210 	bic.w	r2, r3, #16
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	031b      	lsls	r3, r3, #12
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	011b      	lsls	r3, r3, #4
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	621a      	str	r2, [r3, #32]
}
 80040e6:	bf00      	nop
 80040e8:	371c      	adds	r7, #28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr

080040f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040f2:	b480      	push	{r7}
 80040f4:	b085      	sub	sp, #20
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
 80040fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004108:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800410a:	683a      	ldr	r2, [r7, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	f043 0307 	orr.w	r3, r3, #7
 8004114:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	609a      	str	r2, [r3, #8]
}
 800411c:	bf00      	nop
 800411e:	3714      	adds	r7, #20
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004128:	b480      	push	{r7}
 800412a:	b087      	sub	sp, #28
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
 8004134:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004142:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	021a      	lsls	r2, r3, #8
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	431a      	orrs	r2, r3
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4313      	orrs	r3, r2
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	4313      	orrs	r3, r2
 8004154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	609a      	str	r2, [r3, #8]
}
 800415c:	bf00      	nop
 800415e:	371c      	adds	r7, #28
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004168:	b480      	push	{r7}
 800416a:	b087      	sub	sp, #28
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	2201      	movs	r2, #1
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6a1a      	ldr	r2, [r3, #32]
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	43db      	mvns	r3, r3
 800418a:	401a      	ands	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6a1a      	ldr	r2, [r3, #32]
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f003 031f 	and.w	r3, r3, #31
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	fa01 f303 	lsl.w	r3, r1, r3
 80041a0:	431a      	orrs	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	621a      	str	r2, [r3, #32]
}
 80041a6:	bf00      	nop
 80041a8:	371c      	adds	r7, #28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr

080041b2 <HAL_TIMEx_ConfigCommutEvent_IT>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                                 uint32_t  CommutationSource)
{
 80041b2:	b480      	push	{r7}
 80041b4:	b085      	sub	sp, #20
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d101      	bne.n	80041cc <HAL_TIMEx_ConfigCommutEvent_IT+0x1a>
 80041c8:	2302      	movs	r3, #2
 80041ca:	e04c      	b.n	8004266 <HAL_TIMEx_ConfigCommutEvent_IT+0xb4>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d008      	beq.n	80041ec <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b10      	cmp	r3, #16
 80041de:	d005      	beq.n	80041ec <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2b20      	cmp	r3, #32
 80041e4:	d002      	beq.n	80041ec <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2b30      	cmp	r3, #48	; 0x30
 80041ea:	d10f      	bne.n	800420c <HAL_TIMEx_ConfigCommutEvent_IT+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80041fa:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6899      	ldr	r1, [r3, #8]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	430a      	orrs	r2, r1
 800420a:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0204 	bic.w	r2, r2, #4
 800422a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6859      	ldr	r1, [r3, #4]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	430a      	orrs	r2, r1
 800423a:	605a      	str	r2, [r3, #4]

  /* Disable Commutation DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68da      	ldr	r2, [r3, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800424a:	60da      	str	r2, [r3, #12]

  /* Enable the Commutation Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68da      	ldr	r2, [r3, #12]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0220 	orr.w	r2, r2, #32
 800425a:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3714      	adds	r7, #20
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
	...

08004274 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004284:	2b01      	cmp	r3, #1
 8004286:	d101      	bne.n	800428c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004288:	2302      	movs	r3, #2
 800428a:	e050      	b.n	800432e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a1c      	ldr	r2, [pc, #112]	; (800433c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d018      	beq.n	8004302 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d8:	d013      	beq.n	8004302 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a18      	ldr	r2, [pc, #96]	; (8004340 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d00e      	beq.n	8004302 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a16      	ldr	r2, [pc, #88]	; (8004344 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d009      	beq.n	8004302 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a15      	ldr	r2, [pc, #84]	; (8004348 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d004      	beq.n	8004302 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a13      	ldr	r2, [pc, #76]	; (800434c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d10c      	bne.n	800431c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004308:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	4313      	orrs	r3, r2
 8004312:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3714      	adds	r7, #20
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40010000 	.word	0x40010000
 8004340:	40000400 	.word	0x40000400
 8004344:	40000800 	.word	0x40000800
 8004348:	40000c00 	.word	0x40000c00
 800434c:	40014000 	.word	0x40014000

08004350 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800435a:	2300      	movs	r3, #0
 800435c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004368:	2302      	movs	r3, #2
 800436a:	e03d      	b.n	80043e8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	4313      	orrs	r3, r2
 800439c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	69db      	ldr	r3, [r3, #28]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3714      	adds	r7, #20
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e03f      	b.n	800449a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d106      	bne.n	8004434 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f7fd fc5a 	bl	8001ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2224      	movs	r2, #36	; 0x24
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800444a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 f929 	bl	80046a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	691a      	ldr	r2, [r3, #16]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004460:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695a      	ldr	r2, [r3, #20]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004470:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004480:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2220      	movs	r2, #32
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b08a      	sub	sp, #40	; 0x28
 80044a6:	af02      	add	r7, sp, #8
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	603b      	str	r3, [r7, #0]
 80044ae:	4613      	mov	r3, r2
 80044b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b20      	cmp	r3, #32
 80044c0:	d17c      	bne.n	80045bc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <HAL_UART_Transmit+0x2c>
 80044c8:	88fb      	ldrh	r3, [r7, #6]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e075      	b.n	80045be <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d101      	bne.n	80044e0 <HAL_UART_Transmit+0x3e>
 80044dc:	2302      	movs	r3, #2
 80044de:	e06e      	b.n	80045be <HAL_UART_Transmit+0x11c>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2221      	movs	r2, #33	; 0x21
 80044f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044f6:	f7fd fccf 	bl	8001e98 <HAL_GetTick>
 80044fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	88fa      	ldrh	r2, [r7, #6]
 8004500:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	88fa      	ldrh	r2, [r7, #6]
 8004506:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004510:	d108      	bne.n	8004524 <HAL_UART_Transmit+0x82>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d104      	bne.n	8004524 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800451a:	2300      	movs	r3, #0
 800451c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	e003      	b.n	800452c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004528:	2300      	movs	r3, #0
 800452a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004534:	e02a      	b.n	800458c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2200      	movs	r2, #0
 800453e:	2180      	movs	r1, #128	; 0x80
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 f840 	bl	80045c6 <UART_WaitOnFlagUntilTimeout>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d001      	beq.n	8004550 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e036      	b.n	80045be <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10b      	bne.n	800456e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	881b      	ldrh	r3, [r3, #0]
 800455a:	461a      	mov	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004564:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	3302      	adds	r3, #2
 800456a:	61bb      	str	r3, [r7, #24]
 800456c:	e007      	b.n	800457e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	781a      	ldrb	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	3301      	adds	r3, #1
 800457c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004582:	b29b      	uxth	r3, r3
 8004584:	3b01      	subs	r3, #1
 8004586:	b29a      	uxth	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1cf      	bne.n	8004536 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	2200      	movs	r2, #0
 800459e:	2140      	movs	r1, #64	; 0x40
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 f810 	bl	80045c6 <UART_WaitOnFlagUntilTimeout>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d001      	beq.n	80045b0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e006      	b.n	80045be <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2220      	movs	r2, #32
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80045b8:	2300      	movs	r3, #0
 80045ba:	e000      	b.n	80045be <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80045bc:	2302      	movs	r3, #2
  }
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3720      	adds	r7, #32
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b090      	sub	sp, #64	; 0x40
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	60f8      	str	r0, [r7, #12]
 80045ce:	60b9      	str	r1, [r7, #8]
 80045d0:	603b      	str	r3, [r7, #0]
 80045d2:	4613      	mov	r3, r2
 80045d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045d6:	e050      	b.n	800467a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045de:	d04c      	beq.n	800467a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80045e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d007      	beq.n	80045f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80045e6:	f7fd fc57 	bl	8001e98 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d241      	bcs.n	800467a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	330c      	adds	r3, #12
 80045fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004600:	e853 3f00 	ldrex	r3, [r3]
 8004604:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800460c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	330c      	adds	r3, #12
 8004614:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004616:	637a      	str	r2, [r7, #52]	; 0x34
 8004618:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800461c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800461e:	e841 2300 	strex	r3, r2, [r1]
 8004622:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1e5      	bne.n	80045f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	3314      	adds	r3, #20
 8004630:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	e853 3f00 	ldrex	r3, [r3]
 8004638:	613b      	str	r3, [r7, #16]
   return(result);
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	f023 0301 	bic.w	r3, r3, #1
 8004640:	63bb      	str	r3, [r7, #56]	; 0x38
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	3314      	adds	r3, #20
 8004648:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800464a:	623a      	str	r2, [r7, #32]
 800464c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464e:	69f9      	ldr	r1, [r7, #28]
 8004650:	6a3a      	ldr	r2, [r7, #32]
 8004652:	e841 2300 	strex	r3, r2, [r1]
 8004656:	61bb      	str	r3, [r7, #24]
   return(result);
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1e5      	bne.n	800462a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2220      	movs	r2, #32
 8004662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2220      	movs	r2, #32
 800466a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e00f      	b.n	800469a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	4013      	ands	r3, r2
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	429a      	cmp	r2, r3
 8004688:	bf0c      	ite	eq
 800468a:	2301      	moveq	r3, #1
 800468c:	2300      	movne	r3, #0
 800468e:	b2db      	uxtb	r3, r3
 8004690:	461a      	mov	r2, r3
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	429a      	cmp	r2, r3
 8004696:	d09f      	beq.n	80045d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3740      	adds	r7, #64	; 0x40
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
	...

080046a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046a8:	b0c0      	sub	sp, #256	; 0x100
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80046bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046c0:	68d9      	ldr	r1, [r3, #12]
 80046c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	ea40 0301 	orr.w	r3, r0, r1
 80046cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80046ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	431a      	orrs	r2, r3
 80046dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046e8:	69db      	ldr	r3, [r3, #28]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80046f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80046fc:	f021 010c 	bic.w	r1, r1, #12
 8004700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800470a:	430b      	orrs	r3, r1
 800470c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800470e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800471a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800471e:	6999      	ldr	r1, [r3, #24]
 8004720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	ea40 0301 	orr.w	r3, r0, r1
 800472a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800472c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	4b8f      	ldr	r3, [pc, #572]	; (8004970 <UART_SetConfig+0x2cc>)
 8004734:	429a      	cmp	r2, r3
 8004736:	d005      	beq.n	8004744 <UART_SetConfig+0xa0>
 8004738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	4b8d      	ldr	r3, [pc, #564]	; (8004974 <UART_SetConfig+0x2d0>)
 8004740:	429a      	cmp	r2, r3
 8004742:	d104      	bne.n	800474e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004744:	f7fe fd3e 	bl	80031c4 <HAL_RCC_GetPCLK2Freq>
 8004748:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800474c:	e003      	b.n	8004756 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800474e:	f7fe fd25 	bl	800319c <HAL_RCC_GetPCLK1Freq>
 8004752:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004760:	f040 810c 	bne.w	800497c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004768:	2200      	movs	r2, #0
 800476a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800476e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004772:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004776:	4622      	mov	r2, r4
 8004778:	462b      	mov	r3, r5
 800477a:	1891      	adds	r1, r2, r2
 800477c:	65b9      	str	r1, [r7, #88]	; 0x58
 800477e:	415b      	adcs	r3, r3
 8004780:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004782:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004786:	4621      	mov	r1, r4
 8004788:	eb12 0801 	adds.w	r8, r2, r1
 800478c:	4629      	mov	r1, r5
 800478e:	eb43 0901 	adc.w	r9, r3, r1
 8004792:	f04f 0200 	mov.w	r2, #0
 8004796:	f04f 0300 	mov.w	r3, #0
 800479a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800479e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047a6:	4690      	mov	r8, r2
 80047a8:	4699      	mov	r9, r3
 80047aa:	4623      	mov	r3, r4
 80047ac:	eb18 0303 	adds.w	r3, r8, r3
 80047b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80047b4:	462b      	mov	r3, r5
 80047b6:	eb49 0303 	adc.w	r3, r9, r3
 80047ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80047be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80047ca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80047ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80047d2:	460b      	mov	r3, r1
 80047d4:	18db      	adds	r3, r3, r3
 80047d6:	653b      	str	r3, [r7, #80]	; 0x50
 80047d8:	4613      	mov	r3, r2
 80047da:	eb42 0303 	adc.w	r3, r2, r3
 80047de:	657b      	str	r3, [r7, #84]	; 0x54
 80047e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80047e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80047e8:	f7fc f9e6 	bl	8000bb8 <__aeabi_uldivmod>
 80047ec:	4602      	mov	r2, r0
 80047ee:	460b      	mov	r3, r1
 80047f0:	4b61      	ldr	r3, [pc, #388]	; (8004978 <UART_SetConfig+0x2d4>)
 80047f2:	fba3 2302 	umull	r2, r3, r3, r2
 80047f6:	095b      	lsrs	r3, r3, #5
 80047f8:	011c      	lsls	r4, r3, #4
 80047fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047fe:	2200      	movs	r2, #0
 8004800:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004804:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004808:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800480c:	4642      	mov	r2, r8
 800480e:	464b      	mov	r3, r9
 8004810:	1891      	adds	r1, r2, r2
 8004812:	64b9      	str	r1, [r7, #72]	; 0x48
 8004814:	415b      	adcs	r3, r3
 8004816:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004818:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800481c:	4641      	mov	r1, r8
 800481e:	eb12 0a01 	adds.w	sl, r2, r1
 8004822:	4649      	mov	r1, r9
 8004824:	eb43 0b01 	adc.w	fp, r3, r1
 8004828:	f04f 0200 	mov.w	r2, #0
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004834:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800483c:	4692      	mov	sl, r2
 800483e:	469b      	mov	fp, r3
 8004840:	4643      	mov	r3, r8
 8004842:	eb1a 0303 	adds.w	r3, sl, r3
 8004846:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800484a:	464b      	mov	r3, r9
 800484c:	eb4b 0303 	adc.w	r3, fp, r3
 8004850:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004860:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004864:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004868:	460b      	mov	r3, r1
 800486a:	18db      	adds	r3, r3, r3
 800486c:	643b      	str	r3, [r7, #64]	; 0x40
 800486e:	4613      	mov	r3, r2
 8004870:	eb42 0303 	adc.w	r3, r2, r3
 8004874:	647b      	str	r3, [r7, #68]	; 0x44
 8004876:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800487a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800487e:	f7fc f99b 	bl	8000bb8 <__aeabi_uldivmod>
 8004882:	4602      	mov	r2, r0
 8004884:	460b      	mov	r3, r1
 8004886:	4611      	mov	r1, r2
 8004888:	4b3b      	ldr	r3, [pc, #236]	; (8004978 <UART_SetConfig+0x2d4>)
 800488a:	fba3 2301 	umull	r2, r3, r3, r1
 800488e:	095b      	lsrs	r3, r3, #5
 8004890:	2264      	movs	r2, #100	; 0x64
 8004892:	fb02 f303 	mul.w	r3, r2, r3
 8004896:	1acb      	subs	r3, r1, r3
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800489e:	4b36      	ldr	r3, [pc, #216]	; (8004978 <UART_SetConfig+0x2d4>)
 80048a0:	fba3 2302 	umull	r2, r3, r3, r2
 80048a4:	095b      	lsrs	r3, r3, #5
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048ac:	441c      	add	r4, r3
 80048ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048b2:	2200      	movs	r2, #0
 80048b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80048b8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80048bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80048c0:	4642      	mov	r2, r8
 80048c2:	464b      	mov	r3, r9
 80048c4:	1891      	adds	r1, r2, r2
 80048c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80048c8:	415b      	adcs	r3, r3
 80048ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80048d0:	4641      	mov	r1, r8
 80048d2:	1851      	adds	r1, r2, r1
 80048d4:	6339      	str	r1, [r7, #48]	; 0x30
 80048d6:	4649      	mov	r1, r9
 80048d8:	414b      	adcs	r3, r1
 80048da:	637b      	str	r3, [r7, #52]	; 0x34
 80048dc:	f04f 0200 	mov.w	r2, #0
 80048e0:	f04f 0300 	mov.w	r3, #0
 80048e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80048e8:	4659      	mov	r1, fp
 80048ea:	00cb      	lsls	r3, r1, #3
 80048ec:	4651      	mov	r1, sl
 80048ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048f2:	4651      	mov	r1, sl
 80048f4:	00ca      	lsls	r2, r1, #3
 80048f6:	4610      	mov	r0, r2
 80048f8:	4619      	mov	r1, r3
 80048fa:	4603      	mov	r3, r0
 80048fc:	4642      	mov	r2, r8
 80048fe:	189b      	adds	r3, r3, r2
 8004900:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004904:	464b      	mov	r3, r9
 8004906:	460a      	mov	r2, r1
 8004908:	eb42 0303 	adc.w	r3, r2, r3
 800490c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800491c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004920:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004924:	460b      	mov	r3, r1
 8004926:	18db      	adds	r3, r3, r3
 8004928:	62bb      	str	r3, [r7, #40]	; 0x28
 800492a:	4613      	mov	r3, r2
 800492c:	eb42 0303 	adc.w	r3, r2, r3
 8004930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004932:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004936:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800493a:	f7fc f93d 	bl	8000bb8 <__aeabi_uldivmod>
 800493e:	4602      	mov	r2, r0
 8004940:	460b      	mov	r3, r1
 8004942:	4b0d      	ldr	r3, [pc, #52]	; (8004978 <UART_SetConfig+0x2d4>)
 8004944:	fba3 1302 	umull	r1, r3, r3, r2
 8004948:	095b      	lsrs	r3, r3, #5
 800494a:	2164      	movs	r1, #100	; 0x64
 800494c:	fb01 f303 	mul.w	r3, r1, r3
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	3332      	adds	r3, #50	; 0x32
 8004956:	4a08      	ldr	r2, [pc, #32]	; (8004978 <UART_SetConfig+0x2d4>)
 8004958:	fba2 2303 	umull	r2, r3, r2, r3
 800495c:	095b      	lsrs	r3, r3, #5
 800495e:	f003 0207 	and.w	r2, r3, #7
 8004962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4422      	add	r2, r4
 800496a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800496c:	e105      	b.n	8004b7a <UART_SetConfig+0x4d6>
 800496e:	bf00      	nop
 8004970:	40011000 	.word	0x40011000
 8004974:	40011400 	.word	0x40011400
 8004978:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800497c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004980:	2200      	movs	r2, #0
 8004982:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004986:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800498a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800498e:	4642      	mov	r2, r8
 8004990:	464b      	mov	r3, r9
 8004992:	1891      	adds	r1, r2, r2
 8004994:	6239      	str	r1, [r7, #32]
 8004996:	415b      	adcs	r3, r3
 8004998:	627b      	str	r3, [r7, #36]	; 0x24
 800499a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800499e:	4641      	mov	r1, r8
 80049a0:	1854      	adds	r4, r2, r1
 80049a2:	4649      	mov	r1, r9
 80049a4:	eb43 0501 	adc.w	r5, r3, r1
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	f04f 0300 	mov.w	r3, #0
 80049b0:	00eb      	lsls	r3, r5, #3
 80049b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049b6:	00e2      	lsls	r2, r4, #3
 80049b8:	4614      	mov	r4, r2
 80049ba:	461d      	mov	r5, r3
 80049bc:	4643      	mov	r3, r8
 80049be:	18e3      	adds	r3, r4, r3
 80049c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80049c4:	464b      	mov	r3, r9
 80049c6:	eb45 0303 	adc.w	r3, r5, r3
 80049ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80049ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80049da:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80049de:	f04f 0200 	mov.w	r2, #0
 80049e2:	f04f 0300 	mov.w	r3, #0
 80049e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80049ea:	4629      	mov	r1, r5
 80049ec:	008b      	lsls	r3, r1, #2
 80049ee:	4621      	mov	r1, r4
 80049f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049f4:	4621      	mov	r1, r4
 80049f6:	008a      	lsls	r2, r1, #2
 80049f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80049fc:	f7fc f8dc 	bl	8000bb8 <__aeabi_uldivmod>
 8004a00:	4602      	mov	r2, r0
 8004a02:	460b      	mov	r3, r1
 8004a04:	4b60      	ldr	r3, [pc, #384]	; (8004b88 <UART_SetConfig+0x4e4>)
 8004a06:	fba3 2302 	umull	r2, r3, r3, r2
 8004a0a:	095b      	lsrs	r3, r3, #5
 8004a0c:	011c      	lsls	r4, r3, #4
 8004a0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a12:	2200      	movs	r2, #0
 8004a14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004a18:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004a1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004a20:	4642      	mov	r2, r8
 8004a22:	464b      	mov	r3, r9
 8004a24:	1891      	adds	r1, r2, r2
 8004a26:	61b9      	str	r1, [r7, #24]
 8004a28:	415b      	adcs	r3, r3
 8004a2a:	61fb      	str	r3, [r7, #28]
 8004a2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a30:	4641      	mov	r1, r8
 8004a32:	1851      	adds	r1, r2, r1
 8004a34:	6139      	str	r1, [r7, #16]
 8004a36:	4649      	mov	r1, r9
 8004a38:	414b      	adcs	r3, r1
 8004a3a:	617b      	str	r3, [r7, #20]
 8004a3c:	f04f 0200 	mov.w	r2, #0
 8004a40:	f04f 0300 	mov.w	r3, #0
 8004a44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a48:	4659      	mov	r1, fp
 8004a4a:	00cb      	lsls	r3, r1, #3
 8004a4c:	4651      	mov	r1, sl
 8004a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a52:	4651      	mov	r1, sl
 8004a54:	00ca      	lsls	r2, r1, #3
 8004a56:	4610      	mov	r0, r2
 8004a58:	4619      	mov	r1, r3
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	4642      	mov	r2, r8
 8004a5e:	189b      	adds	r3, r3, r2
 8004a60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004a64:	464b      	mov	r3, r9
 8004a66:	460a      	mov	r2, r1
 8004a68:	eb42 0303 	adc.w	r3, r2, r3
 8004a6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	67bb      	str	r3, [r7, #120]	; 0x78
 8004a7a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004a88:	4649      	mov	r1, r9
 8004a8a:	008b      	lsls	r3, r1, #2
 8004a8c:	4641      	mov	r1, r8
 8004a8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a92:	4641      	mov	r1, r8
 8004a94:	008a      	lsls	r2, r1, #2
 8004a96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004a9a:	f7fc f88d 	bl	8000bb8 <__aeabi_uldivmod>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	4b39      	ldr	r3, [pc, #228]	; (8004b88 <UART_SetConfig+0x4e4>)
 8004aa4:	fba3 1302 	umull	r1, r3, r3, r2
 8004aa8:	095b      	lsrs	r3, r3, #5
 8004aaa:	2164      	movs	r1, #100	; 0x64
 8004aac:	fb01 f303 	mul.w	r3, r1, r3
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	3332      	adds	r3, #50	; 0x32
 8004ab6:	4a34      	ldr	r2, [pc, #208]	; (8004b88 <UART_SetConfig+0x4e4>)
 8004ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8004abc:	095b      	lsrs	r3, r3, #5
 8004abe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ac2:	441c      	add	r4, r3
 8004ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ac8:	2200      	movs	r2, #0
 8004aca:	673b      	str	r3, [r7, #112]	; 0x70
 8004acc:	677a      	str	r2, [r7, #116]	; 0x74
 8004ace:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004ad2:	4642      	mov	r2, r8
 8004ad4:	464b      	mov	r3, r9
 8004ad6:	1891      	adds	r1, r2, r2
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	415b      	adcs	r3, r3
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ae2:	4641      	mov	r1, r8
 8004ae4:	1851      	adds	r1, r2, r1
 8004ae6:	6039      	str	r1, [r7, #0]
 8004ae8:	4649      	mov	r1, r9
 8004aea:	414b      	adcs	r3, r1
 8004aec:	607b      	str	r3, [r7, #4]
 8004aee:	f04f 0200 	mov.w	r2, #0
 8004af2:	f04f 0300 	mov.w	r3, #0
 8004af6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004afa:	4659      	mov	r1, fp
 8004afc:	00cb      	lsls	r3, r1, #3
 8004afe:	4651      	mov	r1, sl
 8004b00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b04:	4651      	mov	r1, sl
 8004b06:	00ca      	lsls	r2, r1, #3
 8004b08:	4610      	mov	r0, r2
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	4642      	mov	r2, r8
 8004b10:	189b      	adds	r3, r3, r2
 8004b12:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b14:	464b      	mov	r3, r9
 8004b16:	460a      	mov	r2, r1
 8004b18:	eb42 0303 	adc.w	r3, r2, r3
 8004b1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	663b      	str	r3, [r7, #96]	; 0x60
 8004b28:	667a      	str	r2, [r7, #100]	; 0x64
 8004b2a:	f04f 0200 	mov.w	r2, #0
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004b36:	4649      	mov	r1, r9
 8004b38:	008b      	lsls	r3, r1, #2
 8004b3a:	4641      	mov	r1, r8
 8004b3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b40:	4641      	mov	r1, r8
 8004b42:	008a      	lsls	r2, r1, #2
 8004b44:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004b48:	f7fc f836 	bl	8000bb8 <__aeabi_uldivmod>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4b0d      	ldr	r3, [pc, #52]	; (8004b88 <UART_SetConfig+0x4e4>)
 8004b52:	fba3 1302 	umull	r1, r3, r3, r2
 8004b56:	095b      	lsrs	r3, r3, #5
 8004b58:	2164      	movs	r1, #100	; 0x64
 8004b5a:	fb01 f303 	mul.w	r3, r1, r3
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	011b      	lsls	r3, r3, #4
 8004b62:	3332      	adds	r3, #50	; 0x32
 8004b64:	4a08      	ldr	r2, [pc, #32]	; (8004b88 <UART_SetConfig+0x4e4>)
 8004b66:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6a:	095b      	lsrs	r3, r3, #5
 8004b6c:	f003 020f 	and.w	r2, r3, #15
 8004b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4422      	add	r2, r4
 8004b78:	609a      	str	r2, [r3, #8]
}
 8004b7a:	bf00      	nop
 8004b7c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004b80:	46bd      	mov	sp, r7
 8004b82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b86:	bf00      	nop
 8004b88:	51eb851f 	.word	0x51eb851f

08004b8c <__NVIC_SetPriority>:
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	4603      	mov	r3, r0
 8004b94:	6039      	str	r1, [r7, #0]
 8004b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	db0a      	blt.n	8004bb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	490c      	ldr	r1, [pc, #48]	; (8004bd8 <__NVIC_SetPriority+0x4c>)
 8004ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004baa:	0112      	lsls	r2, r2, #4
 8004bac:	b2d2      	uxtb	r2, r2
 8004bae:	440b      	add	r3, r1
 8004bb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004bb4:	e00a      	b.n	8004bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	4908      	ldr	r1, [pc, #32]	; (8004bdc <__NVIC_SetPriority+0x50>)
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	f003 030f 	and.w	r3, r3, #15
 8004bc2:	3b04      	subs	r3, #4
 8004bc4:	0112      	lsls	r2, r2, #4
 8004bc6:	b2d2      	uxtb	r2, r2
 8004bc8:	440b      	add	r3, r1
 8004bca:	761a      	strb	r2, [r3, #24]
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	e000e100 	.word	0xe000e100
 8004bdc:	e000ed00 	.word	0xe000ed00

08004be0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004be4:	2100      	movs	r1, #0
 8004be6:	f06f 0004 	mvn.w	r0, #4
 8004bea:	f7ff ffcf 	bl	8004b8c <__NVIC_SetPriority>
#endif
}
 8004bee:	bf00      	nop
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bfa:	f3ef 8305 	mrs	r3, IPSR
 8004bfe:	603b      	str	r3, [r7, #0]
  return(result);
 8004c00:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004c06:	f06f 0305 	mvn.w	r3, #5
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	e00c      	b.n	8004c28 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004c0e:	4b0a      	ldr	r3, [pc, #40]	; (8004c38 <osKernelInitialize+0x44>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d105      	bne.n	8004c22 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004c16:	4b08      	ldr	r3, [pc, #32]	; (8004c38 <osKernelInitialize+0x44>)
 8004c18:	2201      	movs	r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	607b      	str	r3, [r7, #4]
 8004c20:	e002      	b.n	8004c28 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004c22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c28:	687b      	ldr	r3, [r7, #4]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	200003bc 	.word	0x200003bc

08004c3c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c42:	f3ef 8305 	mrs	r3, IPSR
 8004c46:	603b      	str	r3, [r7, #0]
  return(result);
 8004c48:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004c4e:	f06f 0305 	mvn.w	r3, #5
 8004c52:	607b      	str	r3, [r7, #4]
 8004c54:	e010      	b.n	8004c78 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004c56:	4b0b      	ldr	r3, [pc, #44]	; (8004c84 <osKernelStart+0x48>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d109      	bne.n	8004c72 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004c5e:	f7ff ffbf 	bl	8004be0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004c62:	4b08      	ldr	r3, [pc, #32]	; (8004c84 <osKernelStart+0x48>)
 8004c64:	2202      	movs	r2, #2
 8004c66:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004c68:	f001 f972 	bl	8005f50 <vTaskStartScheduler>
      stat = osOK;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	607b      	str	r3, [r7, #4]
 8004c70:	e002      	b.n	8004c78 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004c72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c76:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c78:	687b      	ldr	r3, [r7, #4]
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	200003bc 	.word	0x200003bc

08004c88 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b08e      	sub	sp, #56	; 0x38
 8004c8c:	af04      	add	r7, sp, #16
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c94:	2300      	movs	r3, #0
 8004c96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c98:	f3ef 8305 	mrs	r3, IPSR
 8004c9c:	617b      	str	r3, [r7, #20]
  return(result);
 8004c9e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d17e      	bne.n	8004da2 <osThreadNew+0x11a>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d07b      	beq.n	8004da2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004caa:	2380      	movs	r3, #128	; 0x80
 8004cac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004cae:	2318      	movs	r3, #24
 8004cb0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004cb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d045      	beq.n	8004d4e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <osThreadNew+0x48>
        name = attr->name;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d008      	beq.n	8004cf6 <osThreadNew+0x6e>
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	2b38      	cmp	r3, #56	; 0x38
 8004ce8:	d805      	bhi.n	8004cf6 <osThreadNew+0x6e>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <osThreadNew+0x72>
        return (NULL);
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	e054      	b.n	8004da4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d003      	beq.n	8004d0a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	089b      	lsrs	r3, r3, #2
 8004d08:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00e      	beq.n	8004d30 <osThreadNew+0xa8>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	2b5b      	cmp	r3, #91	; 0x5b
 8004d18:	d90a      	bls.n	8004d30 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d006      	beq.n	8004d30 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <osThreadNew+0xa8>
        mem = 1;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	61bb      	str	r3, [r7, #24]
 8004d2e:	e010      	b.n	8004d52 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10c      	bne.n	8004d52 <osThreadNew+0xca>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d108      	bne.n	8004d52 <osThreadNew+0xca>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d104      	bne.n	8004d52 <osThreadNew+0xca>
          mem = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	61bb      	str	r3, [r7, #24]
 8004d4c:	e001      	b.n	8004d52 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d110      	bne.n	8004d7a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d60:	9202      	str	r2, [sp, #8]
 8004d62:	9301      	str	r3, [sp, #4]
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	6a3a      	ldr	r2, [r7, #32]
 8004d6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 ff18 	bl	8005ba4 <xTaskCreateStatic>
 8004d74:	4603      	mov	r3, r0
 8004d76:	613b      	str	r3, [r7, #16]
 8004d78:	e013      	b.n	8004da2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d110      	bne.n	8004da2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004d80:	6a3b      	ldr	r3, [r7, #32]
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	f107 0310 	add.w	r3, r7, #16
 8004d88:	9301      	str	r3, [sp, #4]
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 ff63 	bl	8005c5e <xTaskCreate>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d001      	beq.n	8004da2 <osThreadNew+0x11a>
            hTask = NULL;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004da2:	693b      	ldr	r3, [r7, #16]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3728      	adds	r7, #40	; 0x28
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004db4:	f3ef 8305 	mrs	r3, IPSR
 8004db8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004dba:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d003      	beq.n	8004dc8 <osDelay+0x1c>
    stat = osErrorISR;
 8004dc0:	f06f 0305 	mvn.w	r3, #5
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	e007      	b.n	8004dd8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f001 f888 	bl	8005ee8 <vTaskDelay>
    }
  }

  return (stat);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004de2:	b580      	push	{r7, lr}
 8004de4:	b088      	sub	sp, #32
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dee:	f3ef 8305 	mrs	r3, IPSR
 8004df2:	60bb      	str	r3, [r7, #8]
  return(result);
 8004df4:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d174      	bne.n	8004ee4 <osMutexNew+0x102>
    if (attr != NULL) {
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d003      	beq.n	8004e08 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	e001      	b.n	8004e0c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d002      	beq.n	8004e1c <osMutexNew+0x3a>
      rmtx = 1U;
 8004e16:	2301      	movs	r3, #1
 8004e18:	617b      	str	r3, [r7, #20]
 8004e1a:	e001      	b.n	8004e20 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	f003 0308 	and.w	r3, r3, #8
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d15c      	bne.n	8004ee4 <osMutexNew+0x102>
      mem = -1;
 8004e2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e2e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d015      	beq.n	8004e62 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d006      	beq.n	8004e4c <osMutexNew+0x6a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	2b4f      	cmp	r3, #79	; 0x4f
 8004e44:	d902      	bls.n	8004e4c <osMutexNew+0x6a>
          mem = 1;
 8004e46:	2301      	movs	r3, #1
 8004e48:	613b      	str	r3, [r7, #16]
 8004e4a:	e00c      	b.n	8004e66 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d108      	bne.n	8004e66 <osMutexNew+0x84>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d104      	bne.n	8004e66 <osMutexNew+0x84>
            mem = 0;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	613b      	str	r3, [r7, #16]
 8004e60:	e001      	b.n	8004e66 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004e62:	2300      	movs	r3, #0
 8004e64:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d112      	bne.n	8004e92 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d007      	beq.n	8004e82 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	4619      	mov	r1, r3
 8004e78:	2004      	movs	r0, #4
 8004e7a:	f000 fa90 	bl	800539e <xQueueCreateMutexStatic>
 8004e7e:	61f8      	str	r0, [r7, #28]
 8004e80:	e016      	b.n	8004eb0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	4619      	mov	r1, r3
 8004e88:	2001      	movs	r0, #1
 8004e8a:	f000 fa88 	bl	800539e <xQueueCreateMutexStatic>
 8004e8e:	61f8      	str	r0, [r7, #28]
 8004e90:	e00e      	b.n	8004eb0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d10b      	bne.n	8004eb0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d004      	beq.n	8004ea8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004e9e:	2004      	movs	r0, #4
 8004ea0:	f000 fa65 	bl	800536e <xQueueCreateMutex>
 8004ea4:	61f8      	str	r0, [r7, #28]
 8004ea6:	e003      	b.n	8004eb0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004ea8:	2001      	movs	r0, #1
 8004eaa:	f000 fa60 	bl	800536e <xQueueCreateMutex>
 8004eae:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00c      	beq.n	8004ed0 <osMutexNew+0xee>
        if (attr != NULL) {
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <osMutexNew+0xe2>
          name = attr->name;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	e001      	b.n	8004ec8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004ec8:	68f9      	ldr	r1, [r7, #12]
 8004eca:	69f8      	ldr	r0, [r7, #28]
 8004ecc:	f000 fe0c 	bl	8005ae8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d006      	beq.n	8004ee4 <osMutexNew+0x102>
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d003      	beq.n	8004ee4 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	f043 0301 	orr.w	r3, r3, #1
 8004ee2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004ee4:	69fb      	ldr	r3, [r7, #28]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3720      	adds	r7, #32
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4a07      	ldr	r2, [pc, #28]	; (8004f1c <vApplicationGetIdleTaskMemory+0x2c>)
 8004f00:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	4a06      	ldr	r2, [pc, #24]	; (8004f20 <vApplicationGetIdleTaskMemory+0x30>)
 8004f06:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2280      	movs	r2, #128	; 0x80
 8004f0c:	601a      	str	r2, [r3, #0]
}
 8004f0e:	bf00      	nop
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	200003c0 	.word	0x200003c0
 8004f20:	2000041c 	.word	0x2000041c

08004f24 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	4a07      	ldr	r2, [pc, #28]	; (8004f50 <vApplicationGetTimerTaskMemory+0x2c>)
 8004f34:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	4a06      	ldr	r2, [pc, #24]	; (8004f54 <vApplicationGetTimerTaskMemory+0x30>)
 8004f3a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f42:	601a      	str	r2, [r3, #0]
}
 8004f44:	bf00      	nop
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	2000061c 	.word	0x2000061c
 8004f54:	20000678 	.word	0x20000678

08004f58 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f103 0208 	add.w	r2, r3, #8
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f70:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f103 0208 	add.w	r2, r3, #8
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f103 0208 	add.w	r2, r3, #8
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004fa6:	bf00      	nop
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004fb2:	b480      	push	{r7}
 8004fb4:	b085      	sub	sp, #20
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
 8004fba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	689a      	ldr	r2, [r3, #8]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	1c5a      	adds	r2, r3, #1
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	601a      	str	r2, [r3, #0]
}
 8004fee:	bf00      	nop
 8004ff0:	3714      	adds	r7, #20
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b085      	sub	sp, #20
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
 8005002:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005010:	d103      	bne.n	800501a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	60fb      	str	r3, [r7, #12]
 8005018:	e00c      	b.n	8005034 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	3308      	adds	r3, #8
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	e002      	b.n	8005028 <vListInsert+0x2e>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	60fb      	str	r3, [r7, #12]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	429a      	cmp	r2, r3
 8005032:	d2f6      	bcs.n	8005022 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	683a      	ldr	r2, [r7, #0]
 800504e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	1c5a      	adds	r2, r3, #1
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	601a      	str	r2, [r3, #0]
}
 8005060:	bf00      	nop
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	6892      	ldr	r2, [r2, #8]
 8005082:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	6852      	ldr	r2, [r2, #4]
 800508c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	429a      	cmp	r2, r3
 8005096:	d103      	bne.n	80050a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689a      	ldr	r2, [r3, #8]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	1e5a      	subs	r2, r3, #1
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3714      	adds	r7, #20
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10a      	bne.n	80050ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80050e6:	bf00      	nop
 80050e8:	e7fe      	b.n	80050e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80050ea:	f002 f8d3 	bl	8007294 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f6:	68f9      	ldr	r1, [r7, #12]
 80050f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80050fa:	fb01 f303 	mul.w	r3, r1, r3
 80050fe:	441a      	add	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800511a:	3b01      	subs	r3, #1
 800511c:	68f9      	ldr	r1, [r7, #12]
 800511e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005120:	fb01 f303 	mul.w	r3, r1, r3
 8005124:	441a      	add	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	22ff      	movs	r2, #255	; 0xff
 800512e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	22ff      	movs	r2, #255	; 0xff
 8005136:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d114      	bne.n	800516a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d01a      	beq.n	800517e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	3310      	adds	r3, #16
 800514c:	4618      	mov	r0, r3
 800514e:	f001 f989 	bl	8006464 <xTaskRemoveFromEventList>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d012      	beq.n	800517e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005158:	4b0c      	ldr	r3, [pc, #48]	; (800518c <xQueueGenericReset+0xcc>)
 800515a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	f3bf 8f4f 	dsb	sy
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	e009      	b.n	800517e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3310      	adds	r3, #16
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff fef2 	bl	8004f58 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	3324      	adds	r3, #36	; 0x24
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff feed 	bl	8004f58 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800517e:	f002 f8b9 	bl	80072f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005182:	2301      	movs	r3, #1
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	e000ed04 	.word	0xe000ed04

08005190 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005190:	b580      	push	{r7, lr}
 8005192:	b08e      	sub	sp, #56	; 0x38
 8005194:	af02      	add	r7, sp, #8
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10a      	bne.n	80051ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80051a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a8:	f383 8811 	msr	BASEPRI, r3
 80051ac:	f3bf 8f6f 	isb	sy
 80051b0:	f3bf 8f4f 	dsb	sy
 80051b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80051b6:	bf00      	nop
 80051b8:	e7fe      	b.n	80051b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10a      	bne.n	80051d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80051c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c4:	f383 8811 	msr	BASEPRI, r3
 80051c8:	f3bf 8f6f 	isb	sy
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80051d2:	bf00      	nop
 80051d4:	e7fe      	b.n	80051d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d002      	beq.n	80051e2 <xQueueGenericCreateStatic+0x52>
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <xQueueGenericCreateStatic+0x56>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e000      	b.n	80051e8 <xQueueGenericCreateStatic+0x58>
 80051e6:	2300      	movs	r3, #0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10a      	bne.n	8005202 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80051ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f0:	f383 8811 	msr	BASEPRI, r3
 80051f4:	f3bf 8f6f 	isb	sy
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	623b      	str	r3, [r7, #32]
}
 80051fe:	bf00      	nop
 8005200:	e7fe      	b.n	8005200 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d102      	bne.n	800520e <xQueueGenericCreateStatic+0x7e>
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <xQueueGenericCreateStatic+0x82>
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <xQueueGenericCreateStatic+0x84>
 8005212:	2300      	movs	r3, #0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d10a      	bne.n	800522e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	61fb      	str	r3, [r7, #28]
}
 800522a:	bf00      	nop
 800522c:	e7fe      	b.n	800522c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800522e:	2350      	movs	r3, #80	; 0x50
 8005230:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2b50      	cmp	r3, #80	; 0x50
 8005236:	d00a      	beq.n	800524e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523c:	f383 8811 	msr	BASEPRI, r3
 8005240:	f3bf 8f6f 	isb	sy
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	61bb      	str	r3, [r7, #24]
}
 800524a:	bf00      	nop
 800524c:	e7fe      	b.n	800524c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800524e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00d      	beq.n	8005276 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800525a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005262:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	4613      	mov	r3, r2
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	68b9      	ldr	r1, [r7, #8]
 8005270:	68f8      	ldr	r0, [r7, #12]
 8005272:	f000 f83f 	bl	80052f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005278:	4618      	mov	r0, r3
 800527a:	3730      	adds	r7, #48	; 0x30
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005280:	b580      	push	{r7, lr}
 8005282:	b08a      	sub	sp, #40	; 0x28
 8005284:	af02      	add	r7, sp, #8
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	4613      	mov	r3, r2
 800528c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10a      	bne.n	80052aa <xQueueGenericCreate+0x2a>
	__asm volatile
 8005294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	613b      	str	r3, [r7, #16]
}
 80052a6:	bf00      	nop
 80052a8:	e7fe      	b.n	80052a8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	fb02 f303 	mul.w	r3, r2, r3
 80052b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	3350      	adds	r3, #80	; 0x50
 80052b8:	4618      	mov	r0, r3
 80052ba:	f002 f90d 	bl	80074d8 <pvPortMalloc>
 80052be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d011      	beq.n	80052ea <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	3350      	adds	r3, #80	; 0x50
 80052ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80052d8:	79fa      	ldrb	r2, [r7, #7]
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	4613      	mov	r3, r2
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	68b9      	ldr	r1, [r7, #8]
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 f805 	bl	80052f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80052ea:	69bb      	ldr	r3, [r7, #24]
	}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3720      	adds	r7, #32
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
 8005300:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d103      	bne.n	8005310 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	e002      	b.n	8005316 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005322:	2101      	movs	r1, #1
 8005324:	69b8      	ldr	r0, [r7, #24]
 8005326:	f7ff fecb 	bl	80050c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	78fa      	ldrb	r2, [r7, #3]
 800532e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005332:	bf00      	nop
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800533a:	b580      	push	{r7, lr}
 800533c:	b082      	sub	sp, #8
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00e      	beq.n	8005366 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800535a:	2300      	movs	r3, #0
 800535c:	2200      	movs	r2, #0
 800535e:	2100      	movs	r1, #0
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 f837 	bl	80053d4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005366:	bf00      	nop
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800536e:	b580      	push	{r7, lr}
 8005370:	b086      	sub	sp, #24
 8005372:	af00      	add	r7, sp, #0
 8005374:	4603      	mov	r3, r0
 8005376:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005378:	2301      	movs	r3, #1
 800537a:	617b      	str	r3, [r7, #20]
 800537c:	2300      	movs	r3, #0
 800537e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005380:	79fb      	ldrb	r3, [r7, #7]
 8005382:	461a      	mov	r2, r3
 8005384:	6939      	ldr	r1, [r7, #16]
 8005386:	6978      	ldr	r0, [r7, #20]
 8005388:	f7ff ff7a 	bl	8005280 <xQueueGenericCreate>
 800538c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f7ff ffd3 	bl	800533a <prvInitialiseMutex>

		return xNewQueue;
 8005394:	68fb      	ldr	r3, [r7, #12]
	}
 8005396:	4618      	mov	r0, r3
 8005398:	3718      	adds	r7, #24
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}

0800539e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800539e:	b580      	push	{r7, lr}
 80053a0:	b088      	sub	sp, #32
 80053a2:	af02      	add	r7, sp, #8
 80053a4:	4603      	mov	r3, r0
 80053a6:	6039      	str	r1, [r7, #0]
 80053a8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80053aa:	2301      	movs	r3, #1
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	2300      	movs	r3, #0
 80053b0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80053b2:	79fb      	ldrb	r3, [r7, #7]
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2200      	movs	r2, #0
 80053ba:	6939      	ldr	r1, [r7, #16]
 80053bc:	6978      	ldr	r0, [r7, #20]
 80053be:	f7ff fee7 	bl	8005190 <xQueueGenericCreateStatic>
 80053c2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f7ff ffb8 	bl	800533a <prvInitialiseMutex>

		return xNewQueue;
 80053ca:	68fb      	ldr	r3, [r7, #12]
	}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3718      	adds	r7, #24
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08e      	sub	sp, #56	; 0x38
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
 80053e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80053e2:	2300      	movs	r3, #0
 80053e4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80053ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d10a      	bne.n	8005406 <xQueueGenericSend+0x32>
	__asm volatile
 80053f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f4:	f383 8811 	msr	BASEPRI, r3
 80053f8:	f3bf 8f6f 	isb	sy
 80053fc:	f3bf 8f4f 	dsb	sy
 8005400:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005402:	bf00      	nop
 8005404:	e7fe      	b.n	8005404 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d103      	bne.n	8005414 <xQueueGenericSend+0x40>
 800540c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800540e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d101      	bne.n	8005418 <xQueueGenericSend+0x44>
 8005414:	2301      	movs	r3, #1
 8005416:	e000      	b.n	800541a <xQueueGenericSend+0x46>
 8005418:	2300      	movs	r3, #0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10a      	bne.n	8005434 <xQueueGenericSend+0x60>
	__asm volatile
 800541e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005422:	f383 8811 	msr	BASEPRI, r3
 8005426:	f3bf 8f6f 	isb	sy
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005430:	bf00      	nop
 8005432:	e7fe      	b.n	8005432 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	2b02      	cmp	r3, #2
 8005438:	d103      	bne.n	8005442 <xQueueGenericSend+0x6e>
 800543a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800543e:	2b01      	cmp	r3, #1
 8005440:	d101      	bne.n	8005446 <xQueueGenericSend+0x72>
 8005442:	2301      	movs	r3, #1
 8005444:	e000      	b.n	8005448 <xQueueGenericSend+0x74>
 8005446:	2300      	movs	r3, #0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d10a      	bne.n	8005462 <xQueueGenericSend+0x8e>
	__asm volatile
 800544c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005450:	f383 8811 	msr	BASEPRI, r3
 8005454:	f3bf 8f6f 	isb	sy
 8005458:	f3bf 8f4f 	dsb	sy
 800545c:	623b      	str	r3, [r7, #32]
}
 800545e:	bf00      	nop
 8005460:	e7fe      	b.n	8005460 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005462:	f001 f9bd 	bl	80067e0 <xTaskGetSchedulerState>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d102      	bne.n	8005472 <xQueueGenericSend+0x9e>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <xQueueGenericSend+0xa2>
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <xQueueGenericSend+0xa4>
 8005476:	2300      	movs	r3, #0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d10a      	bne.n	8005492 <xQueueGenericSend+0xbe>
	__asm volatile
 800547c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	61fb      	str	r3, [r7, #28]
}
 800548e:	bf00      	nop
 8005490:	e7fe      	b.n	8005490 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005492:	f001 feff 	bl	8007294 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800549a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800549e:	429a      	cmp	r2, r3
 80054a0:	d302      	bcc.n	80054a8 <xQueueGenericSend+0xd4>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d129      	bne.n	80054fc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054a8:	683a      	ldr	r2, [r7, #0]
 80054aa:	68b9      	ldr	r1, [r7, #8]
 80054ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054ae:	f000 fa0b 	bl	80058c8 <prvCopyDataToQueue>
 80054b2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d010      	beq.n	80054de <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054be:	3324      	adds	r3, #36	; 0x24
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 ffcf 	bl	8006464 <xTaskRemoveFromEventList>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d013      	beq.n	80054f4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80054cc:	4b3f      	ldr	r3, [pc, #252]	; (80055cc <xQueueGenericSend+0x1f8>)
 80054ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054d2:	601a      	str	r2, [r3, #0]
 80054d4:	f3bf 8f4f 	dsb	sy
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	e00a      	b.n	80054f4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80054de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d007      	beq.n	80054f4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80054e4:	4b39      	ldr	r3, [pc, #228]	; (80055cc <xQueueGenericSend+0x1f8>)
 80054e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054ea:	601a      	str	r2, [r3, #0]
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80054f4:	f001 fefe 	bl	80072f4 <vPortExitCritical>
				return pdPASS;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e063      	b.n	80055c4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d103      	bne.n	800550a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005502:	f001 fef7 	bl	80072f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005506:	2300      	movs	r3, #0
 8005508:	e05c      	b.n	80055c4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800550a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800550c:	2b00      	cmp	r3, #0
 800550e:	d106      	bne.n	800551e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005510:	f107 0314 	add.w	r3, r7, #20
 8005514:	4618      	mov	r0, r3
 8005516:	f001 f809 	bl	800652c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800551a:	2301      	movs	r3, #1
 800551c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800551e:	f001 fee9 	bl	80072f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005522:	f000 fd7b 	bl	800601c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005526:	f001 feb5 	bl	8007294 <vPortEnterCritical>
 800552a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005530:	b25b      	sxtb	r3, r3
 8005532:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005536:	d103      	bne.n	8005540 <xQueueGenericSend+0x16c>
 8005538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005542:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005546:	b25b      	sxtb	r3, r3
 8005548:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800554c:	d103      	bne.n	8005556 <xQueueGenericSend+0x182>
 800554e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005556:	f001 fecd 	bl	80072f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800555a:	1d3a      	adds	r2, r7, #4
 800555c:	f107 0314 	add.w	r3, r7, #20
 8005560:	4611      	mov	r1, r2
 8005562:	4618      	mov	r0, r3
 8005564:	f000 fff8 	bl	8006558 <xTaskCheckForTimeOut>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d124      	bne.n	80055b8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800556e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005570:	f000 faa2 	bl	8005ab8 <prvIsQueueFull>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d018      	beq.n	80055ac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800557a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800557c:	3310      	adds	r3, #16
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	4611      	mov	r1, r2
 8005582:	4618      	mov	r0, r3
 8005584:	f000 ff1e 	bl	80063c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800558a:	f000 fa2d 	bl	80059e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800558e:	f000 fd53 	bl	8006038 <xTaskResumeAll>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	f47f af7c 	bne.w	8005492 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800559a:	4b0c      	ldr	r3, [pc, #48]	; (80055cc <xQueueGenericSend+0x1f8>)
 800559c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055a0:	601a      	str	r2, [r3, #0]
 80055a2:	f3bf 8f4f 	dsb	sy
 80055a6:	f3bf 8f6f 	isb	sy
 80055aa:	e772      	b.n	8005492 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80055ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055ae:	f000 fa1b 	bl	80059e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055b2:	f000 fd41 	bl	8006038 <xTaskResumeAll>
 80055b6:	e76c      	b.n	8005492 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80055b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80055ba:	f000 fa15 	bl	80059e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055be:	f000 fd3b 	bl	8006038 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80055c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3738      	adds	r7, #56	; 0x38
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	e000ed04 	.word	0xe000ed04

080055d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b090      	sub	sp, #64	; 0x40
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
 80055dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80055e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10a      	bne.n	80055fe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80055e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ec:	f383 8811 	msr	BASEPRI, r3
 80055f0:	f3bf 8f6f 	isb	sy
 80055f4:	f3bf 8f4f 	dsb	sy
 80055f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80055fa:	bf00      	nop
 80055fc:	e7fe      	b.n	80055fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d103      	bne.n	800560c <xQueueGenericSendFromISR+0x3c>
 8005604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d101      	bne.n	8005610 <xQueueGenericSendFromISR+0x40>
 800560c:	2301      	movs	r3, #1
 800560e:	e000      	b.n	8005612 <xQueueGenericSendFromISR+0x42>
 8005610:	2300      	movs	r3, #0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10a      	bne.n	800562c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005628:	bf00      	nop
 800562a:	e7fe      	b.n	800562a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	2b02      	cmp	r3, #2
 8005630:	d103      	bne.n	800563a <xQueueGenericSendFromISR+0x6a>
 8005632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <xQueueGenericSendFromISR+0x6e>
 800563a:	2301      	movs	r3, #1
 800563c:	e000      	b.n	8005640 <xQueueGenericSendFromISR+0x70>
 800563e:	2300      	movs	r3, #0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10a      	bne.n	800565a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005648:	f383 8811 	msr	BASEPRI, r3
 800564c:	f3bf 8f6f 	isb	sy
 8005650:	f3bf 8f4f 	dsb	sy
 8005654:	623b      	str	r3, [r7, #32]
}
 8005656:	bf00      	nop
 8005658:	e7fe      	b.n	8005658 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800565a:	f001 fefd 	bl	8007458 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800565e:	f3ef 8211 	mrs	r2, BASEPRI
 8005662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005666:	f383 8811 	msr	BASEPRI, r3
 800566a:	f3bf 8f6f 	isb	sy
 800566e:	f3bf 8f4f 	dsb	sy
 8005672:	61fa      	str	r2, [r7, #28]
 8005674:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005676:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005678:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800567a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800567c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800567e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005682:	429a      	cmp	r2, r3
 8005684:	d302      	bcc.n	800568c <xQueueGenericSendFromISR+0xbc>
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	2b02      	cmp	r3, #2
 800568a:	d12f      	bne.n	80056ec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800568c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800568e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	68b9      	ldr	r1, [r7, #8]
 80056a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80056a2:	f000 f911 	bl	80058c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80056a6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056ae:	d112      	bne.n	80056d6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d016      	beq.n	80056e6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ba:	3324      	adds	r3, #36	; 0x24
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fed1 	bl	8006464 <xTaskRemoveFromEventList>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00e      	beq.n	80056e6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00b      	beq.n	80056e6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	601a      	str	r2, [r3, #0]
 80056d4:	e007      	b.n	80056e6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80056d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80056da:	3301      	adds	r3, #1
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	b25a      	sxtb	r2, r3
 80056e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80056e6:	2301      	movs	r3, #1
 80056e8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80056ea:	e001      	b.n	80056f0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80056ec:	2300      	movs	r3, #0
 80056ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056f2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80056fa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80056fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3740      	adds	r7, #64	; 0x40
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
	...

08005708 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b08c      	sub	sp, #48	; 0x30
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005714:	2300      	movs	r3, #0
 8005716:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800571c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10a      	bne.n	8005738 <xQueueReceive+0x30>
	__asm volatile
 8005722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005726:	f383 8811 	msr	BASEPRI, r3
 800572a:	f3bf 8f6f 	isb	sy
 800572e:	f3bf 8f4f 	dsb	sy
 8005732:	623b      	str	r3, [r7, #32]
}
 8005734:	bf00      	nop
 8005736:	e7fe      	b.n	8005736 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d103      	bne.n	8005746 <xQueueReceive+0x3e>
 800573e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <xQueueReceive+0x42>
 8005746:	2301      	movs	r3, #1
 8005748:	e000      	b.n	800574c <xQueueReceive+0x44>
 800574a:	2300      	movs	r3, #0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10a      	bne.n	8005766 <xQueueReceive+0x5e>
	__asm volatile
 8005750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005754:	f383 8811 	msr	BASEPRI, r3
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	61fb      	str	r3, [r7, #28]
}
 8005762:	bf00      	nop
 8005764:	e7fe      	b.n	8005764 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005766:	f001 f83b 	bl	80067e0 <xTaskGetSchedulerState>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d102      	bne.n	8005776 <xQueueReceive+0x6e>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <xQueueReceive+0x72>
 8005776:	2301      	movs	r3, #1
 8005778:	e000      	b.n	800577c <xQueueReceive+0x74>
 800577a:	2300      	movs	r3, #0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d10a      	bne.n	8005796 <xQueueReceive+0x8e>
	__asm volatile
 8005780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005784:	f383 8811 	msr	BASEPRI, r3
 8005788:	f3bf 8f6f 	isb	sy
 800578c:	f3bf 8f4f 	dsb	sy
 8005790:	61bb      	str	r3, [r7, #24]
}
 8005792:	bf00      	nop
 8005794:	e7fe      	b.n	8005794 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005796:	f001 fd7d 	bl	8007294 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800579a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800579e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d01f      	beq.n	80057e6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057aa:	f000 f8f7 	bl	800599c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80057ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b0:	1e5a      	subs	r2, r3, #1
 80057b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00f      	beq.n	80057de <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c0:	3310      	adds	r3, #16
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fe4e 	bl	8006464 <xTaskRemoveFromEventList>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d007      	beq.n	80057de <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80057ce:	4b3d      	ldr	r3, [pc, #244]	; (80058c4 <xQueueReceive+0x1bc>)
 80057d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057d4:	601a      	str	r2, [r3, #0]
 80057d6:	f3bf 8f4f 	dsb	sy
 80057da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80057de:	f001 fd89 	bl	80072f4 <vPortExitCritical>
				return pdPASS;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e069      	b.n	80058ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d103      	bne.n	80057f4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80057ec:	f001 fd82 	bl	80072f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80057f0:	2300      	movs	r3, #0
 80057f2:	e062      	b.n	80058ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80057f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d106      	bne.n	8005808 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80057fa:	f107 0310 	add.w	r3, r7, #16
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 fe94 	bl	800652c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005804:	2301      	movs	r3, #1
 8005806:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005808:	f001 fd74 	bl	80072f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800580c:	f000 fc06 	bl	800601c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005810:	f001 fd40 	bl	8007294 <vPortEnterCritical>
 8005814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005816:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800581a:	b25b      	sxtb	r3, r3
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005820:	d103      	bne.n	800582a <xQueueReceive+0x122>
 8005822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005824:	2200      	movs	r2, #0
 8005826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800582a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800582c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005830:	b25b      	sxtb	r3, r3
 8005832:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005836:	d103      	bne.n	8005840 <xQueueReceive+0x138>
 8005838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005840:	f001 fd58 	bl	80072f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005844:	1d3a      	adds	r2, r7, #4
 8005846:	f107 0310 	add.w	r3, r7, #16
 800584a:	4611      	mov	r1, r2
 800584c:	4618      	mov	r0, r3
 800584e:	f000 fe83 	bl	8006558 <xTaskCheckForTimeOut>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d123      	bne.n	80058a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005858:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800585a:	f000 f917 	bl	8005a8c <prvIsQueueEmpty>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d017      	beq.n	8005894 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005866:	3324      	adds	r3, #36	; 0x24
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	4611      	mov	r1, r2
 800586c:	4618      	mov	r0, r3
 800586e:	f000 fda9 	bl	80063c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005872:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005874:	f000 f8b8 	bl	80059e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005878:	f000 fbde 	bl	8006038 <xTaskResumeAll>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d189      	bne.n	8005796 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005882:	4b10      	ldr	r3, [pc, #64]	; (80058c4 <xQueueReceive+0x1bc>)
 8005884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005888:	601a      	str	r2, [r3, #0]
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	f3bf 8f6f 	isb	sy
 8005892:	e780      	b.n	8005796 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005894:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005896:	f000 f8a7 	bl	80059e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800589a:	f000 fbcd 	bl	8006038 <xTaskResumeAll>
 800589e:	e77a      	b.n	8005796 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80058a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058a2:	f000 f8a1 	bl	80059e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058a6:	f000 fbc7 	bl	8006038 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058ac:	f000 f8ee 	bl	8005a8c <prvIsQueueEmpty>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f43f af6f 	beq.w	8005796 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80058b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3730      	adds	r7, #48	; 0x30
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	e000ed04 	.word	0xe000ed04

080058c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80058d4:	2300      	movs	r3, #0
 80058d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10d      	bne.n	8005902 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d14d      	bne.n	800598a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 ff92 	bl	800681c <xTaskPriorityDisinherit>
 80058f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	609a      	str	r2, [r3, #8]
 8005900:	e043      	b.n	800598a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d119      	bne.n	800593c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6858      	ldr	r0, [r3, #4]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005910:	461a      	mov	r2, r3
 8005912:	68b9      	ldr	r1, [r7, #8]
 8005914:	f001 fff4 	bl	8007900 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005920:	441a      	add	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	429a      	cmp	r2, r3
 8005930:	d32b      	bcc.n	800598a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	605a      	str	r2, [r3, #4]
 800593a:	e026      	b.n	800598a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	68d8      	ldr	r0, [r3, #12]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005944:	461a      	mov	r2, r3
 8005946:	68b9      	ldr	r1, [r7, #8]
 8005948:	f001 ffda 	bl	8007900 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005954:	425b      	negs	r3, r3
 8005956:	441a      	add	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	429a      	cmp	r2, r3
 8005966:	d207      	bcs.n	8005978 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	689a      	ldr	r2, [r3, #8]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	425b      	negs	r3, r3
 8005972:	441a      	add	r2, r3
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b02      	cmp	r3, #2
 800597c:	d105      	bne.n	800598a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d002      	beq.n	800598a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	3b01      	subs	r3, #1
 8005988:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005992:	697b      	ldr	r3, [r7, #20]
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d018      	beq.n	80059e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68da      	ldr	r2, [r3, #12]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b6:	441a      	add	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68da      	ldr	r2, [r3, #12]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d303      	bcc.n	80059d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	68d9      	ldr	r1, [r3, #12]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d8:	461a      	mov	r2, r3
 80059da:	6838      	ldr	r0, [r7, #0]
 80059dc:	f001 ff90 	bl	8007900 <memcpy>
	}
}
 80059e0:	bf00      	nop
 80059e2:	3708      	adds	r7, #8
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80059f0:	f001 fc50 	bl	8007294 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059fc:	e011      	b.n	8005a22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d012      	beq.n	8005a2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	3324      	adds	r3, #36	; 0x24
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f000 fd2a 	bl	8006464 <xTaskRemoveFromEventList>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005a16:	f000 fe01 	bl	800661c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005a1a:	7bfb      	ldrb	r3, [r7, #15]
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	dce9      	bgt.n	80059fe <prvUnlockQueue+0x16>
 8005a2a:	e000      	b.n	8005a2e <prvUnlockQueue+0x46>
					break;
 8005a2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	22ff      	movs	r2, #255	; 0xff
 8005a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005a36:	f001 fc5d 	bl	80072f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005a3a:	f001 fc2b 	bl	8007294 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a46:	e011      	b.n	8005a6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d012      	beq.n	8005a76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	3310      	adds	r3, #16
 8005a54:	4618      	mov	r0, r3
 8005a56:	f000 fd05 	bl	8006464 <xTaskRemoveFromEventList>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d001      	beq.n	8005a64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a60:	f000 fddc 	bl	800661c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a64:	7bbb      	ldrb	r3, [r7, #14]
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	dce9      	bgt.n	8005a48 <prvUnlockQueue+0x60>
 8005a74:	e000      	b.n	8005a78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	22ff      	movs	r2, #255	; 0xff
 8005a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005a80:	f001 fc38 	bl	80072f4 <vPortExitCritical>
}
 8005a84:	bf00      	nop
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a94:	f001 fbfe 	bl	8007294 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d102      	bne.n	8005aa6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	e001      	b.n	8005aaa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005aaa:	f001 fc23 	bl	80072f4 <vPortExitCritical>

	return xReturn;
 8005aae:	68fb      	ldr	r3, [r7, #12]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ac0:	f001 fbe8 	bl	8007294 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d102      	bne.n	8005ad6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	e001      	b.n	8005ada <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ada:	f001 fc0b 	bl	80072f4 <vPortExitCritical>

	return xReturn;
 8005ade:	68fb      	ldr	r3, [r7, #12]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ae8:	b480      	push	{r7}
 8005aea:	b085      	sub	sp, #20
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005af2:	2300      	movs	r3, #0
 8005af4:	60fb      	str	r3, [r7, #12]
 8005af6:	e014      	b.n	8005b22 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005af8:	4a0f      	ldr	r2, [pc, #60]	; (8005b38 <vQueueAddToRegistry+0x50>)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10b      	bne.n	8005b1c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005b04:	490c      	ldr	r1, [pc, #48]	; (8005b38 <vQueueAddToRegistry+0x50>)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	683a      	ldr	r2, [r7, #0]
 8005b0a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005b0e:	4a0a      	ldr	r2, [pc, #40]	; (8005b38 <vQueueAddToRegistry+0x50>)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	4413      	add	r3, r2
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005b1a:	e006      	b.n	8005b2a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	3301      	adds	r3, #1
 8005b20:	60fb      	str	r3, [r7, #12]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2b07      	cmp	r3, #7
 8005b26:	d9e7      	bls.n	8005af8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	3714      	adds	r7, #20
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	20000a78 	.word	0x20000a78

08005b3c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b086      	sub	sp, #24
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005b4c:	f001 fba2 	bl	8007294 <vPortEnterCritical>
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b56:	b25b      	sxtb	r3, r3
 8005b58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b5c:	d103      	bne.n	8005b66 <vQueueWaitForMessageRestricted+0x2a>
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b6c:	b25b      	sxtb	r3, r3
 8005b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b72:	d103      	bne.n	8005b7c <vQueueWaitForMessageRestricted+0x40>
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b7c:	f001 fbba 	bl	80072f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d106      	bne.n	8005b96 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	3324      	adds	r3, #36	; 0x24
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f000 fc3b 	bl	800640c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b96:	6978      	ldr	r0, [r7, #20]
 8005b98:	f7ff ff26 	bl	80059e8 <prvUnlockQueue>
	}
 8005b9c:	bf00      	nop
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08e      	sub	sp, #56	; 0x38
 8005ba8:	af04      	add	r7, sp, #16
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
 8005bb0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10a      	bne.n	8005bce <xTaskCreateStatic+0x2a>
	__asm volatile
 8005bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	623b      	str	r3, [r7, #32]
}
 8005bca:	bf00      	nop
 8005bcc:	e7fe      	b.n	8005bcc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d10a      	bne.n	8005bea <xTaskCreateStatic+0x46>
	__asm volatile
 8005bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd8:	f383 8811 	msr	BASEPRI, r3
 8005bdc:	f3bf 8f6f 	isb	sy
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	61fb      	str	r3, [r7, #28]
}
 8005be6:	bf00      	nop
 8005be8:	e7fe      	b.n	8005be8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005bea:	235c      	movs	r3, #92	; 0x5c
 8005bec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	2b5c      	cmp	r3, #92	; 0x5c
 8005bf2:	d00a      	beq.n	8005c0a <xTaskCreateStatic+0x66>
	__asm volatile
 8005bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf8:	f383 8811 	msr	BASEPRI, r3
 8005bfc:	f3bf 8f6f 	isb	sy
 8005c00:	f3bf 8f4f 	dsb	sy
 8005c04:	61bb      	str	r3, [r7, #24]
}
 8005c06:	bf00      	nop
 8005c08:	e7fe      	b.n	8005c08 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005c0a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d01e      	beq.n	8005c50 <xTaskCreateStatic+0xac>
 8005c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d01b      	beq.n	8005c50 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c20:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c24:	2202      	movs	r2, #2
 8005c26:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	9303      	str	r3, [sp, #12]
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	9302      	str	r3, [sp, #8]
 8005c32:	f107 0314 	add.w	r3, r7, #20
 8005c36:	9301      	str	r3, [sp, #4]
 8005c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	68b9      	ldr	r1, [r7, #8]
 8005c42:	68f8      	ldr	r0, [r7, #12]
 8005c44:	f000 f850 	bl	8005ce8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c4a:	f000 f8dd 	bl	8005e08 <prvAddNewTaskToReadyList>
 8005c4e:	e001      	b.n	8005c54 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005c50:	2300      	movs	r3, #0
 8005c52:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c54:	697b      	ldr	r3, [r7, #20]
	}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3728      	adds	r7, #40	; 0x28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b08c      	sub	sp, #48	; 0x30
 8005c62:	af04      	add	r7, sp, #16
 8005c64:	60f8      	str	r0, [r7, #12]
 8005c66:	60b9      	str	r1, [r7, #8]
 8005c68:	603b      	str	r3, [r7, #0]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c6e:	88fb      	ldrh	r3, [r7, #6]
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4618      	mov	r0, r3
 8005c74:	f001 fc30 	bl	80074d8 <pvPortMalloc>
 8005c78:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00e      	beq.n	8005c9e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c80:	205c      	movs	r0, #92	; 0x5c
 8005c82:	f001 fc29 	bl	80074d8 <pvPortMalloc>
 8005c86:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	631a      	str	r2, [r3, #48]	; 0x30
 8005c94:	e005      	b.n	8005ca2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c96:	6978      	ldr	r0, [r7, #20]
 8005c98:	f001 fcea 	bl	8007670 <vPortFree>
 8005c9c:	e001      	b.n	8005ca2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d017      	beq.n	8005cd8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005cb0:	88fa      	ldrh	r2, [r7, #6]
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	9303      	str	r3, [sp, #12]
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	9302      	str	r3, [sp, #8]
 8005cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68b9      	ldr	r1, [r7, #8]
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 f80e 	bl	8005ce8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ccc:	69f8      	ldr	r0, [r7, #28]
 8005cce:	f000 f89b 	bl	8005e08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	61bb      	str	r3, [r7, #24]
 8005cd6:	e002      	b.n	8005cde <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005cd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cdc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005cde:	69bb      	ldr	r3, [r7, #24]
	}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3720      	adds	r7, #32
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b088      	sub	sp, #32
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	461a      	mov	r2, r3
 8005d00:	21a5      	movs	r1, #165	; 0xa5
 8005d02:	f001 fe0b 	bl	800791c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005d10:	3b01      	subs	r3, #1
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f023 0307 	bic.w	r3, r3, #7
 8005d1e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	f3bf 8f6f 	isb	sy
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	617b      	str	r3, [r7, #20]
}
 8005d3c:	bf00      	nop
 8005d3e:	e7fe      	b.n	8005d3e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d01f      	beq.n	8005d86 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
 8005d4a:	e012      	b.n	8005d72 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	4413      	add	r3, r2
 8005d52:	7819      	ldrb	r1, [r3, #0]
 8005d54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	4413      	add	r3, r2
 8005d5a:	3334      	adds	r3, #52	; 0x34
 8005d5c:	460a      	mov	r2, r1
 8005d5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	4413      	add	r3, r2
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d006      	beq.n	8005d7a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	61fb      	str	r3, [r7, #28]
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	2b0f      	cmp	r3, #15
 8005d76:	d9e9      	bls.n	8005d4c <prvInitialiseNewTask+0x64>
 8005d78:	e000      	b.n	8005d7c <prvInitialiseNewTask+0x94>
			{
				break;
 8005d7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d84:	e003      	b.n	8005d8e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d90:	2b37      	cmp	r3, #55	; 0x37
 8005d92:	d901      	bls.n	8005d98 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d94:	2337      	movs	r3, #55	; 0x37
 8005d96:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d9c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005da2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da6:	2200      	movs	r2, #0
 8005da8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dac:	3304      	adds	r3, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7ff f8f2 	bl	8004f98 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db6:	3318      	adds	r3, #24
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7ff f8ed 	bl	8004f98 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dcc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dd2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	68f9      	ldr	r1, [r7, #12]
 8005de6:	69b8      	ldr	r0, [r7, #24]
 8005de8:	f001 f928 	bl	800703c <pxPortInitialiseStack>
 8005dec:	4602      	mov	r2, r0
 8005dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d002      	beq.n	8005dfe <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dfe:	bf00      	nop
 8005e00:	3720      	adds	r7, #32
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e10:	f001 fa40 	bl	8007294 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e14:	4b2d      	ldr	r3, [pc, #180]	; (8005ecc <prvAddNewTaskToReadyList+0xc4>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	4a2c      	ldr	r2, [pc, #176]	; (8005ecc <prvAddNewTaskToReadyList+0xc4>)
 8005e1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e1e:	4b2c      	ldr	r3, [pc, #176]	; (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d109      	bne.n	8005e3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e26:	4a2a      	ldr	r2, [pc, #168]	; (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e2c:	4b27      	ldr	r3, [pc, #156]	; (8005ecc <prvAddNewTaskToReadyList+0xc4>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d110      	bne.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e34:	f000 fc16 	bl	8006664 <prvInitialiseTaskLists>
 8005e38:	e00d      	b.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e3a:	4b26      	ldr	r3, [pc, #152]	; (8005ed4 <prvAddNewTaskToReadyList+0xcc>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d109      	bne.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e42:	4b23      	ldr	r3, [pc, #140]	; (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d802      	bhi.n	8005e56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e50:	4a1f      	ldr	r2, [pc, #124]	; (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e56:	4b20      	ldr	r3, [pc, #128]	; (8005ed8 <prvAddNewTaskToReadyList+0xd0>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	4a1e      	ldr	r2, [pc, #120]	; (8005ed8 <prvAddNewTaskToReadyList+0xd0>)
 8005e5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005e60:	4b1d      	ldr	r3, [pc, #116]	; (8005ed8 <prvAddNewTaskToReadyList+0xd0>)
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e6c:	4b1b      	ldr	r3, [pc, #108]	; (8005edc <prvAddNewTaskToReadyList+0xd4>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d903      	bls.n	8005e7c <prvAddNewTaskToReadyList+0x74>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e78:	4a18      	ldr	r2, [pc, #96]	; (8005edc <prvAddNewTaskToReadyList+0xd4>)
 8005e7a:	6013      	str	r3, [r2, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e80:	4613      	mov	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4413      	add	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4a15      	ldr	r2, [pc, #84]	; (8005ee0 <prvAddNewTaskToReadyList+0xd8>)
 8005e8a:	441a      	add	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	3304      	adds	r3, #4
 8005e90:	4619      	mov	r1, r3
 8005e92:	4610      	mov	r0, r2
 8005e94:	f7ff f88d 	bl	8004fb2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e98:	f001 fa2c 	bl	80072f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e9c:	4b0d      	ldr	r3, [pc, #52]	; (8005ed4 <prvAddNewTaskToReadyList+0xcc>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00e      	beq.n	8005ec2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ea4:	4b0a      	ldr	r3, [pc, #40]	; (8005ed0 <prvAddNewTaskToReadyList+0xc8>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d207      	bcs.n	8005ec2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005eb2:	4b0c      	ldr	r3, [pc, #48]	; (8005ee4 <prvAddNewTaskToReadyList+0xdc>)
 8005eb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	20000f8c 	.word	0x20000f8c
 8005ed0:	20000ab8 	.word	0x20000ab8
 8005ed4:	20000f98 	.word	0x20000f98
 8005ed8:	20000fa8 	.word	0x20000fa8
 8005edc:	20000f94 	.word	0x20000f94
 8005ee0:	20000abc 	.word	0x20000abc
 8005ee4:	e000ed04 	.word	0xe000ed04

08005ee8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d017      	beq.n	8005f2a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005efa:	4b13      	ldr	r3, [pc, #76]	; (8005f48 <vTaskDelay+0x60>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00a      	beq.n	8005f18 <vTaskDelay+0x30>
	__asm volatile
 8005f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f06:	f383 8811 	msr	BASEPRI, r3
 8005f0a:	f3bf 8f6f 	isb	sy
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	60bb      	str	r3, [r7, #8]
}
 8005f14:	bf00      	nop
 8005f16:	e7fe      	b.n	8005f16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005f18:	f000 f880 	bl	800601c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 fcea 	bl	80068f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f24:	f000 f888 	bl	8006038 <xTaskResumeAll>
 8005f28:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d107      	bne.n	8005f40 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005f30:	4b06      	ldr	r3, [pc, #24]	; (8005f4c <vTaskDelay+0x64>)
 8005f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f36:	601a      	str	r2, [r3, #0]
 8005f38:	f3bf 8f4f 	dsb	sy
 8005f3c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f40:	bf00      	nop
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	20000fb4 	.word	0x20000fb4
 8005f4c:	e000ed04 	.word	0xe000ed04

08005f50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08a      	sub	sp, #40	; 0x28
 8005f54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f56:	2300      	movs	r3, #0
 8005f58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f5e:	463a      	mov	r2, r7
 8005f60:	1d39      	adds	r1, r7, #4
 8005f62:	f107 0308 	add.w	r3, r7, #8
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7fe ffc2 	bl	8004ef0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f6c:	6839      	ldr	r1, [r7, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	9202      	str	r2, [sp, #8]
 8005f74:	9301      	str	r3, [sp, #4]
 8005f76:	2300      	movs	r3, #0
 8005f78:	9300      	str	r3, [sp, #0]
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	460a      	mov	r2, r1
 8005f7e:	4921      	ldr	r1, [pc, #132]	; (8006004 <vTaskStartScheduler+0xb4>)
 8005f80:	4821      	ldr	r0, [pc, #132]	; (8006008 <vTaskStartScheduler+0xb8>)
 8005f82:	f7ff fe0f 	bl	8005ba4 <xTaskCreateStatic>
 8005f86:	4603      	mov	r3, r0
 8005f88:	4a20      	ldr	r2, [pc, #128]	; (800600c <vTaskStartScheduler+0xbc>)
 8005f8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f8c:	4b1f      	ldr	r3, [pc, #124]	; (800600c <vTaskStartScheduler+0xbc>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d002      	beq.n	8005f9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f94:	2301      	movs	r3, #1
 8005f96:	617b      	str	r3, [r7, #20]
 8005f98:	e001      	b.n	8005f9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d102      	bne.n	8005faa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005fa4:	f000 fcfc 	bl	80069a0 <xTimerCreateTimerTask>
 8005fa8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d116      	bne.n	8005fde <vTaskStartScheduler+0x8e>
	__asm volatile
 8005fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb4:	f383 8811 	msr	BASEPRI, r3
 8005fb8:	f3bf 8f6f 	isb	sy
 8005fbc:	f3bf 8f4f 	dsb	sy
 8005fc0:	613b      	str	r3, [r7, #16]
}
 8005fc2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005fc4:	4b12      	ldr	r3, [pc, #72]	; (8006010 <vTaskStartScheduler+0xc0>)
 8005fc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005fca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005fcc:	4b11      	ldr	r3, [pc, #68]	; (8006014 <vTaskStartScheduler+0xc4>)
 8005fce:	2201      	movs	r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005fd2:	4b11      	ldr	r3, [pc, #68]	; (8006018 <vTaskStartScheduler+0xc8>)
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005fd8:	f001 f8ba 	bl	8007150 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005fdc:	e00e      	b.n	8005ffc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fe4:	d10a      	bne.n	8005ffc <vTaskStartScheduler+0xac>
	__asm volatile
 8005fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fea:	f383 8811 	msr	BASEPRI, r3
 8005fee:	f3bf 8f6f 	isb	sy
 8005ff2:	f3bf 8f4f 	dsb	sy
 8005ff6:	60fb      	str	r3, [r7, #12]
}
 8005ff8:	bf00      	nop
 8005ffa:	e7fe      	b.n	8005ffa <vTaskStartScheduler+0xaa>
}
 8005ffc:	bf00      	nop
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	0800a4bc 	.word	0x0800a4bc
 8006008:	08006635 	.word	0x08006635
 800600c:	20000fb0 	.word	0x20000fb0
 8006010:	20000fac 	.word	0x20000fac
 8006014:	20000f98 	.word	0x20000f98
 8006018:	20000f90 	.word	0x20000f90

0800601c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006020:	4b04      	ldr	r3, [pc, #16]	; (8006034 <vTaskSuspendAll+0x18>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	3301      	adds	r3, #1
 8006026:	4a03      	ldr	r2, [pc, #12]	; (8006034 <vTaskSuspendAll+0x18>)
 8006028:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800602a:	bf00      	nop
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	20000fb4 	.word	0x20000fb4

08006038 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800603e:	2300      	movs	r3, #0
 8006040:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006042:	2300      	movs	r3, #0
 8006044:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006046:	4b42      	ldr	r3, [pc, #264]	; (8006150 <xTaskResumeAll+0x118>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10a      	bne.n	8006064 <xTaskResumeAll+0x2c>
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	603b      	str	r3, [r7, #0]
}
 8006060:	bf00      	nop
 8006062:	e7fe      	b.n	8006062 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006064:	f001 f916 	bl	8007294 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006068:	4b39      	ldr	r3, [pc, #228]	; (8006150 <xTaskResumeAll+0x118>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	3b01      	subs	r3, #1
 800606e:	4a38      	ldr	r2, [pc, #224]	; (8006150 <xTaskResumeAll+0x118>)
 8006070:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006072:	4b37      	ldr	r3, [pc, #220]	; (8006150 <xTaskResumeAll+0x118>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d162      	bne.n	8006140 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800607a:	4b36      	ldr	r3, [pc, #216]	; (8006154 <xTaskResumeAll+0x11c>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d05e      	beq.n	8006140 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006082:	e02f      	b.n	80060e4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006084:	4b34      	ldr	r3, [pc, #208]	; (8006158 <xTaskResumeAll+0x120>)
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	3318      	adds	r3, #24
 8006090:	4618      	mov	r0, r3
 8006092:	f7fe ffeb 	bl	800506c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3304      	adds	r3, #4
 800609a:	4618      	mov	r0, r3
 800609c:	f7fe ffe6 	bl	800506c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060a4:	4b2d      	ldr	r3, [pc, #180]	; (800615c <xTaskResumeAll+0x124>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d903      	bls.n	80060b4 <xTaskResumeAll+0x7c>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b0:	4a2a      	ldr	r2, [pc, #168]	; (800615c <xTaskResumeAll+0x124>)
 80060b2:	6013      	str	r3, [r2, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b8:	4613      	mov	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4a27      	ldr	r2, [pc, #156]	; (8006160 <xTaskResumeAll+0x128>)
 80060c2:	441a      	add	r2, r3
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	3304      	adds	r3, #4
 80060c8:	4619      	mov	r1, r3
 80060ca:	4610      	mov	r0, r2
 80060cc:	f7fe ff71 	bl	8004fb2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060d4:	4b23      	ldr	r3, [pc, #140]	; (8006164 <xTaskResumeAll+0x12c>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060da:	429a      	cmp	r2, r3
 80060dc:	d302      	bcc.n	80060e4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80060de:	4b22      	ldr	r3, [pc, #136]	; (8006168 <xTaskResumeAll+0x130>)
 80060e0:	2201      	movs	r2, #1
 80060e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060e4:	4b1c      	ldr	r3, [pc, #112]	; (8006158 <xTaskResumeAll+0x120>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1cb      	bne.n	8006084 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d001      	beq.n	80060f6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80060f2:	f000 fb55 	bl	80067a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80060f6:	4b1d      	ldr	r3, [pc, #116]	; (800616c <xTaskResumeAll+0x134>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d010      	beq.n	8006124 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006102:	f000 f847 	bl	8006194 <xTaskIncrementTick>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d002      	beq.n	8006112 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800610c:	4b16      	ldr	r3, [pc, #88]	; (8006168 <xTaskResumeAll+0x130>)
 800610e:	2201      	movs	r2, #1
 8006110:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	3b01      	subs	r3, #1
 8006116:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1f1      	bne.n	8006102 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800611e:	4b13      	ldr	r3, [pc, #76]	; (800616c <xTaskResumeAll+0x134>)
 8006120:	2200      	movs	r2, #0
 8006122:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006124:	4b10      	ldr	r3, [pc, #64]	; (8006168 <xTaskResumeAll+0x130>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d009      	beq.n	8006140 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800612c:	2301      	movs	r3, #1
 800612e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006130:	4b0f      	ldr	r3, [pc, #60]	; (8006170 <xTaskResumeAll+0x138>)
 8006132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006140:	f001 f8d8 	bl	80072f4 <vPortExitCritical>

	return xAlreadyYielded;
 8006144:	68bb      	ldr	r3, [r7, #8]
}
 8006146:	4618      	mov	r0, r3
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000fb4 	.word	0x20000fb4
 8006154:	20000f8c 	.word	0x20000f8c
 8006158:	20000f4c 	.word	0x20000f4c
 800615c:	20000f94 	.word	0x20000f94
 8006160:	20000abc 	.word	0x20000abc
 8006164:	20000ab8 	.word	0x20000ab8
 8006168:	20000fa0 	.word	0x20000fa0
 800616c:	20000f9c 	.word	0x20000f9c
 8006170:	e000ed04 	.word	0xe000ed04

08006174 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800617a:	4b05      	ldr	r3, [pc, #20]	; (8006190 <xTaskGetTickCount+0x1c>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006180:	687b      	ldr	r3, [r7, #4]
}
 8006182:	4618      	mov	r0, r3
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	20000f90 	.word	0x20000f90

08006194 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800619a:	2300      	movs	r3, #0
 800619c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800619e:	4b4f      	ldr	r3, [pc, #316]	; (80062dc <xTaskIncrementTick+0x148>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f040 808f 	bne.w	80062c6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80061a8:	4b4d      	ldr	r3, [pc, #308]	; (80062e0 <xTaskIncrementTick+0x14c>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	3301      	adds	r3, #1
 80061ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80061b0:	4a4b      	ldr	r2, [pc, #300]	; (80062e0 <xTaskIncrementTick+0x14c>)
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d120      	bne.n	80061fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80061bc:	4b49      	ldr	r3, [pc, #292]	; (80062e4 <xTaskIncrementTick+0x150>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00a      	beq.n	80061dc <xTaskIncrementTick+0x48>
	__asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	603b      	str	r3, [r7, #0]
}
 80061d8:	bf00      	nop
 80061da:	e7fe      	b.n	80061da <xTaskIncrementTick+0x46>
 80061dc:	4b41      	ldr	r3, [pc, #260]	; (80062e4 <xTaskIncrementTick+0x150>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	4b41      	ldr	r3, [pc, #260]	; (80062e8 <xTaskIncrementTick+0x154>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a3f      	ldr	r2, [pc, #252]	; (80062e4 <xTaskIncrementTick+0x150>)
 80061e8:	6013      	str	r3, [r2, #0]
 80061ea:	4a3f      	ldr	r2, [pc, #252]	; (80062e8 <xTaskIncrementTick+0x154>)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6013      	str	r3, [r2, #0]
 80061f0:	4b3e      	ldr	r3, [pc, #248]	; (80062ec <xTaskIncrementTick+0x158>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3301      	adds	r3, #1
 80061f6:	4a3d      	ldr	r2, [pc, #244]	; (80062ec <xTaskIncrementTick+0x158>)
 80061f8:	6013      	str	r3, [r2, #0]
 80061fa:	f000 fad1 	bl	80067a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80061fe:	4b3c      	ldr	r3, [pc, #240]	; (80062f0 <xTaskIncrementTick+0x15c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	429a      	cmp	r2, r3
 8006206:	d349      	bcc.n	800629c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006208:	4b36      	ldr	r3, [pc, #216]	; (80062e4 <xTaskIncrementTick+0x150>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d104      	bne.n	800621c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006212:	4b37      	ldr	r3, [pc, #220]	; (80062f0 <xTaskIncrementTick+0x15c>)
 8006214:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006218:	601a      	str	r2, [r3, #0]
					break;
 800621a:	e03f      	b.n	800629c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800621c:	4b31      	ldr	r3, [pc, #196]	; (80062e4 <xTaskIncrementTick+0x150>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	429a      	cmp	r2, r3
 8006232:	d203      	bcs.n	800623c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006234:	4a2e      	ldr	r2, [pc, #184]	; (80062f0 <xTaskIncrementTick+0x15c>)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800623a:	e02f      	b.n	800629c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	3304      	adds	r3, #4
 8006240:	4618      	mov	r0, r3
 8006242:	f7fe ff13 	bl	800506c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800624a:	2b00      	cmp	r3, #0
 800624c:	d004      	beq.n	8006258 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	3318      	adds	r3, #24
 8006252:	4618      	mov	r0, r3
 8006254:	f7fe ff0a 	bl	800506c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800625c:	4b25      	ldr	r3, [pc, #148]	; (80062f4 <xTaskIncrementTick+0x160>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	429a      	cmp	r2, r3
 8006262:	d903      	bls.n	800626c <xTaskIncrementTick+0xd8>
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006268:	4a22      	ldr	r2, [pc, #136]	; (80062f4 <xTaskIncrementTick+0x160>)
 800626a:	6013      	str	r3, [r2, #0]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006270:	4613      	mov	r3, r2
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	4413      	add	r3, r2
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	4a1f      	ldr	r2, [pc, #124]	; (80062f8 <xTaskIncrementTick+0x164>)
 800627a:	441a      	add	r2, r3
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	3304      	adds	r3, #4
 8006280:	4619      	mov	r1, r3
 8006282:	4610      	mov	r0, r2
 8006284:	f7fe fe95 	bl	8004fb2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800628c:	4b1b      	ldr	r3, [pc, #108]	; (80062fc <xTaskIncrementTick+0x168>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006292:	429a      	cmp	r2, r3
 8006294:	d3b8      	bcc.n	8006208 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006296:	2301      	movs	r3, #1
 8006298:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800629a:	e7b5      	b.n	8006208 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800629c:	4b17      	ldr	r3, [pc, #92]	; (80062fc <xTaskIncrementTick+0x168>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062a2:	4915      	ldr	r1, [pc, #84]	; (80062f8 <xTaskIncrementTick+0x164>)
 80062a4:	4613      	mov	r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4413      	add	r3, r2
 80062aa:	009b      	lsls	r3, r3, #2
 80062ac:	440b      	add	r3, r1
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d901      	bls.n	80062b8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80062b4:	2301      	movs	r3, #1
 80062b6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80062b8:	4b11      	ldr	r3, [pc, #68]	; (8006300 <xTaskIncrementTick+0x16c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d007      	beq.n	80062d0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80062c0:	2301      	movs	r3, #1
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	e004      	b.n	80062d0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80062c6:	4b0f      	ldr	r3, [pc, #60]	; (8006304 <xTaskIncrementTick+0x170>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	3301      	adds	r3, #1
 80062cc:	4a0d      	ldr	r2, [pc, #52]	; (8006304 <xTaskIncrementTick+0x170>)
 80062ce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80062d0:	697b      	ldr	r3, [r7, #20]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3718      	adds	r7, #24
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	20000fb4 	.word	0x20000fb4
 80062e0:	20000f90 	.word	0x20000f90
 80062e4:	20000f44 	.word	0x20000f44
 80062e8:	20000f48 	.word	0x20000f48
 80062ec:	20000fa4 	.word	0x20000fa4
 80062f0:	20000fac 	.word	0x20000fac
 80062f4:	20000f94 	.word	0x20000f94
 80062f8:	20000abc 	.word	0x20000abc
 80062fc:	20000ab8 	.word	0x20000ab8
 8006300:	20000fa0 	.word	0x20000fa0
 8006304:	20000f9c 	.word	0x20000f9c

08006308 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800630e:	4b28      	ldr	r3, [pc, #160]	; (80063b0 <vTaskSwitchContext+0xa8>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d003      	beq.n	800631e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006316:	4b27      	ldr	r3, [pc, #156]	; (80063b4 <vTaskSwitchContext+0xac>)
 8006318:	2201      	movs	r2, #1
 800631a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800631c:	e041      	b.n	80063a2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800631e:	4b25      	ldr	r3, [pc, #148]	; (80063b4 <vTaskSwitchContext+0xac>)
 8006320:	2200      	movs	r2, #0
 8006322:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006324:	4b24      	ldr	r3, [pc, #144]	; (80063b8 <vTaskSwitchContext+0xb0>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	60fb      	str	r3, [r7, #12]
 800632a:	e010      	b.n	800634e <vTaskSwitchContext+0x46>
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10a      	bne.n	8006348 <vTaskSwitchContext+0x40>
	__asm volatile
 8006332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006336:	f383 8811 	msr	BASEPRI, r3
 800633a:	f3bf 8f6f 	isb	sy
 800633e:	f3bf 8f4f 	dsb	sy
 8006342:	607b      	str	r3, [r7, #4]
}
 8006344:	bf00      	nop
 8006346:	e7fe      	b.n	8006346 <vTaskSwitchContext+0x3e>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3b01      	subs	r3, #1
 800634c:	60fb      	str	r3, [r7, #12]
 800634e:	491b      	ldr	r1, [pc, #108]	; (80063bc <vTaskSwitchContext+0xb4>)
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	4613      	mov	r3, r2
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4413      	add	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	440b      	add	r3, r1
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d0e4      	beq.n	800632c <vTaskSwitchContext+0x24>
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	4a13      	ldr	r2, [pc, #76]	; (80063bc <vTaskSwitchContext+0xb4>)
 800636e:	4413      	add	r3, r2
 8006370:	60bb      	str	r3, [r7, #8]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	685a      	ldr	r2, [r3, #4]
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	605a      	str	r2, [r3, #4]
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	685a      	ldr	r2, [r3, #4]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	3308      	adds	r3, #8
 8006384:	429a      	cmp	r2, r3
 8006386:	d104      	bne.n	8006392 <vTaskSwitchContext+0x8a>
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	685a      	ldr	r2, [r3, #4]
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	605a      	str	r2, [r3, #4]
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	4a09      	ldr	r2, [pc, #36]	; (80063c0 <vTaskSwitchContext+0xb8>)
 800639a:	6013      	str	r3, [r2, #0]
 800639c:	4a06      	ldr	r2, [pc, #24]	; (80063b8 <vTaskSwitchContext+0xb0>)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6013      	str	r3, [r2, #0]
}
 80063a2:	bf00      	nop
 80063a4:	3714      	adds	r7, #20
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	20000fb4 	.word	0x20000fb4
 80063b4:	20000fa0 	.word	0x20000fa0
 80063b8:	20000f94 	.word	0x20000f94
 80063bc:	20000abc 	.word	0x20000abc
 80063c0:	20000ab8 	.word	0x20000ab8

080063c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b084      	sub	sp, #16
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10a      	bne.n	80063ea <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80063d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d8:	f383 8811 	msr	BASEPRI, r3
 80063dc:	f3bf 8f6f 	isb	sy
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	60fb      	str	r3, [r7, #12]
}
 80063e6:	bf00      	nop
 80063e8:	e7fe      	b.n	80063e8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063ea:	4b07      	ldr	r3, [pc, #28]	; (8006408 <vTaskPlaceOnEventList+0x44>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3318      	adds	r3, #24
 80063f0:	4619      	mov	r1, r3
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f7fe fe01 	bl	8004ffa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063f8:	2101      	movs	r1, #1
 80063fa:	6838      	ldr	r0, [r7, #0]
 80063fc:	f000 fa7c 	bl	80068f8 <prvAddCurrentTaskToDelayedList>
}
 8006400:	bf00      	nop
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	20000ab8 	.word	0x20000ab8

0800640c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800641e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006422:	f383 8811 	msr	BASEPRI, r3
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	f3bf 8f4f 	dsb	sy
 800642e:	617b      	str	r3, [r7, #20]
}
 8006430:	bf00      	nop
 8006432:	e7fe      	b.n	8006432 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006434:	4b0a      	ldr	r3, [pc, #40]	; (8006460 <vTaskPlaceOnEventListRestricted+0x54>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	3318      	adds	r3, #24
 800643a:	4619      	mov	r1, r3
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f7fe fdb8 	bl	8004fb2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d002      	beq.n	800644e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006448:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800644c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800644e:	6879      	ldr	r1, [r7, #4]
 8006450:	68b8      	ldr	r0, [r7, #8]
 8006452:	f000 fa51 	bl	80068f8 <prvAddCurrentTaskToDelayedList>
	}
 8006456:	bf00      	nop
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20000ab8 	.word	0x20000ab8

08006464 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b086      	sub	sp, #24
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10a      	bne.n	8006490 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	60fb      	str	r3, [r7, #12]
}
 800648c:	bf00      	nop
 800648e:	e7fe      	b.n	800648e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	3318      	adds	r3, #24
 8006494:	4618      	mov	r0, r3
 8006496:	f7fe fde9 	bl	800506c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800649a:	4b1e      	ldr	r3, [pc, #120]	; (8006514 <xTaskRemoveFromEventList+0xb0>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d11d      	bne.n	80064de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	3304      	adds	r3, #4
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7fe fde0 	bl	800506c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064b0:	4b19      	ldr	r3, [pc, #100]	; (8006518 <xTaskRemoveFromEventList+0xb4>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d903      	bls.n	80064c0 <xTaskRemoveFromEventList+0x5c>
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064bc:	4a16      	ldr	r2, [pc, #88]	; (8006518 <xTaskRemoveFromEventList+0xb4>)
 80064be:	6013      	str	r3, [r2, #0]
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064c4:	4613      	mov	r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	4413      	add	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	4a13      	ldr	r2, [pc, #76]	; (800651c <xTaskRemoveFromEventList+0xb8>)
 80064ce:	441a      	add	r2, r3
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	3304      	adds	r3, #4
 80064d4:	4619      	mov	r1, r3
 80064d6:	4610      	mov	r0, r2
 80064d8:	f7fe fd6b 	bl	8004fb2 <vListInsertEnd>
 80064dc:	e005      	b.n	80064ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	3318      	adds	r3, #24
 80064e2:	4619      	mov	r1, r3
 80064e4:	480e      	ldr	r0, [pc, #56]	; (8006520 <xTaskRemoveFromEventList+0xbc>)
 80064e6:	f7fe fd64 	bl	8004fb2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064ee:	4b0d      	ldr	r3, [pc, #52]	; (8006524 <xTaskRemoveFromEventList+0xc0>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d905      	bls.n	8006504 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80064f8:	2301      	movs	r3, #1
 80064fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80064fc:	4b0a      	ldr	r3, [pc, #40]	; (8006528 <xTaskRemoveFromEventList+0xc4>)
 80064fe:	2201      	movs	r2, #1
 8006500:	601a      	str	r2, [r3, #0]
 8006502:	e001      	b.n	8006508 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006504:	2300      	movs	r3, #0
 8006506:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006508:	697b      	ldr	r3, [r7, #20]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	20000fb4 	.word	0x20000fb4
 8006518:	20000f94 	.word	0x20000f94
 800651c:	20000abc 	.word	0x20000abc
 8006520:	20000f4c 	.word	0x20000f4c
 8006524:	20000ab8 	.word	0x20000ab8
 8006528:	20000fa0 	.word	0x20000fa0

0800652c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006534:	4b06      	ldr	r3, [pc, #24]	; (8006550 <vTaskInternalSetTimeOutState+0x24>)
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800653c:	4b05      	ldr	r3, [pc, #20]	; (8006554 <vTaskInternalSetTimeOutState+0x28>)
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	605a      	str	r2, [r3, #4]
}
 8006544:	bf00      	nop
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr
 8006550:	20000fa4 	.word	0x20000fa4
 8006554:	20000f90 	.word	0x20000f90

08006558 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b088      	sub	sp, #32
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10a      	bne.n	800657e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800656c:	f383 8811 	msr	BASEPRI, r3
 8006570:	f3bf 8f6f 	isb	sy
 8006574:	f3bf 8f4f 	dsb	sy
 8006578:	613b      	str	r3, [r7, #16]
}
 800657a:	bf00      	nop
 800657c:	e7fe      	b.n	800657c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d10a      	bne.n	800659a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006588:	f383 8811 	msr	BASEPRI, r3
 800658c:	f3bf 8f6f 	isb	sy
 8006590:	f3bf 8f4f 	dsb	sy
 8006594:	60fb      	str	r3, [r7, #12]
}
 8006596:	bf00      	nop
 8006598:	e7fe      	b.n	8006598 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800659a:	f000 fe7b 	bl	8007294 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800659e:	4b1d      	ldr	r3, [pc, #116]	; (8006614 <xTaskCheckForTimeOut+0xbc>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	69ba      	ldr	r2, [r7, #24]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065b6:	d102      	bne.n	80065be <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80065b8:	2300      	movs	r3, #0
 80065ba:	61fb      	str	r3, [r7, #28]
 80065bc:	e023      	b.n	8006606 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	4b15      	ldr	r3, [pc, #84]	; (8006618 <xTaskCheckForTimeOut+0xc0>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d007      	beq.n	80065da <xTaskCheckForTimeOut+0x82>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	69ba      	ldr	r2, [r7, #24]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d302      	bcc.n	80065da <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80065d4:	2301      	movs	r3, #1
 80065d6:	61fb      	str	r3, [r7, #28]
 80065d8:	e015      	b.n	8006606 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	697a      	ldr	r2, [r7, #20]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d20b      	bcs.n	80065fc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	1ad2      	subs	r2, r2, r3
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f7ff ff9b 	bl	800652c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80065f6:	2300      	movs	r3, #0
 80065f8:	61fb      	str	r3, [r7, #28]
 80065fa:	e004      	b.n	8006606 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	2200      	movs	r2, #0
 8006600:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006602:	2301      	movs	r3, #1
 8006604:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006606:	f000 fe75 	bl	80072f4 <vPortExitCritical>

	return xReturn;
 800660a:	69fb      	ldr	r3, [r7, #28]
}
 800660c:	4618      	mov	r0, r3
 800660e:	3720      	adds	r7, #32
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	20000f90 	.word	0x20000f90
 8006618:	20000fa4 	.word	0x20000fa4

0800661c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800661c:	b480      	push	{r7}
 800661e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006620:	4b03      	ldr	r3, [pc, #12]	; (8006630 <vTaskMissedYield+0x14>)
 8006622:	2201      	movs	r2, #1
 8006624:	601a      	str	r2, [r3, #0]
}
 8006626:	bf00      	nop
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr
 8006630:	20000fa0 	.word	0x20000fa0

08006634 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800663c:	f000 f852 	bl	80066e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006640:	4b06      	ldr	r3, [pc, #24]	; (800665c <prvIdleTask+0x28>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d9f9      	bls.n	800663c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006648:	4b05      	ldr	r3, [pc, #20]	; (8006660 <prvIdleTask+0x2c>)
 800664a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	f3bf 8f4f 	dsb	sy
 8006654:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006658:	e7f0      	b.n	800663c <prvIdleTask+0x8>
 800665a:	bf00      	nop
 800665c:	20000abc 	.word	0x20000abc
 8006660:	e000ed04 	.word	0xe000ed04

08006664 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800666a:	2300      	movs	r3, #0
 800666c:	607b      	str	r3, [r7, #4]
 800666e:	e00c      	b.n	800668a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	4613      	mov	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	4413      	add	r3, r2
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	4a12      	ldr	r2, [pc, #72]	; (80066c4 <prvInitialiseTaskLists+0x60>)
 800667c:	4413      	add	r3, r2
 800667e:	4618      	mov	r0, r3
 8006680:	f7fe fc6a 	bl	8004f58 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	3301      	adds	r3, #1
 8006688:	607b      	str	r3, [r7, #4]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2b37      	cmp	r3, #55	; 0x37
 800668e:	d9ef      	bls.n	8006670 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006690:	480d      	ldr	r0, [pc, #52]	; (80066c8 <prvInitialiseTaskLists+0x64>)
 8006692:	f7fe fc61 	bl	8004f58 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006696:	480d      	ldr	r0, [pc, #52]	; (80066cc <prvInitialiseTaskLists+0x68>)
 8006698:	f7fe fc5e 	bl	8004f58 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800669c:	480c      	ldr	r0, [pc, #48]	; (80066d0 <prvInitialiseTaskLists+0x6c>)
 800669e:	f7fe fc5b 	bl	8004f58 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80066a2:	480c      	ldr	r0, [pc, #48]	; (80066d4 <prvInitialiseTaskLists+0x70>)
 80066a4:	f7fe fc58 	bl	8004f58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80066a8:	480b      	ldr	r0, [pc, #44]	; (80066d8 <prvInitialiseTaskLists+0x74>)
 80066aa:	f7fe fc55 	bl	8004f58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80066ae:	4b0b      	ldr	r3, [pc, #44]	; (80066dc <prvInitialiseTaskLists+0x78>)
 80066b0:	4a05      	ldr	r2, [pc, #20]	; (80066c8 <prvInitialiseTaskLists+0x64>)
 80066b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80066b4:	4b0a      	ldr	r3, [pc, #40]	; (80066e0 <prvInitialiseTaskLists+0x7c>)
 80066b6:	4a05      	ldr	r2, [pc, #20]	; (80066cc <prvInitialiseTaskLists+0x68>)
 80066b8:	601a      	str	r2, [r3, #0]
}
 80066ba:	bf00      	nop
 80066bc:	3708      	adds	r7, #8
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	20000abc 	.word	0x20000abc
 80066c8:	20000f1c 	.word	0x20000f1c
 80066cc:	20000f30 	.word	0x20000f30
 80066d0:	20000f4c 	.word	0x20000f4c
 80066d4:	20000f60 	.word	0x20000f60
 80066d8:	20000f78 	.word	0x20000f78
 80066dc:	20000f44 	.word	0x20000f44
 80066e0:	20000f48 	.word	0x20000f48

080066e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066ea:	e019      	b.n	8006720 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80066ec:	f000 fdd2 	bl	8007294 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066f0:	4b10      	ldr	r3, [pc, #64]	; (8006734 <prvCheckTasksWaitingTermination+0x50>)
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	3304      	adds	r3, #4
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7fe fcb5 	bl	800506c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006702:	4b0d      	ldr	r3, [pc, #52]	; (8006738 <prvCheckTasksWaitingTermination+0x54>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	3b01      	subs	r3, #1
 8006708:	4a0b      	ldr	r2, [pc, #44]	; (8006738 <prvCheckTasksWaitingTermination+0x54>)
 800670a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800670c:	4b0b      	ldr	r3, [pc, #44]	; (800673c <prvCheckTasksWaitingTermination+0x58>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	3b01      	subs	r3, #1
 8006712:	4a0a      	ldr	r2, [pc, #40]	; (800673c <prvCheckTasksWaitingTermination+0x58>)
 8006714:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006716:	f000 fded 	bl	80072f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f810 	bl	8006740 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006720:	4b06      	ldr	r3, [pc, #24]	; (800673c <prvCheckTasksWaitingTermination+0x58>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e1      	bne.n	80066ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006728:	bf00      	nop
 800672a:	bf00      	nop
 800672c:	3708      	adds	r7, #8
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	20000f60 	.word	0x20000f60
 8006738:	20000f8c 	.word	0x20000f8c
 800673c:	20000f74 	.word	0x20000f74

08006740 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800674e:	2b00      	cmp	r3, #0
 8006750:	d108      	bne.n	8006764 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006756:	4618      	mov	r0, r3
 8006758:	f000 ff8a 	bl	8007670 <vPortFree>
				vPortFree( pxTCB );
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 ff87 	bl	8007670 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006762:	e018      	b.n	8006796 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800676a:	2b01      	cmp	r3, #1
 800676c:	d103      	bne.n	8006776 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 ff7e 	bl	8007670 <vPortFree>
	}
 8006774:	e00f      	b.n	8006796 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800677c:	2b02      	cmp	r3, #2
 800677e:	d00a      	beq.n	8006796 <prvDeleteTCB+0x56>
	__asm volatile
 8006780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	60fb      	str	r3, [r7, #12]
}
 8006792:	bf00      	nop
 8006794:	e7fe      	b.n	8006794 <prvDeleteTCB+0x54>
	}
 8006796:	bf00      	nop
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067a6:	4b0c      	ldr	r3, [pc, #48]	; (80067d8 <prvResetNextTaskUnblockTime+0x38>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d104      	bne.n	80067ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80067b0:	4b0a      	ldr	r3, [pc, #40]	; (80067dc <prvResetNextTaskUnblockTime+0x3c>)
 80067b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80067b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80067b8:	e008      	b.n	80067cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067ba:	4b07      	ldr	r3, [pc, #28]	; (80067d8 <prvResetNextTaskUnblockTime+0x38>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	4a04      	ldr	r2, [pc, #16]	; (80067dc <prvResetNextTaskUnblockTime+0x3c>)
 80067ca:	6013      	str	r3, [r2, #0]
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr
 80067d8:	20000f44 	.word	0x20000f44
 80067dc:	20000fac 	.word	0x20000fac

080067e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80067e6:	4b0b      	ldr	r3, [pc, #44]	; (8006814 <xTaskGetSchedulerState+0x34>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d102      	bne.n	80067f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80067ee:	2301      	movs	r3, #1
 80067f0:	607b      	str	r3, [r7, #4]
 80067f2:	e008      	b.n	8006806 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067f4:	4b08      	ldr	r3, [pc, #32]	; (8006818 <xTaskGetSchedulerState+0x38>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d102      	bne.n	8006802 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80067fc:	2302      	movs	r3, #2
 80067fe:	607b      	str	r3, [r7, #4]
 8006800:	e001      	b.n	8006806 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006802:	2300      	movs	r3, #0
 8006804:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006806:	687b      	ldr	r3, [r7, #4]
	}
 8006808:	4618      	mov	r0, r3
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr
 8006814:	20000f98 	.word	0x20000f98
 8006818:	20000fb4 	.word	0x20000fb4

0800681c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006828:	2300      	movs	r3, #0
 800682a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d056      	beq.n	80068e0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006832:	4b2e      	ldr	r3, [pc, #184]	; (80068ec <xTaskPriorityDisinherit+0xd0>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	429a      	cmp	r2, r3
 800683a:	d00a      	beq.n	8006852 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800683c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	60fb      	str	r3, [r7, #12]
}
 800684e:	bf00      	nop
 8006850:	e7fe      	b.n	8006850 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006856:	2b00      	cmp	r3, #0
 8006858:	d10a      	bne.n	8006870 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800685a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800685e:	f383 8811 	msr	BASEPRI, r3
 8006862:	f3bf 8f6f 	isb	sy
 8006866:	f3bf 8f4f 	dsb	sy
 800686a:	60bb      	str	r3, [r7, #8]
}
 800686c:	bf00      	nop
 800686e:	e7fe      	b.n	800686e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006874:	1e5a      	subs	r2, r3, #1
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006882:	429a      	cmp	r2, r3
 8006884:	d02c      	beq.n	80068e0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800688a:	2b00      	cmp	r3, #0
 800688c:	d128      	bne.n	80068e0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	3304      	adds	r3, #4
 8006892:	4618      	mov	r0, r3
 8006894:	f7fe fbea 	bl	800506c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068b0:	4b0f      	ldr	r3, [pc, #60]	; (80068f0 <xTaskPriorityDisinherit+0xd4>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d903      	bls.n	80068c0 <xTaskPriorityDisinherit+0xa4>
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068bc:	4a0c      	ldr	r2, [pc, #48]	; (80068f0 <xTaskPriorityDisinherit+0xd4>)
 80068be:	6013      	str	r3, [r2, #0]
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068c4:	4613      	mov	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4413      	add	r3, r2
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	4a09      	ldr	r2, [pc, #36]	; (80068f4 <xTaskPriorityDisinherit+0xd8>)
 80068ce:	441a      	add	r2, r3
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	3304      	adds	r3, #4
 80068d4:	4619      	mov	r1, r3
 80068d6:	4610      	mov	r0, r2
 80068d8:	f7fe fb6b 	bl	8004fb2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80068dc:	2301      	movs	r3, #1
 80068de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80068e0:	697b      	ldr	r3, [r7, #20]
	}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3718      	adds	r7, #24
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	20000ab8 	.word	0x20000ab8
 80068f0:	20000f94 	.word	0x20000f94
 80068f4:	20000abc 	.word	0x20000abc

080068f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006902:	4b21      	ldr	r3, [pc, #132]	; (8006988 <prvAddCurrentTaskToDelayedList+0x90>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006908:	4b20      	ldr	r3, [pc, #128]	; (800698c <prvAddCurrentTaskToDelayedList+0x94>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	3304      	adds	r3, #4
 800690e:	4618      	mov	r0, r3
 8006910:	f7fe fbac 	bl	800506c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800691a:	d10a      	bne.n	8006932 <prvAddCurrentTaskToDelayedList+0x3a>
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d007      	beq.n	8006932 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006922:	4b1a      	ldr	r3, [pc, #104]	; (800698c <prvAddCurrentTaskToDelayedList+0x94>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3304      	adds	r3, #4
 8006928:	4619      	mov	r1, r3
 800692a:	4819      	ldr	r0, [pc, #100]	; (8006990 <prvAddCurrentTaskToDelayedList+0x98>)
 800692c:	f7fe fb41 	bl	8004fb2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006930:	e026      	b.n	8006980 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4413      	add	r3, r2
 8006938:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800693a:	4b14      	ldr	r3, [pc, #80]	; (800698c <prvAddCurrentTaskToDelayedList+0x94>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68ba      	ldr	r2, [r7, #8]
 8006940:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006942:	68ba      	ldr	r2, [r7, #8]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	429a      	cmp	r2, r3
 8006948:	d209      	bcs.n	800695e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800694a:	4b12      	ldr	r3, [pc, #72]	; (8006994 <prvAddCurrentTaskToDelayedList+0x9c>)
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	4b0f      	ldr	r3, [pc, #60]	; (800698c <prvAddCurrentTaskToDelayedList+0x94>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	3304      	adds	r3, #4
 8006954:	4619      	mov	r1, r3
 8006956:	4610      	mov	r0, r2
 8006958:	f7fe fb4f 	bl	8004ffa <vListInsert>
}
 800695c:	e010      	b.n	8006980 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800695e:	4b0e      	ldr	r3, [pc, #56]	; (8006998 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	4b0a      	ldr	r3, [pc, #40]	; (800698c <prvAddCurrentTaskToDelayedList+0x94>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3304      	adds	r3, #4
 8006968:	4619      	mov	r1, r3
 800696a:	4610      	mov	r0, r2
 800696c:	f7fe fb45 	bl	8004ffa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006970:	4b0a      	ldr	r3, [pc, #40]	; (800699c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68ba      	ldr	r2, [r7, #8]
 8006976:	429a      	cmp	r2, r3
 8006978:	d202      	bcs.n	8006980 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800697a:	4a08      	ldr	r2, [pc, #32]	; (800699c <prvAddCurrentTaskToDelayedList+0xa4>)
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	6013      	str	r3, [r2, #0]
}
 8006980:	bf00      	nop
 8006982:	3710      	adds	r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	20000f90 	.word	0x20000f90
 800698c:	20000ab8 	.word	0x20000ab8
 8006990:	20000f78 	.word	0x20000f78
 8006994:	20000f48 	.word	0x20000f48
 8006998:	20000f44 	.word	0x20000f44
 800699c:	20000fac 	.word	0x20000fac

080069a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b08a      	sub	sp, #40	; 0x28
 80069a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80069a6:	2300      	movs	r3, #0
 80069a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80069aa:	f000 fb07 	bl	8006fbc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80069ae:	4b1c      	ldr	r3, [pc, #112]	; (8006a20 <xTimerCreateTimerTask+0x80>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d021      	beq.n	80069fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80069b6:	2300      	movs	r3, #0
 80069b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80069ba:	2300      	movs	r3, #0
 80069bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80069be:	1d3a      	adds	r2, r7, #4
 80069c0:	f107 0108 	add.w	r1, r7, #8
 80069c4:	f107 030c 	add.w	r3, r7, #12
 80069c8:	4618      	mov	r0, r3
 80069ca:	f7fe faab 	bl	8004f24 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	9202      	str	r2, [sp, #8]
 80069d6:	9301      	str	r3, [sp, #4]
 80069d8:	2302      	movs	r3, #2
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	2300      	movs	r3, #0
 80069de:	460a      	mov	r2, r1
 80069e0:	4910      	ldr	r1, [pc, #64]	; (8006a24 <xTimerCreateTimerTask+0x84>)
 80069e2:	4811      	ldr	r0, [pc, #68]	; (8006a28 <xTimerCreateTimerTask+0x88>)
 80069e4:	f7ff f8de 	bl	8005ba4 <xTaskCreateStatic>
 80069e8:	4603      	mov	r3, r0
 80069ea:	4a10      	ldr	r2, [pc, #64]	; (8006a2c <xTimerCreateTimerTask+0x8c>)
 80069ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80069ee:	4b0f      	ldr	r3, [pc, #60]	; (8006a2c <xTimerCreateTimerTask+0x8c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80069f6:	2301      	movs	r3, #1
 80069f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d10a      	bne.n	8006a16 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a04:	f383 8811 	msr	BASEPRI, r3
 8006a08:	f3bf 8f6f 	isb	sy
 8006a0c:	f3bf 8f4f 	dsb	sy
 8006a10:	613b      	str	r3, [r7, #16]
}
 8006a12:	bf00      	nop
 8006a14:	e7fe      	b.n	8006a14 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006a16:	697b      	ldr	r3, [r7, #20]
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3718      	adds	r7, #24
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	20000fe8 	.word	0x20000fe8
 8006a24:	0800a4c4 	.word	0x0800a4c4
 8006a28:	08006b65 	.word	0x08006b65
 8006a2c:	20000fec 	.word	0x20000fec

08006a30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b08a      	sub	sp, #40	; 0x28
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]
 8006a3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10a      	bne.n	8006a5e <xTimerGenericCommand+0x2e>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	623b      	str	r3, [r7, #32]
}
 8006a5a:	bf00      	nop
 8006a5c:	e7fe      	b.n	8006a5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006a5e:	4b1a      	ldr	r3, [pc, #104]	; (8006ac8 <xTimerGenericCommand+0x98>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d02a      	beq.n	8006abc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	2b05      	cmp	r3, #5
 8006a76:	dc18      	bgt.n	8006aaa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a78:	f7ff feb2 	bl	80067e0 <xTaskGetSchedulerState>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d109      	bne.n	8006a96 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a82:	4b11      	ldr	r3, [pc, #68]	; (8006ac8 <xTimerGenericCommand+0x98>)
 8006a84:	6818      	ldr	r0, [r3, #0]
 8006a86:	f107 0110 	add.w	r1, r7, #16
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a8e:	f7fe fca1 	bl	80053d4 <xQueueGenericSend>
 8006a92:	6278      	str	r0, [r7, #36]	; 0x24
 8006a94:	e012      	b.n	8006abc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a96:	4b0c      	ldr	r3, [pc, #48]	; (8006ac8 <xTimerGenericCommand+0x98>)
 8006a98:	6818      	ldr	r0, [r3, #0]
 8006a9a:	f107 0110 	add.w	r1, r7, #16
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f7fe fc97 	bl	80053d4 <xQueueGenericSend>
 8006aa6:	6278      	str	r0, [r7, #36]	; 0x24
 8006aa8:	e008      	b.n	8006abc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006aaa:	4b07      	ldr	r3, [pc, #28]	; (8006ac8 <xTimerGenericCommand+0x98>)
 8006aac:	6818      	ldr	r0, [r3, #0]
 8006aae:	f107 0110 	add.w	r1, r7, #16
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	f7fe fd8b 	bl	80055d0 <xQueueGenericSendFromISR>
 8006aba:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3728      	adds	r7, #40	; 0x28
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	bf00      	nop
 8006ac8:	20000fe8 	.word	0x20000fe8

08006acc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b088      	sub	sp, #32
 8006ad0:	af02      	add	r7, sp, #8
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ad6:	4b22      	ldr	r3, [pc, #136]	; (8006b60 <prvProcessExpiredTimer+0x94>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	3304      	adds	r3, #4
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f7fe fac1 	bl	800506c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006af0:	f003 0304 	and.w	r3, r3, #4
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d022      	beq.n	8006b3e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	699a      	ldr	r2, [r3, #24]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	18d1      	adds	r1, r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	683a      	ldr	r2, [r7, #0]
 8006b04:	6978      	ldr	r0, [r7, #20]
 8006b06:	f000 f8d1 	bl	8006cac <prvInsertTimerInActiveList>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d01f      	beq.n	8006b50 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b10:	2300      	movs	r3, #0
 8006b12:	9300      	str	r3, [sp, #0]
 8006b14:	2300      	movs	r3, #0
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	2100      	movs	r1, #0
 8006b1a:	6978      	ldr	r0, [r7, #20]
 8006b1c:	f7ff ff88 	bl	8006a30 <xTimerGenericCommand>
 8006b20:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d113      	bne.n	8006b50 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b2c:	f383 8811 	msr	BASEPRI, r3
 8006b30:	f3bf 8f6f 	isb	sy
 8006b34:	f3bf 8f4f 	dsb	sy
 8006b38:	60fb      	str	r3, [r7, #12]
}
 8006b3a:	bf00      	nop
 8006b3c:	e7fe      	b.n	8006b3c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006b44:	f023 0301 	bic.w	r3, r3, #1
 8006b48:	b2da      	uxtb	r2, r3
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	6978      	ldr	r0, [r7, #20]
 8006b56:	4798      	blx	r3
}
 8006b58:	bf00      	nop
 8006b5a:	3718      	adds	r7, #24
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	20000fe0 	.word	0x20000fe0

08006b64 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b6c:	f107 0308 	add.w	r3, r7, #8
 8006b70:	4618      	mov	r0, r3
 8006b72:	f000 f857 	bl	8006c24 <prvGetNextExpireTime>
 8006b76:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f000 f803 	bl	8006b88 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b82:	f000 f8d5 	bl	8006d30 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b86:	e7f1      	b.n	8006b6c <prvTimerTask+0x8>

08006b88 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b92:	f7ff fa43 	bl	800601c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b96:	f107 0308 	add.w	r3, r7, #8
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 f866 	bl	8006c6c <prvSampleTimeNow>
 8006ba0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d130      	bne.n	8006c0a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10a      	bne.n	8006bc4 <prvProcessTimerOrBlockTask+0x3c>
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d806      	bhi.n	8006bc4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006bb6:	f7ff fa3f 	bl	8006038 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006bba:	68f9      	ldr	r1, [r7, #12]
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f7ff ff85 	bl	8006acc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006bc2:	e024      	b.n	8006c0e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d008      	beq.n	8006bdc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006bca:	4b13      	ldr	r3, [pc, #76]	; (8006c18 <prvProcessTimerOrBlockTask+0x90>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d101      	bne.n	8006bd8 <prvProcessTimerOrBlockTask+0x50>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e000      	b.n	8006bda <prvProcessTimerOrBlockTask+0x52>
 8006bd8:	2300      	movs	r3, #0
 8006bda:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006bdc:	4b0f      	ldr	r3, [pc, #60]	; (8006c1c <prvProcessTimerOrBlockTask+0x94>)
 8006bde:	6818      	ldr	r0, [r3, #0]
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	4619      	mov	r1, r3
 8006bea:	f7fe ffa7 	bl	8005b3c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006bee:	f7ff fa23 	bl	8006038 <xTaskResumeAll>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d10a      	bne.n	8006c0e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006bf8:	4b09      	ldr	r3, [pc, #36]	; (8006c20 <prvProcessTimerOrBlockTask+0x98>)
 8006bfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bfe:	601a      	str	r2, [r3, #0]
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	f3bf 8f6f 	isb	sy
}
 8006c08:	e001      	b.n	8006c0e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006c0a:	f7ff fa15 	bl	8006038 <xTaskResumeAll>
}
 8006c0e:	bf00      	nop
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	20000fe4 	.word	0x20000fe4
 8006c1c:	20000fe8 	.word	0x20000fe8
 8006c20:	e000ed04 	.word	0xe000ed04

08006c24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c2c:	4b0e      	ldr	r3, [pc, #56]	; (8006c68 <prvGetNextExpireTime+0x44>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d101      	bne.n	8006c3a <prvGetNextExpireTime+0x16>
 8006c36:	2201      	movs	r2, #1
 8006c38:	e000      	b.n	8006c3c <prvGetNextExpireTime+0x18>
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d105      	bne.n	8006c54 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c48:	4b07      	ldr	r3, [pc, #28]	; (8006c68 <prvGetNextExpireTime+0x44>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	60fb      	str	r3, [r7, #12]
 8006c52:	e001      	b.n	8006c58 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c54:	2300      	movs	r3, #0
 8006c56:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c58:	68fb      	ldr	r3, [r7, #12]
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3714      	adds	r7, #20
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop
 8006c68:	20000fe0 	.word	0x20000fe0

08006c6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c74:	f7ff fa7e 	bl	8006174 <xTaskGetTickCount>
 8006c78:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c7a:	4b0b      	ldr	r3, [pc, #44]	; (8006ca8 <prvSampleTimeNow+0x3c>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d205      	bcs.n	8006c90 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c84:	f000 f936 	bl	8006ef4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	601a      	str	r2, [r3, #0]
 8006c8e:	e002      	b.n	8006c96 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c96:	4a04      	ldr	r2, [pc, #16]	; (8006ca8 <prvSampleTimeNow+0x3c>)
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	20000ff0 	.word	0x20000ff0

08006cac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
 8006cb8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d812      	bhi.n	8006cf8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	1ad2      	subs	r2, r2, r3
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d302      	bcc.n	8006ce6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	e01b      	b.n	8006d1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ce6:	4b10      	ldr	r3, [pc, #64]	; (8006d28 <prvInsertTimerInActiveList+0x7c>)
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	3304      	adds	r3, #4
 8006cee:	4619      	mov	r1, r3
 8006cf0:	4610      	mov	r0, r2
 8006cf2:	f7fe f982 	bl	8004ffa <vListInsert>
 8006cf6:	e012      	b.n	8006d1e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d206      	bcs.n	8006d0e <prvInsertTimerInActiveList+0x62>
 8006d00:	68ba      	ldr	r2, [r7, #8]
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d302      	bcc.n	8006d0e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	617b      	str	r3, [r7, #20]
 8006d0c:	e007      	b.n	8006d1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d0e:	4b07      	ldr	r3, [pc, #28]	; (8006d2c <prvInsertTimerInActiveList+0x80>)
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	3304      	adds	r3, #4
 8006d16:	4619      	mov	r1, r3
 8006d18:	4610      	mov	r0, r2
 8006d1a:	f7fe f96e 	bl	8004ffa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d1e:	697b      	ldr	r3, [r7, #20]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3718      	adds	r7, #24
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	20000fe4 	.word	0x20000fe4
 8006d2c:	20000fe0 	.word	0x20000fe0

08006d30 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b08e      	sub	sp, #56	; 0x38
 8006d34:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d36:	e0ca      	b.n	8006ece <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	da18      	bge.n	8006d70 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d3e:	1d3b      	adds	r3, r7, #4
 8006d40:	3304      	adds	r3, #4
 8006d42:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d10a      	bne.n	8006d60 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4e:	f383 8811 	msr	BASEPRI, r3
 8006d52:	f3bf 8f6f 	isb	sy
 8006d56:	f3bf 8f4f 	dsb	sy
 8006d5a:	61fb      	str	r3, [r7, #28]
}
 8006d5c:	bf00      	nop
 8006d5e:	e7fe      	b.n	8006d5e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d66:	6850      	ldr	r0, [r2, #4]
 8006d68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d6a:	6892      	ldr	r2, [r2, #8]
 8006d6c:	4611      	mov	r1, r2
 8006d6e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	f2c0 80aa 	blt.w	8006ecc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7e:	695b      	ldr	r3, [r3, #20]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d004      	beq.n	8006d8e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d86:	3304      	adds	r3, #4
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7fe f96f 	bl	800506c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d8e:	463b      	mov	r3, r7
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff ff6b 	bl	8006c6c <prvSampleTimeNow>
 8006d96:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b09      	cmp	r3, #9
 8006d9c:	f200 8097 	bhi.w	8006ece <prvProcessReceivedCommands+0x19e>
 8006da0:	a201      	add	r2, pc, #4	; (adr r2, 8006da8 <prvProcessReceivedCommands+0x78>)
 8006da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da6:	bf00      	nop
 8006da8:	08006dd1 	.word	0x08006dd1
 8006dac:	08006dd1 	.word	0x08006dd1
 8006db0:	08006dd1 	.word	0x08006dd1
 8006db4:	08006e45 	.word	0x08006e45
 8006db8:	08006e59 	.word	0x08006e59
 8006dbc:	08006ea3 	.word	0x08006ea3
 8006dc0:	08006dd1 	.word	0x08006dd1
 8006dc4:	08006dd1 	.word	0x08006dd1
 8006dc8:	08006e45 	.word	0x08006e45
 8006dcc:	08006e59 	.word	0x08006e59
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dd6:	f043 0301 	orr.w	r3, r3, #1
 8006dda:	b2da      	uxtb	r2, r3
 8006ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	18d1      	adds	r1, r2, r3
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006df0:	f7ff ff5c 	bl	8006cac <prvInsertTimerInActiveList>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d069      	beq.n	8006ece <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e00:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e08:	f003 0304 	and.w	r3, r3, #4
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d05e      	beq.n	8006ece <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	441a      	add	r2, r3
 8006e18:	2300      	movs	r3, #0
 8006e1a:	9300      	str	r3, [sp, #0]
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	2100      	movs	r1, #0
 8006e20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e22:	f7ff fe05 	bl	8006a30 <xTimerGenericCommand>
 8006e26:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e28:	6a3b      	ldr	r3, [r7, #32]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d14f      	bne.n	8006ece <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	61bb      	str	r3, [r7, #24]
}
 8006e40:	bf00      	nop
 8006e42:	e7fe      	b.n	8006e42 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e4a:	f023 0301 	bic.w	r3, r3, #1
 8006e4e:	b2da      	uxtb	r2, r3
 8006e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006e56:	e03a      	b.n	8006ece <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e5e:	f043 0301 	orr.w	r3, r3, #1
 8006e62:	b2da      	uxtb	r2, r3
 8006e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e6e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10a      	bne.n	8006e8e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7c:	f383 8811 	msr	BASEPRI, r3
 8006e80:	f3bf 8f6f 	isb	sy
 8006e84:	f3bf 8f4f 	dsb	sy
 8006e88:	617b      	str	r3, [r7, #20]
}
 8006e8a:	bf00      	nop
 8006e8c:	e7fe      	b.n	8006e8c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e90:	699a      	ldr	r2, [r3, #24]
 8006e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e94:	18d1      	adds	r1, r2, r3
 8006e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e9c:	f7ff ff06 	bl	8006cac <prvInsertTimerInActiveList>
					break;
 8006ea0:	e015      	b.n	8006ece <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ea8:	f003 0302 	and.w	r3, r3, #2
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d103      	bne.n	8006eb8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006eb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006eb2:	f000 fbdd 	bl	8007670 <vPortFree>
 8006eb6:	e00a      	b.n	8006ece <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ebe:	f023 0301 	bic.w	r3, r3, #1
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006eca:	e000      	b.n	8006ece <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006ecc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ece:	4b08      	ldr	r3, [pc, #32]	; (8006ef0 <prvProcessReceivedCommands+0x1c0>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	1d39      	adds	r1, r7, #4
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7fe fc16 	bl	8005708 <xQueueReceive>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f47f af2a 	bne.w	8006d38 <prvProcessReceivedCommands+0x8>
	}
}
 8006ee4:	bf00      	nop
 8006ee6:	bf00      	nop
 8006ee8:	3730      	adds	r7, #48	; 0x30
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	20000fe8 	.word	0x20000fe8

08006ef4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b088      	sub	sp, #32
 8006ef8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006efa:	e048      	b.n	8006f8e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006efc:	4b2d      	ldr	r3, [pc, #180]	; (8006fb4 <prvSwitchTimerLists+0xc0>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f06:	4b2b      	ldr	r3, [pc, #172]	; (8006fb4 <prvSwitchTimerLists+0xc0>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	3304      	adds	r3, #4
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fe f8a9 	bl	800506c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	68f8      	ldr	r0, [r7, #12]
 8006f20:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006f28:	f003 0304 	and.w	r3, r3, #4
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d02e      	beq.n	8006f8e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	4413      	add	r3, r2
 8006f38:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f3a:	68ba      	ldr	r2, [r7, #8]
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d90e      	bls.n	8006f60 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f4e:	4b19      	ldr	r3, [pc, #100]	; (8006fb4 <prvSwitchTimerLists+0xc0>)
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3304      	adds	r3, #4
 8006f56:	4619      	mov	r1, r3
 8006f58:	4610      	mov	r0, r2
 8006f5a:	f7fe f84e 	bl	8004ffa <vListInsert>
 8006f5e:	e016      	b.n	8006f8e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f60:	2300      	movs	r3, #0
 8006f62:	9300      	str	r3, [sp, #0]
 8006f64:	2300      	movs	r3, #0
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	2100      	movs	r1, #0
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f7ff fd60 	bl	8006a30 <xTimerGenericCommand>
 8006f70:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10a      	bne.n	8006f8e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7c:	f383 8811 	msr	BASEPRI, r3
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	603b      	str	r3, [r7, #0]
}
 8006f8a:	bf00      	nop
 8006f8c:	e7fe      	b.n	8006f8c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f8e:	4b09      	ldr	r3, [pc, #36]	; (8006fb4 <prvSwitchTimerLists+0xc0>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1b1      	bne.n	8006efc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f98:	4b06      	ldr	r3, [pc, #24]	; (8006fb4 <prvSwitchTimerLists+0xc0>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f9e:	4b06      	ldr	r3, [pc, #24]	; (8006fb8 <prvSwitchTimerLists+0xc4>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a04      	ldr	r2, [pc, #16]	; (8006fb4 <prvSwitchTimerLists+0xc0>)
 8006fa4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006fa6:	4a04      	ldr	r2, [pc, #16]	; (8006fb8 <prvSwitchTimerLists+0xc4>)
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	6013      	str	r3, [r2, #0]
}
 8006fac:	bf00      	nop
 8006fae:	3718      	adds	r7, #24
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	20000fe0 	.word	0x20000fe0
 8006fb8:	20000fe4 	.word	0x20000fe4

08006fbc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006fc2:	f000 f967 	bl	8007294 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006fc6:	4b15      	ldr	r3, [pc, #84]	; (800701c <prvCheckForValidListAndQueue+0x60>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d120      	bne.n	8007010 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006fce:	4814      	ldr	r0, [pc, #80]	; (8007020 <prvCheckForValidListAndQueue+0x64>)
 8006fd0:	f7fd ffc2 	bl	8004f58 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fd4:	4813      	ldr	r0, [pc, #76]	; (8007024 <prvCheckForValidListAndQueue+0x68>)
 8006fd6:	f7fd ffbf 	bl	8004f58 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006fda:	4b13      	ldr	r3, [pc, #76]	; (8007028 <prvCheckForValidListAndQueue+0x6c>)
 8006fdc:	4a10      	ldr	r2, [pc, #64]	; (8007020 <prvCheckForValidListAndQueue+0x64>)
 8006fde:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fe0:	4b12      	ldr	r3, [pc, #72]	; (800702c <prvCheckForValidListAndQueue+0x70>)
 8006fe2:	4a10      	ldr	r2, [pc, #64]	; (8007024 <prvCheckForValidListAndQueue+0x68>)
 8006fe4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	4b11      	ldr	r3, [pc, #68]	; (8007030 <prvCheckForValidListAndQueue+0x74>)
 8006fec:	4a11      	ldr	r2, [pc, #68]	; (8007034 <prvCheckForValidListAndQueue+0x78>)
 8006fee:	2110      	movs	r1, #16
 8006ff0:	200a      	movs	r0, #10
 8006ff2:	f7fe f8cd 	bl	8005190 <xQueueGenericCreateStatic>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	4a08      	ldr	r2, [pc, #32]	; (800701c <prvCheckForValidListAndQueue+0x60>)
 8006ffa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ffc:	4b07      	ldr	r3, [pc, #28]	; (800701c <prvCheckForValidListAndQueue+0x60>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d005      	beq.n	8007010 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007004:	4b05      	ldr	r3, [pc, #20]	; (800701c <prvCheckForValidListAndQueue+0x60>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	490b      	ldr	r1, [pc, #44]	; (8007038 <prvCheckForValidListAndQueue+0x7c>)
 800700a:	4618      	mov	r0, r3
 800700c:	f7fe fd6c 	bl	8005ae8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007010:	f000 f970 	bl	80072f4 <vPortExitCritical>
}
 8007014:	bf00      	nop
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	20000fe8 	.word	0x20000fe8
 8007020:	20000fb8 	.word	0x20000fb8
 8007024:	20000fcc 	.word	0x20000fcc
 8007028:	20000fe0 	.word	0x20000fe0
 800702c:	20000fe4 	.word	0x20000fe4
 8007030:	20001094 	.word	0x20001094
 8007034:	20000ff4 	.word	0x20000ff4
 8007038:	0800a4cc 	.word	0x0800a4cc

0800703c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	3b04      	subs	r3, #4
 800704c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007054:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	3b04      	subs	r3, #4
 800705a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	f023 0201 	bic.w	r2, r3, #1
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	3b04      	subs	r3, #4
 800706a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800706c:	4a0c      	ldr	r2, [pc, #48]	; (80070a0 <pxPortInitialiseStack+0x64>)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	3b14      	subs	r3, #20
 8007076:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	3b04      	subs	r3, #4
 8007082:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f06f 0202 	mvn.w	r2, #2
 800708a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	3b20      	subs	r3, #32
 8007090:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007092:	68fb      	ldr	r3, [r7, #12]
}
 8007094:	4618      	mov	r0, r3
 8007096:	3714      	adds	r7, #20
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	080070a5 	.word	0x080070a5

080070a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80070a4:	b480      	push	{r7}
 80070a6:	b085      	sub	sp, #20
 80070a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80070aa:	2300      	movs	r3, #0
 80070ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80070ae:	4b12      	ldr	r3, [pc, #72]	; (80070f8 <prvTaskExitError+0x54>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070b6:	d00a      	beq.n	80070ce <prvTaskExitError+0x2a>
	__asm volatile
 80070b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070bc:	f383 8811 	msr	BASEPRI, r3
 80070c0:	f3bf 8f6f 	isb	sy
 80070c4:	f3bf 8f4f 	dsb	sy
 80070c8:	60fb      	str	r3, [r7, #12]
}
 80070ca:	bf00      	nop
 80070cc:	e7fe      	b.n	80070cc <prvTaskExitError+0x28>
	__asm volatile
 80070ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	60bb      	str	r3, [r7, #8]
}
 80070e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80070e2:	bf00      	nop
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d0fc      	beq.n	80070e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070ea:	bf00      	nop
 80070ec:	bf00      	nop
 80070ee:	3714      	adds	r7, #20
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr
 80070f8:	20000010 	.word	0x20000010
 80070fc:	00000000 	.word	0x00000000

08007100 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007100:	4b07      	ldr	r3, [pc, #28]	; (8007120 <pxCurrentTCBConst2>)
 8007102:	6819      	ldr	r1, [r3, #0]
 8007104:	6808      	ldr	r0, [r1, #0]
 8007106:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800710a:	f380 8809 	msr	PSP, r0
 800710e:	f3bf 8f6f 	isb	sy
 8007112:	f04f 0000 	mov.w	r0, #0
 8007116:	f380 8811 	msr	BASEPRI, r0
 800711a:	4770      	bx	lr
 800711c:	f3af 8000 	nop.w

08007120 <pxCurrentTCBConst2>:
 8007120:	20000ab8 	.word	0x20000ab8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007124:	bf00      	nop
 8007126:	bf00      	nop

08007128 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007128:	4808      	ldr	r0, [pc, #32]	; (800714c <prvPortStartFirstTask+0x24>)
 800712a:	6800      	ldr	r0, [r0, #0]
 800712c:	6800      	ldr	r0, [r0, #0]
 800712e:	f380 8808 	msr	MSP, r0
 8007132:	f04f 0000 	mov.w	r0, #0
 8007136:	f380 8814 	msr	CONTROL, r0
 800713a:	b662      	cpsie	i
 800713c:	b661      	cpsie	f
 800713e:	f3bf 8f4f 	dsb	sy
 8007142:	f3bf 8f6f 	isb	sy
 8007146:	df00      	svc	0
 8007148:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800714a:	bf00      	nop
 800714c:	e000ed08 	.word	0xe000ed08

08007150 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007156:	4b46      	ldr	r3, [pc, #280]	; (8007270 <xPortStartScheduler+0x120>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a46      	ldr	r2, [pc, #280]	; (8007274 <xPortStartScheduler+0x124>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d10a      	bne.n	8007176 <xPortStartScheduler+0x26>
	__asm volatile
 8007160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007164:	f383 8811 	msr	BASEPRI, r3
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	f3bf 8f4f 	dsb	sy
 8007170:	613b      	str	r3, [r7, #16]
}
 8007172:	bf00      	nop
 8007174:	e7fe      	b.n	8007174 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007176:	4b3e      	ldr	r3, [pc, #248]	; (8007270 <xPortStartScheduler+0x120>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a3f      	ldr	r2, [pc, #252]	; (8007278 <xPortStartScheduler+0x128>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d10a      	bne.n	8007196 <xPortStartScheduler+0x46>
	__asm volatile
 8007180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	60fb      	str	r3, [r7, #12]
}
 8007192:	bf00      	nop
 8007194:	e7fe      	b.n	8007194 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007196:	4b39      	ldr	r3, [pc, #228]	; (800727c <xPortStartScheduler+0x12c>)
 8007198:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	22ff      	movs	r2, #255	; 0xff
 80071a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80071b0:	78fb      	ldrb	r3, [r7, #3]
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80071b8:	b2da      	uxtb	r2, r3
 80071ba:	4b31      	ldr	r3, [pc, #196]	; (8007280 <xPortStartScheduler+0x130>)
 80071bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80071be:	4b31      	ldr	r3, [pc, #196]	; (8007284 <xPortStartScheduler+0x134>)
 80071c0:	2207      	movs	r2, #7
 80071c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071c4:	e009      	b.n	80071da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80071c6:	4b2f      	ldr	r3, [pc, #188]	; (8007284 <xPortStartScheduler+0x134>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	3b01      	subs	r3, #1
 80071cc:	4a2d      	ldr	r2, [pc, #180]	; (8007284 <xPortStartScheduler+0x134>)
 80071ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80071d0:	78fb      	ldrb	r3, [r7, #3]
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	005b      	lsls	r3, r3, #1
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80071da:	78fb      	ldrb	r3, [r7, #3]
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e2:	2b80      	cmp	r3, #128	; 0x80
 80071e4:	d0ef      	beq.n	80071c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80071e6:	4b27      	ldr	r3, [pc, #156]	; (8007284 <xPortStartScheduler+0x134>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f1c3 0307 	rsb	r3, r3, #7
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	d00a      	beq.n	8007208 <xPortStartScheduler+0xb8>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	60bb      	str	r3, [r7, #8]
}
 8007204:	bf00      	nop
 8007206:	e7fe      	b.n	8007206 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007208:	4b1e      	ldr	r3, [pc, #120]	; (8007284 <xPortStartScheduler+0x134>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	021b      	lsls	r3, r3, #8
 800720e:	4a1d      	ldr	r2, [pc, #116]	; (8007284 <xPortStartScheduler+0x134>)
 8007210:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007212:	4b1c      	ldr	r3, [pc, #112]	; (8007284 <xPortStartScheduler+0x134>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800721a:	4a1a      	ldr	r2, [pc, #104]	; (8007284 <xPortStartScheduler+0x134>)
 800721c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	b2da      	uxtb	r2, r3
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007226:	4b18      	ldr	r3, [pc, #96]	; (8007288 <xPortStartScheduler+0x138>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a17      	ldr	r2, [pc, #92]	; (8007288 <xPortStartScheduler+0x138>)
 800722c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007230:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007232:	4b15      	ldr	r3, [pc, #84]	; (8007288 <xPortStartScheduler+0x138>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a14      	ldr	r2, [pc, #80]	; (8007288 <xPortStartScheduler+0x138>)
 8007238:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800723c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800723e:	f000 f8dd 	bl	80073fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007242:	4b12      	ldr	r3, [pc, #72]	; (800728c <xPortStartScheduler+0x13c>)
 8007244:	2200      	movs	r2, #0
 8007246:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007248:	f000 f8fc 	bl	8007444 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800724c:	4b10      	ldr	r3, [pc, #64]	; (8007290 <xPortStartScheduler+0x140>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a0f      	ldr	r2, [pc, #60]	; (8007290 <xPortStartScheduler+0x140>)
 8007252:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007256:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007258:	f7ff ff66 	bl	8007128 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800725c:	f7ff f854 	bl	8006308 <vTaskSwitchContext>
	prvTaskExitError();
 8007260:	f7ff ff20 	bl	80070a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3718      	adds	r7, #24
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	e000ed00 	.word	0xe000ed00
 8007274:	410fc271 	.word	0x410fc271
 8007278:	410fc270 	.word	0x410fc270
 800727c:	e000e400 	.word	0xe000e400
 8007280:	200010e4 	.word	0x200010e4
 8007284:	200010e8 	.word	0x200010e8
 8007288:	e000ed20 	.word	0xe000ed20
 800728c:	20000010 	.word	0x20000010
 8007290:	e000ef34 	.word	0xe000ef34

08007294 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
	__asm volatile
 800729a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	607b      	str	r3, [r7, #4]
}
 80072ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80072ae:	4b0f      	ldr	r3, [pc, #60]	; (80072ec <vPortEnterCritical+0x58>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	3301      	adds	r3, #1
 80072b4:	4a0d      	ldr	r2, [pc, #52]	; (80072ec <vPortEnterCritical+0x58>)
 80072b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80072b8:	4b0c      	ldr	r3, [pc, #48]	; (80072ec <vPortEnterCritical+0x58>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d10f      	bne.n	80072e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80072c0:	4b0b      	ldr	r3, [pc, #44]	; (80072f0 <vPortEnterCritical+0x5c>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80072ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ce:	f383 8811 	msr	BASEPRI, r3
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	f3bf 8f4f 	dsb	sy
 80072da:	603b      	str	r3, [r7, #0]
}
 80072dc:	bf00      	nop
 80072de:	e7fe      	b.n	80072de <vPortEnterCritical+0x4a>
	}
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr
 80072ec:	20000010 	.word	0x20000010
 80072f0:	e000ed04 	.word	0xe000ed04

080072f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80072fa:	4b12      	ldr	r3, [pc, #72]	; (8007344 <vPortExitCritical+0x50>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10a      	bne.n	8007318 <vPortExitCritical+0x24>
	__asm volatile
 8007302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007306:	f383 8811 	msr	BASEPRI, r3
 800730a:	f3bf 8f6f 	isb	sy
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	607b      	str	r3, [r7, #4]
}
 8007314:	bf00      	nop
 8007316:	e7fe      	b.n	8007316 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007318:	4b0a      	ldr	r3, [pc, #40]	; (8007344 <vPortExitCritical+0x50>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	3b01      	subs	r3, #1
 800731e:	4a09      	ldr	r2, [pc, #36]	; (8007344 <vPortExitCritical+0x50>)
 8007320:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007322:	4b08      	ldr	r3, [pc, #32]	; (8007344 <vPortExitCritical+0x50>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d105      	bne.n	8007336 <vPortExitCritical+0x42>
 800732a:	2300      	movs	r3, #0
 800732c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	f383 8811 	msr	BASEPRI, r3
}
 8007334:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007336:	bf00      	nop
 8007338:	370c      	adds	r7, #12
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	20000010 	.word	0x20000010
	...

08007350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007350:	f3ef 8009 	mrs	r0, PSP
 8007354:	f3bf 8f6f 	isb	sy
 8007358:	4b15      	ldr	r3, [pc, #84]	; (80073b0 <pxCurrentTCBConst>)
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	f01e 0f10 	tst.w	lr, #16
 8007360:	bf08      	it	eq
 8007362:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007366:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800736a:	6010      	str	r0, [r2, #0]
 800736c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007370:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007374:	f380 8811 	msr	BASEPRI, r0
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	f3bf 8f6f 	isb	sy
 8007380:	f7fe ffc2 	bl	8006308 <vTaskSwitchContext>
 8007384:	f04f 0000 	mov.w	r0, #0
 8007388:	f380 8811 	msr	BASEPRI, r0
 800738c:	bc09      	pop	{r0, r3}
 800738e:	6819      	ldr	r1, [r3, #0]
 8007390:	6808      	ldr	r0, [r1, #0]
 8007392:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007396:	f01e 0f10 	tst.w	lr, #16
 800739a:	bf08      	it	eq
 800739c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80073a0:	f380 8809 	msr	PSP, r0
 80073a4:	f3bf 8f6f 	isb	sy
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	f3af 8000 	nop.w

080073b0 <pxCurrentTCBConst>:
 80073b0:	20000ab8 	.word	0x20000ab8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80073b4:	bf00      	nop
 80073b6:	bf00      	nop

080073b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
	__asm volatile
 80073be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073c2:	f383 8811 	msr	BASEPRI, r3
 80073c6:	f3bf 8f6f 	isb	sy
 80073ca:	f3bf 8f4f 	dsb	sy
 80073ce:	607b      	str	r3, [r7, #4]
}
 80073d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80073d2:	f7fe fedf 	bl	8006194 <xTaskIncrementTick>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d003      	beq.n	80073e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80073dc:	4b06      	ldr	r3, [pc, #24]	; (80073f8 <xPortSysTickHandler+0x40>)
 80073de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073e2:	601a      	str	r2, [r3, #0]
 80073e4:	2300      	movs	r3, #0
 80073e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	f383 8811 	msr	BASEPRI, r3
}
 80073ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80073f0:	bf00      	nop
 80073f2:	3708      	adds	r7, #8
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	e000ed04 	.word	0xe000ed04

080073fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80073fc:	b480      	push	{r7}
 80073fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007400:	4b0b      	ldr	r3, [pc, #44]	; (8007430 <vPortSetupTimerInterrupt+0x34>)
 8007402:	2200      	movs	r2, #0
 8007404:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007406:	4b0b      	ldr	r3, [pc, #44]	; (8007434 <vPortSetupTimerInterrupt+0x38>)
 8007408:	2200      	movs	r2, #0
 800740a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800740c:	4b0a      	ldr	r3, [pc, #40]	; (8007438 <vPortSetupTimerInterrupt+0x3c>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a0a      	ldr	r2, [pc, #40]	; (800743c <vPortSetupTimerInterrupt+0x40>)
 8007412:	fba2 2303 	umull	r2, r3, r2, r3
 8007416:	099b      	lsrs	r3, r3, #6
 8007418:	4a09      	ldr	r2, [pc, #36]	; (8007440 <vPortSetupTimerInterrupt+0x44>)
 800741a:	3b01      	subs	r3, #1
 800741c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800741e:	4b04      	ldr	r3, [pc, #16]	; (8007430 <vPortSetupTimerInterrupt+0x34>)
 8007420:	2207      	movs	r2, #7
 8007422:	601a      	str	r2, [r3, #0]
}
 8007424:	bf00      	nop
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	e000e010 	.word	0xe000e010
 8007434:	e000e018 	.word	0xe000e018
 8007438:	20000004 	.word	0x20000004
 800743c:	cccccccd 	.word	0xcccccccd
 8007440:	e000e014 	.word	0xe000e014

08007444 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007444:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007454 <vPortEnableVFP+0x10>
 8007448:	6801      	ldr	r1, [r0, #0]
 800744a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800744e:	6001      	str	r1, [r0, #0]
 8007450:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007452:	bf00      	nop
 8007454:	e000ed88 	.word	0xe000ed88

08007458 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800745e:	f3ef 8305 	mrs	r3, IPSR
 8007462:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2b0f      	cmp	r3, #15
 8007468:	d914      	bls.n	8007494 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800746a:	4a17      	ldr	r2, [pc, #92]	; (80074c8 <vPortValidateInterruptPriority+0x70>)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	4413      	add	r3, r2
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007474:	4b15      	ldr	r3, [pc, #84]	; (80074cc <vPortValidateInterruptPriority+0x74>)
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	7afa      	ldrb	r2, [r7, #11]
 800747a:	429a      	cmp	r2, r3
 800747c:	d20a      	bcs.n	8007494 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800747e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007482:	f383 8811 	msr	BASEPRI, r3
 8007486:	f3bf 8f6f 	isb	sy
 800748a:	f3bf 8f4f 	dsb	sy
 800748e:	607b      	str	r3, [r7, #4]
}
 8007490:	bf00      	nop
 8007492:	e7fe      	b.n	8007492 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007494:	4b0e      	ldr	r3, [pc, #56]	; (80074d0 <vPortValidateInterruptPriority+0x78>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800749c:	4b0d      	ldr	r3, [pc, #52]	; (80074d4 <vPortValidateInterruptPriority+0x7c>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d90a      	bls.n	80074ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80074a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a8:	f383 8811 	msr	BASEPRI, r3
 80074ac:	f3bf 8f6f 	isb	sy
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	603b      	str	r3, [r7, #0]
}
 80074b6:	bf00      	nop
 80074b8:	e7fe      	b.n	80074b8 <vPortValidateInterruptPriority+0x60>
	}
 80074ba:	bf00      	nop
 80074bc:	3714      	adds	r7, #20
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	e000e3f0 	.word	0xe000e3f0
 80074cc:	200010e4 	.word	0x200010e4
 80074d0:	e000ed0c 	.word	0xe000ed0c
 80074d4:	200010e8 	.word	0x200010e8

080074d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b08a      	sub	sp, #40	; 0x28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80074e0:	2300      	movs	r3, #0
 80074e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80074e4:	f7fe fd9a 	bl	800601c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80074e8:	4b5b      	ldr	r3, [pc, #364]	; (8007658 <pvPortMalloc+0x180>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d101      	bne.n	80074f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80074f0:	f000 f920 	bl	8007734 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80074f4:	4b59      	ldr	r3, [pc, #356]	; (800765c <pvPortMalloc+0x184>)
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4013      	ands	r3, r2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f040 8093 	bne.w	8007628 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d01d      	beq.n	8007544 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007508:	2208      	movs	r2, #8
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4413      	add	r3, r2
 800750e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f003 0307 	and.w	r3, r3, #7
 8007516:	2b00      	cmp	r3, #0
 8007518:	d014      	beq.n	8007544 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f023 0307 	bic.w	r3, r3, #7
 8007520:	3308      	adds	r3, #8
 8007522:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f003 0307 	and.w	r3, r3, #7
 800752a:	2b00      	cmp	r3, #0
 800752c:	d00a      	beq.n	8007544 <pvPortMalloc+0x6c>
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	617b      	str	r3, [r7, #20]
}
 8007540:	bf00      	nop
 8007542:	e7fe      	b.n	8007542 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d06e      	beq.n	8007628 <pvPortMalloc+0x150>
 800754a:	4b45      	ldr	r3, [pc, #276]	; (8007660 <pvPortMalloc+0x188>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	429a      	cmp	r2, r3
 8007552:	d869      	bhi.n	8007628 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007554:	4b43      	ldr	r3, [pc, #268]	; (8007664 <pvPortMalloc+0x18c>)
 8007556:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007558:	4b42      	ldr	r3, [pc, #264]	; (8007664 <pvPortMalloc+0x18c>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800755e:	e004      	b.n	800756a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007562:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	429a      	cmp	r2, r3
 8007572:	d903      	bls.n	800757c <pvPortMalloc+0xa4>
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d1f1      	bne.n	8007560 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800757c:	4b36      	ldr	r3, [pc, #216]	; (8007658 <pvPortMalloc+0x180>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007582:	429a      	cmp	r2, r3
 8007584:	d050      	beq.n	8007628 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007586:	6a3b      	ldr	r3, [r7, #32]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2208      	movs	r2, #8
 800758c:	4413      	add	r3, r2
 800758e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759a:	685a      	ldr	r2, [r3, #4]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	1ad2      	subs	r2, r2, r3
 80075a0:	2308      	movs	r3, #8
 80075a2:	005b      	lsls	r3, r3, #1
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d91f      	bls.n	80075e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80075a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4413      	add	r3, r2
 80075ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	f003 0307 	and.w	r3, r3, #7
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00a      	beq.n	80075d0 <pvPortMalloc+0xf8>
	__asm volatile
 80075ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075be:	f383 8811 	msr	BASEPRI, r3
 80075c2:	f3bf 8f6f 	isb	sy
 80075c6:	f3bf 8f4f 	dsb	sy
 80075ca:	613b      	str	r3, [r7, #16]
}
 80075cc:	bf00      	nop
 80075ce:	e7fe      	b.n	80075ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80075d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	1ad2      	subs	r2, r2, r3
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80075dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80075e2:	69b8      	ldr	r0, [r7, #24]
 80075e4:	f000 f908 	bl	80077f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80075e8:	4b1d      	ldr	r3, [pc, #116]	; (8007660 <pvPortMalloc+0x188>)
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	4a1b      	ldr	r2, [pc, #108]	; (8007660 <pvPortMalloc+0x188>)
 80075f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80075f6:	4b1a      	ldr	r3, [pc, #104]	; (8007660 <pvPortMalloc+0x188>)
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	4b1b      	ldr	r3, [pc, #108]	; (8007668 <pvPortMalloc+0x190>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	429a      	cmp	r2, r3
 8007600:	d203      	bcs.n	800760a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007602:	4b17      	ldr	r3, [pc, #92]	; (8007660 <pvPortMalloc+0x188>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a18      	ldr	r2, [pc, #96]	; (8007668 <pvPortMalloc+0x190>)
 8007608:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800760a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760c:	685a      	ldr	r2, [r3, #4]
 800760e:	4b13      	ldr	r3, [pc, #76]	; (800765c <pvPortMalloc+0x184>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	431a      	orrs	r2, r3
 8007614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007616:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761a:	2200      	movs	r2, #0
 800761c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800761e:	4b13      	ldr	r3, [pc, #76]	; (800766c <pvPortMalloc+0x194>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	3301      	adds	r3, #1
 8007624:	4a11      	ldr	r2, [pc, #68]	; (800766c <pvPortMalloc+0x194>)
 8007626:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007628:	f7fe fd06 	bl	8006038 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	f003 0307 	and.w	r3, r3, #7
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00a      	beq.n	800764c <pvPortMalloc+0x174>
	__asm volatile
 8007636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800763a:	f383 8811 	msr	BASEPRI, r3
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	f3bf 8f4f 	dsb	sy
 8007646:	60fb      	str	r3, [r7, #12]
}
 8007648:	bf00      	nop
 800764a:	e7fe      	b.n	800764a <pvPortMalloc+0x172>
	return pvReturn;
 800764c:	69fb      	ldr	r3, [r7, #28]
}
 800764e:	4618      	mov	r0, r3
 8007650:	3728      	adds	r7, #40	; 0x28
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20004cf4 	.word	0x20004cf4
 800765c:	20004d08 	.word	0x20004d08
 8007660:	20004cf8 	.word	0x20004cf8
 8007664:	20004cec 	.word	0x20004cec
 8007668:	20004cfc 	.word	0x20004cfc
 800766c:	20004d00 	.word	0x20004d00

08007670 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b086      	sub	sp, #24
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d04d      	beq.n	800771e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007682:	2308      	movs	r3, #8
 8007684:	425b      	negs	r3, r3
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	4413      	add	r3, r2
 800768a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	685a      	ldr	r2, [r3, #4]
 8007694:	4b24      	ldr	r3, [pc, #144]	; (8007728 <vPortFree+0xb8>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4013      	ands	r3, r2
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10a      	bne.n	80076b4 <vPortFree+0x44>
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	60fb      	str	r3, [r7, #12]
}
 80076b0:	bf00      	nop
 80076b2:	e7fe      	b.n	80076b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00a      	beq.n	80076d2 <vPortFree+0x62>
	__asm volatile
 80076bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	60bb      	str	r3, [r7, #8]
}
 80076ce:	bf00      	nop
 80076d0:	e7fe      	b.n	80076d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	685a      	ldr	r2, [r3, #4]
 80076d6:	4b14      	ldr	r3, [pc, #80]	; (8007728 <vPortFree+0xb8>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4013      	ands	r3, r2
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d01e      	beq.n	800771e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d11a      	bne.n	800771e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	4b0e      	ldr	r3, [pc, #56]	; (8007728 <vPortFree+0xb8>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	43db      	mvns	r3, r3
 80076f2:	401a      	ands	r2, r3
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80076f8:	f7fe fc90 	bl	800601c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	4b0a      	ldr	r3, [pc, #40]	; (800772c <vPortFree+0xbc>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4413      	add	r3, r2
 8007706:	4a09      	ldr	r2, [pc, #36]	; (800772c <vPortFree+0xbc>)
 8007708:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800770a:	6938      	ldr	r0, [r7, #16]
 800770c:	f000 f874 	bl	80077f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007710:	4b07      	ldr	r3, [pc, #28]	; (8007730 <vPortFree+0xc0>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	3301      	adds	r3, #1
 8007716:	4a06      	ldr	r2, [pc, #24]	; (8007730 <vPortFree+0xc0>)
 8007718:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800771a:	f7fe fc8d 	bl	8006038 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800771e:	bf00      	nop
 8007720:	3718      	adds	r7, #24
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	20004d08 	.word	0x20004d08
 800772c:	20004cf8 	.word	0x20004cf8
 8007730:	20004d04 	.word	0x20004d04

08007734 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800773a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800773e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007740:	4b27      	ldr	r3, [pc, #156]	; (80077e0 <prvHeapInit+0xac>)
 8007742:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f003 0307 	and.w	r3, r3, #7
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00c      	beq.n	8007768 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	3307      	adds	r3, #7
 8007752:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f023 0307 	bic.w	r3, r3, #7
 800775a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800775c:	68ba      	ldr	r2, [r7, #8]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	4a1f      	ldr	r2, [pc, #124]	; (80077e0 <prvHeapInit+0xac>)
 8007764:	4413      	add	r3, r2
 8007766:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800776c:	4a1d      	ldr	r2, [pc, #116]	; (80077e4 <prvHeapInit+0xb0>)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007772:	4b1c      	ldr	r3, [pc, #112]	; (80077e4 <prvHeapInit+0xb0>)
 8007774:	2200      	movs	r2, #0
 8007776:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	68ba      	ldr	r2, [r7, #8]
 800777c:	4413      	add	r3, r2
 800777e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007780:	2208      	movs	r2, #8
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	1a9b      	subs	r3, r3, r2
 8007786:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f023 0307 	bic.w	r3, r3, #7
 800778e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	4a15      	ldr	r2, [pc, #84]	; (80077e8 <prvHeapInit+0xb4>)
 8007794:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007796:	4b14      	ldr	r3, [pc, #80]	; (80077e8 <prvHeapInit+0xb4>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2200      	movs	r2, #0
 800779c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800779e:	4b12      	ldr	r3, [pc, #72]	; (80077e8 <prvHeapInit+0xb4>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2200      	movs	r2, #0
 80077a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	68fa      	ldr	r2, [r7, #12]
 80077ae:	1ad2      	subs	r2, r2, r3
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80077b4:	4b0c      	ldr	r3, [pc, #48]	; (80077e8 <prvHeapInit+0xb4>)
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	4a0a      	ldr	r2, [pc, #40]	; (80077ec <prvHeapInit+0xb8>)
 80077c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	4a09      	ldr	r2, [pc, #36]	; (80077f0 <prvHeapInit+0xbc>)
 80077ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80077cc:	4b09      	ldr	r3, [pc, #36]	; (80077f4 <prvHeapInit+0xc0>)
 80077ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80077d2:	601a      	str	r2, [r3, #0]
}
 80077d4:	bf00      	nop
 80077d6:	3714      	adds	r7, #20
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr
 80077e0:	200010ec 	.word	0x200010ec
 80077e4:	20004cec 	.word	0x20004cec
 80077e8:	20004cf4 	.word	0x20004cf4
 80077ec:	20004cfc 	.word	0x20004cfc
 80077f0:	20004cf8 	.word	0x20004cf8
 80077f4:	20004d08 	.word	0x20004d08

080077f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80077f8:	b480      	push	{r7}
 80077fa:	b085      	sub	sp, #20
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007800:	4b28      	ldr	r3, [pc, #160]	; (80078a4 <prvInsertBlockIntoFreeList+0xac>)
 8007802:	60fb      	str	r3, [r7, #12]
 8007804:	e002      	b.n	800780c <prvInsertBlockIntoFreeList+0x14>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	60fb      	str	r3, [r7, #12]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	687a      	ldr	r2, [r7, #4]
 8007812:	429a      	cmp	r2, r3
 8007814:	d8f7      	bhi.n	8007806 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	4413      	add	r3, r2
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	429a      	cmp	r2, r3
 8007826:	d108      	bne.n	800783a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	685a      	ldr	r2, [r3, #4]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	441a      	add	r2, r3
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	441a      	add	r2, r3
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	429a      	cmp	r2, r3
 800784c:	d118      	bne.n	8007880 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	4b15      	ldr	r3, [pc, #84]	; (80078a8 <prvInsertBlockIntoFreeList+0xb0>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	429a      	cmp	r2, r3
 8007858:	d00d      	beq.n	8007876 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685a      	ldr	r2, [r3, #4]
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	441a      	add	r2, r3
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	601a      	str	r2, [r3, #0]
 8007874:	e008      	b.n	8007888 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007876:	4b0c      	ldr	r3, [pc, #48]	; (80078a8 <prvInsertBlockIntoFreeList+0xb0>)
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	601a      	str	r2, [r3, #0]
 800787e:	e003      	b.n	8007888 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	429a      	cmp	r2, r3
 800788e:	d002      	beq.n	8007896 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007896:	bf00      	nop
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	20004cec 	.word	0x20004cec
 80078a8:	20004cf4 	.word	0x20004cf4

080078ac <__errno>:
 80078ac:	4b01      	ldr	r3, [pc, #4]	; (80078b4 <__errno+0x8>)
 80078ae:	6818      	ldr	r0, [r3, #0]
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop
 80078b4:	20000014 	.word	0x20000014

080078b8 <__libc_init_array>:
 80078b8:	b570      	push	{r4, r5, r6, lr}
 80078ba:	4d0d      	ldr	r5, [pc, #52]	; (80078f0 <__libc_init_array+0x38>)
 80078bc:	4c0d      	ldr	r4, [pc, #52]	; (80078f4 <__libc_init_array+0x3c>)
 80078be:	1b64      	subs	r4, r4, r5
 80078c0:	10a4      	asrs	r4, r4, #2
 80078c2:	2600      	movs	r6, #0
 80078c4:	42a6      	cmp	r6, r4
 80078c6:	d109      	bne.n	80078dc <__libc_init_array+0x24>
 80078c8:	4d0b      	ldr	r5, [pc, #44]	; (80078f8 <__libc_init_array+0x40>)
 80078ca:	4c0c      	ldr	r4, [pc, #48]	; (80078fc <__libc_init_array+0x44>)
 80078cc:	f002 fdc4 	bl	800a458 <_init>
 80078d0:	1b64      	subs	r4, r4, r5
 80078d2:	10a4      	asrs	r4, r4, #2
 80078d4:	2600      	movs	r6, #0
 80078d6:	42a6      	cmp	r6, r4
 80078d8:	d105      	bne.n	80078e6 <__libc_init_array+0x2e>
 80078da:	bd70      	pop	{r4, r5, r6, pc}
 80078dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80078e0:	4798      	blx	r3
 80078e2:	3601      	adds	r6, #1
 80078e4:	e7ee      	b.n	80078c4 <__libc_init_array+0xc>
 80078e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80078ea:	4798      	blx	r3
 80078ec:	3601      	adds	r6, #1
 80078ee:	e7f2      	b.n	80078d6 <__libc_init_array+0x1e>
 80078f0:	0800a914 	.word	0x0800a914
 80078f4:	0800a914 	.word	0x0800a914
 80078f8:	0800a914 	.word	0x0800a914
 80078fc:	0800a918 	.word	0x0800a918

08007900 <memcpy>:
 8007900:	440a      	add	r2, r1
 8007902:	4291      	cmp	r1, r2
 8007904:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007908:	d100      	bne.n	800790c <memcpy+0xc>
 800790a:	4770      	bx	lr
 800790c:	b510      	push	{r4, lr}
 800790e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007916:	4291      	cmp	r1, r2
 8007918:	d1f9      	bne.n	800790e <memcpy+0xe>
 800791a:	bd10      	pop	{r4, pc}

0800791c <memset>:
 800791c:	4402      	add	r2, r0
 800791e:	4603      	mov	r3, r0
 8007920:	4293      	cmp	r3, r2
 8007922:	d100      	bne.n	8007926 <memset+0xa>
 8007924:	4770      	bx	lr
 8007926:	f803 1b01 	strb.w	r1, [r3], #1
 800792a:	e7f9      	b.n	8007920 <memset+0x4>

0800792c <__cvt>:
 800792c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007930:	ec55 4b10 	vmov	r4, r5, d0
 8007934:	2d00      	cmp	r5, #0
 8007936:	460e      	mov	r6, r1
 8007938:	4619      	mov	r1, r3
 800793a:	462b      	mov	r3, r5
 800793c:	bfbb      	ittet	lt
 800793e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007942:	461d      	movlt	r5, r3
 8007944:	2300      	movge	r3, #0
 8007946:	232d      	movlt	r3, #45	; 0x2d
 8007948:	700b      	strb	r3, [r1, #0]
 800794a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800794c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007950:	4691      	mov	r9, r2
 8007952:	f023 0820 	bic.w	r8, r3, #32
 8007956:	bfbc      	itt	lt
 8007958:	4622      	movlt	r2, r4
 800795a:	4614      	movlt	r4, r2
 800795c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007960:	d005      	beq.n	800796e <__cvt+0x42>
 8007962:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007966:	d100      	bne.n	800796a <__cvt+0x3e>
 8007968:	3601      	adds	r6, #1
 800796a:	2102      	movs	r1, #2
 800796c:	e000      	b.n	8007970 <__cvt+0x44>
 800796e:	2103      	movs	r1, #3
 8007970:	ab03      	add	r3, sp, #12
 8007972:	9301      	str	r3, [sp, #4]
 8007974:	ab02      	add	r3, sp, #8
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	ec45 4b10 	vmov	d0, r4, r5
 800797c:	4653      	mov	r3, sl
 800797e:	4632      	mov	r2, r6
 8007980:	f000 fe1a 	bl	80085b8 <_dtoa_r>
 8007984:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007988:	4607      	mov	r7, r0
 800798a:	d102      	bne.n	8007992 <__cvt+0x66>
 800798c:	f019 0f01 	tst.w	r9, #1
 8007990:	d022      	beq.n	80079d8 <__cvt+0xac>
 8007992:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007996:	eb07 0906 	add.w	r9, r7, r6
 800799a:	d110      	bne.n	80079be <__cvt+0x92>
 800799c:	783b      	ldrb	r3, [r7, #0]
 800799e:	2b30      	cmp	r3, #48	; 0x30
 80079a0:	d10a      	bne.n	80079b8 <__cvt+0x8c>
 80079a2:	2200      	movs	r2, #0
 80079a4:	2300      	movs	r3, #0
 80079a6:	4620      	mov	r0, r4
 80079a8:	4629      	mov	r1, r5
 80079aa:	f7f9 f895 	bl	8000ad8 <__aeabi_dcmpeq>
 80079ae:	b918      	cbnz	r0, 80079b8 <__cvt+0x8c>
 80079b0:	f1c6 0601 	rsb	r6, r6, #1
 80079b4:	f8ca 6000 	str.w	r6, [sl]
 80079b8:	f8da 3000 	ldr.w	r3, [sl]
 80079bc:	4499      	add	r9, r3
 80079be:	2200      	movs	r2, #0
 80079c0:	2300      	movs	r3, #0
 80079c2:	4620      	mov	r0, r4
 80079c4:	4629      	mov	r1, r5
 80079c6:	f7f9 f887 	bl	8000ad8 <__aeabi_dcmpeq>
 80079ca:	b108      	cbz	r0, 80079d0 <__cvt+0xa4>
 80079cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80079d0:	2230      	movs	r2, #48	; 0x30
 80079d2:	9b03      	ldr	r3, [sp, #12]
 80079d4:	454b      	cmp	r3, r9
 80079d6:	d307      	bcc.n	80079e8 <__cvt+0xbc>
 80079d8:	9b03      	ldr	r3, [sp, #12]
 80079da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079dc:	1bdb      	subs	r3, r3, r7
 80079de:	4638      	mov	r0, r7
 80079e0:	6013      	str	r3, [r2, #0]
 80079e2:	b004      	add	sp, #16
 80079e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e8:	1c59      	adds	r1, r3, #1
 80079ea:	9103      	str	r1, [sp, #12]
 80079ec:	701a      	strb	r2, [r3, #0]
 80079ee:	e7f0      	b.n	80079d2 <__cvt+0xa6>

080079f0 <__exponent>:
 80079f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079f2:	4603      	mov	r3, r0
 80079f4:	2900      	cmp	r1, #0
 80079f6:	bfb8      	it	lt
 80079f8:	4249      	neglt	r1, r1
 80079fa:	f803 2b02 	strb.w	r2, [r3], #2
 80079fe:	bfb4      	ite	lt
 8007a00:	222d      	movlt	r2, #45	; 0x2d
 8007a02:	222b      	movge	r2, #43	; 0x2b
 8007a04:	2909      	cmp	r1, #9
 8007a06:	7042      	strb	r2, [r0, #1]
 8007a08:	dd2a      	ble.n	8007a60 <__exponent+0x70>
 8007a0a:	f10d 0407 	add.w	r4, sp, #7
 8007a0e:	46a4      	mov	ip, r4
 8007a10:	270a      	movs	r7, #10
 8007a12:	46a6      	mov	lr, r4
 8007a14:	460a      	mov	r2, r1
 8007a16:	fb91 f6f7 	sdiv	r6, r1, r7
 8007a1a:	fb07 1516 	mls	r5, r7, r6, r1
 8007a1e:	3530      	adds	r5, #48	; 0x30
 8007a20:	2a63      	cmp	r2, #99	; 0x63
 8007a22:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8007a26:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007a2a:	4631      	mov	r1, r6
 8007a2c:	dcf1      	bgt.n	8007a12 <__exponent+0x22>
 8007a2e:	3130      	adds	r1, #48	; 0x30
 8007a30:	f1ae 0502 	sub.w	r5, lr, #2
 8007a34:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007a38:	1c44      	adds	r4, r0, #1
 8007a3a:	4629      	mov	r1, r5
 8007a3c:	4561      	cmp	r1, ip
 8007a3e:	d30a      	bcc.n	8007a56 <__exponent+0x66>
 8007a40:	f10d 0209 	add.w	r2, sp, #9
 8007a44:	eba2 020e 	sub.w	r2, r2, lr
 8007a48:	4565      	cmp	r5, ip
 8007a4a:	bf88      	it	hi
 8007a4c:	2200      	movhi	r2, #0
 8007a4e:	4413      	add	r3, r2
 8007a50:	1a18      	subs	r0, r3, r0
 8007a52:	b003      	add	sp, #12
 8007a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a5a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007a5e:	e7ed      	b.n	8007a3c <__exponent+0x4c>
 8007a60:	2330      	movs	r3, #48	; 0x30
 8007a62:	3130      	adds	r1, #48	; 0x30
 8007a64:	7083      	strb	r3, [r0, #2]
 8007a66:	70c1      	strb	r1, [r0, #3]
 8007a68:	1d03      	adds	r3, r0, #4
 8007a6a:	e7f1      	b.n	8007a50 <__exponent+0x60>

08007a6c <_printf_float>:
 8007a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a70:	ed2d 8b02 	vpush	{d8}
 8007a74:	b08d      	sub	sp, #52	; 0x34
 8007a76:	460c      	mov	r4, r1
 8007a78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a7c:	4616      	mov	r6, r2
 8007a7e:	461f      	mov	r7, r3
 8007a80:	4605      	mov	r5, r0
 8007a82:	f001 fd3f 	bl	8009504 <_localeconv_r>
 8007a86:	f8d0 a000 	ldr.w	sl, [r0]
 8007a8a:	4650      	mov	r0, sl
 8007a8c:	f7f8 fba8 	bl	80001e0 <strlen>
 8007a90:	2300      	movs	r3, #0
 8007a92:	930a      	str	r3, [sp, #40]	; 0x28
 8007a94:	6823      	ldr	r3, [r4, #0]
 8007a96:	9305      	str	r3, [sp, #20]
 8007a98:	f8d8 3000 	ldr.w	r3, [r8]
 8007a9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007aa0:	3307      	adds	r3, #7
 8007aa2:	f023 0307 	bic.w	r3, r3, #7
 8007aa6:	f103 0208 	add.w	r2, r3, #8
 8007aaa:	f8c8 2000 	str.w	r2, [r8]
 8007aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007ab6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007aba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007abe:	9307      	str	r3, [sp, #28]
 8007ac0:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ac4:	ee08 0a10 	vmov	s16, r0
 8007ac8:	4b9f      	ldr	r3, [pc, #636]	; (8007d48 <_printf_float+0x2dc>)
 8007aca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ace:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ad2:	f7f9 f833 	bl	8000b3c <__aeabi_dcmpun>
 8007ad6:	bb88      	cbnz	r0, 8007b3c <_printf_float+0xd0>
 8007ad8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007adc:	4b9a      	ldr	r3, [pc, #616]	; (8007d48 <_printf_float+0x2dc>)
 8007ade:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ae2:	f7f9 f80d 	bl	8000b00 <__aeabi_dcmple>
 8007ae6:	bb48      	cbnz	r0, 8007b3c <_printf_float+0xd0>
 8007ae8:	2200      	movs	r2, #0
 8007aea:	2300      	movs	r3, #0
 8007aec:	4640      	mov	r0, r8
 8007aee:	4649      	mov	r1, r9
 8007af0:	f7f8 fffc 	bl	8000aec <__aeabi_dcmplt>
 8007af4:	b110      	cbz	r0, 8007afc <_printf_float+0x90>
 8007af6:	232d      	movs	r3, #45	; 0x2d
 8007af8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007afc:	4b93      	ldr	r3, [pc, #588]	; (8007d4c <_printf_float+0x2e0>)
 8007afe:	4894      	ldr	r0, [pc, #592]	; (8007d50 <_printf_float+0x2e4>)
 8007b00:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007b04:	bf94      	ite	ls
 8007b06:	4698      	movls	r8, r3
 8007b08:	4680      	movhi	r8, r0
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	6123      	str	r3, [r4, #16]
 8007b0e:	9b05      	ldr	r3, [sp, #20]
 8007b10:	f023 0204 	bic.w	r2, r3, #4
 8007b14:	6022      	str	r2, [r4, #0]
 8007b16:	f04f 0900 	mov.w	r9, #0
 8007b1a:	9700      	str	r7, [sp, #0]
 8007b1c:	4633      	mov	r3, r6
 8007b1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b20:	4621      	mov	r1, r4
 8007b22:	4628      	mov	r0, r5
 8007b24:	f000 f9d8 	bl	8007ed8 <_printf_common>
 8007b28:	3001      	adds	r0, #1
 8007b2a:	f040 8090 	bne.w	8007c4e <_printf_float+0x1e2>
 8007b2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b32:	b00d      	add	sp, #52	; 0x34
 8007b34:	ecbd 8b02 	vpop	{d8}
 8007b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b3c:	4642      	mov	r2, r8
 8007b3e:	464b      	mov	r3, r9
 8007b40:	4640      	mov	r0, r8
 8007b42:	4649      	mov	r1, r9
 8007b44:	f7f8 fffa 	bl	8000b3c <__aeabi_dcmpun>
 8007b48:	b140      	cbz	r0, 8007b5c <_printf_float+0xf0>
 8007b4a:	464b      	mov	r3, r9
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	bfbc      	itt	lt
 8007b50:	232d      	movlt	r3, #45	; 0x2d
 8007b52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007b56:	487f      	ldr	r0, [pc, #508]	; (8007d54 <_printf_float+0x2e8>)
 8007b58:	4b7f      	ldr	r3, [pc, #508]	; (8007d58 <_printf_float+0x2ec>)
 8007b5a:	e7d1      	b.n	8007b00 <_printf_float+0x94>
 8007b5c:	6863      	ldr	r3, [r4, #4]
 8007b5e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007b62:	9206      	str	r2, [sp, #24]
 8007b64:	1c5a      	adds	r2, r3, #1
 8007b66:	d13f      	bne.n	8007be8 <_printf_float+0x17c>
 8007b68:	2306      	movs	r3, #6
 8007b6a:	6063      	str	r3, [r4, #4]
 8007b6c:	9b05      	ldr	r3, [sp, #20]
 8007b6e:	6861      	ldr	r1, [r4, #4]
 8007b70:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007b74:	2300      	movs	r3, #0
 8007b76:	9303      	str	r3, [sp, #12]
 8007b78:	ab0a      	add	r3, sp, #40	; 0x28
 8007b7a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007b7e:	ab09      	add	r3, sp, #36	; 0x24
 8007b80:	ec49 8b10 	vmov	d0, r8, r9
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	6022      	str	r2, [r4, #0]
 8007b88:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	f7ff fecd 	bl	800792c <__cvt>
 8007b92:	9b06      	ldr	r3, [sp, #24]
 8007b94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b96:	2b47      	cmp	r3, #71	; 0x47
 8007b98:	4680      	mov	r8, r0
 8007b9a:	d108      	bne.n	8007bae <_printf_float+0x142>
 8007b9c:	1cc8      	adds	r0, r1, #3
 8007b9e:	db02      	blt.n	8007ba6 <_printf_float+0x13a>
 8007ba0:	6863      	ldr	r3, [r4, #4]
 8007ba2:	4299      	cmp	r1, r3
 8007ba4:	dd41      	ble.n	8007c2a <_printf_float+0x1be>
 8007ba6:	f1ab 0b02 	sub.w	fp, fp, #2
 8007baa:	fa5f fb8b 	uxtb.w	fp, fp
 8007bae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007bb2:	d820      	bhi.n	8007bf6 <_printf_float+0x18a>
 8007bb4:	3901      	subs	r1, #1
 8007bb6:	465a      	mov	r2, fp
 8007bb8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007bbc:	9109      	str	r1, [sp, #36]	; 0x24
 8007bbe:	f7ff ff17 	bl	80079f0 <__exponent>
 8007bc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bc4:	1813      	adds	r3, r2, r0
 8007bc6:	2a01      	cmp	r2, #1
 8007bc8:	4681      	mov	r9, r0
 8007bca:	6123      	str	r3, [r4, #16]
 8007bcc:	dc02      	bgt.n	8007bd4 <_printf_float+0x168>
 8007bce:	6822      	ldr	r2, [r4, #0]
 8007bd0:	07d2      	lsls	r2, r2, #31
 8007bd2:	d501      	bpl.n	8007bd8 <_printf_float+0x16c>
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	6123      	str	r3, [r4, #16]
 8007bd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d09c      	beq.n	8007b1a <_printf_float+0xae>
 8007be0:	232d      	movs	r3, #45	; 0x2d
 8007be2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007be6:	e798      	b.n	8007b1a <_printf_float+0xae>
 8007be8:	9a06      	ldr	r2, [sp, #24]
 8007bea:	2a47      	cmp	r2, #71	; 0x47
 8007bec:	d1be      	bne.n	8007b6c <_printf_float+0x100>
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d1bc      	bne.n	8007b6c <_printf_float+0x100>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e7b9      	b.n	8007b6a <_printf_float+0xfe>
 8007bf6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007bfa:	d118      	bne.n	8007c2e <_printf_float+0x1c2>
 8007bfc:	2900      	cmp	r1, #0
 8007bfe:	6863      	ldr	r3, [r4, #4]
 8007c00:	dd0b      	ble.n	8007c1a <_printf_float+0x1ae>
 8007c02:	6121      	str	r1, [r4, #16]
 8007c04:	b913      	cbnz	r3, 8007c0c <_printf_float+0x1a0>
 8007c06:	6822      	ldr	r2, [r4, #0]
 8007c08:	07d0      	lsls	r0, r2, #31
 8007c0a:	d502      	bpl.n	8007c12 <_printf_float+0x1a6>
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	440b      	add	r3, r1
 8007c10:	6123      	str	r3, [r4, #16]
 8007c12:	65a1      	str	r1, [r4, #88]	; 0x58
 8007c14:	f04f 0900 	mov.w	r9, #0
 8007c18:	e7de      	b.n	8007bd8 <_printf_float+0x16c>
 8007c1a:	b913      	cbnz	r3, 8007c22 <_printf_float+0x1b6>
 8007c1c:	6822      	ldr	r2, [r4, #0]
 8007c1e:	07d2      	lsls	r2, r2, #31
 8007c20:	d501      	bpl.n	8007c26 <_printf_float+0x1ba>
 8007c22:	3302      	adds	r3, #2
 8007c24:	e7f4      	b.n	8007c10 <_printf_float+0x1a4>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e7f2      	b.n	8007c10 <_printf_float+0x1a4>
 8007c2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007c2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c30:	4299      	cmp	r1, r3
 8007c32:	db05      	blt.n	8007c40 <_printf_float+0x1d4>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	6121      	str	r1, [r4, #16]
 8007c38:	07d8      	lsls	r0, r3, #31
 8007c3a:	d5ea      	bpl.n	8007c12 <_printf_float+0x1a6>
 8007c3c:	1c4b      	adds	r3, r1, #1
 8007c3e:	e7e7      	b.n	8007c10 <_printf_float+0x1a4>
 8007c40:	2900      	cmp	r1, #0
 8007c42:	bfd4      	ite	le
 8007c44:	f1c1 0202 	rsble	r2, r1, #2
 8007c48:	2201      	movgt	r2, #1
 8007c4a:	4413      	add	r3, r2
 8007c4c:	e7e0      	b.n	8007c10 <_printf_float+0x1a4>
 8007c4e:	6823      	ldr	r3, [r4, #0]
 8007c50:	055a      	lsls	r2, r3, #21
 8007c52:	d407      	bmi.n	8007c64 <_printf_float+0x1f8>
 8007c54:	6923      	ldr	r3, [r4, #16]
 8007c56:	4642      	mov	r2, r8
 8007c58:	4631      	mov	r1, r6
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	47b8      	blx	r7
 8007c5e:	3001      	adds	r0, #1
 8007c60:	d12c      	bne.n	8007cbc <_printf_float+0x250>
 8007c62:	e764      	b.n	8007b2e <_printf_float+0xc2>
 8007c64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c68:	f240 80e0 	bls.w	8007e2c <_printf_float+0x3c0>
 8007c6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c70:	2200      	movs	r2, #0
 8007c72:	2300      	movs	r3, #0
 8007c74:	f7f8 ff30 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	d034      	beq.n	8007ce6 <_printf_float+0x27a>
 8007c7c:	4a37      	ldr	r2, [pc, #220]	; (8007d5c <_printf_float+0x2f0>)
 8007c7e:	2301      	movs	r3, #1
 8007c80:	4631      	mov	r1, r6
 8007c82:	4628      	mov	r0, r5
 8007c84:	47b8      	blx	r7
 8007c86:	3001      	adds	r0, #1
 8007c88:	f43f af51 	beq.w	8007b2e <_printf_float+0xc2>
 8007c8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c90:	429a      	cmp	r2, r3
 8007c92:	db02      	blt.n	8007c9a <_printf_float+0x22e>
 8007c94:	6823      	ldr	r3, [r4, #0]
 8007c96:	07d8      	lsls	r0, r3, #31
 8007c98:	d510      	bpl.n	8007cbc <_printf_float+0x250>
 8007c9a:	ee18 3a10 	vmov	r3, s16
 8007c9e:	4652      	mov	r2, sl
 8007ca0:	4631      	mov	r1, r6
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	47b8      	blx	r7
 8007ca6:	3001      	adds	r0, #1
 8007ca8:	f43f af41 	beq.w	8007b2e <_printf_float+0xc2>
 8007cac:	f04f 0800 	mov.w	r8, #0
 8007cb0:	f104 091a 	add.w	r9, r4, #26
 8007cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	4543      	cmp	r3, r8
 8007cba:	dc09      	bgt.n	8007cd0 <_printf_float+0x264>
 8007cbc:	6823      	ldr	r3, [r4, #0]
 8007cbe:	079b      	lsls	r3, r3, #30
 8007cc0:	f100 8105 	bmi.w	8007ece <_printf_float+0x462>
 8007cc4:	68e0      	ldr	r0, [r4, #12]
 8007cc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cc8:	4298      	cmp	r0, r3
 8007cca:	bfb8      	it	lt
 8007ccc:	4618      	movlt	r0, r3
 8007cce:	e730      	b.n	8007b32 <_printf_float+0xc6>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	464a      	mov	r2, r9
 8007cd4:	4631      	mov	r1, r6
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	47b8      	blx	r7
 8007cda:	3001      	adds	r0, #1
 8007cdc:	f43f af27 	beq.w	8007b2e <_printf_float+0xc2>
 8007ce0:	f108 0801 	add.w	r8, r8, #1
 8007ce4:	e7e6      	b.n	8007cb4 <_printf_float+0x248>
 8007ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	dc39      	bgt.n	8007d60 <_printf_float+0x2f4>
 8007cec:	4a1b      	ldr	r2, [pc, #108]	; (8007d5c <_printf_float+0x2f0>)
 8007cee:	2301      	movs	r3, #1
 8007cf0:	4631      	mov	r1, r6
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	47b8      	blx	r7
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	f43f af19 	beq.w	8007b2e <_printf_float+0xc2>
 8007cfc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d00:	4313      	orrs	r3, r2
 8007d02:	d102      	bne.n	8007d0a <_printf_float+0x29e>
 8007d04:	6823      	ldr	r3, [r4, #0]
 8007d06:	07d9      	lsls	r1, r3, #31
 8007d08:	d5d8      	bpl.n	8007cbc <_printf_float+0x250>
 8007d0a:	ee18 3a10 	vmov	r3, s16
 8007d0e:	4652      	mov	r2, sl
 8007d10:	4631      	mov	r1, r6
 8007d12:	4628      	mov	r0, r5
 8007d14:	47b8      	blx	r7
 8007d16:	3001      	adds	r0, #1
 8007d18:	f43f af09 	beq.w	8007b2e <_printf_float+0xc2>
 8007d1c:	f04f 0900 	mov.w	r9, #0
 8007d20:	f104 0a1a 	add.w	sl, r4, #26
 8007d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d26:	425b      	negs	r3, r3
 8007d28:	454b      	cmp	r3, r9
 8007d2a:	dc01      	bgt.n	8007d30 <_printf_float+0x2c4>
 8007d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d2e:	e792      	b.n	8007c56 <_printf_float+0x1ea>
 8007d30:	2301      	movs	r3, #1
 8007d32:	4652      	mov	r2, sl
 8007d34:	4631      	mov	r1, r6
 8007d36:	4628      	mov	r0, r5
 8007d38:	47b8      	blx	r7
 8007d3a:	3001      	adds	r0, #1
 8007d3c:	f43f aef7 	beq.w	8007b2e <_printf_float+0xc2>
 8007d40:	f109 0901 	add.w	r9, r9, #1
 8007d44:	e7ee      	b.n	8007d24 <_printf_float+0x2b8>
 8007d46:	bf00      	nop
 8007d48:	7fefffff 	.word	0x7fefffff
 8007d4c:	0800a538 	.word	0x0800a538
 8007d50:	0800a53c 	.word	0x0800a53c
 8007d54:	0800a544 	.word	0x0800a544
 8007d58:	0800a540 	.word	0x0800a540
 8007d5c:	0800a548 	.word	0x0800a548
 8007d60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d64:	429a      	cmp	r2, r3
 8007d66:	bfa8      	it	ge
 8007d68:	461a      	movge	r2, r3
 8007d6a:	2a00      	cmp	r2, #0
 8007d6c:	4691      	mov	r9, r2
 8007d6e:	dc37      	bgt.n	8007de0 <_printf_float+0x374>
 8007d70:	f04f 0b00 	mov.w	fp, #0
 8007d74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d78:	f104 021a 	add.w	r2, r4, #26
 8007d7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d7e:	9305      	str	r3, [sp, #20]
 8007d80:	eba3 0309 	sub.w	r3, r3, r9
 8007d84:	455b      	cmp	r3, fp
 8007d86:	dc33      	bgt.n	8007df0 <_printf_float+0x384>
 8007d88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	db3b      	blt.n	8007e08 <_printf_float+0x39c>
 8007d90:	6823      	ldr	r3, [r4, #0]
 8007d92:	07da      	lsls	r2, r3, #31
 8007d94:	d438      	bmi.n	8007e08 <_printf_float+0x39c>
 8007d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d98:	9a05      	ldr	r2, [sp, #20]
 8007d9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d9c:	1a9a      	subs	r2, r3, r2
 8007d9e:	eba3 0901 	sub.w	r9, r3, r1
 8007da2:	4591      	cmp	r9, r2
 8007da4:	bfa8      	it	ge
 8007da6:	4691      	movge	r9, r2
 8007da8:	f1b9 0f00 	cmp.w	r9, #0
 8007dac:	dc35      	bgt.n	8007e1a <_printf_float+0x3ae>
 8007dae:	f04f 0800 	mov.w	r8, #0
 8007db2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007db6:	f104 0a1a 	add.w	sl, r4, #26
 8007dba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007dbe:	1a9b      	subs	r3, r3, r2
 8007dc0:	eba3 0309 	sub.w	r3, r3, r9
 8007dc4:	4543      	cmp	r3, r8
 8007dc6:	f77f af79 	ble.w	8007cbc <_printf_float+0x250>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	4652      	mov	r2, sl
 8007dce:	4631      	mov	r1, r6
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	47b8      	blx	r7
 8007dd4:	3001      	adds	r0, #1
 8007dd6:	f43f aeaa 	beq.w	8007b2e <_printf_float+0xc2>
 8007dda:	f108 0801 	add.w	r8, r8, #1
 8007dde:	e7ec      	b.n	8007dba <_printf_float+0x34e>
 8007de0:	4613      	mov	r3, r2
 8007de2:	4631      	mov	r1, r6
 8007de4:	4642      	mov	r2, r8
 8007de6:	4628      	mov	r0, r5
 8007de8:	47b8      	blx	r7
 8007dea:	3001      	adds	r0, #1
 8007dec:	d1c0      	bne.n	8007d70 <_printf_float+0x304>
 8007dee:	e69e      	b.n	8007b2e <_printf_float+0xc2>
 8007df0:	2301      	movs	r3, #1
 8007df2:	4631      	mov	r1, r6
 8007df4:	4628      	mov	r0, r5
 8007df6:	9205      	str	r2, [sp, #20]
 8007df8:	47b8      	blx	r7
 8007dfa:	3001      	adds	r0, #1
 8007dfc:	f43f ae97 	beq.w	8007b2e <_printf_float+0xc2>
 8007e00:	9a05      	ldr	r2, [sp, #20]
 8007e02:	f10b 0b01 	add.w	fp, fp, #1
 8007e06:	e7b9      	b.n	8007d7c <_printf_float+0x310>
 8007e08:	ee18 3a10 	vmov	r3, s16
 8007e0c:	4652      	mov	r2, sl
 8007e0e:	4631      	mov	r1, r6
 8007e10:	4628      	mov	r0, r5
 8007e12:	47b8      	blx	r7
 8007e14:	3001      	adds	r0, #1
 8007e16:	d1be      	bne.n	8007d96 <_printf_float+0x32a>
 8007e18:	e689      	b.n	8007b2e <_printf_float+0xc2>
 8007e1a:	9a05      	ldr	r2, [sp, #20]
 8007e1c:	464b      	mov	r3, r9
 8007e1e:	4442      	add	r2, r8
 8007e20:	4631      	mov	r1, r6
 8007e22:	4628      	mov	r0, r5
 8007e24:	47b8      	blx	r7
 8007e26:	3001      	adds	r0, #1
 8007e28:	d1c1      	bne.n	8007dae <_printf_float+0x342>
 8007e2a:	e680      	b.n	8007b2e <_printf_float+0xc2>
 8007e2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e2e:	2a01      	cmp	r2, #1
 8007e30:	dc01      	bgt.n	8007e36 <_printf_float+0x3ca>
 8007e32:	07db      	lsls	r3, r3, #31
 8007e34:	d538      	bpl.n	8007ea8 <_printf_float+0x43c>
 8007e36:	2301      	movs	r3, #1
 8007e38:	4642      	mov	r2, r8
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	47b8      	blx	r7
 8007e40:	3001      	adds	r0, #1
 8007e42:	f43f ae74 	beq.w	8007b2e <_printf_float+0xc2>
 8007e46:	ee18 3a10 	vmov	r3, s16
 8007e4a:	4652      	mov	r2, sl
 8007e4c:	4631      	mov	r1, r6
 8007e4e:	4628      	mov	r0, r5
 8007e50:	47b8      	blx	r7
 8007e52:	3001      	adds	r0, #1
 8007e54:	f43f ae6b 	beq.w	8007b2e <_printf_float+0xc2>
 8007e58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2300      	movs	r3, #0
 8007e60:	f7f8 fe3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e64:	b9d8      	cbnz	r0, 8007e9e <_printf_float+0x432>
 8007e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e68:	f108 0201 	add.w	r2, r8, #1
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	4631      	mov	r1, r6
 8007e70:	4628      	mov	r0, r5
 8007e72:	47b8      	blx	r7
 8007e74:	3001      	adds	r0, #1
 8007e76:	d10e      	bne.n	8007e96 <_printf_float+0x42a>
 8007e78:	e659      	b.n	8007b2e <_printf_float+0xc2>
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	4652      	mov	r2, sl
 8007e7e:	4631      	mov	r1, r6
 8007e80:	4628      	mov	r0, r5
 8007e82:	47b8      	blx	r7
 8007e84:	3001      	adds	r0, #1
 8007e86:	f43f ae52 	beq.w	8007b2e <_printf_float+0xc2>
 8007e8a:	f108 0801 	add.w	r8, r8, #1
 8007e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e90:	3b01      	subs	r3, #1
 8007e92:	4543      	cmp	r3, r8
 8007e94:	dcf1      	bgt.n	8007e7a <_printf_float+0x40e>
 8007e96:	464b      	mov	r3, r9
 8007e98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e9c:	e6dc      	b.n	8007c58 <_printf_float+0x1ec>
 8007e9e:	f04f 0800 	mov.w	r8, #0
 8007ea2:	f104 0a1a 	add.w	sl, r4, #26
 8007ea6:	e7f2      	b.n	8007e8e <_printf_float+0x422>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	4642      	mov	r2, r8
 8007eac:	e7df      	b.n	8007e6e <_printf_float+0x402>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	464a      	mov	r2, r9
 8007eb2:	4631      	mov	r1, r6
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	47b8      	blx	r7
 8007eb8:	3001      	adds	r0, #1
 8007eba:	f43f ae38 	beq.w	8007b2e <_printf_float+0xc2>
 8007ebe:	f108 0801 	add.w	r8, r8, #1
 8007ec2:	68e3      	ldr	r3, [r4, #12]
 8007ec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ec6:	1a5b      	subs	r3, r3, r1
 8007ec8:	4543      	cmp	r3, r8
 8007eca:	dcf0      	bgt.n	8007eae <_printf_float+0x442>
 8007ecc:	e6fa      	b.n	8007cc4 <_printf_float+0x258>
 8007ece:	f04f 0800 	mov.w	r8, #0
 8007ed2:	f104 0919 	add.w	r9, r4, #25
 8007ed6:	e7f4      	b.n	8007ec2 <_printf_float+0x456>

08007ed8 <_printf_common>:
 8007ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007edc:	4616      	mov	r6, r2
 8007ede:	4699      	mov	r9, r3
 8007ee0:	688a      	ldr	r2, [r1, #8]
 8007ee2:	690b      	ldr	r3, [r1, #16]
 8007ee4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	bfb8      	it	lt
 8007eec:	4613      	movlt	r3, r2
 8007eee:	6033      	str	r3, [r6, #0]
 8007ef0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ef4:	4607      	mov	r7, r0
 8007ef6:	460c      	mov	r4, r1
 8007ef8:	b10a      	cbz	r2, 8007efe <_printf_common+0x26>
 8007efa:	3301      	adds	r3, #1
 8007efc:	6033      	str	r3, [r6, #0]
 8007efe:	6823      	ldr	r3, [r4, #0]
 8007f00:	0699      	lsls	r1, r3, #26
 8007f02:	bf42      	ittt	mi
 8007f04:	6833      	ldrmi	r3, [r6, #0]
 8007f06:	3302      	addmi	r3, #2
 8007f08:	6033      	strmi	r3, [r6, #0]
 8007f0a:	6825      	ldr	r5, [r4, #0]
 8007f0c:	f015 0506 	ands.w	r5, r5, #6
 8007f10:	d106      	bne.n	8007f20 <_printf_common+0x48>
 8007f12:	f104 0a19 	add.w	sl, r4, #25
 8007f16:	68e3      	ldr	r3, [r4, #12]
 8007f18:	6832      	ldr	r2, [r6, #0]
 8007f1a:	1a9b      	subs	r3, r3, r2
 8007f1c:	42ab      	cmp	r3, r5
 8007f1e:	dc26      	bgt.n	8007f6e <_printf_common+0x96>
 8007f20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f24:	1e13      	subs	r3, r2, #0
 8007f26:	6822      	ldr	r2, [r4, #0]
 8007f28:	bf18      	it	ne
 8007f2a:	2301      	movne	r3, #1
 8007f2c:	0692      	lsls	r2, r2, #26
 8007f2e:	d42b      	bmi.n	8007f88 <_printf_common+0xb0>
 8007f30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f34:	4649      	mov	r1, r9
 8007f36:	4638      	mov	r0, r7
 8007f38:	47c0      	blx	r8
 8007f3a:	3001      	adds	r0, #1
 8007f3c:	d01e      	beq.n	8007f7c <_printf_common+0xa4>
 8007f3e:	6823      	ldr	r3, [r4, #0]
 8007f40:	68e5      	ldr	r5, [r4, #12]
 8007f42:	6832      	ldr	r2, [r6, #0]
 8007f44:	f003 0306 	and.w	r3, r3, #6
 8007f48:	2b04      	cmp	r3, #4
 8007f4a:	bf08      	it	eq
 8007f4c:	1aad      	subeq	r5, r5, r2
 8007f4e:	68a3      	ldr	r3, [r4, #8]
 8007f50:	6922      	ldr	r2, [r4, #16]
 8007f52:	bf0c      	ite	eq
 8007f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f58:	2500      	movne	r5, #0
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	bfc4      	itt	gt
 8007f5e:	1a9b      	subgt	r3, r3, r2
 8007f60:	18ed      	addgt	r5, r5, r3
 8007f62:	2600      	movs	r6, #0
 8007f64:	341a      	adds	r4, #26
 8007f66:	42b5      	cmp	r5, r6
 8007f68:	d11a      	bne.n	8007fa0 <_printf_common+0xc8>
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	e008      	b.n	8007f80 <_printf_common+0xa8>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	4652      	mov	r2, sl
 8007f72:	4649      	mov	r1, r9
 8007f74:	4638      	mov	r0, r7
 8007f76:	47c0      	blx	r8
 8007f78:	3001      	adds	r0, #1
 8007f7a:	d103      	bne.n	8007f84 <_printf_common+0xac>
 8007f7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f84:	3501      	adds	r5, #1
 8007f86:	e7c6      	b.n	8007f16 <_printf_common+0x3e>
 8007f88:	18e1      	adds	r1, r4, r3
 8007f8a:	1c5a      	adds	r2, r3, #1
 8007f8c:	2030      	movs	r0, #48	; 0x30
 8007f8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f92:	4422      	add	r2, r4
 8007f94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f9c:	3302      	adds	r3, #2
 8007f9e:	e7c7      	b.n	8007f30 <_printf_common+0x58>
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	4622      	mov	r2, r4
 8007fa4:	4649      	mov	r1, r9
 8007fa6:	4638      	mov	r0, r7
 8007fa8:	47c0      	blx	r8
 8007faa:	3001      	adds	r0, #1
 8007fac:	d0e6      	beq.n	8007f7c <_printf_common+0xa4>
 8007fae:	3601      	adds	r6, #1
 8007fb0:	e7d9      	b.n	8007f66 <_printf_common+0x8e>
	...

08007fb4 <_printf_i>:
 8007fb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb8:	7e0f      	ldrb	r7, [r1, #24]
 8007fba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007fbc:	2f78      	cmp	r7, #120	; 0x78
 8007fbe:	4691      	mov	r9, r2
 8007fc0:	4680      	mov	r8, r0
 8007fc2:	460c      	mov	r4, r1
 8007fc4:	469a      	mov	sl, r3
 8007fc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007fca:	d807      	bhi.n	8007fdc <_printf_i+0x28>
 8007fcc:	2f62      	cmp	r7, #98	; 0x62
 8007fce:	d80a      	bhi.n	8007fe6 <_printf_i+0x32>
 8007fd0:	2f00      	cmp	r7, #0
 8007fd2:	f000 80d8 	beq.w	8008186 <_printf_i+0x1d2>
 8007fd6:	2f58      	cmp	r7, #88	; 0x58
 8007fd8:	f000 80a3 	beq.w	8008122 <_printf_i+0x16e>
 8007fdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fe0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007fe4:	e03a      	b.n	800805c <_printf_i+0xa8>
 8007fe6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007fea:	2b15      	cmp	r3, #21
 8007fec:	d8f6      	bhi.n	8007fdc <_printf_i+0x28>
 8007fee:	a101      	add	r1, pc, #4	; (adr r1, 8007ff4 <_printf_i+0x40>)
 8007ff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ff4:	0800804d 	.word	0x0800804d
 8007ff8:	08008061 	.word	0x08008061
 8007ffc:	08007fdd 	.word	0x08007fdd
 8008000:	08007fdd 	.word	0x08007fdd
 8008004:	08007fdd 	.word	0x08007fdd
 8008008:	08007fdd 	.word	0x08007fdd
 800800c:	08008061 	.word	0x08008061
 8008010:	08007fdd 	.word	0x08007fdd
 8008014:	08007fdd 	.word	0x08007fdd
 8008018:	08007fdd 	.word	0x08007fdd
 800801c:	08007fdd 	.word	0x08007fdd
 8008020:	0800816d 	.word	0x0800816d
 8008024:	08008091 	.word	0x08008091
 8008028:	0800814f 	.word	0x0800814f
 800802c:	08007fdd 	.word	0x08007fdd
 8008030:	08007fdd 	.word	0x08007fdd
 8008034:	0800818f 	.word	0x0800818f
 8008038:	08007fdd 	.word	0x08007fdd
 800803c:	08008091 	.word	0x08008091
 8008040:	08007fdd 	.word	0x08007fdd
 8008044:	08007fdd 	.word	0x08007fdd
 8008048:	08008157 	.word	0x08008157
 800804c:	682b      	ldr	r3, [r5, #0]
 800804e:	1d1a      	adds	r2, r3, #4
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	602a      	str	r2, [r5, #0]
 8008054:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008058:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800805c:	2301      	movs	r3, #1
 800805e:	e0a3      	b.n	80081a8 <_printf_i+0x1f4>
 8008060:	6820      	ldr	r0, [r4, #0]
 8008062:	6829      	ldr	r1, [r5, #0]
 8008064:	0606      	lsls	r6, r0, #24
 8008066:	f101 0304 	add.w	r3, r1, #4
 800806a:	d50a      	bpl.n	8008082 <_printf_i+0xce>
 800806c:	680e      	ldr	r6, [r1, #0]
 800806e:	602b      	str	r3, [r5, #0]
 8008070:	2e00      	cmp	r6, #0
 8008072:	da03      	bge.n	800807c <_printf_i+0xc8>
 8008074:	232d      	movs	r3, #45	; 0x2d
 8008076:	4276      	negs	r6, r6
 8008078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800807c:	485e      	ldr	r0, [pc, #376]	; (80081f8 <_printf_i+0x244>)
 800807e:	230a      	movs	r3, #10
 8008080:	e019      	b.n	80080b6 <_printf_i+0x102>
 8008082:	680e      	ldr	r6, [r1, #0]
 8008084:	602b      	str	r3, [r5, #0]
 8008086:	f010 0f40 	tst.w	r0, #64	; 0x40
 800808a:	bf18      	it	ne
 800808c:	b236      	sxthne	r6, r6
 800808e:	e7ef      	b.n	8008070 <_printf_i+0xbc>
 8008090:	682b      	ldr	r3, [r5, #0]
 8008092:	6820      	ldr	r0, [r4, #0]
 8008094:	1d19      	adds	r1, r3, #4
 8008096:	6029      	str	r1, [r5, #0]
 8008098:	0601      	lsls	r1, r0, #24
 800809a:	d501      	bpl.n	80080a0 <_printf_i+0xec>
 800809c:	681e      	ldr	r6, [r3, #0]
 800809e:	e002      	b.n	80080a6 <_printf_i+0xf2>
 80080a0:	0646      	lsls	r6, r0, #25
 80080a2:	d5fb      	bpl.n	800809c <_printf_i+0xe8>
 80080a4:	881e      	ldrh	r6, [r3, #0]
 80080a6:	4854      	ldr	r0, [pc, #336]	; (80081f8 <_printf_i+0x244>)
 80080a8:	2f6f      	cmp	r7, #111	; 0x6f
 80080aa:	bf0c      	ite	eq
 80080ac:	2308      	moveq	r3, #8
 80080ae:	230a      	movne	r3, #10
 80080b0:	2100      	movs	r1, #0
 80080b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080b6:	6865      	ldr	r5, [r4, #4]
 80080b8:	60a5      	str	r5, [r4, #8]
 80080ba:	2d00      	cmp	r5, #0
 80080bc:	bfa2      	ittt	ge
 80080be:	6821      	ldrge	r1, [r4, #0]
 80080c0:	f021 0104 	bicge.w	r1, r1, #4
 80080c4:	6021      	strge	r1, [r4, #0]
 80080c6:	b90e      	cbnz	r6, 80080cc <_printf_i+0x118>
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	d04d      	beq.n	8008168 <_printf_i+0x1b4>
 80080cc:	4615      	mov	r5, r2
 80080ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80080d2:	fb03 6711 	mls	r7, r3, r1, r6
 80080d6:	5dc7      	ldrb	r7, [r0, r7]
 80080d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80080dc:	4637      	mov	r7, r6
 80080de:	42bb      	cmp	r3, r7
 80080e0:	460e      	mov	r6, r1
 80080e2:	d9f4      	bls.n	80080ce <_printf_i+0x11a>
 80080e4:	2b08      	cmp	r3, #8
 80080e6:	d10b      	bne.n	8008100 <_printf_i+0x14c>
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	07de      	lsls	r6, r3, #31
 80080ec:	d508      	bpl.n	8008100 <_printf_i+0x14c>
 80080ee:	6923      	ldr	r3, [r4, #16]
 80080f0:	6861      	ldr	r1, [r4, #4]
 80080f2:	4299      	cmp	r1, r3
 80080f4:	bfde      	ittt	le
 80080f6:	2330      	movle	r3, #48	; 0x30
 80080f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80080fc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008100:	1b52      	subs	r2, r2, r5
 8008102:	6122      	str	r2, [r4, #16]
 8008104:	f8cd a000 	str.w	sl, [sp]
 8008108:	464b      	mov	r3, r9
 800810a:	aa03      	add	r2, sp, #12
 800810c:	4621      	mov	r1, r4
 800810e:	4640      	mov	r0, r8
 8008110:	f7ff fee2 	bl	8007ed8 <_printf_common>
 8008114:	3001      	adds	r0, #1
 8008116:	d14c      	bne.n	80081b2 <_printf_i+0x1fe>
 8008118:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800811c:	b004      	add	sp, #16
 800811e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008122:	4835      	ldr	r0, [pc, #212]	; (80081f8 <_printf_i+0x244>)
 8008124:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008128:	6829      	ldr	r1, [r5, #0]
 800812a:	6823      	ldr	r3, [r4, #0]
 800812c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008130:	6029      	str	r1, [r5, #0]
 8008132:	061d      	lsls	r5, r3, #24
 8008134:	d514      	bpl.n	8008160 <_printf_i+0x1ac>
 8008136:	07df      	lsls	r7, r3, #31
 8008138:	bf44      	itt	mi
 800813a:	f043 0320 	orrmi.w	r3, r3, #32
 800813e:	6023      	strmi	r3, [r4, #0]
 8008140:	b91e      	cbnz	r6, 800814a <_printf_i+0x196>
 8008142:	6823      	ldr	r3, [r4, #0]
 8008144:	f023 0320 	bic.w	r3, r3, #32
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	2310      	movs	r3, #16
 800814c:	e7b0      	b.n	80080b0 <_printf_i+0xfc>
 800814e:	6823      	ldr	r3, [r4, #0]
 8008150:	f043 0320 	orr.w	r3, r3, #32
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	2378      	movs	r3, #120	; 0x78
 8008158:	4828      	ldr	r0, [pc, #160]	; (80081fc <_printf_i+0x248>)
 800815a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800815e:	e7e3      	b.n	8008128 <_printf_i+0x174>
 8008160:	0659      	lsls	r1, r3, #25
 8008162:	bf48      	it	mi
 8008164:	b2b6      	uxthmi	r6, r6
 8008166:	e7e6      	b.n	8008136 <_printf_i+0x182>
 8008168:	4615      	mov	r5, r2
 800816a:	e7bb      	b.n	80080e4 <_printf_i+0x130>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	6826      	ldr	r6, [r4, #0]
 8008170:	6961      	ldr	r1, [r4, #20]
 8008172:	1d18      	adds	r0, r3, #4
 8008174:	6028      	str	r0, [r5, #0]
 8008176:	0635      	lsls	r5, r6, #24
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	d501      	bpl.n	8008180 <_printf_i+0x1cc>
 800817c:	6019      	str	r1, [r3, #0]
 800817e:	e002      	b.n	8008186 <_printf_i+0x1d2>
 8008180:	0670      	lsls	r0, r6, #25
 8008182:	d5fb      	bpl.n	800817c <_printf_i+0x1c8>
 8008184:	8019      	strh	r1, [r3, #0]
 8008186:	2300      	movs	r3, #0
 8008188:	6123      	str	r3, [r4, #16]
 800818a:	4615      	mov	r5, r2
 800818c:	e7ba      	b.n	8008104 <_printf_i+0x150>
 800818e:	682b      	ldr	r3, [r5, #0]
 8008190:	1d1a      	adds	r2, r3, #4
 8008192:	602a      	str	r2, [r5, #0]
 8008194:	681d      	ldr	r5, [r3, #0]
 8008196:	6862      	ldr	r2, [r4, #4]
 8008198:	2100      	movs	r1, #0
 800819a:	4628      	mov	r0, r5
 800819c:	f7f8 f828 	bl	80001f0 <memchr>
 80081a0:	b108      	cbz	r0, 80081a6 <_printf_i+0x1f2>
 80081a2:	1b40      	subs	r0, r0, r5
 80081a4:	6060      	str	r0, [r4, #4]
 80081a6:	6863      	ldr	r3, [r4, #4]
 80081a8:	6123      	str	r3, [r4, #16]
 80081aa:	2300      	movs	r3, #0
 80081ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081b0:	e7a8      	b.n	8008104 <_printf_i+0x150>
 80081b2:	6923      	ldr	r3, [r4, #16]
 80081b4:	462a      	mov	r2, r5
 80081b6:	4649      	mov	r1, r9
 80081b8:	4640      	mov	r0, r8
 80081ba:	47d0      	blx	sl
 80081bc:	3001      	adds	r0, #1
 80081be:	d0ab      	beq.n	8008118 <_printf_i+0x164>
 80081c0:	6823      	ldr	r3, [r4, #0]
 80081c2:	079b      	lsls	r3, r3, #30
 80081c4:	d413      	bmi.n	80081ee <_printf_i+0x23a>
 80081c6:	68e0      	ldr	r0, [r4, #12]
 80081c8:	9b03      	ldr	r3, [sp, #12]
 80081ca:	4298      	cmp	r0, r3
 80081cc:	bfb8      	it	lt
 80081ce:	4618      	movlt	r0, r3
 80081d0:	e7a4      	b.n	800811c <_printf_i+0x168>
 80081d2:	2301      	movs	r3, #1
 80081d4:	4632      	mov	r2, r6
 80081d6:	4649      	mov	r1, r9
 80081d8:	4640      	mov	r0, r8
 80081da:	47d0      	blx	sl
 80081dc:	3001      	adds	r0, #1
 80081de:	d09b      	beq.n	8008118 <_printf_i+0x164>
 80081e0:	3501      	adds	r5, #1
 80081e2:	68e3      	ldr	r3, [r4, #12]
 80081e4:	9903      	ldr	r1, [sp, #12]
 80081e6:	1a5b      	subs	r3, r3, r1
 80081e8:	42ab      	cmp	r3, r5
 80081ea:	dcf2      	bgt.n	80081d2 <_printf_i+0x21e>
 80081ec:	e7eb      	b.n	80081c6 <_printf_i+0x212>
 80081ee:	2500      	movs	r5, #0
 80081f0:	f104 0619 	add.w	r6, r4, #25
 80081f4:	e7f5      	b.n	80081e2 <_printf_i+0x22e>
 80081f6:	bf00      	nop
 80081f8:	0800a54a 	.word	0x0800a54a
 80081fc:	0800a55b 	.word	0x0800a55b

08008200 <iprintf>:
 8008200:	b40f      	push	{r0, r1, r2, r3}
 8008202:	4b0a      	ldr	r3, [pc, #40]	; (800822c <iprintf+0x2c>)
 8008204:	b513      	push	{r0, r1, r4, lr}
 8008206:	681c      	ldr	r4, [r3, #0]
 8008208:	b124      	cbz	r4, 8008214 <iprintf+0x14>
 800820a:	69a3      	ldr	r3, [r4, #24]
 800820c:	b913      	cbnz	r3, 8008214 <iprintf+0x14>
 800820e:	4620      	mov	r0, r4
 8008210:	f001 f8da 	bl	80093c8 <__sinit>
 8008214:	ab05      	add	r3, sp, #20
 8008216:	9a04      	ldr	r2, [sp, #16]
 8008218:	68a1      	ldr	r1, [r4, #8]
 800821a:	9301      	str	r3, [sp, #4]
 800821c:	4620      	mov	r0, r4
 800821e:	f001 fe89 	bl	8009f34 <_vfiprintf_r>
 8008222:	b002      	add	sp, #8
 8008224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008228:	b004      	add	sp, #16
 800822a:	4770      	bx	lr
 800822c:	20000014 	.word	0x20000014

08008230 <_puts_r>:
 8008230:	b570      	push	{r4, r5, r6, lr}
 8008232:	460e      	mov	r6, r1
 8008234:	4605      	mov	r5, r0
 8008236:	b118      	cbz	r0, 8008240 <_puts_r+0x10>
 8008238:	6983      	ldr	r3, [r0, #24]
 800823a:	b90b      	cbnz	r3, 8008240 <_puts_r+0x10>
 800823c:	f001 f8c4 	bl	80093c8 <__sinit>
 8008240:	69ab      	ldr	r3, [r5, #24]
 8008242:	68ac      	ldr	r4, [r5, #8]
 8008244:	b913      	cbnz	r3, 800824c <_puts_r+0x1c>
 8008246:	4628      	mov	r0, r5
 8008248:	f001 f8be 	bl	80093c8 <__sinit>
 800824c:	4b2c      	ldr	r3, [pc, #176]	; (8008300 <_puts_r+0xd0>)
 800824e:	429c      	cmp	r4, r3
 8008250:	d120      	bne.n	8008294 <_puts_r+0x64>
 8008252:	686c      	ldr	r4, [r5, #4]
 8008254:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008256:	07db      	lsls	r3, r3, #31
 8008258:	d405      	bmi.n	8008266 <_puts_r+0x36>
 800825a:	89a3      	ldrh	r3, [r4, #12]
 800825c:	0598      	lsls	r0, r3, #22
 800825e:	d402      	bmi.n	8008266 <_puts_r+0x36>
 8008260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008262:	f001 f954 	bl	800950e <__retarget_lock_acquire_recursive>
 8008266:	89a3      	ldrh	r3, [r4, #12]
 8008268:	0719      	lsls	r1, r3, #28
 800826a:	d51d      	bpl.n	80082a8 <_puts_r+0x78>
 800826c:	6923      	ldr	r3, [r4, #16]
 800826e:	b1db      	cbz	r3, 80082a8 <_puts_r+0x78>
 8008270:	3e01      	subs	r6, #1
 8008272:	68a3      	ldr	r3, [r4, #8]
 8008274:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008278:	3b01      	subs	r3, #1
 800827a:	60a3      	str	r3, [r4, #8]
 800827c:	bb39      	cbnz	r1, 80082ce <_puts_r+0x9e>
 800827e:	2b00      	cmp	r3, #0
 8008280:	da38      	bge.n	80082f4 <_puts_r+0xc4>
 8008282:	4622      	mov	r2, r4
 8008284:	210a      	movs	r1, #10
 8008286:	4628      	mov	r0, r5
 8008288:	f000 f848 	bl	800831c <__swbuf_r>
 800828c:	3001      	adds	r0, #1
 800828e:	d011      	beq.n	80082b4 <_puts_r+0x84>
 8008290:	250a      	movs	r5, #10
 8008292:	e011      	b.n	80082b8 <_puts_r+0x88>
 8008294:	4b1b      	ldr	r3, [pc, #108]	; (8008304 <_puts_r+0xd4>)
 8008296:	429c      	cmp	r4, r3
 8008298:	d101      	bne.n	800829e <_puts_r+0x6e>
 800829a:	68ac      	ldr	r4, [r5, #8]
 800829c:	e7da      	b.n	8008254 <_puts_r+0x24>
 800829e:	4b1a      	ldr	r3, [pc, #104]	; (8008308 <_puts_r+0xd8>)
 80082a0:	429c      	cmp	r4, r3
 80082a2:	bf08      	it	eq
 80082a4:	68ec      	ldreq	r4, [r5, #12]
 80082a6:	e7d5      	b.n	8008254 <_puts_r+0x24>
 80082a8:	4621      	mov	r1, r4
 80082aa:	4628      	mov	r0, r5
 80082ac:	f000 f888 	bl	80083c0 <__swsetup_r>
 80082b0:	2800      	cmp	r0, #0
 80082b2:	d0dd      	beq.n	8008270 <_puts_r+0x40>
 80082b4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80082b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082ba:	07da      	lsls	r2, r3, #31
 80082bc:	d405      	bmi.n	80082ca <_puts_r+0x9a>
 80082be:	89a3      	ldrh	r3, [r4, #12]
 80082c0:	059b      	lsls	r3, r3, #22
 80082c2:	d402      	bmi.n	80082ca <_puts_r+0x9a>
 80082c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082c6:	f001 f923 	bl	8009510 <__retarget_lock_release_recursive>
 80082ca:	4628      	mov	r0, r5
 80082cc:	bd70      	pop	{r4, r5, r6, pc}
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	da04      	bge.n	80082dc <_puts_r+0xac>
 80082d2:	69a2      	ldr	r2, [r4, #24]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	dc06      	bgt.n	80082e6 <_puts_r+0xb6>
 80082d8:	290a      	cmp	r1, #10
 80082da:	d004      	beq.n	80082e6 <_puts_r+0xb6>
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	1c5a      	adds	r2, r3, #1
 80082e0:	6022      	str	r2, [r4, #0]
 80082e2:	7019      	strb	r1, [r3, #0]
 80082e4:	e7c5      	b.n	8008272 <_puts_r+0x42>
 80082e6:	4622      	mov	r2, r4
 80082e8:	4628      	mov	r0, r5
 80082ea:	f000 f817 	bl	800831c <__swbuf_r>
 80082ee:	3001      	adds	r0, #1
 80082f0:	d1bf      	bne.n	8008272 <_puts_r+0x42>
 80082f2:	e7df      	b.n	80082b4 <_puts_r+0x84>
 80082f4:	6823      	ldr	r3, [r4, #0]
 80082f6:	250a      	movs	r5, #10
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	6022      	str	r2, [r4, #0]
 80082fc:	701d      	strb	r5, [r3, #0]
 80082fe:	e7db      	b.n	80082b8 <_puts_r+0x88>
 8008300:	0800a61c 	.word	0x0800a61c
 8008304:	0800a63c 	.word	0x0800a63c
 8008308:	0800a5fc 	.word	0x0800a5fc

0800830c <puts>:
 800830c:	4b02      	ldr	r3, [pc, #8]	; (8008318 <puts+0xc>)
 800830e:	4601      	mov	r1, r0
 8008310:	6818      	ldr	r0, [r3, #0]
 8008312:	f7ff bf8d 	b.w	8008230 <_puts_r>
 8008316:	bf00      	nop
 8008318:	20000014 	.word	0x20000014

0800831c <__swbuf_r>:
 800831c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800831e:	460e      	mov	r6, r1
 8008320:	4614      	mov	r4, r2
 8008322:	4605      	mov	r5, r0
 8008324:	b118      	cbz	r0, 800832e <__swbuf_r+0x12>
 8008326:	6983      	ldr	r3, [r0, #24]
 8008328:	b90b      	cbnz	r3, 800832e <__swbuf_r+0x12>
 800832a:	f001 f84d 	bl	80093c8 <__sinit>
 800832e:	4b21      	ldr	r3, [pc, #132]	; (80083b4 <__swbuf_r+0x98>)
 8008330:	429c      	cmp	r4, r3
 8008332:	d12b      	bne.n	800838c <__swbuf_r+0x70>
 8008334:	686c      	ldr	r4, [r5, #4]
 8008336:	69a3      	ldr	r3, [r4, #24]
 8008338:	60a3      	str	r3, [r4, #8]
 800833a:	89a3      	ldrh	r3, [r4, #12]
 800833c:	071a      	lsls	r2, r3, #28
 800833e:	d52f      	bpl.n	80083a0 <__swbuf_r+0x84>
 8008340:	6923      	ldr	r3, [r4, #16]
 8008342:	b36b      	cbz	r3, 80083a0 <__swbuf_r+0x84>
 8008344:	6923      	ldr	r3, [r4, #16]
 8008346:	6820      	ldr	r0, [r4, #0]
 8008348:	1ac0      	subs	r0, r0, r3
 800834a:	6963      	ldr	r3, [r4, #20]
 800834c:	b2f6      	uxtb	r6, r6
 800834e:	4283      	cmp	r3, r0
 8008350:	4637      	mov	r7, r6
 8008352:	dc04      	bgt.n	800835e <__swbuf_r+0x42>
 8008354:	4621      	mov	r1, r4
 8008356:	4628      	mov	r0, r5
 8008358:	f000 ffa2 	bl	80092a0 <_fflush_r>
 800835c:	bb30      	cbnz	r0, 80083ac <__swbuf_r+0x90>
 800835e:	68a3      	ldr	r3, [r4, #8]
 8008360:	3b01      	subs	r3, #1
 8008362:	60a3      	str	r3, [r4, #8]
 8008364:	6823      	ldr	r3, [r4, #0]
 8008366:	1c5a      	adds	r2, r3, #1
 8008368:	6022      	str	r2, [r4, #0]
 800836a:	701e      	strb	r6, [r3, #0]
 800836c:	6963      	ldr	r3, [r4, #20]
 800836e:	3001      	adds	r0, #1
 8008370:	4283      	cmp	r3, r0
 8008372:	d004      	beq.n	800837e <__swbuf_r+0x62>
 8008374:	89a3      	ldrh	r3, [r4, #12]
 8008376:	07db      	lsls	r3, r3, #31
 8008378:	d506      	bpl.n	8008388 <__swbuf_r+0x6c>
 800837a:	2e0a      	cmp	r6, #10
 800837c:	d104      	bne.n	8008388 <__swbuf_r+0x6c>
 800837e:	4621      	mov	r1, r4
 8008380:	4628      	mov	r0, r5
 8008382:	f000 ff8d 	bl	80092a0 <_fflush_r>
 8008386:	b988      	cbnz	r0, 80083ac <__swbuf_r+0x90>
 8008388:	4638      	mov	r0, r7
 800838a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800838c:	4b0a      	ldr	r3, [pc, #40]	; (80083b8 <__swbuf_r+0x9c>)
 800838e:	429c      	cmp	r4, r3
 8008390:	d101      	bne.n	8008396 <__swbuf_r+0x7a>
 8008392:	68ac      	ldr	r4, [r5, #8]
 8008394:	e7cf      	b.n	8008336 <__swbuf_r+0x1a>
 8008396:	4b09      	ldr	r3, [pc, #36]	; (80083bc <__swbuf_r+0xa0>)
 8008398:	429c      	cmp	r4, r3
 800839a:	bf08      	it	eq
 800839c:	68ec      	ldreq	r4, [r5, #12]
 800839e:	e7ca      	b.n	8008336 <__swbuf_r+0x1a>
 80083a0:	4621      	mov	r1, r4
 80083a2:	4628      	mov	r0, r5
 80083a4:	f000 f80c 	bl	80083c0 <__swsetup_r>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	d0cb      	beq.n	8008344 <__swbuf_r+0x28>
 80083ac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80083b0:	e7ea      	b.n	8008388 <__swbuf_r+0x6c>
 80083b2:	bf00      	nop
 80083b4:	0800a61c 	.word	0x0800a61c
 80083b8:	0800a63c 	.word	0x0800a63c
 80083bc:	0800a5fc 	.word	0x0800a5fc

080083c0 <__swsetup_r>:
 80083c0:	4b32      	ldr	r3, [pc, #200]	; (800848c <__swsetup_r+0xcc>)
 80083c2:	b570      	push	{r4, r5, r6, lr}
 80083c4:	681d      	ldr	r5, [r3, #0]
 80083c6:	4606      	mov	r6, r0
 80083c8:	460c      	mov	r4, r1
 80083ca:	b125      	cbz	r5, 80083d6 <__swsetup_r+0x16>
 80083cc:	69ab      	ldr	r3, [r5, #24]
 80083ce:	b913      	cbnz	r3, 80083d6 <__swsetup_r+0x16>
 80083d0:	4628      	mov	r0, r5
 80083d2:	f000 fff9 	bl	80093c8 <__sinit>
 80083d6:	4b2e      	ldr	r3, [pc, #184]	; (8008490 <__swsetup_r+0xd0>)
 80083d8:	429c      	cmp	r4, r3
 80083da:	d10f      	bne.n	80083fc <__swsetup_r+0x3c>
 80083dc:	686c      	ldr	r4, [r5, #4]
 80083de:	89a3      	ldrh	r3, [r4, #12]
 80083e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083e4:	0719      	lsls	r1, r3, #28
 80083e6:	d42c      	bmi.n	8008442 <__swsetup_r+0x82>
 80083e8:	06dd      	lsls	r5, r3, #27
 80083ea:	d411      	bmi.n	8008410 <__swsetup_r+0x50>
 80083ec:	2309      	movs	r3, #9
 80083ee:	6033      	str	r3, [r6, #0]
 80083f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80083f4:	81a3      	strh	r3, [r4, #12]
 80083f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083fa:	e03e      	b.n	800847a <__swsetup_r+0xba>
 80083fc:	4b25      	ldr	r3, [pc, #148]	; (8008494 <__swsetup_r+0xd4>)
 80083fe:	429c      	cmp	r4, r3
 8008400:	d101      	bne.n	8008406 <__swsetup_r+0x46>
 8008402:	68ac      	ldr	r4, [r5, #8]
 8008404:	e7eb      	b.n	80083de <__swsetup_r+0x1e>
 8008406:	4b24      	ldr	r3, [pc, #144]	; (8008498 <__swsetup_r+0xd8>)
 8008408:	429c      	cmp	r4, r3
 800840a:	bf08      	it	eq
 800840c:	68ec      	ldreq	r4, [r5, #12]
 800840e:	e7e6      	b.n	80083de <__swsetup_r+0x1e>
 8008410:	0758      	lsls	r0, r3, #29
 8008412:	d512      	bpl.n	800843a <__swsetup_r+0x7a>
 8008414:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008416:	b141      	cbz	r1, 800842a <__swsetup_r+0x6a>
 8008418:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800841c:	4299      	cmp	r1, r3
 800841e:	d002      	beq.n	8008426 <__swsetup_r+0x66>
 8008420:	4630      	mov	r0, r6
 8008422:	f001 fc7d 	bl	8009d20 <_free_r>
 8008426:	2300      	movs	r3, #0
 8008428:	6363      	str	r3, [r4, #52]	; 0x34
 800842a:	89a3      	ldrh	r3, [r4, #12]
 800842c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008430:	81a3      	strh	r3, [r4, #12]
 8008432:	2300      	movs	r3, #0
 8008434:	6063      	str	r3, [r4, #4]
 8008436:	6923      	ldr	r3, [r4, #16]
 8008438:	6023      	str	r3, [r4, #0]
 800843a:	89a3      	ldrh	r3, [r4, #12]
 800843c:	f043 0308 	orr.w	r3, r3, #8
 8008440:	81a3      	strh	r3, [r4, #12]
 8008442:	6923      	ldr	r3, [r4, #16]
 8008444:	b94b      	cbnz	r3, 800845a <__swsetup_r+0x9a>
 8008446:	89a3      	ldrh	r3, [r4, #12]
 8008448:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800844c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008450:	d003      	beq.n	800845a <__swsetup_r+0x9a>
 8008452:	4621      	mov	r1, r4
 8008454:	4630      	mov	r0, r6
 8008456:	f001 f881 	bl	800955c <__smakebuf_r>
 800845a:	89a0      	ldrh	r0, [r4, #12]
 800845c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008460:	f010 0301 	ands.w	r3, r0, #1
 8008464:	d00a      	beq.n	800847c <__swsetup_r+0xbc>
 8008466:	2300      	movs	r3, #0
 8008468:	60a3      	str	r3, [r4, #8]
 800846a:	6963      	ldr	r3, [r4, #20]
 800846c:	425b      	negs	r3, r3
 800846e:	61a3      	str	r3, [r4, #24]
 8008470:	6923      	ldr	r3, [r4, #16]
 8008472:	b943      	cbnz	r3, 8008486 <__swsetup_r+0xc6>
 8008474:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008478:	d1ba      	bne.n	80083f0 <__swsetup_r+0x30>
 800847a:	bd70      	pop	{r4, r5, r6, pc}
 800847c:	0781      	lsls	r1, r0, #30
 800847e:	bf58      	it	pl
 8008480:	6963      	ldrpl	r3, [r4, #20]
 8008482:	60a3      	str	r3, [r4, #8]
 8008484:	e7f4      	b.n	8008470 <__swsetup_r+0xb0>
 8008486:	2000      	movs	r0, #0
 8008488:	e7f7      	b.n	800847a <__swsetup_r+0xba>
 800848a:	bf00      	nop
 800848c:	20000014 	.word	0x20000014
 8008490:	0800a61c 	.word	0x0800a61c
 8008494:	0800a63c 	.word	0x0800a63c
 8008498:	0800a5fc 	.word	0x0800a5fc

0800849c <quorem>:
 800849c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a0:	6903      	ldr	r3, [r0, #16]
 80084a2:	690c      	ldr	r4, [r1, #16]
 80084a4:	42a3      	cmp	r3, r4
 80084a6:	4607      	mov	r7, r0
 80084a8:	f2c0 8081 	blt.w	80085ae <quorem+0x112>
 80084ac:	3c01      	subs	r4, #1
 80084ae:	f101 0814 	add.w	r8, r1, #20
 80084b2:	f100 0514 	add.w	r5, r0, #20
 80084b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084ba:	9301      	str	r3, [sp, #4]
 80084bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084c4:	3301      	adds	r3, #1
 80084c6:	429a      	cmp	r2, r3
 80084c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80084cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80084d4:	d331      	bcc.n	800853a <quorem+0x9e>
 80084d6:	f04f 0e00 	mov.w	lr, #0
 80084da:	4640      	mov	r0, r8
 80084dc:	46ac      	mov	ip, r5
 80084de:	46f2      	mov	sl, lr
 80084e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80084e4:	b293      	uxth	r3, r2
 80084e6:	fb06 e303 	mla	r3, r6, r3, lr
 80084ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	ebaa 0303 	sub.w	r3, sl, r3
 80084f4:	f8dc a000 	ldr.w	sl, [ip]
 80084f8:	0c12      	lsrs	r2, r2, #16
 80084fa:	fa13 f38a 	uxtah	r3, r3, sl
 80084fe:	fb06 e202 	mla	r2, r6, r2, lr
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	9b00      	ldr	r3, [sp, #0]
 8008506:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800850a:	b292      	uxth	r2, r2
 800850c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008510:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008514:	f8bd 3000 	ldrh.w	r3, [sp]
 8008518:	4581      	cmp	r9, r0
 800851a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800851e:	f84c 3b04 	str.w	r3, [ip], #4
 8008522:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008526:	d2db      	bcs.n	80084e0 <quorem+0x44>
 8008528:	f855 300b 	ldr.w	r3, [r5, fp]
 800852c:	b92b      	cbnz	r3, 800853a <quorem+0x9e>
 800852e:	9b01      	ldr	r3, [sp, #4]
 8008530:	3b04      	subs	r3, #4
 8008532:	429d      	cmp	r5, r3
 8008534:	461a      	mov	r2, r3
 8008536:	d32e      	bcc.n	8008596 <quorem+0xfa>
 8008538:	613c      	str	r4, [r7, #16]
 800853a:	4638      	mov	r0, r7
 800853c:	f001 fad8 	bl	8009af0 <__mcmp>
 8008540:	2800      	cmp	r0, #0
 8008542:	db24      	blt.n	800858e <quorem+0xf2>
 8008544:	3601      	adds	r6, #1
 8008546:	4628      	mov	r0, r5
 8008548:	f04f 0c00 	mov.w	ip, #0
 800854c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008550:	f8d0 e000 	ldr.w	lr, [r0]
 8008554:	b293      	uxth	r3, r2
 8008556:	ebac 0303 	sub.w	r3, ip, r3
 800855a:	0c12      	lsrs	r2, r2, #16
 800855c:	fa13 f38e 	uxtah	r3, r3, lr
 8008560:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008564:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008568:	b29b      	uxth	r3, r3
 800856a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800856e:	45c1      	cmp	r9, r8
 8008570:	f840 3b04 	str.w	r3, [r0], #4
 8008574:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008578:	d2e8      	bcs.n	800854c <quorem+0xb0>
 800857a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800857e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008582:	b922      	cbnz	r2, 800858e <quorem+0xf2>
 8008584:	3b04      	subs	r3, #4
 8008586:	429d      	cmp	r5, r3
 8008588:	461a      	mov	r2, r3
 800858a:	d30a      	bcc.n	80085a2 <quorem+0x106>
 800858c:	613c      	str	r4, [r7, #16]
 800858e:	4630      	mov	r0, r6
 8008590:	b003      	add	sp, #12
 8008592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008596:	6812      	ldr	r2, [r2, #0]
 8008598:	3b04      	subs	r3, #4
 800859a:	2a00      	cmp	r2, #0
 800859c:	d1cc      	bne.n	8008538 <quorem+0x9c>
 800859e:	3c01      	subs	r4, #1
 80085a0:	e7c7      	b.n	8008532 <quorem+0x96>
 80085a2:	6812      	ldr	r2, [r2, #0]
 80085a4:	3b04      	subs	r3, #4
 80085a6:	2a00      	cmp	r2, #0
 80085a8:	d1f0      	bne.n	800858c <quorem+0xf0>
 80085aa:	3c01      	subs	r4, #1
 80085ac:	e7eb      	b.n	8008586 <quorem+0xea>
 80085ae:	2000      	movs	r0, #0
 80085b0:	e7ee      	b.n	8008590 <quorem+0xf4>
 80085b2:	0000      	movs	r0, r0
 80085b4:	0000      	movs	r0, r0
	...

080085b8 <_dtoa_r>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	ed2d 8b04 	vpush	{d8-d9}
 80085c0:	ec57 6b10 	vmov	r6, r7, d0
 80085c4:	b093      	sub	sp, #76	; 0x4c
 80085c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80085c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80085cc:	9106      	str	r1, [sp, #24]
 80085ce:	ee10 aa10 	vmov	sl, s0
 80085d2:	4604      	mov	r4, r0
 80085d4:	9209      	str	r2, [sp, #36]	; 0x24
 80085d6:	930c      	str	r3, [sp, #48]	; 0x30
 80085d8:	46bb      	mov	fp, r7
 80085da:	b975      	cbnz	r5, 80085fa <_dtoa_r+0x42>
 80085dc:	2010      	movs	r0, #16
 80085de:	f000 fffd 	bl	80095dc <malloc>
 80085e2:	4602      	mov	r2, r0
 80085e4:	6260      	str	r0, [r4, #36]	; 0x24
 80085e6:	b920      	cbnz	r0, 80085f2 <_dtoa_r+0x3a>
 80085e8:	4ba7      	ldr	r3, [pc, #668]	; (8008888 <_dtoa_r+0x2d0>)
 80085ea:	21ea      	movs	r1, #234	; 0xea
 80085ec:	48a7      	ldr	r0, [pc, #668]	; (800888c <_dtoa_r+0x2d4>)
 80085ee:	f001 fe37 	bl	800a260 <__assert_func>
 80085f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80085f6:	6005      	str	r5, [r0, #0]
 80085f8:	60c5      	str	r5, [r0, #12]
 80085fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085fc:	6819      	ldr	r1, [r3, #0]
 80085fe:	b151      	cbz	r1, 8008616 <_dtoa_r+0x5e>
 8008600:	685a      	ldr	r2, [r3, #4]
 8008602:	604a      	str	r2, [r1, #4]
 8008604:	2301      	movs	r3, #1
 8008606:	4093      	lsls	r3, r2
 8008608:	608b      	str	r3, [r1, #8]
 800860a:	4620      	mov	r0, r4
 800860c:	f001 f82e 	bl	800966c <_Bfree>
 8008610:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008612:	2200      	movs	r2, #0
 8008614:	601a      	str	r2, [r3, #0]
 8008616:	1e3b      	subs	r3, r7, #0
 8008618:	bfaa      	itet	ge
 800861a:	2300      	movge	r3, #0
 800861c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008620:	f8c8 3000 	strge.w	r3, [r8]
 8008624:	4b9a      	ldr	r3, [pc, #616]	; (8008890 <_dtoa_r+0x2d8>)
 8008626:	bfbc      	itt	lt
 8008628:	2201      	movlt	r2, #1
 800862a:	f8c8 2000 	strlt.w	r2, [r8]
 800862e:	ea33 030b 	bics.w	r3, r3, fp
 8008632:	d11b      	bne.n	800866c <_dtoa_r+0xb4>
 8008634:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008636:	f242 730f 	movw	r3, #9999	; 0x270f
 800863a:	6013      	str	r3, [r2, #0]
 800863c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008640:	4333      	orrs	r3, r6
 8008642:	f000 8592 	beq.w	800916a <_dtoa_r+0xbb2>
 8008646:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008648:	b963      	cbnz	r3, 8008664 <_dtoa_r+0xac>
 800864a:	4b92      	ldr	r3, [pc, #584]	; (8008894 <_dtoa_r+0x2dc>)
 800864c:	e022      	b.n	8008694 <_dtoa_r+0xdc>
 800864e:	4b92      	ldr	r3, [pc, #584]	; (8008898 <_dtoa_r+0x2e0>)
 8008650:	9301      	str	r3, [sp, #4]
 8008652:	3308      	adds	r3, #8
 8008654:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008656:	6013      	str	r3, [r2, #0]
 8008658:	9801      	ldr	r0, [sp, #4]
 800865a:	b013      	add	sp, #76	; 0x4c
 800865c:	ecbd 8b04 	vpop	{d8-d9}
 8008660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008664:	4b8b      	ldr	r3, [pc, #556]	; (8008894 <_dtoa_r+0x2dc>)
 8008666:	9301      	str	r3, [sp, #4]
 8008668:	3303      	adds	r3, #3
 800866a:	e7f3      	b.n	8008654 <_dtoa_r+0x9c>
 800866c:	2200      	movs	r2, #0
 800866e:	2300      	movs	r3, #0
 8008670:	4650      	mov	r0, sl
 8008672:	4659      	mov	r1, fp
 8008674:	f7f8 fa30 	bl	8000ad8 <__aeabi_dcmpeq>
 8008678:	ec4b ab19 	vmov	d9, sl, fp
 800867c:	4680      	mov	r8, r0
 800867e:	b158      	cbz	r0, 8008698 <_dtoa_r+0xe0>
 8008680:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008682:	2301      	movs	r3, #1
 8008684:	6013      	str	r3, [r2, #0]
 8008686:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008688:	2b00      	cmp	r3, #0
 800868a:	f000 856b 	beq.w	8009164 <_dtoa_r+0xbac>
 800868e:	4883      	ldr	r0, [pc, #524]	; (800889c <_dtoa_r+0x2e4>)
 8008690:	6018      	str	r0, [r3, #0]
 8008692:	1e43      	subs	r3, r0, #1
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	e7df      	b.n	8008658 <_dtoa_r+0xa0>
 8008698:	ec4b ab10 	vmov	d0, sl, fp
 800869c:	aa10      	add	r2, sp, #64	; 0x40
 800869e:	a911      	add	r1, sp, #68	; 0x44
 80086a0:	4620      	mov	r0, r4
 80086a2:	f001 facb 	bl	8009c3c <__d2b>
 80086a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80086aa:	ee08 0a10 	vmov	s16, r0
 80086ae:	2d00      	cmp	r5, #0
 80086b0:	f000 8084 	beq.w	80087bc <_dtoa_r+0x204>
 80086b4:	ee19 3a90 	vmov	r3, s19
 80086b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80086c0:	4656      	mov	r6, sl
 80086c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80086c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80086ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80086ce:	4b74      	ldr	r3, [pc, #464]	; (80088a0 <_dtoa_r+0x2e8>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	4630      	mov	r0, r6
 80086d4:	4639      	mov	r1, r7
 80086d6:	f7f7 fddf 	bl	8000298 <__aeabi_dsub>
 80086da:	a365      	add	r3, pc, #404	; (adr r3, 8008870 <_dtoa_r+0x2b8>)
 80086dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e0:	f7f7 ff92 	bl	8000608 <__aeabi_dmul>
 80086e4:	a364      	add	r3, pc, #400	; (adr r3, 8008878 <_dtoa_r+0x2c0>)
 80086e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ea:	f7f7 fdd7 	bl	800029c <__adddf3>
 80086ee:	4606      	mov	r6, r0
 80086f0:	4628      	mov	r0, r5
 80086f2:	460f      	mov	r7, r1
 80086f4:	f7f7 ff1e 	bl	8000534 <__aeabi_i2d>
 80086f8:	a361      	add	r3, pc, #388	; (adr r3, 8008880 <_dtoa_r+0x2c8>)
 80086fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fe:	f7f7 ff83 	bl	8000608 <__aeabi_dmul>
 8008702:	4602      	mov	r2, r0
 8008704:	460b      	mov	r3, r1
 8008706:	4630      	mov	r0, r6
 8008708:	4639      	mov	r1, r7
 800870a:	f7f7 fdc7 	bl	800029c <__adddf3>
 800870e:	4606      	mov	r6, r0
 8008710:	460f      	mov	r7, r1
 8008712:	f7f8 fa29 	bl	8000b68 <__aeabi_d2iz>
 8008716:	2200      	movs	r2, #0
 8008718:	9000      	str	r0, [sp, #0]
 800871a:	2300      	movs	r3, #0
 800871c:	4630      	mov	r0, r6
 800871e:	4639      	mov	r1, r7
 8008720:	f7f8 f9e4 	bl	8000aec <__aeabi_dcmplt>
 8008724:	b150      	cbz	r0, 800873c <_dtoa_r+0x184>
 8008726:	9800      	ldr	r0, [sp, #0]
 8008728:	f7f7 ff04 	bl	8000534 <__aeabi_i2d>
 800872c:	4632      	mov	r2, r6
 800872e:	463b      	mov	r3, r7
 8008730:	f7f8 f9d2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008734:	b910      	cbnz	r0, 800873c <_dtoa_r+0x184>
 8008736:	9b00      	ldr	r3, [sp, #0]
 8008738:	3b01      	subs	r3, #1
 800873a:	9300      	str	r3, [sp, #0]
 800873c:	9b00      	ldr	r3, [sp, #0]
 800873e:	2b16      	cmp	r3, #22
 8008740:	d85a      	bhi.n	80087f8 <_dtoa_r+0x240>
 8008742:	9a00      	ldr	r2, [sp, #0]
 8008744:	4b57      	ldr	r3, [pc, #348]	; (80088a4 <_dtoa_r+0x2ec>)
 8008746:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800874a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874e:	ec51 0b19 	vmov	r0, r1, d9
 8008752:	f7f8 f9cb 	bl	8000aec <__aeabi_dcmplt>
 8008756:	2800      	cmp	r0, #0
 8008758:	d050      	beq.n	80087fc <_dtoa_r+0x244>
 800875a:	9b00      	ldr	r3, [sp, #0]
 800875c:	3b01      	subs	r3, #1
 800875e:	9300      	str	r3, [sp, #0]
 8008760:	2300      	movs	r3, #0
 8008762:	930b      	str	r3, [sp, #44]	; 0x2c
 8008764:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008766:	1b5d      	subs	r5, r3, r5
 8008768:	1e6b      	subs	r3, r5, #1
 800876a:	9305      	str	r3, [sp, #20]
 800876c:	bf45      	ittet	mi
 800876e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008772:	9304      	strmi	r3, [sp, #16]
 8008774:	2300      	movpl	r3, #0
 8008776:	2300      	movmi	r3, #0
 8008778:	bf4c      	ite	mi
 800877a:	9305      	strmi	r3, [sp, #20]
 800877c:	9304      	strpl	r3, [sp, #16]
 800877e:	9b00      	ldr	r3, [sp, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	db3d      	blt.n	8008800 <_dtoa_r+0x248>
 8008784:	9b05      	ldr	r3, [sp, #20]
 8008786:	9a00      	ldr	r2, [sp, #0]
 8008788:	920a      	str	r2, [sp, #40]	; 0x28
 800878a:	4413      	add	r3, r2
 800878c:	9305      	str	r3, [sp, #20]
 800878e:	2300      	movs	r3, #0
 8008790:	9307      	str	r3, [sp, #28]
 8008792:	9b06      	ldr	r3, [sp, #24]
 8008794:	2b09      	cmp	r3, #9
 8008796:	f200 8089 	bhi.w	80088ac <_dtoa_r+0x2f4>
 800879a:	2b05      	cmp	r3, #5
 800879c:	bfc4      	itt	gt
 800879e:	3b04      	subgt	r3, #4
 80087a0:	9306      	strgt	r3, [sp, #24]
 80087a2:	9b06      	ldr	r3, [sp, #24]
 80087a4:	f1a3 0302 	sub.w	r3, r3, #2
 80087a8:	bfcc      	ite	gt
 80087aa:	2500      	movgt	r5, #0
 80087ac:	2501      	movle	r5, #1
 80087ae:	2b03      	cmp	r3, #3
 80087b0:	f200 8087 	bhi.w	80088c2 <_dtoa_r+0x30a>
 80087b4:	e8df f003 	tbb	[pc, r3]
 80087b8:	59383a2d 	.word	0x59383a2d
 80087bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80087c0:	441d      	add	r5, r3
 80087c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80087c6:	2b20      	cmp	r3, #32
 80087c8:	bfc1      	itttt	gt
 80087ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80087ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80087d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80087d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80087da:	bfda      	itte	le
 80087dc:	f1c3 0320 	rsble	r3, r3, #32
 80087e0:	fa06 f003 	lslle.w	r0, r6, r3
 80087e4:	4318      	orrgt	r0, r3
 80087e6:	f7f7 fe95 	bl	8000514 <__aeabi_ui2d>
 80087ea:	2301      	movs	r3, #1
 80087ec:	4606      	mov	r6, r0
 80087ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80087f2:	3d01      	subs	r5, #1
 80087f4:	930e      	str	r3, [sp, #56]	; 0x38
 80087f6:	e76a      	b.n	80086ce <_dtoa_r+0x116>
 80087f8:	2301      	movs	r3, #1
 80087fa:	e7b2      	b.n	8008762 <_dtoa_r+0x1aa>
 80087fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80087fe:	e7b1      	b.n	8008764 <_dtoa_r+0x1ac>
 8008800:	9b04      	ldr	r3, [sp, #16]
 8008802:	9a00      	ldr	r2, [sp, #0]
 8008804:	1a9b      	subs	r3, r3, r2
 8008806:	9304      	str	r3, [sp, #16]
 8008808:	4253      	negs	r3, r2
 800880a:	9307      	str	r3, [sp, #28]
 800880c:	2300      	movs	r3, #0
 800880e:	930a      	str	r3, [sp, #40]	; 0x28
 8008810:	e7bf      	b.n	8008792 <_dtoa_r+0x1da>
 8008812:	2300      	movs	r3, #0
 8008814:	9308      	str	r3, [sp, #32]
 8008816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008818:	2b00      	cmp	r3, #0
 800881a:	dc55      	bgt.n	80088c8 <_dtoa_r+0x310>
 800881c:	2301      	movs	r3, #1
 800881e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008822:	461a      	mov	r2, r3
 8008824:	9209      	str	r2, [sp, #36]	; 0x24
 8008826:	e00c      	b.n	8008842 <_dtoa_r+0x28a>
 8008828:	2301      	movs	r3, #1
 800882a:	e7f3      	b.n	8008814 <_dtoa_r+0x25c>
 800882c:	2300      	movs	r3, #0
 800882e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008830:	9308      	str	r3, [sp, #32]
 8008832:	9b00      	ldr	r3, [sp, #0]
 8008834:	4413      	add	r3, r2
 8008836:	9302      	str	r3, [sp, #8]
 8008838:	3301      	adds	r3, #1
 800883a:	2b01      	cmp	r3, #1
 800883c:	9303      	str	r3, [sp, #12]
 800883e:	bfb8      	it	lt
 8008840:	2301      	movlt	r3, #1
 8008842:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008844:	2200      	movs	r2, #0
 8008846:	6042      	str	r2, [r0, #4]
 8008848:	2204      	movs	r2, #4
 800884a:	f102 0614 	add.w	r6, r2, #20
 800884e:	429e      	cmp	r6, r3
 8008850:	6841      	ldr	r1, [r0, #4]
 8008852:	d93d      	bls.n	80088d0 <_dtoa_r+0x318>
 8008854:	4620      	mov	r0, r4
 8008856:	f000 fec9 	bl	80095ec <_Balloc>
 800885a:	9001      	str	r0, [sp, #4]
 800885c:	2800      	cmp	r0, #0
 800885e:	d13b      	bne.n	80088d8 <_dtoa_r+0x320>
 8008860:	4b11      	ldr	r3, [pc, #68]	; (80088a8 <_dtoa_r+0x2f0>)
 8008862:	4602      	mov	r2, r0
 8008864:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008868:	e6c0      	b.n	80085ec <_dtoa_r+0x34>
 800886a:	2301      	movs	r3, #1
 800886c:	e7df      	b.n	800882e <_dtoa_r+0x276>
 800886e:	bf00      	nop
 8008870:	636f4361 	.word	0x636f4361
 8008874:	3fd287a7 	.word	0x3fd287a7
 8008878:	8b60c8b3 	.word	0x8b60c8b3
 800887c:	3fc68a28 	.word	0x3fc68a28
 8008880:	509f79fb 	.word	0x509f79fb
 8008884:	3fd34413 	.word	0x3fd34413
 8008888:	0800a579 	.word	0x0800a579
 800888c:	0800a590 	.word	0x0800a590
 8008890:	7ff00000 	.word	0x7ff00000
 8008894:	0800a575 	.word	0x0800a575
 8008898:	0800a56c 	.word	0x0800a56c
 800889c:	0800a549 	.word	0x0800a549
 80088a0:	3ff80000 	.word	0x3ff80000
 80088a4:	0800a6e0 	.word	0x0800a6e0
 80088a8:	0800a5eb 	.word	0x0800a5eb
 80088ac:	2501      	movs	r5, #1
 80088ae:	2300      	movs	r3, #0
 80088b0:	9306      	str	r3, [sp, #24]
 80088b2:	9508      	str	r5, [sp, #32]
 80088b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80088b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80088bc:	2200      	movs	r2, #0
 80088be:	2312      	movs	r3, #18
 80088c0:	e7b0      	b.n	8008824 <_dtoa_r+0x26c>
 80088c2:	2301      	movs	r3, #1
 80088c4:	9308      	str	r3, [sp, #32]
 80088c6:	e7f5      	b.n	80088b4 <_dtoa_r+0x2fc>
 80088c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80088ce:	e7b8      	b.n	8008842 <_dtoa_r+0x28a>
 80088d0:	3101      	adds	r1, #1
 80088d2:	6041      	str	r1, [r0, #4]
 80088d4:	0052      	lsls	r2, r2, #1
 80088d6:	e7b8      	b.n	800884a <_dtoa_r+0x292>
 80088d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088da:	9a01      	ldr	r2, [sp, #4]
 80088dc:	601a      	str	r2, [r3, #0]
 80088de:	9b03      	ldr	r3, [sp, #12]
 80088e0:	2b0e      	cmp	r3, #14
 80088e2:	f200 809d 	bhi.w	8008a20 <_dtoa_r+0x468>
 80088e6:	2d00      	cmp	r5, #0
 80088e8:	f000 809a 	beq.w	8008a20 <_dtoa_r+0x468>
 80088ec:	9b00      	ldr	r3, [sp, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	dd32      	ble.n	8008958 <_dtoa_r+0x3a0>
 80088f2:	4ab7      	ldr	r2, [pc, #732]	; (8008bd0 <_dtoa_r+0x618>)
 80088f4:	f003 030f 	and.w	r3, r3, #15
 80088f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008900:	9b00      	ldr	r3, [sp, #0]
 8008902:	05d8      	lsls	r0, r3, #23
 8008904:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008908:	d516      	bpl.n	8008938 <_dtoa_r+0x380>
 800890a:	4bb2      	ldr	r3, [pc, #712]	; (8008bd4 <_dtoa_r+0x61c>)
 800890c:	ec51 0b19 	vmov	r0, r1, d9
 8008910:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008914:	f7f7 ffa2 	bl	800085c <__aeabi_ddiv>
 8008918:	f007 070f 	and.w	r7, r7, #15
 800891c:	4682      	mov	sl, r0
 800891e:	468b      	mov	fp, r1
 8008920:	2503      	movs	r5, #3
 8008922:	4eac      	ldr	r6, [pc, #688]	; (8008bd4 <_dtoa_r+0x61c>)
 8008924:	b957      	cbnz	r7, 800893c <_dtoa_r+0x384>
 8008926:	4642      	mov	r2, r8
 8008928:	464b      	mov	r3, r9
 800892a:	4650      	mov	r0, sl
 800892c:	4659      	mov	r1, fp
 800892e:	f7f7 ff95 	bl	800085c <__aeabi_ddiv>
 8008932:	4682      	mov	sl, r0
 8008934:	468b      	mov	fp, r1
 8008936:	e028      	b.n	800898a <_dtoa_r+0x3d2>
 8008938:	2502      	movs	r5, #2
 800893a:	e7f2      	b.n	8008922 <_dtoa_r+0x36a>
 800893c:	07f9      	lsls	r1, r7, #31
 800893e:	d508      	bpl.n	8008952 <_dtoa_r+0x39a>
 8008940:	4640      	mov	r0, r8
 8008942:	4649      	mov	r1, r9
 8008944:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008948:	f7f7 fe5e 	bl	8000608 <__aeabi_dmul>
 800894c:	3501      	adds	r5, #1
 800894e:	4680      	mov	r8, r0
 8008950:	4689      	mov	r9, r1
 8008952:	107f      	asrs	r7, r7, #1
 8008954:	3608      	adds	r6, #8
 8008956:	e7e5      	b.n	8008924 <_dtoa_r+0x36c>
 8008958:	f000 809b 	beq.w	8008a92 <_dtoa_r+0x4da>
 800895c:	9b00      	ldr	r3, [sp, #0]
 800895e:	4f9d      	ldr	r7, [pc, #628]	; (8008bd4 <_dtoa_r+0x61c>)
 8008960:	425e      	negs	r6, r3
 8008962:	4b9b      	ldr	r3, [pc, #620]	; (8008bd0 <_dtoa_r+0x618>)
 8008964:	f006 020f 	and.w	r2, r6, #15
 8008968:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800896c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008970:	ec51 0b19 	vmov	r0, r1, d9
 8008974:	f7f7 fe48 	bl	8000608 <__aeabi_dmul>
 8008978:	1136      	asrs	r6, r6, #4
 800897a:	4682      	mov	sl, r0
 800897c:	468b      	mov	fp, r1
 800897e:	2300      	movs	r3, #0
 8008980:	2502      	movs	r5, #2
 8008982:	2e00      	cmp	r6, #0
 8008984:	d17a      	bne.n	8008a7c <_dtoa_r+0x4c4>
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1d3      	bne.n	8008932 <_dtoa_r+0x37a>
 800898a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 8082 	beq.w	8008a96 <_dtoa_r+0x4de>
 8008992:	4b91      	ldr	r3, [pc, #580]	; (8008bd8 <_dtoa_r+0x620>)
 8008994:	2200      	movs	r2, #0
 8008996:	4650      	mov	r0, sl
 8008998:	4659      	mov	r1, fp
 800899a:	f7f8 f8a7 	bl	8000aec <__aeabi_dcmplt>
 800899e:	2800      	cmp	r0, #0
 80089a0:	d079      	beq.n	8008a96 <_dtoa_r+0x4de>
 80089a2:	9b03      	ldr	r3, [sp, #12]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d076      	beq.n	8008a96 <_dtoa_r+0x4de>
 80089a8:	9b02      	ldr	r3, [sp, #8]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	dd36      	ble.n	8008a1c <_dtoa_r+0x464>
 80089ae:	9b00      	ldr	r3, [sp, #0]
 80089b0:	4650      	mov	r0, sl
 80089b2:	4659      	mov	r1, fp
 80089b4:	1e5f      	subs	r7, r3, #1
 80089b6:	2200      	movs	r2, #0
 80089b8:	4b88      	ldr	r3, [pc, #544]	; (8008bdc <_dtoa_r+0x624>)
 80089ba:	f7f7 fe25 	bl	8000608 <__aeabi_dmul>
 80089be:	9e02      	ldr	r6, [sp, #8]
 80089c0:	4682      	mov	sl, r0
 80089c2:	468b      	mov	fp, r1
 80089c4:	3501      	adds	r5, #1
 80089c6:	4628      	mov	r0, r5
 80089c8:	f7f7 fdb4 	bl	8000534 <__aeabi_i2d>
 80089cc:	4652      	mov	r2, sl
 80089ce:	465b      	mov	r3, fp
 80089d0:	f7f7 fe1a 	bl	8000608 <__aeabi_dmul>
 80089d4:	4b82      	ldr	r3, [pc, #520]	; (8008be0 <_dtoa_r+0x628>)
 80089d6:	2200      	movs	r2, #0
 80089d8:	f7f7 fc60 	bl	800029c <__adddf3>
 80089dc:	46d0      	mov	r8, sl
 80089de:	46d9      	mov	r9, fp
 80089e0:	4682      	mov	sl, r0
 80089e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80089e6:	2e00      	cmp	r6, #0
 80089e8:	d158      	bne.n	8008a9c <_dtoa_r+0x4e4>
 80089ea:	4b7e      	ldr	r3, [pc, #504]	; (8008be4 <_dtoa_r+0x62c>)
 80089ec:	2200      	movs	r2, #0
 80089ee:	4640      	mov	r0, r8
 80089f0:	4649      	mov	r1, r9
 80089f2:	f7f7 fc51 	bl	8000298 <__aeabi_dsub>
 80089f6:	4652      	mov	r2, sl
 80089f8:	465b      	mov	r3, fp
 80089fa:	4680      	mov	r8, r0
 80089fc:	4689      	mov	r9, r1
 80089fe:	f7f8 f893 	bl	8000b28 <__aeabi_dcmpgt>
 8008a02:	2800      	cmp	r0, #0
 8008a04:	f040 8295 	bne.w	8008f32 <_dtoa_r+0x97a>
 8008a08:	4652      	mov	r2, sl
 8008a0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008a0e:	4640      	mov	r0, r8
 8008a10:	4649      	mov	r1, r9
 8008a12:	f7f8 f86b 	bl	8000aec <__aeabi_dcmplt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f040 8289 	bne.w	8008f2e <_dtoa_r+0x976>
 8008a1c:	ec5b ab19 	vmov	sl, fp, d9
 8008a20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f2c0 8148 	blt.w	8008cb8 <_dtoa_r+0x700>
 8008a28:	9a00      	ldr	r2, [sp, #0]
 8008a2a:	2a0e      	cmp	r2, #14
 8008a2c:	f300 8144 	bgt.w	8008cb8 <_dtoa_r+0x700>
 8008a30:	4b67      	ldr	r3, [pc, #412]	; (8008bd0 <_dtoa_r+0x618>)
 8008a32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a36:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f280 80d5 	bge.w	8008bec <_dtoa_r+0x634>
 8008a42:	9b03      	ldr	r3, [sp, #12]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f300 80d1 	bgt.w	8008bec <_dtoa_r+0x634>
 8008a4a:	f040 826f 	bne.w	8008f2c <_dtoa_r+0x974>
 8008a4e:	4b65      	ldr	r3, [pc, #404]	; (8008be4 <_dtoa_r+0x62c>)
 8008a50:	2200      	movs	r2, #0
 8008a52:	4640      	mov	r0, r8
 8008a54:	4649      	mov	r1, r9
 8008a56:	f7f7 fdd7 	bl	8000608 <__aeabi_dmul>
 8008a5a:	4652      	mov	r2, sl
 8008a5c:	465b      	mov	r3, fp
 8008a5e:	f7f8 f859 	bl	8000b14 <__aeabi_dcmpge>
 8008a62:	9e03      	ldr	r6, [sp, #12]
 8008a64:	4637      	mov	r7, r6
 8008a66:	2800      	cmp	r0, #0
 8008a68:	f040 8245 	bne.w	8008ef6 <_dtoa_r+0x93e>
 8008a6c:	9d01      	ldr	r5, [sp, #4]
 8008a6e:	2331      	movs	r3, #49	; 0x31
 8008a70:	f805 3b01 	strb.w	r3, [r5], #1
 8008a74:	9b00      	ldr	r3, [sp, #0]
 8008a76:	3301      	adds	r3, #1
 8008a78:	9300      	str	r3, [sp, #0]
 8008a7a:	e240      	b.n	8008efe <_dtoa_r+0x946>
 8008a7c:	07f2      	lsls	r2, r6, #31
 8008a7e:	d505      	bpl.n	8008a8c <_dtoa_r+0x4d4>
 8008a80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a84:	f7f7 fdc0 	bl	8000608 <__aeabi_dmul>
 8008a88:	3501      	adds	r5, #1
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	1076      	asrs	r6, r6, #1
 8008a8e:	3708      	adds	r7, #8
 8008a90:	e777      	b.n	8008982 <_dtoa_r+0x3ca>
 8008a92:	2502      	movs	r5, #2
 8008a94:	e779      	b.n	800898a <_dtoa_r+0x3d2>
 8008a96:	9f00      	ldr	r7, [sp, #0]
 8008a98:	9e03      	ldr	r6, [sp, #12]
 8008a9a:	e794      	b.n	80089c6 <_dtoa_r+0x40e>
 8008a9c:	9901      	ldr	r1, [sp, #4]
 8008a9e:	4b4c      	ldr	r3, [pc, #304]	; (8008bd0 <_dtoa_r+0x618>)
 8008aa0:	4431      	add	r1, r6
 8008aa2:	910d      	str	r1, [sp, #52]	; 0x34
 8008aa4:	9908      	ldr	r1, [sp, #32]
 8008aa6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008aaa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008aae:	2900      	cmp	r1, #0
 8008ab0:	d043      	beq.n	8008b3a <_dtoa_r+0x582>
 8008ab2:	494d      	ldr	r1, [pc, #308]	; (8008be8 <_dtoa_r+0x630>)
 8008ab4:	2000      	movs	r0, #0
 8008ab6:	f7f7 fed1 	bl	800085c <__aeabi_ddiv>
 8008aba:	4652      	mov	r2, sl
 8008abc:	465b      	mov	r3, fp
 8008abe:	f7f7 fbeb 	bl	8000298 <__aeabi_dsub>
 8008ac2:	9d01      	ldr	r5, [sp, #4]
 8008ac4:	4682      	mov	sl, r0
 8008ac6:	468b      	mov	fp, r1
 8008ac8:	4649      	mov	r1, r9
 8008aca:	4640      	mov	r0, r8
 8008acc:	f7f8 f84c 	bl	8000b68 <__aeabi_d2iz>
 8008ad0:	4606      	mov	r6, r0
 8008ad2:	f7f7 fd2f 	bl	8000534 <__aeabi_i2d>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	4640      	mov	r0, r8
 8008adc:	4649      	mov	r1, r9
 8008ade:	f7f7 fbdb 	bl	8000298 <__aeabi_dsub>
 8008ae2:	3630      	adds	r6, #48	; 0x30
 8008ae4:	f805 6b01 	strb.w	r6, [r5], #1
 8008ae8:	4652      	mov	r2, sl
 8008aea:	465b      	mov	r3, fp
 8008aec:	4680      	mov	r8, r0
 8008aee:	4689      	mov	r9, r1
 8008af0:	f7f7 fffc 	bl	8000aec <__aeabi_dcmplt>
 8008af4:	2800      	cmp	r0, #0
 8008af6:	d163      	bne.n	8008bc0 <_dtoa_r+0x608>
 8008af8:	4642      	mov	r2, r8
 8008afa:	464b      	mov	r3, r9
 8008afc:	4936      	ldr	r1, [pc, #216]	; (8008bd8 <_dtoa_r+0x620>)
 8008afe:	2000      	movs	r0, #0
 8008b00:	f7f7 fbca 	bl	8000298 <__aeabi_dsub>
 8008b04:	4652      	mov	r2, sl
 8008b06:	465b      	mov	r3, fp
 8008b08:	f7f7 fff0 	bl	8000aec <__aeabi_dcmplt>
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	f040 80b5 	bne.w	8008c7c <_dtoa_r+0x6c4>
 8008b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b14:	429d      	cmp	r5, r3
 8008b16:	d081      	beq.n	8008a1c <_dtoa_r+0x464>
 8008b18:	4b30      	ldr	r3, [pc, #192]	; (8008bdc <_dtoa_r+0x624>)
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	4650      	mov	r0, sl
 8008b1e:	4659      	mov	r1, fp
 8008b20:	f7f7 fd72 	bl	8000608 <__aeabi_dmul>
 8008b24:	4b2d      	ldr	r3, [pc, #180]	; (8008bdc <_dtoa_r+0x624>)
 8008b26:	4682      	mov	sl, r0
 8008b28:	468b      	mov	fp, r1
 8008b2a:	4640      	mov	r0, r8
 8008b2c:	4649      	mov	r1, r9
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f7f7 fd6a 	bl	8000608 <__aeabi_dmul>
 8008b34:	4680      	mov	r8, r0
 8008b36:	4689      	mov	r9, r1
 8008b38:	e7c6      	b.n	8008ac8 <_dtoa_r+0x510>
 8008b3a:	4650      	mov	r0, sl
 8008b3c:	4659      	mov	r1, fp
 8008b3e:	f7f7 fd63 	bl	8000608 <__aeabi_dmul>
 8008b42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b44:	9d01      	ldr	r5, [sp, #4]
 8008b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b48:	4682      	mov	sl, r0
 8008b4a:	468b      	mov	fp, r1
 8008b4c:	4649      	mov	r1, r9
 8008b4e:	4640      	mov	r0, r8
 8008b50:	f7f8 f80a 	bl	8000b68 <__aeabi_d2iz>
 8008b54:	4606      	mov	r6, r0
 8008b56:	f7f7 fced 	bl	8000534 <__aeabi_i2d>
 8008b5a:	3630      	adds	r6, #48	; 0x30
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	460b      	mov	r3, r1
 8008b60:	4640      	mov	r0, r8
 8008b62:	4649      	mov	r1, r9
 8008b64:	f7f7 fb98 	bl	8000298 <__aeabi_dsub>
 8008b68:	f805 6b01 	strb.w	r6, [r5], #1
 8008b6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b6e:	429d      	cmp	r5, r3
 8008b70:	4680      	mov	r8, r0
 8008b72:	4689      	mov	r9, r1
 8008b74:	f04f 0200 	mov.w	r2, #0
 8008b78:	d124      	bne.n	8008bc4 <_dtoa_r+0x60c>
 8008b7a:	4b1b      	ldr	r3, [pc, #108]	; (8008be8 <_dtoa_r+0x630>)
 8008b7c:	4650      	mov	r0, sl
 8008b7e:	4659      	mov	r1, fp
 8008b80:	f7f7 fb8c 	bl	800029c <__adddf3>
 8008b84:	4602      	mov	r2, r0
 8008b86:	460b      	mov	r3, r1
 8008b88:	4640      	mov	r0, r8
 8008b8a:	4649      	mov	r1, r9
 8008b8c:	f7f7 ffcc 	bl	8000b28 <__aeabi_dcmpgt>
 8008b90:	2800      	cmp	r0, #0
 8008b92:	d173      	bne.n	8008c7c <_dtoa_r+0x6c4>
 8008b94:	4652      	mov	r2, sl
 8008b96:	465b      	mov	r3, fp
 8008b98:	4913      	ldr	r1, [pc, #76]	; (8008be8 <_dtoa_r+0x630>)
 8008b9a:	2000      	movs	r0, #0
 8008b9c:	f7f7 fb7c 	bl	8000298 <__aeabi_dsub>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	460b      	mov	r3, r1
 8008ba4:	4640      	mov	r0, r8
 8008ba6:	4649      	mov	r1, r9
 8008ba8:	f7f7 ffa0 	bl	8000aec <__aeabi_dcmplt>
 8008bac:	2800      	cmp	r0, #0
 8008bae:	f43f af35 	beq.w	8008a1c <_dtoa_r+0x464>
 8008bb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008bb4:	1e6b      	subs	r3, r5, #1
 8008bb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008bbc:	2b30      	cmp	r3, #48	; 0x30
 8008bbe:	d0f8      	beq.n	8008bb2 <_dtoa_r+0x5fa>
 8008bc0:	9700      	str	r7, [sp, #0]
 8008bc2:	e049      	b.n	8008c58 <_dtoa_r+0x6a0>
 8008bc4:	4b05      	ldr	r3, [pc, #20]	; (8008bdc <_dtoa_r+0x624>)
 8008bc6:	f7f7 fd1f 	bl	8000608 <__aeabi_dmul>
 8008bca:	4680      	mov	r8, r0
 8008bcc:	4689      	mov	r9, r1
 8008bce:	e7bd      	b.n	8008b4c <_dtoa_r+0x594>
 8008bd0:	0800a6e0 	.word	0x0800a6e0
 8008bd4:	0800a6b8 	.word	0x0800a6b8
 8008bd8:	3ff00000 	.word	0x3ff00000
 8008bdc:	40240000 	.word	0x40240000
 8008be0:	401c0000 	.word	0x401c0000
 8008be4:	40140000 	.word	0x40140000
 8008be8:	3fe00000 	.word	0x3fe00000
 8008bec:	9d01      	ldr	r5, [sp, #4]
 8008bee:	4656      	mov	r6, sl
 8008bf0:	465f      	mov	r7, fp
 8008bf2:	4642      	mov	r2, r8
 8008bf4:	464b      	mov	r3, r9
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	4639      	mov	r1, r7
 8008bfa:	f7f7 fe2f 	bl	800085c <__aeabi_ddiv>
 8008bfe:	f7f7 ffb3 	bl	8000b68 <__aeabi_d2iz>
 8008c02:	4682      	mov	sl, r0
 8008c04:	f7f7 fc96 	bl	8000534 <__aeabi_i2d>
 8008c08:	4642      	mov	r2, r8
 8008c0a:	464b      	mov	r3, r9
 8008c0c:	f7f7 fcfc 	bl	8000608 <__aeabi_dmul>
 8008c10:	4602      	mov	r2, r0
 8008c12:	460b      	mov	r3, r1
 8008c14:	4630      	mov	r0, r6
 8008c16:	4639      	mov	r1, r7
 8008c18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008c1c:	f7f7 fb3c 	bl	8000298 <__aeabi_dsub>
 8008c20:	f805 6b01 	strb.w	r6, [r5], #1
 8008c24:	9e01      	ldr	r6, [sp, #4]
 8008c26:	9f03      	ldr	r7, [sp, #12]
 8008c28:	1bae      	subs	r6, r5, r6
 8008c2a:	42b7      	cmp	r7, r6
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	460b      	mov	r3, r1
 8008c30:	d135      	bne.n	8008c9e <_dtoa_r+0x6e6>
 8008c32:	f7f7 fb33 	bl	800029c <__adddf3>
 8008c36:	4642      	mov	r2, r8
 8008c38:	464b      	mov	r3, r9
 8008c3a:	4606      	mov	r6, r0
 8008c3c:	460f      	mov	r7, r1
 8008c3e:	f7f7 ff73 	bl	8000b28 <__aeabi_dcmpgt>
 8008c42:	b9d0      	cbnz	r0, 8008c7a <_dtoa_r+0x6c2>
 8008c44:	4642      	mov	r2, r8
 8008c46:	464b      	mov	r3, r9
 8008c48:	4630      	mov	r0, r6
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	f7f7 ff44 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c50:	b110      	cbz	r0, 8008c58 <_dtoa_r+0x6a0>
 8008c52:	f01a 0f01 	tst.w	sl, #1
 8008c56:	d110      	bne.n	8008c7a <_dtoa_r+0x6c2>
 8008c58:	4620      	mov	r0, r4
 8008c5a:	ee18 1a10 	vmov	r1, s16
 8008c5e:	f000 fd05 	bl	800966c <_Bfree>
 8008c62:	2300      	movs	r3, #0
 8008c64:	9800      	ldr	r0, [sp, #0]
 8008c66:	702b      	strb	r3, [r5, #0]
 8008c68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c6a:	3001      	adds	r0, #1
 8008c6c:	6018      	str	r0, [r3, #0]
 8008c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f43f acf1 	beq.w	8008658 <_dtoa_r+0xa0>
 8008c76:	601d      	str	r5, [r3, #0]
 8008c78:	e4ee      	b.n	8008658 <_dtoa_r+0xa0>
 8008c7a:	9f00      	ldr	r7, [sp, #0]
 8008c7c:	462b      	mov	r3, r5
 8008c7e:	461d      	mov	r5, r3
 8008c80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c84:	2a39      	cmp	r2, #57	; 0x39
 8008c86:	d106      	bne.n	8008c96 <_dtoa_r+0x6de>
 8008c88:	9a01      	ldr	r2, [sp, #4]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d1f7      	bne.n	8008c7e <_dtoa_r+0x6c6>
 8008c8e:	9901      	ldr	r1, [sp, #4]
 8008c90:	2230      	movs	r2, #48	; 0x30
 8008c92:	3701      	adds	r7, #1
 8008c94:	700a      	strb	r2, [r1, #0]
 8008c96:	781a      	ldrb	r2, [r3, #0]
 8008c98:	3201      	adds	r2, #1
 8008c9a:	701a      	strb	r2, [r3, #0]
 8008c9c:	e790      	b.n	8008bc0 <_dtoa_r+0x608>
 8008c9e:	4ba6      	ldr	r3, [pc, #664]	; (8008f38 <_dtoa_r+0x980>)
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f7f7 fcb1 	bl	8000608 <__aeabi_dmul>
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	2300      	movs	r3, #0
 8008caa:	4606      	mov	r6, r0
 8008cac:	460f      	mov	r7, r1
 8008cae:	f7f7 ff13 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	d09d      	beq.n	8008bf2 <_dtoa_r+0x63a>
 8008cb6:	e7cf      	b.n	8008c58 <_dtoa_r+0x6a0>
 8008cb8:	9a08      	ldr	r2, [sp, #32]
 8008cba:	2a00      	cmp	r2, #0
 8008cbc:	f000 80d7 	beq.w	8008e6e <_dtoa_r+0x8b6>
 8008cc0:	9a06      	ldr	r2, [sp, #24]
 8008cc2:	2a01      	cmp	r2, #1
 8008cc4:	f300 80ba 	bgt.w	8008e3c <_dtoa_r+0x884>
 8008cc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cca:	2a00      	cmp	r2, #0
 8008ccc:	f000 80b2 	beq.w	8008e34 <_dtoa_r+0x87c>
 8008cd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008cd4:	9e07      	ldr	r6, [sp, #28]
 8008cd6:	9d04      	ldr	r5, [sp, #16]
 8008cd8:	9a04      	ldr	r2, [sp, #16]
 8008cda:	441a      	add	r2, r3
 8008cdc:	9204      	str	r2, [sp, #16]
 8008cde:	9a05      	ldr	r2, [sp, #20]
 8008ce0:	2101      	movs	r1, #1
 8008ce2:	441a      	add	r2, r3
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	9205      	str	r2, [sp, #20]
 8008ce8:	f000 fd78 	bl	80097dc <__i2b>
 8008cec:	4607      	mov	r7, r0
 8008cee:	2d00      	cmp	r5, #0
 8008cf0:	dd0c      	ble.n	8008d0c <_dtoa_r+0x754>
 8008cf2:	9b05      	ldr	r3, [sp, #20]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	dd09      	ble.n	8008d0c <_dtoa_r+0x754>
 8008cf8:	42ab      	cmp	r3, r5
 8008cfa:	9a04      	ldr	r2, [sp, #16]
 8008cfc:	bfa8      	it	ge
 8008cfe:	462b      	movge	r3, r5
 8008d00:	1ad2      	subs	r2, r2, r3
 8008d02:	9204      	str	r2, [sp, #16]
 8008d04:	9a05      	ldr	r2, [sp, #20]
 8008d06:	1aed      	subs	r5, r5, r3
 8008d08:	1ad3      	subs	r3, r2, r3
 8008d0a:	9305      	str	r3, [sp, #20]
 8008d0c:	9b07      	ldr	r3, [sp, #28]
 8008d0e:	b31b      	cbz	r3, 8008d58 <_dtoa_r+0x7a0>
 8008d10:	9b08      	ldr	r3, [sp, #32]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	f000 80af 	beq.w	8008e76 <_dtoa_r+0x8be>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	dd13      	ble.n	8008d44 <_dtoa_r+0x78c>
 8008d1c:	4639      	mov	r1, r7
 8008d1e:	4632      	mov	r2, r6
 8008d20:	4620      	mov	r0, r4
 8008d22:	f000 fe1b 	bl	800995c <__pow5mult>
 8008d26:	ee18 2a10 	vmov	r2, s16
 8008d2a:	4601      	mov	r1, r0
 8008d2c:	4607      	mov	r7, r0
 8008d2e:	4620      	mov	r0, r4
 8008d30:	f000 fd6a 	bl	8009808 <__multiply>
 8008d34:	ee18 1a10 	vmov	r1, s16
 8008d38:	4680      	mov	r8, r0
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f000 fc96 	bl	800966c <_Bfree>
 8008d40:	ee08 8a10 	vmov	s16, r8
 8008d44:	9b07      	ldr	r3, [sp, #28]
 8008d46:	1b9a      	subs	r2, r3, r6
 8008d48:	d006      	beq.n	8008d58 <_dtoa_r+0x7a0>
 8008d4a:	ee18 1a10 	vmov	r1, s16
 8008d4e:	4620      	mov	r0, r4
 8008d50:	f000 fe04 	bl	800995c <__pow5mult>
 8008d54:	ee08 0a10 	vmov	s16, r0
 8008d58:	2101      	movs	r1, #1
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f000 fd3e 	bl	80097dc <__i2b>
 8008d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	4606      	mov	r6, r0
 8008d66:	f340 8088 	ble.w	8008e7a <_dtoa_r+0x8c2>
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	4601      	mov	r1, r0
 8008d6e:	4620      	mov	r0, r4
 8008d70:	f000 fdf4 	bl	800995c <__pow5mult>
 8008d74:	9b06      	ldr	r3, [sp, #24]
 8008d76:	2b01      	cmp	r3, #1
 8008d78:	4606      	mov	r6, r0
 8008d7a:	f340 8081 	ble.w	8008e80 <_dtoa_r+0x8c8>
 8008d7e:	f04f 0800 	mov.w	r8, #0
 8008d82:	6933      	ldr	r3, [r6, #16]
 8008d84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008d88:	6918      	ldr	r0, [r3, #16]
 8008d8a:	f000 fcd7 	bl	800973c <__hi0bits>
 8008d8e:	f1c0 0020 	rsb	r0, r0, #32
 8008d92:	9b05      	ldr	r3, [sp, #20]
 8008d94:	4418      	add	r0, r3
 8008d96:	f010 001f 	ands.w	r0, r0, #31
 8008d9a:	f000 8092 	beq.w	8008ec2 <_dtoa_r+0x90a>
 8008d9e:	f1c0 0320 	rsb	r3, r0, #32
 8008da2:	2b04      	cmp	r3, #4
 8008da4:	f340 808a 	ble.w	8008ebc <_dtoa_r+0x904>
 8008da8:	f1c0 001c 	rsb	r0, r0, #28
 8008dac:	9b04      	ldr	r3, [sp, #16]
 8008dae:	4403      	add	r3, r0
 8008db0:	9304      	str	r3, [sp, #16]
 8008db2:	9b05      	ldr	r3, [sp, #20]
 8008db4:	4403      	add	r3, r0
 8008db6:	4405      	add	r5, r0
 8008db8:	9305      	str	r3, [sp, #20]
 8008dba:	9b04      	ldr	r3, [sp, #16]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	dd07      	ble.n	8008dd0 <_dtoa_r+0x818>
 8008dc0:	ee18 1a10 	vmov	r1, s16
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	f000 fe22 	bl	8009a10 <__lshift>
 8008dcc:	ee08 0a10 	vmov	s16, r0
 8008dd0:	9b05      	ldr	r3, [sp, #20]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	dd05      	ble.n	8008de2 <_dtoa_r+0x82a>
 8008dd6:	4631      	mov	r1, r6
 8008dd8:	461a      	mov	r2, r3
 8008dda:	4620      	mov	r0, r4
 8008ddc:	f000 fe18 	bl	8009a10 <__lshift>
 8008de0:	4606      	mov	r6, r0
 8008de2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d06e      	beq.n	8008ec6 <_dtoa_r+0x90e>
 8008de8:	ee18 0a10 	vmov	r0, s16
 8008dec:	4631      	mov	r1, r6
 8008dee:	f000 fe7f 	bl	8009af0 <__mcmp>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	da67      	bge.n	8008ec6 <_dtoa_r+0x90e>
 8008df6:	9b00      	ldr	r3, [sp, #0]
 8008df8:	3b01      	subs	r3, #1
 8008dfa:	ee18 1a10 	vmov	r1, s16
 8008dfe:	9300      	str	r3, [sp, #0]
 8008e00:	220a      	movs	r2, #10
 8008e02:	2300      	movs	r3, #0
 8008e04:	4620      	mov	r0, r4
 8008e06:	f000 fc53 	bl	80096b0 <__multadd>
 8008e0a:	9b08      	ldr	r3, [sp, #32]
 8008e0c:	ee08 0a10 	vmov	s16, r0
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	f000 81b1 	beq.w	8009178 <_dtoa_r+0xbc0>
 8008e16:	2300      	movs	r3, #0
 8008e18:	4639      	mov	r1, r7
 8008e1a:	220a      	movs	r2, #10
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	f000 fc47 	bl	80096b0 <__multadd>
 8008e22:	9b02      	ldr	r3, [sp, #8]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	4607      	mov	r7, r0
 8008e28:	f300 808e 	bgt.w	8008f48 <_dtoa_r+0x990>
 8008e2c:	9b06      	ldr	r3, [sp, #24]
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	dc51      	bgt.n	8008ed6 <_dtoa_r+0x91e>
 8008e32:	e089      	b.n	8008f48 <_dtoa_r+0x990>
 8008e34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e3a:	e74b      	b.n	8008cd4 <_dtoa_r+0x71c>
 8008e3c:	9b03      	ldr	r3, [sp, #12]
 8008e3e:	1e5e      	subs	r6, r3, #1
 8008e40:	9b07      	ldr	r3, [sp, #28]
 8008e42:	42b3      	cmp	r3, r6
 8008e44:	bfbf      	itttt	lt
 8008e46:	9b07      	ldrlt	r3, [sp, #28]
 8008e48:	9607      	strlt	r6, [sp, #28]
 8008e4a:	1af2      	sublt	r2, r6, r3
 8008e4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008e4e:	bfb6      	itet	lt
 8008e50:	189b      	addlt	r3, r3, r2
 8008e52:	1b9e      	subge	r6, r3, r6
 8008e54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008e56:	9b03      	ldr	r3, [sp, #12]
 8008e58:	bfb8      	it	lt
 8008e5a:	2600      	movlt	r6, #0
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	bfb7      	itett	lt
 8008e60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008e64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008e68:	1a9d      	sublt	r5, r3, r2
 8008e6a:	2300      	movlt	r3, #0
 8008e6c:	e734      	b.n	8008cd8 <_dtoa_r+0x720>
 8008e6e:	9e07      	ldr	r6, [sp, #28]
 8008e70:	9d04      	ldr	r5, [sp, #16]
 8008e72:	9f08      	ldr	r7, [sp, #32]
 8008e74:	e73b      	b.n	8008cee <_dtoa_r+0x736>
 8008e76:	9a07      	ldr	r2, [sp, #28]
 8008e78:	e767      	b.n	8008d4a <_dtoa_r+0x792>
 8008e7a:	9b06      	ldr	r3, [sp, #24]
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	dc18      	bgt.n	8008eb2 <_dtoa_r+0x8fa>
 8008e80:	f1ba 0f00 	cmp.w	sl, #0
 8008e84:	d115      	bne.n	8008eb2 <_dtoa_r+0x8fa>
 8008e86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e8a:	b993      	cbnz	r3, 8008eb2 <_dtoa_r+0x8fa>
 8008e8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008e90:	0d1b      	lsrs	r3, r3, #20
 8008e92:	051b      	lsls	r3, r3, #20
 8008e94:	b183      	cbz	r3, 8008eb8 <_dtoa_r+0x900>
 8008e96:	9b04      	ldr	r3, [sp, #16]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	9304      	str	r3, [sp, #16]
 8008e9c:	9b05      	ldr	r3, [sp, #20]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	9305      	str	r3, [sp, #20]
 8008ea2:	f04f 0801 	mov.w	r8, #1
 8008ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f47f af6a 	bne.w	8008d82 <_dtoa_r+0x7ca>
 8008eae:	2001      	movs	r0, #1
 8008eb0:	e76f      	b.n	8008d92 <_dtoa_r+0x7da>
 8008eb2:	f04f 0800 	mov.w	r8, #0
 8008eb6:	e7f6      	b.n	8008ea6 <_dtoa_r+0x8ee>
 8008eb8:	4698      	mov	r8, r3
 8008eba:	e7f4      	b.n	8008ea6 <_dtoa_r+0x8ee>
 8008ebc:	f43f af7d 	beq.w	8008dba <_dtoa_r+0x802>
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	301c      	adds	r0, #28
 8008ec4:	e772      	b.n	8008dac <_dtoa_r+0x7f4>
 8008ec6:	9b03      	ldr	r3, [sp, #12]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	dc37      	bgt.n	8008f3c <_dtoa_r+0x984>
 8008ecc:	9b06      	ldr	r3, [sp, #24]
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	dd34      	ble.n	8008f3c <_dtoa_r+0x984>
 8008ed2:	9b03      	ldr	r3, [sp, #12]
 8008ed4:	9302      	str	r3, [sp, #8]
 8008ed6:	9b02      	ldr	r3, [sp, #8]
 8008ed8:	b96b      	cbnz	r3, 8008ef6 <_dtoa_r+0x93e>
 8008eda:	4631      	mov	r1, r6
 8008edc:	2205      	movs	r2, #5
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f000 fbe6 	bl	80096b0 <__multadd>
 8008ee4:	4601      	mov	r1, r0
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	ee18 0a10 	vmov	r0, s16
 8008eec:	f000 fe00 	bl	8009af0 <__mcmp>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	f73f adbb 	bgt.w	8008a6c <_dtoa_r+0x4b4>
 8008ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ef8:	9d01      	ldr	r5, [sp, #4]
 8008efa:	43db      	mvns	r3, r3
 8008efc:	9300      	str	r3, [sp, #0]
 8008efe:	f04f 0800 	mov.w	r8, #0
 8008f02:	4631      	mov	r1, r6
 8008f04:	4620      	mov	r0, r4
 8008f06:	f000 fbb1 	bl	800966c <_Bfree>
 8008f0a:	2f00      	cmp	r7, #0
 8008f0c:	f43f aea4 	beq.w	8008c58 <_dtoa_r+0x6a0>
 8008f10:	f1b8 0f00 	cmp.w	r8, #0
 8008f14:	d005      	beq.n	8008f22 <_dtoa_r+0x96a>
 8008f16:	45b8      	cmp	r8, r7
 8008f18:	d003      	beq.n	8008f22 <_dtoa_r+0x96a>
 8008f1a:	4641      	mov	r1, r8
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f000 fba5 	bl	800966c <_Bfree>
 8008f22:	4639      	mov	r1, r7
 8008f24:	4620      	mov	r0, r4
 8008f26:	f000 fba1 	bl	800966c <_Bfree>
 8008f2a:	e695      	b.n	8008c58 <_dtoa_r+0x6a0>
 8008f2c:	2600      	movs	r6, #0
 8008f2e:	4637      	mov	r7, r6
 8008f30:	e7e1      	b.n	8008ef6 <_dtoa_r+0x93e>
 8008f32:	9700      	str	r7, [sp, #0]
 8008f34:	4637      	mov	r7, r6
 8008f36:	e599      	b.n	8008a6c <_dtoa_r+0x4b4>
 8008f38:	40240000 	.word	0x40240000
 8008f3c:	9b08      	ldr	r3, [sp, #32]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	f000 80ca 	beq.w	80090d8 <_dtoa_r+0xb20>
 8008f44:	9b03      	ldr	r3, [sp, #12]
 8008f46:	9302      	str	r3, [sp, #8]
 8008f48:	2d00      	cmp	r5, #0
 8008f4a:	dd05      	ble.n	8008f58 <_dtoa_r+0x9a0>
 8008f4c:	4639      	mov	r1, r7
 8008f4e:	462a      	mov	r2, r5
 8008f50:	4620      	mov	r0, r4
 8008f52:	f000 fd5d 	bl	8009a10 <__lshift>
 8008f56:	4607      	mov	r7, r0
 8008f58:	f1b8 0f00 	cmp.w	r8, #0
 8008f5c:	d05b      	beq.n	8009016 <_dtoa_r+0xa5e>
 8008f5e:	6879      	ldr	r1, [r7, #4]
 8008f60:	4620      	mov	r0, r4
 8008f62:	f000 fb43 	bl	80095ec <_Balloc>
 8008f66:	4605      	mov	r5, r0
 8008f68:	b928      	cbnz	r0, 8008f76 <_dtoa_r+0x9be>
 8008f6a:	4b87      	ldr	r3, [pc, #540]	; (8009188 <_dtoa_r+0xbd0>)
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008f72:	f7ff bb3b 	b.w	80085ec <_dtoa_r+0x34>
 8008f76:	693a      	ldr	r2, [r7, #16]
 8008f78:	3202      	adds	r2, #2
 8008f7a:	0092      	lsls	r2, r2, #2
 8008f7c:	f107 010c 	add.w	r1, r7, #12
 8008f80:	300c      	adds	r0, #12
 8008f82:	f7fe fcbd 	bl	8007900 <memcpy>
 8008f86:	2201      	movs	r2, #1
 8008f88:	4629      	mov	r1, r5
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f000 fd40 	bl	8009a10 <__lshift>
 8008f90:	9b01      	ldr	r3, [sp, #4]
 8008f92:	f103 0901 	add.w	r9, r3, #1
 8008f96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	9305      	str	r3, [sp, #20]
 8008f9e:	f00a 0301 	and.w	r3, sl, #1
 8008fa2:	46b8      	mov	r8, r7
 8008fa4:	9304      	str	r3, [sp, #16]
 8008fa6:	4607      	mov	r7, r0
 8008fa8:	4631      	mov	r1, r6
 8008faa:	ee18 0a10 	vmov	r0, s16
 8008fae:	f7ff fa75 	bl	800849c <quorem>
 8008fb2:	4641      	mov	r1, r8
 8008fb4:	9002      	str	r0, [sp, #8]
 8008fb6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008fba:	ee18 0a10 	vmov	r0, s16
 8008fbe:	f000 fd97 	bl	8009af0 <__mcmp>
 8008fc2:	463a      	mov	r2, r7
 8008fc4:	9003      	str	r0, [sp, #12]
 8008fc6:	4631      	mov	r1, r6
 8008fc8:	4620      	mov	r0, r4
 8008fca:	f000 fdad 	bl	8009b28 <__mdiff>
 8008fce:	68c2      	ldr	r2, [r0, #12]
 8008fd0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8008fd4:	4605      	mov	r5, r0
 8008fd6:	bb02      	cbnz	r2, 800901a <_dtoa_r+0xa62>
 8008fd8:	4601      	mov	r1, r0
 8008fda:	ee18 0a10 	vmov	r0, s16
 8008fde:	f000 fd87 	bl	8009af0 <__mcmp>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	9207      	str	r2, [sp, #28]
 8008fea:	f000 fb3f 	bl	800966c <_Bfree>
 8008fee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008ff2:	ea43 0102 	orr.w	r1, r3, r2
 8008ff6:	9b04      	ldr	r3, [sp, #16]
 8008ff8:	430b      	orrs	r3, r1
 8008ffa:	464d      	mov	r5, r9
 8008ffc:	d10f      	bne.n	800901e <_dtoa_r+0xa66>
 8008ffe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009002:	d02a      	beq.n	800905a <_dtoa_r+0xaa2>
 8009004:	9b03      	ldr	r3, [sp, #12]
 8009006:	2b00      	cmp	r3, #0
 8009008:	dd02      	ble.n	8009010 <_dtoa_r+0xa58>
 800900a:	9b02      	ldr	r3, [sp, #8]
 800900c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009010:	f88b a000 	strb.w	sl, [fp]
 8009014:	e775      	b.n	8008f02 <_dtoa_r+0x94a>
 8009016:	4638      	mov	r0, r7
 8009018:	e7ba      	b.n	8008f90 <_dtoa_r+0x9d8>
 800901a:	2201      	movs	r2, #1
 800901c:	e7e2      	b.n	8008fe4 <_dtoa_r+0xa2c>
 800901e:	9b03      	ldr	r3, [sp, #12]
 8009020:	2b00      	cmp	r3, #0
 8009022:	db04      	blt.n	800902e <_dtoa_r+0xa76>
 8009024:	9906      	ldr	r1, [sp, #24]
 8009026:	430b      	orrs	r3, r1
 8009028:	9904      	ldr	r1, [sp, #16]
 800902a:	430b      	orrs	r3, r1
 800902c:	d122      	bne.n	8009074 <_dtoa_r+0xabc>
 800902e:	2a00      	cmp	r2, #0
 8009030:	ddee      	ble.n	8009010 <_dtoa_r+0xa58>
 8009032:	ee18 1a10 	vmov	r1, s16
 8009036:	2201      	movs	r2, #1
 8009038:	4620      	mov	r0, r4
 800903a:	f000 fce9 	bl	8009a10 <__lshift>
 800903e:	4631      	mov	r1, r6
 8009040:	ee08 0a10 	vmov	s16, r0
 8009044:	f000 fd54 	bl	8009af0 <__mcmp>
 8009048:	2800      	cmp	r0, #0
 800904a:	dc03      	bgt.n	8009054 <_dtoa_r+0xa9c>
 800904c:	d1e0      	bne.n	8009010 <_dtoa_r+0xa58>
 800904e:	f01a 0f01 	tst.w	sl, #1
 8009052:	d0dd      	beq.n	8009010 <_dtoa_r+0xa58>
 8009054:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009058:	d1d7      	bne.n	800900a <_dtoa_r+0xa52>
 800905a:	2339      	movs	r3, #57	; 0x39
 800905c:	f88b 3000 	strb.w	r3, [fp]
 8009060:	462b      	mov	r3, r5
 8009062:	461d      	mov	r5, r3
 8009064:	3b01      	subs	r3, #1
 8009066:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800906a:	2a39      	cmp	r2, #57	; 0x39
 800906c:	d071      	beq.n	8009152 <_dtoa_r+0xb9a>
 800906e:	3201      	adds	r2, #1
 8009070:	701a      	strb	r2, [r3, #0]
 8009072:	e746      	b.n	8008f02 <_dtoa_r+0x94a>
 8009074:	2a00      	cmp	r2, #0
 8009076:	dd07      	ble.n	8009088 <_dtoa_r+0xad0>
 8009078:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800907c:	d0ed      	beq.n	800905a <_dtoa_r+0xaa2>
 800907e:	f10a 0301 	add.w	r3, sl, #1
 8009082:	f88b 3000 	strb.w	r3, [fp]
 8009086:	e73c      	b.n	8008f02 <_dtoa_r+0x94a>
 8009088:	9b05      	ldr	r3, [sp, #20]
 800908a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800908e:	4599      	cmp	r9, r3
 8009090:	d047      	beq.n	8009122 <_dtoa_r+0xb6a>
 8009092:	ee18 1a10 	vmov	r1, s16
 8009096:	2300      	movs	r3, #0
 8009098:	220a      	movs	r2, #10
 800909a:	4620      	mov	r0, r4
 800909c:	f000 fb08 	bl	80096b0 <__multadd>
 80090a0:	45b8      	cmp	r8, r7
 80090a2:	ee08 0a10 	vmov	s16, r0
 80090a6:	f04f 0300 	mov.w	r3, #0
 80090aa:	f04f 020a 	mov.w	r2, #10
 80090ae:	4641      	mov	r1, r8
 80090b0:	4620      	mov	r0, r4
 80090b2:	d106      	bne.n	80090c2 <_dtoa_r+0xb0a>
 80090b4:	f000 fafc 	bl	80096b0 <__multadd>
 80090b8:	4680      	mov	r8, r0
 80090ba:	4607      	mov	r7, r0
 80090bc:	f109 0901 	add.w	r9, r9, #1
 80090c0:	e772      	b.n	8008fa8 <_dtoa_r+0x9f0>
 80090c2:	f000 faf5 	bl	80096b0 <__multadd>
 80090c6:	4639      	mov	r1, r7
 80090c8:	4680      	mov	r8, r0
 80090ca:	2300      	movs	r3, #0
 80090cc:	220a      	movs	r2, #10
 80090ce:	4620      	mov	r0, r4
 80090d0:	f000 faee 	bl	80096b0 <__multadd>
 80090d4:	4607      	mov	r7, r0
 80090d6:	e7f1      	b.n	80090bc <_dtoa_r+0xb04>
 80090d8:	9b03      	ldr	r3, [sp, #12]
 80090da:	9302      	str	r3, [sp, #8]
 80090dc:	9d01      	ldr	r5, [sp, #4]
 80090de:	ee18 0a10 	vmov	r0, s16
 80090e2:	4631      	mov	r1, r6
 80090e4:	f7ff f9da 	bl	800849c <quorem>
 80090e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80090ec:	9b01      	ldr	r3, [sp, #4]
 80090ee:	f805 ab01 	strb.w	sl, [r5], #1
 80090f2:	1aea      	subs	r2, r5, r3
 80090f4:	9b02      	ldr	r3, [sp, #8]
 80090f6:	4293      	cmp	r3, r2
 80090f8:	dd09      	ble.n	800910e <_dtoa_r+0xb56>
 80090fa:	ee18 1a10 	vmov	r1, s16
 80090fe:	2300      	movs	r3, #0
 8009100:	220a      	movs	r2, #10
 8009102:	4620      	mov	r0, r4
 8009104:	f000 fad4 	bl	80096b0 <__multadd>
 8009108:	ee08 0a10 	vmov	s16, r0
 800910c:	e7e7      	b.n	80090de <_dtoa_r+0xb26>
 800910e:	9b02      	ldr	r3, [sp, #8]
 8009110:	2b00      	cmp	r3, #0
 8009112:	bfc8      	it	gt
 8009114:	461d      	movgt	r5, r3
 8009116:	9b01      	ldr	r3, [sp, #4]
 8009118:	bfd8      	it	le
 800911a:	2501      	movle	r5, #1
 800911c:	441d      	add	r5, r3
 800911e:	f04f 0800 	mov.w	r8, #0
 8009122:	ee18 1a10 	vmov	r1, s16
 8009126:	2201      	movs	r2, #1
 8009128:	4620      	mov	r0, r4
 800912a:	f000 fc71 	bl	8009a10 <__lshift>
 800912e:	4631      	mov	r1, r6
 8009130:	ee08 0a10 	vmov	s16, r0
 8009134:	f000 fcdc 	bl	8009af0 <__mcmp>
 8009138:	2800      	cmp	r0, #0
 800913a:	dc91      	bgt.n	8009060 <_dtoa_r+0xaa8>
 800913c:	d102      	bne.n	8009144 <_dtoa_r+0xb8c>
 800913e:	f01a 0f01 	tst.w	sl, #1
 8009142:	d18d      	bne.n	8009060 <_dtoa_r+0xaa8>
 8009144:	462b      	mov	r3, r5
 8009146:	461d      	mov	r5, r3
 8009148:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800914c:	2a30      	cmp	r2, #48	; 0x30
 800914e:	d0fa      	beq.n	8009146 <_dtoa_r+0xb8e>
 8009150:	e6d7      	b.n	8008f02 <_dtoa_r+0x94a>
 8009152:	9a01      	ldr	r2, [sp, #4]
 8009154:	429a      	cmp	r2, r3
 8009156:	d184      	bne.n	8009062 <_dtoa_r+0xaaa>
 8009158:	9b00      	ldr	r3, [sp, #0]
 800915a:	3301      	adds	r3, #1
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	2331      	movs	r3, #49	; 0x31
 8009160:	7013      	strb	r3, [r2, #0]
 8009162:	e6ce      	b.n	8008f02 <_dtoa_r+0x94a>
 8009164:	4b09      	ldr	r3, [pc, #36]	; (800918c <_dtoa_r+0xbd4>)
 8009166:	f7ff ba95 	b.w	8008694 <_dtoa_r+0xdc>
 800916a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800916c:	2b00      	cmp	r3, #0
 800916e:	f47f aa6e 	bne.w	800864e <_dtoa_r+0x96>
 8009172:	4b07      	ldr	r3, [pc, #28]	; (8009190 <_dtoa_r+0xbd8>)
 8009174:	f7ff ba8e 	b.w	8008694 <_dtoa_r+0xdc>
 8009178:	9b02      	ldr	r3, [sp, #8]
 800917a:	2b00      	cmp	r3, #0
 800917c:	dcae      	bgt.n	80090dc <_dtoa_r+0xb24>
 800917e:	9b06      	ldr	r3, [sp, #24]
 8009180:	2b02      	cmp	r3, #2
 8009182:	f73f aea8 	bgt.w	8008ed6 <_dtoa_r+0x91e>
 8009186:	e7a9      	b.n	80090dc <_dtoa_r+0xb24>
 8009188:	0800a5eb 	.word	0x0800a5eb
 800918c:	0800a548 	.word	0x0800a548
 8009190:	0800a56c 	.word	0x0800a56c

08009194 <__sflush_r>:
 8009194:	898a      	ldrh	r2, [r1, #12]
 8009196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800919a:	4605      	mov	r5, r0
 800919c:	0710      	lsls	r0, r2, #28
 800919e:	460c      	mov	r4, r1
 80091a0:	d458      	bmi.n	8009254 <__sflush_r+0xc0>
 80091a2:	684b      	ldr	r3, [r1, #4]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	dc05      	bgt.n	80091b4 <__sflush_r+0x20>
 80091a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	dc02      	bgt.n	80091b4 <__sflush_r+0x20>
 80091ae:	2000      	movs	r0, #0
 80091b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091b6:	2e00      	cmp	r6, #0
 80091b8:	d0f9      	beq.n	80091ae <__sflush_r+0x1a>
 80091ba:	2300      	movs	r3, #0
 80091bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091c0:	682f      	ldr	r7, [r5, #0]
 80091c2:	602b      	str	r3, [r5, #0]
 80091c4:	d032      	beq.n	800922c <__sflush_r+0x98>
 80091c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091c8:	89a3      	ldrh	r3, [r4, #12]
 80091ca:	075a      	lsls	r2, r3, #29
 80091cc:	d505      	bpl.n	80091da <__sflush_r+0x46>
 80091ce:	6863      	ldr	r3, [r4, #4]
 80091d0:	1ac0      	subs	r0, r0, r3
 80091d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091d4:	b10b      	cbz	r3, 80091da <__sflush_r+0x46>
 80091d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091d8:	1ac0      	subs	r0, r0, r3
 80091da:	2300      	movs	r3, #0
 80091dc:	4602      	mov	r2, r0
 80091de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091e0:	6a21      	ldr	r1, [r4, #32]
 80091e2:	4628      	mov	r0, r5
 80091e4:	47b0      	blx	r6
 80091e6:	1c43      	adds	r3, r0, #1
 80091e8:	89a3      	ldrh	r3, [r4, #12]
 80091ea:	d106      	bne.n	80091fa <__sflush_r+0x66>
 80091ec:	6829      	ldr	r1, [r5, #0]
 80091ee:	291d      	cmp	r1, #29
 80091f0:	d82c      	bhi.n	800924c <__sflush_r+0xb8>
 80091f2:	4a2a      	ldr	r2, [pc, #168]	; (800929c <__sflush_r+0x108>)
 80091f4:	40ca      	lsrs	r2, r1
 80091f6:	07d6      	lsls	r6, r2, #31
 80091f8:	d528      	bpl.n	800924c <__sflush_r+0xb8>
 80091fa:	2200      	movs	r2, #0
 80091fc:	6062      	str	r2, [r4, #4]
 80091fe:	04d9      	lsls	r1, r3, #19
 8009200:	6922      	ldr	r2, [r4, #16]
 8009202:	6022      	str	r2, [r4, #0]
 8009204:	d504      	bpl.n	8009210 <__sflush_r+0x7c>
 8009206:	1c42      	adds	r2, r0, #1
 8009208:	d101      	bne.n	800920e <__sflush_r+0x7a>
 800920a:	682b      	ldr	r3, [r5, #0]
 800920c:	b903      	cbnz	r3, 8009210 <__sflush_r+0x7c>
 800920e:	6560      	str	r0, [r4, #84]	; 0x54
 8009210:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009212:	602f      	str	r7, [r5, #0]
 8009214:	2900      	cmp	r1, #0
 8009216:	d0ca      	beq.n	80091ae <__sflush_r+0x1a>
 8009218:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800921c:	4299      	cmp	r1, r3
 800921e:	d002      	beq.n	8009226 <__sflush_r+0x92>
 8009220:	4628      	mov	r0, r5
 8009222:	f000 fd7d 	bl	8009d20 <_free_r>
 8009226:	2000      	movs	r0, #0
 8009228:	6360      	str	r0, [r4, #52]	; 0x34
 800922a:	e7c1      	b.n	80091b0 <__sflush_r+0x1c>
 800922c:	6a21      	ldr	r1, [r4, #32]
 800922e:	2301      	movs	r3, #1
 8009230:	4628      	mov	r0, r5
 8009232:	47b0      	blx	r6
 8009234:	1c41      	adds	r1, r0, #1
 8009236:	d1c7      	bne.n	80091c8 <__sflush_r+0x34>
 8009238:	682b      	ldr	r3, [r5, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d0c4      	beq.n	80091c8 <__sflush_r+0x34>
 800923e:	2b1d      	cmp	r3, #29
 8009240:	d001      	beq.n	8009246 <__sflush_r+0xb2>
 8009242:	2b16      	cmp	r3, #22
 8009244:	d101      	bne.n	800924a <__sflush_r+0xb6>
 8009246:	602f      	str	r7, [r5, #0]
 8009248:	e7b1      	b.n	80091ae <__sflush_r+0x1a>
 800924a:	89a3      	ldrh	r3, [r4, #12]
 800924c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009250:	81a3      	strh	r3, [r4, #12]
 8009252:	e7ad      	b.n	80091b0 <__sflush_r+0x1c>
 8009254:	690f      	ldr	r7, [r1, #16]
 8009256:	2f00      	cmp	r7, #0
 8009258:	d0a9      	beq.n	80091ae <__sflush_r+0x1a>
 800925a:	0793      	lsls	r3, r2, #30
 800925c:	680e      	ldr	r6, [r1, #0]
 800925e:	bf08      	it	eq
 8009260:	694b      	ldreq	r3, [r1, #20]
 8009262:	600f      	str	r7, [r1, #0]
 8009264:	bf18      	it	ne
 8009266:	2300      	movne	r3, #0
 8009268:	eba6 0807 	sub.w	r8, r6, r7
 800926c:	608b      	str	r3, [r1, #8]
 800926e:	f1b8 0f00 	cmp.w	r8, #0
 8009272:	dd9c      	ble.n	80091ae <__sflush_r+0x1a>
 8009274:	6a21      	ldr	r1, [r4, #32]
 8009276:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009278:	4643      	mov	r3, r8
 800927a:	463a      	mov	r2, r7
 800927c:	4628      	mov	r0, r5
 800927e:	47b0      	blx	r6
 8009280:	2800      	cmp	r0, #0
 8009282:	dc06      	bgt.n	8009292 <__sflush_r+0xfe>
 8009284:	89a3      	ldrh	r3, [r4, #12]
 8009286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800928a:	81a3      	strh	r3, [r4, #12]
 800928c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009290:	e78e      	b.n	80091b0 <__sflush_r+0x1c>
 8009292:	4407      	add	r7, r0
 8009294:	eba8 0800 	sub.w	r8, r8, r0
 8009298:	e7e9      	b.n	800926e <__sflush_r+0xda>
 800929a:	bf00      	nop
 800929c:	20400001 	.word	0x20400001

080092a0 <_fflush_r>:
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	690b      	ldr	r3, [r1, #16]
 80092a4:	4605      	mov	r5, r0
 80092a6:	460c      	mov	r4, r1
 80092a8:	b913      	cbnz	r3, 80092b0 <_fflush_r+0x10>
 80092aa:	2500      	movs	r5, #0
 80092ac:	4628      	mov	r0, r5
 80092ae:	bd38      	pop	{r3, r4, r5, pc}
 80092b0:	b118      	cbz	r0, 80092ba <_fflush_r+0x1a>
 80092b2:	6983      	ldr	r3, [r0, #24]
 80092b4:	b90b      	cbnz	r3, 80092ba <_fflush_r+0x1a>
 80092b6:	f000 f887 	bl	80093c8 <__sinit>
 80092ba:	4b14      	ldr	r3, [pc, #80]	; (800930c <_fflush_r+0x6c>)
 80092bc:	429c      	cmp	r4, r3
 80092be:	d11b      	bne.n	80092f8 <_fflush_r+0x58>
 80092c0:	686c      	ldr	r4, [r5, #4]
 80092c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d0ef      	beq.n	80092aa <_fflush_r+0xa>
 80092ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092cc:	07d0      	lsls	r0, r2, #31
 80092ce:	d404      	bmi.n	80092da <_fflush_r+0x3a>
 80092d0:	0599      	lsls	r1, r3, #22
 80092d2:	d402      	bmi.n	80092da <_fflush_r+0x3a>
 80092d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092d6:	f000 f91a 	bl	800950e <__retarget_lock_acquire_recursive>
 80092da:	4628      	mov	r0, r5
 80092dc:	4621      	mov	r1, r4
 80092de:	f7ff ff59 	bl	8009194 <__sflush_r>
 80092e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092e4:	07da      	lsls	r2, r3, #31
 80092e6:	4605      	mov	r5, r0
 80092e8:	d4e0      	bmi.n	80092ac <_fflush_r+0xc>
 80092ea:	89a3      	ldrh	r3, [r4, #12]
 80092ec:	059b      	lsls	r3, r3, #22
 80092ee:	d4dd      	bmi.n	80092ac <_fflush_r+0xc>
 80092f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092f2:	f000 f90d 	bl	8009510 <__retarget_lock_release_recursive>
 80092f6:	e7d9      	b.n	80092ac <_fflush_r+0xc>
 80092f8:	4b05      	ldr	r3, [pc, #20]	; (8009310 <_fflush_r+0x70>)
 80092fa:	429c      	cmp	r4, r3
 80092fc:	d101      	bne.n	8009302 <_fflush_r+0x62>
 80092fe:	68ac      	ldr	r4, [r5, #8]
 8009300:	e7df      	b.n	80092c2 <_fflush_r+0x22>
 8009302:	4b04      	ldr	r3, [pc, #16]	; (8009314 <_fflush_r+0x74>)
 8009304:	429c      	cmp	r4, r3
 8009306:	bf08      	it	eq
 8009308:	68ec      	ldreq	r4, [r5, #12]
 800930a:	e7da      	b.n	80092c2 <_fflush_r+0x22>
 800930c:	0800a61c 	.word	0x0800a61c
 8009310:	0800a63c 	.word	0x0800a63c
 8009314:	0800a5fc 	.word	0x0800a5fc

08009318 <std>:
 8009318:	2300      	movs	r3, #0
 800931a:	b510      	push	{r4, lr}
 800931c:	4604      	mov	r4, r0
 800931e:	e9c0 3300 	strd	r3, r3, [r0]
 8009322:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009326:	6083      	str	r3, [r0, #8]
 8009328:	8181      	strh	r1, [r0, #12]
 800932a:	6643      	str	r3, [r0, #100]	; 0x64
 800932c:	81c2      	strh	r2, [r0, #14]
 800932e:	6183      	str	r3, [r0, #24]
 8009330:	4619      	mov	r1, r3
 8009332:	2208      	movs	r2, #8
 8009334:	305c      	adds	r0, #92	; 0x5c
 8009336:	f7fe faf1 	bl	800791c <memset>
 800933a:	4b05      	ldr	r3, [pc, #20]	; (8009350 <std+0x38>)
 800933c:	6263      	str	r3, [r4, #36]	; 0x24
 800933e:	4b05      	ldr	r3, [pc, #20]	; (8009354 <std+0x3c>)
 8009340:	62a3      	str	r3, [r4, #40]	; 0x28
 8009342:	4b05      	ldr	r3, [pc, #20]	; (8009358 <std+0x40>)
 8009344:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009346:	4b05      	ldr	r3, [pc, #20]	; (800935c <std+0x44>)
 8009348:	6224      	str	r4, [r4, #32]
 800934a:	6323      	str	r3, [r4, #48]	; 0x30
 800934c:	bd10      	pop	{r4, pc}
 800934e:	bf00      	nop
 8009350:	0800a1b5 	.word	0x0800a1b5
 8009354:	0800a1d7 	.word	0x0800a1d7
 8009358:	0800a20f 	.word	0x0800a20f
 800935c:	0800a233 	.word	0x0800a233

08009360 <_cleanup_r>:
 8009360:	4901      	ldr	r1, [pc, #4]	; (8009368 <_cleanup_r+0x8>)
 8009362:	f000 b8af 	b.w	80094c4 <_fwalk_reent>
 8009366:	bf00      	nop
 8009368:	080092a1 	.word	0x080092a1

0800936c <__sfmoreglue>:
 800936c:	b570      	push	{r4, r5, r6, lr}
 800936e:	2268      	movs	r2, #104	; 0x68
 8009370:	1e4d      	subs	r5, r1, #1
 8009372:	4355      	muls	r5, r2
 8009374:	460e      	mov	r6, r1
 8009376:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800937a:	f000 fd3d 	bl	8009df8 <_malloc_r>
 800937e:	4604      	mov	r4, r0
 8009380:	b140      	cbz	r0, 8009394 <__sfmoreglue+0x28>
 8009382:	2100      	movs	r1, #0
 8009384:	e9c0 1600 	strd	r1, r6, [r0]
 8009388:	300c      	adds	r0, #12
 800938a:	60a0      	str	r0, [r4, #8]
 800938c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009390:	f7fe fac4 	bl	800791c <memset>
 8009394:	4620      	mov	r0, r4
 8009396:	bd70      	pop	{r4, r5, r6, pc}

08009398 <__sfp_lock_acquire>:
 8009398:	4801      	ldr	r0, [pc, #4]	; (80093a0 <__sfp_lock_acquire+0x8>)
 800939a:	f000 b8b8 	b.w	800950e <__retarget_lock_acquire_recursive>
 800939e:	bf00      	nop
 80093a0:	20004d0d 	.word	0x20004d0d

080093a4 <__sfp_lock_release>:
 80093a4:	4801      	ldr	r0, [pc, #4]	; (80093ac <__sfp_lock_release+0x8>)
 80093a6:	f000 b8b3 	b.w	8009510 <__retarget_lock_release_recursive>
 80093aa:	bf00      	nop
 80093ac:	20004d0d 	.word	0x20004d0d

080093b0 <__sinit_lock_acquire>:
 80093b0:	4801      	ldr	r0, [pc, #4]	; (80093b8 <__sinit_lock_acquire+0x8>)
 80093b2:	f000 b8ac 	b.w	800950e <__retarget_lock_acquire_recursive>
 80093b6:	bf00      	nop
 80093b8:	20004d0e 	.word	0x20004d0e

080093bc <__sinit_lock_release>:
 80093bc:	4801      	ldr	r0, [pc, #4]	; (80093c4 <__sinit_lock_release+0x8>)
 80093be:	f000 b8a7 	b.w	8009510 <__retarget_lock_release_recursive>
 80093c2:	bf00      	nop
 80093c4:	20004d0e 	.word	0x20004d0e

080093c8 <__sinit>:
 80093c8:	b510      	push	{r4, lr}
 80093ca:	4604      	mov	r4, r0
 80093cc:	f7ff fff0 	bl	80093b0 <__sinit_lock_acquire>
 80093d0:	69a3      	ldr	r3, [r4, #24]
 80093d2:	b11b      	cbz	r3, 80093dc <__sinit+0x14>
 80093d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093d8:	f7ff bff0 	b.w	80093bc <__sinit_lock_release>
 80093dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80093e0:	6523      	str	r3, [r4, #80]	; 0x50
 80093e2:	4b13      	ldr	r3, [pc, #76]	; (8009430 <__sinit+0x68>)
 80093e4:	4a13      	ldr	r2, [pc, #76]	; (8009434 <__sinit+0x6c>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80093ea:	42a3      	cmp	r3, r4
 80093ec:	bf04      	itt	eq
 80093ee:	2301      	moveq	r3, #1
 80093f0:	61a3      	streq	r3, [r4, #24]
 80093f2:	4620      	mov	r0, r4
 80093f4:	f000 f820 	bl	8009438 <__sfp>
 80093f8:	6060      	str	r0, [r4, #4]
 80093fa:	4620      	mov	r0, r4
 80093fc:	f000 f81c 	bl	8009438 <__sfp>
 8009400:	60a0      	str	r0, [r4, #8]
 8009402:	4620      	mov	r0, r4
 8009404:	f000 f818 	bl	8009438 <__sfp>
 8009408:	2200      	movs	r2, #0
 800940a:	60e0      	str	r0, [r4, #12]
 800940c:	2104      	movs	r1, #4
 800940e:	6860      	ldr	r0, [r4, #4]
 8009410:	f7ff ff82 	bl	8009318 <std>
 8009414:	68a0      	ldr	r0, [r4, #8]
 8009416:	2201      	movs	r2, #1
 8009418:	2109      	movs	r1, #9
 800941a:	f7ff ff7d 	bl	8009318 <std>
 800941e:	68e0      	ldr	r0, [r4, #12]
 8009420:	2202      	movs	r2, #2
 8009422:	2112      	movs	r1, #18
 8009424:	f7ff ff78 	bl	8009318 <std>
 8009428:	2301      	movs	r3, #1
 800942a:	61a3      	str	r3, [r4, #24]
 800942c:	e7d2      	b.n	80093d4 <__sinit+0xc>
 800942e:	bf00      	nop
 8009430:	0800a534 	.word	0x0800a534
 8009434:	08009361 	.word	0x08009361

08009438 <__sfp>:
 8009438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800943a:	4607      	mov	r7, r0
 800943c:	f7ff ffac 	bl	8009398 <__sfp_lock_acquire>
 8009440:	4b1e      	ldr	r3, [pc, #120]	; (80094bc <__sfp+0x84>)
 8009442:	681e      	ldr	r6, [r3, #0]
 8009444:	69b3      	ldr	r3, [r6, #24]
 8009446:	b913      	cbnz	r3, 800944e <__sfp+0x16>
 8009448:	4630      	mov	r0, r6
 800944a:	f7ff ffbd 	bl	80093c8 <__sinit>
 800944e:	3648      	adds	r6, #72	; 0x48
 8009450:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009454:	3b01      	subs	r3, #1
 8009456:	d503      	bpl.n	8009460 <__sfp+0x28>
 8009458:	6833      	ldr	r3, [r6, #0]
 800945a:	b30b      	cbz	r3, 80094a0 <__sfp+0x68>
 800945c:	6836      	ldr	r6, [r6, #0]
 800945e:	e7f7      	b.n	8009450 <__sfp+0x18>
 8009460:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009464:	b9d5      	cbnz	r5, 800949c <__sfp+0x64>
 8009466:	4b16      	ldr	r3, [pc, #88]	; (80094c0 <__sfp+0x88>)
 8009468:	60e3      	str	r3, [r4, #12]
 800946a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800946e:	6665      	str	r5, [r4, #100]	; 0x64
 8009470:	f000 f84c 	bl	800950c <__retarget_lock_init_recursive>
 8009474:	f7ff ff96 	bl	80093a4 <__sfp_lock_release>
 8009478:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800947c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009480:	6025      	str	r5, [r4, #0]
 8009482:	61a5      	str	r5, [r4, #24]
 8009484:	2208      	movs	r2, #8
 8009486:	4629      	mov	r1, r5
 8009488:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800948c:	f7fe fa46 	bl	800791c <memset>
 8009490:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009494:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009498:	4620      	mov	r0, r4
 800949a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800949c:	3468      	adds	r4, #104	; 0x68
 800949e:	e7d9      	b.n	8009454 <__sfp+0x1c>
 80094a0:	2104      	movs	r1, #4
 80094a2:	4638      	mov	r0, r7
 80094a4:	f7ff ff62 	bl	800936c <__sfmoreglue>
 80094a8:	4604      	mov	r4, r0
 80094aa:	6030      	str	r0, [r6, #0]
 80094ac:	2800      	cmp	r0, #0
 80094ae:	d1d5      	bne.n	800945c <__sfp+0x24>
 80094b0:	f7ff ff78 	bl	80093a4 <__sfp_lock_release>
 80094b4:	230c      	movs	r3, #12
 80094b6:	603b      	str	r3, [r7, #0]
 80094b8:	e7ee      	b.n	8009498 <__sfp+0x60>
 80094ba:	bf00      	nop
 80094bc:	0800a534 	.word	0x0800a534
 80094c0:	ffff0001 	.word	0xffff0001

080094c4 <_fwalk_reent>:
 80094c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094c8:	4606      	mov	r6, r0
 80094ca:	4688      	mov	r8, r1
 80094cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80094d0:	2700      	movs	r7, #0
 80094d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094d6:	f1b9 0901 	subs.w	r9, r9, #1
 80094da:	d505      	bpl.n	80094e8 <_fwalk_reent+0x24>
 80094dc:	6824      	ldr	r4, [r4, #0]
 80094de:	2c00      	cmp	r4, #0
 80094e0:	d1f7      	bne.n	80094d2 <_fwalk_reent+0xe>
 80094e2:	4638      	mov	r0, r7
 80094e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094e8:	89ab      	ldrh	r3, [r5, #12]
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d907      	bls.n	80094fe <_fwalk_reent+0x3a>
 80094ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094f2:	3301      	adds	r3, #1
 80094f4:	d003      	beq.n	80094fe <_fwalk_reent+0x3a>
 80094f6:	4629      	mov	r1, r5
 80094f8:	4630      	mov	r0, r6
 80094fa:	47c0      	blx	r8
 80094fc:	4307      	orrs	r7, r0
 80094fe:	3568      	adds	r5, #104	; 0x68
 8009500:	e7e9      	b.n	80094d6 <_fwalk_reent+0x12>
	...

08009504 <_localeconv_r>:
 8009504:	4800      	ldr	r0, [pc, #0]	; (8009508 <_localeconv_r+0x4>)
 8009506:	4770      	bx	lr
 8009508:	20000168 	.word	0x20000168

0800950c <__retarget_lock_init_recursive>:
 800950c:	4770      	bx	lr

0800950e <__retarget_lock_acquire_recursive>:
 800950e:	4770      	bx	lr

08009510 <__retarget_lock_release_recursive>:
 8009510:	4770      	bx	lr

08009512 <__swhatbuf_r>:
 8009512:	b570      	push	{r4, r5, r6, lr}
 8009514:	460e      	mov	r6, r1
 8009516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800951a:	2900      	cmp	r1, #0
 800951c:	b096      	sub	sp, #88	; 0x58
 800951e:	4614      	mov	r4, r2
 8009520:	461d      	mov	r5, r3
 8009522:	da08      	bge.n	8009536 <__swhatbuf_r+0x24>
 8009524:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009528:	2200      	movs	r2, #0
 800952a:	602a      	str	r2, [r5, #0]
 800952c:	061a      	lsls	r2, r3, #24
 800952e:	d410      	bmi.n	8009552 <__swhatbuf_r+0x40>
 8009530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009534:	e00e      	b.n	8009554 <__swhatbuf_r+0x42>
 8009536:	466a      	mov	r2, sp
 8009538:	f000 fed2 	bl	800a2e0 <_fstat_r>
 800953c:	2800      	cmp	r0, #0
 800953e:	dbf1      	blt.n	8009524 <__swhatbuf_r+0x12>
 8009540:	9a01      	ldr	r2, [sp, #4]
 8009542:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009546:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800954a:	425a      	negs	r2, r3
 800954c:	415a      	adcs	r2, r3
 800954e:	602a      	str	r2, [r5, #0]
 8009550:	e7ee      	b.n	8009530 <__swhatbuf_r+0x1e>
 8009552:	2340      	movs	r3, #64	; 0x40
 8009554:	2000      	movs	r0, #0
 8009556:	6023      	str	r3, [r4, #0]
 8009558:	b016      	add	sp, #88	; 0x58
 800955a:	bd70      	pop	{r4, r5, r6, pc}

0800955c <__smakebuf_r>:
 800955c:	898b      	ldrh	r3, [r1, #12]
 800955e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009560:	079d      	lsls	r5, r3, #30
 8009562:	4606      	mov	r6, r0
 8009564:	460c      	mov	r4, r1
 8009566:	d507      	bpl.n	8009578 <__smakebuf_r+0x1c>
 8009568:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800956c:	6023      	str	r3, [r4, #0]
 800956e:	6123      	str	r3, [r4, #16]
 8009570:	2301      	movs	r3, #1
 8009572:	6163      	str	r3, [r4, #20]
 8009574:	b002      	add	sp, #8
 8009576:	bd70      	pop	{r4, r5, r6, pc}
 8009578:	ab01      	add	r3, sp, #4
 800957a:	466a      	mov	r2, sp
 800957c:	f7ff ffc9 	bl	8009512 <__swhatbuf_r>
 8009580:	9900      	ldr	r1, [sp, #0]
 8009582:	4605      	mov	r5, r0
 8009584:	4630      	mov	r0, r6
 8009586:	f000 fc37 	bl	8009df8 <_malloc_r>
 800958a:	b948      	cbnz	r0, 80095a0 <__smakebuf_r+0x44>
 800958c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009590:	059a      	lsls	r2, r3, #22
 8009592:	d4ef      	bmi.n	8009574 <__smakebuf_r+0x18>
 8009594:	f023 0303 	bic.w	r3, r3, #3
 8009598:	f043 0302 	orr.w	r3, r3, #2
 800959c:	81a3      	strh	r3, [r4, #12]
 800959e:	e7e3      	b.n	8009568 <__smakebuf_r+0xc>
 80095a0:	4b0d      	ldr	r3, [pc, #52]	; (80095d8 <__smakebuf_r+0x7c>)
 80095a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80095a4:	89a3      	ldrh	r3, [r4, #12]
 80095a6:	6020      	str	r0, [r4, #0]
 80095a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095ac:	81a3      	strh	r3, [r4, #12]
 80095ae:	9b00      	ldr	r3, [sp, #0]
 80095b0:	6163      	str	r3, [r4, #20]
 80095b2:	9b01      	ldr	r3, [sp, #4]
 80095b4:	6120      	str	r0, [r4, #16]
 80095b6:	b15b      	cbz	r3, 80095d0 <__smakebuf_r+0x74>
 80095b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095bc:	4630      	mov	r0, r6
 80095be:	f000 fea1 	bl	800a304 <_isatty_r>
 80095c2:	b128      	cbz	r0, 80095d0 <__smakebuf_r+0x74>
 80095c4:	89a3      	ldrh	r3, [r4, #12]
 80095c6:	f023 0303 	bic.w	r3, r3, #3
 80095ca:	f043 0301 	orr.w	r3, r3, #1
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	89a0      	ldrh	r0, [r4, #12]
 80095d2:	4305      	orrs	r5, r0
 80095d4:	81a5      	strh	r5, [r4, #12]
 80095d6:	e7cd      	b.n	8009574 <__smakebuf_r+0x18>
 80095d8:	08009361 	.word	0x08009361

080095dc <malloc>:
 80095dc:	4b02      	ldr	r3, [pc, #8]	; (80095e8 <malloc+0xc>)
 80095de:	4601      	mov	r1, r0
 80095e0:	6818      	ldr	r0, [r3, #0]
 80095e2:	f000 bc09 	b.w	8009df8 <_malloc_r>
 80095e6:	bf00      	nop
 80095e8:	20000014 	.word	0x20000014

080095ec <_Balloc>:
 80095ec:	b570      	push	{r4, r5, r6, lr}
 80095ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80095f0:	4604      	mov	r4, r0
 80095f2:	460d      	mov	r5, r1
 80095f4:	b976      	cbnz	r6, 8009614 <_Balloc+0x28>
 80095f6:	2010      	movs	r0, #16
 80095f8:	f7ff fff0 	bl	80095dc <malloc>
 80095fc:	4602      	mov	r2, r0
 80095fe:	6260      	str	r0, [r4, #36]	; 0x24
 8009600:	b920      	cbnz	r0, 800960c <_Balloc+0x20>
 8009602:	4b18      	ldr	r3, [pc, #96]	; (8009664 <_Balloc+0x78>)
 8009604:	4818      	ldr	r0, [pc, #96]	; (8009668 <_Balloc+0x7c>)
 8009606:	2166      	movs	r1, #102	; 0x66
 8009608:	f000 fe2a 	bl	800a260 <__assert_func>
 800960c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009610:	6006      	str	r6, [r0, #0]
 8009612:	60c6      	str	r6, [r0, #12]
 8009614:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009616:	68f3      	ldr	r3, [r6, #12]
 8009618:	b183      	cbz	r3, 800963c <_Balloc+0x50>
 800961a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009622:	b9b8      	cbnz	r0, 8009654 <_Balloc+0x68>
 8009624:	2101      	movs	r1, #1
 8009626:	fa01 f605 	lsl.w	r6, r1, r5
 800962a:	1d72      	adds	r2, r6, #5
 800962c:	0092      	lsls	r2, r2, #2
 800962e:	4620      	mov	r0, r4
 8009630:	f000 fb60 	bl	8009cf4 <_calloc_r>
 8009634:	b160      	cbz	r0, 8009650 <_Balloc+0x64>
 8009636:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800963a:	e00e      	b.n	800965a <_Balloc+0x6e>
 800963c:	2221      	movs	r2, #33	; 0x21
 800963e:	2104      	movs	r1, #4
 8009640:	4620      	mov	r0, r4
 8009642:	f000 fb57 	bl	8009cf4 <_calloc_r>
 8009646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009648:	60f0      	str	r0, [r6, #12]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1e4      	bne.n	800961a <_Balloc+0x2e>
 8009650:	2000      	movs	r0, #0
 8009652:	bd70      	pop	{r4, r5, r6, pc}
 8009654:	6802      	ldr	r2, [r0, #0]
 8009656:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800965a:	2300      	movs	r3, #0
 800965c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009660:	e7f7      	b.n	8009652 <_Balloc+0x66>
 8009662:	bf00      	nop
 8009664:	0800a579 	.word	0x0800a579
 8009668:	0800a65c 	.word	0x0800a65c

0800966c <_Bfree>:
 800966c:	b570      	push	{r4, r5, r6, lr}
 800966e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009670:	4605      	mov	r5, r0
 8009672:	460c      	mov	r4, r1
 8009674:	b976      	cbnz	r6, 8009694 <_Bfree+0x28>
 8009676:	2010      	movs	r0, #16
 8009678:	f7ff ffb0 	bl	80095dc <malloc>
 800967c:	4602      	mov	r2, r0
 800967e:	6268      	str	r0, [r5, #36]	; 0x24
 8009680:	b920      	cbnz	r0, 800968c <_Bfree+0x20>
 8009682:	4b09      	ldr	r3, [pc, #36]	; (80096a8 <_Bfree+0x3c>)
 8009684:	4809      	ldr	r0, [pc, #36]	; (80096ac <_Bfree+0x40>)
 8009686:	218a      	movs	r1, #138	; 0x8a
 8009688:	f000 fdea 	bl	800a260 <__assert_func>
 800968c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009690:	6006      	str	r6, [r0, #0]
 8009692:	60c6      	str	r6, [r0, #12]
 8009694:	b13c      	cbz	r4, 80096a6 <_Bfree+0x3a>
 8009696:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009698:	6862      	ldr	r2, [r4, #4]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80096a0:	6021      	str	r1, [r4, #0]
 80096a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80096a6:	bd70      	pop	{r4, r5, r6, pc}
 80096a8:	0800a579 	.word	0x0800a579
 80096ac:	0800a65c 	.word	0x0800a65c

080096b0 <__multadd>:
 80096b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096b4:	690d      	ldr	r5, [r1, #16]
 80096b6:	4607      	mov	r7, r0
 80096b8:	460c      	mov	r4, r1
 80096ba:	461e      	mov	r6, r3
 80096bc:	f101 0c14 	add.w	ip, r1, #20
 80096c0:	2000      	movs	r0, #0
 80096c2:	f8dc 3000 	ldr.w	r3, [ip]
 80096c6:	b299      	uxth	r1, r3
 80096c8:	fb02 6101 	mla	r1, r2, r1, r6
 80096cc:	0c1e      	lsrs	r6, r3, #16
 80096ce:	0c0b      	lsrs	r3, r1, #16
 80096d0:	fb02 3306 	mla	r3, r2, r6, r3
 80096d4:	b289      	uxth	r1, r1
 80096d6:	3001      	adds	r0, #1
 80096d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80096dc:	4285      	cmp	r5, r0
 80096de:	f84c 1b04 	str.w	r1, [ip], #4
 80096e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80096e6:	dcec      	bgt.n	80096c2 <__multadd+0x12>
 80096e8:	b30e      	cbz	r6, 800972e <__multadd+0x7e>
 80096ea:	68a3      	ldr	r3, [r4, #8]
 80096ec:	42ab      	cmp	r3, r5
 80096ee:	dc19      	bgt.n	8009724 <__multadd+0x74>
 80096f0:	6861      	ldr	r1, [r4, #4]
 80096f2:	4638      	mov	r0, r7
 80096f4:	3101      	adds	r1, #1
 80096f6:	f7ff ff79 	bl	80095ec <_Balloc>
 80096fa:	4680      	mov	r8, r0
 80096fc:	b928      	cbnz	r0, 800970a <__multadd+0x5a>
 80096fe:	4602      	mov	r2, r0
 8009700:	4b0c      	ldr	r3, [pc, #48]	; (8009734 <__multadd+0x84>)
 8009702:	480d      	ldr	r0, [pc, #52]	; (8009738 <__multadd+0x88>)
 8009704:	21b5      	movs	r1, #181	; 0xb5
 8009706:	f000 fdab 	bl	800a260 <__assert_func>
 800970a:	6922      	ldr	r2, [r4, #16]
 800970c:	3202      	adds	r2, #2
 800970e:	f104 010c 	add.w	r1, r4, #12
 8009712:	0092      	lsls	r2, r2, #2
 8009714:	300c      	adds	r0, #12
 8009716:	f7fe f8f3 	bl	8007900 <memcpy>
 800971a:	4621      	mov	r1, r4
 800971c:	4638      	mov	r0, r7
 800971e:	f7ff ffa5 	bl	800966c <_Bfree>
 8009722:	4644      	mov	r4, r8
 8009724:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009728:	3501      	adds	r5, #1
 800972a:	615e      	str	r6, [r3, #20]
 800972c:	6125      	str	r5, [r4, #16]
 800972e:	4620      	mov	r0, r4
 8009730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009734:	0800a5eb 	.word	0x0800a5eb
 8009738:	0800a65c 	.word	0x0800a65c

0800973c <__hi0bits>:
 800973c:	0c03      	lsrs	r3, r0, #16
 800973e:	041b      	lsls	r3, r3, #16
 8009740:	b9d3      	cbnz	r3, 8009778 <__hi0bits+0x3c>
 8009742:	0400      	lsls	r0, r0, #16
 8009744:	2310      	movs	r3, #16
 8009746:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800974a:	bf04      	itt	eq
 800974c:	0200      	lsleq	r0, r0, #8
 800974e:	3308      	addeq	r3, #8
 8009750:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009754:	bf04      	itt	eq
 8009756:	0100      	lsleq	r0, r0, #4
 8009758:	3304      	addeq	r3, #4
 800975a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800975e:	bf04      	itt	eq
 8009760:	0080      	lsleq	r0, r0, #2
 8009762:	3302      	addeq	r3, #2
 8009764:	2800      	cmp	r0, #0
 8009766:	db05      	blt.n	8009774 <__hi0bits+0x38>
 8009768:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800976c:	f103 0301 	add.w	r3, r3, #1
 8009770:	bf08      	it	eq
 8009772:	2320      	moveq	r3, #32
 8009774:	4618      	mov	r0, r3
 8009776:	4770      	bx	lr
 8009778:	2300      	movs	r3, #0
 800977a:	e7e4      	b.n	8009746 <__hi0bits+0xa>

0800977c <__lo0bits>:
 800977c:	6803      	ldr	r3, [r0, #0]
 800977e:	f013 0207 	ands.w	r2, r3, #7
 8009782:	4601      	mov	r1, r0
 8009784:	d00b      	beq.n	800979e <__lo0bits+0x22>
 8009786:	07da      	lsls	r2, r3, #31
 8009788:	d423      	bmi.n	80097d2 <__lo0bits+0x56>
 800978a:	0798      	lsls	r0, r3, #30
 800978c:	bf49      	itett	mi
 800978e:	085b      	lsrmi	r3, r3, #1
 8009790:	089b      	lsrpl	r3, r3, #2
 8009792:	2001      	movmi	r0, #1
 8009794:	600b      	strmi	r3, [r1, #0]
 8009796:	bf5c      	itt	pl
 8009798:	600b      	strpl	r3, [r1, #0]
 800979a:	2002      	movpl	r0, #2
 800979c:	4770      	bx	lr
 800979e:	b298      	uxth	r0, r3
 80097a0:	b9a8      	cbnz	r0, 80097ce <__lo0bits+0x52>
 80097a2:	0c1b      	lsrs	r3, r3, #16
 80097a4:	2010      	movs	r0, #16
 80097a6:	b2da      	uxtb	r2, r3
 80097a8:	b90a      	cbnz	r2, 80097ae <__lo0bits+0x32>
 80097aa:	3008      	adds	r0, #8
 80097ac:	0a1b      	lsrs	r3, r3, #8
 80097ae:	071a      	lsls	r2, r3, #28
 80097b0:	bf04      	itt	eq
 80097b2:	091b      	lsreq	r3, r3, #4
 80097b4:	3004      	addeq	r0, #4
 80097b6:	079a      	lsls	r2, r3, #30
 80097b8:	bf04      	itt	eq
 80097ba:	089b      	lsreq	r3, r3, #2
 80097bc:	3002      	addeq	r0, #2
 80097be:	07da      	lsls	r2, r3, #31
 80097c0:	d403      	bmi.n	80097ca <__lo0bits+0x4e>
 80097c2:	085b      	lsrs	r3, r3, #1
 80097c4:	f100 0001 	add.w	r0, r0, #1
 80097c8:	d005      	beq.n	80097d6 <__lo0bits+0x5a>
 80097ca:	600b      	str	r3, [r1, #0]
 80097cc:	4770      	bx	lr
 80097ce:	4610      	mov	r0, r2
 80097d0:	e7e9      	b.n	80097a6 <__lo0bits+0x2a>
 80097d2:	2000      	movs	r0, #0
 80097d4:	4770      	bx	lr
 80097d6:	2020      	movs	r0, #32
 80097d8:	4770      	bx	lr
	...

080097dc <__i2b>:
 80097dc:	b510      	push	{r4, lr}
 80097de:	460c      	mov	r4, r1
 80097e0:	2101      	movs	r1, #1
 80097e2:	f7ff ff03 	bl	80095ec <_Balloc>
 80097e6:	4602      	mov	r2, r0
 80097e8:	b928      	cbnz	r0, 80097f6 <__i2b+0x1a>
 80097ea:	4b05      	ldr	r3, [pc, #20]	; (8009800 <__i2b+0x24>)
 80097ec:	4805      	ldr	r0, [pc, #20]	; (8009804 <__i2b+0x28>)
 80097ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80097f2:	f000 fd35 	bl	800a260 <__assert_func>
 80097f6:	2301      	movs	r3, #1
 80097f8:	6144      	str	r4, [r0, #20]
 80097fa:	6103      	str	r3, [r0, #16]
 80097fc:	bd10      	pop	{r4, pc}
 80097fe:	bf00      	nop
 8009800:	0800a5eb 	.word	0x0800a5eb
 8009804:	0800a65c 	.word	0x0800a65c

08009808 <__multiply>:
 8009808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800980c:	4691      	mov	r9, r2
 800980e:	690a      	ldr	r2, [r1, #16]
 8009810:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009814:	429a      	cmp	r2, r3
 8009816:	bfb8      	it	lt
 8009818:	460b      	movlt	r3, r1
 800981a:	460c      	mov	r4, r1
 800981c:	bfbc      	itt	lt
 800981e:	464c      	movlt	r4, r9
 8009820:	4699      	movlt	r9, r3
 8009822:	6927      	ldr	r7, [r4, #16]
 8009824:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009828:	68a3      	ldr	r3, [r4, #8]
 800982a:	6861      	ldr	r1, [r4, #4]
 800982c:	eb07 060a 	add.w	r6, r7, sl
 8009830:	42b3      	cmp	r3, r6
 8009832:	b085      	sub	sp, #20
 8009834:	bfb8      	it	lt
 8009836:	3101      	addlt	r1, #1
 8009838:	f7ff fed8 	bl	80095ec <_Balloc>
 800983c:	b930      	cbnz	r0, 800984c <__multiply+0x44>
 800983e:	4602      	mov	r2, r0
 8009840:	4b44      	ldr	r3, [pc, #272]	; (8009954 <__multiply+0x14c>)
 8009842:	4845      	ldr	r0, [pc, #276]	; (8009958 <__multiply+0x150>)
 8009844:	f240 115d 	movw	r1, #349	; 0x15d
 8009848:	f000 fd0a 	bl	800a260 <__assert_func>
 800984c:	f100 0514 	add.w	r5, r0, #20
 8009850:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009854:	462b      	mov	r3, r5
 8009856:	2200      	movs	r2, #0
 8009858:	4543      	cmp	r3, r8
 800985a:	d321      	bcc.n	80098a0 <__multiply+0x98>
 800985c:	f104 0314 	add.w	r3, r4, #20
 8009860:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009864:	f109 0314 	add.w	r3, r9, #20
 8009868:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800986c:	9202      	str	r2, [sp, #8]
 800986e:	1b3a      	subs	r2, r7, r4
 8009870:	3a15      	subs	r2, #21
 8009872:	f022 0203 	bic.w	r2, r2, #3
 8009876:	3204      	adds	r2, #4
 8009878:	f104 0115 	add.w	r1, r4, #21
 800987c:	428f      	cmp	r7, r1
 800987e:	bf38      	it	cc
 8009880:	2204      	movcc	r2, #4
 8009882:	9201      	str	r2, [sp, #4]
 8009884:	9a02      	ldr	r2, [sp, #8]
 8009886:	9303      	str	r3, [sp, #12]
 8009888:	429a      	cmp	r2, r3
 800988a:	d80c      	bhi.n	80098a6 <__multiply+0x9e>
 800988c:	2e00      	cmp	r6, #0
 800988e:	dd03      	ble.n	8009898 <__multiply+0x90>
 8009890:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009894:	2b00      	cmp	r3, #0
 8009896:	d05a      	beq.n	800994e <__multiply+0x146>
 8009898:	6106      	str	r6, [r0, #16]
 800989a:	b005      	add	sp, #20
 800989c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a0:	f843 2b04 	str.w	r2, [r3], #4
 80098a4:	e7d8      	b.n	8009858 <__multiply+0x50>
 80098a6:	f8b3 a000 	ldrh.w	sl, [r3]
 80098aa:	f1ba 0f00 	cmp.w	sl, #0
 80098ae:	d024      	beq.n	80098fa <__multiply+0xf2>
 80098b0:	f104 0e14 	add.w	lr, r4, #20
 80098b4:	46a9      	mov	r9, r5
 80098b6:	f04f 0c00 	mov.w	ip, #0
 80098ba:	f85e 2b04 	ldr.w	r2, [lr], #4
 80098be:	f8d9 1000 	ldr.w	r1, [r9]
 80098c2:	fa1f fb82 	uxth.w	fp, r2
 80098c6:	b289      	uxth	r1, r1
 80098c8:	fb0a 110b 	mla	r1, sl, fp, r1
 80098cc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80098d0:	f8d9 2000 	ldr.w	r2, [r9]
 80098d4:	4461      	add	r1, ip
 80098d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80098da:	fb0a c20b 	mla	r2, sl, fp, ip
 80098de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80098e2:	b289      	uxth	r1, r1
 80098e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80098e8:	4577      	cmp	r7, lr
 80098ea:	f849 1b04 	str.w	r1, [r9], #4
 80098ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80098f2:	d8e2      	bhi.n	80098ba <__multiply+0xb2>
 80098f4:	9a01      	ldr	r2, [sp, #4]
 80098f6:	f845 c002 	str.w	ip, [r5, r2]
 80098fa:	9a03      	ldr	r2, [sp, #12]
 80098fc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009900:	3304      	adds	r3, #4
 8009902:	f1b9 0f00 	cmp.w	r9, #0
 8009906:	d020      	beq.n	800994a <__multiply+0x142>
 8009908:	6829      	ldr	r1, [r5, #0]
 800990a:	f104 0c14 	add.w	ip, r4, #20
 800990e:	46ae      	mov	lr, r5
 8009910:	f04f 0a00 	mov.w	sl, #0
 8009914:	f8bc b000 	ldrh.w	fp, [ip]
 8009918:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800991c:	fb09 220b 	mla	r2, r9, fp, r2
 8009920:	4492      	add	sl, r2
 8009922:	b289      	uxth	r1, r1
 8009924:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009928:	f84e 1b04 	str.w	r1, [lr], #4
 800992c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009930:	f8be 1000 	ldrh.w	r1, [lr]
 8009934:	0c12      	lsrs	r2, r2, #16
 8009936:	fb09 1102 	mla	r1, r9, r2, r1
 800993a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800993e:	4567      	cmp	r7, ip
 8009940:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009944:	d8e6      	bhi.n	8009914 <__multiply+0x10c>
 8009946:	9a01      	ldr	r2, [sp, #4]
 8009948:	50a9      	str	r1, [r5, r2]
 800994a:	3504      	adds	r5, #4
 800994c:	e79a      	b.n	8009884 <__multiply+0x7c>
 800994e:	3e01      	subs	r6, #1
 8009950:	e79c      	b.n	800988c <__multiply+0x84>
 8009952:	bf00      	nop
 8009954:	0800a5eb 	.word	0x0800a5eb
 8009958:	0800a65c 	.word	0x0800a65c

0800995c <__pow5mult>:
 800995c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009960:	4615      	mov	r5, r2
 8009962:	f012 0203 	ands.w	r2, r2, #3
 8009966:	4606      	mov	r6, r0
 8009968:	460f      	mov	r7, r1
 800996a:	d007      	beq.n	800997c <__pow5mult+0x20>
 800996c:	4c25      	ldr	r4, [pc, #148]	; (8009a04 <__pow5mult+0xa8>)
 800996e:	3a01      	subs	r2, #1
 8009970:	2300      	movs	r3, #0
 8009972:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009976:	f7ff fe9b 	bl	80096b0 <__multadd>
 800997a:	4607      	mov	r7, r0
 800997c:	10ad      	asrs	r5, r5, #2
 800997e:	d03d      	beq.n	80099fc <__pow5mult+0xa0>
 8009980:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009982:	b97c      	cbnz	r4, 80099a4 <__pow5mult+0x48>
 8009984:	2010      	movs	r0, #16
 8009986:	f7ff fe29 	bl	80095dc <malloc>
 800998a:	4602      	mov	r2, r0
 800998c:	6270      	str	r0, [r6, #36]	; 0x24
 800998e:	b928      	cbnz	r0, 800999c <__pow5mult+0x40>
 8009990:	4b1d      	ldr	r3, [pc, #116]	; (8009a08 <__pow5mult+0xac>)
 8009992:	481e      	ldr	r0, [pc, #120]	; (8009a0c <__pow5mult+0xb0>)
 8009994:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009998:	f000 fc62 	bl	800a260 <__assert_func>
 800999c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80099a0:	6004      	str	r4, [r0, #0]
 80099a2:	60c4      	str	r4, [r0, #12]
 80099a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80099a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80099ac:	b94c      	cbnz	r4, 80099c2 <__pow5mult+0x66>
 80099ae:	f240 2171 	movw	r1, #625	; 0x271
 80099b2:	4630      	mov	r0, r6
 80099b4:	f7ff ff12 	bl	80097dc <__i2b>
 80099b8:	2300      	movs	r3, #0
 80099ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80099be:	4604      	mov	r4, r0
 80099c0:	6003      	str	r3, [r0, #0]
 80099c2:	f04f 0900 	mov.w	r9, #0
 80099c6:	07eb      	lsls	r3, r5, #31
 80099c8:	d50a      	bpl.n	80099e0 <__pow5mult+0x84>
 80099ca:	4639      	mov	r1, r7
 80099cc:	4622      	mov	r2, r4
 80099ce:	4630      	mov	r0, r6
 80099d0:	f7ff ff1a 	bl	8009808 <__multiply>
 80099d4:	4639      	mov	r1, r7
 80099d6:	4680      	mov	r8, r0
 80099d8:	4630      	mov	r0, r6
 80099da:	f7ff fe47 	bl	800966c <_Bfree>
 80099de:	4647      	mov	r7, r8
 80099e0:	106d      	asrs	r5, r5, #1
 80099e2:	d00b      	beq.n	80099fc <__pow5mult+0xa0>
 80099e4:	6820      	ldr	r0, [r4, #0]
 80099e6:	b938      	cbnz	r0, 80099f8 <__pow5mult+0x9c>
 80099e8:	4622      	mov	r2, r4
 80099ea:	4621      	mov	r1, r4
 80099ec:	4630      	mov	r0, r6
 80099ee:	f7ff ff0b 	bl	8009808 <__multiply>
 80099f2:	6020      	str	r0, [r4, #0]
 80099f4:	f8c0 9000 	str.w	r9, [r0]
 80099f8:	4604      	mov	r4, r0
 80099fa:	e7e4      	b.n	80099c6 <__pow5mult+0x6a>
 80099fc:	4638      	mov	r0, r7
 80099fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a02:	bf00      	nop
 8009a04:	0800a7a8 	.word	0x0800a7a8
 8009a08:	0800a579 	.word	0x0800a579
 8009a0c:	0800a65c 	.word	0x0800a65c

08009a10 <__lshift>:
 8009a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a14:	460c      	mov	r4, r1
 8009a16:	6849      	ldr	r1, [r1, #4]
 8009a18:	6923      	ldr	r3, [r4, #16]
 8009a1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a1e:	68a3      	ldr	r3, [r4, #8]
 8009a20:	4607      	mov	r7, r0
 8009a22:	4691      	mov	r9, r2
 8009a24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a28:	f108 0601 	add.w	r6, r8, #1
 8009a2c:	42b3      	cmp	r3, r6
 8009a2e:	db0b      	blt.n	8009a48 <__lshift+0x38>
 8009a30:	4638      	mov	r0, r7
 8009a32:	f7ff fddb 	bl	80095ec <_Balloc>
 8009a36:	4605      	mov	r5, r0
 8009a38:	b948      	cbnz	r0, 8009a4e <__lshift+0x3e>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	4b2a      	ldr	r3, [pc, #168]	; (8009ae8 <__lshift+0xd8>)
 8009a3e:	482b      	ldr	r0, [pc, #172]	; (8009aec <__lshift+0xdc>)
 8009a40:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009a44:	f000 fc0c 	bl	800a260 <__assert_func>
 8009a48:	3101      	adds	r1, #1
 8009a4a:	005b      	lsls	r3, r3, #1
 8009a4c:	e7ee      	b.n	8009a2c <__lshift+0x1c>
 8009a4e:	2300      	movs	r3, #0
 8009a50:	f100 0114 	add.w	r1, r0, #20
 8009a54:	f100 0210 	add.w	r2, r0, #16
 8009a58:	4618      	mov	r0, r3
 8009a5a:	4553      	cmp	r3, sl
 8009a5c:	db37      	blt.n	8009ace <__lshift+0xbe>
 8009a5e:	6920      	ldr	r0, [r4, #16]
 8009a60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a64:	f104 0314 	add.w	r3, r4, #20
 8009a68:	f019 091f 	ands.w	r9, r9, #31
 8009a6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009a70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009a74:	d02f      	beq.n	8009ad6 <__lshift+0xc6>
 8009a76:	f1c9 0e20 	rsb	lr, r9, #32
 8009a7a:	468a      	mov	sl, r1
 8009a7c:	f04f 0c00 	mov.w	ip, #0
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	fa02 f209 	lsl.w	r2, r2, r9
 8009a86:	ea42 020c 	orr.w	r2, r2, ip
 8009a8a:	f84a 2b04 	str.w	r2, [sl], #4
 8009a8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a92:	4298      	cmp	r0, r3
 8009a94:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009a98:	d8f2      	bhi.n	8009a80 <__lshift+0x70>
 8009a9a:	1b03      	subs	r3, r0, r4
 8009a9c:	3b15      	subs	r3, #21
 8009a9e:	f023 0303 	bic.w	r3, r3, #3
 8009aa2:	3304      	adds	r3, #4
 8009aa4:	f104 0215 	add.w	r2, r4, #21
 8009aa8:	4290      	cmp	r0, r2
 8009aaa:	bf38      	it	cc
 8009aac:	2304      	movcc	r3, #4
 8009aae:	f841 c003 	str.w	ip, [r1, r3]
 8009ab2:	f1bc 0f00 	cmp.w	ip, #0
 8009ab6:	d001      	beq.n	8009abc <__lshift+0xac>
 8009ab8:	f108 0602 	add.w	r6, r8, #2
 8009abc:	3e01      	subs	r6, #1
 8009abe:	4638      	mov	r0, r7
 8009ac0:	612e      	str	r6, [r5, #16]
 8009ac2:	4621      	mov	r1, r4
 8009ac4:	f7ff fdd2 	bl	800966c <_Bfree>
 8009ac8:	4628      	mov	r0, r5
 8009aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ace:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	e7c1      	b.n	8009a5a <__lshift+0x4a>
 8009ad6:	3904      	subs	r1, #4
 8009ad8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009adc:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ae0:	4298      	cmp	r0, r3
 8009ae2:	d8f9      	bhi.n	8009ad8 <__lshift+0xc8>
 8009ae4:	e7ea      	b.n	8009abc <__lshift+0xac>
 8009ae6:	bf00      	nop
 8009ae8:	0800a5eb 	.word	0x0800a5eb
 8009aec:	0800a65c 	.word	0x0800a65c

08009af0 <__mcmp>:
 8009af0:	b530      	push	{r4, r5, lr}
 8009af2:	6902      	ldr	r2, [r0, #16]
 8009af4:	690c      	ldr	r4, [r1, #16]
 8009af6:	1b12      	subs	r2, r2, r4
 8009af8:	d10e      	bne.n	8009b18 <__mcmp+0x28>
 8009afa:	f100 0314 	add.w	r3, r0, #20
 8009afe:	3114      	adds	r1, #20
 8009b00:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009b04:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009b08:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009b0c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009b10:	42a5      	cmp	r5, r4
 8009b12:	d003      	beq.n	8009b1c <__mcmp+0x2c>
 8009b14:	d305      	bcc.n	8009b22 <__mcmp+0x32>
 8009b16:	2201      	movs	r2, #1
 8009b18:	4610      	mov	r0, r2
 8009b1a:	bd30      	pop	{r4, r5, pc}
 8009b1c:	4283      	cmp	r3, r0
 8009b1e:	d3f3      	bcc.n	8009b08 <__mcmp+0x18>
 8009b20:	e7fa      	b.n	8009b18 <__mcmp+0x28>
 8009b22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b26:	e7f7      	b.n	8009b18 <__mcmp+0x28>

08009b28 <__mdiff>:
 8009b28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b2c:	460c      	mov	r4, r1
 8009b2e:	4606      	mov	r6, r0
 8009b30:	4611      	mov	r1, r2
 8009b32:	4620      	mov	r0, r4
 8009b34:	4690      	mov	r8, r2
 8009b36:	f7ff ffdb 	bl	8009af0 <__mcmp>
 8009b3a:	1e05      	subs	r5, r0, #0
 8009b3c:	d110      	bne.n	8009b60 <__mdiff+0x38>
 8009b3e:	4629      	mov	r1, r5
 8009b40:	4630      	mov	r0, r6
 8009b42:	f7ff fd53 	bl	80095ec <_Balloc>
 8009b46:	b930      	cbnz	r0, 8009b56 <__mdiff+0x2e>
 8009b48:	4b3a      	ldr	r3, [pc, #232]	; (8009c34 <__mdiff+0x10c>)
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	f240 2132 	movw	r1, #562	; 0x232
 8009b50:	4839      	ldr	r0, [pc, #228]	; (8009c38 <__mdiff+0x110>)
 8009b52:	f000 fb85 	bl	800a260 <__assert_func>
 8009b56:	2301      	movs	r3, #1
 8009b58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009b5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b60:	bfa4      	itt	ge
 8009b62:	4643      	movge	r3, r8
 8009b64:	46a0      	movge	r8, r4
 8009b66:	4630      	mov	r0, r6
 8009b68:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009b6c:	bfa6      	itte	ge
 8009b6e:	461c      	movge	r4, r3
 8009b70:	2500      	movge	r5, #0
 8009b72:	2501      	movlt	r5, #1
 8009b74:	f7ff fd3a 	bl	80095ec <_Balloc>
 8009b78:	b920      	cbnz	r0, 8009b84 <__mdiff+0x5c>
 8009b7a:	4b2e      	ldr	r3, [pc, #184]	; (8009c34 <__mdiff+0x10c>)
 8009b7c:	4602      	mov	r2, r0
 8009b7e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009b82:	e7e5      	b.n	8009b50 <__mdiff+0x28>
 8009b84:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009b88:	6926      	ldr	r6, [r4, #16]
 8009b8a:	60c5      	str	r5, [r0, #12]
 8009b8c:	f104 0914 	add.w	r9, r4, #20
 8009b90:	f108 0514 	add.w	r5, r8, #20
 8009b94:	f100 0e14 	add.w	lr, r0, #20
 8009b98:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009b9c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009ba0:	f108 0210 	add.w	r2, r8, #16
 8009ba4:	46f2      	mov	sl, lr
 8009ba6:	2100      	movs	r1, #0
 8009ba8:	f859 3b04 	ldr.w	r3, [r9], #4
 8009bac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009bb0:	fa1f f883 	uxth.w	r8, r3
 8009bb4:	fa11 f18b 	uxtah	r1, r1, fp
 8009bb8:	0c1b      	lsrs	r3, r3, #16
 8009bba:	eba1 0808 	sub.w	r8, r1, r8
 8009bbe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009bc2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009bc6:	fa1f f888 	uxth.w	r8, r8
 8009bca:	1419      	asrs	r1, r3, #16
 8009bcc:	454e      	cmp	r6, r9
 8009bce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009bd2:	f84a 3b04 	str.w	r3, [sl], #4
 8009bd6:	d8e7      	bhi.n	8009ba8 <__mdiff+0x80>
 8009bd8:	1b33      	subs	r3, r6, r4
 8009bda:	3b15      	subs	r3, #21
 8009bdc:	f023 0303 	bic.w	r3, r3, #3
 8009be0:	3304      	adds	r3, #4
 8009be2:	3415      	adds	r4, #21
 8009be4:	42a6      	cmp	r6, r4
 8009be6:	bf38      	it	cc
 8009be8:	2304      	movcc	r3, #4
 8009bea:	441d      	add	r5, r3
 8009bec:	4473      	add	r3, lr
 8009bee:	469e      	mov	lr, r3
 8009bf0:	462e      	mov	r6, r5
 8009bf2:	4566      	cmp	r6, ip
 8009bf4:	d30e      	bcc.n	8009c14 <__mdiff+0xec>
 8009bf6:	f10c 0203 	add.w	r2, ip, #3
 8009bfa:	1b52      	subs	r2, r2, r5
 8009bfc:	f022 0203 	bic.w	r2, r2, #3
 8009c00:	3d03      	subs	r5, #3
 8009c02:	45ac      	cmp	ip, r5
 8009c04:	bf38      	it	cc
 8009c06:	2200      	movcc	r2, #0
 8009c08:	441a      	add	r2, r3
 8009c0a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009c0e:	b17b      	cbz	r3, 8009c30 <__mdiff+0x108>
 8009c10:	6107      	str	r7, [r0, #16]
 8009c12:	e7a3      	b.n	8009b5c <__mdiff+0x34>
 8009c14:	f856 8b04 	ldr.w	r8, [r6], #4
 8009c18:	fa11 f288 	uxtah	r2, r1, r8
 8009c1c:	1414      	asrs	r4, r2, #16
 8009c1e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009c22:	b292      	uxth	r2, r2
 8009c24:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009c28:	f84e 2b04 	str.w	r2, [lr], #4
 8009c2c:	1421      	asrs	r1, r4, #16
 8009c2e:	e7e0      	b.n	8009bf2 <__mdiff+0xca>
 8009c30:	3f01      	subs	r7, #1
 8009c32:	e7ea      	b.n	8009c0a <__mdiff+0xe2>
 8009c34:	0800a5eb 	.word	0x0800a5eb
 8009c38:	0800a65c 	.word	0x0800a65c

08009c3c <__d2b>:
 8009c3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c40:	4689      	mov	r9, r1
 8009c42:	2101      	movs	r1, #1
 8009c44:	ec57 6b10 	vmov	r6, r7, d0
 8009c48:	4690      	mov	r8, r2
 8009c4a:	f7ff fccf 	bl	80095ec <_Balloc>
 8009c4e:	4604      	mov	r4, r0
 8009c50:	b930      	cbnz	r0, 8009c60 <__d2b+0x24>
 8009c52:	4602      	mov	r2, r0
 8009c54:	4b25      	ldr	r3, [pc, #148]	; (8009cec <__d2b+0xb0>)
 8009c56:	4826      	ldr	r0, [pc, #152]	; (8009cf0 <__d2b+0xb4>)
 8009c58:	f240 310a 	movw	r1, #778	; 0x30a
 8009c5c:	f000 fb00 	bl	800a260 <__assert_func>
 8009c60:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009c64:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c68:	bb35      	cbnz	r5, 8009cb8 <__d2b+0x7c>
 8009c6a:	2e00      	cmp	r6, #0
 8009c6c:	9301      	str	r3, [sp, #4]
 8009c6e:	d028      	beq.n	8009cc2 <__d2b+0x86>
 8009c70:	4668      	mov	r0, sp
 8009c72:	9600      	str	r6, [sp, #0]
 8009c74:	f7ff fd82 	bl	800977c <__lo0bits>
 8009c78:	9900      	ldr	r1, [sp, #0]
 8009c7a:	b300      	cbz	r0, 8009cbe <__d2b+0x82>
 8009c7c:	9a01      	ldr	r2, [sp, #4]
 8009c7e:	f1c0 0320 	rsb	r3, r0, #32
 8009c82:	fa02 f303 	lsl.w	r3, r2, r3
 8009c86:	430b      	orrs	r3, r1
 8009c88:	40c2      	lsrs	r2, r0
 8009c8a:	6163      	str	r3, [r4, #20]
 8009c8c:	9201      	str	r2, [sp, #4]
 8009c8e:	9b01      	ldr	r3, [sp, #4]
 8009c90:	61a3      	str	r3, [r4, #24]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	bf14      	ite	ne
 8009c96:	2202      	movne	r2, #2
 8009c98:	2201      	moveq	r2, #1
 8009c9a:	6122      	str	r2, [r4, #16]
 8009c9c:	b1d5      	cbz	r5, 8009cd4 <__d2b+0x98>
 8009c9e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ca2:	4405      	add	r5, r0
 8009ca4:	f8c9 5000 	str.w	r5, [r9]
 8009ca8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009cac:	f8c8 0000 	str.w	r0, [r8]
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	b003      	add	sp, #12
 8009cb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cbc:	e7d5      	b.n	8009c6a <__d2b+0x2e>
 8009cbe:	6161      	str	r1, [r4, #20]
 8009cc0:	e7e5      	b.n	8009c8e <__d2b+0x52>
 8009cc2:	a801      	add	r0, sp, #4
 8009cc4:	f7ff fd5a 	bl	800977c <__lo0bits>
 8009cc8:	9b01      	ldr	r3, [sp, #4]
 8009cca:	6163      	str	r3, [r4, #20]
 8009ccc:	2201      	movs	r2, #1
 8009cce:	6122      	str	r2, [r4, #16]
 8009cd0:	3020      	adds	r0, #32
 8009cd2:	e7e3      	b.n	8009c9c <__d2b+0x60>
 8009cd4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009cdc:	f8c9 0000 	str.w	r0, [r9]
 8009ce0:	6918      	ldr	r0, [r3, #16]
 8009ce2:	f7ff fd2b 	bl	800973c <__hi0bits>
 8009ce6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009cea:	e7df      	b.n	8009cac <__d2b+0x70>
 8009cec:	0800a5eb 	.word	0x0800a5eb
 8009cf0:	0800a65c 	.word	0x0800a65c

08009cf4 <_calloc_r>:
 8009cf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009cf6:	fba1 2402 	umull	r2, r4, r1, r2
 8009cfa:	b94c      	cbnz	r4, 8009d10 <_calloc_r+0x1c>
 8009cfc:	4611      	mov	r1, r2
 8009cfe:	9201      	str	r2, [sp, #4]
 8009d00:	f000 f87a 	bl	8009df8 <_malloc_r>
 8009d04:	9a01      	ldr	r2, [sp, #4]
 8009d06:	4605      	mov	r5, r0
 8009d08:	b930      	cbnz	r0, 8009d18 <_calloc_r+0x24>
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	b003      	add	sp, #12
 8009d0e:	bd30      	pop	{r4, r5, pc}
 8009d10:	220c      	movs	r2, #12
 8009d12:	6002      	str	r2, [r0, #0]
 8009d14:	2500      	movs	r5, #0
 8009d16:	e7f8      	b.n	8009d0a <_calloc_r+0x16>
 8009d18:	4621      	mov	r1, r4
 8009d1a:	f7fd fdff 	bl	800791c <memset>
 8009d1e:	e7f4      	b.n	8009d0a <_calloc_r+0x16>

08009d20 <_free_r>:
 8009d20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009d22:	2900      	cmp	r1, #0
 8009d24:	d044      	beq.n	8009db0 <_free_r+0x90>
 8009d26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d2a:	9001      	str	r0, [sp, #4]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f1a1 0404 	sub.w	r4, r1, #4
 8009d32:	bfb8      	it	lt
 8009d34:	18e4      	addlt	r4, r4, r3
 8009d36:	f000 fb19 	bl	800a36c <__malloc_lock>
 8009d3a:	4a1e      	ldr	r2, [pc, #120]	; (8009db4 <_free_r+0x94>)
 8009d3c:	9801      	ldr	r0, [sp, #4]
 8009d3e:	6813      	ldr	r3, [r2, #0]
 8009d40:	b933      	cbnz	r3, 8009d50 <_free_r+0x30>
 8009d42:	6063      	str	r3, [r4, #4]
 8009d44:	6014      	str	r4, [r2, #0]
 8009d46:	b003      	add	sp, #12
 8009d48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d4c:	f000 bb14 	b.w	800a378 <__malloc_unlock>
 8009d50:	42a3      	cmp	r3, r4
 8009d52:	d908      	bls.n	8009d66 <_free_r+0x46>
 8009d54:	6825      	ldr	r5, [r4, #0]
 8009d56:	1961      	adds	r1, r4, r5
 8009d58:	428b      	cmp	r3, r1
 8009d5a:	bf01      	itttt	eq
 8009d5c:	6819      	ldreq	r1, [r3, #0]
 8009d5e:	685b      	ldreq	r3, [r3, #4]
 8009d60:	1949      	addeq	r1, r1, r5
 8009d62:	6021      	streq	r1, [r4, #0]
 8009d64:	e7ed      	b.n	8009d42 <_free_r+0x22>
 8009d66:	461a      	mov	r2, r3
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	b10b      	cbz	r3, 8009d70 <_free_r+0x50>
 8009d6c:	42a3      	cmp	r3, r4
 8009d6e:	d9fa      	bls.n	8009d66 <_free_r+0x46>
 8009d70:	6811      	ldr	r1, [r2, #0]
 8009d72:	1855      	adds	r5, r2, r1
 8009d74:	42a5      	cmp	r5, r4
 8009d76:	d10b      	bne.n	8009d90 <_free_r+0x70>
 8009d78:	6824      	ldr	r4, [r4, #0]
 8009d7a:	4421      	add	r1, r4
 8009d7c:	1854      	adds	r4, r2, r1
 8009d7e:	42a3      	cmp	r3, r4
 8009d80:	6011      	str	r1, [r2, #0]
 8009d82:	d1e0      	bne.n	8009d46 <_free_r+0x26>
 8009d84:	681c      	ldr	r4, [r3, #0]
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	6053      	str	r3, [r2, #4]
 8009d8a:	4421      	add	r1, r4
 8009d8c:	6011      	str	r1, [r2, #0]
 8009d8e:	e7da      	b.n	8009d46 <_free_r+0x26>
 8009d90:	d902      	bls.n	8009d98 <_free_r+0x78>
 8009d92:	230c      	movs	r3, #12
 8009d94:	6003      	str	r3, [r0, #0]
 8009d96:	e7d6      	b.n	8009d46 <_free_r+0x26>
 8009d98:	6825      	ldr	r5, [r4, #0]
 8009d9a:	1961      	adds	r1, r4, r5
 8009d9c:	428b      	cmp	r3, r1
 8009d9e:	bf04      	itt	eq
 8009da0:	6819      	ldreq	r1, [r3, #0]
 8009da2:	685b      	ldreq	r3, [r3, #4]
 8009da4:	6063      	str	r3, [r4, #4]
 8009da6:	bf04      	itt	eq
 8009da8:	1949      	addeq	r1, r1, r5
 8009daa:	6021      	streq	r1, [r4, #0]
 8009dac:	6054      	str	r4, [r2, #4]
 8009dae:	e7ca      	b.n	8009d46 <_free_r+0x26>
 8009db0:	b003      	add	sp, #12
 8009db2:	bd30      	pop	{r4, r5, pc}
 8009db4:	20004d10 	.word	0x20004d10

08009db8 <sbrk_aligned>:
 8009db8:	b570      	push	{r4, r5, r6, lr}
 8009dba:	4e0e      	ldr	r6, [pc, #56]	; (8009df4 <sbrk_aligned+0x3c>)
 8009dbc:	460c      	mov	r4, r1
 8009dbe:	6831      	ldr	r1, [r6, #0]
 8009dc0:	4605      	mov	r5, r0
 8009dc2:	b911      	cbnz	r1, 8009dca <sbrk_aligned+0x12>
 8009dc4:	f000 f9e6 	bl	800a194 <_sbrk_r>
 8009dc8:	6030      	str	r0, [r6, #0]
 8009dca:	4621      	mov	r1, r4
 8009dcc:	4628      	mov	r0, r5
 8009dce:	f000 f9e1 	bl	800a194 <_sbrk_r>
 8009dd2:	1c43      	adds	r3, r0, #1
 8009dd4:	d00a      	beq.n	8009dec <sbrk_aligned+0x34>
 8009dd6:	1cc4      	adds	r4, r0, #3
 8009dd8:	f024 0403 	bic.w	r4, r4, #3
 8009ddc:	42a0      	cmp	r0, r4
 8009dde:	d007      	beq.n	8009df0 <sbrk_aligned+0x38>
 8009de0:	1a21      	subs	r1, r4, r0
 8009de2:	4628      	mov	r0, r5
 8009de4:	f000 f9d6 	bl	800a194 <_sbrk_r>
 8009de8:	3001      	adds	r0, #1
 8009dea:	d101      	bne.n	8009df0 <sbrk_aligned+0x38>
 8009dec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009df0:	4620      	mov	r0, r4
 8009df2:	bd70      	pop	{r4, r5, r6, pc}
 8009df4:	20004d14 	.word	0x20004d14

08009df8 <_malloc_r>:
 8009df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dfc:	1ccd      	adds	r5, r1, #3
 8009dfe:	f025 0503 	bic.w	r5, r5, #3
 8009e02:	3508      	adds	r5, #8
 8009e04:	2d0c      	cmp	r5, #12
 8009e06:	bf38      	it	cc
 8009e08:	250c      	movcc	r5, #12
 8009e0a:	2d00      	cmp	r5, #0
 8009e0c:	4607      	mov	r7, r0
 8009e0e:	db01      	blt.n	8009e14 <_malloc_r+0x1c>
 8009e10:	42a9      	cmp	r1, r5
 8009e12:	d905      	bls.n	8009e20 <_malloc_r+0x28>
 8009e14:	230c      	movs	r3, #12
 8009e16:	603b      	str	r3, [r7, #0]
 8009e18:	2600      	movs	r6, #0
 8009e1a:	4630      	mov	r0, r6
 8009e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e20:	4e2e      	ldr	r6, [pc, #184]	; (8009edc <_malloc_r+0xe4>)
 8009e22:	f000 faa3 	bl	800a36c <__malloc_lock>
 8009e26:	6833      	ldr	r3, [r6, #0]
 8009e28:	461c      	mov	r4, r3
 8009e2a:	bb34      	cbnz	r4, 8009e7a <_malloc_r+0x82>
 8009e2c:	4629      	mov	r1, r5
 8009e2e:	4638      	mov	r0, r7
 8009e30:	f7ff ffc2 	bl	8009db8 <sbrk_aligned>
 8009e34:	1c43      	adds	r3, r0, #1
 8009e36:	4604      	mov	r4, r0
 8009e38:	d14d      	bne.n	8009ed6 <_malloc_r+0xde>
 8009e3a:	6834      	ldr	r4, [r6, #0]
 8009e3c:	4626      	mov	r6, r4
 8009e3e:	2e00      	cmp	r6, #0
 8009e40:	d140      	bne.n	8009ec4 <_malloc_r+0xcc>
 8009e42:	6823      	ldr	r3, [r4, #0]
 8009e44:	4631      	mov	r1, r6
 8009e46:	4638      	mov	r0, r7
 8009e48:	eb04 0803 	add.w	r8, r4, r3
 8009e4c:	f000 f9a2 	bl	800a194 <_sbrk_r>
 8009e50:	4580      	cmp	r8, r0
 8009e52:	d13a      	bne.n	8009eca <_malloc_r+0xd2>
 8009e54:	6821      	ldr	r1, [r4, #0]
 8009e56:	3503      	adds	r5, #3
 8009e58:	1a6d      	subs	r5, r5, r1
 8009e5a:	f025 0503 	bic.w	r5, r5, #3
 8009e5e:	3508      	adds	r5, #8
 8009e60:	2d0c      	cmp	r5, #12
 8009e62:	bf38      	it	cc
 8009e64:	250c      	movcc	r5, #12
 8009e66:	4629      	mov	r1, r5
 8009e68:	4638      	mov	r0, r7
 8009e6a:	f7ff ffa5 	bl	8009db8 <sbrk_aligned>
 8009e6e:	3001      	adds	r0, #1
 8009e70:	d02b      	beq.n	8009eca <_malloc_r+0xd2>
 8009e72:	6823      	ldr	r3, [r4, #0]
 8009e74:	442b      	add	r3, r5
 8009e76:	6023      	str	r3, [r4, #0]
 8009e78:	e00e      	b.n	8009e98 <_malloc_r+0xa0>
 8009e7a:	6822      	ldr	r2, [r4, #0]
 8009e7c:	1b52      	subs	r2, r2, r5
 8009e7e:	d41e      	bmi.n	8009ebe <_malloc_r+0xc6>
 8009e80:	2a0b      	cmp	r2, #11
 8009e82:	d916      	bls.n	8009eb2 <_malloc_r+0xba>
 8009e84:	1961      	adds	r1, r4, r5
 8009e86:	42a3      	cmp	r3, r4
 8009e88:	6025      	str	r5, [r4, #0]
 8009e8a:	bf18      	it	ne
 8009e8c:	6059      	strne	r1, [r3, #4]
 8009e8e:	6863      	ldr	r3, [r4, #4]
 8009e90:	bf08      	it	eq
 8009e92:	6031      	streq	r1, [r6, #0]
 8009e94:	5162      	str	r2, [r4, r5]
 8009e96:	604b      	str	r3, [r1, #4]
 8009e98:	4638      	mov	r0, r7
 8009e9a:	f104 060b 	add.w	r6, r4, #11
 8009e9e:	f000 fa6b 	bl	800a378 <__malloc_unlock>
 8009ea2:	f026 0607 	bic.w	r6, r6, #7
 8009ea6:	1d23      	adds	r3, r4, #4
 8009ea8:	1af2      	subs	r2, r6, r3
 8009eaa:	d0b6      	beq.n	8009e1a <_malloc_r+0x22>
 8009eac:	1b9b      	subs	r3, r3, r6
 8009eae:	50a3      	str	r3, [r4, r2]
 8009eb0:	e7b3      	b.n	8009e1a <_malloc_r+0x22>
 8009eb2:	6862      	ldr	r2, [r4, #4]
 8009eb4:	42a3      	cmp	r3, r4
 8009eb6:	bf0c      	ite	eq
 8009eb8:	6032      	streq	r2, [r6, #0]
 8009eba:	605a      	strne	r2, [r3, #4]
 8009ebc:	e7ec      	b.n	8009e98 <_malloc_r+0xa0>
 8009ebe:	4623      	mov	r3, r4
 8009ec0:	6864      	ldr	r4, [r4, #4]
 8009ec2:	e7b2      	b.n	8009e2a <_malloc_r+0x32>
 8009ec4:	4634      	mov	r4, r6
 8009ec6:	6876      	ldr	r6, [r6, #4]
 8009ec8:	e7b9      	b.n	8009e3e <_malloc_r+0x46>
 8009eca:	230c      	movs	r3, #12
 8009ecc:	603b      	str	r3, [r7, #0]
 8009ece:	4638      	mov	r0, r7
 8009ed0:	f000 fa52 	bl	800a378 <__malloc_unlock>
 8009ed4:	e7a1      	b.n	8009e1a <_malloc_r+0x22>
 8009ed6:	6025      	str	r5, [r4, #0]
 8009ed8:	e7de      	b.n	8009e98 <_malloc_r+0xa0>
 8009eda:	bf00      	nop
 8009edc:	20004d10 	.word	0x20004d10

08009ee0 <__sfputc_r>:
 8009ee0:	6893      	ldr	r3, [r2, #8]
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	b410      	push	{r4}
 8009ee8:	6093      	str	r3, [r2, #8]
 8009eea:	da08      	bge.n	8009efe <__sfputc_r+0x1e>
 8009eec:	6994      	ldr	r4, [r2, #24]
 8009eee:	42a3      	cmp	r3, r4
 8009ef0:	db01      	blt.n	8009ef6 <__sfputc_r+0x16>
 8009ef2:	290a      	cmp	r1, #10
 8009ef4:	d103      	bne.n	8009efe <__sfputc_r+0x1e>
 8009ef6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009efa:	f7fe ba0f 	b.w	800831c <__swbuf_r>
 8009efe:	6813      	ldr	r3, [r2, #0]
 8009f00:	1c58      	adds	r0, r3, #1
 8009f02:	6010      	str	r0, [r2, #0]
 8009f04:	7019      	strb	r1, [r3, #0]
 8009f06:	4608      	mov	r0, r1
 8009f08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f0c:	4770      	bx	lr

08009f0e <__sfputs_r>:
 8009f0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f10:	4606      	mov	r6, r0
 8009f12:	460f      	mov	r7, r1
 8009f14:	4614      	mov	r4, r2
 8009f16:	18d5      	adds	r5, r2, r3
 8009f18:	42ac      	cmp	r4, r5
 8009f1a:	d101      	bne.n	8009f20 <__sfputs_r+0x12>
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	e007      	b.n	8009f30 <__sfputs_r+0x22>
 8009f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f24:	463a      	mov	r2, r7
 8009f26:	4630      	mov	r0, r6
 8009f28:	f7ff ffda 	bl	8009ee0 <__sfputc_r>
 8009f2c:	1c43      	adds	r3, r0, #1
 8009f2e:	d1f3      	bne.n	8009f18 <__sfputs_r+0xa>
 8009f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f34 <_vfiprintf_r>:
 8009f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f38:	460d      	mov	r5, r1
 8009f3a:	b09d      	sub	sp, #116	; 0x74
 8009f3c:	4614      	mov	r4, r2
 8009f3e:	4698      	mov	r8, r3
 8009f40:	4606      	mov	r6, r0
 8009f42:	b118      	cbz	r0, 8009f4c <_vfiprintf_r+0x18>
 8009f44:	6983      	ldr	r3, [r0, #24]
 8009f46:	b90b      	cbnz	r3, 8009f4c <_vfiprintf_r+0x18>
 8009f48:	f7ff fa3e 	bl	80093c8 <__sinit>
 8009f4c:	4b89      	ldr	r3, [pc, #548]	; (800a174 <_vfiprintf_r+0x240>)
 8009f4e:	429d      	cmp	r5, r3
 8009f50:	d11b      	bne.n	8009f8a <_vfiprintf_r+0x56>
 8009f52:	6875      	ldr	r5, [r6, #4]
 8009f54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f56:	07d9      	lsls	r1, r3, #31
 8009f58:	d405      	bmi.n	8009f66 <_vfiprintf_r+0x32>
 8009f5a:	89ab      	ldrh	r3, [r5, #12]
 8009f5c:	059a      	lsls	r2, r3, #22
 8009f5e:	d402      	bmi.n	8009f66 <_vfiprintf_r+0x32>
 8009f60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f62:	f7ff fad4 	bl	800950e <__retarget_lock_acquire_recursive>
 8009f66:	89ab      	ldrh	r3, [r5, #12]
 8009f68:	071b      	lsls	r3, r3, #28
 8009f6a:	d501      	bpl.n	8009f70 <_vfiprintf_r+0x3c>
 8009f6c:	692b      	ldr	r3, [r5, #16]
 8009f6e:	b9eb      	cbnz	r3, 8009fac <_vfiprintf_r+0x78>
 8009f70:	4629      	mov	r1, r5
 8009f72:	4630      	mov	r0, r6
 8009f74:	f7fe fa24 	bl	80083c0 <__swsetup_r>
 8009f78:	b1c0      	cbz	r0, 8009fac <_vfiprintf_r+0x78>
 8009f7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f7c:	07dc      	lsls	r4, r3, #31
 8009f7e:	d50e      	bpl.n	8009f9e <_vfiprintf_r+0x6a>
 8009f80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f84:	b01d      	add	sp, #116	; 0x74
 8009f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f8a:	4b7b      	ldr	r3, [pc, #492]	; (800a178 <_vfiprintf_r+0x244>)
 8009f8c:	429d      	cmp	r5, r3
 8009f8e:	d101      	bne.n	8009f94 <_vfiprintf_r+0x60>
 8009f90:	68b5      	ldr	r5, [r6, #8]
 8009f92:	e7df      	b.n	8009f54 <_vfiprintf_r+0x20>
 8009f94:	4b79      	ldr	r3, [pc, #484]	; (800a17c <_vfiprintf_r+0x248>)
 8009f96:	429d      	cmp	r5, r3
 8009f98:	bf08      	it	eq
 8009f9a:	68f5      	ldreq	r5, [r6, #12]
 8009f9c:	e7da      	b.n	8009f54 <_vfiprintf_r+0x20>
 8009f9e:	89ab      	ldrh	r3, [r5, #12]
 8009fa0:	0598      	lsls	r0, r3, #22
 8009fa2:	d4ed      	bmi.n	8009f80 <_vfiprintf_r+0x4c>
 8009fa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fa6:	f7ff fab3 	bl	8009510 <__retarget_lock_release_recursive>
 8009faa:	e7e9      	b.n	8009f80 <_vfiprintf_r+0x4c>
 8009fac:	2300      	movs	r3, #0
 8009fae:	9309      	str	r3, [sp, #36]	; 0x24
 8009fb0:	2320      	movs	r3, #32
 8009fb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009fb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fba:	2330      	movs	r3, #48	; 0x30
 8009fbc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a180 <_vfiprintf_r+0x24c>
 8009fc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009fc4:	f04f 0901 	mov.w	r9, #1
 8009fc8:	4623      	mov	r3, r4
 8009fca:	469a      	mov	sl, r3
 8009fcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fd0:	b10a      	cbz	r2, 8009fd6 <_vfiprintf_r+0xa2>
 8009fd2:	2a25      	cmp	r2, #37	; 0x25
 8009fd4:	d1f9      	bne.n	8009fca <_vfiprintf_r+0x96>
 8009fd6:	ebba 0b04 	subs.w	fp, sl, r4
 8009fda:	d00b      	beq.n	8009ff4 <_vfiprintf_r+0xc0>
 8009fdc:	465b      	mov	r3, fp
 8009fde:	4622      	mov	r2, r4
 8009fe0:	4629      	mov	r1, r5
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	f7ff ff93 	bl	8009f0e <__sfputs_r>
 8009fe8:	3001      	adds	r0, #1
 8009fea:	f000 80aa 	beq.w	800a142 <_vfiprintf_r+0x20e>
 8009fee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ff0:	445a      	add	r2, fp
 8009ff2:	9209      	str	r2, [sp, #36]	; 0x24
 8009ff4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f000 80a2 	beq.w	800a142 <_vfiprintf_r+0x20e>
 8009ffe:	2300      	movs	r3, #0
 800a000:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a004:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a008:	f10a 0a01 	add.w	sl, sl, #1
 800a00c:	9304      	str	r3, [sp, #16]
 800a00e:	9307      	str	r3, [sp, #28]
 800a010:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a014:	931a      	str	r3, [sp, #104]	; 0x68
 800a016:	4654      	mov	r4, sl
 800a018:	2205      	movs	r2, #5
 800a01a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a01e:	4858      	ldr	r0, [pc, #352]	; (800a180 <_vfiprintf_r+0x24c>)
 800a020:	f7f6 f8e6 	bl	80001f0 <memchr>
 800a024:	9a04      	ldr	r2, [sp, #16]
 800a026:	b9d8      	cbnz	r0, 800a060 <_vfiprintf_r+0x12c>
 800a028:	06d1      	lsls	r1, r2, #27
 800a02a:	bf44      	itt	mi
 800a02c:	2320      	movmi	r3, #32
 800a02e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a032:	0713      	lsls	r3, r2, #28
 800a034:	bf44      	itt	mi
 800a036:	232b      	movmi	r3, #43	; 0x2b
 800a038:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a03c:	f89a 3000 	ldrb.w	r3, [sl]
 800a040:	2b2a      	cmp	r3, #42	; 0x2a
 800a042:	d015      	beq.n	800a070 <_vfiprintf_r+0x13c>
 800a044:	9a07      	ldr	r2, [sp, #28]
 800a046:	4654      	mov	r4, sl
 800a048:	2000      	movs	r0, #0
 800a04a:	f04f 0c0a 	mov.w	ip, #10
 800a04e:	4621      	mov	r1, r4
 800a050:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a054:	3b30      	subs	r3, #48	; 0x30
 800a056:	2b09      	cmp	r3, #9
 800a058:	d94e      	bls.n	800a0f8 <_vfiprintf_r+0x1c4>
 800a05a:	b1b0      	cbz	r0, 800a08a <_vfiprintf_r+0x156>
 800a05c:	9207      	str	r2, [sp, #28]
 800a05e:	e014      	b.n	800a08a <_vfiprintf_r+0x156>
 800a060:	eba0 0308 	sub.w	r3, r0, r8
 800a064:	fa09 f303 	lsl.w	r3, r9, r3
 800a068:	4313      	orrs	r3, r2
 800a06a:	9304      	str	r3, [sp, #16]
 800a06c:	46a2      	mov	sl, r4
 800a06e:	e7d2      	b.n	800a016 <_vfiprintf_r+0xe2>
 800a070:	9b03      	ldr	r3, [sp, #12]
 800a072:	1d19      	adds	r1, r3, #4
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	9103      	str	r1, [sp, #12]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	bfbb      	ittet	lt
 800a07c:	425b      	neglt	r3, r3
 800a07e:	f042 0202 	orrlt.w	r2, r2, #2
 800a082:	9307      	strge	r3, [sp, #28]
 800a084:	9307      	strlt	r3, [sp, #28]
 800a086:	bfb8      	it	lt
 800a088:	9204      	strlt	r2, [sp, #16]
 800a08a:	7823      	ldrb	r3, [r4, #0]
 800a08c:	2b2e      	cmp	r3, #46	; 0x2e
 800a08e:	d10c      	bne.n	800a0aa <_vfiprintf_r+0x176>
 800a090:	7863      	ldrb	r3, [r4, #1]
 800a092:	2b2a      	cmp	r3, #42	; 0x2a
 800a094:	d135      	bne.n	800a102 <_vfiprintf_r+0x1ce>
 800a096:	9b03      	ldr	r3, [sp, #12]
 800a098:	1d1a      	adds	r2, r3, #4
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	9203      	str	r2, [sp, #12]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	bfb8      	it	lt
 800a0a2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a0a6:	3402      	adds	r4, #2
 800a0a8:	9305      	str	r3, [sp, #20]
 800a0aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a190 <_vfiprintf_r+0x25c>
 800a0ae:	7821      	ldrb	r1, [r4, #0]
 800a0b0:	2203      	movs	r2, #3
 800a0b2:	4650      	mov	r0, sl
 800a0b4:	f7f6 f89c 	bl	80001f0 <memchr>
 800a0b8:	b140      	cbz	r0, 800a0cc <_vfiprintf_r+0x198>
 800a0ba:	2340      	movs	r3, #64	; 0x40
 800a0bc:	eba0 000a 	sub.w	r0, r0, sl
 800a0c0:	fa03 f000 	lsl.w	r0, r3, r0
 800a0c4:	9b04      	ldr	r3, [sp, #16]
 800a0c6:	4303      	orrs	r3, r0
 800a0c8:	3401      	adds	r4, #1
 800a0ca:	9304      	str	r3, [sp, #16]
 800a0cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0d0:	482c      	ldr	r0, [pc, #176]	; (800a184 <_vfiprintf_r+0x250>)
 800a0d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0d6:	2206      	movs	r2, #6
 800a0d8:	f7f6 f88a 	bl	80001f0 <memchr>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	d03f      	beq.n	800a160 <_vfiprintf_r+0x22c>
 800a0e0:	4b29      	ldr	r3, [pc, #164]	; (800a188 <_vfiprintf_r+0x254>)
 800a0e2:	bb1b      	cbnz	r3, 800a12c <_vfiprintf_r+0x1f8>
 800a0e4:	9b03      	ldr	r3, [sp, #12]
 800a0e6:	3307      	adds	r3, #7
 800a0e8:	f023 0307 	bic.w	r3, r3, #7
 800a0ec:	3308      	adds	r3, #8
 800a0ee:	9303      	str	r3, [sp, #12]
 800a0f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0f2:	443b      	add	r3, r7
 800a0f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a0f6:	e767      	b.n	8009fc8 <_vfiprintf_r+0x94>
 800a0f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0fc:	460c      	mov	r4, r1
 800a0fe:	2001      	movs	r0, #1
 800a100:	e7a5      	b.n	800a04e <_vfiprintf_r+0x11a>
 800a102:	2300      	movs	r3, #0
 800a104:	3401      	adds	r4, #1
 800a106:	9305      	str	r3, [sp, #20]
 800a108:	4619      	mov	r1, r3
 800a10a:	f04f 0c0a 	mov.w	ip, #10
 800a10e:	4620      	mov	r0, r4
 800a110:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a114:	3a30      	subs	r2, #48	; 0x30
 800a116:	2a09      	cmp	r2, #9
 800a118:	d903      	bls.n	800a122 <_vfiprintf_r+0x1ee>
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d0c5      	beq.n	800a0aa <_vfiprintf_r+0x176>
 800a11e:	9105      	str	r1, [sp, #20]
 800a120:	e7c3      	b.n	800a0aa <_vfiprintf_r+0x176>
 800a122:	fb0c 2101 	mla	r1, ip, r1, r2
 800a126:	4604      	mov	r4, r0
 800a128:	2301      	movs	r3, #1
 800a12a:	e7f0      	b.n	800a10e <_vfiprintf_r+0x1da>
 800a12c:	ab03      	add	r3, sp, #12
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	462a      	mov	r2, r5
 800a132:	4b16      	ldr	r3, [pc, #88]	; (800a18c <_vfiprintf_r+0x258>)
 800a134:	a904      	add	r1, sp, #16
 800a136:	4630      	mov	r0, r6
 800a138:	f7fd fc98 	bl	8007a6c <_printf_float>
 800a13c:	4607      	mov	r7, r0
 800a13e:	1c78      	adds	r0, r7, #1
 800a140:	d1d6      	bne.n	800a0f0 <_vfiprintf_r+0x1bc>
 800a142:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a144:	07d9      	lsls	r1, r3, #31
 800a146:	d405      	bmi.n	800a154 <_vfiprintf_r+0x220>
 800a148:	89ab      	ldrh	r3, [r5, #12]
 800a14a:	059a      	lsls	r2, r3, #22
 800a14c:	d402      	bmi.n	800a154 <_vfiprintf_r+0x220>
 800a14e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a150:	f7ff f9de 	bl	8009510 <__retarget_lock_release_recursive>
 800a154:	89ab      	ldrh	r3, [r5, #12]
 800a156:	065b      	lsls	r3, r3, #25
 800a158:	f53f af12 	bmi.w	8009f80 <_vfiprintf_r+0x4c>
 800a15c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a15e:	e711      	b.n	8009f84 <_vfiprintf_r+0x50>
 800a160:	ab03      	add	r3, sp, #12
 800a162:	9300      	str	r3, [sp, #0]
 800a164:	462a      	mov	r2, r5
 800a166:	4b09      	ldr	r3, [pc, #36]	; (800a18c <_vfiprintf_r+0x258>)
 800a168:	a904      	add	r1, sp, #16
 800a16a:	4630      	mov	r0, r6
 800a16c:	f7fd ff22 	bl	8007fb4 <_printf_i>
 800a170:	e7e4      	b.n	800a13c <_vfiprintf_r+0x208>
 800a172:	bf00      	nop
 800a174:	0800a61c 	.word	0x0800a61c
 800a178:	0800a63c 	.word	0x0800a63c
 800a17c:	0800a5fc 	.word	0x0800a5fc
 800a180:	0800a7b4 	.word	0x0800a7b4
 800a184:	0800a7be 	.word	0x0800a7be
 800a188:	08007a6d 	.word	0x08007a6d
 800a18c:	08009f0f 	.word	0x08009f0f
 800a190:	0800a7ba 	.word	0x0800a7ba

0800a194 <_sbrk_r>:
 800a194:	b538      	push	{r3, r4, r5, lr}
 800a196:	4d06      	ldr	r5, [pc, #24]	; (800a1b0 <_sbrk_r+0x1c>)
 800a198:	2300      	movs	r3, #0
 800a19a:	4604      	mov	r4, r0
 800a19c:	4608      	mov	r0, r1
 800a19e:	602b      	str	r3, [r5, #0]
 800a1a0:	f7f7 fac2 	bl	8001728 <_sbrk>
 800a1a4:	1c43      	adds	r3, r0, #1
 800a1a6:	d102      	bne.n	800a1ae <_sbrk_r+0x1a>
 800a1a8:	682b      	ldr	r3, [r5, #0]
 800a1aa:	b103      	cbz	r3, 800a1ae <_sbrk_r+0x1a>
 800a1ac:	6023      	str	r3, [r4, #0]
 800a1ae:	bd38      	pop	{r3, r4, r5, pc}
 800a1b0:	20004d18 	.word	0x20004d18

0800a1b4 <__sread>:
 800a1b4:	b510      	push	{r4, lr}
 800a1b6:	460c      	mov	r4, r1
 800a1b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1bc:	f000 f8e2 	bl	800a384 <_read_r>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	bfab      	itete	ge
 800a1c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a1c6:	89a3      	ldrhlt	r3, [r4, #12]
 800a1c8:	181b      	addge	r3, r3, r0
 800a1ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a1ce:	bfac      	ite	ge
 800a1d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a1d2:	81a3      	strhlt	r3, [r4, #12]
 800a1d4:	bd10      	pop	{r4, pc}

0800a1d6 <__swrite>:
 800a1d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1da:	461f      	mov	r7, r3
 800a1dc:	898b      	ldrh	r3, [r1, #12]
 800a1de:	05db      	lsls	r3, r3, #23
 800a1e0:	4605      	mov	r5, r0
 800a1e2:	460c      	mov	r4, r1
 800a1e4:	4616      	mov	r6, r2
 800a1e6:	d505      	bpl.n	800a1f4 <__swrite+0x1e>
 800a1e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f000 f898 	bl	800a324 <_lseek_r>
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a1fe:	81a3      	strh	r3, [r4, #12]
 800a200:	4632      	mov	r2, r6
 800a202:	463b      	mov	r3, r7
 800a204:	4628      	mov	r0, r5
 800a206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a20a:	f000 b817 	b.w	800a23c <_write_r>

0800a20e <__sseek>:
 800a20e:	b510      	push	{r4, lr}
 800a210:	460c      	mov	r4, r1
 800a212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a216:	f000 f885 	bl	800a324 <_lseek_r>
 800a21a:	1c43      	adds	r3, r0, #1
 800a21c:	89a3      	ldrh	r3, [r4, #12]
 800a21e:	bf15      	itete	ne
 800a220:	6560      	strne	r0, [r4, #84]	; 0x54
 800a222:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a226:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a22a:	81a3      	strheq	r3, [r4, #12]
 800a22c:	bf18      	it	ne
 800a22e:	81a3      	strhne	r3, [r4, #12]
 800a230:	bd10      	pop	{r4, pc}

0800a232 <__sclose>:
 800a232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a236:	f000 b831 	b.w	800a29c <_close_r>
	...

0800a23c <_write_r>:
 800a23c:	b538      	push	{r3, r4, r5, lr}
 800a23e:	4d07      	ldr	r5, [pc, #28]	; (800a25c <_write_r+0x20>)
 800a240:	4604      	mov	r4, r0
 800a242:	4608      	mov	r0, r1
 800a244:	4611      	mov	r1, r2
 800a246:	2200      	movs	r2, #0
 800a248:	602a      	str	r2, [r5, #0]
 800a24a:	461a      	mov	r2, r3
 800a24c:	f7f7 fa1b 	bl	8001686 <_write>
 800a250:	1c43      	adds	r3, r0, #1
 800a252:	d102      	bne.n	800a25a <_write_r+0x1e>
 800a254:	682b      	ldr	r3, [r5, #0]
 800a256:	b103      	cbz	r3, 800a25a <_write_r+0x1e>
 800a258:	6023      	str	r3, [r4, #0]
 800a25a:	bd38      	pop	{r3, r4, r5, pc}
 800a25c:	20004d18 	.word	0x20004d18

0800a260 <__assert_func>:
 800a260:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a262:	4614      	mov	r4, r2
 800a264:	461a      	mov	r2, r3
 800a266:	4b09      	ldr	r3, [pc, #36]	; (800a28c <__assert_func+0x2c>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4605      	mov	r5, r0
 800a26c:	68d8      	ldr	r0, [r3, #12]
 800a26e:	b14c      	cbz	r4, 800a284 <__assert_func+0x24>
 800a270:	4b07      	ldr	r3, [pc, #28]	; (800a290 <__assert_func+0x30>)
 800a272:	9100      	str	r1, [sp, #0]
 800a274:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a278:	4906      	ldr	r1, [pc, #24]	; (800a294 <__assert_func+0x34>)
 800a27a:	462b      	mov	r3, r5
 800a27c:	f000 f81e 	bl	800a2bc <fiprintf>
 800a280:	f000 f89f 	bl	800a3c2 <abort>
 800a284:	4b04      	ldr	r3, [pc, #16]	; (800a298 <__assert_func+0x38>)
 800a286:	461c      	mov	r4, r3
 800a288:	e7f3      	b.n	800a272 <__assert_func+0x12>
 800a28a:	bf00      	nop
 800a28c:	20000014 	.word	0x20000014
 800a290:	0800a7c5 	.word	0x0800a7c5
 800a294:	0800a7d2 	.word	0x0800a7d2
 800a298:	0800a800 	.word	0x0800a800

0800a29c <_close_r>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	4d06      	ldr	r5, [pc, #24]	; (800a2b8 <_close_r+0x1c>)
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	4604      	mov	r4, r0
 800a2a4:	4608      	mov	r0, r1
 800a2a6:	602b      	str	r3, [r5, #0]
 800a2a8:	f7f7 fa09 	bl	80016be <_close>
 800a2ac:	1c43      	adds	r3, r0, #1
 800a2ae:	d102      	bne.n	800a2b6 <_close_r+0x1a>
 800a2b0:	682b      	ldr	r3, [r5, #0]
 800a2b2:	b103      	cbz	r3, 800a2b6 <_close_r+0x1a>
 800a2b4:	6023      	str	r3, [r4, #0]
 800a2b6:	bd38      	pop	{r3, r4, r5, pc}
 800a2b8:	20004d18 	.word	0x20004d18

0800a2bc <fiprintf>:
 800a2bc:	b40e      	push	{r1, r2, r3}
 800a2be:	b503      	push	{r0, r1, lr}
 800a2c0:	4601      	mov	r1, r0
 800a2c2:	ab03      	add	r3, sp, #12
 800a2c4:	4805      	ldr	r0, [pc, #20]	; (800a2dc <fiprintf+0x20>)
 800a2c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2ca:	6800      	ldr	r0, [r0, #0]
 800a2cc:	9301      	str	r3, [sp, #4]
 800a2ce:	f7ff fe31 	bl	8009f34 <_vfiprintf_r>
 800a2d2:	b002      	add	sp, #8
 800a2d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2d8:	b003      	add	sp, #12
 800a2da:	4770      	bx	lr
 800a2dc:	20000014 	.word	0x20000014

0800a2e0 <_fstat_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	4d07      	ldr	r5, [pc, #28]	; (800a300 <_fstat_r+0x20>)
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	4604      	mov	r4, r0
 800a2e8:	4608      	mov	r0, r1
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	602b      	str	r3, [r5, #0]
 800a2ee:	f7f7 f9f2 	bl	80016d6 <_fstat>
 800a2f2:	1c43      	adds	r3, r0, #1
 800a2f4:	d102      	bne.n	800a2fc <_fstat_r+0x1c>
 800a2f6:	682b      	ldr	r3, [r5, #0]
 800a2f8:	b103      	cbz	r3, 800a2fc <_fstat_r+0x1c>
 800a2fa:	6023      	str	r3, [r4, #0]
 800a2fc:	bd38      	pop	{r3, r4, r5, pc}
 800a2fe:	bf00      	nop
 800a300:	20004d18 	.word	0x20004d18

0800a304 <_isatty_r>:
 800a304:	b538      	push	{r3, r4, r5, lr}
 800a306:	4d06      	ldr	r5, [pc, #24]	; (800a320 <_isatty_r+0x1c>)
 800a308:	2300      	movs	r3, #0
 800a30a:	4604      	mov	r4, r0
 800a30c:	4608      	mov	r0, r1
 800a30e:	602b      	str	r3, [r5, #0]
 800a310:	f7f7 f9f1 	bl	80016f6 <_isatty>
 800a314:	1c43      	adds	r3, r0, #1
 800a316:	d102      	bne.n	800a31e <_isatty_r+0x1a>
 800a318:	682b      	ldr	r3, [r5, #0]
 800a31a:	b103      	cbz	r3, 800a31e <_isatty_r+0x1a>
 800a31c:	6023      	str	r3, [r4, #0]
 800a31e:	bd38      	pop	{r3, r4, r5, pc}
 800a320:	20004d18 	.word	0x20004d18

0800a324 <_lseek_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4d07      	ldr	r5, [pc, #28]	; (800a344 <_lseek_r+0x20>)
 800a328:	4604      	mov	r4, r0
 800a32a:	4608      	mov	r0, r1
 800a32c:	4611      	mov	r1, r2
 800a32e:	2200      	movs	r2, #0
 800a330:	602a      	str	r2, [r5, #0]
 800a332:	461a      	mov	r2, r3
 800a334:	f7f7 f9ea 	bl	800170c <_lseek>
 800a338:	1c43      	adds	r3, r0, #1
 800a33a:	d102      	bne.n	800a342 <_lseek_r+0x1e>
 800a33c:	682b      	ldr	r3, [r5, #0]
 800a33e:	b103      	cbz	r3, 800a342 <_lseek_r+0x1e>
 800a340:	6023      	str	r3, [r4, #0]
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	20004d18 	.word	0x20004d18

0800a348 <__ascii_mbtowc>:
 800a348:	b082      	sub	sp, #8
 800a34a:	b901      	cbnz	r1, 800a34e <__ascii_mbtowc+0x6>
 800a34c:	a901      	add	r1, sp, #4
 800a34e:	b142      	cbz	r2, 800a362 <__ascii_mbtowc+0x1a>
 800a350:	b14b      	cbz	r3, 800a366 <__ascii_mbtowc+0x1e>
 800a352:	7813      	ldrb	r3, [r2, #0]
 800a354:	600b      	str	r3, [r1, #0]
 800a356:	7812      	ldrb	r2, [r2, #0]
 800a358:	1e10      	subs	r0, r2, #0
 800a35a:	bf18      	it	ne
 800a35c:	2001      	movne	r0, #1
 800a35e:	b002      	add	sp, #8
 800a360:	4770      	bx	lr
 800a362:	4610      	mov	r0, r2
 800a364:	e7fb      	b.n	800a35e <__ascii_mbtowc+0x16>
 800a366:	f06f 0001 	mvn.w	r0, #1
 800a36a:	e7f8      	b.n	800a35e <__ascii_mbtowc+0x16>

0800a36c <__malloc_lock>:
 800a36c:	4801      	ldr	r0, [pc, #4]	; (800a374 <__malloc_lock+0x8>)
 800a36e:	f7ff b8ce 	b.w	800950e <__retarget_lock_acquire_recursive>
 800a372:	bf00      	nop
 800a374:	20004d0c 	.word	0x20004d0c

0800a378 <__malloc_unlock>:
 800a378:	4801      	ldr	r0, [pc, #4]	; (800a380 <__malloc_unlock+0x8>)
 800a37a:	f7ff b8c9 	b.w	8009510 <__retarget_lock_release_recursive>
 800a37e:	bf00      	nop
 800a380:	20004d0c 	.word	0x20004d0c

0800a384 <_read_r>:
 800a384:	b538      	push	{r3, r4, r5, lr}
 800a386:	4d07      	ldr	r5, [pc, #28]	; (800a3a4 <_read_r+0x20>)
 800a388:	4604      	mov	r4, r0
 800a38a:	4608      	mov	r0, r1
 800a38c:	4611      	mov	r1, r2
 800a38e:	2200      	movs	r2, #0
 800a390:	602a      	str	r2, [r5, #0]
 800a392:	461a      	mov	r2, r3
 800a394:	f7f7 f95a 	bl	800164c <_read>
 800a398:	1c43      	adds	r3, r0, #1
 800a39a:	d102      	bne.n	800a3a2 <_read_r+0x1e>
 800a39c:	682b      	ldr	r3, [r5, #0]
 800a39e:	b103      	cbz	r3, 800a3a2 <_read_r+0x1e>
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	bd38      	pop	{r3, r4, r5, pc}
 800a3a4:	20004d18 	.word	0x20004d18

0800a3a8 <__ascii_wctomb>:
 800a3a8:	b149      	cbz	r1, 800a3be <__ascii_wctomb+0x16>
 800a3aa:	2aff      	cmp	r2, #255	; 0xff
 800a3ac:	bf85      	ittet	hi
 800a3ae:	238a      	movhi	r3, #138	; 0x8a
 800a3b0:	6003      	strhi	r3, [r0, #0]
 800a3b2:	700a      	strbls	r2, [r1, #0]
 800a3b4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a3b8:	bf98      	it	ls
 800a3ba:	2001      	movls	r0, #1
 800a3bc:	4770      	bx	lr
 800a3be:	4608      	mov	r0, r1
 800a3c0:	4770      	bx	lr

0800a3c2 <abort>:
 800a3c2:	b508      	push	{r3, lr}
 800a3c4:	2006      	movs	r0, #6
 800a3c6:	f000 f82b 	bl	800a420 <raise>
 800a3ca:	2001      	movs	r0, #1
 800a3cc:	f7f7 f934 	bl	8001638 <_exit>

0800a3d0 <_raise_r>:
 800a3d0:	291f      	cmp	r1, #31
 800a3d2:	b538      	push	{r3, r4, r5, lr}
 800a3d4:	4604      	mov	r4, r0
 800a3d6:	460d      	mov	r5, r1
 800a3d8:	d904      	bls.n	800a3e4 <_raise_r+0x14>
 800a3da:	2316      	movs	r3, #22
 800a3dc:	6003      	str	r3, [r0, #0]
 800a3de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3e2:	bd38      	pop	{r3, r4, r5, pc}
 800a3e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a3e6:	b112      	cbz	r2, 800a3ee <_raise_r+0x1e>
 800a3e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3ec:	b94b      	cbnz	r3, 800a402 <_raise_r+0x32>
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	f000 f830 	bl	800a454 <_getpid_r>
 800a3f4:	462a      	mov	r2, r5
 800a3f6:	4601      	mov	r1, r0
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3fe:	f000 b817 	b.w	800a430 <_kill_r>
 800a402:	2b01      	cmp	r3, #1
 800a404:	d00a      	beq.n	800a41c <_raise_r+0x4c>
 800a406:	1c59      	adds	r1, r3, #1
 800a408:	d103      	bne.n	800a412 <_raise_r+0x42>
 800a40a:	2316      	movs	r3, #22
 800a40c:	6003      	str	r3, [r0, #0]
 800a40e:	2001      	movs	r0, #1
 800a410:	e7e7      	b.n	800a3e2 <_raise_r+0x12>
 800a412:	2400      	movs	r4, #0
 800a414:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a418:	4628      	mov	r0, r5
 800a41a:	4798      	blx	r3
 800a41c:	2000      	movs	r0, #0
 800a41e:	e7e0      	b.n	800a3e2 <_raise_r+0x12>

0800a420 <raise>:
 800a420:	4b02      	ldr	r3, [pc, #8]	; (800a42c <raise+0xc>)
 800a422:	4601      	mov	r1, r0
 800a424:	6818      	ldr	r0, [r3, #0]
 800a426:	f7ff bfd3 	b.w	800a3d0 <_raise_r>
 800a42a:	bf00      	nop
 800a42c:	20000014 	.word	0x20000014

0800a430 <_kill_r>:
 800a430:	b538      	push	{r3, r4, r5, lr}
 800a432:	4d07      	ldr	r5, [pc, #28]	; (800a450 <_kill_r+0x20>)
 800a434:	2300      	movs	r3, #0
 800a436:	4604      	mov	r4, r0
 800a438:	4608      	mov	r0, r1
 800a43a:	4611      	mov	r1, r2
 800a43c:	602b      	str	r3, [r5, #0]
 800a43e:	f7f7 f8eb 	bl	8001618 <_kill>
 800a442:	1c43      	adds	r3, r0, #1
 800a444:	d102      	bne.n	800a44c <_kill_r+0x1c>
 800a446:	682b      	ldr	r3, [r5, #0]
 800a448:	b103      	cbz	r3, 800a44c <_kill_r+0x1c>
 800a44a:	6023      	str	r3, [r4, #0]
 800a44c:	bd38      	pop	{r3, r4, r5, pc}
 800a44e:	bf00      	nop
 800a450:	20004d18 	.word	0x20004d18

0800a454 <_getpid_r>:
 800a454:	f7f7 b8d8 	b.w	8001608 <_getpid>

0800a458 <_init>:
 800a458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45a:	bf00      	nop
 800a45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a45e:	bc08      	pop	{r3}
 800a460:	469e      	mov	lr, r3
 800a462:	4770      	bx	lr

0800a464 <_fini>:
 800a464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a466:	bf00      	nop
 800a468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a46a:	bc08      	pop	{r3}
 800a46c:	469e      	mov	lr, r3
 800a46e:	4770      	bx	lr
