Accel-Sim [build accelsim-commit-d9c637cc15232df8db014b71eaa0bd6e32d00a80_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-d9c637cc15232df8db014b71eaa0bd6e32d00a80_modified_2.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:B:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                     laws # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd303700000,524288
launching memcpy command : MemcpyHtoD,0x00007fd2e7200000,1572864
launching memcpy command : MemcpyHtoD,0x00007fd303780000,65536
launching memcpy command : MemcpyHtoD,0x00007fd303790000,65536
launching memcpy command : MemcpyHtoD,0x00007fd3037a0000,65536
launching memcpy command : MemcpyHtoD,0x00007fd3037b0000,262144
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9971
gpu_sim_insn = 655562
gpu_ipc =      65.7469
gpu_tot_sim_cycle = 9971
gpu_tot_sim_insn = 655562
gpu_tot_ipc =      65.7469
gpu_tot_issued_cta = 128
gpu_occupancy = 32.9213% 
gpu_tot_occupancy = 32.9213% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2065
partiton_level_parallism_total  =       0.2065
partiton_level_parallism_util =      32.1719
partiton_level_parallism_util_total  =      32.1719
L2_BW  =       9.5617 GB/Sec
L2_BW_total  =       9.5617 GB/Sec
gpu_total_sim_rate=109260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 91, Miss = 59, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 2075
	L1D_total_cache_miss_rate = 0.9848
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
217, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 655562
gpgpu_n_tot_w_icount = 24781
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2059
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16322	W0_Idle:18788	W0_Scoreboard:121075	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:20479
single_issue_nums: WS0:6349	WS1:6144	WS2:6144	WS3:6144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16472 {8:2059,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82360 {40:2059,}
maxmflatency = 403 
max_icnt2mem_latency = 28 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 349 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 2 
mrq_lat_table:21 	70 	96 	512 	1040 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0      5342      5344      8519         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[11]:      6080         0         0         0         0         0         0         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0      5341      5339         0      6430         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0      5342      5344         0      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2059/75 = 27.453333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[11]:         1         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0        32        32         0         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0        32        32         1         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        32        32         0         0         0         0         0         0 
total dram reads = 2059
min_bank_accesses = 0!
chip skew: 66/64 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none         355       348       335    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         355       348       335    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[11]:        335    none      none      none      none      none      none      none         357       337    none         334    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         357       337       335    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         357       337    none         335    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         355       348       334    none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none         357       337    none         336    none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none         355       348    none         336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none         355       348       334    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         355       348    none      none      none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         357       337    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[11]:        335         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0       379       354         0       336         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5787 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01127
n_activity=170 dram_eff=0.3882
bk0: 1a 5845i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.711538
Bank_Level_Parallism_Col = 1.702970
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.702970 

BW Util details:
bwutil = 0.011269 
total_CMD = 5857 
util_bw = 66 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 5753 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5787 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000683 
CoL_Bus_Util = 0.011269 
Either_Row_CoL_Bus_Util = 0.011952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 1a 5845i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=132 dram_eff=0.4924
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 1a 5845i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.774194
Bank_Level_Parallism_Col = 1.758242
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.758242 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 5764 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=90 dram_eff=0.7111
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948718
Bank_Level_Parallism_Col = 1.922078
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.922078 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5779 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5791 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01093
n_activity=92 dram_eff=0.6957
bk0: 0a 5857i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5814i bk9: 32a 5812i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.900000
Bank_Level_Parallism_Col = 1.873418
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873418 

BW Util details:
bwutil = 0.010927 
total_CMD = 5857 
util_bw = 64 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5777 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5791 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000341 
CoL_Bus_Util = 0.010927 
Either_Row_CoL_Bus_Util = 0.011269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.111661
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5857 n_nop=5789 n_act=3 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0111
n_activity=130 dram_eff=0.5
bk0: 1a 5845i bk1: 0a 5857i bk2: 0a 5857i bk3: 0a 5857i bk4: 0a 5857i bk5: 0a 5857i bk6: 0a 5857i bk7: 0a 5857i bk8: 32a 5812i bk9: 32a 5814i bk10: 0a 5857i bk11: 0a 5857i bk12: 0a 5857i bk13: 0a 5857i bk14: 0a 5857i bk15: 0a 5857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.953846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.813187
Bank_Level_Parallism_Col = 1.797753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797753 

BW Util details:
bwutil = 0.011098 
total_CMD = 5857 
util_bw = 65 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5766 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5857 
n_nop = 5789 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 65 
Row_Bus_Util =  0.000512 
CoL_Bus_Util = 0.011098 
Either_Row_CoL_Bus_Util = 0.011610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.127027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.127027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2059
L2_total_cache_misses = 2059
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2059
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2059
icnt_total_pkts_simt_to_mem=2059
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2059
Req_Network_cycles = 9971
Req_Network_injected_packets_per_cycle =       0.2065 
Req_Network_conflicts_per_cycle =       0.0513
Req_Network_conflicts_per_cycle_util =       8.0000
Req_Bank_Level_Parallism =      32.1719
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 2059
Reply_Network_cycles = 9971
Reply_Network_injected_packets_per_cycle =        0.2065
Reply_Network_conflicts_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle_util =       0.6000
Reply_Bank_Level_Parallism =      25.7375
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 109260 (inst/sec)
gpgpu_simulation_rate = 1661 (cycle/sec)
gpgpu_silicon_slowdown = 871161x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5534
gpu_sim_insn = 721008
gpu_ipc =     130.2870
gpu_tot_sim_cycle = 15505
gpu_tot_sim_insn = 1376570
gpu_tot_ipc =      88.7823
gpu_tot_issued_cta = 256
gpu_occupancy = 36.1878% 
gpu_tot_occupancy = 34.4548% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3701
partiton_level_parallism_total  =       0.2649
partiton_level_parallism_util =      24.6747
partiton_level_parallism_util_total  =      27.9388
L2_BW  =      17.1360 GB/Sec
L2_BW_total  =      12.2651 GB/Sec
gpu_total_sim_rate=152952

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 123, Miss = 91, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 52, Miss = 51, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 4147
	L1D_total_cache_miss_rate = 0.9904
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
230, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 1376570
gpgpu_n_tot_w_icount = 51525
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4107
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34219	W0_Idle:23768	W0_Scoreboard:232094	W1:323	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9	W32:42999
single_issue_nums: WS0:13050	WS1:12845	WS2:12815	WS3:12815	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32856 {8:4107,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164280 {40:4107,}
maxmflatency = 403 
max_icnt2mem_latency = 30 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 340 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:222 	679 	479 	1198 	1209 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0      5342      5344      8519         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[11]:      6080         0         0         0         0         0         0         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0      5341      5339         0      6430         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0      5342      5344         0      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4107/75 = 54.759998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[11]:         1         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
total dram reads = 4107
min_bank_accesses = 0!
chip skew: 130/128 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none         346       340       335    none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         346       340       335    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         345       341    none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[11]:        335    none      none      none      none      none      none      none         344       332    none         334    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         344       331       335    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         344       332    none         335    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         345       341    none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         343       331    none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         345       340       334    none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none         344       331    none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none         344       332    none         336    none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none         346       340    none         336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none         344       332    none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none         345       340       334    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         345       340    none      none      none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         343       333    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[11]:        335         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0       379       354         0       336         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0       379       354         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9041i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=222 dram_eff=0.5811
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 1a 9096i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8939 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0977163
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9041i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=222 dram_eff=0.5811
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 1a 9096i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8939 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0977163
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9042i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101779
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9042i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101779
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=183 dram_eff=0.6995
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9042i bk9: 64a 9037i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687898
Bank_Level_Parallism_Col = 1.673077
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.673077 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 8951 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0974967
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9040i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.738562
Bank_Level_Parallism_Col = 1.723684
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.723684 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.102437
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8974 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01427
n_activity=258 dram_eff=0.5039
bk0: 1a 9096i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9042i bk9: 64a 9038i bk10: 0a 9108i bk11: 1a 9096i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611111
Bank_Level_Parallism_Col = 1.604520
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604520 

BW Util details:
bwutil = 0.014273 
total_CMD = 9108 
util_bw = 130 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8928 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8974 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000439 
CoL_Bus_Util = 0.014273 
Either_Row_CoL_Bus_Util = 0.014712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100791
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=216 dram_eff=0.5972
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9041i bk10: 1a 9096i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.656442
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.656442 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 8943 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.098924
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=218 dram_eff=0.5917
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9042i bk9: 64a 9038i bk10: 0a 9108i bk11: 1a 9096i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.062016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8941 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100791
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=183 dram_eff=0.6995
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9039i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.668790
Bank_Level_Parallism_Col = 1.653846
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.653846 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 8951 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0981555
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9042i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0995828
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=222 dram_eff=0.5811
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 1a 9096i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8939 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=175 dram_eff=0.7314
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9039i bk9: 64a 9041i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.748344
Bank_Level_Parallism_Col = 1.733333
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733333 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 8957 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0995828
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9042i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101779
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=218 dram_eff=0.5917
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9042i bk9: 64a 9039i bk10: 0a 9108i bk11: 1a 9096i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.652695
Bank_Level_Parallism_Col = 1.642424
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642424 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 8941 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101449
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=222 dram_eff=0.5811
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 1a 9096i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8939 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0977163
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9041i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100681
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9041i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.699346
Bank_Level_Parallism_Col = 1.684211
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684211 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.100681
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=222 dram_eff=0.5811
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 1a 9096i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 8939 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=177 dram_eff=0.7232
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9043i bk9: 64a 9042i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.692810
Bank_Level_Parallism_Col = 1.677632
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677632 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8955 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101779
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8978 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01405
n_activity=182 dram_eff=0.7033
bk0: 0a 9108i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9041i bk9: 64a 9038i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.014054 
total_CMD = 9108 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8952 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8978 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.014054 
Either_Row_CoL_Bus_Util = 0.014273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0973869
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9108 n_nop=8976 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01416
n_activity=217 dram_eff=0.5945
bk0: 1a 9096i bk1: 0a 9108i bk2: 0a 9108i bk3: 0a 9108i bk4: 0a 9108i bk5: 0a 9108i bk6: 0a 9108i bk7: 0a 9108i bk8: 64a 9044i bk9: 64a 9043i bk10: 0a 9108i bk11: 0a 9108i bk12: 0a 9108i bk13: 0a 9108i bk14: 0a 9108i bk15: 0a 9108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626506
Bank_Level_Parallism_Col = 1.615854
Bank_Level_Parallism_Ready = 1.031008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615854 

BW Util details:
bwutil = 0.014163 
total_CMD = 9108 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 8942 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9108 
n_nop = 8976 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.014163 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.101779

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 66, Miss = 66, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 65, Miss = 65, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4107
L2_total_cache_misses = 4107
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4107
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=4107
icnt_total_pkts_simt_to_mem=4107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4107
Req_Network_cycles = 15505
Req_Network_injected_packets_per_cycle =       0.2649 
Req_Network_conflicts_per_cycle =       0.0640
Req_Network_conflicts_per_cycle_util =       6.7551
Req_Bank_Level_Parallism =      27.9388
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 4107
Reply_Network_cycles = 15505
Reply_Network_injected_packets_per_cycle =        0.2649
Reply_Network_conflicts_per_cycle =        0.0099
Reply_Network_conflicts_per_cycle_util =       0.8407
Reply_Bank_Level_Parallism =      22.5659
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0033
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 152952 (inst/sec)
gpgpu_simulation_rate = 1722 (cycle/sec)
gpgpu_silicon_slowdown = 840301x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 11075
gpu_sim_insn = 656704
gpu_ipc =      59.2961
gpu_tot_sim_cycle = 26580
gpu_tot_sim_insn = 2033274
gpu_tot_ipc =      76.4964
gpu_tot_issued_cta = 384
gpu_occupancy = 16.7569% 
gpu_tot_occupancy = 27.1595% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1927
partiton_level_parallism_total  =       0.2348
partiton_level_parallism_util =      11.5978
partiton_level_parallism_util_total  =      18.8550
L2_BW  =       8.9221 GB/Sec
L2_BW_total  =      10.8722 GB/Sec
gpu_total_sim_rate=127079

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 139, Miss = 107, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 113, Miss = 97, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 84, Miss = 83, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 127, Miss = 102, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 134, Miss = 106, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 155, Miss = 115, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 127, Miss = 103, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 106, Miss = 93, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 68, Miss = 67, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 6377
	L1D_total_cache_miss_rate = 0.9646
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
242, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 37, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 2033274
gpgpu_n_tot_w_icount = 77549
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6241
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50617	W0_Idle:125156	W0_Scoreboard:326168	W1:1675	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:17	W32:63471
single_issue_nums: WS0:19857	WS1:19484	WS2:19068	WS3:19140	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49928 {8:6241,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249640 {40:6241,}
maxmflatency = 403 
max_icnt2mem_latency = 31 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 290 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:242 	736 	479 	1198 	1209 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2057 	4184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0      6342         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650         0         0         0         0 
dram[2]:         0         0         0         0         0      5971         0         0      5342      5344      8519      7048         0      6629         0         0 
dram[3]:         0         0         0         0         0      5557      5964         0      5341      5339      6308      6359         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9130         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7491         0         0         0         0      6701 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344      6313      7630         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339      7380      7823         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344      7959         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0      5646         0      5342      5344         0         0         0      6684         0         0 
dram[11]:      6080         0         0      5591         0         0      8749         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344      6713         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0      7074      5954         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0      9140         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0      5591         0         0         0         0         0         0      5341      5339         0      7120      6655         0         0         0 
dram[20]:      5577         0         0         0         0         0         0      5632      5342      5344      7516         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339      9118         0         0      5937         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0      6287         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0      6010      5341      5339         0      6430      7030         0         0         0 
dram[24]:         0         0      5584         0         0         0         0         0      5342      5344      6715      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339      7562         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0      7057 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0      8230         0         0         0         0 
dram[28]:         0         0      5957         0      5574         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0      8265      6645         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344      6303      7474         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339      7916      8917         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  3.000000  3.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  4.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[20]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan  2.000000      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000      -nan  2.000000  1.000000      -nan      -nan      -nan 
dram[24]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 4184/127 = 32.944881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0        64        64         3         3         0         1         0         0 
dram[3]:         0         0         0         0         0         1         2         0        64        64         1         2         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         1 
dram[6]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         1         4         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         2         0        64        64         0         0         0         1         0         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         0         4         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         3         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         2         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         2         0         0         0         0         0 
dram[19]:         0         1         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[20]:         1         0         0         0         0         0         0         1        64        64         1         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         1         0         0         2         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         2        64        65         0         2         1         0         0         0 
dram[24]:         0         0         1         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         1 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[28]:         0         0         2         0         1         0         0         0        64        64         3         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         3         1         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         1         2         0         0         0         0 
total dram reads = 4184
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         440       434    none         335    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         438       426       335       335    none      none      none      none  
dram[2]:     none      none      none      none      none         335    none      none         439       433       775       321    none         335    none      none  
dram[3]:     none      none      none      none      none         335       325    none         438       426       335       324    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         440       434       335       335    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         437       426       334    none      none      none      none         336
dram[6]:     none      none      none      none      none      none      none      none         440       434       334       335    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         437       426       336       319    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         439       435       335    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         438       426    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none         345    none         440       434    none      none      none         336    none      none  
dram[11]:        335    none      none         335    none      none         335    none         438       426    none         319    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         440       434       521    none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         438       425       321    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         440       434    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         438       426    none         324    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         439       435    none         335       335    none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         436       425    none         335    none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         440       434       324    none      none      none      none      none  
dram[19]:     none         336    none      none      none      none      none      none         438       425    none         335       336    none      none      none  
dram[20]:        335    none      none      none      none      none      none         334       439       434       335    none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         437       426       336    none      none         325    none      none  
dram[22]:     none      none      none      none      none      none      none      none         440       434    none         523    none      none      none      none  
dram[23]:     none      none      none      none      none      none      none         324       437       425    none         325       335    none      none      none  
dram[24]:     none      none         335    none      none      none      none      none         440       434       335       336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         437       426       335    none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         440       434    none      none      none      none      none         335
dram[27]:     none      none      none      none      none      none      none      none         438       426    none         334    none      none      none      none  
dram[28]:     none      none         325    none         335    none      none      none         439       434       320    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         437       426    none         335       335    none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         440       434       320       334    none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         437       426       335       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0       335         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       335       335         0         0         0         0
dram[2]:          0         0         0         0         0       335         0         0       403       371       335       336         0       335         0         0
dram[3]:          0         0         0         0         0       335       335         0       379       354       335       334         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       334         0         0         0         0       336
dram[6]:          0         0         0         0         0         0         0         0       403       371       334       335         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355       336       334         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0       356         0       403       371         0         0         0       336         0         0
dram[11]:        335         0         0       335         0         0       335         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0       335       335         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0       336         0         0         0         0         0         0       379       354         0       335       336         0         0         0
dram[20]:        335         0         0         0         0         0         0       334       403       371       335         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355       336         0         0       335         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[23]:          0         0         0         0         0         0         0       334       379       356         0       336       335         0         0         0
dram[24]:          0         0       335         0         0         0         0         0       403       371       335       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0       335
dram[27]:          0         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[28]:          0         0       336         0       335         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0       335       335         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371       334       334         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355       335       335         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=222 dram_eff=0.5811
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 0a 15614i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15480 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=257 dram_eff=0.5058
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15547i bk10: 1a 15602i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597765
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15435 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15480 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15472 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00871
n_activity=386 dram_eff=0.3523
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 1a 15602i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 3a 15602i bk11: 3a 15602i bk12: 0a 15614i bk13: 1a 15602i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514151
Bank_Level_Parallism_Col = 1.512077
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512077 

BW Util details:
bwutil = 0.008710 
total_CMD = 15614 
util_bw = 136 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 15402 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15472 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008710 
Either_Row_CoL_Bus_Util = 0.009094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15474 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008582
n_activity=353 dram_eff=0.3796
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 1a 15602i bk6: 2a 15602i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15547i bk10: 1a 15602i bk11: 2a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516908
Bank_Level_Parallism_Col = 1.514851
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514851 

BW Util details:
bwutil = 0.008582 
total_CMD = 15614 
util_bw = 134 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 15407 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15474 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008582 
Either_Row_CoL_Bus_Util = 0.008966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15480 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=262 dram_eff=0.4962
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 1a 15602i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15480 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15480 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=257 dram_eff=0.5058
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15548i bk10: 1a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 1a 15602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15435 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15480 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593698
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15480 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=262 dram_eff=0.4962
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 1a 15602i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15480 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15477 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008518
n_activity=286 dram_eff=0.465
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15548i bk10: 1a 15602i bk11: 4a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582418
Bank_Level_Parallism_Col = 1.575419
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575419 

BW Util details:
bwutil = 0.008518 
total_CMD = 15614 
util_bw = 133 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15432 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15477 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008518 
Either_Row_CoL_Bus_Util = 0.008774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593698
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=223 dram_eff=0.5785
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15548i bk9: 64a 15543i bk10: 1a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.635294
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.062016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 15444 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15484 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008198
n_activity=177 dram_eff=0.7232
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15546i bk9: 64a 15544i bk10: 0a 15614i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.738562
Bank_Level_Parallism_Col = 1.723684
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.723684 

BW Util details:
bwutil = 0.008198 
total_CMD = 15614 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 15461 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15484 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.008198 
Either_Row_CoL_Bus_Util = 0.008326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0597541
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15477 n_act=5 n_pre=1 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00839
n_activity=314 dram_eff=0.4172
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 2a 15578i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 0a 15614i bk11: 0a 15614i bk12: 0a 15614i bk13: 1a 15602i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526570
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.008390 
total_CMD = 15614 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 15407 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15477 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008390 
Either_Row_CoL_Bus_Util = 0.008774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15473 n_act=6 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008646
n_activity=377 dram_eff=0.3581
bk0: 1a 15602i bk1: 0a 15614i bk2: 0a 15614i bk3: 1a 15602i bk4: 0a 15614i bk5: 0a 15614i bk6: 1a 15602i bk7: 0a 15614i bk8: 64a 15548i bk9: 64a 15544i bk10: 0a 15614i bk11: 4a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.524510
Bank_Level_Parallism_Ready = 1.059259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524510 

BW Util details:
bwutil = 0.008646 
total_CMD = 15614 
util_bw = 135 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 15405 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15473 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 135 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.008646 
Either_Row_CoL_Bus_Util = 0.009030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587934
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=222 dram_eff=0.5811
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 1a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15480 n_act=3 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00839
n_activity=242 dram_eff=0.5413
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15547i bk10: 3a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.008390 
total_CMD = 15614 
util_bw = 131 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 15447 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15480 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 131 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008390 
Either_Row_CoL_Bus_Util = 0.008582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0577046
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15484 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008198
n_activity=182 dram_eff=0.7033
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 0a 15614i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.008198 
total_CMD = 15614 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 15458 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15484 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.008198 
Either_Row_CoL_Bus_Util = 0.008326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15481 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=231 dram_eff=0.5628
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15548i bk9: 64a 15544i bk10: 0a 15614i bk11: 2a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654762
Bank_Level_Parallism_Col = 1.644578
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644578 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 15446 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15481 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587934
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15480 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=263 dram_eff=0.4943
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15545i bk10: 0a 15614i bk11: 1a 15602i bk12: 1a 15602i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573771
Bank_Level_Parallism_Col = 1.566667
Bank_Level_Parallism_Ready = 1.046154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566667 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 15431 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15480 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0572563
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=217 dram_eff=0.5945
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15548i bk10: 0a 15614i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638554
Bank_Level_Parallism_Col = 1.628049
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.628049 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15448 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0580889
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15481 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=235 dram_eff=0.5532
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 2a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641176
Bank_Level_Parallism_Col = 1.630952
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.630952 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15444 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15481 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15478 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00839
n_activity=295 dram_eff=0.4441
bk0: 0a 15614i bk1: 1a 15602i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15545i bk9: 64a 15547i bk10: 0a 15614i bk11: 1a 15602i bk12: 1a 15602i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594737
Bank_Level_Parallism_Col = 1.591398
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591398 

BW Util details:
bwutil = 0.008390 
total_CMD = 15614 
util_bw = 131 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 15424 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15478 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008390 
Either_Row_CoL_Bus_Util = 0.008710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0580889
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15478 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00839
n_activity=294 dram_eff=0.4456
bk0: 1a 15602i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 1a 15602i bk8: 64a 15547i bk9: 64a 15544i bk10: 1a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.008390 
total_CMD = 15614 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15419 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15478 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008390 
Either_Row_CoL_Bus_Util = 0.008710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15479 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00839
n_activity=270 dram_eff=0.4852
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15548i bk10: 1a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 2a 15602i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588889
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.008390 
total_CMD = 15614 
util_bw = 131 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15434 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15479 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008390 
Either_Row_CoL_Bus_Util = 0.008646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593698
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=222 dram_eff=0.5811
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 0a 15614i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15473 n_act=6 n_pre=1 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008582
n_activity=347 dram_eff=0.3862
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 2a 15602i bk8: 64a 15548i bk9: 65a 15521i bk10: 0a 15614i bk11: 2a 15602i bk12: 1a 15602i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509174
Bank_Level_Parallism_Col = 1.529703
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529703 

BW Util details:
bwutil = 0.008582 
total_CMD = 15614 
util_bw = 134 
Wasted_Col = 72 
Wasted_Row = 12 
Idle = 15396 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15473 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 134 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.008582 
Either_Row_CoL_Bus_Util = 0.009030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0591777
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15478 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00839
n_activity=302 dram_eff=0.4338
bk0: 0a 15614i bk1: 0a 15614i bk2: 1a 15602i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 1a 15602i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.008390 
total_CMD = 15614 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15419 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15478 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008390 
Either_Row_CoL_Bus_Util = 0.008710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0570001
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=217 dram_eff=0.5945
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15547i bk10: 1a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15448 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587293
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=222 dram_eff=0.5811
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 0a 15614i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 1a 15602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 15445 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15482 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008262
n_activity=217 dram_eff=0.5945
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15547i bk10: 0a 15614i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.008262 
total_CMD = 15614 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15448 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15482 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.008262 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0587293
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15475 n_act=5 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008582
n_activity=341 dram_eff=0.393
bk0: 0a 15614i bk1: 0a 15614i bk2: 2a 15602i bk3: 0a 15614i bk4: 1a 15602i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 3a 15602i bk11: 0a 15614i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.962687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550505
Bank_Level_Parallism_Col = 1.546392
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546392 

BW Util details:
bwutil = 0.008582 
total_CMD = 15614 
util_bw = 134 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 15416 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15475 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 134 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008582 
Either_Row_CoL_Bus_Util = 0.008902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15480 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008326
n_activity=257 dram_eff=0.5058
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15549i bk9: 64a 15548i bk10: 0a 15614i bk11: 1a 15602i bk12: 1a 15602i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.008326 
total_CMD = 15614 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 15435 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15480 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.008582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593698
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15478 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008454
n_activity=288 dram_eff=0.4583
bk0: 0a 15614i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15547i bk9: 64a 15544i bk10: 3a 15602i bk11: 1a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592391
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.053030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.008454 
total_CMD = 15614 
util_bw = 132 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 15430 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15478 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.008454 
Either_Row_CoL_Bus_Util = 0.008710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.056808
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15614 n_nop=15477 n_act=5 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008454
n_activity=310 dram_eff=0.4258
bk0: 1a 15602i bk1: 0a 15614i bk2: 0a 15614i bk3: 0a 15614i bk4: 0a 15614i bk5: 0a 15614i bk6: 0a 15614i bk7: 0a 15614i bk8: 64a 15550i bk9: 64a 15549i bk10: 1a 15602i bk11: 2a 15602i bk12: 0a 15614i bk13: 0a 15614i bk14: 0a 15614i bk15: 0a 15614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962121
Row_Buffer_Locality_read = 0.962121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538860
Bank_Level_Parallism_Col = 1.534392
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534392 

BW Util details:
bwutil = 0.008454 
total_CMD = 15614 
util_bw = 132 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 15421 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15614 
n_nop = 15477 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 132 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.008454 
Either_Row_CoL_Bus_Util = 0.008774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0593698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 106, Miss = 67, Miss_rate = 0.632, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 101, Miss = 69, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 102, Miss = 70, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 98, Miss = 65, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 98, Miss = 65, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 97, Miss = 65, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6241
L2_total_cache_misses = 4184
L2_total_cache_miss_rate = 0.6704
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6241
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=6241
icnt_total_pkts_simt_to_mem=6241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6241
Req_Network_cycles = 26580
Req_Network_injected_packets_per_cycle =       0.2348 
Req_Network_conflicts_per_cycle =       0.0575
Req_Network_conflicts_per_cycle_util =       4.6163
Req_Bank_Level_Parallism =      18.8550
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0021
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 6241
Reply_Network_cycles = 26580
Reply_Network_injected_packets_per_cycle =        0.2348
Reply_Network_conflicts_per_cycle =        0.0058
Reply_Network_conflicts_per_cycle_util =       0.4208
Reply_Bank_Level_Parallism =      17.0519
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0029
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 127079 (inst/sec)
gpgpu_simulation_rate = 1661 (cycle/sec)
gpgpu_silicon_slowdown = 871161x
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
we find 
we find 
we find 
we find 
we find 
we find 
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5419
gpu_sim_insn = 721568
gpu_ipc =     133.1552
gpu_tot_sim_cycle = 31999
gpu_tot_sim_insn = 2754842
gpu_tot_ipc =      86.0915
gpu_tot_issued_cta = 512
gpu_occupancy = 34.8629% 
gpu_tot_occupancy = 28.4082% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3779
partiton_level_parallism_total  =       0.2590
partiton_level_parallism_util =      17.5043
partiton_level_parallism_util_total  =      18.5022
L2_BW  =      17.4996 GB/Sec
L2_BW_total  =      11.9946 GB/Sec
gpu_total_sim_rate=144991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 171, Miss = 139, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 159, Miss = 135, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 149, Miss = 132, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 120, Miss = 118, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 116, Miss = 115, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 124, Miss = 119, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 143, Miss = 119, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 143, Miss = 118, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 150, Miss = 122, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 171, Miss = 131, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 143, Miss = 119, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 126, Miss = 112, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 104, Miss = 101, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 100, Miss = 99, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 8550
	L1D_total_cache_miss_rate = 0.9669
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
255, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 2754842
gpgpu_n_tot_w_icount = 104863
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8289
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68531	W0_Idle:130982	W0_Scoreboard:389058	W1:2335	W2:30	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2	W31:61	W32:85953
single_issue_nums: WS0:26678	WS1:26350	WS2:25844	WS3:25991	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66312 {8:8289,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331560 {40:8289,}
maxmflatency = 403 
max_icnt2mem_latency = 31 
maxmrqlatency = 37 
max_icnt2sh_latency = 3 
averagemflatency = 290 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:242 	736 	479 	1198 	1209 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4105 	4184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0        64         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0      5342      5344         0      6342         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0      5341      5339     10950      6650         0         0         0         0 
dram[2]:         0         0         0         0         0      5971         0         0      5342      5344      8519      7048         0      6629         0         0 
dram[3]:         0         0         0         0         0      5557      5964         0      5341      5339      6308      6359         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0      5342      5344      6772      9130         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      5341      5339      7491         0         0         0         0      6701 
dram[6]:         0         0         0         0         0         0         0         0      5342      5344      6313      7630         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0      5341      5339      7380      7823         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0      5342      5344      7959         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0      5341      5339         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0      5646         0      5342      5344         0         0         0      6684         0         0 
dram[11]:      6080         0         0      5591         0         0      8749         0      5341      5339         0      7634         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0      5342      5344      6713         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0      5341      5339      9404         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0      5341      5339         0      8076         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0      5342      5344         0      7074      5954         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0      5341      5339         0      9140         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0      5342      5344      9847         0         0         0         0         0 
dram[19]:         0      5591         0         0         0         0         0         0      5341      5339         0      7120      6655         0         0         0 
dram[20]:      5577         0         0         0         0         0         0      5632      5342      5344      7516         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0      5341      5339      9118         0         0      5937         0         0 
dram[22]:         0         0         0         0         0         0         0         0      5342      5344         0      6287         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0      6010      5341      5339         0      6430      7030         0         0         0 
dram[24]:         0         0      5584         0         0         0         0         0      5342      5344      6715      7191         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0      5341      5339      7562         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0      5342      5344         0         0         0         0         0      7057 
dram[27]:         0         0         0         0         0         0         0         0      5341      5339         0      8230         0         0         0         0 
dram[28]:         0         0      5957         0      5574         0         0         0      5342      5344      8962         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0      5341      5339         0      8265      6645         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0      5342      5344      6303      7474         0         0         0         0 
dram[31]:      5700         0         0         0         0         0         0         0      5341      5339      7916      8917         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 64.000000 64.000000  3.000000  3.000000      -nan  1.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  4.000000      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[11]:  1.000000      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan 64.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[20]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan  2.000000      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 64.000000 32.500000      -nan  2.000000  1.000000      -nan      -nan      -nan 
dram[24]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan 64.000000 64.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[31]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 64.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
average row locality = 4184/127 = 32.944881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0        64        64         3         3         0         1         0         0 
dram[3]:         0         0         0         0         0         1         2         0        64        64         1         2         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         1 
dram[6]:         0         0         0         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        64        64         1         4         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         2         0        64        64         0         0         0         1         0         0 
dram[11]:         1         0         0         1         0         0         1         0        64        64         0         4         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0        64        64         3         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0        64        64         0         2         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0        64        64         2         0         0         0         0         0 
dram[19]:         0         1         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[20]:         1         0         0         0         0         0         0         1        64        64         1         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0        64        64         1         0         0         2         0         0 
dram[22]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         2        64        65         0         2         1         0         0         0 
dram[24]:         0         0         1         0         0         0         0         0        64        64         1         1         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0        64        64         1         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0        64        64         0         0         0         0         0         1 
dram[27]:         0         0         0         0         0         0         0         0        64        64         0         1         0         0         0         0 
dram[28]:         0         0         2         0         1         0         0         0        64        64         3         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0        64        64         0         1         1         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0        64        64         3         1         0         0         0         0 
dram[31]:         1         0         0         0         0         0         0         0        64        64         1         2         0         0         0         0 
total dram reads = 4184
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none         533       527    none         335    none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none         531       519       335       335    none      none      none      none  
dram[2]:     none      none      none      none      none         335    none      none         534       527       775       321    none         335    none      none  
dram[3]:     none      none      none      none      none         335       325    none         531       519       335       324    none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none         534       527       335       335    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none         531       520       334    none      none      none      none         336
dram[6]:     none      none      none      none      none      none      none      none         534       528       334       335    none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none         531       520       336       319    none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none         532       528       335    none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none         532       520    none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none         345    none         533       528    none      none      none         336    none      none  
dram[11]:        335    none      none         335    none      none         335    none         531       520    none         319    none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none         534       528       521    none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none         532       519       321    none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none         534       528    none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none         532       520    none         324    none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none         533       528    none         335       335    none      none      none  
dram[17]:     none      none      none      none      none      none      none      none         530       519    none         335    none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none         533       528       324    none      none      none      none      none  
dram[19]:     none         336    none      none      none      none      none      none         532       519    none         335       336    none      none      none  
dram[20]:        335    none      none      none      none      none      none         334       533       527       335    none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none         531       520       336    none      none         325    none      none  
dram[22]:     none      none      none      none      none      none      none      none         534       528    none         523    none      none      none      none  
dram[23]:     none      none      none      none      none      none      none         324       531       517    none         325       335    none      none      none  
dram[24]:     none      none         335    none      none      none      none      none         534       528       335       336    none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none         531       519       335    none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none         533       528    none      none      none      none      none         335
dram[27]:     none      none      none      none      none      none      none      none         531       519    none         334    none      none      none      none  
dram[28]:     none      none         325    none         335    none      none      none         533       527       320    none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none         531       520    none         335       335    none      none      none  
dram[30]:     none      none      none      none      none      none      none      none         534       527       320       334    none      none      none      none  
dram[31]:        335    none      none      none      none      none      none      none         531       520       335       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0       403       371         0       335         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0       379       354       335       335         0         0         0         0
dram[2]:          0         0         0         0         0       335         0         0       403       371       335       336         0       335         0         0
dram[3]:          0         0         0         0         0       335       335         0       379       354       335       334         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0       403       371       335       335         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0       379       355       334         0         0         0         0       336
dram[6]:          0         0         0         0         0         0         0         0       403       371       334       335         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0       379       355       336       334         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0       403       371       335         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0       379       360         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0       356         0       403       371         0         0         0       336         0         0
dram[11]:        335         0         0       335         0         0       335         0       379       354         0       334         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0       403       371         0       335       335         0         0         0
dram[17]:          0         0         0         0         0         0         0         0       379       354         0       335         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0       403       371       334         0         0         0         0         0
dram[19]:          0       336         0         0         0         0         0         0       379       354         0       335       336         0         0         0
dram[20]:        335         0         0         0         0         0         0       334       403       371       335         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0       379       355       336         0         0       335         0         0
dram[22]:          0         0         0         0         0         0         0         0       403       371         0       336         0         0         0         0
dram[23]:          0         0         0         0         0         0         0       334       379       356         0       336       335         0         0         0
dram[24]:          0         0       335         0         0         0         0         0       403       371       335       336         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0       379       354       335         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0       403       371         0         0         0         0         0       335
dram[27]:          0         0         0         0         0         0         0         0       379       354         0       334         0         0         0         0
dram[28]:          0         0       336         0       335         0         0         0       403       371       334         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0       379       355         0       335       335         0         0         0
dram[30]:          0         0         0         0         0         0         0         0       403       371       334       334         0         0         0         0
dram[31]:        335         0         0         0         0         0         0         0       379       355       335       335         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=222 dram_eff=0.5811
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 0a 18797i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18628 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18663 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=257 dram_eff=0.5058
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18730i bk10: 1a 18785i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597765
Bank_Level_Parallism_Col = 1.590909
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590909 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18618 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18663 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487844
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18655 n_act=6 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007235
n_activity=386 dram_eff=0.3523
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 1a 18785i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 3a 18785i bk11: 3a 18785i bk12: 0a 18797i bk13: 1a 18785i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514151
Bank_Level_Parallism_Col = 1.512077
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512077 

BW Util details:
bwutil = 0.007235 
total_CMD = 18797 
util_bw = 136 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 18585 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18655 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007235 
Either_Row_CoL_Bus_Util = 0.007554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.047348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18657 n_act=6 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007129
n_activity=353 dram_eff=0.3796
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 1a 18785i bk6: 2a 18785i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18730i bk10: 1a 18785i bk11: 2a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516908
Bank_Level_Parallism_Col = 1.514851
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514851 

BW Util details:
bwutil = 0.007129 
total_CMD = 18797 
util_bw = 134 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 18590 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18657 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 134 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007129 
Either_Row_CoL_Bus_Util = 0.007448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18663 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=262 dram_eff=0.4962
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 1a 18785i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18615 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18663 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.047348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18663 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=257 dram_eff=0.5058
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18731i bk10: 1a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 1a 18785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18618 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18663 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493164
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18663 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=262 dram_eff=0.4962
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 1a 18785i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598901
Bank_Level_Parallism_Col = 1.592179
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592179 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18615 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18663 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18660 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007076
n_activity=286 dram_eff=0.465
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18731i bk10: 1a 18785i bk11: 4a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582418
Bank_Level_Parallism_Col = 1.575419
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575419 

BW Util details:
bwutil = 0.007076 
total_CMD = 18797 
util_bw = 133 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18615 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18660 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.007076 
Either_Row_CoL_Bus_Util = 0.007288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493164
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=223 dram_eff=0.5785
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18731i bk9: 64a 18726i bk10: 1a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.635294
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.062016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 18627 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0472416
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18667 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00681
n_activity=177 dram_eff=0.7232
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18729i bk9: 64a 18727i bk10: 0a 18797i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.738562
Bank_Level_Parallism_Col = 1.723684
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.723684 

BW Util details:
bwutil = 0.006810 
total_CMD = 18797 
util_bw = 128 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 18644 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18667 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.006810 
Either_Row_CoL_Bus_Util = 0.006916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0496356
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18660 n_act=5 n_pre=1 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006969
n_activity=314 dram_eff=0.4172
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 2a 18761i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 0a 18797i bk11: 0a 18797i bk12: 0a 18797i bk13: 1a 18785i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526570
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.006969 
total_CMD = 18797 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 12 
Idle = 18590 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18660 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.007288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18656 n_act=6 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007182
n_activity=377 dram_eff=0.3581
bk0: 1a 18785i bk1: 0a 18797i bk2: 0a 18797i bk3: 1a 18785i bk4: 0a 18797i bk5: 0a 18797i bk6: 1a 18785i bk7: 0a 18797i bk8: 64a 18731i bk9: 64a 18727i bk10: 0a 18797i bk11: 4a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.524510
Bank_Level_Parallism_Ready = 1.059259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524510 

BW Util details:
bwutil = 0.007182 
total_CMD = 18797 
util_bw = 135 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 18588 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18656 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 135 
Row_Bus_Util =  0.000319 
CoL_Bus_Util = 0.007182 
Either_Row_CoL_Bus_Util = 0.007501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0488376
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=222 dram_eff=0.5811
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 1a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18628 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18663 n_act=3 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006969
n_activity=242 dram_eff=0.5413
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18730i bk10: 3a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.658683
Bank_Level_Parallism_Col = 1.648485
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.648485 

BW Util details:
bwutil = 0.006969 
total_CMD = 18797 
util_bw = 131 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 18630 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18663 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 131 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.007129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0479332
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18667 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00681
n_activity=182 dram_eff=0.7033
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 0a 18797i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698718
Bank_Level_Parallism_Col = 1.683871
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.683871 

BW Util details:
bwutil = 0.006810 
total_CMD = 18797 
util_bw = 128 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 18641 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18667 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.006810 
Either_Row_CoL_Bus_Util = 0.006916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18664 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=231 dram_eff=0.5628
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18731i bk9: 64a 18727i bk10: 0a 18797i bk11: 2a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.654762
Bank_Level_Parallism_Col = 1.644578
Bank_Level_Parallism_Ready = 1.061538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644578 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 18629 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18664 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0488376
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18663 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=263 dram_eff=0.4943
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18728i bk10: 0a 18797i bk11: 1a 18785i bk12: 1a 18785i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573771
Bank_Level_Parallism_Col = 1.566667
Bank_Level_Parallism_Ready = 1.046154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566667 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 18614 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18663 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0475608
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=217 dram_eff=0.5945
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18731i bk10: 0a 18797i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638554
Bank_Level_Parallism_Col = 1.628049
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.628049 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18631 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0482524
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18664 n_act=3 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=235 dram_eff=0.5532
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 2a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641176
Bank_Level_Parallism_Col = 1.630952
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.630952 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18627 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18664 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 130 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18661 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006969
n_activity=295 dram_eff=0.4441
bk0: 0a 18797i bk1: 1a 18785i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18728i bk9: 64a 18730i bk10: 0a 18797i bk11: 1a 18785i bk12: 1a 18785i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594737
Bank_Level_Parallism_Col = 1.591398
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591398 

BW Util details:
bwutil = 0.006969 
total_CMD = 18797 
util_bw = 131 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 18607 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18661 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.007235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0482524
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18661 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006969
n_activity=294 dram_eff=0.4456
bk0: 1a 18785i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 1a 18785i bk8: 64a 18730i bk9: 64a 18727i bk10: 1a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.006969 
total_CMD = 18797 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18602 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18661 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.007235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18662 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006969
n_activity=270 dram_eff=0.4852
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18731i bk10: 1a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 2a 18785i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588889
Bank_Level_Parallism_Col = 1.581921
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581921 

BW Util details:
bwutil = 0.006969 
total_CMD = 18797 
util_bw = 131 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18617 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18662 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.007182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493164
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=222 dram_eff=0.5811
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 0a 18797i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18628 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18656 n_act=6 n_pre=1 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007129
n_activity=347 dram_eff=0.3862
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 2a 18785i bk8: 64a 18731i bk9: 65a 18704i bk10: 0a 18797i bk11: 2a 18785i bk12: 1a 18785i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955224
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509174
Bank_Level_Parallism_Col = 1.529703
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529703 

BW Util details:
bwutil = 0.007129 
total_CMD = 18797 
util_bw = 134 
Wasted_Col = 72 
Wasted_Row = 12 
Idle = 18579 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18656 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 134 
Row_Bus_Util =  0.000372 
CoL_Bus_Util = 0.007129 
Either_Row_CoL_Bus_Util = 0.007501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0491568
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18661 n_act=5 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006969
n_activity=302 dram_eff=0.4338
bk0: 0a 18797i bk1: 0a 18797i bk2: 1a 18785i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 1a 18785i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961832
Row_Buffer_Locality_read = 0.961832
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558974
Bank_Level_Parallism_Col = 1.554974
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554974 

BW Util details:
bwutil = 0.006969 
total_CMD = 18797 
util_bw = 131 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18602 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18661 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 131 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.007235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.047348
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=217 dram_eff=0.5945
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18730i bk10: 1a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18631 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487844
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=222 dram_eff=0.5811
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 0a 18797i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 1a 18785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644970
Bank_Level_Parallism_Col = 1.634731
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634731 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18628 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18665 n_act=3 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006863
n_activity=217 dram_eff=0.5945
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18730i bk10: 0a 18797i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.644578
Bank_Level_Parallism_Col = 1.634146
Bank_Level_Parallism_Ready = 1.054264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634146 

BW Util details:
bwutil = 0.006863 
total_CMD = 18797 
util_bw = 129 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 18631 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18665 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 129 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.006863 
Either_Row_CoL_Bus_Util = 0.007022 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0487844
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18658 n_act=5 n_pre=0 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007129
n_activity=341 dram_eff=0.393
bk0: 0a 18797i bk1: 0a 18797i bk2: 2a 18785i bk3: 0a 18797i bk4: 1a 18785i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 3a 18785i bk11: 0a 18797i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962687
Row_Buffer_Locality_read = 0.962687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550505
Bank_Level_Parallism_Col = 1.546392
Bank_Level_Parallism_Ready = 1.052239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546392 

BW Util details:
bwutil = 0.007129 
total_CMD = 18797 
util_bw = 134 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18599 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18658 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 134 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.007129 
Either_Row_CoL_Bus_Util = 0.007395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18663 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006916
n_activity=257 dram_eff=0.5058
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18732i bk9: 64a 18731i bk10: 0a 18797i bk11: 1a 18785i bk12: 1a 18785i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592179
Bank_Level_Parallism_Col = 1.585227
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585227 

BW Util details:
bwutil = 0.006916 
total_CMD = 18797 
util_bw = 130 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18618 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18663 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.007129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493164
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18661 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007022
n_activity=288 dram_eff=0.4583
bk0: 0a 18797i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18730i bk9: 64a 18727i bk10: 3a 18785i bk11: 1a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592391
Bank_Level_Parallism_Col = 1.585635
Bank_Level_Parallism_Ready = 1.053030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585635 

BW Util details:
bwutil = 0.007022 
total_CMD = 18797 
util_bw = 132 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 18613 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18661 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000213 
CoL_Bus_Util = 0.007022 
Either_Row_CoL_Bus_Util = 0.007235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0471884
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18797 n_nop=18660 n_act=5 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007022
n_activity=310 dram_eff=0.4258
bk0: 1a 18785i bk1: 0a 18797i bk2: 0a 18797i bk3: 0a 18797i bk4: 0a 18797i bk5: 0a 18797i bk6: 0a 18797i bk7: 0a 18797i bk8: 64a 18733i bk9: 64a 18732i bk10: 1a 18785i bk11: 2a 18785i bk12: 0a 18797i bk13: 0a 18797i bk14: 0a 18797i bk15: 0a 18797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962121
Row_Buffer_Locality_read = 0.962121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538860
Bank_Level_Parallism_Col = 1.534392
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534392 

BW Util details:
bwutil = 0.007022 
total_CMD = 18797 
util_bw = 132 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 18604 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18797 
n_nop = 18660 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 132 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.007022 
Either_Row_CoL_Bus_Util = 0.007288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0493164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 138, Miss = 67, Miss_rate = 0.486, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 69, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 134, Miss = 70, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 130, Miss = 65, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 130, Miss = 65, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 129, Miss = 65, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 131, Miss = 67, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 130, Miss = 66, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 128, Miss = 64, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 132, Miss = 68, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8289
L2_total_cache_misses = 4184
L2_total_cache_miss_rate = 0.5048
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8289
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=8289
icnt_total_pkts_simt_to_mem=8289
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8289
Req_Network_cycles = 31999
Req_Network_injected_packets_per_cycle =       0.2590 
Req_Network_conflicts_per_cycle =       0.0612
Req_Network_conflicts_per_cycle_util =       4.3728
Req_Bank_Level_Parallism =      18.5022
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0040

Reply_Network_injected_packets_num = 8289
Reply_Network_cycles = 31999
Reply_Network_injected_packets_per_cycle =        0.2590
Reply_Network_conflicts_per_cycle =        0.0049
Reply_Network_conflicts_per_cycle_util =       0.3271
Reply_Bank_Level_Parallism =      17.1615
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 144991 (inst/sec)
gpgpu_simulation_rate = 1684 (cycle/sec)
gpgpu_silicon_slowdown = 859263x
launching memcpy command : MemcpyHtoD,0x00007fd3037f0000,1
Processing kernel /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (128,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fd338000000
-local mem base_addr = 0x00007fd33a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : /root/accel-sim-framework/hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph65536_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
we find 
