// Seed: 143957885
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_7;
  assign id_7 = -1'b0 == (id_4);
  wire id_8;
  logic [1 'b0 : -1] id_9;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    input wand id_6,
    output tri id_7,
    output tri id_8,
    output wire id_9,
    input tri id_10,
    output wire id_11,
    output tri0 id_12,
    output supply0 id_13,
    input wire id_14,
    input wor id_15
);
  logic [-1 : 1] id_17;
  assign id_17 = id_6;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
