command:docker run  --init -it --sig-proxy=true  -u $(id -u marcus):$(id -g marcus)  -e DISPLAY=$DISPLAY -v /tmp/.X11-unix:/tmp/.X11-unix -v /home/marcus/.Xauthority:/.Xauthority --network host --security-opt seccomp=unconfined  -e COCOTB_RESULTS_FILE=/home/marcus/caravel_rtl_fix/verilog/dv/cocotb/sim/run_02_Nov_04_40_06_64/RTL-ram_word/seed.xml -e CARAVEL_PATH=/home/marcus/caravel_rtl_fix/caravel/verilog -e CARAVEL_VERILOG_PATH=/home/marcus/caravel_rtl_fix/caravel/verilog -e VERILOG_PATH=/home/marcus/caravel_rtl_fix/mgmt_core_wrapper/verilog -e PDK_ROOT=/home/marcus/caravel_rtl_fix/dependencies/pdks -e PDK=sky130A -e USER_PROJECT_VERILOG=/home/marcus/caravel_rtl_fix/verilog -v /home/marcus/caravel_rtl_fix/verilog/dv/cocotb:/home/marcus/caravel_rtl_fix/verilog/dv/cocotb -v /home/marcus/caravel_rtl_fix/caravel:/home/marcus/caravel_rtl_fix/caravel -v /home/marcus/caravel_rtl_fix/mgmt_core_wrapper:/home/marcus/caravel_rtl_fix/mgmt_core_wrapper -v /home/marcus/caravel_rtl_fix/dependencies/pdks:/home/marcus/caravel_rtl_fix/dependencies/pdks -v /home/marcus/caravel_rtl_fix/venv-cocotb/lib64/python3.9/site-packages/caravel_cocotb/:/usr/local/lib/python3.8/dist-packages/caravel_cocotb/ -v /home/marcus/caravel_rtl_fix:/home/marcus/caravel_rtl_fix -v /home/marcus/caravel_rtl_fix/openlane/.venv/lib64:/home/marcus/caravel_rtl_fix/openlane/.venv/lib64   -v /home/marcus/caravel_rtl_fix/dependencies/pdks/sky130A:/home/marcus/caravel_rtl_fix/dependencies/pdks/sky130A   -v /home/marcus/caravel_rtl_fix/dependencies/pdks/sky130B:/home/marcus/caravel_rtl_fix/dependencies/pdks/sky130B   -v /home/marcus/caravel_rtl_fix/mgmt_core_wrapper/docs/source/generated:/home/marcus/caravel_rtl_fix/mgmt_core_wrapper/docs/source/generated   -v /home/marcus/caravel_rtl_fix/venv/lib64:/home/marcus/caravel_rtl_fix/venv/lib64   -v /home/marcus/caravel_rtl_fix/venv-cocotb/lib64:/home/marcus/caravel_rtl_fix/venv-cocotb/lib64  efabless/dv:cocotb sh -ec 'cd /home/marcus/caravel_rtl_fix/verilog/dv/cocotb/sim/run_02_Nov_04_40_06_64/RTL-compilation &&iverilog -g2012 -Ttyp  -DUSE_POWER_PINS -DUNIT_DELAY=#1 -DCOCOTB_SIM -DFUNCTIONAL -DWAVE_GEN -DIVERILOG -Dsky130 -DCPU_TYPE_VexRISC -DRUN_PATH=\"/home/marcus/caravel_rtl_fix/verilog/dv/cocotb\" -DTAG=\"run_02_Nov_04_40_06_64\" -DMCW_ROOT=\"/home/marcus/caravel_rtl_fix/mgmt_core_wrapper\" -DUSER_PROJECT_ROOT=\"/home/marcus/caravel_rtl_fix\" -DCARAVEL_ROOT=\"/home/marcus/caravel_rtl_fix/caravel\" -DSIM_PATH=\"/home/marcus/caravel_rtl_fix/verilog/dv/cocotb/sim/\" -DSIM=\"RTL\" -DTESTNAME=\"ram_word\" -DFTESTNAME=\"RTL-ram_word\" -DSIM_DIR=\"/home/marcus/caravel_rtl_fix/verilog/dv/cocotb/sim/run_02_Nov_04_40_06_64\" -DCORNER_nom  -I /home/marcus/caravel_rtl_fix/verilog/rtl -o /home/marcus/caravel_rtl_fix/verilog/dv/cocotb/sim/run_02_Nov_04_40_06_64/RTL-compilation/sim.vvp -s caravel_top /home/marcus/caravel_rtl_fix/caravel/verilog/rtl/toplevel_cocotb.v'

/home/marcus/caravel_rtl_fix/caravel/verilog/rtl/caravel.v:236: warning: input port clock is coerced to inout.
