// Generated register defines for alsaqr_periph_padframe_periphs_config

// Licensing information found in source file:

#ifndef _ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_REG_DEFS_
#define _ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PARAM_REG_WIDTH 32

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_REG_OFFSET 0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_00. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_REG_OFFSET 0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_VALUE_PORT_CAN0_CAN_TX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_VALUE_PORT_GPIO_B_GPIO0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_00_MUX_SEL_A_00_MUX_SEL_VALUE_PORT_UART_CORE_UART_TX \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_REG_OFFSET 0x8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_01. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_REG_OFFSET 0xc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_VALUE_PORT_CAN0_CAN_RX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_VALUE_PORT_GPIO_B_GPIO1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_01_MUX_SEL_A_01_MUX_SEL_VALUE_PORT_UART_CORE_UART_RX \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_REG_OFFSET 0x10
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_02. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_REG_OFFSET 0x14
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_VALUE_PORT_CAN1_CAN_TX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_VALUE_PORT_GPIO_B_GPIO2 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_VALUE_PORT_QSPI_LINUX_QSPI_SCK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_02_MUX_SEL_A_02_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_REG_OFFSET 0x18
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_03. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_REG_OFFSET 0x1c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_VALUE_PORT_CAN1_CAN_RX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_VALUE_PORT_GPIO_B_GPIO3 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_VALUE_PORT_QSPI_LINUX_QSPI_CSN \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_03_MUX_SEL_A_03_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA1 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_REG_OFFSET 0x20
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_04. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_REG_OFFSET 0x24
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_VALUE_PORT_FLL_SOC_CLK_SOC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_VALUE_PORT_GPIO_B_GPIO4 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_VALUE_PORT_QSPI_LINUX_QSPI_SD0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_04_MUX_SEL_A_04_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA2 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_REG_OFFSET 0x28
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_05. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_REG_OFFSET 0x2c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_VALUE_PORT_GPIO_B_GPIO5 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_VALUE_PORT_QSPI_LINUX_QSPI_SD1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA3 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_05_MUX_SEL_A_05_MUX_SEL_VALUE_PORT_USART1_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_REG_OFFSET 0x30
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_06. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_REG_OFFSET 0x34
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_VALUE_PORT_GPIO_B_GPIO6 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_VALUE_PORT_QSPI_LINUX_QSPI_SD2 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_VALUE_PORT_SDIO0_SDIO_CLK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_06_MUX_SEL_A_06_MUX_SEL_VALUE_PORT_USART1_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_REG_OFFSET 0x38
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_07. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_REG_OFFSET 0x3c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_VALUE_PORT_GPIO_B_GPIO7 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_VALUE_PORT_QSPI_LINUX_QSPI_SD3 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_VALUE_PORT_SDIO0_SDIO_CMD \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_07_MUX_SEL_A_07_MUX_SEL_VALUE_PORT_USART1_UART_RTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_REG_OFFSET 0x40
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_08. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_REG_OFFSET 0x44
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_VALUE_PORT_GPIO_B_GPIO8 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_VALUE_PORT_I2C0_I2C_SCL \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_VALUE_PORT_PWM0_PWM0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_08_MUX_SEL_A_08_MUX_SEL_VALUE_PORT_USART1_UART_CTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_REG_OFFSET 0x48
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_09. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_REG_OFFSET 0x4c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_VALUE_PORT_GPIO_B_GPIO9 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_VALUE_PORT_I2C0_I2C_SDA \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_VALUE_PORT_PWM0_PWM1 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_09_MUX_SEL_A_09_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_REG_OFFSET 0x50
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_10. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_REG_OFFSET 0x54
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_VALUE_PORT_GPIO_B_GPIO10 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_VALUE_PORT_PWM0_PWM0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_VALUE_PORT_PWM0_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_10_MUX_SEL_A_10_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA1 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_REG_OFFSET 0x58
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_11. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_REG_OFFSET 0x5c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_VALUE_PORT_GPIO_B_GPIO11 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_VALUE_PORT_PWM0_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_VALUE_PORT_PWM0_PWM3 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_11_MUX_SEL_A_11_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA2 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_REG_OFFSET 0x60
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_12. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_REG_OFFSET 0x64
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_VALUE_PORT_GPIO_B_GPIO12 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_VALUE_PORT_I2C0_I2C_SCL \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_VALUE_PORT_PWM0_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_12_MUX_SEL_A_12_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA3 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_REG_OFFSET 0x68
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_13. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_REG_OFFSET 0x6c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_VALUE_PORT_GPIO_B_GPIO13 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_VALUE_PORT_I2C0_I2C_SDA \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_VALUE_PORT_PWM0_PWM3 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_13_MUX_SEL_A_13_MUX_SEL_VALUE_PORT_SDIO1_SDIO_CLK \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_REG_OFFSET 0x70
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_14. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_REG_OFFSET 0x74
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_VALUE_PORT_GPIO_B_GPIO14 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_VALUE_PORT_SDIO1_SDIO_CMD \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_VALUE_PORT_SPI0_SPI_SCK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_14_MUX_SEL_A_14_MUX_SEL_VALUE_PORT_UART2_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_REG_OFFSET 0x78
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_15. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_REG_OFFSET 0x7c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_VALUE_PORT_ETH_ETH_RST \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_VALUE_PORT_GPIO_B_GPIO15 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_VALUE_PORT_SPI0_SPI_CS0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_15_MUX_SEL_A_15_MUX_SEL_VALUE_PORT_UART2_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_REG_OFFSET 0x80
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_16. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_REG_OFFSET 0x84
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_VALUE_PORT_ETH_ETH_RXCK \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_VALUE_PORT_GPIO_B_GPIO16 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_VALUE_PORT_I2C5_I2C_SCL \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_16_MUX_SEL_A_16_MUX_SEL_VALUE_PORT_SPI0_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_REG_OFFSET 0x88
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_17. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_REG_OFFSET 0x8c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_VALUE_PORT_ETH_ETH_RXCTL \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_VALUE_PORT_GPIO_B_GPIO17 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_VALUE_PORT_I2C5_I2C_SDA \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_17_MUX_SEL_A_17_MUX_SEL_VALUE_PORT_SPI0_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_REG_OFFSET 0x90
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_18. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_REG_OFFSET 0x94
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_VALUE_PORT_CAM0_CAM_PCLK \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_VALUE_PORT_ETH_ETH_RXD0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_VALUE_PORT_GPIO_B_GPIO18 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_18_MUX_SEL_A_18_MUX_SEL_VALUE_PORT_SPI2_SPI_SCK \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_REG_OFFSET 0x98
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_19. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_REG_OFFSET 0x9c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_VALUE_PORT_CAM0_CAM_VSYNC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_VALUE_PORT_ETH_ETH_RXD1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_VALUE_PORT_GPIO_B_GPIO19 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_19_MUX_SEL_A_19_MUX_SEL_VALUE_PORT_SPI2_SPI_CS0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_REG_OFFSET 0xa0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_20. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_REG_OFFSET 0xa4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_VALUE_PORT_CAM0_CAM_HSYNC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_VALUE_PORT_ETH_ETH_RXD2 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_VALUE_PORT_GPIO_B_GPIO20 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_20_MUX_SEL_A_20_MUX_SEL_VALUE_PORT_SPI2_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_REG_OFFSET 0xa8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_21. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_REG_OFFSET 0xac
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA0_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_VALUE_PORT_ETH_ETH_RXD3 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_VALUE_PORT_GPIO_B_GPIO21 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_21_MUX_SEL_A_21_MUX_SEL_VALUE_PORT_SPI2_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_REG_OFFSET 0xb0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_22. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_REG_OFFSET 0xb4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA1_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_VALUE_PORT_ETH_ETH_TXCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_VALUE_PORT_GPIO_B_GPIO22 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_22_MUX_SEL_A_22_MUX_SEL_VALUE_PORT_SPI3_SPI_SCK \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_REG_OFFSET 0xb8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_23. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_REG_OFFSET 0xbc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA2_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_VALUE_PORT_ETH_ETH_TXCTL \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_VALUE_PORT_GPIO_B_GPIO23 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_23_MUX_SEL_A_23_MUX_SEL_VALUE_PORT_SPI3_SPI_CS0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_REG_OFFSET 0xc0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_24. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_REG_OFFSET 0xc4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA3_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_VALUE_PORT_ETH_ETH_TXD0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_VALUE_PORT_GPIO_B_GPIO24 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_24_MUX_SEL_A_24_MUX_SEL_VALUE_PORT_SPI3_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_REG_OFFSET 0xc8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_25. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_REG_OFFSET 0xcc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA4_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_VALUE_PORT_ETH_ETH_TXD1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_VALUE_PORT_GPIO_B_GPIO25 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_25_MUX_SEL_A_25_MUX_SEL_VALUE_PORT_SPI3_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_REG_OFFSET 0xd0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_26. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_REG_OFFSET 0xd4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA5_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_VALUE_PORT_ETH_ETH_TXD2 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_VALUE_PORT_GPIO_B_GPIO26 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_26_MUX_SEL_A_26_MUX_SEL_VALUE_PORT_UART0_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_REG_OFFSET 0xd8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_27. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_REG_OFFSET 0xdc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA6_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_VALUE_PORT_ETH_ETH_TXD3 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_VALUE_PORT_GPIO_B_GPIO27 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_27_MUX_SEL_A_27_MUX_SEL_VALUE_PORT_UART0_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_REG_OFFSET 0xe0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_28. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_REG_OFFSET 0xe4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA7_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_VALUE_PORT_ETH_ETH_MDIO \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_VALUE_PORT_GPIO_B_GPIO28 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_28_MUX_SEL_A_28_MUX_SEL_VALUE_PORT_I2C1_I2C_SCL \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_REG_OFFSET 0xe8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad a_29. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_REG_OFFSET 0xec
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_VALUE_PORT_ETH_ETH_MDC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_VALUE_PORT_FLL_SOC_CLK_SOC \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_VALUE_PORT_GPIO_B_GPIO29 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_A_29_MUX_SEL_A_29_MUX_SEL_VALUE_PORT_I2C1_I2C_SDA \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_REG_OFFSET 0xf0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_00. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_REG_OFFSET 0xf4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_VALUE_PORT_GPIO_B_GPIO0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_VALUE_PORT_UART0_UART_TX \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_00_MUX_SEL_B_00_MUX_SEL_VALUE_PORT_USART0_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_REG_OFFSET 0xf8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_01. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_REG_OFFSET 0xfc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_VALUE_PORT_GPIO_B_GPIO1 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_VALUE_PORT_UART0_UART_RX \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_01_MUX_SEL_B_01_MUX_SEL_VALUE_PORT_USART0_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_REG_OFFSET 0x100
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_02. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_REG_OFFSET 0x104
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_VALUE_PORT_GPIO_B_GPIO2 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_VALUE_PORT_I2C1_I2C_SCL \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_02_MUX_SEL_B_02_MUX_SEL_VALUE_PORT_USART0_UART_RTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_REG_OFFSET 0x108
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_03. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_REG_OFFSET 0x10c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_VALUE_PORT_GPIO_B_GPIO3 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_VALUE_PORT_I2C1_I2C_SDA \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA3 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_03_MUX_SEL_B_03_MUX_SEL_VALUE_PORT_USART0_UART_CTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_REG_OFFSET 0x110
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_04. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_REG_OFFSET 0x114
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_VALUE_PORT_GPIO_B_GPIO4 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_VALUE_PORT_SDIO1_SDIO_CLK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_VALUE_PORT_SPI4_SPI_SCK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_04_MUX_SEL_B_04_MUX_SEL_VALUE_PORT_SPI5_SPI_SCK \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_REG_OFFSET 0x118
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_05. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_REG_OFFSET 0x11c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_VALUE_PORT_GPIO_B_GPIO5 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_VALUE_PORT_SDIO1_SDIO_CMD \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_VALUE_PORT_SPI4_SPI_CS0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_05_MUX_SEL_B_05_MUX_SEL_VALUE_PORT_SPI5_SPI_CS0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_REG_OFFSET 0x120
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_06. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_REG_OFFSET 0x124
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_VALUE_PORT_GPIO_B_GPIO6 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_VALUE_PORT_SPI0_SPI_SCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_VALUE_PORT_SPI4_SPI_MISO \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_06_MUX_SEL_B_06_MUX_SEL_VALUE_PORT_SPI5_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_REG_OFFSET 0x128
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_07. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_REG_OFFSET 0x12c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_VALUE_PORT_GPIO_B_GPIO7 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_VALUE_PORT_SPI0_SPI_CS0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_VALUE_PORT_SPI4_SPI_MOSI \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_07_MUX_SEL_B_07_MUX_SEL_VALUE_PORT_SPI5_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_REG_OFFSET 0x130
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_08. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_REG_OFFSET 0x134
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_VALUE_PORT_GPIO_B_GPIO8 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_VALUE_PORT_I2C2_I2C_SCL \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_VALUE_PORT_I2C3_I2C_SCL \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_08_MUX_SEL_B_08_MUX_SEL_VALUE_PORT_SPI0_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_REG_OFFSET 0x138
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_09. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_REG_OFFSET 0x13c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_VALUE_PORT_GPIO_B_GPIO9 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_VALUE_PORT_I2C2_I2C_SDA \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_VALUE_PORT_I2C3_I2C_SDA \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_09_MUX_SEL_B_09_MUX_SEL_VALUE_PORT_SPI0_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_REG_OFFSET 0x140
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_10. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_REG_OFFSET 0x144
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_VALUE_PORT_GPIO_B_GPIO10 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_VALUE_PORT_SPI6_SPI_SCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_VALUE_PORT_SPI7_SPI_SCK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_10_MUX_SEL_B_10_MUX_SEL_VALUE_PORT_USART0_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_REG_OFFSET 0x148
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_11. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_REG_OFFSET 0x14c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_VALUE_PORT_GPIO_B_GPIO11 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_VALUE_PORT_SPI6_SPI_CS0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_VALUE_PORT_SPI7_SPI_MISO \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_11_MUX_SEL_B_11_MUX_SEL_VALUE_PORT_USART0_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_REG_OFFSET 0x150
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_12. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_REG_OFFSET 0x154
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_VALUE_PORT_GPIO_B_GPIO12 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_VALUE_PORT_SPI6_SPI_MISO \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_VALUE_PORT_SPI7_SPI_MOSI \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_12_MUX_SEL_B_12_MUX_SEL_VALUE_PORT_USART0_UART_RTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_REG_OFFSET 0x158
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_13. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_REG_OFFSET 0x15c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_VALUE_PORT_GPIO_B_GPIO13 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_VALUE_PORT_SPI6_SPI_MOSI \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_VALUE_PORT_SPI7_SPI_CS0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_13_MUX_SEL_B_13_MUX_SEL_VALUE_PORT_USART0_UART_CTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_REG_OFFSET 0x160
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_14. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_REG_OFFSET 0x164
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_VALUE_PORT_GPIO_B_GPIO14 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_VALUE_PORT_SPI4_SPI_SCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_VALUE_PORT_SPI7_SPI_CS1 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_14_MUX_SEL_B_14_MUX_SEL_VALUE_PORT_USART2_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_REG_OFFSET 0x168
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_15. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_REG_OFFSET 0x16c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_VALUE_PORT_GPIO_B_GPIO15 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_VALUE_PORT_I2C4_I2C_SCL \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_VALUE_PORT_SPI4_SPI_CS0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_15_MUX_SEL_B_15_MUX_SEL_VALUE_PORT_USART2_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_REG_OFFSET 0x170
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_16. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_REG_OFFSET 0x174
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_VALUE_PORT_GPIO_B_GPIO16 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_VALUE_PORT_I2C4_I2C_SDA \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_VALUE_PORT_SPI4_SPI_MISO \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_16_MUX_SEL_B_16_MUX_SEL_VALUE_PORT_USART2_UART_RTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_REG_OFFSET 0x178
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_17. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_REG_OFFSET 0x17c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_VALUE_PORT_GPIO_B_GPIO17 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_VALUE_PORT_SPI4_SPI_MOSI \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_VALUE_PORT_UART1_UART_TX \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_17_MUX_SEL_B_17_MUX_SEL_VALUE_PORT_USART2_UART_CTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_REG_OFFSET 0x180
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_18. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_REG_OFFSET 0x184
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_VALUE_PORT_GPIO_B_GPIO18 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_VALUE_PORT_SPI2_SPI_SCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_VALUE_PORT_UART1_UART_RX \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_18_MUX_SEL_B_18_MUX_SEL_VALUE_PORT_USART3_UART_TX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_REG_OFFSET 0x188
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_19. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_REG_OFFSET 0x18c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_VALUE_PORT_GPIO_B_GPIO19 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_VALUE_PORT_SPI2_SPI_CS0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_VALUE_PORT_USART1_UART_TX \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_19_MUX_SEL_B_19_MUX_SEL_VALUE_PORT_USART3_UART_RX \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_REG_OFFSET 0x190
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_20. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_REG_OFFSET 0x194
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_VALUE_PORT_GPIO_B_GPIO20 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_VALUE_PORT_SPI2_SPI_MISO \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_VALUE_PORT_USART1_UART_RX \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_20_MUX_SEL_B_20_MUX_SEL_VALUE_PORT_USART3_UART_RTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_REG_OFFSET 0x198
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_21. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_REG_OFFSET 0x19c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_VALUE_PORT_GPIO_B_GPIO21 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_VALUE_PORT_SPI2_SPI_MOSI \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_VALUE_PORT_USART1_UART_RTS \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_21_MUX_SEL_B_21_MUX_SEL_VALUE_PORT_USART3_UART_CTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_REG_OFFSET 0x1a0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_22. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_REG_OFFSET 0x1a4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_VALUE_PORT_GPIO_B_GPIO22 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_VALUE_PORT_SPI3_SPI_SCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_VALUE_PORT_SPI8_SPI_SCK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_22_MUX_SEL_B_22_MUX_SEL_VALUE_PORT_USART1_UART_CTS \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_REG_OFFSET 0x1a8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_23. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_REG_OFFSET 0x1ac
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_VALUE_PORT_ETH_ETH_RST \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_VALUE_PORT_GPIO_B_GPIO23 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_VALUE_PORT_SPI3_SPI_CS0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_23_MUX_SEL_B_23_MUX_SEL_VALUE_PORT_SPI8_SPI_CS0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_REG_OFFSET 0x1b0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_24. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_REG_OFFSET 0x1b4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_VALUE_PORT_ETH_ETH_RXCK \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_VALUE_PORT_GPIO_B_GPIO24 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_VALUE_PORT_SPI3_SPI_MISO \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_24_MUX_SEL_B_24_MUX_SEL_VALUE_PORT_SPI8_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_REG_OFFSET 0x1b8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_25. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_REG_OFFSET 0x1bc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_VALUE_PORT_ETH_ETH_RXCTL \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_VALUE_PORT_GPIO_B_GPIO25 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_VALUE_PORT_SPI3_SPI_MOSI \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_25_MUX_SEL_B_25_MUX_SEL_VALUE_PORT_SPI8_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_REG_OFFSET 0x1c0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_26. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_REG_OFFSET 0x1c4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_VALUE_PORT_ETH_ETH_RXD0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_VALUE_PORT_GPIO_B_GPIO26 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_VALUE_PORT_SPI1_SPI_SCK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_26_MUX_SEL_B_26_MUX_SEL_VALUE_PORT_SPI9_SPI_SCK \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_REG_OFFSET 0x1c8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_27. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_REG_OFFSET 0x1cc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_VALUE_PORT_ETH_ETH_RXD1 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_VALUE_PORT_GPIO_B_GPIO27 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_VALUE_PORT_SPI1_SPI_CS0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_27_MUX_SEL_B_27_MUX_SEL_VALUE_PORT_SPI9_SPI_CS0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_REG_OFFSET 0x1d0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_28. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_REG_OFFSET 0x1d4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_VALUE_PORT_ETH_ETH_RXD2 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_VALUE_PORT_GPIO_B_GPIO28 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_VALUE_PORT_SPI1_SPI_MISO \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_28_MUX_SEL_B_28_MUX_SEL_VALUE_PORT_SPI9_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_REG_OFFSET 0x1d8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_29. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_REG_OFFSET 0x1dc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_VALUE_PORT_ETH_ETH_RXD3 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_VALUE_PORT_GPIO_B_GPIO29 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_VALUE_PORT_SPI1_SPI_MOSI \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_29_MUX_SEL_B_29_MUX_SEL_VALUE_PORT_SPI9_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_REG_OFFSET 0x1e0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_30. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_REG_OFFSET 0x1e4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_VALUE_PORT_CAN1_CAN_TX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_VALUE_PORT_ETH_ETH_TXCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_VALUE_PORT_GPIO_B_GPIO30 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_30_MUX_SEL_B_30_MUX_SEL_VALUE_PORT_SPI10_SPI_SCK \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_REG_OFFSET 0x1e8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_31. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_REG_OFFSET 0x1ec
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_VALUE_PORT_CAN1_CAN_RX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_VALUE_PORT_ETH_ETH_TXCTL \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_VALUE_PORT_GPIO_B_GPIO31 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_31_MUX_SEL_B_31_MUX_SEL_VALUE_PORT_SPI10_SPI_CS0 \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_REG_OFFSET 0x1f0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_32. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_REG_OFFSET 0x1f4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_VALUE_PORT_ETH_ETH_TXD0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_VALUE_PORT_GPIO_B_GPIO32 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_VALUE_PORT_PWM1_PWM0 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_32_MUX_SEL_B_32_MUX_SEL_VALUE_PORT_SPI10_SPI_MISO \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_REG_OFFSET 0x1f8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_33. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_REG_OFFSET 0x1fc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_MASK 0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_VALUE_PORT_ETH_ETH_TXD1 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_VALUE_PORT_GPIO_B_GPIO33 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_VALUE_PORT_PWM1_PWM1 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_33_MUX_SEL_B_33_MUX_SEL_VALUE_PORT_SPI10_SPI_MOSI \
  0x4

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_REG_OFFSET 0x200
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_34. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_REG_OFFSET 0x204
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_VALUE_PORT_ETH_ETH_TXD2 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_VALUE_PORT_GPIO_B_GPIO34 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_34_MUX_SEL_B_34_MUX_SEL_VALUE_PORT_PWM1_PWM2 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_REG_OFFSET 0x208
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_35. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_REG_OFFSET 0x20c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_VALUE_PORT_ETH_ETH_TXD3 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_VALUE_PORT_GPIO_B_GPIO35 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_35_MUX_SEL_B_35_MUX_SEL_VALUE_PORT_PWM1_PWM3 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_REG_OFFSET 0x210
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_36. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_REG_OFFSET 0x214
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_VALUE_PORT_CAM1_CAM_PCLK \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_VALUE_PORT_ETH_ETH_MDIO \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_36_MUX_SEL_B_36_MUX_SEL_VALUE_PORT_GPIO_B_GPIO36 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_REG_OFFSET 0x218
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_37. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_REG_OFFSET 0x21c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_VALUE_PORT_CAM1_CAM_VSYNC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_VALUE_PORT_ETH_ETH_MDC \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_37_MUX_SEL_B_37_MUX_SEL_VALUE_PORT_GPIO_B_GPIO37 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_REG_OFFSET 0x220
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_38. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_REG_OFFSET 0x224
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_VALUE_PORT_CAM1_CAM_HSYNC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_VALUE_PORT_GPIO_B_GPIO38 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_38_MUX_SEL_B_38_MUX_SEL_VALUE_PORT_SPI10_SPI_SCK \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_REG_OFFSET 0x228
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_39. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_REG_OFFSET 0x22c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA0_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_VALUE_PORT_GPIO_B_GPIO39 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_39_MUX_SEL_B_39_MUX_SEL_VALUE_PORT_SPI10_SPI_CS0 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_REG_OFFSET 0x230
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_40. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_REG_OFFSET 0x234
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA1_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_VALUE_PORT_GPIO_B_GPIO40 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_40_MUX_SEL_B_40_MUX_SEL_VALUE_PORT_SPI10_SPI_MISO \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_REG_OFFSET 0x238
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_41. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_REG_OFFSET 0x23c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA2_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_VALUE_PORT_GPIO_B_GPIO41 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_41_MUX_SEL_B_41_MUX_SEL_VALUE_PORT_SPI10_SPI_MOSI \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_REG_OFFSET 0x240
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_42. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_REG_OFFSET 0x244
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA3_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_VALUE_PORT_CAN0_CAN_TX \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_42_MUX_SEL_B_42_MUX_SEL_VALUE_PORT_GPIO_B_GPIO42 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_REG_OFFSET 0x248
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_43. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_REG_OFFSET 0x24c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA4_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_VALUE_PORT_CAN0_CAN_RX \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_43_MUX_SEL_B_43_MUX_SEL_VALUE_PORT_GPIO_B_GPIO43 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_REG_OFFSET 0x250
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_44. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_REG_OFFSET 0x254
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA5_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_VALUE_PORT_GPIO_B_GPIO44 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_44_MUX_SEL_B_44_MUX_SEL_VALUE_PORT_PWM1_PWM0 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_REG_OFFSET 0x258
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_45. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_REG_OFFSET 0x25c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA6_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_VALUE_PORT_GPIO_B_GPIO45 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_45_MUX_SEL_B_45_MUX_SEL_VALUE_PORT_PWM1_PWM1 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_REG_OFFSET 0x260
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_46. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_REG_OFFSET 0x264
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA7_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_VALUE_PORT_GPIO_B_GPIO46 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_46_MUX_SEL_B_46_MUX_SEL_VALUE_PORT_PWM1_PWM2 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_REG_OFFSET 0x268
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad b_47. The programmed value
// defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_REG_OFFSET 0x26c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_OFFSET 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_VALUE_PORT_FLL_CVA6_CLK_CVA6 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_VALUE_PORT_GPIO_B_GPIO47 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_B_47_MUX_SEL_B_47_MUX_SEL_VALUE_PORT_PWM1_PWM3 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_REG_OFFSET 0x270
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad ot_spi_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL_REG_OFFSET 0x274
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL_OT_SPI_00_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_REG_OFFSET 0x278
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad ot_spi_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL_REG_OFFSET 0x27c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL_OT_SPI_01_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_REG_OFFSET 0x280
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad ot_spi_02. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL_REG_OFFSET 0x284
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL_OT_SPI_02_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_REG_OFFSET 0x288
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad ot_spi_03. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL_REG_OFFSET 0x28c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL_OT_SPI_03_MUX_SEL_BIT \
  0

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_REG_DEFS_
// End generated register defines for alsaqr_periph_padframe_periphs_config