<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v</a>
defines: 
time_elapsed: 0.362s
ram usage: 18680 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v</a>
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-277" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:277</a>:6: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2eec&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-279" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:279</a>:6: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h47e5&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-280" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:280</a>:6: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h587f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-281" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:281</a>:6: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hab8&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-282" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:282</a>:6: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h71e9&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-283" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:283</a>:6: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4e49&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-284" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:284</a>:6: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6794&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-285" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:285</a>:6: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5c8e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-286" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:286</a>:6: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1a61&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-287" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:287</a>:7: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h55df&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-288" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:288</a>:7: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2da5&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-289" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:289</a>:7: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d89&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-290" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:290</a>:7: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h76ab&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-291" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:291</a>:7: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6d8e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-292" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:292</a>:7: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h66ed&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-293" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:293</a>:7: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hc57&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-294" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:294</a>:7: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h615c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-295" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:295</a>:7: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h29c0&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-296" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:296</a>:7: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7ed1&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-297" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:297</a>:7: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h11c7&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-298" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:298</a>:7: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5f7a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-299" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:299</a>:7: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h59cc&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-300" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:300</a>:7: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h36df&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-301" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:301</a>:7: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6217&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-302" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:302</a>:7: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h35da&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-303" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:303</a>:7: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2827&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-304" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:304</a>:7: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h418b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-305" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:305</a>:7: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6fb&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-306" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:306</a>:7: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7839&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-307" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:307</a>:7: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h114b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-308" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:308</a>:7: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ca3&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-309" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:309</a>:7: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e6d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-310" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:310</a>:7: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6e1d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-311" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:311</a>:7: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5d63&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-312" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:312</a>:7: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3797&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-313" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:313</a>:7: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5a38&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-314" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:314</a>:7: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6969&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-315" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:315</a>:7: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h8bb&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-316" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:316</a>:7: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h716b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-317" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:317</a>:7: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hc42&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-318" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:318</a>:7: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6ac3&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-319" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:319</a>:7: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h46ea&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-320" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:320</a>:7: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3a78&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-321" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:321</a>:7: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2b9c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-322" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:322</a>:7: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2fa6&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-323" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:323</a>:7: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hcbc&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-324" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:324</a>:7: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h45e6&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-325" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:325</a>:7: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e4b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-326" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:326</a>:7: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h646&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-327" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:327</a>:7: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ce2&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-328" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:328</a>:7: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h76e9&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-329" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:329</a>:7: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h53d4&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-330" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:330</a>:7: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h327&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-331" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:331</a>:7: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5359&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-332" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:332</a>:7: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h35be&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-333" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:333</a>:7: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7c89&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-334" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:334</a>:7: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h747c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-335" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:335</a>:7: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6b9a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-336" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:336</a>:7: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1864&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-338" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:338</a>:7: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2f40&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-339" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:339</a>:7: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d86&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-340" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:340</a>:7: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5b1b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-341" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:341</a>:7: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1ca&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-342" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:342</a>:7: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1216&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-343" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:343</a>:7: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd10&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-344" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:344</a>:7: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h649e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-345" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:345</a>:7: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7727&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-346" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:346</a>:7: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h59e1&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-347" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:347</a>:7: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h48a8&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-348" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:348</a>:7: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h521f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-349" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:349</a>:7: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2928&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-350" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:350</a>:7: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2423&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-351" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:351</a>:7: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h126b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-352" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:352</a>:7: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4707&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-353" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:353</a>:7: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5fd4&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-354" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:354</a>:7: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3b16&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-355" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:355</a>:7: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h300c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-356" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:356</a>:7: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7c6a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-357" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:357</a>:7: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2b87&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-358" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:358</a>:7: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h78c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-359" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:359</a>:7: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd80&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-360" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:360</a>:7: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4c4c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-361" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:361</a>:7: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h757b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-362" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:362</a>:7: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4487&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-363" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:363</a>:7: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e6c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-364" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:364</a>:7: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3496&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-365" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:365</a>:7: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd19&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-366" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:366</a>:7: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5098&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-367" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:367</a>:7: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2a4f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-368" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:368</a>:7: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hdd6&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-369" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:369</a>:7: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e02&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-370" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:370</a>:7: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h38f8&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-372" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:372</a>:7: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h71ba&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-373" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:373</a>:7: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3adc&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-374" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:374</a>:7: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5a68&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-375" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:375</a>:7: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4884&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-376" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:376</a>:7: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd4a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-377" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:377</a>:8: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h68dd&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-378" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:378</a>:8: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h33c8&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-379" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:379</a>:8: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h127&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-380" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:380</a>:8: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5ae8&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-381" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:381</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5818&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-383" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:383</a>:8: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h44f9&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-384" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:384</a>:8: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h9&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-385" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:385</a>:8: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h748a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-386" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:386</a>:8: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2074&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-387" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:387</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1593&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-388" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:388</a>:8: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ab1&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-389" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:389</a>:8: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3be4&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-390" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:390</a>:8: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6c27&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-391" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:391</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7331&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-392" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:392</a>:8: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hab0&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-393" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:393</a>:8: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h416&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-394" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:394</a>:8: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2213&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-395" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:395</a>:8: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h41d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-397" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:397</a>:8: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1ea0&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-398" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:398</a>:8: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3827&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-399" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:399</a>:8: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h46dd&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-400" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:400</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6c97&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-401" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:401</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6497&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-402" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:402</a>:8: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6ada&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-403" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:403</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3b1c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-404" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:404</a>:8: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4eb7&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-405" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:405</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7779&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-406" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:406</a>:8: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7c0a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-407" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:407</a>:8: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2d59&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-408" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:408</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1b54&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-409" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:409</a>:8: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h42b2&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-410" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:410</a>:8: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h397&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-411" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:411</a>:8: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1151&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-412" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:412</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h58fe&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-413" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:413</a>:8: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h9ea&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-414" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:414</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2dbe&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-415" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:415</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h172d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-416" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:416</a>:8: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4e38&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-417" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:417</a>:8: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1015&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-418" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:418</a>:8: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h337&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-419" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:419</a>:8: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h676c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-420" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:420</a>:8: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6cf3&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-421" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:421</a>:8: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2338&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-422" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:422</a>:8: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h170f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-423" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:423</a>:8: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h318e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-424" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:424</a>:8: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h79ce&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-425" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:425</a>:8: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h18fc&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-426" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:426</a>:8: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3643&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-427" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:427</a>:8: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7986&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-428" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:428</a>:8: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6b10&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-429" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:429</a>:8: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7f4&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-430" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:430</a>:8: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7520&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-432" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:432</a>:8: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3b61&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-433" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:433</a>:8: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h49ae&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-434" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:434</a>:8: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h365d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-435" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:435</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h60a6&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-436" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:436</a>:8: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2c4b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-437" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:437</a>:8: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h117b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-438" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:438</a>:8: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7f4&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-439" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:439</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h525&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-440" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:440</a>:8: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3475&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-441" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:441</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h23fe&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-442" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:442</a>:8: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h71c5&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-443" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:443</a>:8: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h443e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-444" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:444</a>:8: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1599&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-445" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:445</a>:8: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7b77&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-446" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:446</a>:8: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h11ea&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-447" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:447</a>:8: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6d9f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-448" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:448</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h564a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-449" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:449</a>:8: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h64cd&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-450" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:450</a>:8: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h22d8&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-451" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:451</a>:8: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3bad&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-452" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:452</a>:8: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1b68&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-453" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:453</a>:8: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h615d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-454" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:454</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h473a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-456" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:456</a>:8: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1d5e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-457" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:457</a>:8: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5985&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-458" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:458</a>:8: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h378d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-459" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:459</a>:8: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5fbd&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-460" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:460</a>:8: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3522&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-461" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:461</a>:8: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6bef&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-462" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:462</a>:8: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2d7c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-463" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:463</a>:8: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7fe6&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-464" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:464</a>:8: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3cea&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-465" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:465</a>:8: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h659d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-466" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:466</a>:8: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h28f9&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-467" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:467</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hc24&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-468" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:468</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h40af&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-469" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:469</a>:8: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2eb9&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-470" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:470</a>:8: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6b1f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-471" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:471</a>:8: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4581&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-472" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:472</a>:8: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3a63&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-473" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:473</a>:8: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h381a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-474" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:474</a>:8: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h42cb&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-475" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:475</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5105&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-476" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:476</a>:8: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h55f1&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-477" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:477</a>:8: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3596&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-478" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:478</a>:8: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6f4&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-479" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:479</a>:8: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h58e6&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-480" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:480</a>:8: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h78f8&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-481" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:481</a>:8: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h310a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-482" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:482</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5ace&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-483" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:483</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h146f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-484" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:484</a>:8: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;ha48&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-485" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:485</a>:8: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h422a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-486" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:486</a>:8: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h17a3&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-487" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:487</a>:8: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h62ac&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-488" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:488</a>:8: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3518&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-489" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:489</a>:8: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7709&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-490" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:490</a>:8: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h786c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-491" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:491</a>:8: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h63db&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-492" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:492</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h240d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-493" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:493</a>:8: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3967&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-494" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:494</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6332&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-495" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:495</a>:8: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3d92&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-496" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:496</a>:8: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6fec&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-497" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:497</a>:8: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3cbe&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-498" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:498</a>:8: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6c27&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-499" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:499</a>:8: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h75af&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-500" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:500</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3e19&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-501" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:501</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h410b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-502" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:502</a>:8: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6e83&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-503" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:503</a>:8: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1004&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-504" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:504</a>:8: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h4ad7&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-505" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:505</a>:8: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h365d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-506" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:506</a>:8: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5720&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-507" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:507</a>:8: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5abf&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-508" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:508</a>:8: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5b3e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-509" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:509</a>:8: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hd1f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-510" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:510</a>:8: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7cd4&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-511" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:511</a>:8: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h159b&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-512" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:512</a>:8: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h52fb&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-513" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:513</a>:8: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3f25&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-515" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:515</a>:8: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5fc9&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-516" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:516</a>:8: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h69ca&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-517" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:517</a>:8: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5d77&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-518" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:518</a>:8: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h7f3f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-519" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:519</a>:8: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h189c&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-520" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:520</a>:8: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3cb5&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-521" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:521</a>:8: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2ee1&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-522" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:522</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6755&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-523" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:523</a>:8: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1ef7&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-524" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:524</a>:8: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h370a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-525" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:525</a>:8: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h2b36&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-526" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:526</a>:8: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h743a&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-527" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:527</a>:8: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1b77&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-528" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:528</a>:8: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;hf1d&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-529" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:529</a>:8: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h5f68&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-530" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:530</a>:8: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h455e&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-531" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:531</a>:8: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h415f&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-532" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:532</a>:8: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h52c2&#39; generates 32 bits.
                                                                                             : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-533" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:533</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-533" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:533</a>:12: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-534" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:534</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-534" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:534</a>:13: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;11&#39;h783&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>:44: Operator EQ expects 64 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;hd6c&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>:32: Operator XOR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h1136&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>:63: Operator NEQ expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-535" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:535</a>:12: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-536" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:536</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-536" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:536</a>:13: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:99: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;22&#39;h4d2b&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:114: Operator NEGATE expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:86: Operator LTE expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r207&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:126: Operator OR expects 14 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:126: Operator OR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;hdae&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:163: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:223: Operator LT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h279&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:235: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:244: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r111&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:210: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:210: Operator MODDIV expects 10 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:281: Operator LTE expects 16 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:43: Operator MODDIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:43: Operator MODDIV expects 26 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:59: Operator AND expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:67: Operator OR expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:296: Operator AND expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:343: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:343: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h2eeb&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:360: Operator DIV expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:367: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:391: Operator NEQCASE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h640f&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:478: Operator SUB expects 23 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h36b&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:478: Operator SUB expects 23 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h171&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:435: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hc9&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:456: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;ha6&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:456: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:465: Operator EQ expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:511: Operator MODDIV expects 31 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:511: Operator MODDIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:319: Operator OR expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:377: Operator LTE expects 26 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:521: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:309: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s ADD generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:531: Operator GT expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:537: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:29: Operator GT expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-537" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:537</a>:552: Operator GTE expects 28 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:538</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-538" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:538</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:539</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:539</a>:33: Operator OR expects 17 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-539" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:539</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s OR generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-540" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:540</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-540" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:540</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-541" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:541</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-541" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:541</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;22&#39;h38ad&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:542</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-542" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:542</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r2&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:25: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;31&#39;h744c&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:34: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r164&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:34: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:43: Operator GTE expects 16 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:133: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h16&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:133: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h24e&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:124: Operator LT expects 21 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:98: Operator EQ expects 20 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:151: Operator NEQ expects 4 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:180: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r166&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:203: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h296c&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:160: Operator SUB expects 16 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:160: Operator SUB expects 16 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:25: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:74: Operator XOR expects 20 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:74: Operator XOR expects 20 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:251: Operator SUB expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:267: Operator GTE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-543" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:543</a>:12: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:25: Operator NEQ expects 23 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h24d&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:55: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;20&#39;h40cd&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:96: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;h7f1d&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:84: Operator GT expects 7 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:106: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h12&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:130: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:200: Operator LT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h60a8&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:160: Operator LTE expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:260: Operator EQ expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:272: Operator DIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h508&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:251: Operator NOT expects 13 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:229: Operator LT expects 8 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:50: Operator SUB expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:50: Operator SUB expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:116: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:305: Operator OR expects 27 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:34: Operator DIV expects 8 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-544" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:544</a>:34: Operator DIV expects 8 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:76: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:87: Operator LTE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r67&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:43: Operator EQCASE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h23e2&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:57: Operator XOR expects 21 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h649&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:68: Operator OR expects 21 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:108: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:118: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:130: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h304d&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:143: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:143: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;17&#39;h7692&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:156: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:108: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:181: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;h34f5&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:181: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:190: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:200: Operator LTE expects 8 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:222: Operator DIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;hb&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:222: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:241: Operator OR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h17&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:253: Operator DIV expects 28 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:261: Operator XOR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:270: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:307: Operator LTE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h1e79&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:342: Operator LTE expects 26 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h7403&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:321: Operator NEQCASE expects 19 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:361: Operator GTE expects 13 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:381: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:400: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:26: Operator NOT expects 12 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:424: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MUL generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:424: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-545" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:545</a>:12: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:546</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:546</a>:21: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-546" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:546</a>:13: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-547" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:547</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-547" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:547</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h3839&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:548</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-548" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:548</a>:13: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h242b&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-549" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:549</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-549" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:549</a>:11: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h132&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-550" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:550</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-550" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:550</a>:13: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-551" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:551</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-551" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:551</a>:12: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:21: Operator LTE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:35: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:103: Operator LTE expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:68: Operator DIV expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:68: Operator DIV expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:158: Operator GTE expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r175&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:187: Operator LT expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r88&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:180: Operator AND expects 15 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:196: Operator LT expects 15 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h2e5&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:171: Operator OR expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:171: Operator OR expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:209: Operator AND expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:209: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r37&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:226: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:240: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r160&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:253: Operator AND expects 25 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:226: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:308: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:302: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:289: Operator NEGATE expects 23 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:327: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r84&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:48: Operator LTE expects 16 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:124: Operator AND expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:336: Operator OR expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-552" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:552</a>:343: Operator DIV expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:58: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h3d8b&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:37: Operator GTE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:46: Operator AND expects 20 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:79: Operator LTE expects 64 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:127: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;12&#39;he7e&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:167: Operator SUB expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:143: Operator XOR expects 20 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:143: Operator XOR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:151: Operator AND expects 20 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:187: Operator OR expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r140&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:198: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-553" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:553</a>:198: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-554" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:554</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-554" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:554</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h1ac&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-555" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:555</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-555" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:555</a>:13: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h527c&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:25: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:34: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;6&#39;h1e&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:96: Operator NEQCASE expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:106: Operator DIV expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:197: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h13f1&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:207: Operator SUB expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:265: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r184&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:305: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;7&#39;h59&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:314: Operator LTE expects 13 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:378: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:388: Operator EQ expects 3 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:440: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h76a4&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:406: Operator LTE expects 26 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:419: Operator OR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h3b&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:428: Operator ADD expects 26 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:326: Operator OR expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:326: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h1a5c&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:305: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:356: Operator EQ expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:504: Operator LT expects 21 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h2845&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:492: Operator GTE expects 13 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:483: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:476: Operator AND expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:476: Operator AND expects 27 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:532: Operator XOR expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:559: Operator ADD expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:566: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:591: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r198&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:591: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:608: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:608: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h38a5&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:637: Operator NOT expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:582: Operator SUB expects 30 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:650: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:658: Operator NEQCASE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:677: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r15&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:546: Operator OR expects 20 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:566: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:650: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:650: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:253: Operator DIV expects 23 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:276: Operator EQ expects 23 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:34: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:116: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r133&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:116: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r2&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:25: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:153: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h20ec&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:153: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:185: Operator OR expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:185: Operator OR expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:238: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:764: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h364&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:790: Operator AND expects 31 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h43c9&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:790: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:743: Operator NEQ expects 7 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:820: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:710: Operator GT expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:718: Operator SUB expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:873: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:701: Operator SUB expects 5 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:836: Operator AND expects 5 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:836: Operator AND expects 5 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-556" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:556</a>:867: Operator LTE expects 5 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-557" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:557</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-557" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:557</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r232&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>:29: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NOT generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>:29: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-558" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:558</a>:12: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:559</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:559</a>:21: Operator EQCASE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h10&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-559" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:559</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:60: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h1c8a&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:115: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:191: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:217: Operator GT expects 25 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:229: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;hd&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:241: Operator SUB expects 3 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:96: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:83: Operator XOR expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r59&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:90: Operator EQ expects 18 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:285: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:277: Operator SUB expects 19 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:375: Operator LT expects 30 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h679&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:262: Operator AND expects 4 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:331: Operator GTE expects 4 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:74: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:74: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:507: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h132e&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:507: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;hf58&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:519: Operator LTE expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:566: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r207&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:566: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h1190&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:492: Operator SUB expects 31 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:532: Operator XOR expects 31 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:541: Operator OR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:541: Operator OR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hb&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:558: Operator AND expects 31 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:581: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:591: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r224&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:591: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:600: Operator GT expects 7 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:660: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:430: Operator DIV expects 24 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h5dd3&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:441: Operator XOR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h22e&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:441: Operator XOR expects 24 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:618: Operator NOT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:638: Operator AND expects 24 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:650: Operator OR expects 24 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:672: Operator GTE expects 24 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h29de&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:414: Operator NOT expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:31: Operator ADD expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-560" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:560</a>:36: Operator NEGATE expects 10 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-561" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:561</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-561" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:561</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-562" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:562</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-562" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:562</a>:13: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r208&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-563" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:563</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-563" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:563</a>:13: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r144&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>:34: Operator GTE expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r176&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>:47: Operator SUB expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>:47: Operator SUB expects 18 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h6&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-564" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:564</a>:55: Operator XOR expects 18 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h837&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:53: Operator ADD expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r12&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:75: Operator GT expects 23 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:101: Operator GT expects 23 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:213: Operator AND expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:147: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:154: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:171: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h1&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:183: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:190: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:136: Operator LTE expects 22 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:122: Operator NOT expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:227: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:110: Operator LT expects 23 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:227: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:29: Operator LTE expects 28 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:290: Operator EQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:303: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:254: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r124&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:281: Operator SUB expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:316: Operator XOR expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:324: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-565" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:565</a>:324: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:60: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:86: Operator NEQCASE expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r118&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:78: Operator OR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:78: Operator OR expects 64 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:110: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r53&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:142: Operator GT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:123: Operator NOT expects 17 bits on the LHS, but LHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:150: Operator SUB expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:150: Operator SUB expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:60: Operator COND expects 5 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:173: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:186: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h486b&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:49: Operator MODDIV expects 19 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:49: Operator MODDIV expects 19 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:208: Operator ADD expects 19 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h3094&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:220: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:262: Operator GT expects 28 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:333: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h18c7&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:319: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:342: Operator AND expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:250: Operator XOR expects 10 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:271: Operator NEQCASE expects 10 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:354: Operator NEQ expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:402: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:475: Operator GTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h3b3&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:441: Operator EQCASE expects 14 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:433: Operator LT expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:416: Operator XOR expects 22 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:497: Operator DIV expects 22 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h2c&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:402: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:384: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;hcba&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:393: Operator OR expects 20 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:522: Operator GTE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h6f8d&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:587: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h2b91&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:581: Operator ADD expects 23 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:602: Operator ADD expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:551: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NOT generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:615: Operator LTE expects 26 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:628: Operator ADD expects 26 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h12cb&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:695: Operator LTE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h43&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:757: Operator XOR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h18a&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:757: Operator XOR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:766: Operator LT expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:641: Operator EQ expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:663: Operator DIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h2891&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:663: Operator DIV expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:731: Operator ADD expects 30 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:731: Operator ADD expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:795: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;16&#39;h16d0&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:813: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r66&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:818: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:846: Operator XOR expects 19 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6d90&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:879: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:879: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:961: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r62&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:980: Operator LTE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h5c72&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1042: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1053: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1065: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1072: Operator ADD expects 31 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1083: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 31 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1083: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1116: Operator GT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h5184&#39; generates 15 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1128: Operator ADD expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1128: Operator ADD expects 64 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4959&#39; generates 15 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1182: Operator AND expects 64 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;hc8&#39; generates 8 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1182: Operator AND expects 64 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h1db&#39; generates 9 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1196: Operator GT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;hd&#39; generates 5 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1213: Operator GT expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1225: Operator NEQCASE expects 6 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:535: Operator EQ expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:782: Operator DIV expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:813: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:813: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1092: Operator AND expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1100: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 6 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1100: Operator OR expects 26 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:1205: Operator DIV expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:230: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h53b&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:241: Operator ADD expects 29 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:364: Operator SUB expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:220: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-566" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:566</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-567" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:567</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-567" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:567</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:31: Operator NEQ expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:59: Operator EQ expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:68: Operator AND expects 7 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:49: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s AND generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:96: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:107: Operator LTE expects 14 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:139: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r252&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:149: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:80: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:117: Operator GT expects 24 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:175: Operator EQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:183: Operator LT expects 5 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:12: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-569" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:569</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-569" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:569</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:38: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r9&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:64: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:76: Operator XOR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h1d5&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:87: Operator EQCASE expects 30 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:209: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r98&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:158: Operator NEQCASE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h280&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:181: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:181: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:245: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h5864&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:245: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:263: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:303: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;hb6&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:303: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h34&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:286: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:332: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1bb&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:128: Operator NEQCASE expects 29 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:110: Operator MODDIV expects 9 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:120: Operator MODDIV expects 9 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:347: Operator EQCASE expects 13 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-570" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:570</a>:12: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:26: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r7&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:53: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:45: Operator EQCASE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:65: Operator OR expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:73: Operator ADD expects 23 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:35: Operator EQCASE expects 16 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-571" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:571</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>:23: Operator GT expects 7 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>:30: Operator NEQ expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-572" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:572</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:573</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-573" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:573</a>:12: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NOT generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:574</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-574" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:574</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:55: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:55: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r214&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:33: Operator NEQCASE expects 12 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h79&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:64: Operator MODDIV expects 12 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:69: Operator NOT expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r7&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:21: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-575" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:575</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>:22: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>:34: Operator SUB expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-576" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:576</a>:13: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>:36: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h158a&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>:36: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>:71: Operator GTE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>:45: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;26&#39;h4955&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>:63: Operator SUB expects 29 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-577" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:577</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s OR generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-578" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:578</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-578" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:578</a>:12: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h10&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-579" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:579</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-579" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:579</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r70&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:580</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:580</a>:29: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h86&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-580" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:580</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-581" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:581</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-581" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:581</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:37: Operator EQCASE expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:49: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:92: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:134: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h6b4e&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:157: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:164: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h162a&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:179: Operator GT expects 25 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:225: Operator LTE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r179&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:240: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h7a52&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:253: Operator AND expects 29 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:253: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:74: Operator MODDIV expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:198: Operator NEQCASE expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:296: Operator EQ expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:57: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:275: Operator AND expects 25 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:288: Operator EQ expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-582" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:582</a>:13: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-583" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:583</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-583" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:583</a>:12: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h3c62&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:584</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:584</a>:21: Operator NEQ expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-584" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:584</a>:13: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:585</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-585" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:585</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:22: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:22: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:39: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:101: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r195&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:101: Operator AND expects 64 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:146: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h9f1&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:196: Operator GTE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r70&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:208: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:227: Operator GTE expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:236: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h394b&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:250: Operator NEQCASE expects 3 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:176: Operator LTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:186: Operator OR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r188&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:260: Operator ADD expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:270: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:168: Operator EQ expects 16 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:60: Operator ADD expects 22 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1de6&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:72: Operator DIV expects 22 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:80: Operator NEQCASE expects 22 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:283: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-587" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:587</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-587" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:587</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-588" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:588</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:24: Operator LT expects 30 bits on the RHS, but RHS&#39;s CONST &#39;24&#39;h299e&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:36: Operator NEQ expects 10 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:57: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r16&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:66: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r10&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:146: Operator NEQCASE expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:161: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:190: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r228&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:75: Operator DIV expects 64 bits on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:66: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r229&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:93: Operator GTE expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:257: Operator GTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:219: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h2c&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:241: Operator XOR expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:250: Operator ADD expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:308: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r146&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:332: Operator MODDIV expects 18 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:324: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:358: Operator XOR expects 19 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-589" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:589</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-590" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:590</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-590" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:590</a>:13: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h3e9&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:591</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:591</a>:25: Operator SUB expects 24 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-591" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:591</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:592</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-592" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:592</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:593</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:593</a>:28: Operator ADD expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-593" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:593</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:167: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h583a&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:167: Operator ADD expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:192: Operator LTE expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:114: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:140: Operator NOT expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:97: Operator MODDIV expects 5 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:97: Operator MODDIV expects 5 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:106: Operator NEQ expects 5 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:24: Operator XOR expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-594" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:594</a>:12: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-595" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:595</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-595" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:595</a>:12: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:39: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:82: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;h46be&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:82: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;14&#39;h16f3&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:95: Operator GT expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:119: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r168&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:177: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1b&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:148: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:200: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:212: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h577&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:212: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;27&#39;h5dbd&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:250: Operator NEQCASE expects 22 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h9d1&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:352: Operator LT expects 22 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:264: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:276: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h101a&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:276: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h31a9&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:299: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h4b&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:299: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;26&#39;h63f8&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:404: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h2d6f&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:404: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h4fde&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:429: Operator LTE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hb&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:465: Operator LT expects 18 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h76&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:456: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:362: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:372: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:384: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:449: Operator OR expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:127: Operator EQCASE expects 27 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:502: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;26&#39;h3743&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:537: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h66&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:551: Operator AND expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:564: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MUL generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:569: Operator NEGATE expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r57&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:516: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:509: Operator NEGATE expects 17 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:612: Operator LTE expects 4 bits on the LHS, but LHS&#39;s VARREF &#39;r159&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:636: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:667: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;10&#39;h2dc&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:653: Operator EQCASE expects 5 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:644: Operator NEQ expects 14 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:688: Operator EQCASE expects 8 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:724: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h416f&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:741: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:751: Operator ADD expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:103: Operator DIV expects 11 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:111: Operator MODDIV expects 11 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:482: Operator XOR expects 11 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:703: Operator GTE expects 11 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:39: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s CONST &#39;6&#39;h9&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:39: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r99&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:65: Operator ADD expects 28 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:776: Operator XOR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-596" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:596</a>:12: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>:22: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h11&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>:22: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;h99d&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-597" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:597</a>:12: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-598" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:598</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-598" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:598</a>:13: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-599" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:599</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-599" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:599</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;h6ed&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:600</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-600" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:600</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:601</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-601" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:601</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-602" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:602</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:603</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:603</a>:27: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r42&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-603" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:603</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s DIV generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:60: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:104: Operator NEQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h6f4&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:166: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h6bf&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:179: Operator AND expects 30 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:191: Operator DIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h637d&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:204: Operator GT expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r209&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:242: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;22&#39;h3516&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:272: Operator GTE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h49d&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:281: Operator XOR expects 17 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:242: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s CONST &#39;11&#39;h405&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:242: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;6&#39;h5&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:261: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:86: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h36&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:117: Operator AND expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:117: Operator AND expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:213: Operator ADD expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:297: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:60: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:75: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:43: Operator GT expects 27 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:29: Operator LTE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:309: Operator AND expects 19 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:350: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r146&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:365: Operator SUB expects 30 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h1ccc&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:373: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:407: Operator AND expects 26 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:407: Operator AND expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:427: Operator DIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h59d6&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:440: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:478: Operator DIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h3bb&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:496: Operator NOT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h2582&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:516: Operator GT expects 20 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:330: Operator AND expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:547: Operator GTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h5a98&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:556: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MUL generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:579: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:588: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:623: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:660: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:673: Operator SUB expects 64 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;hc97&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:687: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:606: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:643: Operator NOT expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:12: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-605" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:605</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-605" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:605</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:606</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-606" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:606</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;he64&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:31: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r138&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:70: Operator LTE expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:42: Operator EQ expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:58: Operator MODDIV expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:82: Operator GT expects 31 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:112: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:122: Operator LTE expects 2 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:171: Operator NOT expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:204: Operator ADD expects 31 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h5cda&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:204: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:225: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:233: Operator EQ expects 11 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:267: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:245: Operator OR expects 25 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:252: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:252: Operator DIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r77&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:188: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:317: Operator LT expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:300: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h507&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:309: Operator LT expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:379: Operator EQ expects 6 bits on the RHS, but RHS&#39;s VARREF &#39;r159&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:332: Operator NEGATE expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:370: Operator AND expects 10 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:434: Operator XOR expects 24 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h4868&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:420: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:451: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h425&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:481: Operator LTE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h73b3&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:494: Operator GTE expects 5 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:523: Operator OR expects 24 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h81f&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:509: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:552: Operator GTE expects 31 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h66&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:562: Operator NEQ expects 21 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:504: Operator SUB expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:504: Operator SUB expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:584: Operator OR expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:614: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;9&#39;he4&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:463: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:624: Operator OR expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:654: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:654: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h2af&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:131: Operator OR expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:131: Operator OR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h7c7b&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:31: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:278: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:401: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:401: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:726: Operator NEQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:718: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r214&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:718: Operator XOR expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:742: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r12&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:750: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:20: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:49: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:62: Operator AND expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h12d7&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:74: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h300a&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:49: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:40: Operator SUB expects 25 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:87: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h46&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:152: Operator ADD expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:193: Operator EQ expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:210: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h40&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:230: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h3&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:202: Operator GT expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:241: Operator ADD expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:263: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h1a0c&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:118: Operator NOT expects 8 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:177: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:314: Operator EQ expects 6 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:305: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:359: Operator LT expects 14 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h15&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:283: Operator ADD expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:293: Operator ADD expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r220&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:293: Operator ADD expects 28 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:326: Operator AND expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:20: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-608" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:608</a>:12: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s COND generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:609</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:609</a>:18: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;32&#39;h3419&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-609" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:609</a>:13: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-610" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:610</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-610" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:610</a>:12: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h3cbd&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:611</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-611" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:611</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:612</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:612</a>:20: Operator LTE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-612" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:612</a>:12: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-613" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:613</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-613" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:613</a>:13: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>:21: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>:30: Operator LTE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>:43: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>:52: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-614" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:614</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>:43: Operator LTE expects 14 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>:27: Operator OR expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>:27: Operator OR expects 29 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-615" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:615</a>:12: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s AND generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>:33: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>:33: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>:42: Operator AND expects 30 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>:42: Operator AND expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r231&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-616" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:616</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:50: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h4b&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:62: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:44: Operator XOR expects 28 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:76: Operator LT expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:140: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MUL generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:150: Operator AND expects 16 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h17&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:140: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:162: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:173: Operator EQ expects 16 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:242: Operator GTE expects 7 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h4&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:221: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h3972&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:233: Operator EQ expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:311: Operator LT expects 17 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h36b&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:297: Operator NEQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:323: Operator DIV expects 31 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:262: Operator SUB expects 28 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2a&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:274: Operator ADD expects 28 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h768d&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:288: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:205: Operator EQ expects 15 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:396: Operator LT expects 15 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;hd&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:419: Operator XOR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:427: Operator LT expects 20 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:457: Operator LT expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:517: Operator NOT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:509: Operator EQ expects 19 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:549: Operator ADD expects 17 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:102: Operator DIV expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:102: Operator DIV expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:338: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:404: Operator ADD expects 28 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:435: Operator OR expects 28 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:442: Operator XOR expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:442: Operator XOR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:468: Operator SUB expects 28 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:631: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;13&#39;h1fa9&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:631: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:619: Operator AND expects 19 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:586: Operator ADD expects 18 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:669: Operator OR expects 18 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:679: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:568: Operator XOR expects 22 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:568: Operator XOR expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:741: Operator OR expects 10 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:748: Operator OR expects 10 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h8&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:756: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:820: Operator DIV expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:832: Operator ADD expects 24 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h647&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:854: Operator LT expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r138&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:911: Operator NEGATE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:884: Operator OR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h1d84&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:893: Operator SUB expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:905: Operator OR expects 28 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:864: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:949: Operator GTE expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:997: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r103&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:992: Operator GT expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:940: Operator XOR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:980: Operator AND expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1010: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:967: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r99&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1028: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NOT generates 32 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1051: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r64&#39; generates 29 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1051: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1059: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h31eb&#39; generates 18 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1089: Operator DIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1089: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 16 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1098: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1040: Operator SUB expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1117: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r3&#39; generates 2 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1133: Operator GTE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h119&#39; generates 9 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1160: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;20&#39;hf4b&#39; generates 20 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1206: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h480&#39; generates 16 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1179: Operator GT expects 64 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h394b&#39; generates 16 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1160: Operator COND expects 24 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1238: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 24 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1238: Operator COND expects 22 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r136&#39; generates 12 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1257: Operator EQCASE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h2f0a&#39; generates 14 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1271: Operator LTE expects 28 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1125: Operator MODDIV expects 24 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1125: Operator MODDIV expects 24 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1279: Operator MODDIV expects 24 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:721: Operator GTE expects 30 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:761: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:779: Operator DIV expects 30 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:39: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;28&#39;heb&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:66: Operator GTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h18bc&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:106: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:54: Operator OR expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:54: Operator OR expects 21 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:39: Operator COND expects 21 bits on the Conditional False, but Conditional False&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:114: Operator SUB expects 21 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:121: Operator OR expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:26: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:21: Operator XOR expects 30 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-618" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:618</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-619" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:619</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-619" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:619</a>:12: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:39: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:39: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r46&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:47: Operator LTE expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:73: Operator XOR expects 15 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:64: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s XOR generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:167: Operator GT expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:182: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:159: Operator ADD expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:159: Operator ADD expects 13 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:208: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:220: Operator SUB expects 29 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h5199&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:208: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;22&#39;h2db7&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:141: Operator NEGATE expects 25 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:249: Operator LT expects 25 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h6a8e&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:123: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r165&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:123: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:19: Operator DIV expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:95: Operator DIV expects 18 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:95: Operator DIV expects 18 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-621" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:621</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-621" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:621</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:622</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:622</a>:30: Operator DIV expects 12 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;hb9&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-622" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:622</a>:13: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-623" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:623</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-623" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:623</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h7f7c&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:33: Operator LT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h493&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:44: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:58: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h148b&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:85: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r198&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:134: Operator OR expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:141: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:175: Operator GTE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;hca5&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:111: Operator NOT expects 3 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:192: Operator MODDIV expects 3 bits on the RHS, but RHS&#39;s VARREF &#39;r6&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:198: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:210: Operator ADD expects 32 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h16&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:246: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r13&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:277: Operator DIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;hc6a&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:306: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h20&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:329: Operator GT expects 12 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h15a&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:340: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;16&#39;h4261&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:353: Operator GT expects 5 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:424: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:436: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:362: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:371: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:385: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r99&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:397: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h2093&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:397: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hd5&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:409: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r234&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:418: Operator AND expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:306: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:451: Operator GTE expects 3 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:77: Operator LT expects 7 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:21: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-624" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:624</a>:13: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:625</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-625" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:625</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r57&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-626" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:626</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-626" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:626</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;26&#39;h5f9c&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-627" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:627</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-627" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:627</a>:13: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;5&#39;h2&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-628" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:628</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-628" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:628</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-629" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:629</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-630" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:630</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-630" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:630</a>:11: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h2d05&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>:83: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>:97: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-631" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:631</a>:70: Operator MODDIV expects 27 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-632" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:632</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-632" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:632</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r143&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>:22: Operator OR expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>:22: Operator OR expects 22 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h3217&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>:41: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>:60: Operator EQCASE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>:51: Operator NEQ expects 8 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-633" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:633</a>:12: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>:35: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;he&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>:21: Operator XOR expects 20 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>:48: Operator GTE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1b72&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-634" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:634</a>:12: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:635</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:635</a>:38: Operator SUB expects 14 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-635" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:635</a>:38: Operator SUB expects 14 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h189&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-636" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:636</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-636" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:636</a>:13: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:637</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-637" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:637</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:638</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-638" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:638</a>:13: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-639" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:639</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-640" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:640</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-640" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:640</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:58: Operator EQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:67: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:99: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:117: Operator LT expects 31 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:99: Operator COND expects 7 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:134: Operator XOR expects 7 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:177: Operator NEQCASE expects 29 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:187: Operator LTE expects 20 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:224: Operator LTE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:232: Operator DIV expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:258: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:270: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NOT generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:248: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:258: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:299: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:240: Operator ADD expects 6 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:240: Operator ADD expects 6 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:408: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h3f&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:478: Operator SUB expects 31 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3871&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:499: Operator DIV expects 31 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;had&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:499: Operator DIV expects 31 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;ha&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:508: Operator AND expects 21 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:508: Operator AND expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r192&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:519: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:438: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:446: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:372: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h3160&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:372: Operator XOR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r59&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:389: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:420: Operator XOR expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:420: Operator XOR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:557: Operator ADD expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:557: Operator ADD expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:321: Operator MODDIV expects 17 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:321: Operator MODDIV expects 17 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:359: Operator XOR expects 17 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:197: Operator MODDIV expects 18 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-641" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:641</a>:197: Operator MODDIV expects 18 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-642" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:642</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-642" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:642</a>:13: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:643</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-643" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:643</a>:13: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r132&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>:37: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r107&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>:37: Operator XOR expects 64 bits on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-644" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:644</a>:13: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s AND generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:645</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-645" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:645</a>:12: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>:23: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h3eb9&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>:36: Operator NEQCASE expects 9 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>:46: Operator LT expects 12 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-646" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:646</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:19: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:105: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:120: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:132: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h11&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:132: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:151: Operator DIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h37a&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:193: Operator EQCASE expects 8 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:63: Operator LTE expects 13 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h26&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:85: Operator NEGATE expects 13 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:243: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:38: Operator ADD expects 29 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-647" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:647</a>:38: Operator ADD expects 29 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:648</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-648" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:648</a>:12: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s NOT generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:42: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h73f&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:59: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r187&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:86: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h4125&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:96: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r85&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:103: Operator EQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r13&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:160: Operator ADD expects 23 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h28f2&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:126: Operator AND expects 23 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h47f0&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:134: Operator MODDIV expects 23 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:178: Operator GTE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:42: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:42: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:268: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h272f&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:340: Operator DIV expects 9 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:350: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:362: Operator SUB expects 26 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h637d&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:350: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:330: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s COND generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:298: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:395: Operator AND expects 14 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;haf&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:407: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:456: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h32c1&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:467: Operator SUB expects 9 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:456: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SUB generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:415: Operator AND expects 9 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:434: Operator LTE expects 9 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:496: Operator LTE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:536: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:569: Operator GTE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;hffb&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:514: Operator XOR expects 28 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:542: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h190e&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:581: Operator ADD expects 28 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:593: Operator OR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h3a46&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:593: Operator OR expects 28 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:615: Operator MODDIV expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:242: Operator GT expects 27 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:256: Operator ADD expects 27 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:655: Operator EQCASE expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r117&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:664: Operator AND expects 12 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:671: Operator AND expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:735: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:754: Operator AND expects 26 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h3fc&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:808: Operator LT expects 31 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;hb26&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:784: Operator ADD expects 18 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h2f&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:843: Operator GTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3161&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:727: Operator ADD expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r161&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:766: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:766: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:701: Operator NEQCASE expects 16 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:923: Operator ADD expects 24 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h649&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:928: Operator NEGATE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r187&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:903: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h390&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:949: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:949: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h40eb&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:889: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:978: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h49d9&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1004: Operator EQ expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1049: Operator GT expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r110&#39; generates 23 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1068: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:986: Operator AND expects 18 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1013: Operator DIV expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1061: Operator ADD expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1061: Operator ADD expects 18 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1080: Operator LTE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1178: Operator LT expects 5 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1169: Operator EQ expects 25 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1203: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r87&#39; generates 27 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1213: Operator SUB expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1256: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1148: Operator DIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h754e&#39; generates 23 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1148: Operator DIV expects 26 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h28&#39; generates 6 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1136: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1190: Operator AND expects 26 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1223: Operator SUB expects 26 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1268: Operator ADD expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1268: Operator ADD expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:1102: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 26 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:684: Operator DIV expects 10 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:684: Operator DIV expects 10 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-649" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:649</a>:631: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:650</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:650</a>:23: Operator NEQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h83d&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-650" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:650</a>:11: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-651" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:651</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-651" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:651</a>:13: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;15&#39;h6f76&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-652" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:652</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-652" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:652</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-653" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:653</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-653" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:653</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r203&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:67: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h323&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:146: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:136: Operator EQCASE expects 9 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:105: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h18c8&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:105: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h2554&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:125: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:91: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:91: Operator DIV expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:167: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:67: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NOT generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:180: Operator OR expects 30 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:192: Operator LTE expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r151&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:211: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r137&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:237: Operator GTE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;hbdc&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:275: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3d&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:203: Operator LT expects 25 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:218: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:211: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:37: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:45: Operator EQ expects 64 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:26: Operator NEQ expects 21 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:307: Operator NEGATE expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r229&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-654" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:654</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:655</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-655" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:655</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-656" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:656</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-656" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:656</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h357d&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-657" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:657</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-657" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:657</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>:25: Operator LTE expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>:34: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-658" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:658</a>:12: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:21: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r152&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:32: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:44: Operator GT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h6ca4&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:74: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h1214&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:32: Operator COND expects 3 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:63: Operator NEQ expects 3 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-659" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:659</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-660" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:660</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-660" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:660</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6d44&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-661" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:661</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-661" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:661</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h180&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>:21: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>:21: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-662" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:662</a>:21: Operator COND expects 29 bits on the Conditional False, but Conditional False&#39;s CONST &#39;23&#39;h3844&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:663</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-663" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:663</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h1b&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>:20: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>:25: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>:20: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-664" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:664</a>:39: Operator NEGATE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:665</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-665" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:665</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-666" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:666</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-666" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:666</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;5&#39;h3&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:24: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:33: Operator GTE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h9&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:45: Operator LT expects 14 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:74: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:152: Operator NEQCASE expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:65: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:74: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s CONST &#39;20&#39;h1b7c&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:94: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:94: Operator ADD expects 64 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h6013&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:116: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:136: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:142: Operator NOT expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:163: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r40&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:34: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;26&#39;h562a&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:34: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:75: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:83: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:93: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r206&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:83: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s DIV generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:110: Operator LT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:75: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:75: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:124: Operator XOR expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:124: Operator XOR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h4aae&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:42: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:19: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-668" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:668</a>:155: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:669</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:669</a>:18: Operator AND expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-669" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:669</a>:12: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s AND generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:26: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h4196&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:103: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h3f71&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:103: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:90: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:134: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:184: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:184: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h6&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:124: Operator DIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:124: Operator DIV expects 26 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:213: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;26&#39;h3874&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:255: Operator MODDIV expects 18 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h36c&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:266: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:275: Operator LTE expects 3 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:321: Operator GT expects 23 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:241: Operator SUB expects 15 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:334: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:421: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:421: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h2ec&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:444: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h6da1&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:410: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s ADD generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:459: Operator LTE expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:404: Operator OR expects 2 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:404: Operator OR expects 2 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:376: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s DIV generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:79: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h3ba0&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:113: Operator SUB expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:226: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:361: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:371: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:66: Operator NEQ expects 17 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:57: Operator NEQ expects 13 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:483: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:43: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:50: Operator LT expects 16 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:64: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r53&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:97: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;7&#39;h1a&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:127: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h3871&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:155: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h69c9&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:168: Operator GTE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4e98&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:110: Operator DIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h60e7&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:122: Operator DIV expects 26 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:97: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:183: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:198: Operator EQCASE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h11&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:209: Operator EQ expects 27 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:218: Operator DIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h7&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:231: Operator GT expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:279: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r245&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:311: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r169&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:311: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;18&#39;h2377&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:336: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;hf5c&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:336: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;21&#39;h6ee0&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:349: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:301: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:386: Operator GTE expects 16 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h54&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:410: Operator GTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h793b&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:437: Operator GT expects 27 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h7718&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:461: Operator EQ expects 12 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h3&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:493: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h2856&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:472: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:560: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NOT generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:575: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:575: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:593: Operator EQ expects 5 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:75: Operator GTE expects 23 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:604: Operator XOR expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:635: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:645: Operator EQ expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:701: Operator NEQCASE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:714: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:669: Operator LT expects 14 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:753: Operator GTE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h1c&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:745: Operator NEQ expects 2 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:736: Operator NEQ expects 9 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:764: Operator OR expects 9 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:773: Operator XOR expects 9 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:807: Operator ADD expects 22 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h4f4&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:818: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:818: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r190&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:827: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:33: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:624: Operator NEQCASE expects 12 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:858: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:921: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:932: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h26b&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:932: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h39&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:942: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:960: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:997: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1048: Operator GTE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h498&#39; generates 11 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1060: Operator NEQCASE expects 13 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:997: Operator COND expects 7 bits on the Conditional True, but Conditional True&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:997: Operator COND expects 7 bits on the Conditional False, but Conditional False&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1092: Operator NEQCASE expects 15 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:876: Operator DIV expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1140: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h5377&#39; generates 31 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1149: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1168: Operator NEQCASE expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1160: Operator GT expects 17 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1197: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1251: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1664&#39; generates 13 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1186: Operator GTE expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1285: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h56&#39; generates 7 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1285: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h1b&#39; generates 5 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1304: Operator EQ expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1336: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h15c7&#39; generates 22 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1345: Operator XOR expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r210&#39; generates 6 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1336: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s XOR generates 30 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1378: Operator OR expects 31 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h12&#39; generates 6 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1378: Operator OR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1435: Operator AND expects 31 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h7be5&#39; generates 28 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1560: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h5235&#39; generates 19 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1572: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h3511&#39; generates 19 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1546: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 32 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1178: Operator COND expects 23 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1274: Operator OR expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1462: Operator ADD expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1462: Operator ADD expects 23 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h1d47&#39; generates 17 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1483: Operator AND expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1149: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 23 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1614: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r15&#39; generates 26 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1664: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1720: Operator LTE expects 15 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1741: Operator EQ expects 14 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1664: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s CONST &#39;8&#39;h32&#39; generates 8 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1683: Operator ADD expects 10 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1703: Operator MODDIV expects 10 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1732: Operator NEQ expects 10 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1627: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1607: Operator OR expects 13 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1595: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 13 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1811: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h3c00&#39; generates 30 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1811: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1863: Operator GT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1b1&#39; generates 9 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1897: Operator DIV expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1897: Operator DIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h38aa&#39; generates 25 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1799: Operator ADD expects 22 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1823: Operator DIV expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1831: Operator EQCASE expects 22 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1913: Operator NEQ expects 17 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1780: Operator XOR expects 8 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:1770: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s XOR generates 8 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-671" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:671</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:672</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-672" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:672</a>:12: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;8&#39;h46&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:19: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r45&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:60: Operator LTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:78: Operator LTE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h4d70&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:134: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h50f&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:134: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h6d05&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:108: Operator EQ expects 31 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:99: Operator EQ expects 12 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:69: Operator SUB expects 28 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:91: Operator XOR expects 28 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:91: Operator XOR expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:206: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h66&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:219: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h2117&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:219: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h15&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:230: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s CONST &#39;14&#39;h2f50&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:249: Operator GT expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:257: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:185: Operator OR expects 20 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:156: Operator EQ expects 9 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:166: Operator MODDIV expects 9 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:316: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;18&#39;h58fb&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:335: Operator LTE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h4843&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:369: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;7&#39;h30&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:403: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h7ef&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:403: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;18&#39;hef9&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:427: Operator LT expects 28 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h15a7&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:316: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:369: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s CONST &#39;13&#39;h163e&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:369: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s CONST &#39;8&#39;hb2&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:391: Operator AND expects 30 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:464: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:471: Operator GT expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r41&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:486: Operator LTE expects 18 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h6b6e&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:444: Operator SUB expects 9 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:454: Operator SUB expects 9 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:285: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SUB generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:503: Operator AND expects 8 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:503: Operator AND expects 8 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:521: Operator LT expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;r6&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:28: Operator GT expects 2 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:571: Operator LTE expects 24 bits on the RHS, but RHS&#39;s VARREF &#39;r157&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:557: Operator NEQCASE expects 4 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:547: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:539: Operator OR expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:582: Operator ADD expects 17 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:582: Operator ADD expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:19: Operator COND expects 17 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:107: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;12&#39;h954&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:140: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:151: Operator NEQCASE expects 19 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1b3&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:117: Operator OR expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:117: Operator OR expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:180: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h4592&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:218: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h242&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:264: Operator LTE expects 2 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:94: Operator OR expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:235: Operator GTE expects 31 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:285: Operator EQ expects 6 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:345: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r141&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:376: Operator XOR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:320: Operator SUB expects 29 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h412&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:327: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:406: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MUL generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:426: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:453: Operator LT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:445: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:445: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:418: Operator OR expects 31 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:406: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:499: Operator EQCASE expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:532: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:532: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:28: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h6078&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:51: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:51: Operator SUB expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:83: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:509: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:544: Operator XOR expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:544: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r179&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:13: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:675</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:675</a>:47: Operator XOR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h40c&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-675" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:675</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-676" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:676</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-676" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:676</a>:25: Operator NEGATE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h18&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>:39: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;25&#39;h3a96&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>:21: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r243&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>:64: Operator OR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h1425&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-677" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:677</a>:13: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>:22: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r217&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>:22: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r223&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>:41: Operator ADD expects 26 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-678" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:678</a>:12: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:679</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:679</a>:28: Operator GTE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-679" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:679</a>:21: Operator OR expects 5 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:680</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:680</a>:21: Operator DIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r210&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-680" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:680</a>:21: Operator DIV expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:681</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-681" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:681</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-682" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:682</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-682" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:682</a>:13: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>:25: Operator EQ expects 14 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h62a&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>:35: Operator SUB expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>:42: Operator XOR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h49b&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>:54: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-683" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:683</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:57: Operator SUB expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:65: Operator GTE expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:82: Operator ADD expects 13 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:112: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:135: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h116b&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:179: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:196: Operator NEQ expects 10 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:319: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;13&#39;h1bc2&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:305: Operator GTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:319: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s CONST &#39;12&#39;h85d&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:341: Operator DIV expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:288: Operator NEQCASE expects 15 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:280: Operator ADD expects 27 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:353: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:375: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:420: Operator GTE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h1d1c&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:407: Operator LTE expects 24 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:383: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:433: Operator SUB expects 31 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:472: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r239&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:456: Operator LTE expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:206: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:243: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h166&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:250: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:250: Operator XOR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4c0a&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:353: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:353: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r117&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:493: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r175&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:502: Operator EQCASE expects 10 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:523: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:566: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:575: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:584: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:599: Operator LTE expects 18 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:607: Operator LT expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:616: Operator GT expects 22 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:623: Operator XOR expects 22 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:514: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:554: Operator NOT expects 29 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-684" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:684</a>:12: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-685" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:685</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-685" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:685</a>:12: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r60&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:686</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-686" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:686</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:687</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-687" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:687</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h5cb0&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:51: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:75: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;30&#39;h2570&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:100: Operator LTE expects 11 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:123: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;20&#39;h333a&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:111: Operator GT expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:123: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:143: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s CONST &#39;8&#39;he0&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:163: Operator MODDIV expects 30 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h63a&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:163: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h22bd&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:175: Operator SUB expects 30 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h78c&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:198: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r152&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:206: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r232&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:220: Operator GTE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h28d5&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:284: Operator GTE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h6&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:75: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:75: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:244: Operator ADD expects 20 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;hdd9&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:233: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h2ab9&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:276: Operator DIV expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:276: Operator DIV expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:206: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:314: Operator LTE expects 20 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:332: Operator NEGATE expects 20 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:363: Operator MODDIV expects 5 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:51: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:39: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:393: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:25: Operator EQ expects 22 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-688" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:688</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:70: Operator LTE expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:28: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:28: Operator XOR expects 64 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:79: Operator OR expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:96: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:127: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r228&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-689" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:689</a>:12: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-690" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:690</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-690" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:690</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r113&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:691</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-691" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:691</a>:12: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:692</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-692" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:692</a>:13: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:693</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-693" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:693</a>:12: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>:34: Operator XOR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3a77&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>:34: Operator XOR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-694" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:694</a>:12: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:20: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;hce0&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:41: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r32&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:73: Operator LT expects 22 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:118: Operator DIV expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r137&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:129: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s DIV generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:129: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:140: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:150: Operator NEQ expects 6 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:92: Operator EQ expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:34: Operator XOR expects 19 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:41: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:41: Operator COND expects 19 bits on the Conditional False, but Conditional False&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:172: Operator OR expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r220&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-695" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:695</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-696" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:696</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-696" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:696</a>:13: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:697</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:697</a>:29: Operator ADD expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r24&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-697" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:697</a>:29: Operator ADD expects 29 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h16e&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:698</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:698</a>:27: Operator ADD expects 27 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-698" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:698</a>:12: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:699</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-699" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:699</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s NOT generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-700" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:700</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-700" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:700</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h75f&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-701" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:701</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-701" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:701</a>:18: Operator NEGATE expects 12 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h18&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:702</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-702" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:702</a>:13: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-703" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:703</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-703" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:703</a>:13: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-704" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:704</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-705" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:705</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:706</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-706" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:706</a>:28: Operator LT expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:125: Operator LT expects 18 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h82&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:137: Operator XOR expects 25 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:202: Operator MODDIV expects 29 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h22&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:213: Operator GTE expects 21 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:245: Operator GT expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r232&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:59: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3306&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:87: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h67f&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:107: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:163: Operator SUB expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:257: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r5&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:272: Operator NEQCASE expects 5 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:29: Operator LTE expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-707" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:707</a>:13: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:708</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-708" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:708</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;h1f5&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:709</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-709" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:709</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r6&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:710</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-710" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:710</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>:26: Operator GTE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h7bb7&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>:39: Operator AND expects 22 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-711" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:711</a>:13: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s AND generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>:21: Operator SUB expects 25 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>:21: Operator SUB expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-712" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:712</a>:29: Operator ADD expects 25 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h583&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>:29: Operator LT expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>:20: Operator EQ expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-713" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:713</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-714" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:714</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-714" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:714</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:40: Operator LT expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:79: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:115: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r26&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:122: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:122: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r39&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:61: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:91: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h3c7a&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:91: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:145: Operator GTE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:137: Operator OR expects 31 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:184: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;hc&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:193: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h150d&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:206: Operator NEQCASE expects 5 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:20: Operator DIV expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r78&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-715" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:715</a>:25: Operator NOT expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:21: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:141: Operator ADD expects 17 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:105: Operator NEGATE expects 29 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h56d&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:119: Operator OR expects 29 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:192: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h2857&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:205: Operator DIV expects 10 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:205: Operator DIV expects 10 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:229: Operator LTE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;hdf7&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:241: Operator EQ expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:250: Operator OR expects 10 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:214: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:259: Operator GT expects 15 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:83: Operator GTE expects 64 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:361: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h2b&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:361: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;4&#39;he&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:296: Operator DIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r118&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:320: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:440: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:491: Operator NEQ expects 25 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h2ff&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:503: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:440: Operator COND expects 13 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:479: Operator OR expects 13 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:519: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:528: Operator GT expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r108&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:551: Operator OR expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r0&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:538: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:57: Operator EQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h10fb&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:581: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:609: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r225&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:609: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:638: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:571: Operator EQ expects 27 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:581: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:617: Operator SUB expects 27 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:638: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s CONST &#39;14&#39;h2bb1&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:638: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:660: Operator OR expects 9 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:13: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:33: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:33: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:60: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:105: Operator LTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r110&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:74: Operator NEQCASE expects 16 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:88: Operator NOT expects 16 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-717" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:717</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-718" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:718</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-718" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:718</a>:11: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h16e0&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:719</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-719" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:719</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r147&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-720" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:720</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-720" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:720</a>:13: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:721</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-721" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:721</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>:25: Operator LTE expects 25 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h2de&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>:38: Operator AND expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r188&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>:47: Operator LT expects 4 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-722" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:722</a>:13: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:43: Operator AND expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:51: Operator EQ expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:62: Operator DIV expects 15 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:74: Operator OR expects 15 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:83: Operator GT expects 15 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;had2&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:113: Operator NEQCASE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h1b&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:179: Operator ADD expects 30 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:157: Operator OR expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:200: Operator DIV expects 10 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:213: Operator NEQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:233: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:233: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h7e5a&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:256: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:294: Operator LT expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:286: Operator LT expects 17 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:278: Operator OR expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:309: Operator OR expects 6 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:246: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:319: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;15&#39;h789&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:94: Operator AND expects 27 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:102: Operator AND expects 27 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-723" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:723</a>:12: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:724</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-724" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:724</a>:13: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:725</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-725" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:725</a>:13: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h69ae&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-726" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:726</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-726" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:726</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:727</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-727" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:727</a>:12: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-728" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:728</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-728" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:728</a>:12: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:21: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r97&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:42: Operator GTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h463&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:50: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:68: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:79: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h15&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:150: Operator EQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h37&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:164: Operator SUB expects 26 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:173: Operator AND expects 26 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h25&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:130: Operator NEQCASE expects 2 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:216: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r128&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:241: Operator GT expects 15 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:248: Operator EQ expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:230: Operator NEGATE expects 3 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:216: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:285: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r17&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:295: Operator GT expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:113: Operator NOT expects 12 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:208: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:306: Operator ADD expects 26 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:315: Operator XOR expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r139&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:323: Operator DIV expects 26 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:342: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s MUL generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:342: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;29&#39;h6f45&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:377: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h3fb7&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:429: Operator LTE expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:419: Operator NEQ expects 3 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:486: Operator XOR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h2e65&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:498: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h56&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:509: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:544: Operator EQ expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:566: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h2620&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:566: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:590: Operator GTE expects 22 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;hb60&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:530: Operator EQCASE expects 8 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:666: Operator LTE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1a&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:712: Operator LTE expects 4 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:696: Operator LT expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r206&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:704: Operator ADD expects 19 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:391: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:465: Operator XOR expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:465: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:521: Operator ADD expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:649: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:649: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:657: Operator OR expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:688: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:729: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r34&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:741: Operator OR expects 32 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:766: Operator NOT expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:822: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r53&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:365: Operator XOR expects 3 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:817: Operator MODDIV expects 3 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:837: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s XOR generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:845: Operator EQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:877: Operator GT expects 3 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:935: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:985: Operator NEQCASE expects 7 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:976: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1009: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;5&#39;h14&#39; generates 5 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1009: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s CONST &#39;9&#39;h1f&#39; generates 9 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1009: Operator COND expects 27 bits on the Conditional False, but Conditional False&#39;s CONST &#39;21&#39;h5421&#39; generates 21 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1041: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s AND generates 27 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1041: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 32 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1104: Operator GT expects 28 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;hca5&#39; generates 19 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1091: Operator NEQCASE expects 20 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1079: Operator AND expects 7 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1079: Operator AND expects 7 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1119: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 7 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:935: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:935: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1143: Operator EQCASE expects 2 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:905: Operator COND expects 21 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:1163: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;15&#39;h3aa5&#39; generates 15 bits.
                                                                                                : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:837: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:356: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h50d3&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-730" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:730</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-730" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:730</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-731" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:731</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-731" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:731</a>:13: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;h818&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:38: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:38: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h2bd&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:23: Operator GTE expects 13 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:65: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;12&#39;h778&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:73: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:82: Operator EQ expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:115: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:104: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:98: Operator LTE expects 20 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:169: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:202: Operator LT expects 19 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6246&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:164: Operator XOR expects 12 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:189: Operator EQ expects 12 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:265: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;10&#39;h31a&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:358: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;hc41&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:310: Operator NOT expects 29 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h4fd6&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:371: Operator OR expects 29 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:380: Operator AND expects 29 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2d&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:380: Operator AND expects 29 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h64&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:303: Operator MODDIV expects 5 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:404: Operator LTE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:417: Operator OR expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:394: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s OR generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:287: Operator GT expects 14 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:429: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r169&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:278: Operator NEQ expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:439: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:265: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:476: Operator XOR expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:53: Operator OR expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:65: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:65: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:232: Operator XOR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r0&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:461: Operator XOR expects 20 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-732" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:732</a>:461: Operator XOR expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:47: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;6&#39;h27&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:56: Operator AND expects 25 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:77: Operator OR expects 25 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h25&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:77: Operator OR expects 25 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h1ec&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:124: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h5965&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:136: Operator LT expects 31 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:156: Operator NEQCASE expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:196: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;10&#39;h7d&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:47: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:47: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r223&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:96: Operator OR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h65e1&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:186: Operator DIV expects 64 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:206: Operator XOR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:216: Operator AND expects 15 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:228: Operator XOR expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:268: Operator EQ expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:276: Operator GT expects 2 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:25: Operator SUB expects 5 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:304: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SUB generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:304: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h3aa2&#39; generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:317: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:335: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:364: Operator GTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:392: Operator LT expects 25 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:413: Operator LT expects 24 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:355: Operator AND expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:421: Operator DIV expects 25 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:421: Operator DIV expects 25 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:452: Operator EQCASE expects 18 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1971&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:438: Operator LTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r98&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:466: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:474: Operator OR expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r188&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:335: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-733" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:733</a>:335: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:54: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:46: Operator EQ expects 23 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:63: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h1d5d&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:35: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:117: Operator OR expects 16 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:94: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:28: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:89: Operator AND expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:89: Operator AND expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:19: Operator DIV expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-734" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:734</a>:19: Operator DIV expects 14 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-735" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:735</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-735" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:735</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-736" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:736</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-736" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:736</a>:24: Operator AND expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:48: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r230&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:67: Operator SUB expects 10 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hca&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:48: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NOT generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:79: Operator AND expects 29 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:101: Operator LTE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:112: Operator EQ expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:135: Operator GTE expects 7 bits on the RHS, but RHS&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:182: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:144: Operator GT expects 26 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:153: Operator SUB expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:182: Operator COND expects 26 bits on the Conditional True, but Conditional True&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:201: Operator OR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h2f73&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:201: Operator OR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h3e87&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:251: Operator GT expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:239: Operator EQCASE expects 24 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:216: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:216: Operator MODDIV expects 16 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:122: Operator SUB expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:272: Operator DIV expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:272: Operator DIV expects 30 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:320: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:374: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h176&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:386: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:460: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:474: Operator NEQ expects 6 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:527: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r168&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:527: Operator DIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r149&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:496: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MUL generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:329: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:343: Operator AND expects 24 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h16f4&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:483: Operator XOR expects 24 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:491: Operator SUB expects 24 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:543: Operator OR expects 64 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:550: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:560: Operator EQ expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r250&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:569: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:584: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s COND generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:584: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h1880&#39; generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-738" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:738</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-738" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:738</a>:12: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-739" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:739</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-740" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:740</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-740" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:740</a>:13: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h254b&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:741</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:741</a>:24: Operator XOR expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-741" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:741</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:742</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:742</a>:21: Operator NEQ expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-742" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:742</a>:30: Operator XOR expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:25: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;25&#39;hb1f&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:109: Operator GT expects 21 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:89: Operator OR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h4f79&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:101: Operator XOR expects 26 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:142: Operator DIV expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:59: Operator DIV expects 28 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h2&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:67: Operator GT expects 28 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:191: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h2a8c&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:191: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:211: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r172&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:219: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:219: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:46: Operator OR expects 23 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:168: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r33&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:229: Operator XOR expects 23 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:245: Operator EQ expects 8 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:279: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;13&#39;hccb&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:292: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:325: Operator EQ expects 29 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h2588&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:311: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:354: Operator GT expects 24 bits on the RHS, but RHS&#39;s CONST &#39;22&#39;h5f23&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:373: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:393: Operator MODDIV expects 18 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:408: Operator XOR expects 18 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:292: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:267: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h1aaa&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:279: Operator COND expects 26 bits on the Conditional False, but Conditional False&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:421: Operator LTE expects 3 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:432: Operator SUB expects 3 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:25: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-743" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:743</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-744" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:744</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-744" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:744</a>:12: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:37: Operator NEGATE expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:103: Operator GTE expects 21 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:81: Operator NEQ expects 12 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:131: Operator LTE expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r38&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:70: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:62: Operator GT expects 23 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:178: Operator GTE expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:205: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:213: Operator LTE expects 12 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:247: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:264: Operator LTE expects 64 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:231: Operator SUB expects 9 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:276: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:285: Operator SUB expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:276: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SUB generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:302: Operator NEQ expects 30 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h0&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:332: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r33&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:22: Operator LTE expects 24 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:434: Operator EQ expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:345: Operator ADD expects 64 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:385: Operator SUB expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:385: Operator SUB expects 64 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-745" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:745</a>:13: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s AND generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:53: Operator LTE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r231&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:115: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:142: Operator LT expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:134: Operator GT expects 11 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:158: Operator LTE expects 20 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:62: Operator COND expects 16 bits on the Conditional True, but Conditional True&#39;s CONST &#39;12&#39;h7e7&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:62: Operator COND expects 16 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:195: Operator LT expects 16 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:221: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h1&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:221: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;7&#39;h52&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:251: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;h2fa&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:283: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:265: Operator ADD expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:277: Operator GTE expects 23 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:305: Operator GTE expects 22 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:243: Operator OR expects 27 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:315: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h7209&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:232: Operator NEQCASE expects 2 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:348: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r243&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:371: Operator GT expects 12 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h110&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:387: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r102&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:185: Operator MODDIV expects 14 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:203: Operator OR expects 14 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:329: Operator SUB expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:340: Operator MODDIV expects 14 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:360: Operator AND expects 14 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:381: Operator EQ expects 14 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:399: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:25: Operator XOR expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-746" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:746</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:747</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-747" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:747</a>:12: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r135&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-748" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:748</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-748" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:748</a>:12: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:749</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-749" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:749</a>:13: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;13&#39;h807&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-750" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:750</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-750" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:750</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:751</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-751" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:751</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:752</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-752" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:752</a>:12: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-753" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:753</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-753" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:753</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;8&#39;h67&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-754" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:754</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-754" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:754</a>:13: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:755</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:755</a>:18: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r55&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-755" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:755</a>:13: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>:31: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>:31: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r154&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>:21: Operator EQ expects 27 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-756" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:756</a>:13: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-757" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:757</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-757" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:757</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h4542&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-758" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:758</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-758" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:758</a>:13: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;25&#39;h3c0a&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:759</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-759" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:759</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:760</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-760" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:760</a>:18: Operator NOT expects 19 bits on the LHS, but LHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:761</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-761" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:761</a>:13: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r1&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-762" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:762</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-762" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:762</a>:13: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:763</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-763" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:763</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;21&#39;h942&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-764" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:764</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-764" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:764</a>:13: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-765" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:765</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-765" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:765</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:766</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:766</a>:23: Operator NEQ expects 23 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-766" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:766</a>:12: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:47: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r12&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:68: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;12&#39;h430&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:81: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:38: Operator XOR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h8cd&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:91: Operator AND expects 30 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:108: Operator NOT expects 30 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h521b&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-767" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:767</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-768" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:768</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-768" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:768</a>:12: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:769</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:769</a>:30: Operator OR expects 27 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-769" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:769</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s OR generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>:22: Operator GT expects 64 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>:31: Operator MODDIV expects 26 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:28: Operator EQCASE expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:93: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;28&#39;h5b63&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:138: Operator NEQCASE expects 15 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h5a1&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:151: Operator LTE expects 24 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:207: Operator GTE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h94&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:123: Operator LTE expects 5 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:236: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h51f3&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:86: Operator EQ expects 10 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:346: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:346: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h503c&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:389: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h5f72&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:402: Operator EQCASE expects 10 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:469: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;28&#39;h1cb9&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:486: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;27&#39;h699&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:519: Operator EQCASE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h3dd0&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:455: Operator NEQCASE expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:413: Operator NEQCASE expects 23 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:541: Operator XOR expects 23 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:541: Operator XOR expects 23 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:48: Operator NEQCASE expects 27 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:565: Operator LT expects 30 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-771" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:771</a>:12: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-772" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:772</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>:21: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r135&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>:21: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-773" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:773</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:79: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:79: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r241&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:149: Operator NEQ expects 23 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h42ad&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:224: Operator NEQCASE expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:239: Operator MODDIV expects 22 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h4286&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:251: Operator XOR expects 22 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h6608&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:162: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r203&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:181: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h2b91&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:181: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h7fd3&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:195: Operator ADD expects 32 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:265: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s ADD generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:122: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:265: Operator COND expects 32 bits on the Conditional False, but Conditional False&#39;s CONST &#39;14&#39;h380a&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:303: Operator AND expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:311: Operator ADD expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r16&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:323: Operator AND expects 30 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h245&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:335: Operator SUB expects 30 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h4ee4&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:348: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h899&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:287: Operator OR expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:292: Operator NOT expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:372: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:400: Operator EQCASE expects 8 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:423: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h10&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:431: Operator DIV expects 20 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:439: Operator LTE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;ha&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:383: Operator GTE expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:411: Operator ADD expects 18 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:478: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;11&#39;h440&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:30: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:43: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h1ef&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:53: Operator SUB expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:527: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r226&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:517: Operator EQCASE expects 14 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:494: Operator XOR expects 9 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:508: Operator AND expects 9 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:539: Operator OR expects 9 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-774" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:774</a>:13: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:775</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-775" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:775</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r209&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:776</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-776" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:776</a>:11: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-777" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:777</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-777" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:777</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;12&#39;h97c&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:41: Operator NEGATE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h2a&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:69: Operator NOT expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r65&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:79: Operator ADD expects 28 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;h41&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:164: Operator GTE expects 12 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h344&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:212: Operator GT expects 22 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hd&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:183: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h2549&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:220: Operator XOR expects 26 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:157: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r14&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:157: Operator XOR expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:177: Operator AND expects 32 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-778" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:778</a>:12: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:58: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;hce6&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:69: Operator LT expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:131: Operator GT expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:189: Operator NOT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h6332&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:173: Operator EQCASE expects 23 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:243: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:276: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r70&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:308: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:237: Operator AND expects 6 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:237: Operator AND expects 6 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:295: Operator AND expects 6 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:295: Operator AND expects 6 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:147: Operator GTE expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:343: Operator ADD expects 21 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:106: Operator NEGATE expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:20: Operator NEQCASE expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r89&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:80: Operator OR expects 24 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:87: Operator ADD expects 24 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-779" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:779</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:21: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:115: Operator EQCASE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h196b&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:102: Operator EQ expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:92: Operator EQ expects 30 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:167: Operator EQ expects 32 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h47c6&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:192: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:192: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r93&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:213: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:223: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r237&#39; generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:223: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r84&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:182: Operator MODDIV expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:182: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:203: Operator DIV expects 21 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:337: Operator NOT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:361: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:409: Operator EQCASE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:421: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;h9c8&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:458: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:492: Operator LTE expects 16 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h250&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:458: Operator COND expects 24 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h6051&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:481: Operator GT expects 24 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:392: Operator OR expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:433: Operator DIV expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:442: Operator XOR expects 21 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:508: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:528: Operator LTE expects 16 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3e&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:517: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:78: Operator NOT expects 20 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:128: Operator AND expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:285: Operator ADD expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r54&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:297: Operator EQ expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:585: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r243&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:632: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;26&#39;h14dd&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:645: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:653: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:598: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h741c&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:598: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r164&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:606: Operator ADD expects 64 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:585: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;12&#39;h35b&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:692: Operator EQCASE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:749: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h52b8&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:791: Operator EQCASE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:840: Operator GT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h6ddf&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:852: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:805: Operator MODDIV expects 15 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:825: Operator EQCASE expects 15 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:773: Operator LTE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:781: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:868: Operator LT expects 2 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:741: Operator GTE expects 3 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:718: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h473b&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:718: Operator OR expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:734: Operator OR expects 29 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:877: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r110&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:885: Operator GTE expects 6 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:680: Operator COND expects 10 bits on the Conditional True, but Conditional True&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:680: Operator COND expects 10 bits on the Conditional False, but Conditional False&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:544: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s COND generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:35: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:21: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r20&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:62: Operator SUB expects 64 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:72: Operator EQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:35: Operator NEGATE expects 24 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:64: Operator OR expects 24 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:208: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;hcfc&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:208: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:196: Operator GTE expects 28 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:174: Operator LTE expects 13 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:155: Operator DIV expects 23 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:222: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:230: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:222: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:285: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r74&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:285: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:294: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s ADD generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:294: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:132: Operator OR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:312: Operator OR expects 25 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:324: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;hafb&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:324: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:332: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;17&#39;h7d6b&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:356: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s OR generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:390: Operator LTE expects 29 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h3d4b&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:403: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:418: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s COND generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:441: Operator ADD expects 16 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;hc9&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:451: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:461: Operator GTE expects 16 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:520: Operator OR expects 14 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:558: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:576: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;hf53&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:533: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:533: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:550: Operator DIV expects 64 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:590: Operator MODDIV expects 64 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:590: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:598: Operator XOR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:123: Operator GT expects 32 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h5c74&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:356: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:19: Operator NOT expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:109: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-781" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:781</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:782</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:782</a>:25: Operator NEQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1684&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-782" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:782</a>:13: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:783</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-783" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:783</a>:13: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>:72: Operator NEQ expects 64 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h5bf&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>:25: Operator MODDIV expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>:60: Operator LTE expects 21 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-784" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:784</a>:12: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-785" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:785</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-785" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:785</a>:13: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;14&#39;h1f62&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:62: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h4f6&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:62: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h241d&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:87: Operator LTE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h3ec2&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:121: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r114&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:121: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r213&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:142: Operator EQCASE expects 10 bits on the RHS, but RHS&#39;s VARREF &#39;r79&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:40: Operator MODDIV expects 8 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:153: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:183: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:193: Operator SUB expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r144&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:205: Operator NEQCASE expects 20 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:282: Operator AND expects 12 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h6f&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:291: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:303: Operator LT expects 18 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h51a7&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:323: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h5b74&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:338: Operator XOR expects 16 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:316: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s XOR generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:250: Operator DIV expects 3 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:153: Operator COND expects 16 bits on the Conditional False, but Conditional False&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:233: Operator NOT expects 16 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:353: Operator ADD expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:362: Operator SUB expects 20 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:370: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:433: Operator LTE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r77&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:477: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h667d&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:470: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:453: Operator EQ expects 64 bits on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:495: Operator XOR expects 64 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:424: Operator OR expects 14 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:424: Operator OR expects 14 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:529: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r151&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:549: Operator GTE expects 30 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:601: Operator GT expects 23 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h7ed&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:613: Operator ADD expects 12 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:624: Operator DIV expects 12 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;hb&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:633: Operator XOR expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:641: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:667: Operator AND expects 32 bits on the LHS, but LHS&#39;s CONST &#39;30&#39;h66c5&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:667: Operator AND expects 32 bits on the RHS, but RHS&#39;s CONST &#39;30&#39;h3e62&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:715: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;19&#39;h3af4&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:745: Operator OR expects 5 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:759: Operator NOT expects 5 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:808: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:821: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;27&#39;h69be&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:703: Operator OR expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r54&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:715: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s CONST &#39;3&#39;h6&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:735: Operator OR expects 20 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:772: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:586: Operator GT expects 3 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:840: Operator GT expects 17 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:852: Operator LTE expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:881: Operator OR expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r253&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:392: Operator XOR expects 19 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:399: Operator SUB expects 19 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:519: Operator OR expects 19 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:17: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:12: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-787" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:787</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-787" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:787</a>:12: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;hf15&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:35: Operator EQCASE expects 14 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:97: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:107: Operator DIV expects 19 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:114: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:114: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;9&#39;h1a3&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:60: Operator ADD expects 22 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:60: Operator ADD expects 22 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:80: Operator NEQCASE expects 22 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-788" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:788</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:67: Operator LTE expects 19 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:76: Operator EQ expects 27 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:58: Operator OR expects 64 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:88: Operator NEQ expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:95: Operator SUB expects 26 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:118: Operator MODDIV expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r68&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-789" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:789</a>:11: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s COND generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>:42: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;23&#39;h1d8f&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>:68: Operator OR expects 22 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>:76: Operator AND expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r26&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>:42: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>:30: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-790" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:790</a>:13: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:65: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:65: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h4634&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:95: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r61&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:123: Operator LTE expects 31 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:143: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s DIV generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:232: Operator EQCASE expects 17 bits on the LHS, but LHS&#39;s CONST &#39;5&#39;h13&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:260: Operator NEQCASE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:290: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:333: Operator OR expects 64 bits on the LHS, but LHS&#39;s CONST &#39;12&#39;h42c&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:333: Operator OR expects 64 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h60eb&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:372: Operator EQ expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:348: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:348: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:405: Operator NEQCASE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r96&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:442: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:442: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:463: Operator NEGATE expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:491: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r38&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:566: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h243&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:580: Operator GT expects 26 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:622: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:600: Operator SUB expects 27 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:607: Operator LTE expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:550: Operator EQCASE expects 29 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:415: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:423: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:514: Operator SUB expects 32 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:691: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h2f2&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:673: Operator OR expects 12 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:673: Operator OR expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:680: Operator XOR expects 12 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:27: Operator MODDIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h535a&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:27: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:41: Operator GTE expects 25 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-792" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:792</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-792" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:792</a>:12: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:53: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r128&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:112: Operator GT expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r44&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:151: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:173: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h9&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:183: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;hcd&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:292: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h68&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:307: Operator NOT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h10ab&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:243: Operator NOT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;30&#39;h6092&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:258: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r184&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:278: Operator EQ expects 31 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:216: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:324: Operator AND expects 64 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:336: Operator DIV expects 64 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h30ab&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:336: Operator DIV expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:421: Operator LT expects 23 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:431: Operator MODDIV expects 31 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:452: Operator DIV expects 31 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:464: Operator SUB expects 31 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h1b5&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:476: Operator SUB expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r174&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:484: Operator GTE expects 31 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h281&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:399: Operator DIV expects 27 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h1dcd&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:399: Operator DIV expects 27 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:386: Operator LT expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:372: Operator NEQCASE expects 31 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:350: Operator COND expects 19 bits on the Conditional True, but Conditional True&#39;s CONST &#39;12&#39;hcb7&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:350: Operator COND expects 19 bits on the Conditional False, but Conditional False&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:92: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s XOR generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:26: Operator NEGATE expects 19 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h1945&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-793" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:793</a>:41: Operator AND expects 19 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-794" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:794</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-794" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:794</a>:12: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:85: Operator LTE expects 9 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:38: Operator DIV expects 14 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:78: Operator GT expects 14 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:110: Operator GT expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r101&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:140: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;3&#39;h2&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:140: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:189: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r201&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:181: Operator OR expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:203: Operator LTE expects 18 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:118: Operator MODDIV expects 13 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:125: Operator ADD expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:165: Operator EQ expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:289: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r17&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:298: Operator GT expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r160&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:256: Operator OR expects 22 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h9b&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:266: Operator OR expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r92&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:281: Operator DIV expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:281: Operator DIV expects 22 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:310: Operator NEQ expects 13 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:365: Operator GT expects 27 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h10&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:374: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;28&#39;h4e87&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:400: Operator EQCASE expects 21 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h62af&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:418: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h4838&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:387: Operator OR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:387: Operator OR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:448: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h2eb3&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:341: Operator EQ expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:486: Operator GT expects 6 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:518: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;hcc&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:518: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h6bf5&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:552: Operator EQ expects 25 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h3a&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:564: Operator EQ expects 19 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:577: Operator DIV expects 15 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:577: Operator DIV expects 15 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:331: Operator GTE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:462: Operator XOR expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:498: Operator XOR expects 32 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:597: Operator XOR expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:609: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;31&#39;h75c7&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:655: Operator LTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r0&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:677: Operator ADD expects 27 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h7c51&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:694: Operator LT expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:633: Operator GTE expects 22 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:625: Operator DIV expects 30 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:625: Operator DIV expects 30 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:746: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;23&#39;h38d1&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:758: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:789: Operator LT expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r66&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:848: Operator DIV expects 15 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:848: Operator DIV expects 15 bits on the RHS, but RHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:928: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r128&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:29: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:97: Operator DIV expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:97: Operator DIV expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:321: Operator AND expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:798: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r170&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:798: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:906: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:906: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r245&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:923: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:746: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h1426&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:971: Operator EQ expects 64 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h114&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:17: Operator NOT expects 5 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>:44: Operator EQCASE expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>:102: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>:80: Operator LTE expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>:36: Operator XOR expects 13 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>:55: Operator LT expects 13 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-796" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:796</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-797" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:797</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-797" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:797</a>:11: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r109&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:798</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:798</a>:21: Operator SUB expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r246&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-798" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:798</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:64: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:40: Operator GT expects 10 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:113: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r251&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:28: Operator EQCASE expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r14&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:132: Operator DIV expects 31 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:148: Operator SUB expects 31 bits on the RHS, but RHS&#39;s CONST &#39;24&#39;h7a6a&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:160: Operator DIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:190: Operator NEQ expects 20 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-799" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:799</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-800" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:800</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-800" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:800</a>:13: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r14&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:801</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-801" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:801</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r57&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-802" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:802</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-802" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:802</a>:17: Operator NOT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:803</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-803" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:803</a>:12: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;27&#39;h7948&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:81: Operator EQ expects 12 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:43: Operator MODDIV expects 28 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h4078&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:55: Operator XOR expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:93: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s XOR generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:165: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;11&#39;h70b&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:165: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h604f&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:197: Operator XOR expects 19 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:205: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:261: Operator LT expects 10 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:290: Operator EQCASE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h51&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:347: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;27&#39;h5c58&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:303: Operator DIV expects 14 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:303: Operator DIV expects 14 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:364: Operator AND expects 14 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h2f&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:390: Operator XOR expects 14 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:108: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;h3a11&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:127: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r45&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:127: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:422: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r231&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:22: Operator GT expects 14 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:436: Operator ADD expects 23 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:444: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:478: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r204&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:486: Operator EQ expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r140&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:469: Operator EQ expects 30 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:453: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:461: Operator OR expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r187&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-804" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:804</a>:461: Operator OR expects 26 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>:25: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;16&#39;h49d1&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>:59: Operator GT expects 18 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>:33: Operator ADD expects 18 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>:25: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s ADD generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-805" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:805</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:806</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-806" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:806</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s OR generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:807</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-807" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:807</a>:12: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-808" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:808</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-808" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:808</a>:12: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:809</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-809" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:809</a>:12: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-810" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:810</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-810" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:810</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r105&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-811" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:811</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-811" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:811</a>:13: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r67&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-812" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:812</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-812" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:812</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r81&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-813" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:813</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-813" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:813</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;15&#39;h9eb&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:814</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-814" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:814</a>:12: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r162&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-815" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:815</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-815" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:815</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>:38: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h452&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>:30: Operator XOR expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>:52: Operator SUB expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r95&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>:18: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SUB generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-816" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:816</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-817" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:817</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-817" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:817</a>:12: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r219&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:25: Operator EQ expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:86: Operator NEQ expects 29 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h3cbc&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:99: Operator EQCASE expects 11 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:109: Operator EQCASE expects 64 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:120: Operator GTE expects 31 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:152: Operator AND expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r174&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:160: Operator SUB expects 23 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:160: Operator SUB expects 23 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h4c8f&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:273: Operator LTE expects 9 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;hec&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:284: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:331: Operator LTE expects 26 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h58bc&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:319: Operator LT expects 16 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:260: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:346: Operator COND expects 27 bits on the Conditional True, but Conditional True&#39;s CONST &#39;25&#39;h6ca3&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:370: Operator GTE expects 7 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:409: Operator LTE expects 9 bits on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:437: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;9&#39;hc&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:437: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r173&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:446: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:381: Operator SUB expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:391: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:542: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NOT generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:510: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:579: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h2f0c&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:602: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r134&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:602: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r13&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:593: Operator GT expects 14 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:610: Operator AND expects 14 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:505: Operator SUB expects 13 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;he3&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:505: Operator SUB expects 13 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:567: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:473: Operator DIV expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:485: Operator LTE expects 25 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:639: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h706d&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:659: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h786a&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:673: Operator LTE expects 13 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:649: Operator AND expects 64 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:639: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s AND generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:696: Operator EQ expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r176&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:724: Operator XOR expects 26 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h4b23&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:724: Operator XOR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;20&#39;h3584&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:775: Operator GTE expects 28 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:740: Operator COND expects 28 bits on the Conditional True, but Conditional True&#39;s CONST &#39;19&#39;h46f1&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:740: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s CONST &#39;16&#39;h10bc&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:763: Operator XOR expects 28 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:38: Operator GTE expects 27 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h1c36&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:51: Operator XOR expects 18 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:51: Operator XOR expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:90: Operator DIV expects 17 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h7871&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:102: Operator GT expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:122: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:143: Operator DIV expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:152: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s DIV generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:133: Operator LTE expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:152: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:231: Operator GT expects 9 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h8&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:240: Operator ADD expects 20 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:198: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s ADD generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:358: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;31&#39;h3393&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:358: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;24&#39;h16f4&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:371: Operator LTE expects 15 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:383: Operator DIV expects 15 bits on the LHS, but LHS&#39;s CONST &#39;14&#39;he7a&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:396: Operator AND expects 20 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:342: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s AND generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:310: Operator XOR expects 13 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:315: Operator NOT expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:337: Operator OR expects 13 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:181: Operator SUB expects 15 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:192: Operator XOR expects 15 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:288: Operator SUB expects 15 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:288: Operator SUB expects 15 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:416: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;5&#39;h14&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:428: Operator GTE expects 12 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:450: Operator DIV expects 12 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:512: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s CONST &#39;24&#39;h24c9&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:498: Operator NEGATE expects 20 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:555: Operator NEQCASE expects 21 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:579: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h592c&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:579: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;31&#39;h4d6&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:540: Operator NEQCASE expects 21 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:630: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:636: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;9&#39;hb5&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:622: Operator LT expects 9 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:687: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h9&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:687: Operator SUB expects 32 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h7687&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:739: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;30&#39;h7a58&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:726: Operator LTE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;22&#39;h1717&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:739: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s CONST &#39;23&#39;h26de&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:661: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:672: Operator ADD expects 30 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:772: Operator ADD expects 30 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:772: Operator ADD expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r226&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:784: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r220&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:462: Operator ADD expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:472: Operator XOR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h32&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:793: Operator XOR expects 29 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:802: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:811: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:811: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;25&#39;h4a4b&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:824: Operator EQCASE expects 21 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:833: Operator OR expects 29 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:833: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h13da&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>:21: Operator GTE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r64&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>:30: Operator SUB expects 30 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h6&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>:43: Operator LT expects 10 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-820" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:820</a>:13: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-821" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:821</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-821" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:821</a>:12: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;19&#39;h4198&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-822" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:822</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-822" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:822</a>:13: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:823</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-823" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:823</a>:12: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r153&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-824" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:824</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-824" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:824</a>:12: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;17&#39;h76a7&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>:47: Operator EQ expects 20 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>:60: Operator MODDIV expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r106&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>:21: Operator AND expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r127&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>:29: Operator GTE expects 22 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-825" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:825</a>:12: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:826</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-826" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:826</a>:13: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r47&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:18: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s NEGATE generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:77: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:121: Operator OR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;26&#39;h7f81&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:129: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s OR generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:142: Operator AND expects 29 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h564f&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:129: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:38: Operator EQ expects 29 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:51: Operator XOR expects 29 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h2d74&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:100: Operator SUB expects 29 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:100: Operator SUB expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:108: Operator OR expects 29 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-827" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:827</a>:12: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:828</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-828" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:828</a>:13: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h5&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:829</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-829" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:829</a>:12: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r178&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:20: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:33: Operator LTE expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:66: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h2cc8&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:100: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;18&#39;h3731&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:113: Operator GT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h6044&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:78: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r238&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:122: Operator ADD expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:135: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:146: Operator LT expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:152: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:225: Operator DIV expects 32 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:225: Operator DIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r141&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:265: Operator EQCASE expects 18 bits on the RHS, but RHS&#39;s VARREF &#39;r214&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:346: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:330: Operator LTE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r10&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:341: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:382: Operator ADD expects 24 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1e&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:393: Operator EQ expects 30 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:413: Operator GT expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;r185&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:453: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:465: Operator GT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h6978&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:436: Operator LTE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r236&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:453: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:488: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h19a7&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:527: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;27&#39;h7cd5&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:527: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h2d1&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:539: Operator DIV expects 64 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:539: Operator DIV expects 64 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:598: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;30&#39;h4c9b&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:598: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;19&#39;h2001&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:573: Operator OR expects 19 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6172&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:585: Operator EQ expects 19 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:627: Operator MODDIV expects 20 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h73ea&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:639: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s MODDIV generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:612: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:639: Operator COND expects 18 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:671: Operator GT expects 8 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:720: Operator XOR expects 26 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:701: Operator LT expects 19 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:731: Operator NEQ expects 12 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:361: Operator AND expects 14 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:406: Operator SUB expects 14 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:406: Operator SUB expects 14 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:504: Operator AND expects 14 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:504: Operator AND expects 14 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:664: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:664: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:275: Operator XOR expects 7 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:296: Operator OR expects 7 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:296: Operator OR expects 7 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;h28&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:314: Operator MODDIV expects 7 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:746: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:746: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:26: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:42: Operator GTE expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r115&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:104: Operator XOR expects 28 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h3105&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:104: Operator XOR expects 28 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h5f7b&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:129: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;7&#39;h2&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:147: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r122&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:159: Operator NEQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;20&#39;h5bb0&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:147: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:197: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:138: Operator DIV expects 11 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:138: Operator DIV expects 11 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:209: Operator DIV expects 4 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:229: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r54&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:242: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h0&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:229: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:330: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;29&#39;h26d4&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:330: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h6&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:374: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;13&#39;h1b93&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:374: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;10&#39;h97&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:352: Operator LTE expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r36&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:361: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s VARREF &#39;r140&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:385: Operator SUB expects 10 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:394: Operator MODDIV expects 10 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;he6&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:429: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:442: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;14&#39;h151b&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:442: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;32&#39;h7a7e&#39; generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:464: Operator MODDIV expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:481: Operator LT expects 13 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:514: Operator LTE expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r123&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:537: Operator LTE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r177&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:547: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h6707&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:251: Operator SUB expects 27 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:259: Operator OR expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:505: Operator ADD expects 27 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:563: Operator GT expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:605: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:618: Operator AND expects 20 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:618: Operator AND expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:636: Operator AND expects 31 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:645: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r255&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:653: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:662: Operator GT expects 31 bits on the RHS, but RHS&#39;s CONST &#39;7&#39;h48&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:26: Operator COND expects 4 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:573: Operator LTE expects 4 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:672: Operator LT expects 26 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:680: Operator AND expects 30 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:693: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s AND generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-832" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:832</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-832" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:832</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>:95: Operator OR expects 4 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>:95: Operator OR expects 4 bits on the RHS, but RHS&#39;s VARREF &#39;r125&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>:34: Operator NEQ expects 20 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>:41: Operator NOT expects 20 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-833" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:833</a>:13: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:68: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:76: Operator MODDIV expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r69&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:83: Operator ADD expects 27 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h2418&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:68: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MODDIV generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:38: Operator OR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:46: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r201&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:46: Operator SUB expects 30 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:114: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;5&#39;h5&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:114: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:182: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;29&#39;h682e&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:201: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s CONST &#39;23&#39;h4ffa&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:201: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h7&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:155: Operator AND expects 12 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:230: Operator LT expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:147: Operator ADD expects 6 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:315: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:362: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r244&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:376: Operator SUB expects 32 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h502d&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:409: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r42&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:440: Operator EQCASE expects 24 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h3679&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:462: Operator SUB expects 17 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:474: Operator OR expects 17 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:484: Operator NEQ expects 28 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:532: Operator EQCASE expects 20 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3b&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:558: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h7&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:546: Operator MODDIV expects 23 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:546: Operator MODDIV expects 23 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:493: Operator LT expects 30 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:514: Operator AND expects 30 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:593: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r254&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:586: Operator LTE expects 6 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:604: Operator SUB expects 6 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:629: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r25&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:629: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s TIME generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:656: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h51e6&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:656: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MUL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:676: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:290: Operator OR expects 16 bits on the LHS, but LHS&#39;s CONST &#39;3&#39;h7&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:290: Operator OR expects 16 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:641: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:685: Operator OR expects 16 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:685: Operator OR expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r148&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:22: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r212&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:22: Operator AND expects 32 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:123: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:262: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:279: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s MODDIV generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-835" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:835</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-835" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:835</a>:12: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r221&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-836" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:836</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-836" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:836</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-837" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:837</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-837" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:837</a>:18: Operator NOT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h2225&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>:29: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r203&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>:29: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r69&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>:37: Operator EQCASE expects 23 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>:47: Operator NEQ expects 9 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-838" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:838</a>:12: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>:72: Operator EQCASE expects 20 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>:47: Operator EQCASE expects 11 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>:88: Operator EQ expects 28 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>:114: Operator SUB expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r134&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>:122: Operator LT expects 30 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h5849&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-839" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:839</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:97: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h3a&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:109: Operator EQ expects 29 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h6d5&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:136: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:150: Operator EQ expects 26 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:169: Operator EQ expects 16 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h72&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:121: Operator ADD expects 6 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:128: Operator GT expects 6 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:205: Operator SUB expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:220: Operator ADD expects 14 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:234: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s SUB generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:234: Operator COND expects 13 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r136&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:195: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s COND generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:303: Operator NEQCASE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r112&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:319: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r124&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:313: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:313: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:347: Operator LT expects 21 bits on the LHS, but LHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:25: Operator MODDIV expects 20 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h2761&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:32: Operator OR expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-840" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:840</a>:32: Operator OR expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>:36: Operator GTE expects 5 bits on the RHS, but RHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>:20: Operator LTE expects 29 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-841" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:841</a>:12: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:32: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r132&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:52: Operator LT expects 26 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h0&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:74: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;25&#39;h5358&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:86: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h7d8d&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:100: Operator EQ expects 2 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:109: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:120: Operator XOR expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:148: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:166: Operator ADD expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r100&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:175: Operator EQCASE expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r249&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:222: Operator LTE expects 23 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:248: Operator GT expects 64 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h3f6b&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:257: Operator AND expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;r181&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:266: Operator GTE expects 18 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:311: Operator EQ expects 2 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:187: Operator NEQ expects 19 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:201: Operator SUB expects 19 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;ha15&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:235: Operator MODDIV expects 19 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:235: Operator MODDIV expects 19 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:275: Operator ADD expects 19 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:21: Operator ADD expects 15 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-842" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:842</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-843" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:843</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-843" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:843</a>:13: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:83: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h53e3&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:110: Operator NEQ expects 22 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h3e5d&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:68: Operator NOT expects 14 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:136: Operator EQ expects 29 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:168: Operator EQ expects 20 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h5c&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:51: Operator EQCASE expects 11 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:34: Operator NOT expects 14 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:222: Operator DIV expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r196&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:253: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;hf&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:253: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h13&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:263: Operator LT expects 31 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:205: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:244: Operator XOR expects 32 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:198: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:25: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:288: Operator GTE expects 12 bits on the LHS, but LHS&#39;s VARREF &#39;r29&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:297: Operator EQ expects 29 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:845</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-845" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:845</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s MUL generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:846</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:846</a>:35: Operator LTE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r240&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-846" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:846</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:847</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-847" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:847</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:848</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-848" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:848</a>:12: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:75: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r51&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:93: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r108&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:111: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:119: Operator DIV expects 13 bits on the LHS, but LHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:111: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s DIV generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:145: Operator EQ expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:104: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:104: Operator COND expects 14 bits on the Conditional False, but Conditional False&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:169: Operator ADD expects 14 bits on the RHS, but RHS&#39;s VARREF &#39;r97&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:177: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s SUB generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:177: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s SEL generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:216: Operator GTE expects 9 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-849" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:849</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-850" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:850</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-850" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:850</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;27&#39;h5db1&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-851" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:851</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-851" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:851</a>:11: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;27&#39;h61d3&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-852" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:852</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-852" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:852</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-853" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:853</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-854" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:854</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-854" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:854</a>:13: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>:21: Operator GT expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r69&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>:36: Operator EQ expects 16 bits on the LHS, but LHS&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-855" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:855</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:856</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-856" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:856</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:31: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;15&#39;h2c29&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:80: Operator NEQCASE expects 26 bits on the LHS, but LHS&#39;s VARREF &#39;r8&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:90: Operator AND expects 26 bits on the RHS, but RHS&#39;s CONST &#39;8&#39;hc6&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:50: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s CONST &#39;13&#39;h928&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:60: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:67: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:31: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:104: Operator ADD expects 29 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-857" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:857</a>:12: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s COND generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-858" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:858</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-858" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:858</a>:12: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r166&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-859" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:859</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-859" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:859</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r156&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:860</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:860</a>:22: Operator GTE expects 64 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h6d&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-860" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:860</a>:13: Operator ASSIGN expects 21 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>:22: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r171&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>:22: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r116&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>:41: Operator OR expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r103&#39; generates 12 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-861" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:861</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s OR generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:38: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r111&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:38: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r145&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:120: Operator EQCASE expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r191&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:68: Operator ADD expects 28 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:83: Operator DIV expects 28 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:111: Operator NEQ expects 28 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:173: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;11&#39;h78f&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:196: Operator NEGATE expects 26 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h1d4&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:219: Operator MODDIV expects 26 bits on the LHS, but LHS&#39;s CONST &#39;7&#39;h39&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:189: Operator GTE expects 2 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:144: Operator EQ expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r163&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:154: Operator MODDIV expects 14 bits on the LHS, but LHS&#39;s VARREF &#39;r136&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:238: Operator ADD expects 14 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:246: Operator DIV expects 14 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:276: Operator EQCASE expects 13 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h381&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:49: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:49: Operator COND expects 6 bits on the Conditional False, but Conditional False&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:318: Operator NEQCASE expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:334: Operator DIV expects 21 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h32a7&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-862" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:862</a>:13: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:863</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:863</a>:23: Operator EQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-863" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:863</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>:36: Operator OR expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r72&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>:44: Operator SUB expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>:61: Operator DIV expects 24 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>:99: Operator MODDIV expects 15 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>:18: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s MODDIV generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-864" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:864</a>:13: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:865</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-865" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:865</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;31&#39;h222c&#39; generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-866" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:866</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-866" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:866</a>:12: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;10&#39;hbc&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:41: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r141&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:52: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;28&#39;h91&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:52: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NEGATE generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:97: Operator NOT expects 27 bits on the LHS, but LHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:109: Operator GT expects 32 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:117: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:83: Operator AND expects 27 bits on the RHS, but RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:129: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:150: Operator EQ expects 64 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:13: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-868" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:868</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-868" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:868</a>:13: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:869</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-869" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:869</a>:12: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;13&#39;h342&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:30: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;h148&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:42: Operator SUB expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:42: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r205&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:50: Operator OR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;16&#39;h10c7&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:80: Operator DIV expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r145&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:80: Operator DIV expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-870" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:870</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:20: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:75: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:108: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;11&#39;h6ec&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:108: Operator COND expects 15 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r150&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:124: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;22&#39;h5c1a&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:203: Operator EQCASE expects 5 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:214: Operator NEQ expects 14 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:223: Operator GTE expects 5 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:161: Operator ADD expects 32 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:161: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r76&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:179: Operator NEQ expects 32 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:89: Operator MODDIV expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:138: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:287: Operator LT expects 31 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h6629&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:310: Operator XOR expects 32 bits on the LHS, but LHS&#39;s CONST &#39;28&#39;h76b&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:310: Operator XOR expects 32 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h18d&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:350: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;17&#39;h4ad6&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:41: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hab&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:49: Operator AND expects 29 bits on the LHS, but LHS&#39;s VARREF &#39;r120&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:49: Operator AND expects 29 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:338: Operator MODDIV expects 29 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:350: Operator COND expects 29 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r19&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:369: Operator OR expects 29 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h695e&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:382: Operator LTE expects 7 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:391: Operator NEQCASE expects 3 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:437: Operator GT expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;r82&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:447: Operator XOR expects 21 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h1b&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:447: Operator XOR expects 21 bits on the RHS, but RHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:520: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:530: Operator LTE expects 12 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:428: Operator NEGATE expects 21 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:542: Operator OR expects 21 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:542: Operator OR expects 21 bits on the RHS, but RHS&#39;s CONST &#39;5&#39;h1a&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:413: Operator NEQCASE expects 9 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:558: Operator LT expects 23 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:20: Operator COND expects 25 bits on the Conditional True, but Conditional True&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-871" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:871</a>:12: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s COND generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-872" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:872</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-872" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:872</a>:13: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;16&#39;h6943&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:873</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-873" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:873</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:874</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-874" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:874</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:875</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:875</a>:19: Operator SUB expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-875" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:875</a>:12: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 31 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:876</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-876" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:876</a>:13: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;9&#39;hfb&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:37: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r9&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:46: Operator LTE expects 23 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:55: Operator GTE expects 12 bits on the LHS, but LHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:30: Operator LT expects 15 bits on the RHS, but RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:72: Operator NEQ expects 8 bits on the RHS, but RHS&#39;s CONST &#39;6&#39;hf&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:84: Operator ADD expects 26 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-877" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:877</a>:84: Operator ADD expects 26 bits on the RHS, but RHS&#39;s CONST &#39;13&#39;h1361&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:88: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h1614&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:113: Operator OR expects 28 bits on the LHS, but LHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:113: Operator OR expects 28 bits on the RHS, but RHS&#39;s VARREF &#39;r23&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:121: Operator LTE expects 28 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h2add&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:97: Operator GTE expects 2 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:143: Operator NEGATE expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r175&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:75: Operator NEQ expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:67: Operator LT expects 5 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:29: Operator OR expects 20 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:29: Operator OR expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:49: Operator NOT expects 20 bits on the LHS, but LHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-878" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:878</a>:60: Operator MODDIV expects 20 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:26: Operator GTE expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r67&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:132: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r216&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:142: Operator AND expects 3 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:152: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s AND generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:152: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r153&#39; generates 29 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:161: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:161: Operator AND expects 32 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:333: Operator NEQCASE expects 8 bits on the LHS, but LHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:390: Operator OR expects 24 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2b&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:379: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s OR generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:427: Operator ADD expects 30 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:434: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s ADD generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:440: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r39&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:451: Operator EQ expects 21 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:399: Operator DIV expects 18 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:399: Operator DIV expects 18 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:323: Operator NEGATE expects 4 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:360: Operator ADD expects 4 bits on the LHS, but LHS&#39;s VARREF &#39;r48&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:360: Operator ADD expects 4 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:467: Operator NEQ expects 32 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:34: Operator AND expects 16 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:205: Operator MODDIV expects 16 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:222: Operator ADD expects 16 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:222: Operator ADD expects 16 bits on the RHS, but RHS&#39;s CONST &#39;9&#39;h140&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:257: Operator EQCASE expects 16 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-879" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:879</a>:12: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:880</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-880" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:880</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:881</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-881" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:881</a>:13: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r208&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>:23: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r193&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>:40: Operator NEQCASE expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r202&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>:32: Operator AND expects 26 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>:32: Operator AND expects 26 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-882" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:882</a>:51: Operator OR expects 26 bits on the RHS, but RHS&#39;s VARREF &#39;r46&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:22: Operator LTE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r224&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:62: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r59&#39; generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:62: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r245&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:55: Operator MODDIV expects 64 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:72: Operator NEQCASE expects 64 bits on the RHS, but RHS&#39;s CONST &#39;28&#39;h5b91&#39; generates 28 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:43: Operator EQ expects 5 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:154: Operator NOT expects 4 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:148: Operator LT expects 18 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:197: Operator AND expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:205: Operator SUB expects 25 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:188: Operator COND expects 25 bits on the Conditional False, but Conditional False&#39;s CONST &#39;24&#39;h2bb7&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:115: Operator ADD expects 30 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:35: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:238: Operator GT expects 30 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:12: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-884" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:884</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-884" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:884</a>:13: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r52&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:42: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;22&#39;h3a15&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:60: Operator LT expects 4 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:96: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r184&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:114: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;18&#39;h62e0&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:123: Operator GT expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r7&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:187: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:200: Operator SUB expects 25 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h261a&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:200: Operator SUB expects 25 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h226f&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:224: Operator DIV expects 25 bits on the LHS, but LHS&#39;s CONST &#39;10&#39;h88&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:262: Operator EQ expects 22 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h32ee&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:300: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s MUL generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:300: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;13&#39;h143b&#39; generates 13 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:357: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:365: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 32 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:372: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h2f4b&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:399: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;12&#39;h73e&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:365: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s MUL generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:426: Operator EQCASE expects 28 bits on the LHS, but LHS&#39;s CONST &#39;18&#39;h5c0c&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:447: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;5&#39;h1a&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:412: Operator GT expects 5 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:458: Operator XOR expects 5 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:466: Operator COND expects 31 bits on the Conditional False, but Conditional False&#39;s CONST &#39;25&#39;h54cf&#39; generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:493: Operator SUB expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r131&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:501: Operator AND expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:501: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r78&#39; generates 27 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:510: Operator EQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;18&#39;h5932&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:279: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:279: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:321: Operator AND expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:342: Operator NEGATE expects 32 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:96: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s MUL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:527: Operator MODDIV expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:527: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r73&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:13: Operator ASSIGN expects 31 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:886</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-886" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:886</a>:13: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>:36: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;r41&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>:49: Operator NEQ expects 23 bits on the RHS, but RHS&#39;s VARREF &#39;r35&#39; generates 15 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>:57: Operator GT expects 13 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>:78: Operator ADD expects 25 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h2838&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>:78: Operator ADD expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r31&#39; generates 3 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-887" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:887</a>:11: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-888" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:888</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-888" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:888</a>:12: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r4&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-889" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:889</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-889" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:889</a>:12: Operator ASSIGN expects 20 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r86&#39; generates 27 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:890</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-890" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:890</a>:12: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:24: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:35: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r248&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:24: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s OR generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:67: Operator EQCASE expects 20 bits on the RHS, but RHS&#39;s VARREF &#39;r43&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:60: Operator AND expects 64 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:44: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s CONST &#39;5&#39;h16&#39; generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:88: Operator GT expects 64 bits on the RHS, but RHS&#39;s CONST &#39;25&#39;h4e87&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:100: Operator EQ expects 24 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-891" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:891</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-892" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:892</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-892" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:892</a>:13: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-893" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:893</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-893" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:893</a>:12: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:894</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-894" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:894</a>:13: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;25&#39;hdf4&#39; generates 25 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>:44: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>:38: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r186&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>:67: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s XOR generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>:67: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>:29: Operator MODDIV expects 10 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-895" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:895</a>:79: Operator OR expects 21 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-896" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:896</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-896" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:896</a>:21: Operator ADD expects 5 bits on the RHS, but RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-896" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:896</a>:13: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 5 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:897</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-897" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:897</a>:13: Operator ASSIGN expects 29 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r11&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>:27: Operator NEQCASE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r164&#39; generates 23 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>:41: Operator OR expects 27 bits on the RHS, but RHS&#39;s CONST &#39;19&#39;h3f3&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-898" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:898</a>:17: Operator NOT expects 18 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:899</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-899" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:899</a>:13: Operator ASSIGN expects 19 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;13&#39;h1ae6&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-900" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:900</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-900" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:900</a>:13: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;11&#39;h27f&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:901</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-901" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:901</a>:12: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r50&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:20: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r105&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:101: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s NEGATE generates 64 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:142: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:201: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:201: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;23&#39;h14a0&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:223: Operator LTE expects 16 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:253: Operator SUB expects 16 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:273: Operator SUB expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;r22&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:50: Operator DIV expects 30 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:55: Operator NEGATE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;21&#39;h58a3&#39; generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:115: Operator XOR expects 30 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;h3f4c&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:123: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r180&#39; generates 26 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:123: Operator SUB expects 30 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:153: Operator OR expects 30 bits on the RHS, but RHS&#39;s CONST &#39;15&#39;h4cb7&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:12: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:903</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:903</a>:20: Operator GT expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-903" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:903</a>:12: Operator ASSIGN expects 28 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:23: Operator XOR expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h5&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:31: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s XOR generates 8 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:41: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r200&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:54: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r75&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:61: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:61: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;11&#39;h0&#39; generates 11 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:71: Operator AND expects 32 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:41: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s AND generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:84: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r49&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:107: Operator OR expects 27 bits on the RHS, but RHS&#39;s VARREF &#39;r161&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:166: Operator EQ expects 26 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h1ac3&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:145: Operator NEGATE expects 14 bits on the LHS, but LHS&#39;s REDAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:250: Operator ADD expects 31 bits on the LHS, but LHS&#39;s CONST &#39;15&#39;ha3e&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:250: Operator ADD expects 31 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:258: Operator AND expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;r235&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:277: Operator XOR expects 31 bits on the RHS, but RHS&#39;s CONST &#39;21&#39;h1246&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:299: Operator NEQ expects 31 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;ha&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:325: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h11&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:371: Operator ADD expects 29 bits on the LHS, but LHS&#39;s CONST &#39;19&#39;h6553&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:383: Operator SUB expects 29 bits on the RHS, but RHS&#39;s CONST &#39;11&#39;h87&#39; generates 11 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:393: Operator AND expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r215&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:401: Operator NEQ expects 29 bits on the RHS, but RHS&#39;s VARREF &#39;r247&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:340: Operator DIV expects 30 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:356: Operator SUB expects 30 bits on the LHS, but LHS&#39;s VARREF &#39;r199&#39; generates 22 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:356: Operator SUB expects 30 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:413: Operator AND expects 30 bits on the RHS, but RHS&#39;s VARREF &#39;r129&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:423: Operator LTE expects 30 bits on the RHS, but RHS&#39;s CONST &#39;10&#39;h2d8&#39; generates 10 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:445: Operator EQ expects 18 bits on the LHS, but LHS&#39;s VARREF &#39;r63&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:181: Operator LTE expects 12 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:200: Operator MODDIV expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:438: Operator XOR expects 12 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:92: Operator SUB expects 28 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:92: Operator SUB expects 28 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-904" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:904</a>:31: Operator COND expects 28 bits on the Conditional False, but Conditional False&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-905" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:905</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-905" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:905</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:39: Operator NEQ expects 15 bits on the LHS, but LHS&#39;s VARREF &#39;r211&#39; generates 13 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:83: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;2&#39;h0&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:103: Operator NEQ expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h15be&#39; generates 17 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:116: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r18&#39; generates 2 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:83: Operator COND expects 30 bits on the Conditional True, but Conditional True&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:83: Operator COND expects 30 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:66: Operator DIV expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r151&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:74: Operator SUB expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r189&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:74: Operator SUB expects 27 bits on the RHS, but RHS&#39;s LTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:151: Operator NEGATE expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r177&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:187: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;30&#39;h29af&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:22: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;r227&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:22: Operator XOR expects 32 bits on the RHS, but RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:187: Operator COND expects 32 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r155&#39; generates 4 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-906" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:906</a>:13: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:907</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-907" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:907</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r9&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-908" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:908</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-908" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:908</a>:12: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h30&#39; generates 7 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-909" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:909</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:910</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-910" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:910</a>:12: Operator ASSIGN expects 18 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r172&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:911</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-911" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:911</a>:12: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;14&#39;h2732&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:912</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-912" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:912</a>:13: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r209&#39; generates 26 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-913" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:913</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-913" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:913</a>:13: Operator ASSIGN expects 27 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r122&#39; generates 24 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-914" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:914</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-914" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:914</a>:13: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h6179&#39; generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-915" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:915</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-915" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:915</a>:13: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-916" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:916</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-916" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:916</a>:12: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;20&#39;hf98&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-917" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:917</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-917" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:917</a>:13: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;30&#39;h434c&#39; generates 30 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>:23: Operator NEQCASE expects 30 bits on the LHS, but LHS&#39;s CONST &#39;9&#39;hdf&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>:33: Operator NEQ expects 27 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>:42: Operator XOR expects 27 bits on the LHS, but LHS&#39;s VARREF &#39;r158&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-918" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:918</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-919" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:919</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-919" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:919</a>:13: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r28&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-920" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:920</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-920" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:920</a>:13: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>:59: Operator NEQ expects 19 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h1&#39; generates 2 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>:19: Operator EQ expects 18 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-921" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:921</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s EQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:922</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-922" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:922</a>:13: Operator ASSIGN expects 24 bits on the Assign RHS, but Assign RHS&#39;s REDXOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:923</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-923" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:923</a>:11: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s NEGATE generates 21 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:83: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r98&#39; generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:102: Operator NEGATE expects 31 bits on the LHS, but LHS&#39;s REDOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:74: Operator NEQCASE expects 30 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:130: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;21&#39;h3fae&#39; generates 21 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:125: Operator DIV expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:125: Operator DIV expects 32 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:162: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r89&#39; generates 5 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:155: Operator NEQCASE expects 11 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:226: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;12&#39;h589&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:226: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s CONST &#39;3&#39;h4&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:249: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s CONST &#39;31&#39;h73e9&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:263: Operator NEGATE expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r222&#39; generates 31 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:367: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:312: Operator COND expects 20 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;r80&#39; generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:312: Operator COND expects 20 bits on the Conditional False, but Conditional False&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:409: Operator DIV expects 20 bits on the RHS, but RHS&#39;s CONST &#39;14&#39;h2d54&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:202: Operator EQCASE expects 32 bits on the LHS, but LHS&#39;s CONST &#39;6&#39;h2b&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:235: Operator OR expects 32 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:438: Operator XOR expects 32 bits on the LHS, but LHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:438: Operator XOR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r30&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:467: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:173: Operator ADD expects 32 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:185: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r41&#39; generates 15 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:193: Operator MODDIV expects 32 bits on the RHS, but RHS&#39;s EQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:449: Operator NEQCASE expects 32 bits on the RHS, but RHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:509: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;6&#39;h35&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:523: Operator GTE expects 32 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-924" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:924</a>:530: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:925</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-925" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:925</a>:13: Operator ASSIGN expects 17 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;18&#39;h31e3&#39; generates 18 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:926</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-926" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:926</a>:17: Operator NOT expects 22 bits on the LHS, but LHS&#39;s VARREF &#39;r46&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-927" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:927</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-927" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:927</a>:13: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;r153&#39; generates 29 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-928" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:928</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-928" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:928</a>:13: Operator ASSIGN expects 22 bits on the Assign RHS, but Assign RHS&#39;s TIME generates 64 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>:19: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;4&#39;hb&#39; generates 4 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>:30: Operator GTE expects 11 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-929" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:929</a>:13: Operator ASSIGN expects 30 bits on the Assign RHS, but Assign RHS&#39;s GTE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:930</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-930" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:930</a>:13: Operator ASSIGN expects 26 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;10&#39;haa&#39; generates 10 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:26: Operator GT expects 25 bits on the LHS, but LHS&#39;s CONST &#39;17&#39;h2e5c&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:41: Operator SUB expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r130&#39; generates 19 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:85: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r242&#39; generates 9 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:85: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s NOT generates 16 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:134: Operator EQ expects 18 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h1&#39; generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:121: Operator GTE expects 10 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:144: Operator AND expects 3 bits on the LHS, but LHS&#39;s GTE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:152: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s AND generates 3 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:173: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s CONST &#39;19&#39;h1a8&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:173: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h4b97&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:186: Operator EQ expects 22 bits on the LHS, but LHS&#39;s LOGAND generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:160: Operator EQ expects 20 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:152: Operator COND expects 6 bits on the Conditional True, but Conditional True&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:208: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s COND generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:257: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r90&#39; generates 30 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:217: Operator DIV expects 64 bits on the RHS, but RHS&#39;s CONST &#39;23&#39;h2b69&#39; generates 23 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:208: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;r56&#39; generates 14 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:252: Operator ADD expects 64 bits on the LHS, but LHS&#39;s CONST &#39;16&#39;h5540&#39; generates 16 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:252: Operator ADD expects 64 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:67: Operator EQ expects 11 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:272: Operator NEQCASE expects 18 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:295: Operator LT expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r21&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:51: Operator GT expects 23 bits on the LHS, but LHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:59: Operator SUB expects 23 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:281: Operator AND expects 23 bits on the LHS, but LHS&#39;s NEQCASE generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:281: Operator AND expects 23 bits on the RHS, but RHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:13: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s GT generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:64: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;17&#39;h320e&#39; generates 17 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:64: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r91&#39; generates 14 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:80: Operator NEQ expects 31 bits on the LHS, but LHS&#39;s VARREF &#39;r111&#39; generates 22 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:72: Operator SUB expects 21 bits on the LHS, but LHS&#39;s LOGOR generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:72: Operator SUB expects 21 bits on the RHS, but RHS&#39;s NEQ generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:113: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;r132&#39; generates 28 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:124: Operator LTE expects 21 bits on the LHS, but LHS&#39;s LOGNOT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:187: Operator NEQ expects 3 bits on the LHS, but LHS&#39;s REDXOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:213: Operator EQ expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;r197&#39; generates 19 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:253: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;6&#39;h9&#39; generates 6 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:276: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;7&#39;h48&#39; generates 7 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:293: Logical Operator LOGNOT expects 1 bit on the LHS, but LHS&#39;s CONST &#39;8&#39;h7e&#39; generates 8 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:319: Logical Operator LOGOR expects 1 bit on the LHS, but LHS&#39;s CONST &#39;24&#39;h38e3&#39; generates 24 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:319: Logical Operator LOGOR expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;r47&#39; generates 18 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:147: Operator NEQ expects 27 bits on the RHS, but RHS&#39;s LT generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:333: Operator ADD expects 22 bits on the LHS, but LHS&#39;s NEQ generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:341: Operator GTE expects 22 bits on the RHS, but RHS&#39;s VARREF &#39;r183&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:43: Operator AND expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r104&#39; generates 20 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:50: Operator OR expects 25 bits on the LHS, but LHS&#39;s VARREF &#39;r27&#39; generates 6 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:50: Operator OR expects 25 bits on the RHS, but RHS&#39;s NEQCASE generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:106: Operator MODDIV expects 25 bits on the RHS, but RHS&#39;s LOGOR generates 1 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:352: Operator XOR expects 25 bits on the RHS, but RHS&#39;s VARREF &#39;r103&#39; generates 12 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:363: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s AND generates 25 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:363: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s CONST &#39;20&#39;h1ff0&#39; generates 20 bits.
                                                                                               : ... In instance compl1001
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-932" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:932</a>:13: Operator ASSIGN expects 25 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.
                                                                                              : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-568" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:568</a>:161: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:196: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-586" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:586</a>:217: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:204: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:414: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:516: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-604" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:604</a>:450: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-607" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:607</a>:122: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:427: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-617" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:617</a>:1271: Comparison is constant due to unsigned arithmetic
                                                                                                   : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-620" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:620</a>:263: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-667" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:667</a>:56: Comparison is constant due to limited range
                                                                                                 : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-670" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:670</a>:459: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-673" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:673</a>:28: Comparison is constant due to unsigned arithmetic
                                                                                                 : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-674" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:674</a>:264: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-716" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:716</a>:159: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:241: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-729" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:729</a>:553: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-737" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:737</a>:101: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-770" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:770</a>:22: Comparison is constant due to unsigned arithmetic
                                                                                                 : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:319: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-780" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:780</a>:773: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-786" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:786</a>:852: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-791" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:791</a>:272: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:478: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-795" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:795</a>:531: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-818" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:818</a>:135: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:102: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-819" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:819</a>:622: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-830" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:830</a>:46: Comparison is constant due to limited range
                                                                                                 : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-831" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:831</a>:481: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-834" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:834</a>:493: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-844" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:844</a>:128: Comparison is constant due to limited range
                                                                                                  : ... In instance compl1001
%Warning-CMPCONST: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-867" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:867</a>:32: Comparison is constant due to limited range
                                                                                                 : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-883" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:883</a>:86: Comparison is constant due to unsigned arithmetic
                                                                                                 : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-885" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:885</a>:412: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-902" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:902</a>:191: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001
%Warning-UNSIGNED: <a href="../../../../third_party/tests/ivtest/ivltests/comp1001.v.html#l-931" target="file-frame">third_party/tests/ivtest/ivltests/comp1001.v:931</a>:121: Comparison is constant due to unsigned arithmetic
                                                                                                  : ... In instance compl1001

</pre>
</body>