\hypertarget{group___r_c_c___clock___sleep___enable___disable___status}{}\doxysection{A\+H\+B/\+A\+PB Peripheral Clock Sleep Enable Disable Status}
\label{group___r_c_c___clock___sleep___enable___disable___status}\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}


Get the enable or disable status of the A\+H\+B/\+A\+PB peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+M\+C\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the A\+H\+B/\+A\+PB peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}\label{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+L\+P\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+L\+P\+EN)) != R\+E\+S\+ET)}



Get the enable or disable status of the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}\label{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B3\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B3\+L\+P\+E\+N\+R\+\_\+\+F\+M\+C\+L\+P\+EN)) != R\+E\+S\+ET)}



Get the enable or disable status of the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}\label{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+H\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B2\+L\+P\+E\+N\+R\+\_\+\+R\+N\+G\+L\+P\+EN)) != R\+E\+S\+ET)}



Get the enable or disable status of the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}\label{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN)) != R\+E\+S\+ET)}



Get the enable or disable status of the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}\label{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B1\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M2\+L\+P\+EN)) != R\+E\+S\+ET)}



Get the enable or disable status of the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
