{
    "initial/initial_delays/no_arch": {
        "test_name": "initial/initial_delays/no_arch",
        "verilog": "initial_delays.v",
        "warnings": [
            "initial_delays.v:4:4 [NETLIST] This output is undriven (simple_op^out1~0) and will be removed",
            "initial_delays.v:4:4 [NETLIST] This output is undriven (simple_op^out1~1) and will be removed",
            "initial_delays.v:4:4 [NETLIST] This output is undriven (simple_op^out1~2) and will be removed",
            "initial_delays.v:5:4 [NETLIST] This output is undriven (simple_op^out2~0) and will be removed",
            "initial_delays.v:5:4 [NETLIST] This output is undriven (simple_op^out2~1) and will be removed",
            "initial_delays.v:5:4 [NETLIST] This output is undriven (simple_op^out2~2) and will be removed",
            "initial_delays.v:6:4 [NETLIST] This output is undriven (simple_op^out3~0) and will be removed",
            "initial_delays.v:6:4 [NETLIST] This output is undriven (simple_op^out3~1) and will be removed",
            "initial_delays.v:6:4 [NETLIST] This output is undriven (simple_op^out3~2) and will be removed",
            "initial_delays.v:4:4 [NETLIST] Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "initial_delays.v:4:4 [NETLIST] Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "initial_delays.v:4:4 [NETLIST] Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "initial_delays.v:5:4 [NETLIST] Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "initial_delays.v:5:4 [NETLIST] Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "initial_delays.v:5:4 [NETLIST] Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "initial_delays.v:6:4 [NETLIST] Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "initial_delays.v:6:4 [NETLIST] Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "initial_delays.v:6:4 [NETLIST] Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 5.5,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Po": 9,
        "Longest Path": 1,
        "Average Path": 1
    },
    "initial/initial_multiple_blocks/no_arch": {
        "test_name": "initial/initial_multiple_blocks/no_arch",
        "verilog": "initial_multiple_blocks.v",
        "warnings": [
            "initial_multiple_blocks.v:4:4 [NETLIST] This output is undriven (simple_op^out1~0) and will be removed",
            "initial_multiple_blocks.v:4:4 [NETLIST] This output is undriven (simple_op^out1~1) and will be removed",
            "initial_multiple_blocks.v:4:4 [NETLIST] This output is undriven (simple_op^out1~2) and will be removed",
            "initial_multiple_blocks.v:5:4 [NETLIST] This output is undriven (simple_op^out2~0) and will be removed",
            "initial_multiple_blocks.v:5:4 [NETLIST] This output is undriven (simple_op^out2~1) and will be removed",
            "initial_multiple_blocks.v:5:4 [NETLIST] This output is undriven (simple_op^out2~2) and will be removed",
            "initial_multiple_blocks.v:6:4 [NETLIST] This output is undriven (simple_op^out3~0) and will be removed",
            "initial_multiple_blocks.v:6:4 [NETLIST] This output is undriven (simple_op^out3~1) and will be removed",
            "initial_multiple_blocks.v:6:4 [NETLIST] This output is undriven (simple_op^out3~2) and will be removed",
            "initial_multiple_blocks.v:7:4 [NETLIST] This output is undriven (simple_op^out4~0) and will be removed",
            "initial_multiple_blocks.v:7:4 [NETLIST] This output is undriven (simple_op^out4~1) and will be removed",
            "initial_multiple_blocks.v:7:4 [NETLIST] This output is undriven (simple_op^out4~2) and will be removed",
            "initial_multiple_blocks.v:8:4 [NETLIST] This output is undriven (simple_op^out5~0) and will be removed",
            "initial_multiple_blocks.v:8:4 [NETLIST] This output is undriven (simple_op^out5~1) and will be removed",
            "initial_multiple_blocks.v:8:4 [NETLIST] This output is undriven (simple_op^out5~2) and will be removed",
            "initial_multiple_blocks.v:4:4 [NETLIST] Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "initial_multiple_blocks.v:4:4 [NETLIST] Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "initial_multiple_blocks.v:4:4 [NETLIST] Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "initial_multiple_blocks.v:5:4 [NETLIST] Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "initial_multiple_blocks.v:5:4 [NETLIST] Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "initial_multiple_blocks.v:5:4 [NETLIST] Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "initial_multiple_blocks.v:6:4 [NETLIST] Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "initial_multiple_blocks.v:6:4 [NETLIST] Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "initial_multiple_blocks.v:6:4 [NETLIST] Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "initial_multiple_blocks.v:7:4 [NETLIST] Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "initial_multiple_blocks.v:7:4 [NETLIST] Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "initial_multiple_blocks.v:7:4 [NETLIST] Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "initial_multiple_blocks.v:8:4 [NETLIST] Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "initial_multiple_blocks.v:8:4 [NETLIST] Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "initial_multiple_blocks.v:8:4 [NETLIST] Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Po": 15,
        "Longest Path": 1,
        "Average Path": 1
    },
    "initial/initial_multiple_statements/no_arch": {
        "test_name": "initial/initial_multiple_statements/no_arch",
        "verilog": "initial_multiple_statements.v",
        "warnings": [
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~0) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~1) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~2) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~3) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~4) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~5) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~6) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] This output is undriven (simple_op^out1~7) and will be removed",
            "initial_multiple_statements.v:4:4 [NETLIST] This output is undriven (simple_op^out2) and will be removed",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "initial_multiple_statements.v:3:4 [NETLIST] Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "initial_multiple_statements.v:4:4 [NETLIST] Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Po": 9,
        "Longest Path": 1,
        "Average Path": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
