<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='358' type='void llvm::ScheduleDAGInstrs::initSUnits()'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='543' ll='587' type='void llvm::ScheduleDAGInstrs::initSUnits()'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='722' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<doc f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='531'>/// Creates an SUnit for each real instruction, numbered in top-down
/// topological order. The instruction order A &lt; B, implies that no edge exists
/// from B to A.
///
/// Map each real instruction to its SUnit.
///
/// After initSUnits, the SUnits vector cannot be resized and the scheduler may
/// hang onto SUnit pointers. We may relax this in the future by using SUnit IDs
/// instead of pointers.
///
/// MachineScheduler relies on initSUnits numbering the nodes by their order in
/// the original instruction list.</doc>
