// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Tue May  6 14:30:26 2025
// Host        : DESKTOP-NJLM2SB running 64-bit major release  (build 9200)
// Command     : write_verilog -mode pin_planning -force -port_diff_buffers C:/vivado_practice/prac2/io_1.v
// Design      : ios
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
module ios(a, b, y);
  input a;
  input b;
  output y;

  // internal wires associated with differential buffers


  // differential buffers


endmodule
