// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17_ram) {
        ram[0] = "0b10111110100100111110000111101110";
        ram[1] = "0b00111111101101000101110110111010";
        ram[2] = "0b00111110101010111011111100000010";
        ram[3] = "0b00111111110001101011000111001111";
        ram[4] = "0b00111111100111011011110101100101";
        ram[5] = "0b00111111001100111111111011011101";
        ram[6] = "0b10111110101011101000101011111101";
        ram[7] = "0b10111110001101111010011111101111";
        ram[8] = "0b00111111000001111011111001000001";
        ram[9] = "0b00111111001011111010000001100000";
        ram[10] = "0b10111111000001110110101010110101";
        ram[11] = "0b10111110110001001110000111010001";
        ram[12] = "0b00111110001101000111100110011000";
        ram[13] = "0b00111111001101001100110011111010";
        ram[14] = "0b00111111000000101110011001000001";
        ram[15] = "0b00111101001100011101011110100110";
        ram[16] = "0b00111110011101111001000000001011";
        ram[17] = "0b00111110111111000110101011010101";
        ram[18] = "0b00111101100110110010100001101110";
        ram[19] = "0b00111111100010011101000100000100";
        ram[20] = "0b00111110100111111110000000100110";
        ram[21] = "0b00111110110111100110001001110110";
        ram[22] = "0b00111011110100010101001001100000";
        ram[23] = "0b00111110110100111110000010011110";
        ram[24] = "0b00111111001110011100010111000001";
        ram[25] = "0b00111110011110001110101001010100";
        ram[26] = "0b10111100110000011101111010110101";
        ram[27] = "0b00111111000110001110100101101110";
        ram[28] = "0b00111110111110111100110010000001";
        ram[29] = "0b00111110101010001011011000110001";
        ram[30] = "0b00111111000100010000010101011010";
        ram[31] = "0b10111101100110010110111010110111";
        ram[32] = "0b10111110111110001100100011100000";
        ram[33] = "0b10111110011000100000011111001110";
        ram[34] = "0b00111110011100110101111001101110";
        ram[35] = "0b00111101100000101100100000011101";
        ram[36] = "0b00111110010001001011111000011100";
        ram[37] = "0b10111110101000111010011011001010";
        ram[38] = "0b10111110011101011101000000010010";
        ram[39] = "0b10111110011001100100011000110010";
        ram[40] = "0b10111111001000000110101011000100";
        ram[41] = "0b10111110101010101010000110110101";
        ram[42] = "0b10111110111100011101010100101011";
        ram[43] = "0b10111110011100010111010010100100";
        ram[44] = "0b00111111001001111010010101000101";
        ram[45] = "0b10111110110100110001000011011001";
        ram[46] = "0b10111110101010111101111101000100";
        ram[47] = "0b10111110011001110101011000110000";
        ram[48] = "0b00111110110100100010110011101110";
        ram[49] = "0b00111111100010001011010001101010";
        ram[50] = "0b00111111001111110110010100100110";
        ram[51] = "0b10111110001000111101101001110100";
        ram[52] = "0b00111110000111110101000011100010";
        ram[53] = "0b00111111000111010111101001000110";
        ram[54] = "0b00111111010010010000011100100101";
        ram[55] = "0b10111110101001110001101100010111";
        ram[56] = "0b00111110001010101100001011100010";
        ram[57] = "0b10111101010011111111110000011010";
        ram[58] = "0b00111111010000111001010001101100";
        ram[59] = "0b00111111110110001011101101111010";
        ram[60] = "0b10111111110001101101010000001110";
        ram[61] = "0b00111111010001011000010101101001";
        ram[62] = "0b00111110011011111000101000100001";
        ram[63] = "0b00111111001001101110000100011111";
        ram[64] = "0b00111110101101111001101001011100";
        ram[65] = "0b10111101110001010110110010100000";
        ram[66] = "0b10111101100001011111100111011010";
        ram[67] = "0b00111101110001101011010111111101";
        ram[68] = "0b00111110101001101000010111100000";
        ram[69] = "0b00111111001110101111011001000101";
        ram[70] = "0b00111110000011101001110000010111";
        ram[71] = "0b00111111010011111111010000111011";
        ram[72] = "0b00111110101000011011110000100111";
        ram[73] = "0b00111110100111101001100010100001";
        ram[74] = "0b00111111000010111011100100000011";
        ram[75] = "0b00111110100110100111001010011010";
        ram[76] = "0b10111110001101011010000001111101";
        ram[77] = "0b00111110100101001101100100110000";
        ram[78] = "0b10111110101001101110010001000010";
        ram[79] = "0b00111111001010001011110010010000";
        ram[80] = "0b10111111110000010101101001101000";
        ram[81] = "0b00111110101010011110111110011001";
        ram[82] = "0b00111110100010000111011111000101";
        ram[83] = "0b00111111000010111100100010010100";
        ram[84] = "0b00111111000010100010101010010110";
        ram[85] = "0b00111111000000101100110010000100";
        ram[86] = "0b00111110111101101011110100101000";
        ram[87] = "0b10111110110010110101101000011010";
        ram[88] = "0b10111101100110111110111101110000";
        ram[89] = "0b00111100110010000011011100111011";
        ram[90] = "0b10111111110010001111110010001110";
        ram[91] = "0b10111111101111111010111001011010";
        ram[92] = "0b10111110110110100110011100001101";
        ram[93] = "0b10111111011111011001111011000100";
        ram[94] = "0b10111111000001011010010011000110";
        ram[95] = "0b00111110101011000000100010101100";
        ram[96] = "0b10111110000110110011000101000101";
        ram[97] = "0b00111110110101110110111101000011";
        ram[98] = "0b00111110101111011101011100000000";
        ram[99] = "0b10111111010010111111101100000110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17_ram("nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17() {
    delete meminst;
}


};//endmodule
#endif
