$date
	Sun Dec  4 14:10:41 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module serial_buffer_TB $end
$scope module dut $end
$var wire 1 ! load $end
$var wire 11 " parallel_in [10:0] $end
$var wire 1 # rst $end
$var wire 1 $ sr_clk $end
$var reg 11 % bitShift [10:0] $end
$var reg 1 & bit_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
b11111111111 %
0$
0#
b0 "
0!
$end
#5
b11111010100 %
b11111010100 "
1!
1#
#6
0!
#7
0&
b11111101010 %
1$
#8
0$
#9
b11111110101 %
1$
#10
0$
#11
1&
b11111111010 %
1$
#12
0$
#13
0&
b11111111101 %
1$
#14
0$
#15
1&
b11111111110 %
1$
#16
0$
#17
0&
b11111111111 %
1$
#18
0$
#19
1&
1$
#20
0$
#21
1$
#22
0$
#23
1$
#24
0$
#25
1$
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
#31
1$
#32
0$
#33
1$
#34
0$
#35
1$
#36
0$
#56
