{
  "module_name": "intel_snps_phy_regs.h",
  "hash_id": "32f61ea0b0a26aa4f81f9cb8b0b39dd4359728f2b45dc4bda40d3cea32df1cb1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_snps_phy_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_SNPS_PHY_REGS__\n#define __INTEL_SNPS_PHY_REGS__\n\n#include \"intel_display_reg_defs.h\"\n\n#define _SNPS_PHY_A_BASE\t\t\t0x168000\n#define _SNPS_PHY_B_BASE\t\t\t0x169000\n#define _SNPS_PHY(phy)\t\t\t\t_PHY(phy, \\\n\t\t\t\t\t\t     _SNPS_PHY_A_BASE, \\\n\t\t\t\t\t\t     _SNPS_PHY_B_BASE)\n#define _SNPS2(phy, reg)\t\t\t(_SNPS_PHY(phy) - \\\n\t\t\t\t\t\t _SNPS_PHY_A_BASE + (reg))\n#define _MMIO_SNPS(phy, reg)\t\t\t_MMIO(_SNPS2(phy, reg))\n#define _MMIO_SNPS_LN(ln, phy, reg)\t\t_MMIO(_SNPS2(phy, \\\n\t\t\t\t\t\t\t     (reg) + (ln) * 0x10))\n\n#define SNPS_PHY_MPLLB_CP(phy)\t\t\t_MMIO_SNPS(phy, 0x168000)\n#define   SNPS_PHY_MPLLB_CP_INT\t\t\tREG_GENMASK(31, 25)\n#define   SNPS_PHY_MPLLB_CP_INT_GS\t\tREG_GENMASK(23, 17)\n#define   SNPS_PHY_MPLLB_CP_PROP\t\tREG_GENMASK(15, 9)\n#define   SNPS_PHY_MPLLB_CP_PROP_GS\t\tREG_GENMASK(7, 1)\n\n#define SNPS_PHY_MPLLB_DIV(phy)\t\t\t_MMIO_SNPS(phy, 0x168004)\n#define   SNPS_PHY_MPLLB_FORCE_EN\t\tREG_BIT(31)\n#define   SNPS_PHY_MPLLB_DIV_CLK_EN\t\tREG_BIT(30)\n#define   SNPS_PHY_MPLLB_DIV5_CLK_EN\t\tREG_BIT(29)\n#define   SNPS_PHY_MPLLB_V2I\t\t\tREG_GENMASK(27, 26)\n#define   SNPS_PHY_MPLLB_FREQ_VCO\t\tREG_GENMASK(25, 24)\n#define   SNPS_PHY_MPLLB_DIV_MULTIPLIER\t\tREG_GENMASK(23, 16)\n#define   SNPS_PHY_MPLLB_PMIX_EN\t\tREG_BIT(10)\n#define   SNPS_PHY_MPLLB_DP2_MODE\t\tREG_BIT(9)\n#define   SNPS_PHY_MPLLB_WORD_DIV2_EN\t\tREG_BIT(8)\n#define   SNPS_PHY_MPLLB_TX_CLK_DIV\t\tREG_GENMASK(7, 5)\n#define   SNPS_PHY_MPLLB_SHIM_DIV32_CLK_SEL\tREG_BIT(0)\n\n#define SNPS_PHY_MPLLB_FRACN1(phy)\t\t_MMIO_SNPS(phy, 0x168008)\n#define   SNPS_PHY_MPLLB_FRACN_EN\t\tREG_BIT(31)\n#define   SNPS_PHY_MPLLB_FRACN_CGG_UPDATE_EN\tREG_BIT(30)\n#define   SNPS_PHY_MPLLB_FRACN_DEN\t\tREG_GENMASK(15, 0)\n\n#define SNPS_PHY_MPLLB_FRACN2(phy)\t\t_MMIO_SNPS(phy, 0x16800C)\n#define   SNPS_PHY_MPLLB_FRACN_REM\t\tREG_GENMASK(31, 16)\n#define   SNPS_PHY_MPLLB_FRACN_QUOT\t\tREG_GENMASK(15, 0)\n\n#define SNPS_PHY_MPLLB_SSCEN(phy)\t\t_MMIO_SNPS(phy, 0x168014)\n#define   SNPS_PHY_MPLLB_SSC_EN\t\t\tREG_BIT(31)\n#define   SNPS_PHY_MPLLB_SSC_UP_SPREAD\t\tREG_BIT(30)\n#define   SNPS_PHY_MPLLB_SSC_PEAK\t\tREG_GENMASK(29, 10)\n\n#define SNPS_PHY_MPLLB_SSCSTEP(phy)\t\t_MMIO_SNPS(phy, 0x168018)\n#define   SNPS_PHY_MPLLB_SSC_STEPSIZE\t\tREG_GENMASK(31, 11)\n\n#define SNPS_PHY_MPLLB_DIV2(phy)\t\t_MMIO_SNPS(phy, 0x16801C)\n#define   SNPS_PHY_MPLLB_HDMI_PIXEL_CLK_DIV\tREG_GENMASK(19, 18)\n#define   SNPS_PHY_MPLLB_HDMI_DIV\t\tREG_GENMASK(17, 15)\n#define   SNPS_PHY_MPLLB_REF_CLK_DIV\t\tREG_GENMASK(14, 12)\n#define   SNPS_PHY_MPLLB_MULTIPLIER\t\tREG_GENMASK(11, 0)\n\n#define SNPS_PHY_REF_CONTROL(phy)\t\t_MMIO_SNPS(phy, 0x168188)\n#define   SNPS_PHY_REF_CONTROL_REF_RANGE\tREG_GENMASK(31, 27)\n\n#define SNPS_PHY_TX_REQ(phy)\t\t\t_MMIO_SNPS(phy, 0x168200)\n#define   SNPS_PHY_TX_REQ_LN_DIS_PWR_STATE_PSR\tREG_GENMASK(31, 30)\n\n#define SNPS_PHY_TX_EQ(ln, phy)\t\t\t_MMIO_SNPS_LN(ln, phy, 0x168300)\n#define   SNPS_PHY_TX_EQ_MAIN\t\t\tREG_GENMASK(23, 18)\n#define   SNPS_PHY_TX_EQ_POST\t\t\tREG_GENMASK(15, 10)\n#define   SNPS_PHY_TX_EQ_PRE\t\t\tREG_GENMASK(7, 2)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}