-- Project:   C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj
-- Generated: 10/04/2019 13:36:06
-- PSoC Creator  4.2

ENTITY Design01 IS
    PORT(
        Tx_1(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Echo_fl(0)_PAD : IN std_ulogic;
        Trigger_fl(0)_PAD : IN std_ulogic;
        step_rw(0)_PAD : OUT std_ulogic;
        step_lw(0)_PAD : OUT std_ulogic;
        dir_lw(0)_PAD : OUT std_ulogic;
        dir_rw(0)_PAD : OUT std_ulogic;
        Trigger_r(0)_PAD : IN std_ulogic;
        Trigger_l(0)_PAD : IN std_ulogic;
        Trigger_fr(0)_PAD : IN std_ulogic;
        Echo_l(0)_PAD : IN std_ulogic;
        Echo_fr(0)_PAD : IN std_ulogic;
        Echo_r(0)_PAD : IN std_ulogic;
        R(0)_PAD : OUT std_ulogic;
        Pin_3(0)_PAD : INOUT std_ulogic;
        Pin_2(0)_PAD : INOUT std_ulogic;
        Pin_1(0)_PAD : INOUT std_ulogic;
        step_lift(0)_PAD : OUT std_ulogic;
        dir_lift(0)_PAD : OUT std_ulogic;
        Start_switch(0)_PAD : IN std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        servo(0)_PAD : OUT std_ulogic;
        B(0)_PAD : OUT std_ulogic;
        G(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL B(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Echo_fl(0)__PA : bit;
    SIGNAL Echo_fr(0)__PA : bit;
    SIGNAL Echo_l(0)__PA : bit;
    SIGNAL Echo_r(0)__PA : bit;
    SIGNAL G(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL Net_1720 : bit;
    ATTRIBUTE placement_force OF Net_1720 : SIGNAL IS "U(0,0,A)2";
    SIGNAL Net_1725 : bit;
    SIGNAL Net_1952 : bit;
    SIGNAL Net_2155 : bit;
    SIGNAL Net_2166 : bit;
    ATTRIBUTE placement_force OF Net_2166 : SIGNAL IS "U(3,1,A)0";
    SIGNAL Net_2174 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2174 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2174 : SIGNAL IS true;
    SIGNAL Net_2174_local : bit;
    SIGNAL Net_2225 : bit;
    ATTRIBUTE placement_force OF Net_2225 : SIGNAL IS "U(1,2,B)1";
    SIGNAL Net_2285 : bit;
    ATTRIBUTE placement_force OF Net_2285 : SIGNAL IS "U(3,2,B)3";
    SIGNAL Net_2287 : bit;
    ATTRIBUTE placement_force OF Net_2287 : SIGNAL IS "U(3,1,A)1";
    SIGNAL Net_2342 : bit;
    SIGNAL Net_2343 : bit;
    SIGNAL Net_2345 : bit;
    SIGNAL Net_2346 : bit;
    SIGNAL Net_2351 : bit;
    SIGNAL Net_2352 : bit;
    SIGNAL Net_2353 : bit;
    SIGNAL Net_2354 : bit;
    SIGNAL Net_2381 : bit;
    SIGNAL Net_2446 : bit;
    ATTRIBUTE placement_force OF Net_2446 : SIGNAL IS "U(0,4,B)0";
    SIGNAL Net_2590 : bit;
    ATTRIBUTE placement_force OF Net_2590 : SIGNAL IS "U(0,5,B)2";
    SIGNAL Net_2603 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2603 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2603 : SIGNAL IS true;
    SIGNAL Net_2603_local : bit;
    SIGNAL Net_2655 : bit;
    SIGNAL Net_2877 : bit;
    ATTRIBUTE placement_force OF Net_2877 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_2911 : bit;
    SIGNAL Net_2912 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2912 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2912 : SIGNAL IS true;
    SIGNAL Net_2912_local : bit;
    SIGNAL Net_2917 : bit;
    ATTRIBUTE placement_force OF Net_2917 : SIGNAL IS "U(0,4,B)3";
    SIGNAL Net_2931 : bit;
    SIGNAL Net_2933 : bit;
    ATTRIBUTE placement_force OF Net_2933 : SIGNAL IS "U(2,2,A)3";
    SIGNAL Net_3033 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3033 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3033 : SIGNAL IS true;
    SIGNAL Net_3033_local : bit;
    SIGNAL Net_304 : bit;
    SIGNAL Net_3071 : bit;
    ATTRIBUTE placement_force OF Net_3071 : SIGNAL IS "U(0,5,A)1";
    SIGNAL Net_312 : bit;
    ATTRIBUTE udbclken_assigned OF Net_312 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_312 : SIGNAL IS true;
    SIGNAL Net_312_local : bit;
    SIGNAL Net_3674_0 : bit;
    SIGNAL Net_3674_1 : bit;
    SIGNAL Net_4882 : bit;
    ATTRIBUTE placement_force OF Net_4882 : SIGNAL IS "U(1,2,A)0";
    ATTRIBUTE soft OF Net_4882 : SIGNAL IS 1;
    SIGNAL Photodiode(0)__PA : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL Pin_2(0)__PA : bit;
    SIGNAL Pin_3(0)__PA : bit;
    SIGNAL R(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Start_switch(0)__PA : bit;
    SIGNAL Trigger_fl(0)__PA : bit;
    SIGNAL Trigger_fr(0)__PA : bit;
    SIGNAL Trigger_l(0)__PA : bit;
    SIGNAL Trigger_r(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig_1:aclock\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
    SIGNAL \Control_Reg_1:control_1\ : bit;
    SIGNAL \Control_Reg_1:control_2\ : bit;
    SIGNAL \Control_Reg_1:control_3\ : bit;
    SIGNAL \Control_Reg_1:control_4\ : bit;
    SIGNAL \Control_Reg_1:control_5\ : bit;
    SIGNAL \Control_Reg_1:control_6\ : bit;
    SIGNAL \Control_Reg_1:control_7\ : bit;
    SIGNAL \Control_Reg_2:control_1\ : bit;
    SIGNAL \Control_Reg_2:control_2\ : bit;
    SIGNAL \Control_Reg_2:control_3\ : bit;
    SIGNAL \Control_Reg_2:control_4\ : bit;
    SIGNAL \Control_Reg_2:control_5\ : bit;
    SIGNAL \Control_Reg_2:control_6\ : bit;
    SIGNAL \Control_Reg_2:control_7\ : bit;
    SIGNAL \Control_Reg_3:control_1\ : bit;
    SIGNAL \Control_Reg_3:control_2\ : bit;
    SIGNAL \Control_Reg_3:control_3\ : bit;
    SIGNAL \Control_Reg_3:control_4\ : bit;
    SIGNAL \Control_Reg_3:control_5\ : bit;
    SIGNAL \Control_Reg_3:control_6\ : bit;
    SIGNAL \Control_Reg_3:control_7\ : bit;
    SIGNAL \Control_Reg_4:control_2\ : bit;
    SIGNAL \Control_Reg_4:control_3\ : bit;
    SIGNAL \Control_Reg_4:control_4\ : bit;
    SIGNAL \Control_Reg_4:control_5\ : bit;
    SIGNAL \Control_Reg_4:control_6\ : bit;
    SIGNAL \Control_Reg_4:control_7\ : bit;
    SIGNAL \Counter_left:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_left:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_left:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_left:CounterUDB:count_enable\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Counter_left:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_left:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \Counter_left:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_left:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Counter_left:CounterUDB:per_equal\ : bit;
    SIGNAL \Counter_left:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_left:CounterUDB:prevCompare\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \Counter_left:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_left:CounterUDB:reload\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_left:CounterUDB:status_0\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \Counter_left:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_left:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_left:CounterUDB:status_2\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \Counter_left:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_left:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_lift:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_lift:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_lift:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_lift:CounterUDB:count_enable\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \Counter_lift:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_lift:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \Counter_lift:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_lift:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \Counter_lift:CounterUDB:per_equal\ : bit;
    SIGNAL \Counter_lift:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_lift:CounterUDB:prevCompare\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \Counter_lift:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_lift:CounterUDB:reload\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \Counter_lift:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_lift:CounterUDB:status_0\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \Counter_lift:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_lift:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_lift:CounterUDB:status_2\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \Counter_lift:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_lift:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_right:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_right:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_right:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_right:CounterUDB:count_enable\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \Counter_right:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_right:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \Counter_right:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_right:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \Counter_right:CounterUDB:per_equal\ : bit;
    SIGNAL \Counter_right:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_right:CounterUDB:prevCompare\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \Counter_right:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_right:CounterUDB:reload\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_right:CounterUDB:status_0\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \Counter_right:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_right:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_right:CounterUDB:status_2\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \Counter_right:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_right:CounterUDB:status_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:status_0\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:status_2\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_lift:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_lift:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_lift:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_lift:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \PWM_lift:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_lift:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \PWM_lift:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_lift:PWMUDB:status_0\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \PWM_lift:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_lift:PWMUDB:status_2\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \PWM_lift:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_lift:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_lw:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_lw:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_lw:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_lw:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \PWM_lw:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_lw:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \PWM_lw:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_lw:PWMUDB:status_0\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \PWM_lw:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_lw:PWMUDB:status_2\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \PWM_lw:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_lw:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_rw:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_rw:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_rw:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_rw:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \PWM_rw:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_rw:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \PWM_rw:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_rw:PWMUDB:status_0\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \PWM_rw:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_rw:PWMUDB:status_2\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \PWM_rw:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_rw:PWMUDB:tc_i\ : bit;
    SIGNAL \TIA_1:Net_60\ : bit;
    SIGNAL \Timer_1:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(1,3,A)0";
    ATTRIBUTE soft OF \Timer_1:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Timer_1:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:capt_int_temp\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \Timer_1:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:capture_last\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_1:TimerUDB:int_capt_count_0\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:int_capt_count_0\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \Timer_1:TimerUDB:int_capt_count_1\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:int_capt_count_1\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_1:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:run_mode\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:status_tc\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \Timer_1:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:timer_enable\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \Timer_1:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:trig_disable\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:counter_load_not\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_0\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_1\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_bitclk\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_0\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_1\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_2\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_0\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_2\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,4,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL dir_lift(0)__PA : bit;
    SIGNAL dir_lw(0)__PA : bit;
    SIGNAL dir_rw(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL servo(0)__PA : bit;
    SIGNAL step_lift(0)__PA : bit;
    SIGNAL step_lw(0)__PA : bit;
    SIGNAL step_rw(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_right:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_left:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_lift:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Echo_fl(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Echo_fl(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF Trigger_fl(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Trigger_fl(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF step_rw(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF step_rw(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF step_lw(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF step_lw(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF dir_lw(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF dir_lw(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF dir_rw(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF dir_rw(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Trigger_r(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Trigger_r(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Trigger_l(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Trigger_l(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Trigger_fr(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Trigger_fr(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Echo_l(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Echo_l(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Echo_fr(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Echo_fr(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Echo_r(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Echo_r(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF R(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF R(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Pin_3(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin_3(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Pin_2(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Pin_2(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Photodiode(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Photodiode(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF step_lift(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF step_lift(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF dir_lift(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF dir_lift(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Start_switch(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Start_switch(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF servo(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF servo(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF B(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF B(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF G(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF G(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:capt_fifo_load\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_1720 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_1720 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_1:BUART:counter_load_not\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_1:BUART:rx_postpoll\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \PWM_rw:PWMUDB:status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \PWM_rw:PWMUDB:status_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_lw:PWMUDB:status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \PWM_lw:PWMUDB:status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:reload\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:reload\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:status_0\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:status_2\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:status_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:count_enable\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:count_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:reload\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:reload\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:count_enable\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:count_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_lift:PWMUDB:status_2\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \PWM_lift:PWMUDB:status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:reload\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:reload\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:status_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:count_enable\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:count_enable\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_2917 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Net_2917 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_2933 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_2933 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_2\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:status_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_4882 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_4882 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF isr_1 : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF isr_uart_rx : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \PWM_rw:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM_rw:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_rw:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \PWM_rw:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_rw:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \PWM_rw:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_lw:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \PWM_lw:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_lw:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \PWM_lw:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_lw:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \PWM_lw:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \ADC_DelSig_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_DelSig_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_DelSig_1:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \TIA_1:SC\ : LABEL IS "F(SC,2)";
    ATTRIBUTE Location OF \IDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE lib_model OF \PWM_lift:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \PWM_lift:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_lift:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \PWM_lift:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_lift:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \PWM_lift:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF isr_Key : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Control_Reg_3:Sync:ctrl_reg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \Control_Reg_3:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell11";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Control_Reg_4:Sync:ctrl_reg\ : LABEL IS "controlcell12";
    ATTRIBUTE Location OF \Control_Reg_4:Sync:ctrl_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_2877 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Net_2877 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capture_last\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:capture_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:run_mode\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:run_mode\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:int_capt_count_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:int_capt_count_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:capt_int_temp\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:capt_int_temp\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:timer_enable\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:timer_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:trig_disable\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:trig_disable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UART_1:BUART:tx_bitclk\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \PWM_rw:PWMUDB:runmode_enable\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \PWM_rw:PWMUDB:runmode_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_rw:PWMUDB:prevCompare1\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \PWM_rw:PWMUDB:prevCompare1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_rw:PWMUDB:status_0\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \PWM_rw:PWMUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_2166 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF Net_2166 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_2285 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF Net_2285 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_lw:PWMUDB:runmode_enable\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \PWM_lw:PWMUDB:runmode_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_lw:PWMUDB:prevCompare1\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \PWM_lw:PWMUDB:prevCompare1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_lw:PWMUDB:status_0\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \PWM_lw:PWMUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_2225 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_2225 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_2287 : LABEL IS "macrocell64";
    ATTRIBUTE Location OF Net_2287 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:prevCompare\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:prevCompare\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_right:CounterUDB:count_stored_i\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Counter_right:CounterUDB:count_stored_i\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:prevCompare\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:prevCompare\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_left:CounterUDB:count_stored_i\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Counter_left:CounterUDB:count_stored_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_lift:PWMUDB:runmode_enable\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \PWM_lift:PWMUDB:runmode_enable\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_lift:PWMUDB:prevCompare1\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \PWM_lift:PWMUDB:prevCompare1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_lift:PWMUDB:status_0\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \PWM_lift:PWMUDB:status_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_2446 : LABEL IS "macrocell74";
    ATTRIBUTE Location OF Net_2446 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_2590 : LABEL IS "macrocell75";
    ATTRIBUTE Location OF Net_2590 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:prevCompare\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:prevCompare\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_lift:CounterUDB:count_stored_i\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Counter_lift:CounterUDB:count_stored_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_0\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_3071 : LABEL IS "macrocell82";
    ATTRIBUTE Location OF Net_3071 : LABEL IS "U(0,5)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\,
            dclk_0 => \ADC_DelSig_1:Net_93_local\,
            dclk_glb_1 => Net_2174,
            dclk_1 => Net_2174_local,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\,
            aclk_0 => \ADC_DelSig_1:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\,
            dclk_glb_2 => Net_312,
            dclk_2 => Net_312_local,
            dclk_glb_3 => \UART_1:Net_9\,
            dclk_3 => \UART_1:Net_9_local\,
            dclk_glb_4 => Net_2603,
            dclk_4 => Net_2603_local,
            dclk_glb_5 => Net_3033,
            dclk_5 => Net_3033_local,
            dclk_glb_6 => Net_2912,
            dclk_6 => Net_2912_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2f46ebcb-c459-44f5-8e4d-1a585e976f4e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_1720,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_1725,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_fl:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e565576b-bbad-431b-a50d-c6922546ef0e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_fl(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_fl",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_fl(0)__PA,
            oe => open,
            fb => Net_2352,
            pad_in => Echo_fl(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_fl:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_fl(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_fl",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_fl(0)__PA,
            oe => open,
            fb => Net_2342,
            pad_in => Trigger_fl(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    step_rw:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8c211abc-7aac-4b75-941e-ca2088d500ea",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    step_rw(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "step_rw",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => step_rw(0)__PA,
            oe => open,
            pin_input => Net_2166,
            pad_out => step_rw(0)_PAD,
            pad_in => step_rw(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    step_lw:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dcf51fcc-fadc-4589-978c-d175509f465c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    step_lw(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "step_lw",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => step_lw(0)__PA,
            oe => open,
            pin_input => Net_2225,
            pad_out => step_lw(0)_PAD,
            pad_in => step_lw(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    dir_lw:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bd8e894f-ed97-40da-b4d7-fea94ad87ee7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    dir_lw(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "dir_lw",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => dir_lw(0)__PA,
            oe => open,
            pad_in => dir_lw(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    dir_rw:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b0057bec-9127-46ac-bae1-07a8b5976096",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    dir_rw(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "dir_rw",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => dir_rw(0)__PA,
            oe => open,
            pad_in => dir_rw(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_r:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "862e4b44-24f5-495a-9109-b18a3da54950",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_r(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_r",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_r(0)__PA,
            oe => open,
            fb => Net_2346,
            pad_in => Trigger_r(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_l:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4fb6110a-b826-4c38-a25c-8f5fb705be4d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_l(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_l",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_l(0)__PA,
            oe => open,
            fb => Net_2345,
            pad_in => Trigger_l(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_fr:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "37beada5-7b43-42d6-b252-93e81ae18d23",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_fr(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_fr",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_fr(0)__PA,
            oe => open,
            fb => Net_2343,
            pad_in => Trigger_fr(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_l:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5ed16469-331b-4729-b77f-37bd9b2e8100",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_l(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_l",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_l(0)__PA,
            oe => open,
            fb => Net_2353,
            pad_in => Echo_l(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_fr:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d8a0570e-f288-44e3-b8eb-f3a899bd0933",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_fr(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_fr",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_fr(0)__PA,
            oe => open,
            fb => Net_2351,
            pad_in => Echo_fr(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_r:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ea347a02-f7bc-4681-a5c4-c4927051175a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_r(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_r",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_r(0)__PA,
            oe => open,
            fb => Net_2354,
            pad_in => Echo_r(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    R:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6b6de453-c568-4a22-b263-94508d8a4ce4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => R(0)__PA,
            oe => open,
            pad_in => R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "727397b3-631f-4e83-9730-a7ddef102c25",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_3(0)__PA,
            oe => open,
            pad_in => Pin_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "2de89f4d-0e78-48f9-9d1f-c126b09c76bd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_2(0)__PA,
            oe => open,
            pad_in => Pin_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Photodiode:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c2059805-8176-49c5-8e89-bb24ff22acb8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Photodiode(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Photodiode",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Photodiode(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    step_lift:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ab372f32-7671-4bce-8d77-c521f779907f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    step_lift(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "step_lift",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => step_lift(0)__PA,
            oe => open,
            pin_input => Net_2446,
            pad_out => step_lift(0)_PAD,
            pad_in => step_lift(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    dir_lift:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8103ec31-3022-42e2-9ea3-0d4a8ee8552f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    dir_lift(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "dir_lift",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => dir_lift(0)__PA,
            oe => open,
            pad_in => dir_lift(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Start_switch:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "7a83f60b-b044-403f-aa11-186cea72d2ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Start_switch(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Start_switch",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Start_switch(0)__PA,
            oe => open,
            fb => Net_2911,
            pad_in => Start_switch(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "189e7bd1-7b12-475c-891a-e76309c5969f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pin_input => Net_2917,
            pad_out => LED(0)_PAD,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    servo:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fa0d9bad-6ebe-498f-9730-e9342edcc233",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    servo(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "servo",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => servo(0)__PA,
            oe => open,
            pin_input => Net_3071,
            pad_out => servo(0)_PAD,
            pad_in => servo(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9465824f-c0f5-4324-bfe1-697e5b4ececd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => B(0)__PA,
            oe => open,
            pad_in => B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    G:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "efa53933-add0-42f3-92bc-95cf6dfb4dc8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    G(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "G",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => G(0)__PA,
            oe => open,
            pad_in => G(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Timer_1:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * !main_2 * !main_6 * !main_7) + (main_0 * main_1 * !main_3 * main_6 * !main_7) + (main_0 * main_1 * !main_4 * !main_6 * main_7) + (main_0 * main_1 * !main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capt_fifo_load\,
            main_0 => \Timer_1:TimerUDB:capture_last\,
            main_1 => \Timer_1:TimerUDB:timer_enable\,
            main_2 => Net_2352,
            main_3 => Net_2353,
            main_4 => Net_2351,
            main_5 => Net_2354,
            main_6 => Net_3674_1,
            main_7 => Net_3674_0);

    \Timer_1:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:status_tc\,
            main_0 => \Timer_1:TimerUDB:run_mode\,
            main_1 => \Timer_1:TimerUDB:per_zero\);

    Net_1720:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1720,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => Net_1725,
            main_1 => \UART_1:BUART:pollcount_1\,
            main_2 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \PWM_rw:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_rw:PWMUDB:status_2\,
            main_0 => \PWM_rw:PWMUDB:runmode_enable\,
            main_1 => \PWM_rw:PWMUDB:tc_i\);

    \PWM_lw:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_lw:PWMUDB:status_2\,
            main_0 => \PWM_lw:PWMUDB:runmode_enable\,
            main_1 => \PWM_lw:PWMUDB:tc_i\);

    \Counter_right:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_right:CounterUDB:reload\,
            main_0 => Net_2155,
            main_1 => \Counter_right:CounterUDB:per_equal\);

    \Counter_right:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_right:CounterUDB:status_0\,
            main_0 => \Counter_right:CounterUDB:cmp_out_i\,
            main_1 => \Counter_right:CounterUDB:prevCompare\);

    \Counter_right:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_right:CounterUDB:status_2\,
            main_0 => \Counter_right:CounterUDB:per_equal\,
            main_1 => \Counter_right:CounterUDB:overflow_reg_i\);

    \Counter_right:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_right:CounterUDB:count_enable\,
            main_0 => Net_2285,
            main_1 => \Counter_right:CounterUDB:control_7\,
            main_2 => \Counter_right:CounterUDB:count_stored_i\);

    \Counter_left:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_left:CounterUDB:reload\,
            main_0 => Net_2155,
            main_1 => \Counter_left:CounterUDB:per_equal\);

    \Counter_left:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_left:CounterUDB:status_0\,
            main_0 => \Counter_left:CounterUDB:cmp_out_i\,
            main_1 => \Counter_left:CounterUDB:prevCompare\);

    \Counter_left:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_left:CounterUDB:status_2\,
            main_0 => \Counter_left:CounterUDB:per_equal\,
            main_1 => \Counter_left:CounterUDB:overflow_reg_i\);

    \Counter_left:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_left:CounterUDB:count_enable\,
            main_0 => Net_2287,
            main_1 => \Counter_left:CounterUDB:control_7\,
            main_2 => \Counter_left:CounterUDB:count_stored_i\);

    \PWM_lift:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_lift:PWMUDB:status_2\,
            main_0 => \PWM_lift:PWMUDB:runmode_enable\,
            main_1 => \PWM_lift:PWMUDB:tc_i\);

    \Counter_lift:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_lift:CounterUDB:reload\,
            main_0 => Net_2655,
            main_1 => \Counter_lift:CounterUDB:per_equal\);

    \Counter_lift:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_lift:CounterUDB:status_0\,
            main_0 => \Counter_lift:CounterUDB:cmp_out_i\,
            main_1 => \Counter_lift:CounterUDB:prevCompare\);

    \Counter_lift:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_lift:CounterUDB:status_2\,
            main_0 => \Counter_lift:CounterUDB:per_equal\,
            main_1 => \Counter_lift:CounterUDB:overflow_reg_i\);

    \Counter_lift:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_lift:CounterUDB:count_enable\,
            main_0 => Net_2590,
            main_1 => \Counter_lift:CounterUDB:control_7\,
            main_2 => \Counter_lift:CounterUDB:count_stored_i\);

    Net_2917:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2917,
            main_0 => Net_2877);

    Net_2933:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2933,
            main_0 => Net_2877,
            main_1 => Net_2931);

    \PWM_1:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:status_2\,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:tc_i\);

    Net_4882:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_4 * !main_5) + (main_1 * main_4 * main_5) + (main_2 * main_4 * !main_5) + (main_3 * !main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_4882,
            main_0 => Net_2342,
            main_1 => Net_2346,
            main_2 => Net_2345,
            main_3 => Net_2343,
            main_4 => Net_3674_1,
            main_5 => Net_3674_0);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    isr_1:interrupt
        GENERIC MAP(
            int_type => "01",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_304,
            clock => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_312,
            control_7 => \Timer_1:TimerUDB:control_7\,
            control_6 => \Timer_1:TimerUDB:control_6\,
            control_5 => \Timer_1:TimerUDB:control_5\,
            control_4 => \Timer_1:TimerUDB:control_4\,
            control_3 => \Timer_1:TimerUDB:control_3\,
            control_2 => \Timer_1:TimerUDB:control_2\,
            control_1 => \Timer_1:TimerUDB:control_1\,
            control_0 => \Timer_1:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_4882,
            clock => Net_312,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_1:TimerUDB:status_3\,
            status_2 => \Timer_1:TimerUDB:status_2\,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\,
            status_0 => \Timer_1:TimerUDB:status_tc\,
            interrupt => Net_304);

    \Timer_1:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_312,
            cs_addr_2 => Net_4882,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_1:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_312,
            cs_addr_2 => Net_4882,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_1:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1952);

    isr_uart_rx:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1952,
            clock => ClockBlock_BUS_CLK);

    \PWM_rw:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2603,
            control_7 => \PWM_rw:PWMUDB:control_7\,
            control_6 => \PWM_rw:PWMUDB:control_6\,
            control_5 => \PWM_rw:PWMUDB:control_5\,
            control_4 => \PWM_rw:PWMUDB:control_4\,
            control_3 => \PWM_rw:PWMUDB:control_3\,
            control_2 => \PWM_rw:PWMUDB:control_2\,
            control_1 => \PWM_rw:PWMUDB:control_1\,
            control_0 => \PWM_rw:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_rw:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2155,
            clock => Net_2603,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_rw:PWMUDB:status_3\,
            status_2 => \PWM_rw:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_rw:PWMUDB:status_0\);

    \PWM_rw:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2603,
            cs_addr_2 => \PWM_rw:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_rw:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_2155,
            cl0_comb => \PWM_rw:PWMUDB:cmp1_less\,
            z0_comb => \PWM_rw:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_rw:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_lw:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2603,
            control_7 => \PWM_lw:PWMUDB:control_7\,
            control_6 => \PWM_lw:PWMUDB:control_6\,
            control_5 => \PWM_lw:PWMUDB:control_5\,
            control_4 => \PWM_lw:PWMUDB:control_4\,
            control_3 => \PWM_lw:PWMUDB:control_3\,
            control_2 => \PWM_lw:PWMUDB:control_2\,
            control_1 => \PWM_lw:PWMUDB:control_1\,
            control_0 => \PWM_lw:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_lw:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2155,
            clock => Net_2603,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_lw:PWMUDB:status_3\,
            status_2 => \PWM_lw:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_lw:PWMUDB:status_0\);

    \PWM_lw:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2603,
            cs_addr_2 => \PWM_lw:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_lw:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_2155,
            cl0_comb => \PWM_lw:PWMUDB:cmp1_less\,
            z0_comb => \PWM_lw:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_lw:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_right:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            control_7 => \Counter_right:CounterUDB:control_7\,
            control_6 => \Counter_right:CounterUDB:control_6\,
            control_5 => \Counter_right:CounterUDB:control_5\,
            control_4 => \Counter_right:CounterUDB:control_4\,
            control_3 => \Counter_right:CounterUDB:control_3\,
            control_2 => \Counter_right:CounterUDB:control_2\,
            control_1 => \Counter_right:CounterUDB:control_1\,
            control_0 => \Counter_right:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_right:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2155,
            clock => Net_2174,
            status_6 => \Counter_right:CounterUDB:status_6\,
            status_5 => \Counter_right:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Counter_right:CounterUDB:status_2\,
            status_1 => \Counter_right:CounterUDB:status_1\,
            status_0 => \Counter_right:CounterUDB:status_0\);

    \Counter_right:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_right:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_right:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_right:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_right:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_right:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_right:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_right:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_right:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_right:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_right:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_right:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_right:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_right:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_right:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_right:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_right:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_right:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_right:CounterUDB:reload\,
            ce0_comb => \Counter_right:CounterUDB:per_equal\,
            z0_comb => \Counter_right:CounterUDB:status_1\,
            cl1_comb => \Counter_right:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_right:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_right:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_right:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_right:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_right:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_right:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_right:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_right:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_right:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_right:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_right:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_right:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_right:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_right:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_right:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_left:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            control_7 => \Counter_left:CounterUDB:control_7\,
            control_6 => \Counter_left:CounterUDB:control_6\,
            control_5 => \Counter_left:CounterUDB:control_5\,
            control_4 => \Counter_left:CounterUDB:control_4\,
            control_3 => \Counter_left:CounterUDB:control_3\,
            control_2 => \Counter_left:CounterUDB:control_2\,
            control_1 => \Counter_left:CounterUDB:control_1\,
            control_0 => \Counter_left:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_left:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2155,
            clock => Net_2174,
            status_6 => \Counter_left:CounterUDB:status_6\,
            status_5 => \Counter_left:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Counter_left:CounterUDB:status_2\,
            status_1 => \Counter_left:CounterUDB:status_1\,
            status_0 => \Counter_left:CounterUDB:status_0\);

    \Counter_left:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_left:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_left:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_left:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_left:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_left:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_left:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_left:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_left:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_left:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_left:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_left:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_left:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_left:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_left:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_left:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_left:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_left:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_left:CounterUDB:reload\,
            ce0_comb => \Counter_left:CounterUDB:per_equal\,
            z0_comb => \Counter_left:CounterUDB:status_1\,
            cl1_comb => \Counter_left:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_left:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_left:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_left:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_left:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_left:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_left:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_left:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_left:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_left:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_left:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_left:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_left:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_left:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_left:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_left:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Control_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_1:control_7\,
            control_6 => \Control_Reg_1:control_6\,
            control_5 => \Control_Reg_1:control_5\,
            control_4 => \Control_Reg_1:control_4\,
            control_3 => \Control_Reg_1:control_3\,
            control_2 => \Control_Reg_1:control_2\,
            control_1 => \Control_Reg_1:control_1\,
            control_0 => Net_2155,
            busclk => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 20)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_DelSig_1:mod_reset\,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\,
            dec_clock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\);

    \ADC_DelSig_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2381,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig_1:mod_reset\,
            interrupt => Net_2381);

    \TIA_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \TIA_1:Net_60\);

    \IDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \PWM_lift:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2603,
            control_7 => \PWM_lift:PWMUDB:control_7\,
            control_6 => \PWM_lift:PWMUDB:control_6\,
            control_5 => \PWM_lift:PWMUDB:control_5\,
            control_4 => \PWM_lift:PWMUDB:control_4\,
            control_3 => \PWM_lift:PWMUDB:control_3\,
            control_2 => \PWM_lift:PWMUDB:control_2\,
            control_1 => \PWM_lift:PWMUDB:control_1\,
            control_0 => \PWM_lift:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_lift:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2655,
            clock => Net_2603,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_lift:PWMUDB:status_3\,
            status_2 => \PWM_lift:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_lift:PWMUDB:status_0\);

    \PWM_lift:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2603,
            cs_addr_2 => \PWM_lift:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_lift:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_2655,
            cl0_comb => \PWM_lift:PWMUDB:cmp1_less\,
            z0_comb => \PWM_lift:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_lift:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_lift:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            control_7 => \Counter_lift:CounterUDB:control_7\,
            control_6 => \Counter_lift:CounterUDB:control_6\,
            control_5 => \Counter_lift:CounterUDB:control_5\,
            control_4 => \Counter_lift:CounterUDB:control_4\,
            control_3 => \Counter_lift:CounterUDB:control_3\,
            control_2 => \Counter_lift:CounterUDB:control_2\,
            control_1 => \Counter_lift:CounterUDB:control_1\,
            control_0 => \Counter_lift:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_lift:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_2655,
            clock => Net_2174,
            status_6 => \Counter_lift:CounterUDB:status_6\,
            status_5 => \Counter_lift:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Counter_lift:CounterUDB:status_2\,
            status_1 => \Counter_lift:CounterUDB:status_1\,
            status_0 => \Counter_lift:CounterUDB:status_0\);

    \Counter_lift:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_lift:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_lift:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_lift:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_lift:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_lift:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_lift:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_lift:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_lift:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_lift:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_lift:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_lift:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_lift:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_lift:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_lift:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_lift:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_lift:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2174,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_lift:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_lift:CounterUDB:reload\,
            ce0_comb => \Counter_lift:CounterUDB:per_equal\,
            z0_comb => \Counter_lift:CounterUDB:status_1\,
            cl1_comb => \Counter_lift:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_lift:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_lift:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_lift:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_lift:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_lift:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_lift:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_lift:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_lift:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_lift:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_lift:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_lift:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_lift:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_lift:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_lift:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_lift:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Control_Reg_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_2:control_7\,
            control_6 => \Control_Reg_2:control_6\,
            control_5 => \Control_Reg_2:control_5\,
            control_4 => \Control_Reg_2:control_4\,
            control_3 => \Control_Reg_2:control_3\,
            control_2 => \Control_Reg_2:control_2\,
            control_1 => \Control_Reg_2:control_1\,
            control_0 => Net_2655,
            busclk => ClockBlock_BUS_CLK);

    isr_Key:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2933,
            clock => ClockBlock_BUS_CLK);

    \Control_Reg_3:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_3:control_7\,
            control_6 => \Control_Reg_3:control_6\,
            control_5 => \Control_Reg_3:control_5\,
            control_4 => \Control_Reg_3:control_4\,
            control_3 => \Control_Reg_3:control_3\,
            control_2 => \Control_Reg_3:control_2\,
            control_1 => \Control_Reg_3:control_1\,
            control_0 => Net_2931,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3033,
            control_7 => \PWM_1:PWMUDB:control_7\,
            control_6 => \PWM_1:PWMUDB:control_6\,
            control_5 => \PWM_1:PWMUDB:control_5\,
            control_4 => \PWM_1:PWMUDB:control_4\,
            control_3 => \PWM_1:PWMUDB:control_3\,
            control_2 => \PWM_1:PWMUDB:control_2\,
            control_1 => \PWM_1:PWMUDB:control_1\,
            control_0 => \PWM_1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3033,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_1:PWMUDB:status_3\,
            status_2 => \PWM_1:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_1:PWMUDB:status_0\);

    \PWM_1:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3033,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\,
            z0_comb => \PWM_1:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_4:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_4:control_7\,
            control_6 => \Control_Reg_4:control_6\,
            control_5 => \Control_Reg_4:control_5\,
            control_4 => \Control_Reg_4:control_4\,
            control_3 => \Control_Reg_4:control_3\,
            control_2 => \Control_Reg_4:control_2\,
            control_1 => Net_3674_1,
            control_0 => Net_3674_0,
            busclk => ClockBlock_BUS_CLK);

    Net_2877:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2877,
            clock_0 => Net_2912,
            main_0 => Net_2911);

    \Timer_1:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * !main_5) + (main_1 * main_4 * !main_5) + (main_2 * !main_4 * main_5) + (main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capture_last\,
            clock_0 => Net_312,
            main_0 => Net_2352,
            main_1 => Net_2353,
            main_2 => Net_2351,
            main_3 => Net_2354,
            main_4 => Net_3674_1,
            main_5 => Net_3674_0);

    \Timer_1:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5 * !main_6) + (main_0 * main_2 * main_5 * !main_6) + (main_0 * main_3 * !main_5 * main_6) + (main_0 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:run_mode\,
            clock_0 => Net_312,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => Net_2352,
            main_2 => Net_2353,
            main_3 => Net_2351,
            main_4 => Net_2354,
            main_5 => Net_3674_1,
            main_6 => Net_3674_0);

    \Timer_1:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_3 * !main_4 * !main_5) + (main_0 * main_2 * !main_3 * !main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_3 * !main_4 * !main_5) + (!main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:int_capt_count_1\,
            clock_0 => Net_312,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => Net_4882,
            main_5 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * !main_4 * !main_5) + (main_0 * main_2 * !main_3 * !main_4 * !main_5) + (main_1 * main_2 * !main_4 * !main_5) + (!main_2 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:int_capt_count_0\,
            clock_0 => Net_312,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => Net_4882,
            main_5 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5) + (main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:capt_int_temp\,
            clock_0 => Net_312,
            main_0 => \Timer_1:TimerUDB:control_1\,
            main_1 => \Timer_1:TimerUDB:control_0\,
            main_2 => \Timer_1:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_1:TimerUDB:int_capt_count_1\,
            main_4 => Net_4882,
            main_5 => \Timer_1:TimerUDB:int_capt_count_0\);

    \Timer_1:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * main_2 * main_3) + (main_4) + (main_5) + (!main_6 * !main_10 * !main_11) + (!main_7 * main_10 * !main_11) + (!main_8 * !main_10 * main_11) + (!main_9 * main_10 * main_11)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:timer_enable\,
            clock_0 => Net_312,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => \Timer_1:TimerUDB:timer_enable\,
            main_2 => \Timer_1:TimerUDB:run_mode\,
            main_3 => \Timer_1:TimerUDB:per_zero\,
            main_4 => Net_4882,
            main_5 => \Timer_1:TimerUDB:trig_disable\,
            main_6 => Net_2352,
            main_7 => Net_2353,
            main_8 => Net_2351,
            main_9 => Net_2354,
            main_10 => Net_3674_1,
            main_11 => Net_3674_0);

    \Timer_1:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3) + (!main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:trig_disable\,
            clock_0 => Net_312,
            main_0 => \Timer_1:TimerUDB:timer_enable\,
            main_1 => \Timer_1:TimerUDB:run_mode\,
            main_2 => \Timer_1:TimerUDB:per_zero\,
            main_3 => Net_4882,
            main_4 => \Timer_1:TimerUDB:trig_disable\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9) + (!main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_9 * !main_10) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_1725,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_count_6\,
            main_7 => \UART_1:BUART:rx_count_5\,
            main_8 => \UART_1:BUART:rx_count_4\,
            main_9 => \UART_1:BUART:pollcount_1\,
            main_10 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_4 * !main_5 * main_9) + (!main_1 * !main_2 * main_3 * main_4) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * main_2 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_1725,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_count_6\,
            main_7 => \UART_1:BUART:rx_count_5\,
            main_8 => \UART_1:BUART:rx_count_4\,
            main_9 => \UART_1:BUART:rx_last\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_1 * !main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_1725,
            main_1 => \UART_1:BUART:rx_count_2\,
            main_2 => \UART_1:BUART:rx_count_1\,
            main_3 => \UART_1:BUART:pollcount_1\,
            main_4 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_1725,
            main_1 => \UART_1:BUART:rx_count_2\,
            main_2 => \UART_1:BUART:rx_count_1\,
            main_3 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_1725,
            main_1 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_bitclk_enable\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:pollcount_1\,
            main_7 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_1725);

    \PWM_rw:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_rw:PWMUDB:runmode_enable\,
            clock_0 => Net_2603,
            ar_0 => Net_2155,
            main_0 => \PWM_rw:PWMUDB:control_7\);

    \PWM_rw:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_rw:PWMUDB:prevCompare1\,
            clock_0 => Net_2603,
            main_0 => \PWM_rw:PWMUDB:cmp1_less\);

    \PWM_rw:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_rw:PWMUDB:status_0\,
            clock_0 => Net_2603,
            ar_0 => Net_2155,
            main_0 => \PWM_rw:PWMUDB:prevCompare1\,
            main_1 => \PWM_rw:PWMUDB:cmp1_less\);

    Net_2166:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2166,
            clock_0 => Net_2603,
            main_0 => \PWM_rw:PWMUDB:runmode_enable\,
            main_1 => \PWM_rw:PWMUDB:cmp1_less\);

    Net_2285:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2285,
            clock_0 => Net_2603,
            main_0 => \PWM_rw:PWMUDB:runmode_enable\,
            main_1 => \PWM_rw:PWMUDB:tc_i\);

    \PWM_lw:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_lw:PWMUDB:runmode_enable\,
            clock_0 => Net_2603,
            ar_0 => Net_2155,
            main_0 => \PWM_lw:PWMUDB:control_7\);

    \PWM_lw:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_lw:PWMUDB:prevCompare1\,
            clock_0 => Net_2603,
            main_0 => \PWM_lw:PWMUDB:cmp1_less\);

    \PWM_lw:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_lw:PWMUDB:status_0\,
            clock_0 => Net_2603,
            ar_0 => Net_2155,
            main_0 => \PWM_lw:PWMUDB:prevCompare1\,
            main_1 => \PWM_lw:PWMUDB:cmp1_less\);

    Net_2225:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2225,
            clock_0 => Net_2603,
            main_0 => \PWM_lw:PWMUDB:runmode_enable\,
            main_1 => \PWM_lw:PWMUDB:cmp1_less\);

    Net_2287:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2287,
            clock_0 => Net_2603,
            main_0 => \PWM_lw:PWMUDB:runmode_enable\,
            main_1 => \PWM_lw:PWMUDB:tc_i\);

    \Counter_right:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_right:CounterUDB:overflow_reg_i\,
            clock_0 => Net_2174,
            main_0 => \Counter_right:CounterUDB:per_equal\);

    \Counter_right:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_right:CounterUDB:prevCompare\,
            clock_0 => Net_2174,
            main_0 => \Counter_right:CounterUDB:cmp_out_i\);

    \Counter_right:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_right:CounterUDB:count_stored_i\,
            clock_0 => Net_2174,
            main_0 => Net_2285);

    \Counter_left:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_left:CounterUDB:overflow_reg_i\,
            clock_0 => Net_2174,
            main_0 => \Counter_left:CounterUDB:per_equal\);

    \Counter_left:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_left:CounterUDB:prevCompare\,
            clock_0 => Net_2174,
            main_0 => \Counter_left:CounterUDB:cmp_out_i\);

    \Counter_left:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_left:CounterUDB:count_stored_i\,
            clock_0 => Net_2174,
            main_0 => Net_2287);

    \PWM_lift:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_lift:PWMUDB:runmode_enable\,
            clock_0 => Net_2603,
            ar_0 => Net_2655,
            main_0 => \PWM_lift:PWMUDB:control_7\);

    \PWM_lift:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_lift:PWMUDB:prevCompare1\,
            clock_0 => Net_2603,
            main_0 => \PWM_lift:PWMUDB:cmp1_less\);

    \PWM_lift:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_lift:PWMUDB:status_0\,
            clock_0 => Net_2603,
            ar_0 => Net_2655,
            main_0 => \PWM_lift:PWMUDB:prevCompare1\,
            main_1 => \PWM_lift:PWMUDB:cmp1_less\);

    Net_2446:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2446,
            clock_0 => Net_2603,
            main_0 => \PWM_lift:PWMUDB:runmode_enable\,
            main_1 => \PWM_lift:PWMUDB:cmp1_less\);

    Net_2590:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2590,
            clock_0 => Net_2603,
            main_0 => \PWM_lift:PWMUDB:runmode_enable\,
            main_1 => \PWM_lift:PWMUDB:tc_i\);

    \Counter_lift:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_lift:CounterUDB:overflow_reg_i\,
            clock_0 => Net_2174,
            main_0 => \Counter_lift:CounterUDB:per_equal\);

    \Counter_lift:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_lift:CounterUDB:prevCompare\,
            clock_0 => Net_2174,
            main_0 => \Counter_lift:CounterUDB:cmp_out_i\);

    \Counter_lift:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_lift:CounterUDB:count_stored_i\,
            clock_0 => Net_2174,
            main_0 => Net_2590);

    \PWM_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:runmode_enable\,
            clock_0 => Net_3033,
            main_0 => \PWM_1:PWMUDB:control_7\);

    \PWM_1:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:prevCompare1\,
            clock_0 => Net_3033,
            main_0 => \PWM_1:PWMUDB:cmp1_less\);

    \PWM_1:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_1:PWMUDB:status_0\,
            clock_0 => Net_3033,
            main_0 => \PWM_1:PWMUDB:prevCompare1\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    Net_3071:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3071,
            clock_0 => Net_3033,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

END __DEFAULT__;
