<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\31136\Desktop\camera\cam360\impl\gwsynthesis\cam2dvi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\31136\Desktop\camera\cam360\src\138K_DOCK.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\31136\Desktop\camera\cam360\src\TMDS_60HZ.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  6 21:05:30 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>47220</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>31288</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>554</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>3</td>
<td>cmos_vsync</td>
<td>Base</td>
<td>16667.000</td>
<td>0.060
<td>0.000</td>
<td>8333.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>4</td>
<td>c1_pclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>c1_pclk </td>
</tr>
<tr>
<td>5</td>
<td>c2_pclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>c2_pclk </td>
</tr>
<tr>
<td>6</td>
<td>caux_clk</td>
<td>Generated</td>
<td>105.833</td>
<td>9.449
<td>0.000</td>
<td>52.917</td>
<td>clk </td>
<td>clk</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>7</td>
<td>mem_clk</td>
<td>Generated</td>
<td>4.167</td>
<td>240.000
<td>0.000</td>
<td>2.083</td>
<td>clk </td>
<td>clk</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>8</td>
<td>clk_tmds_5x</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk </td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>9</td>
<td>clk_74_25</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk </td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>10</td>
<td>clk_x1</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2 </td>
<td>mem_clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>60.443(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>74.250(MHz)</td>
<td>130.261(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>c1_pclk</td>
<td>74.250(MHz)</td>
<td>108.688(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>c2_pclk</td>
<td>74.250(MHz)</td>
<td>111.018(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>mem_clk</td>
<td>240.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_74_25</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">53.353(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_x1</td>
<td>60.000(MHz)</td>
<td>90.759(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of caux_clk!</h4>
<h4>No timing paths to get frequency of clk_tmds_5x!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>c1_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>c1_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>c2_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>c2_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>caux_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>caux_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_tmds_5x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_tmds_5x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_74_25</td>
<td>Setup</td>
<td>-630.111</td>
<td>554</td>
</tr>
<tr>
<td>clk_74_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.275</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.037</td>
<td>18.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.215</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_1_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.026</td>
<td>18.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.078</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_10_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.042</td>
<td>18.577</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.031</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_12_s/DO[0]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.079</td>
<td>18.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.016</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_3_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.017</td>
<td>18.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.822</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_8_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.032</td>
<td>18.331</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.766</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_0_s/DO[0]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.042</td>
<td>18.213</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.666</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.047</td>
<td>18.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.610</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.047</td>
<td>17.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.605</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_6_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.007</td>
<td>18.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.454</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_4_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.023</td>
<td>17.972</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.411</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_3_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.035</td>
<td>17.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.385</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_9_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.017</td>
<td>17.942</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.372</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.037</td>
<td>17.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.269</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.047</td>
<td>17.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.244</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_6_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.023</td>
<td>17.762</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.182</td>
<td>vga_timing_m0/active_x_4_s0/Q</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_15_s/ADB[12]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.083</td>
<td>17.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.153</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_2_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.007</td>
<td>17.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.070</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.037</td>
<td>17.437</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.058</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.047</td>
<td>17.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.042</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_5_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.032</td>
<td>17.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.018</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_0_s/DO[0]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.073</td>
<td>17.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.983</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.037</td>
<td>17.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.939</td>
<td>vga_timing_m0/active_x_4_s0/Q</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_14_s/ADB[12]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>0.074</td>
<td>17.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.930</td>
<td>vga_timing_m0/active_y_3_s0/Q</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_11_s/ADB[10]</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>13.468</td>
<td>-0.026</td>
<td>17.497</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.153</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[3]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.195</td>
</tr>
<tr>
<td>2</td>
<td>0.153</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[2]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.195</td>
</tr>
<tr>
<td>3</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_53_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[5]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>4</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[1]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>5</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[4]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>6</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>7</td>
<td>0.197</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.235</td>
</tr>
<tr>
<td>8</td>
<td>0.216</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[7]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>9</td>
<td>0.227</td>
<td>u_cam0_ds/waddr_11_s1/Q</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s/ADA[11]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.259</td>
</tr>
<tr>
<td>10</td>
<td>0.241</td>
<td>cmos_8_16bit_m0/pdata_o_1_s1/Q</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.288</td>
</tr>
<tr>
<td>11</td>
<td>0.245</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.284</td>
</tr>
<tr>
<td>12</td>
<td>0.248</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_12_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.299</td>
</tr>
<tr>
<td>13</td>
<td>0.248</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_10_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[10]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.299</td>
</tr>
<tr>
<td>14</td>
<td>0.252</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_8_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.299</td>
</tr>
<tr>
<td>15</td>
<td>0.252</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[1]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.299</td>
</tr>
<tr>
<td>16</td>
<td>0.253</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_17_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[1]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.299</td>
</tr>
<tr>
<td>17</td>
<td>0.253</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.299</td>
</tr>
<tr>
<td>18</td>
<td>0.257</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[6]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.299</td>
</tr>
<tr>
<td>19</td>
<td>0.266</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[6]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.307</td>
</tr>
<tr>
<td>20</td>
<td>0.266</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[4]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.307</td>
</tr>
<tr>
<td>21</td>
<td>0.266</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[2]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.307</td>
</tr>
<tr>
<td>22</td>
<td>0.266</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.307</td>
</tr>
<tr>
<td>23</td>
<td>0.269</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_22_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[4]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.287</td>
</tr>
<tr>
<td>24</td>
<td>0.269</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_18_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.287</td>
</tr>
<tr>
<td>25</td>
<td>0.271</td>
<td>u_cam0_ds/waddr_6_s1/Q</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_6_s/ADA[6]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.293</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.286</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>8.333</td>
<td>-0.240</td>
<td>4.207</td>
</tr>
<tr>
<td>2</td>
<td>4.735</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>8.333</td>
<td>-0.249</td>
<td>3.767</td>
</tr>
<tr>
<td>3</td>
<td>4.936</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>8.333</td>
<td>-0.240</td>
<td>3.557</td>
</tr>
<tr>
<td>4</td>
<td>5.063</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s0/PRESET</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[F]</td>
<td>6.734</td>
<td>0.448</td>
<td>0.930</td>
</tr>
<tr>
<td>5</td>
<td>5.063</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/PRESET</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[F]</td>
<td>6.734</td>
<td>0.448</td>
<td>0.930</td>
</tr>
<tr>
<td>6</td>
<td>5.112</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/PRESET</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[F]</td>
<td>6.734</td>
<td>0.398</td>
<td>0.931</td>
</tr>
<tr>
<td>7</td>
<td>5.112</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0/PRESET</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[F]</td>
<td>6.734</td>
<td>0.398</td>
<td>0.931</td>
</tr>
<tr>
<td>8</td>
<td>5.337</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>8.333</td>
<td>-0.230</td>
<td>3.146</td>
</tr>
<tr>
<td>9</td>
<td>5.357</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.359</td>
<td>1.389</td>
</tr>
<tr>
<td>10</td>
<td>5.358</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.361</td>
<td>1.389</td>
</tr>
<tr>
<td>11</td>
<td>5.358</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.361</td>
<td>1.389</td>
</tr>
<tr>
<td>12</td>
<td>5.378</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.374</td>
<td>1.382</td>
</tr>
<tr>
<td>13</td>
<td>5.378</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.374</td>
<td>1.382</td>
</tr>
<tr>
<td>14</td>
<td>5.407</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.374</td>
<td>1.354</td>
</tr>
<tr>
<td>15</td>
<td>5.502</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.411</td>
<td>1.295</td>
</tr>
<tr>
<td>16</td>
<td>5.512</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.420</td>
<td>1.295</td>
</tr>
<tr>
<td>17</td>
<td>5.512</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.420</td>
<td>1.295</td>
</tr>
<tr>
<td>18</td>
<td>5.512</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.420</td>
<td>1.295</td>
</tr>
<tr>
<td>19</td>
<td>5.536</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.426</td>
<td>1.276</td>
</tr>
<tr>
<td>20</td>
<td>5.536</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.426</td>
<td>1.276</td>
</tr>
<tr>
<td>21</td>
<td>5.536</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.426</td>
<td>1.276</td>
</tr>
<tr>
<td>22</td>
<td>5.536</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.426</td>
<td>1.276</td>
</tr>
<tr>
<td>23</td>
<td>5.536</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s1/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.426</td>
<td>1.276</td>
</tr>
<tr>
<td>24</td>
<td>5.549</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.418</td>
<td>1.255</td>
</tr>
<tr>
<td>25</td>
<td>5.549</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0/CLEAR</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.418</td>
<td>1.255</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.508</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/state_1_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.445</td>
</tr>
<tr>
<td>2</td>
<td>0.616</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/lut_index_0_s4/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.557</td>
</tr>
<tr>
<td>3</td>
<td>0.918</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.855</td>
</tr>
<tr>
<td>4</td>
<td>0.918</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.855</td>
</tr>
<tr>
<td>5</td>
<td>1.212</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/state_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.153</td>
</tr>
<tr>
<td>6</td>
<td>1.212</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.153</td>
</tr>
<tr>
<td>7</td>
<td>1.300</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.249</td>
</tr>
<tr>
<td>8</td>
<td>1.420</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.361</td>
</tr>
<tr>
<td>9</td>
<td>1.420</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.361</td>
</tr>
<tr>
<td>10</td>
<td>1.518</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.463</td>
</tr>
<tr>
<td>11</td>
<td>1.522</td>
<td>cmos_start_config_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.463</td>
</tr>
<tr>
<td>12</td>
<td>1.568</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>1.514</td>
</tr>
<tr>
<td>13</td>
<td>1.568</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>1.514</td>
</tr>
<tr>
<td>14</td>
<td>1.568</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>1.514</td>
</tr>
<tr>
<td>15</td>
<td>1.568</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.510</td>
</tr>
<tr>
<td>16</td>
<td>1.568</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.510</td>
</tr>
<tr>
<td>17</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.518</td>
</tr>
<tr>
<td>18</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.514</td>
</tr>
<tr>
<td>19</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.518</td>
</tr>
<tr>
<td>20</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.518</td>
</tr>
<tr>
<td>21</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.518</td>
</tr>
<tr>
<td>22</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.514</td>
</tr>
<tr>
<td>23</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.514</td>
</tr>
<tr>
<td>24</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.514</td>
</tr>
<tr>
<td>25</td>
<td>1.576</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.514</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.233</td>
<td>3.233</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_8_s</td>
</tr>
<tr>
<td>2</td>
<td>2.233</td>
<td>3.233</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_10_s</td>
</tr>
<tr>
<td>3</td>
<td>2.238</td>
<td>3.238</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_7_s</td>
</tr>
<tr>
<td>4</td>
<td>2.238</td>
<td>3.238</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_9_s</td>
</tr>
<tr>
<td>5</td>
<td>2.238</td>
<td>3.238</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_11_s</td>
</tr>
<tr>
<td>6</td>
<td>2.243</td>
<td>3.243</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_6_s</td>
</tr>
<tr>
<td>7</td>
<td>2.243</td>
<td>3.243</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_12_s</td>
</tr>
<tr>
<td>8</td>
<td>2.277</td>
<td>3.277</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_1_8_s</td>
</tr>
<tr>
<td>9</td>
<td>2.277</td>
<td>3.277</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_1_s</td>
</tr>
<tr>
<td>10</td>
<td>2.277</td>
<td>3.277</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>c2_pclk</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_10_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.489</td>
<td>2.473</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[4]</td>
</tr>
<tr>
<td>14.970</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[3][B]</td>
<td>final_rgb565_5_s1/I1</td>
</tr>
<tr>
<td>15.289</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C42[3][B]</td>
<td style=" background: #97FFFF;">final_rgb565_5_s1/F</td>
</tr>
<tr>
<td>15.445</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C42[3][A]</td>
<td>final_rgb565_5_s0/I0</td>
</tr>
<tr>
<td>15.737</td>
<td>0.291</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R63C42[3][A]</td>
<td style=" background: #97FFFF;">final_rgb565_5_s0/F</td>
</tr>
<tr>
<td>19.899</td>
<td>4.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I2</td>
</tr>
<tr>
<td>20.407</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C134[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>20.582</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/I1</td>
</tr>
<tr>
<td>21.149</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C133[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/F</td>
</tr>
<tr>
<td>21.303</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][B]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/I0</td>
</tr>
<tr>
<td>21.592</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C133[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/F</td>
</tr>
<tr>
<td>21.743</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[3][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/I2</td>
</tr>
<tr>
<td>22.062</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C133[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/F</td>
</tr>
<tr>
<td>22.067</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I1</td>
</tr>
<tr>
<td>22.574</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>22.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.363</td>
<td>3.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>17.299</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.748, 30.835%; route: 10.884, 58.383%; tC2Q: 2.010, 10.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.895, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>22.707</td>
<td>8.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[12]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_2_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.419</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[12]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_1_s/CLKB</td>
</tr>
<tr>
<td>17.491</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[12]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 29.154%; route: 12.924, 68.810%; tC2Q: 0.382, 2.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.951, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>22.502</td>
<td>8.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_3_10_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.351</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_10_s/CLKB</td>
</tr>
<tr>
<td>17.424</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 29.475%; route: 12.719, 68.466%; tC2Q: 0.382, 2.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_12_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_12_s/CLKB</td>
</tr>
<tr>
<td>5.826</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[31][A]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_3_12_s/DO[0]</td>
</tr>
<tr>
<td>8.442</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[3][B]</td>
<td>u_cam2_ds/g_single.mem_DOL_36G[0]_s7/I1</td>
</tr>
<tr>
<td>9.016</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C96[3][B]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_36G[0]_s7/F</td>
</tr>
<tr>
<td>9.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[3][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_36G[0]_s3/I1</td>
</tr>
<tr>
<td>9.166</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C96[3][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_36G[0]_s3/O</td>
</tr>
<tr>
<td>11.990</td>
<td>2.824</td>
<td>tNET</td>
<td>RR</td>
<td>95</td>
<td>DSP_R55[17]</td>
<td>add_1444_s1/A1[1]</td>
</tr>
<tr>
<td>14.201</td>
<td>2.211</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[17]</td>
<td style=" background: #97FFFF;">add_1444_s1/DOUT[5]</td>
</tr>
<tr>
<td>14.629</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C51[2][B]</td>
<td>final_rgb565_12_s1/I1</td>
</tr>
<tr>
<td>15.136</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C51[2][B]</td>
<td style=" background: #97FFFF;">final_rgb565_12_s1/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[2][A]</td>
<td>final_rgb565_12_s0/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R63C51[2][A]</td>
<td style=" background: #97FFFF;">final_rgb565_12_s0/F</td>
</tr>
<tr>
<td>18.924</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[2][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I3</td>
</tr>
<tr>
<td>19.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C119[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>19.436</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[2][B]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>19.944</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C119[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>19.949</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[3][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>20.496</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C119[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>20.499</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[3][B]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>20.955</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C119[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>21.364</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[3][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>21.820</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C117[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>21.822</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>22.330</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>22.330</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.363</td>
<td>3.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>17.299</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C117[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.816, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.004, 37.831%; route: 9.500, 51.313%; tC2Q: 2.010, 10.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.895, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>22.498</td>
<td>8.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[13][A]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_2_3_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.410</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[13][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_3_s/CLKB</td>
</tr>
<tr>
<td>17.482</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[13][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 29.481%; route: 12.715, 68.459%; tC2Q: 0.382, 2.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.942, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>22.256</td>
<td>8.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[20]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_3_8_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.361</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[20]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_8_s/CLKB</td>
</tr>
<tr>
<td>17.433</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[20]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 29.871%; route: 12.472, 68.042%; tC2Q: 0.382, 2.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.843</td>
<td>3.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[0][B]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.853</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[0][B]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>9.935</td>
<td>4.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[3][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_0G[0]_s7/I0</td>
</tr>
<tr>
<td>10.226</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C96[3][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_0G[0]_s7/F</td>
</tr>
<tr>
<td>10.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[3][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_0G[0]_s3/I0</td>
</tr>
<tr>
<td>10.376</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C96[3][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_0G[0]_s3/O</td>
</tr>
<tr>
<td>12.228</td>
<td>1.853</td>
<td>tNET</td>
<td>RR</td>
<td>96</td>
<td>DSP_R55[18]</td>
<td>add_1450_s1/A1[0]</td>
</tr>
<tr>
<td>14.836</td>
<td>2.608</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R55[18]</td>
<td style=" background: #97FFFF;">add_1450_s1/DOUT[6]</td>
</tr>
<tr>
<td>15.804</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][B]</td>
<td>final_rgb565_2_s1/I1</td>
</tr>
<tr>
<td>16.371</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][B]</td>
<td style=" background: #97FFFF;">final_rgb565_2_s1/F</td>
</tr>
<tr>
<td>16.374</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][A]</td>
<td>final_rgb565_2_s0/I0</td>
</tr>
<tr>
<td>16.941</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C50[0][A]</td>
<td style=" background: #97FFFF;">final_rgb565_2_s0/F</td>
</tr>
<tr>
<td>19.524</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C96[0][B]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/I3</td>
</tr>
<tr>
<td>20.091</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C96[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/F</td>
</tr>
<tr>
<td>20.429</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C96[2][B]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/I0</td>
</tr>
<tr>
<td>20.996</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C96[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/F</td>
</tr>
<tr>
<td>20.999</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C96[3][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/I2</td>
</tr>
<tr>
<td>21.546</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C96[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/F</td>
</tr>
<tr>
<td>21.549</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C96[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I1</td>
</tr>
<tr>
<td>22.056</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C96[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>22.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C96[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.354</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C96[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>17.290</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C96[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.374, 34.998%; route: 9.829, 53.966%; tC2Q: 2.010, 11.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.740</td>
<td>2.725</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[7]</td>
</tr>
<tr>
<td>15.370</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[3][B]</td>
<td>final_rgb565_8_s1/I1</td>
</tr>
<tr>
<td>15.689</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C43[3][B]</td>
<td style=" background: #97FFFF;">final_rgb565_8_s1/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C43[3][A]</td>
<td>final_rgb565_8_s0/I0</td>
</tr>
<tr>
<td>16.242</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R63C43[3][A]</td>
<td style=" background: #97FFFF;">final_rgb565_8_s0/F</td>
</tr>
<tr>
<td>21.955</td>
<td>5.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[3][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.354</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLK</td>
</tr>
<tr>
<td>17.290</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C140[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.066, 22.558%; route: 11.948, 66.289%; tC2Q: 2.010, 11.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.796</td>
<td>2.780</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[8]</td>
</tr>
<tr>
<td>15.387</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[1][B]</td>
<td>final_rgb565_9_s1/I1</td>
</tr>
<tr>
<td>15.676</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C42[1][B]</td>
<td style=" background: #97FFFF;">final_rgb565_9_s1/F</td>
</tr>
<tr>
<td>15.678</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[1][A]</td>
<td>final_rgb565_9_s0/I0</td>
</tr>
<tr>
<td>16.246</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C42[1][A]</td>
<td style=" background: #97FFFF;">final_rgb565_9_s0/F</td>
</tr>
<tr>
<td>21.899</td>
<td>5.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.354</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLK</td>
</tr>
<tr>
<td>17.290</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C140[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 22.881%; route: 11.846, 65.932%; tC2Q: 2.010, 11.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>22.078</td>
<td>8.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[13][B]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_2_6_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.400</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[13][B]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_6_s/CLKB</td>
</tr>
<tr>
<td>17.473</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[13][B]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 30.163%; route: 12.295, 67.730%; tC2Q: 0.382, 2.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>21.897</td>
<td>8.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[20][A]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_3_4_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.370</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[20][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_4_s/CLKB</td>
</tr>
<tr>
<td>17.443</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[20][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 30.467%; route: 12.114, 67.404%; tC2Q: 0.382, 2.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>21.912</td>
<td>8.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[19][B]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_3_3_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.428</td>
<td>3.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[19][B]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_3_s/CLKB</td>
</tr>
<tr>
<td>17.501</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[19][B]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 30.442%; route: 12.129, 67.431%; tC2Q: 0.382, 2.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.960, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>21.867</td>
<td>7.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[14]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_2_9_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.410</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[14]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_9_s/CLKB</td>
</tr>
<tr>
<td>17.482</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[14]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 30.518%; route: 12.084, 67.350%; tC2Q: 0.382, 2.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.942, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.569</td>
<td>2.553</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[5]</td>
</tr>
<tr>
<td>15.103</td>
<td>0.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][B]</td>
<td>final_rgb565_6_s1/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][B]</td>
<td style=" background: #97FFFF;">final_rgb565_6_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][A]</td>
<td>final_rgb565_6_s0/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C42[0][A]</td>
<td style=" background: #97FFFF;">final_rgb565_6_s0/F</td>
</tr>
<tr>
<td>21.671</td>
<td>5.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.363</td>
<td>3.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>17.299</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 23.531%; route: 11.555, 65.138%; tC2Q: 2.010, 11.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.895, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.859</td>
<td>2.843</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[9]</td>
</tr>
<tr>
<td>15.340</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][B]</td>
<td>final_rgb565_10_s1/I1</td>
</tr>
<tr>
<td>15.919</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][B]</td>
<td style=" background: #97FFFF;">final_rgb565_10_s1/F</td>
</tr>
<tr>
<td>15.922</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][A]</td>
<td>final_rgb565_10_s0/I0</td>
</tr>
<tr>
<td>16.500</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C43[2][A]</td>
<td style=" background: #97FFFF;">final_rgb565_10_s0/F</td>
</tr>
<tr>
<td>21.559</td>
<td>5.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.354</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLK</td>
</tr>
<tr>
<td>17.290</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C140[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.476, 25.391%; route: 11.141, 63.206%; tC2Q: 2.010, 11.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>21.687</td>
<td>7.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[19][B]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_3_6_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.370</td>
<td>3.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[19][B]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_6_s/CLKB</td>
</tr>
<tr>
<td>17.443</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[19][B]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 30.828%; route: 11.904, 67.019%; tC2Q: 0.382, 2.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.902, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.908</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C75[1][A]</td>
<td>vga_timing_m0/active_x_4_s0/CLK</td>
</tr>
<tr>
<td>4.291</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R66C75[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_x_4_s0/Q</td>
</tr>
<tr>
<td>6.931</td>
<td>2.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C55[3][A]</td>
<td>n1791_s5/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R63C55[3][A]</td>
<td style=" background: #97FFFF;">n1791_s5/F</td>
</tr>
<tr>
<td>8.487</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[3][A]</td>
<td>n1789_s5/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C46[3][A]</td>
<td style=" background: #97FFFF;">n1789_s5/F</td>
</tr>
<tr>
<td>9.042</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[1][B]</td>
<td>n1788_s3/I0</td>
</tr>
<tr>
<td>9.550</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C46[1][B]</td>
<td style=" background: #97FFFF;">n1788_s3/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C55[3][A]</td>
<td>n1875_s3/I3</td>
</tr>
<tr>
<td>10.731</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C55[3][A]</td>
<td style=" background: #97FFFF;">n1875_s3/F</td>
</tr>
<tr>
<td>12.118</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C76[1][B]</td>
<td>n1873_s4/I1</td>
</tr>
<tr>
<td>12.626</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C76[1][B]</td>
<td style=" background: #97FFFF;">n1873_s4/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>74</td>
<td>DSP_R73[27]</td>
<td>u_cam2_ds/g_single.raddr_0_s1/C[11]</td>
</tr>
<tr>
<td>14.727</td>
<td>1.319</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R73[27]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.raddr_0_s1/DOUT[12]</td>
</tr>
<tr>
<td>21.548</td>
<td>6.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_3_15_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.293</td>
<td>3.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_15_s/CLKB</td>
</tr>
<tr>
<td>17.366</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[33][A]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.629, 20.571%; route: 13.629, 77.261%; tC2Q: 0.382, 2.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.825, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>21.626</td>
<td>7.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[19][A]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_3_2_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.400</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[19][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_2_s/CLKB</td>
</tr>
<tr>
<td>17.473</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[19][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 30.934%; route: 11.843, 66.905%; tC2Q: 0.382, 2.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.569</td>
<td>2.553</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[5]</td>
</tr>
<tr>
<td>15.103</td>
<td>0.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][B]</td>
<td>final_rgb565_6_s1/I1</td>
</tr>
<tr>
<td>15.681</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][B]</td>
<td style=" background: #97FFFF;">final_rgb565_6_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][A]</td>
<td>final_rgb565_6_s0/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C42[0][A]</td>
<td style=" background: #97FFFF;">final_rgb565_6_s0/F</td>
</tr>
<tr>
<td>21.369</td>
<td>5.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.363</td>
<td>3.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>17.299</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C137[1][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 23.939%; route: 11.253, 64.533%; tC2Q: 2.010, 11.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.895, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.859</td>
<td>2.843</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[9]</td>
</tr>
<tr>
<td>15.340</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][B]</td>
<td>final_rgb565_10_s1/I1</td>
</tr>
<tr>
<td>15.919</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][B]</td>
<td style=" background: #97FFFF;">final_rgb565_10_s1/F</td>
</tr>
<tr>
<td>15.922</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[2][A]</td>
<td>final_rgb565_10_s0/I0</td>
</tr>
<tr>
<td>16.500</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C43[2][A]</td>
<td style=" background: #97FFFF;">final_rgb565_10_s0/F</td>
</tr>
<tr>
<td>21.348</td>
<td>4.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.354</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>17.290</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.476, 25.699%; route: 10.930, 62.760%; tC2Q: 2.010, 11.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.886, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>21.476</td>
<td>7.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[19][A]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_3_5_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.361</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[19][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_5_s/CLKB</td>
</tr>
<tr>
<td>17.433</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[19][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_3_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 31.199%; route: 11.693, 66.622%; tC2Q: 0.382, 2.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.843</td>
<td>3.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[0][B]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.853</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[0][B]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>9.935</td>
<td>4.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[3][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_0G[0]_s7/I0</td>
</tr>
<tr>
<td>10.226</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C96[3][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_0G[0]_s7/F</td>
</tr>
<tr>
<td>10.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[3][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_0G[0]_s3/I0</td>
</tr>
<tr>
<td>10.376</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C96[3][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_0G[0]_s3/O</td>
</tr>
<tr>
<td>12.228</td>
<td>1.853</td>
<td>tNET</td>
<td>RR</td>
<td>96</td>
<td>DSP_R55[18]</td>
<td>add_1450_s1/A1[0]</td>
</tr>
<tr>
<td>14.836</td>
<td>2.608</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R55[18]</td>
<td style=" background: #97FFFF;">add_1450_s1/DOUT[6]</td>
</tr>
<tr>
<td>15.804</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][B]</td>
<td>final_rgb565_2_s1/I1</td>
</tr>
<tr>
<td>16.371</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][B]</td>
<td style=" background: #97FFFF;">final_rgb565_2_s1/F</td>
</tr>
<tr>
<td>16.374</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][A]</td>
<td>final_rgb565_2_s0/I0</td>
</tr>
<tr>
<td>16.941</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C50[0][A]</td>
<td style=" background: #97FFFF;">final_rgb565_2_s0/F</td>
</tr>
<tr>
<td>21.339</td>
<td>4.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.385</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C120[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.321</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C120[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.184, 23.916%; route: 11.301, 64.596%; tC2Q: 2.010, 11.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.932</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.942</td>
<td>2.010</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[8]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_0_5_s/DO[0]</td>
</tr>
<tr>
<td>8.955</td>
<td>3.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s6/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s6/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C96[0][A]</td>
<td>u_cam2_ds/g_single.mem_DOL_15G[0]_s3/I0</td>
</tr>
<tr>
<td>9.430</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R70C96[0][A]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.mem_DOL_15G[0]_s3/O</td>
</tr>
<tr>
<td>12.016</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>96</td>
<td>DSP_R55[12]</td>
<td>add_1447_s1/A1[0]</td>
</tr>
<tr>
<td>14.624</td>
<td>2.608</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R55[12]</td>
<td style=" background: #97FFFF;">add_1447_s1/DOUT[6]</td>
</tr>
<tr>
<td>15.105</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[2][B]</td>
<td>final_rgb565_7_s1/I1</td>
</tr>
<tr>
<td>15.394</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C42[2][B]</td>
<td style=" background: #97FFFF;">final_rgb565_7_s1/F</td>
</tr>
<tr>
<td>15.545</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[2][A]</td>
<td>final_rgb565_7_s0/I0</td>
</tr>
<tr>
<td>15.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R63C42[2][A]</td>
<td style=" background: #97FFFF;">final_rgb565_7_s0/F</td>
</tr>
<tr>
<td>21.283</td>
<td>5.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C141[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.363</td>
<td>3.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C141[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>17.299</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C141[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.932, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.660, 21.097%; route: 11.680, 67.318%; tC2Q: 2.010, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.895, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_14_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.908</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C75[1][A]</td>
<td>vga_timing_m0/active_x_4_s0/CLK</td>
</tr>
<tr>
<td>4.291</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R66C75[1][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_x_4_s0/Q</td>
</tr>
<tr>
<td>6.931</td>
<td>2.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C55[3][A]</td>
<td>n1791_s5/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R63C55[3][A]</td>
<td style=" background: #97FFFF;">n1791_s5/F</td>
</tr>
<tr>
<td>8.487</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[3][A]</td>
<td>n1789_s5/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C46[3][A]</td>
<td style=" background: #97FFFF;">n1789_s5/F</td>
</tr>
<tr>
<td>9.042</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C46[1][B]</td>
<td>n1788_s3/I0</td>
</tr>
<tr>
<td>9.550</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C46[1][B]</td>
<td style=" background: #97FFFF;">n1788_s3/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C55[3][A]</td>
<td>n1875_s3/I3</td>
</tr>
<tr>
<td>10.731</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C55[3][A]</td>
<td style=" background: #97FFFF;">n1875_s3/F</td>
</tr>
<tr>
<td>12.118</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C76[1][B]</td>
<td>n1873_s4/I1</td>
</tr>
<tr>
<td>12.626</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C76[1][B]</td>
<td style=" background: #97FFFF;">n1873_s4/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>74</td>
<td>DSP_R73[27]</td>
<td>u_cam2_ds/g_single.raddr_0_s1/C[11]</td>
</tr>
<tr>
<td>14.727</td>
<td>1.319</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R73[27]</td>
<td style=" background: #97FFFF;">u_cam2_ds/g_single.raddr_0_s1/DOUT[12]</td>
</tr>
<tr>
<td>21.315</td>
<td>6.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td style=" font-weight:bold;">u_cam2_ds/g_single.mem_g_single.mem_3_14_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.303</td>
<td>3.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_14_s/CLKB</td>
</tr>
<tr>
<td>17.375</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[32]</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_14_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.629, 20.847%; route: 13.395, 76.956%; tC2Q: 0.382, 2.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.835, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/active_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.925</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[0][B]</td>
<td>vga_timing_m0/active_y_3_s0/CLK</td>
</tr>
<tr>
<td>4.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R65C75[0][B]</td>
<td style=" font-weight:bold;">vga_timing_m0/active_y_3_s0/Q</td>
</tr>
<tr>
<td>4.988</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td>u_cam0_ds/rd_y_off_11_s3/I2</td>
</tr>
<tr>
<td>5.555</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C77[2][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s3/F</td>
</tr>
<tr>
<td>5.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C77[0][B]</td>
<td>u_cam0_ds/rd_y_off_11_s1/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C77[0][B]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_11_s1/F</td>
</tr>
<tr>
<td>7.150</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>u_cam0_ds/rd_y_off_8_s2/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_8_s2/F</td>
</tr>
<tr>
<td>8.986</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[3][A]</td>
<td>u_cam0_ds/rd_y_off_6_s2/I2</td>
</tr>
<tr>
<td>9.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C78[3][A]</td>
<td style=" background: #97FFFF;">u_cam0_ds/rd_y_off_6_s2/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td>u_cam1_ds/rd_y_off_5_s1/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C75[3][B]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s1/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td>u_cam1_ds/rd_y_off_5_s0/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C75[3][A]</td>
<td style=" background: #97FFFF;">u_cam1_ds/rd_y_off_5_s0/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>92</td>
<td>DSP_R55[23]</td>
<td>u_cam1_ds/g_single.raddr_0_s1/A[5]</td>
</tr>
<tr>
<td>13.894</td>
<td>2.408</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>DSP_R55[23]</td>
<td style=" background: #97FFFF;">u_cam1_ds/g_single.raddr_0_s1/DOUT[10]</td>
</tr>
<tr>
<td>21.422</td>
<td>7.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[15][A]</td>
<td style=" font-weight:bold;">u_cam1_ds/g_single.mem_g_single.mem_2_11_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.419</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R100[15][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_11_s/CLKB</td>
</tr>
<tr>
<td>17.491</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R100[15][A]</td>
<td>u_cam1_ds/g_single.mem_g_single.mem_2_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.476, 31.295%; route: 11.639, 66.519%; tC2Q: 0.382, 2.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.951, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C5[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_53_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_53_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_53_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C5[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.398</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C6[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C6[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0/Q</td>
</tr>
<tr>
<td>1.633</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0/Q</td>
</tr>
<tr>
<td>1.652</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam0_ds/waddr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.740</td>
<td>2.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C77[0][B]</td>
<td>u_cam0_ds/waddr_11_s1/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>69</td>
<td>R63C77[0][B]</td>
<td style=" font-weight:bold;">u_cam0_ds/waddr_11_s1/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td style=" font-weight:bold;">u_cam0_ds/g_single.mem_g_single.mem_2_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.734</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s/CLKA</td>
</tr>
<tr>
<td>2.771</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.658%; route: 2.064, 75.342%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 44.402%; tC2Q: 0.144, 55.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.703%; route: 2.059, 75.297%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.724</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C76[1][B]</td>
<td>cmos_8_16bit_m0/pdata_o_1_s1/CLK</td>
</tr>
<tr>
<td>2.868</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R68C76[1][B]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_1_s1/Q</td>
</tr>
<tr>
<td>3.013</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td style=" font-weight:bold;">u_cam0_ds/g_single.mem_g_single.mem_2_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.734</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s/CLKA</td>
</tr>
<tr>
<td>2.771</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.794%; route: 2.049, 75.206%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 50.000%; tC2Q: 0.144, 50.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.703%; route: 2.059, 75.297%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0/Q</td>
</tr>
<tr>
<td>1.681</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 49.296%; tC2Q: 0.144, 50.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_12_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_12_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.385, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.385</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_10_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C23[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_10_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.385, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.389</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C23[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_8_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C23[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_8_s0/Q</td>
</tr>
<tr>
<td>1.688</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.389</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C23[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0/Q</td>
</tr>
<tr>
<td>1.688</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.390</td>
<td>1.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C4[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_17_s0/CLK</td>
</tr>
<tr>
<td>1.531</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R65C4[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_17_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.390, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.390</td>
<td>1.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C4[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/CLK</td>
</tr>
<tr>
<td>1.531</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R65C4[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.390, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C5[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.436</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.440</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.166, 54.072%; tC2Q: 0.141, 45.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C25[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.440</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.166, 54.072%; tC2Q: 0.141, 45.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.440</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.166, 54.072%; tC2Q: 0.141, 45.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.399</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C25[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.440</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.399, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.166, 54.072%; tC2Q: 0.141, 45.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C119[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_22_s0/CLK</td>
</tr>
<tr>
<td>1.572</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C119[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_22_s0/Q</td>
</tr>
<tr>
<td>1.718</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.449</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 50.871%; tC2Q: 0.141, 49.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C119[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_18_s0/CLK</td>
</tr>
<tr>
<td>1.572</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C119[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_18_s0/Q</td>
</tr>
<tr>
<td>1.718</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.449</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 50.871%; tC2Q: 0.141, 49.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cam0_ds/waddr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.745</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C80[1][B]</td>
<td>u_cam0_ds/waddr_6_s1/CLK</td>
</tr>
<tr>
<td>2.889</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R61C80[1][B]</td>
<td style=" font-weight:bold;">u_cam0_ds/waddr_6_s1/Q</td>
</tr>
<tr>
<td>3.038</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td style=" font-weight:bold;">u_cam0_ds/g_single.mem_g_single.mem_2_6_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB99[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.730</td>
<td>2.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_6_s/CLKA</td>
</tr>
<tr>
<td>2.767</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>u_cam0_ds/g_single.mem_g_single.mem_2_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.604%; route: 2.070, 75.396%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.149, 50.853%; tC2Q: 0.144, 49.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.739%; route: 2.055, 75.261%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.680</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C135[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>12.123</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R43C135[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>15.888</td>
<td>3.765</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[35][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.253</td>
<td>3.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[35][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>20.173</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[35][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.765, 89.483%; tC2Q: 0.442, 10.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.587, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.680</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C135[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>12.123</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R43C135[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>15.448</td>
<td>3.325</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[34]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.263</td>
<td>3.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[34]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>20.183</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[34]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.325, 88.255%; tC2Q: 0.442, 11.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.596, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.680</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C135[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>12.123</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R43C135[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>15.238</td>
<td>3.115</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[33][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.253</td>
<td>3.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[33][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>20.173</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[33][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.115, 87.561%; tC2Q: 0.442, 12.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.587, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.909</td>
<td>3.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C137[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>4.277</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R45C137[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>4.839</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>9.902</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C141[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.562, 60.484%; tC2Q: 0.368, 39.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.909</td>
<td>3.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C137[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>4.277</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R45C137[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>4.839</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>9.902</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.562, 60.484%; tC2Q: 0.368, 39.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.917</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C140[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>4.284</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R60C140[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>4.848</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>9.960</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 60.537%; tC2Q: 0.368, 39.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>3.917</td>
<td>3.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C140[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>4.284</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R60C140[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>4.848</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>9.960</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C141[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.398</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.917, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 60.537%; tC2Q: 0.368, 39.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.680</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C135[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>12.123</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R43C135[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.826</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[33][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.244</td>
<td>3.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[33][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>20.164</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[33][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.347, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.704, 85.936%; tC2Q: 0.442, 14.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.577, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.642</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.346</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1/CLK</td>
</tr>
<tr>
<td>16.998</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C139[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 68.137%; tC2Q: 0.442, 31.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.642</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C139[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.347</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C139[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1/CLK</td>
</tr>
<tr>
<td>17.000</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C139[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 68.137%; tC2Q: 0.442, 31.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.000</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.642</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C139[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.347</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C139[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1/CLK</td>
</tr>
<tr>
<td>17.000</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C139[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.946, 68.137%; tC2Q: 0.442, 31.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.635</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C136[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.361</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s1/CLK</td>
</tr>
<tr>
<td>17.013</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C136[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.940, 67.993%; tC2Q: 0.442, 32.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.635</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C136[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.361</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C136[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s1/CLK</td>
</tr>
<tr>
<td>17.013</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C136[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.940, 67.993%; tC2Q: 0.442, 32.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.607</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C138[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.361</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s1/CLK</td>
</tr>
<tr>
<td>17.013</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 67.313%; tC2Q: 0.442, 32.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.893, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.490</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.340</td>
<td>3.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1/CLK</td>
</tr>
<tr>
<td>16.992</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C139[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.852, 65.830%; tC2Q: 0.442, 34.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.872, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.490</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C138[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.349</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>17.001</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.852, 65.830%; tC2Q: 0.442, 34.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.490</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C138[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.349</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>17.001</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C138[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.852, 65.830%; tC2Q: 0.442, 34.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.001</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.490</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C138[3][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.349</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1/CLK</td>
</tr>
<tr>
<td>17.001</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C138[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.852, 65.830%; tC2Q: 0.442, 34.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.471</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C138[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.355</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C138[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 65.328%; tC2Q: 0.442, 34.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.471</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C138[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.355</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C138[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 65.328%; tC2Q: 0.442, 34.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.471</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C138[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.355</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C138[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 65.328%; tC2Q: 0.442, 34.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.471</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C138[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.355</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C138[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 65.328%; tC2Q: 0.442, 34.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.195</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C141[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>10.637</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R48C141[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.471</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C138[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.355</td>
<td>3.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s1/CLK</td>
</tr>
<tr>
<td>17.007</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 65.328%; tC2Q: 0.442, 34.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.887, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.508</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C137[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.404</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C137[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>17.057</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C137[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 64.741%; tC2Q: 0.442, 35.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.253</td>
<td>3.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.695</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.508</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C137[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>443</td>
<td>PLL_B[2]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.404</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C137[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>17.057</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C137[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 64.741%; tC2Q: 0.442, 35.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>3.334</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.879</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>i2c_config_m0/state_1_s2/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C94[1][A]</td>
<td>i2c_config_m0/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.301, 67.640%; tC2Q: 0.144, 32.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.459%; route: 2.204, 76.541%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>3.446</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C94[1][B]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C94[1][B]</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.413, 74.147%; tC2Q: 0.144, 25.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>3.744</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.879</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C98[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 83.158%; tC2Q: 0.144, 16.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.459%; route: 2.204, 76.541%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>3.744</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.879</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C98[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_3_s0/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C98[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 83.158%; tC2Q: 0.144, 16.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.459%; route: 2.204, 76.541%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_0_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 87.511%; tC2Q: 0.144, 12.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/stop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 87.511%; tC2Q: 0.144, 12.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/ack_in_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.891</td>
<td>2.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLK</td>
</tr>
<tr>
<td>2.839</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/ack_in_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.105, 88.471%; tC2Q: 0.144, 11.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.362%; route: 2.216, 76.638%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>4.250</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 89.420%; tC2Q: 0.144, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>4.250</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C103[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 89.420%; tC2Q: 0.144, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>4.352</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/write_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.887</td>
<td>2.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C104[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 90.157%; tC2Q: 0.144, 9.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.394%; route: 2.212, 76.606%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_start_config_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.889</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C91[0][A]</td>
<td>cmos_start_config_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R65C91[0][A]</td>
<td style=" font-weight:bold;">cmos_start_config_s0/Q</td>
</tr>
<tr>
<td>4.352</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C105[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>442</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.883</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>2.830</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.378%; route: 2.214, 76.622%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 90.157%; tC2Q: 0.144, 9.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.426%; route: 2.208, 76.574%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C138[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C138[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.378</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C138[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C138[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1/CLK</td>
</tr>
<tr>
<td>1.378</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C138[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C138[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C138[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1/CLK</td>
</tr>
<tr>
<td>1.378</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C138[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.942</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C137[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.427</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C137[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C137[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.366, 90.464%; tC2Q: 0.144, 9.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.942</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C137[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.427</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C137[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C137[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.366, 90.464%; tC2Q: 0.144, 9.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.427</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C139[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.374, 90.514%; tC2Q: 0.144, 9.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C140[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.427</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C139[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.374, 90.514%; tC2Q: 0.144, 9.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.427</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C139[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.374, 90.514%; tC2Q: 0.144, 9.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.950</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.427</td>
<td>1.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C139[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1/CLK</td>
</tr>
<tr>
<td>1.374</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C139[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.374, 90.514%; tC2Q: 0.144, 9.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.427, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C136[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C136[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C136[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C82[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>159</td>
<td>R61C82[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[3][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5691</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C136[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0/CLK</td>
</tr>
<tr>
<td>1.370</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C136[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.370, 90.489%; tC2Q: 0.144, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.233</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_8_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.695</td>
<td>6.273</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_8_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.927</td>
<td>2.784</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_8_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.233</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_10_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.695</td>
<td>6.273</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_10_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.927</td>
<td>2.784</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_10_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.686</td>
<td>6.264</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.924</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_9_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.686</td>
<td>6.264</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_9_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.924</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_9_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_11_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.686</td>
<td>6.264</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_11_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.924</td>
<td>2.780</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_11_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.676</td>
<td>6.255</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.920</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_12_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.676</td>
<td>6.255</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_12_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.920</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_0_12_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_1_8_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.650</td>
<td>6.228</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_1_8_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.927</td>
<td>2.783</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_1_8_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.650</td>
<td>6.228</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.927</td>
<td>2.783</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>c2_pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_10_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.650</td>
<td>6.228</td>
<td>tNET</td>
<td>FF</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_10_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>c2_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>c2_pclk_ibuf/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>c2_pclk_ibuf/O</td>
</tr>
<tr>
<td>16.927</td>
<td>2.783</td>
<td>tNET</td>
<td>RR</td>
<td>u_cam2_ds/g_single.mem_g_single.mem_3_10_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5691</td>
<td>dma_clk</td>
<td>5.649</td>
<td>3.756</td>
</tr>
<tr>
<td>443</td>
<td>video_clk</td>
<td>-5.275</td>
<td>3.966</td>
</tr>
<tr>
<td>442</td>
<td>clk_d</td>
<td>3.456</td>
<td>5.436</td>
</tr>
<tr>
<td>345</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/eye_calib_start_rr</td>
<td>10.005</td>
<td>5.726</td>
</tr>
<tr>
<td>337</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_internal_rr</td>
<td>10.688</td>
<td>3.380</td>
</tr>
<tr>
<td>322</td>
<td>u_ddr3/gw3_top/eye_calib_start_rr[0]</td>
<td>11.399</td>
<td>4.303</td>
</tr>
<tr>
<td>292</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqsts1</td>
<td>11.996</td>
<td>3.681</td>
</tr>
<tr>
<td>291</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqs_reg</td>
<td>11.714</td>
<td>3.865</td>
</tr>
<tr>
<td>284</td>
<td>Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR</td>
<td>6.117</td>
<td>3.514</td>
</tr>
<tr>
<td>159</td>
<td>init_calib_complete</td>
<td>6.117</td>
<td>4.048</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C63</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C127</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C150</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C119</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 13.468 -waveform {0 6.734} [get_ports {cmos_pclk}]  // 74.25MHz</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 16667 -waveform {0 8333} [get_ports {cmos_vsync}]  // 60Hz</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name c1_pclk -period 13.468 -waveform {0 6.734} [get_ports {c1_pclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name c2_pclk -period 13.468 -waveform {0 6.734} [get_ports {c2_pclk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name caux_clk -source [get_ports {clk}] -master_clock clk -divide_by 127 -multiply_by 24 [get_pins {Gowin_PLL_m0/PLL_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name mem_clk  -source [get_ports {clk}] -master_clock clk -divide_by 5   -multiply_by 24 [get_pins {Gowin_PLL_m0/PLL_inst/CLKOUT2}]  // 240MHz</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_tmds_5x -source [get_ports {clk}] -master_clock clk -divide_by 40  -multiply_by 297 [get_pins {u_tmds_pll/PLL_inst/CLKOUT0}]  // 371.25MHz</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_74_25   -source [get_ports {clk}] -master_clock clk -divide_by 200 -multiply_by 297 [get_pins {u_tmds_pll/PLL_inst/CLKOUT1}]  // 74.25MHz</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_x1 -source [get_pins {Gowin_PLL_m0/PLL_inst/CLKOUT2}] -master_clock mem_clk -divide_by 4 -multiply_by 1 [get_pins {u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_ports {bt_rxd bt_state}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -to   [get_ports {servo_pwm bt_txd bt_en}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_tmds_5x}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
