{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703742020368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703742020369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 14:40:20 2023 " "Processing started: Thu Dec 28 14:40:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703742020369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703742020369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_SHIFT -c LED_SHIFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_SHIFT -c LED_SHIFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703742020369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703742020540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703742020540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file led_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_SHIFT " "Found entity 1: LED_SHIFT" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703742025989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703742025989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_SHIFT " "Elaborating entity \"LED_SHIFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703742026004 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[0\] VCC " "Pin \"o_g_led\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[1\] VCC " "Pin \"o_g_led\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[2\] VCC " "Pin \"o_g_led\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[3\] VCC " "Pin \"o_g_led\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[4\] VCC " "Pin \"o_g_led\[4\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[5\] VCC " "Pin \"o_g_led\[5\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[6\] VCC " "Pin \"o_g_led\[6\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_g_led\[7\] VCC " "Pin \"o_g_led\[7\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_g_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r_led\[0\] VCC " "Pin \"o_r_led\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_r_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_r_led\[1\] VCC " "Pin \"o_r_led\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_r_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_y_led\[0\] VCC " "Pin \"o_y_led\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_y_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_y_led\[1\] VCC " "Pin \"o_y_led\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_y_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_y_led\[2\] VCC " "Pin \"o_y_led\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_y_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_y_led\[3\] VCC " "Pin \"o_y_led\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_y_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[0\] VCC " "Pin \"o_t_fnd\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[1\] VCC " "Pin \"o_t_fnd\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[2\] VCC " "Pin \"o_t_fnd\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[3\] VCC " "Pin \"o_t_fnd\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[4\] VCC " "Pin \"o_t_fnd\[4\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[5\] VCC " "Pin \"o_t_fnd\[5\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[6\] VCC " "Pin \"o_t_fnd\[6\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t_fnd\[7\] VCC " "Pin \"o_t_fnd\[7\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t_fnd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[0\] VCC " "Pin \"o_t2_fnd\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[1\] VCC " "Pin \"o_t2_fnd\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[2\] VCC " "Pin \"o_t2_fnd\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[3\] VCC " "Pin \"o_t2_fnd\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[4\] VCC " "Pin \"o_t2_fnd\[4\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[5\] VCC " "Pin \"o_t2_fnd\[5\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[6\] VCC " "Pin \"o_t2_fnd\[6\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_t2_fnd\[7\] VCC " "Pin \"o_t2_fnd\[7\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_t2_fnd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[0\] VCC " "Pin \"o_m_fnd\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[1\] VCC " "Pin \"o_m_fnd\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[2\] VCC " "Pin \"o_m_fnd\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[3\] VCC " "Pin \"o_m_fnd\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[4\] VCC " "Pin \"o_m_fnd\[4\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[5\] VCC " "Pin \"o_m_fnd\[5\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[6\] VCC " "Pin \"o_m_fnd\[6\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m_fnd\[7\] VCC " "Pin \"o_m_fnd\[7\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m_fnd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[0\] VCC " "Pin \"o_m2_fnd\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[1\] VCC " "Pin \"o_m2_fnd\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[2\] VCC " "Pin \"o_m2_fnd\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[3\] VCC " "Pin \"o_m2_fnd\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[4\] VCC " "Pin \"o_m2_fnd\[4\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[5\] VCC " "Pin \"o_m2_fnd\[5\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[6\] VCC " "Pin \"o_m2_fnd\[6\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_m2_fnd\[7\] VCC " "Pin \"o_m2_fnd\[7\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_m2_fnd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[0\] VCC " "Pin \"o_s_fnd\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[1\] VCC " "Pin \"o_s_fnd\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[2\] VCC " "Pin \"o_s_fnd\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[3\] VCC " "Pin \"o_s_fnd\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[4\] VCC " "Pin \"o_s_fnd\[4\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[5\] VCC " "Pin \"o_s_fnd\[5\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[6\] VCC " "Pin \"o_s_fnd\[6\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s_fnd\[7\] VCC " "Pin \"o_s_fnd\[7\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s_fnd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[0\] VCC " "Pin \"o_s2_fnd\[0\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[1\] VCC " "Pin \"o_s2_fnd\[1\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[2\] VCC " "Pin \"o_s2_fnd\[2\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[3\] VCC " "Pin \"o_s2_fnd\[3\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[4\] VCC " "Pin \"o_s2_fnd\[4\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[5\] VCC " "Pin \"o_s2_fnd\[5\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[6\] VCC " "Pin \"o_s2_fnd\[6\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_s2_fnd\[7\] VCC " "Pin \"o_s2_fnd\[7\]\" is stuck at VCC" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703742026110 "|LED_SHIFT|o_s2_fnd[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703742026110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703742026113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_btn " "No output dependent on input pin \"i_btn\"" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703742026116 "|LED_SHIFT|i_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703742026116 "|LED_SHIFT|i_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1703742026116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703742026116 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703742026116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703742026116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703742026143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 14:40:26 2023 " "Processing ended: Thu Dec 28 14:40:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703742026143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703742026143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703742026143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703742026143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703742027085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703742027086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 14:40:26 2023 " "Processing started: Thu Dec 28 14:40:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703742027086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703742027086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LED_SHIFT -c LED_SHIFT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LED_SHIFT -c LED_SHIFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703742027086 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703742027142 ""}
{ "Info" "0" "" "Project  = LED_SHIFT" {  } {  } 0 0 "Project  = LED_SHIFT" 0 0 "Fitter" 0 0 1703742027142 ""}
{ "Info" "0" "" "Revision = LED_SHIFT" {  } {  } 0 0 "Revision = LED_SHIFT" 0 0 "Fitter" 0 0 1703742027142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703742027174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703742027175 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LED_SHIFT EPM240T100C5 " "Selected device EPM240T100C5 for design \"LED_SHIFT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703742027204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703742027204 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703742027224 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703742027226 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703742027294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703742027294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703742027294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703742027294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703742027294 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703742027294 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "i_btn " "Reserve pin assignment ignored because of existing pin with name \"i_btn\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_btn } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_btn" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027295 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "i_clk " "Reserve pin assignment ignored because of existing pin with name \"i_clk\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { i_clk } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[4\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[4\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[4\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[5\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[5\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[5\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[6\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[6\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[6\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_g_led\[7\] " "Reserve pin assignment ignored because of existing pin with name \"o_g_led\[7\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_g_led[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_g_led\[7\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[4\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[4\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[4\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[5\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[5\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[5\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[6\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[6\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[6\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m2_fnd\[7\] " "Reserve pin assignment ignored because of existing pin with name \"o_m2_fnd\[7\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m2_fnd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m2_fnd\[7\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[4\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[4\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[4\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[5\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[5\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[5\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[6\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[6\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[6\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_m_fnd\[7\] " "Reserve pin assignment ignored because of existing pin with name \"o_m_fnd\[7\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_m_fnd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_m_fnd\[7\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_r_led\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_r_led\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_r_led[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_r_led\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_r_led\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_r_led\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_r_led[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_r_led\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027296 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[4\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[4\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[4\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[5\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[5\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[5\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[6\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[6\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[6\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s2_fnd\[7\] " "Reserve pin assignment ignored because of existing pin with name \"o_s2_fnd\[7\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s2_fnd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s2_fnd\[7\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[4\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[4\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[4\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[5\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[5\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[5\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[6\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[6\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[6\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_s_fnd\[7\] " "Reserve pin assignment ignored because of existing pin with name \"o_s_fnd\[7\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_s_fnd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_s_fnd\[7\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[4\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[4\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[4\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[5\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[5\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[5\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[6\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[6\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[6\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t2_fnd\[7\] " "Reserve pin assignment ignored because of existing pin with name \"o_t2_fnd\[7\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t2_fnd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t2_fnd\[7\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[4\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[4\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[4\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[5\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[5\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[5\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[6\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[6\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[6\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_t_fnd\[7\] " "Reserve pin assignment ignored because of existing pin with name \"o_t_fnd\[7\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_t_fnd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_t_fnd\[7\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_y_led\[0\] " "Reserve pin assignment ignored because of existing pin with name \"o_y_led\[0\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_y_led[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_y_led\[0\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027297 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_y_led\[1\] " "Reserve pin assignment ignored because of existing pin with name \"o_y_led\[1\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_y_led[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_y_led\[1\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027298 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_y_led\[2\] " "Reserve pin assignment ignored because of existing pin with name \"o_y_led\[2\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_y_led[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_y_led\[2\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027298 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "o_y_led\[3\] " "Reserve pin assignment ignored because of existing pin with name \"o_y_led\[3\]\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { o_y_led[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_y_led\[3\]" } } } } { "LED_SHIFT.v" "" { Text "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/LED_SHIFT.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1703742027298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_SHIFT.sdc " "Synopsys Design Constraints File file not found: 'LED_SHIFT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703742027325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703742027325 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1703742027325 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1703742027325 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1703742027326 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1703742027326 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1703742027326 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1703742027326 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703742027327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703742027327 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703742027328 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703742027328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1703742027329 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1703742027334 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1703742027341 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1703742027341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1703742027341 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703742027341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703742027357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703742027360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703742027429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703742027446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703742027448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703742027449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703742027449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703742027458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703742027483 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703742027483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703742027491 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1703742027491 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703742027491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703742027492 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703742027497 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703742027504 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1703742027517 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703742027517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/output_files/LED_SHIFT.fit.smsg " "Generated suppressed messages file C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/output_files/LED_SHIFT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703742027541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5308 " "Peak virtual memory: 5308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703742027557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 14:40:27 2023 " "Processing ended: Thu Dec 28 14:40:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703742027557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703742027557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703742027557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703742027557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703742028383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703742028383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 14:40:28 2023 " "Processing started: Thu Dec 28 14:40:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703742028383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703742028383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LED_SHIFT -c LED_SHIFT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LED_SHIFT -c LED_SHIFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703742028383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703742028517 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703742028526 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703742028528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703742028604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 14:40:28 2023 " "Processing ended: Thu Dec 28 14:40:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703742028604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703742028604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703742028604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703742028604 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703742029258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703742029595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703742029595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 14:40:29 2023 " "Processing started: Thu Dec 28 14:40:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703742029595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703742029595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LED_SHIFT -c LED_SHIFT " "Command: quartus_sta LED_SHIFT -c LED_SHIFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703742029595 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703742029652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703742029721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703742029721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703742029743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703742029743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703742029766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703742029776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_SHIFT.sdc " "Synopsys Design Constraints File file not found: 'LED_SHIFT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703742029790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703742029791 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1703742029791 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1703742029791 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703742029793 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1703742029796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703742029800 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1703742029802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703742029805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703742029807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703742029811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703742029813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703742029814 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1703742029815 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703742029819 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703742029820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703742029840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 14:40:29 2023 " "Processing ended: Thu Dec 28 14:40:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703742029840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703742029840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703742029840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703742029840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1703742030670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703742030670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 14:40:30 2023 " "Processing started: Thu Dec 28 14:40:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703742030670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703742030670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LED_SHIFT -c LED_SHIFT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LED_SHIFT -c LED_SHIFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703742030670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1703742030862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_SHIFT.vo C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/simulation/questa/ simulation " "Generated file LED_SHIFT.vo in folder \"C:/Users/eidos/GitHub/MAX_II_CPLD/03_LED_SHIFT/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1703742030867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703742030878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 14:40:30 2023 " "Processing ended: Thu Dec 28 14:40:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703742030878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703742030878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703742030878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703742030878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 143 s " "Quartus Prime Full Compilation was successful. 0 errors, 143 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703742031556 ""}
