// Seed: 2752940190
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wand id_2,
    output tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    output wor id_13,
    input tri1 id_14,
    input tri id_15
);
  always #1;
  wand id_17;
  assign id_13 = {1{(1)}} + 1;
  assign id_4  = 1;
  assign id_17 = id_11;
endmodule
module module_1 (
    input  wire id_0,
    input  tri1 id_1,
    output wor  id_2
);
  assign id_2 = id_0;
  assign id_2 = id_0;
  wor id_4;
  assign id_4 = id_4;
  wire id_5;
  supply1 id_6 = 1;
  assign id_4 = 1'h0 - id_1;
  wire id_7;
  module_0(
      id_0, id_2, id_0, id_2, id_2, id_0, id_1, id_1, id_0, id_1, id_0, id_1, id_0, id_2, id_1, id_1
  );
endmodule
