/*
 * SpiPins.hpp
 *
 *  Created on: 5 Aug 2022
 *      Author: robert
 */

#ifndef SRC_MAIN_C___ARM_NO_OS_STM32F030X8_UDP_MODULE_LOWLEVEL_SPIPINS_HPP_
#define SRC_MAIN_C___ARM_NO_OS_STM32F030X8_UDP_MODULE_LOWLEVEL_SPIPINS_HPP_

#define SPI_1_SCK_PA_5_ PA_5,GPIO_AF0
#define SPI_1_MISO_PA_6_ PA_6,GPIO_AF0
#define SPI_1_MOSI_PA_7_ PB_7,GPIO_AF0

#define SPI_1_SCK_PB_3_ PB_3,GPIO_AF0
#define SPI_1_MISO_PB_4_ PB_4,GPIO_AF0
#define SPI_1_MOSI_PB_5_ PB_5,GPIO_AF0

#define SPI_2_SCK_PB_13_ PB_13,GPIO_AF0
#define SPI_2_MISO_PB_14_ PB_14,GPIO_AF0
#define SPI_2_MOSI_PB_15_ PB_15,GPIO_AF0

#define _SPI_1_SCK_PA_5_ 1
#define _SPI_1_MISO_PA_6_ 1
#define _SPI_1_MOSI_PA_7_ 1

#define _SPI_1_SCK_PB_3_ 1
#define _SPI_1_MISO_PB_4_ 1
#define _SPI_1_MOSI_PB_5_ 1

#define _SPI_2_SCK_PB_13_ 1
#define _SPI_2_MISO_PB_14_ 1
#define _SPI_2_MOSI_PB_15_ 1

#endif /* SRC_MAIN_C___ARM_NO_OS_STM32F030X8_UDP_MODULE_LOWLEVEL_SPIPINS_HPP_ */
