#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5614dc424ad0 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7fb98ac15018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5614dc3abc50 .functor BUFZ 1, o0x7fb98ac15018, C4<0>, C4<0>, C4<0>;
v0x5614dc3f6060_0 .net "A", 0 0, o0x7fb98ac15018;  0 drivers
v0x5614dc3f3540_0 .net "Y", 0 0, L_0x5614dc3abc50;  1 drivers
S_0x5614dc41e850 .scope module, "BancoPrueba4a1_4b" "BancoPrueba4a1_4b" 3 7;
 .timescale -9 -10;
v0x5614dc4618d0_0 .net "clk", 0 0, v0x5614dc460710_0;  1 drivers
v0x5614dc461990_0 .net "data_in04a1_4b", 3 0, v0x5614dc4607b0_0;  1 drivers
v0x5614dc461a50_0 .net "data_in14a1_4b", 3 0, v0x5614dc460870_0;  1 drivers
v0x5614dc461af0_0 .net "data_in24a1_4b", 3 0, v0x5614dc4609a0_0;  1 drivers
v0x5614dc461bb0_0 .net "data_in34a1_4b", 3 0, v0x5614dc460af0_0;  1 drivers
v0x5614dc461c70_0 .net "data_out_conductual4a1_4b", 3 0, L_0x5614dc46fa30;  1 drivers
v0x5614dc461d30_0 .net "data_out_sintetizado4a1_4b", 3 0, L_0x5614dc4706d0;  1 drivers
v0x5614dc461df0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  1 drivers
v0x5614dc461e90_0 .net "selector", 2 0, v0x5614dc460e60_0;  1 drivers
RS_0x7fb98ac15978 .resolv tri, v0x5614dc453ae0_0, v0x5614dc454700_0, v0x5614dc45b370_0, v0x5614dc45bee0_0;
v0x5614dc461f50_0 .net8 "valid_data_out4a1_4b", 0 0, RS_0x7fb98ac15978;  4 drivers
v0x5614dc461ff0_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  1 drivers
v0x5614dc462090_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  1 drivers
v0x5614dc462130_0 .net "valid_in2", 0 0, v0x5614dc4613b0_0;  1 drivers
v0x5614dc4621d0_0 .net "valid_in3", 0 0, v0x5614dc461560_0;  1 drivers
S_0x5614dc450cd0 .scope module, "mux" "mux4a1_4b_desc_conductual" 3 17, 4 2 0, S_0x5614dc41e850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "valid_in0"
    .port_info 3 /INPUT 1 "valid_in1"
    .port_info 4 /INPUT 1 "valid_in2"
    .port_info 5 /INPUT 1 "valid_in3"
    .port_info 6 /INPUT 3 "selector"
    .port_info 7 /INPUT 4 "data_in04a1_4b"
    .port_info 8 /INPUT 4 "data_in14a1_4b"
    .port_info 9 /INPUT 4 "data_in24a1_4b"
    .port_info 10 /INPUT 4 "data_in34a1_4b"
    .port_info 11 /OUTPUT 4 "data_out_conductual4a1_4b"
    .port_info 12 /OUTPUT 1 "valid_data_out4a1_4b"
v0x5614dc4574a0_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc457560_0 .net "data_in04a1_4b", 3 0, v0x5614dc4607b0_0;  alias, 1 drivers
v0x5614dc457620_0 .net "data_in14a1_4b", 3 0, v0x5614dc460870_0;  alias, 1 drivers
v0x5614dc4576c0_0 .net "data_in24a1_4b", 3 0, v0x5614dc4609a0_0;  alias, 1 drivers
v0x5614dc457760_0 .net "data_in34a1_4b", 3 0, v0x5614dc460af0_0;  alias, 1 drivers
v0x5614dc457800_0 .net "data_out_conductual4a1_4b", 3 0, L_0x5614dc46fa30;  alias, 1 drivers
v0x5614dc4578d0_0 .net "mux2a1_4b_atoc", 3 0, L_0x5614dc46f0d0;  1 drivers
v0x5614dc4579c0_0 .net "mux2a1_4b_btoc", 3 0, L_0x5614dc46f520;  1 drivers
v0x5614dc457ab0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc457b50_0 .net "selector", 2 0, v0x5614dc460e60_0;  alias, 1 drivers
v0x5614dc457c30_0 .net8 "valid_data_out4a1_4b", 0 0, RS_0x7fb98ac15978;  alias, 4 drivers
v0x5614dc457cd0_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc457d70_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
v0x5614dc457e10_0 .net "valid_in2", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc457eb0_0 .net "valid_in3", 0 0, v0x5614dc461560_0;  alias, 1 drivers
RS_0x7fb98ac159a8 .resolv tri, v0x5614dc455d80_0, v0x5614dc4568d0_0;
v0x5614dc457f50_0 .net8 "valid_out_atoc", 0 0, RS_0x7fb98ac159a8;  2 drivers
RS_0x7fb98ac151f8 .resolv tri, v0x5614dc451820_0, v0x5614dc4522e0_0;
v0x5614dc457ff0_0 .net8 "valid_out_btoc", 0 0, RS_0x7fb98ac151f8;  2 drivers
L_0x5614dc46f170 .part v0x5614dc460e60_0, 0, 1;
L_0x5614dc46f5c0 .part v0x5614dc460e60_0, 1, 1;
L_0x5614dc46fb90 .part v0x5614dc460e60_0, 2, 1;
S_0x5614dc450f90 .scope module, "mux2a1_2b_b" "mux2a1_4b_desc_conductual" 4 26, 5 2 0, S_0x5614dc450cd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 4 "data_in02a1_4b"
    .port_info 6 /INPUT 4 "data_in12a1_4b"
    .port_info 7 /OUTPUT 4 "data_out_conductual2a1_4b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_4b"
v0x5614dc452630_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc4526f0_0 .net "data_in02a1_4b", 3 0, v0x5614dc4609a0_0;  alias, 1 drivers
v0x5614dc4527d0_0 .net "data_in12a1_4b", 3 0, v0x5614dc460af0_0;  alias, 1 drivers
v0x5614dc452890_0 .net "data_out_conductual2a1_4b", 3 0, L_0x5614dc46f520;  alias, 1 drivers
v0x5614dc452970_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc452ab0_0 .net "selector", 0 0, L_0x5614dc46f5c0;  1 drivers
v0x5614dc452ba0_0 .net8 "valid_data_out2a1_4b", 0 0, RS_0x7fb98ac151f8;  alias, 2 drivers
v0x5614dc452c90_0 .net "valid_in0", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc452d80_0 .net "valid_in1", 0 0, v0x5614dc461560_0;  alias, 1 drivers
L_0x5614dc46f2a0 .part v0x5614dc4609a0_0, 0, 2;
L_0x5614dc46f340 .part v0x5614dc460af0_0, 0, 2;
L_0x5614dc46f3e0 .part v0x5614dc4609a0_0, 2, 2;
L_0x5614dc46f480 .part v0x5614dc460af0_0, 2, 2;
L_0x5614dc46f520 .concat8 [ 2 2 0 0], v0x5614dc42f840_0, v0x5614dc452070_0;
S_0x5614dc4512b0 .scope module, "mux2a1_2b_a" "mux2a1_2b_desc_conductual" 5 13, 6 1 0, S_0x5614dc450f90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc401230_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc3f9c80_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46f2a0;  1 drivers
v0x5614dc3fb990_0 .net "data_in12a1_2b", 1 0, L_0x5614dc46f340;  1 drivers
v0x5614dc42f840_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc42ce70_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc451760_0 .net "selector", 0 0, L_0x5614dc46f5c0;  alias, 1 drivers
v0x5614dc451820_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc4518e0_0 .net "valid_in0", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc4519a0_0 .net "valid_in1", 0 0, v0x5614dc461560_0;  alias, 1 drivers
E_0x5614dc3b1360 .event posedge, v0x5614dc401230_0;
S_0x5614dc451b80 .scope module, "mux2a1_2b_b" "mux2a1_2b_desc_conductual" 5 15, 6 1 0, S_0x5614dc450f90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc451e50_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc451ef0_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46f3e0;  1 drivers
v0x5614dc451fb0_0 .net "data_in12a1_2b", 1 0, L_0x5614dc46f480;  1 drivers
v0x5614dc452070_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc452150_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc452240_0 .net "selector", 0 0, L_0x5614dc46f5c0;  alias, 1 drivers
v0x5614dc4522e0_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc452380_0 .net "valid_in0", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc452450_0 .net "valid_in1", 0 0, v0x5614dc461560_0;  alias, 1 drivers
S_0x5614dc453020 .scope module, "mux2a1_2b_c" "mux2a1_4b_desc_conductual" 4 28, 5 2 0, S_0x5614dc450cd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 4 "data_in02a1_4b"
    .port_info 6 /INPUT 4 "data_in12a1_4b"
    .port_info 7 /OUTPUT 4 "data_out_conductual2a1_4b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_4b"
v0x5614dc454ac0_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc454b80_0 .net "data_in02a1_4b", 3 0, L_0x5614dc46f0d0;  alias, 1 drivers
v0x5614dc454c60_0 .net "data_in12a1_4b", 3 0, L_0x5614dc46f520;  alias, 1 drivers
v0x5614dc454d00_0 .net "data_out_conductual2a1_4b", 3 0, L_0x5614dc46fa30;  alias, 1 drivers
v0x5614dc454dc0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc454e60_0 .net "selector", 0 0, L_0x5614dc46fb90;  1 drivers
v0x5614dc454f00_0 .net8 "valid_data_out2a1_4b", 0 0, RS_0x7fb98ac15978;  alias, 4 drivers
v0x5614dc454fa0_0 .net8 "valid_in0", 0 0, RS_0x7fb98ac159a8;  alias, 2 drivers
v0x5614dc455090_0 .net8 "valid_in1", 0 0, RS_0x7fb98ac151f8;  alias, 2 drivers
L_0x5614dc46f660 .part L_0x5614dc46f0d0, 0, 2;
L_0x5614dc46f790 .part L_0x5614dc46f520, 0, 2;
L_0x5614dc46f8c0 .part L_0x5614dc46f0d0, 2, 2;
L_0x5614dc46f960 .part L_0x5614dc46f520, 2, 2;
L_0x5614dc46fa30 .concat8 [ 2 2 0 0], v0x5614dc453850_0, v0x5614dc454450_0;
S_0x5614dc4532f0 .scope module, "mux2a1_2b_a" "mux2a1_2b_desc_conductual" 5 13, 6 1 0, S_0x5614dc453020;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc4535f0_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc4536b0_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46f660;  1 drivers
v0x5614dc453790_0 .net "data_in12a1_2b", 1 0, L_0x5614dc46f790;  1 drivers
v0x5614dc453850_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc453930_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc453a20_0 .net "selector", 0 0, L_0x5614dc46fb90;  alias, 1 drivers
v0x5614dc453ae0_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc453ba0_0 .net8 "valid_in0", 0 0, RS_0x7fb98ac159a8;  alias, 2 drivers
v0x5614dc453c60_0 .net8 "valid_in1", 0 0, RS_0x7fb98ac151f8;  alias, 2 drivers
S_0x5614dc453eb0 .scope module, "mux2a1_2b_b" "mux2a1_2b_desc_conductual" 5 15, 6 1 0, S_0x5614dc453020;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc454180_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc4542b0_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46f8c0;  1 drivers
v0x5614dc454390_0 .net "data_in12a1_2b", 1 0, L_0x5614dc46f960;  1 drivers
v0x5614dc454450_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc454530_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc454660_0 .net "selector", 0 0, L_0x5614dc46fb90;  alias, 1 drivers
v0x5614dc454700_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc4547a0_0 .net8 "valid_in0", 0 0, RS_0x7fb98ac159a8;  alias, 2 drivers
v0x5614dc454840_0 .net8 "valid_in1", 0 0, RS_0x7fb98ac151f8;  alias, 2 drivers
S_0x5614dc4552e0 .scope module, "mux2a1_4b_a" "mux2a1_4b_desc_conductual" 4 24, 5 2 0, S_0x5614dc450cd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 4 "data_in02a1_4b"
    .port_info 6 /INPUT 4 "data_in12a1_4b"
    .port_info 7 /OUTPUT 4 "data_out_conductual2a1_4b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_4b"
v0x5614dc456c90_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc456d50_0 .net "data_in02a1_4b", 3 0, v0x5614dc4607b0_0;  alias, 1 drivers
v0x5614dc456e30_0 .net "data_in12a1_4b", 3 0, v0x5614dc460870_0;  alias, 1 drivers
v0x5614dc456ef0_0 .net "data_out_conductual2a1_4b", 3 0, L_0x5614dc46f0d0;  alias, 1 drivers
v0x5614dc456fe0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc457080_0 .net "selector", 0 0, L_0x5614dc46f170;  1 drivers
v0x5614dc457120_0 .net8 "valid_data_out2a1_4b", 0 0, RS_0x7fb98ac159a8;  alias, 2 drivers
v0x5614dc4571c0_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc4572b0_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
L_0x5614dc46ee50 .part v0x5614dc4607b0_0, 0, 2;
L_0x5614dc46eef0 .part v0x5614dc460870_0, 0, 2;
L_0x5614dc46ef90 .part v0x5614dc4607b0_0, 2, 2;
L_0x5614dc46f030 .part v0x5614dc460870_0, 2, 2;
L_0x5614dc46f0d0 .concat8 [ 2 2 0 0], v0x5614dc455af0_0, v0x5614dc456660_0;
S_0x5614dc455590 .scope module, "mux2a1_2b_a" "mux2a1_2b_desc_conductual" 5 13, 6 1 0, S_0x5614dc4552e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc455890_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc455950_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46ee50;  1 drivers
v0x5614dc455a30_0 .net "data_in12a1_2b", 1 0, L_0x5614dc46eef0;  1 drivers
v0x5614dc455af0_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc455bd0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc455cc0_0 .net "selector", 0 0, L_0x5614dc46f170;  alias, 1 drivers
v0x5614dc455d80_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc455e20_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc455ee0_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
S_0x5614dc456150 .scope module, "mux2a1_2b_b" "mux2a1_2b_desc_conductual" 5 15, 6 1 0, S_0x5614dc4552e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc456420_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc4564c0_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46ef90;  1 drivers
v0x5614dc4565a0_0 .net "data_in12a1_2b", 1 0, L_0x5614dc46f030;  1 drivers
v0x5614dc456660_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc456740_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc456830_0 .net "selector", 0 0, L_0x5614dc46f170;  alias, 1 drivers
v0x5614dc4568d0_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc456a00_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc456aa0_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
S_0x5614dc458340 .scope module, "mux_estruc1" "sintetizado4a1_4b" 3 34, 7 222 0, S_0x5614dc41e850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "valid_in0"
    .port_info 3 /INPUT 1 "valid_in1"
    .port_info 4 /INPUT 1 "valid_in2"
    .port_info 5 /INPUT 1 "valid_in3"
    .port_info 6 /INPUT 3 "selector"
    .port_info 7 /INPUT 4 "data_in04a1_4b"
    .port_info 8 /INPUT 4 "data_in14a1_4b"
    .port_info 9 /INPUT 4 "data_in24a1_4b"
    .port_info 10 /INPUT 4 "data_in34a1_4b"
    .port_info 11 /OUTPUT 4 "data_out_conductual4a1_4b"
    .port_info 12 /OUTPUT 1 "valid_data_out4a1_4b"
v0x5614dc45ef50_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45f050_0 .net "data_in04a1_4b", 3 0, v0x5614dc4607b0_0;  alias, 1 drivers
v0x5614dc45f550_0 .net "data_in14a1_4b", 3 0, v0x5614dc460870_0;  alias, 1 drivers
v0x5614dc45f610_0 .net "data_in24a1_4b", 3 0, v0x5614dc4609a0_0;  alias, 1 drivers
v0x5614dc45f6f0_0 .net "data_in34a1_4b", 3 0, v0x5614dc460af0_0;  alias, 1 drivers
v0x5614dc45f820_0 .net "data_out_conductual4a1_4b", 3 0, L_0x5614dc4706d0;  alias, 1 drivers
v0x5614dc45f900_0 .net "mux2a1_4b_atoc", 3 0, L_0x5614dc470fa0;  1 drivers
v0x5614dc45f9c0_0 .net "mux2a1_4b_btoc", 3 0, L_0x5614dc4701c0;  1 drivers
v0x5614dc45faf0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45fc40_0 .net "selector", 2 0, v0x5614dc460e60_0;  alias, 1 drivers
v0x5614dc45fd20_0 .net8 "valid_data_out4a1_4b", 0 0, RS_0x7fb98ac15978;  alias, 4 drivers
v0x5614dc45fdc0_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc45fe80_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
v0x5614dc45ff40_0 .net "valid_in2", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc460000_0 .net "valid_in3", 0 0, v0x5614dc461560_0;  alias, 1 drivers
RS_0x7fb98ac17118 .resolv tri, v0x5614dc45d790_0, v0x5614dc45e320_0;
v0x5614dc4600c0_0 .net8 "valid_out_atoc", 0 0, RS_0x7fb98ac17118;  2 drivers
RS_0x7fb98ac16a58 .resolv tri, v0x5614dc459130_0, v0x5614dc459c50_0;
v0x5614dc460180_0 .net8 "valid_out_btoc", 0 0, RS_0x7fb98ac16a58;  2 drivers
L_0x5614dc4702c0 .part v0x5614dc460e60_0, 1, 1;
L_0x5614dc470860 .part v0x5614dc460e60_0, 2, 1;
L_0x5614dc4710a0 .part v0x5614dc460e60_0, 0, 1;
S_0x5614dc458670 .scope module, "mux2a1_2b_b" "mux2a1_4b_desc_conductual" 7 259, 5 2 0, S_0x5614dc458340;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 4 "data_in02a1_4b"
    .port_info 6 /INPUT 4 "data_in12a1_4b"
    .port_info 7 /OUTPUT 4 "data_out_conductual2a1_4b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_4b"
v0x5614dc459fa0_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45a060_0 .net "data_in02a1_4b", 3 0, v0x5614dc4609a0_0;  alias, 1 drivers
v0x5614dc45a120_0 .net "data_in12a1_4b", 3 0, v0x5614dc460af0_0;  alias, 1 drivers
v0x5614dc45a210_0 .net "data_out_conductual2a1_4b", 3 0, L_0x5614dc4701c0;  alias, 1 drivers
v0x5614dc45a2f0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45a3e0_0 .net "selector", 0 0, L_0x5614dc4702c0;  1 drivers
v0x5614dc45a4d0_0 .net8 "valid_data_out2a1_4b", 0 0, RS_0x7fb98ac16a58;  alias, 2 drivers
v0x5614dc45a5c0_0 .net "valid_in0", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc45a660_0 .net "valid_in1", 0 0, v0x5614dc461560_0;  alias, 1 drivers
L_0x5614dc46fc30 .part v0x5614dc4609a0_0, 0, 2;
L_0x5614dc46fe10 .part v0x5614dc460af0_0, 0, 2;
L_0x5614dc46fff0 .part v0x5614dc4609a0_0, 2, 2;
L_0x5614dc4700c0 .part v0x5614dc460af0_0, 2, 2;
L_0x5614dc4701c0 .concat8 [ 2 2 0 0], v0x5614dc458ea0_0, v0x5614dc459a30_0;
S_0x5614dc458920 .scope module, "mux2a1_2b_a" "mux2a1_2b_desc_conductual" 5 13, 6 1 0, S_0x5614dc458670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc458c40_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc458d00_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46fc30;  1 drivers
v0x5614dc458de0_0 .net "data_in12a1_2b", 1 0, L_0x5614dc46fe10;  1 drivers
v0x5614dc458ea0_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc458f80_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc459070_0 .net "selector", 0 0, L_0x5614dc4702c0;  alias, 1 drivers
v0x5614dc459130_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc4591f0_0 .net "valid_in0", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc459290_0 .net "valid_in1", 0 0, v0x5614dc461560_0;  alias, 1 drivers
S_0x5614dc459570 .scope module, "mux2a1_2b_b" "mux2a1_2b_desc_conductual" 5 15, 6 1 0, S_0x5614dc458670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc4597f0_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc459890_0 .net "data_in02a1_2b", 1 0, L_0x5614dc46fff0;  1 drivers
v0x5614dc459970_0 .net "data_in12a1_2b", 1 0, L_0x5614dc4700c0;  1 drivers
v0x5614dc459a30_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc459b10_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc459bb0_0 .net "selector", 0 0, L_0x5614dc4702c0;  alias, 1 drivers
v0x5614dc459c50_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc459cf0_0 .net "valid_in0", 0 0, v0x5614dc4613b0_0;  alias, 1 drivers
v0x5614dc459d90_0 .net "valid_in1", 0 0, v0x5614dc461560_0;  alias, 1 drivers
S_0x5614dc45a8b0 .scope module, "mux2a1_2b_c" "mux2a1_4b_desc_conductual" 7 272, 5 2 0, S_0x5614dc458340;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 4 "data_in02a1_4b"
    .port_info 6 /INPUT 4 "data_in12a1_4b"
    .port_info 7 /OUTPUT 4 "data_out_conductual2a1_4b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_4b"
v0x5614dc45c2c0_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45c380_0 .net "data_in02a1_4b", 3 0, L_0x5614dc470fa0;  alias, 1 drivers
v0x5614dc45c460_0 .net "data_in12a1_4b", 3 0, L_0x5614dc4701c0;  alias, 1 drivers
v0x5614dc45c500_0 .net "data_out_conductual2a1_4b", 3 0, L_0x5614dc4706d0;  alias, 1 drivers
v0x5614dc45c5c0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45c660_0 .net "selector", 0 0, L_0x5614dc470860;  1 drivers
v0x5614dc45c700_0 .net8 "valid_data_out2a1_4b", 0 0, RS_0x7fb98ac15978;  alias, 4 drivers
v0x5614dc45c7a0_0 .net8 "valid_in0", 0 0, RS_0x7fb98ac17118;  alias, 2 drivers
v0x5614dc45c890_0 .net8 "valid_in1", 0 0, RS_0x7fb98ac16a58;  alias, 2 drivers
L_0x5614dc470360 .part L_0x5614dc470fa0, 0, 2;
L_0x5614dc470430 .part L_0x5614dc4701c0, 0, 2;
L_0x5614dc470500 .part L_0x5614dc470fa0, 2, 2;
L_0x5614dc4705d0 .part L_0x5614dc4701c0, 2, 2;
L_0x5614dc4706d0 .concat8 [ 2 2 0 0], v0x5614dc45b0e0_0, v0x5614dc45bc70_0;
S_0x5614dc45ab80 .scope module, "mux2a1_2b_a" "mux2a1_2b_desc_conductual" 5 13, 6 1 0, S_0x5614dc45a8b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc45ae80_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45af40_0 .net "data_in02a1_2b", 1 0, L_0x5614dc470360;  1 drivers
v0x5614dc45b020_0 .net "data_in12a1_2b", 1 0, L_0x5614dc470430;  1 drivers
v0x5614dc45b0e0_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc45b1c0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45b2b0_0 .net "selector", 0 0, L_0x5614dc470860;  alias, 1 drivers
v0x5614dc45b370_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc45b4a0_0 .net8 "valid_in0", 0 0, RS_0x7fb98ac17118;  alias, 2 drivers
v0x5614dc45b560_0 .net8 "valid_in1", 0 0, RS_0x7fb98ac16a58;  alias, 2 drivers
S_0x5614dc45b7b0 .scope module, "mux2a1_2b_b" "mux2a1_2b_desc_conductual" 5 15, 6 1 0, S_0x5614dc45a8b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc45ba30_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45bad0_0 .net "data_in02a1_2b", 1 0, L_0x5614dc470500;  1 drivers
v0x5614dc45bbb0_0 .net "data_in12a1_2b", 1 0, L_0x5614dc4705d0;  1 drivers
v0x5614dc45bc70_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc45bd50_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45be40_0 .net "selector", 0 0, L_0x5614dc470860;  alias, 1 drivers
v0x5614dc45bee0_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc45bf80_0 .net8 "valid_in0", 0 0, RS_0x7fb98ac17118;  alias, 2 drivers
v0x5614dc45c020_0 .net8 "valid_in1", 0 0, RS_0x7fb98ac16a58;  alias, 2 drivers
S_0x5614dc45cae0 .scope module, "mux2a1_4b_a" "mux2a1_4b_desc_conductual" 7 285, 5 2 0, S_0x5614dc458340;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 4 "data_in02a1_4b"
    .port_info 6 /INPUT 4 "data_in12a1_4b"
    .port_info 7 /OUTPUT 4 "data_out_conductual2a1_4b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_4b"
v0x5614dc45e720_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45e7e0_0 .net "data_in02a1_4b", 3 0, v0x5614dc4607b0_0;  alias, 1 drivers
v0x5614dc45e8a0_0 .net "data_in12a1_4b", 3 0, v0x5614dc460870_0;  alias, 1 drivers
v0x5614dc45e940_0 .net "data_out_conductual2a1_4b", 3 0, L_0x5614dc470fa0;  alias, 1 drivers
v0x5614dc45ea00_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45eaf0_0 .net "selector", 0 0, L_0x5614dc4710a0;  1 drivers
v0x5614dc45ebe0_0 .net8 "valid_data_out2a1_4b", 0 0, RS_0x7fb98ac17118;  alias, 2 drivers
v0x5614dc45ec80_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc45ed20_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
L_0x5614dc470a10 .part v0x5614dc4607b0_0, 0, 2;
L_0x5614dc470bf0 .part v0x5614dc460870_0, 0, 2;
L_0x5614dc470dd0 .part v0x5614dc4607b0_0, 2, 2;
L_0x5614dc470ea0 .part v0x5614dc460870_0, 2, 2;
L_0x5614dc470fa0 .concat8 [ 2 2 0 0], v0x5614dc45d2f0_0, v0x5614dc45e100_0;
S_0x5614dc45cd90 .scope module, "mux2a1_2b_a" "mux2a1_2b_desc_conductual" 5 13, 6 1 0, S_0x5614dc45cae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc45d090_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45d150_0 .net "data_in02a1_2b", 1 0, L_0x5614dc470a10;  1 drivers
v0x5614dc45d230_0 .net "data_in12a1_2b", 1 0, L_0x5614dc470bf0;  1 drivers
v0x5614dc45d2f0_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc45d3d0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45d6d0_0 .net "selector", 0 0, L_0x5614dc4710a0;  alias, 1 drivers
v0x5614dc45d790_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc45d830_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc45d960_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
S_0x5614dc45dc40 .scope module, "mux2a1_2b_b" "mux2a1_2b_desc_conductual" 5 15, 6 1 0, S_0x5614dc45cae0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc45dec0_0 .net "clk", 0 0, v0x5614dc460710_0;  alias, 1 drivers
v0x5614dc45df60_0 .net "data_in02a1_2b", 1 0, L_0x5614dc470dd0;  1 drivers
v0x5614dc45e040_0 .net "data_in12a1_2b", 1 0, L_0x5614dc470ea0;  1 drivers
v0x5614dc45e100_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc45e1e0_0 .net "reset_L", 0 0, v0x5614dc460dc0_0;  alias, 1 drivers
v0x5614dc45e280_0 .net "selector", 0 0, L_0x5614dc4710a0;  alias, 1 drivers
v0x5614dc45e320_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc45e450_0 .net "valid_in0", 0 0, v0x5614dc461050_0;  alias, 1 drivers
v0x5614dc45e4f0_0 .net "valid_in1", 0 0, v0x5614dc461200_0;  alias, 1 drivers
S_0x5614dc460430 .scope module, "probador" "probadormux4a1_4b" 3 51, 8 1 0, S_0x5614dc41e850;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "data_out_conductual4a1_4b"
    .port_info 1 /INPUT 4 "data_out_sintetizado4a1_4b"
    .port_info 2 /INPUT 1 "valid_data_out4a1_4b"
    .port_info 3 /OUTPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "reset_L"
    .port_info 5 /OUTPUT 3 "selector"
    .port_info 6 /OUTPUT 1 "valid_in0"
    .port_info 7 /OUTPUT 1 "valid_in1"
    .port_info 8 /OUTPUT 1 "valid_in2"
    .port_info 9 /OUTPUT 1 "valid_in3"
    .port_info 10 /OUTPUT 4 "data_in04a1_4b"
    .port_info 11 /OUTPUT 4 "data_in14a1_4b"
    .port_info 12 /OUTPUT 4 "data_in24a1_4b"
    .port_info 13 /OUTPUT 4 "data_in34a1_4b"
v0x5614dc460710_0 .var "clk", 0 0;
v0x5614dc4607b0_0 .var "data_in04a1_4b", 3 0;
v0x5614dc460870_0 .var "data_in14a1_4b", 3 0;
v0x5614dc4609a0_0 .var "data_in24a1_4b", 3 0;
v0x5614dc460af0_0 .var "data_in34a1_4b", 3 0;
v0x5614dc460c40_0 .net "data_out_conductual4a1_4b", 3 0, L_0x5614dc46fa30;  alias, 1 drivers
v0x5614dc460d00_0 .net "data_out_sintetizado4a1_4b", 3 0, L_0x5614dc4706d0;  alias, 1 drivers
v0x5614dc460dc0_0 .var "reset_L", 0 0;
v0x5614dc460e60_0 .var "selector", 2 0;
v0x5614dc460fb0_0 .net8 "valid_data_out4a1_4b", 0 0, RS_0x7fb98ac15978;  alias, 4 drivers
v0x5614dc461050_0 .var "valid_in0", 0 0;
v0x5614dc461200_0 .var "valid_in1", 0 0;
v0x5614dc4613b0_0 .var "valid_in2", 0 0;
v0x5614dc461560_0 .var "valid_in3", 0 0;
S_0x5614dc420550 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7fb98ac182b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc4622b0_0 .net "C", 0 0, o0x7fb98ac182b8;  0 drivers
o0x7fb98ac182e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc462390_0 .net "D", 0 0, o0x7fb98ac182e8;  0 drivers
v0x5614dc462450_0 .var "Q", 0 0;
o0x7fb98ac18348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc4624f0_0 .net "R", 0 0, o0x7fb98ac18348;  0 drivers
o0x7fb98ac18378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc4625b0_0 .net "S", 0 0, o0x7fb98ac18378;  0 drivers
E_0x5614dc3b6d80 .event posedge, v0x5614dc4624f0_0, v0x5614dc4625b0_0, v0x5614dc4622b0_0;
S_0x5614dc423610 .scope module, "sintetizado2a1_2b" "sintetizado2a1_2b" 7 4;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc46af60_0 .net "_00_", 1 0, L_0x5614dc472bf0;  1 drivers
v0x5614dc46b1e0_0 .net "_01_", 0 0, L_0x5614dc4712c0;  1 drivers
v0x5614dc46b2c0_0 .net "_02_", 0 0, L_0x5614dc472c90;  1 drivers
v0x5614dc46b360_0 .net "_03_", 0 0, L_0x5614dc472d90;  1 drivers
v0x5614dc46b400_0 .net "_04_", 0 0, L_0x5614dc472f70;  1 drivers
v0x5614dc46b4f0_0 .net "_05_", 0 0, L_0x5614dc4732c0;  1 drivers
v0x5614dc46b590_0 .net "_06_", 0 0, L_0x5614dc473350;  1 drivers
v0x5614dc46b630_0 .net "_07_", 0 0, L_0x5614dc4711e0;  1 drivers
v0x5614dc46b6d0_0 .net "_08_", 0 0, L_0x5614dc4713d0;  1 drivers
v0x5614dc46b770_0 .net "_09_", 0 0, L_0x5614dc471550;  1 drivers
v0x5614dc46b810_0 .net "_10_", 0 0, L_0x5614dc471630;  1 drivers
v0x5614dc46b8b0_0 .net "_11_", 0 0, L_0x5614dc471740;  1 drivers
v0x5614dc46b9a0_0 .net "_12_", 0 0, L_0x5614dc4718c0;  1 drivers
v0x5614dc46ba90_0 .net "_13_", 0 0, L_0x5614dc471ac0;  1 drivers
v0x5614dc46bb80_0 .net "_14_", 0 0, L_0x5614dc471c30;  1 drivers
v0x5614dc46bc70_0 .net "_15_", 0 0, L_0x5614dc471f70;  1 drivers
v0x5614dc46bd60_0 .net "_16_", 0 0, L_0x5614dc4720f0;  1 drivers
v0x5614dc46bf60_0 .net "_17_", 0 0, L_0x5614dc4722e0;  1 drivers
v0x5614dc46c050_0 .net "_18_", 0 0, L_0x5614dc472610;  1 drivers
v0x5614dc46c140_0 .net "_19_", 0 0, L_0x5614dc472810;  1 drivers
v0x5614dc46c230_0 .net "_20_", 0 0, L_0x5614dc472980;  1 drivers
o0x7fb98ac19998 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46c320_0 .net "clk", 0 0, o0x7fb98ac19998;  0 drivers
o0x7fb98ac19c98 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5614dc46c410_0 .net "data_in02a1_2b", 1 0, o0x7fb98ac19c98;  0 drivers
o0x7fb98ac19cc8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5614dc46c4f0_0 .net "data_in12a1_2b", 1 0, o0x7fb98ac19cc8;  0 drivers
v0x5614dc46c5f0_0 .net "data_out_conductual2a1_2b", 1 0, L_0x5614dc473730;  1 drivers
o0x7fb98ac18bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46c6f0_0 .net "reset_L", 0 0, o0x7fb98ac18bb8;  0 drivers
o0x7fb98ac18498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46c7d0_0 .net "selector", 0 0, o0x7fb98ac18498;  0 drivers
v0x5614dc46c8e0_0 .net "valid_data_out2a1_2b", 0 0, v0x5614dc46ae60_0;  1 drivers
o0x7fb98ac18828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46ca40_0 .net "valid_in0", 0 0, o0x7fb98ac18828;  0 drivers
o0x7fb98ac184c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46cae0_0 .net "valid_in1", 0 0, o0x7fb98ac184c8;  0 drivers
L_0x5614dc471440 .part L_0x5614dc473730, 0, 1;
L_0x5614dc4717b0 .part o0x7fb98ac19cc8, 0, 1;
L_0x5614dc471fe0 .part L_0x5614dc473730, 1, 1;
L_0x5614dc4723a0 .part o0x7fb98ac19cc8, 1, 1;
L_0x5614dc472bf0 .concat8 [ 1 1 0 0], L_0x5614dc471e30, L_0x5614dc472b80;
L_0x5614dc472e90 .part o0x7fb98ac19c98, 0, 1;
L_0x5614dc473070 .part o0x7fb98ac19c98, 1, 1;
L_0x5614dc4735a0 .part L_0x5614dc472bf0, 0, 1;
L_0x5614dc473690 .part L_0x5614dc472bf0, 1, 1;
L_0x5614dc473730 .concat8 [ 1 1 0 0], v0x5614dc46a420_0, v0x5614dc46a920_0;
S_0x5614dc462710 .scope module, "_21_" "NAND" 7 46, 2 14 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471140 .functor AND 1, o0x7fb98ac18498, o0x7fb98ac184c8, C4<1>, C4<1>;
L_0x5614dc4711e0 .functor NOT 1, L_0x5614dc471140, C4<0>, C4<0>, C4<0>;
v0x5614dc462920_0 .net "A", 0 0, o0x7fb98ac18498;  alias, 0 drivers
v0x5614dc462a00_0 .net "B", 0 0, o0x7fb98ac184c8;  alias, 0 drivers
v0x5614dc462ac0_0 .net "Y", 0 0, L_0x5614dc4711e0;  alias, 1 drivers
v0x5614dc462b60_0 .net *"_s0", 0 0, L_0x5614dc471140;  1 drivers
S_0x5614dc462cc0 .scope module, "_22_" "NAND" 7 51, 2 14 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471250 .functor AND 1, L_0x5614dc473350, L_0x5614dc4711e0, C4<1>, C4<1>;
L_0x5614dc4712c0 .functor NOT 1, L_0x5614dc471250, C4<0>, C4<0>, C4<0>;
v0x5614dc462ee0_0 .net "A", 0 0, L_0x5614dc473350;  alias, 1 drivers
v0x5614dc462fc0_0 .net "B", 0 0, L_0x5614dc4711e0;  alias, 1 drivers
v0x5614dc463080_0 .net "Y", 0 0, L_0x5614dc4712c0;  alias, 1 drivers
v0x5614dc463120_0 .net *"_s0", 0 0, L_0x5614dc471250;  1 drivers
S_0x5614dc463240 .scope module, "_23_" "NOR" 7 56, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471330 .functor OR 1, L_0x5614dc471440, L_0x5614dc4712c0, C4<0>, C4<0>;
L_0x5614dc4713d0 .functor NOT 1, L_0x5614dc471330, C4<0>, C4<0>, C4<0>;
v0x5614dc463460_0 .net "A", 0 0, L_0x5614dc471440;  1 drivers
v0x5614dc463520_0 .net "B", 0 0, L_0x5614dc4712c0;  alias, 1 drivers
v0x5614dc4635e0_0 .net "Y", 0 0, L_0x5614dc4713d0;  alias, 1 drivers
v0x5614dc4636b0_0 .net *"_s0", 0 0, L_0x5614dc471330;  1 drivers
S_0x5614dc4637d0 .scope module, "_24_" "NOR" 7 61, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc4714e0 .functor OR 1, o0x7fb98ac184c8, o0x7fb98ac18828, C4<0>, C4<0>;
L_0x5614dc471550 .functor NOT 1, L_0x5614dc4714e0, C4<0>, C4<0>, C4<0>;
v0x5614dc4639f0_0 .net "A", 0 0, o0x7fb98ac184c8;  alias, 0 drivers
v0x5614dc463ae0_0 .net "B", 0 0, o0x7fb98ac18828;  alias, 0 drivers
v0x5614dc463b80_0 .net "Y", 0 0, L_0x5614dc471550;  alias, 1 drivers
v0x5614dc463c50_0 .net *"_s0", 0 0, L_0x5614dc4714e0;  1 drivers
S_0x5614dc463db0 .scope module, "_25_" "NAND" 7 66, 2 14 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc4715c0 .functor AND 1, L_0x5614dc472d90, L_0x5614dc4732c0, C4<1>, C4<1>;
L_0x5614dc471630 .functor NOT 1, L_0x5614dc4715c0, C4<0>, C4<0>, C4<0>;
v0x5614dc464020_0 .net "A", 0 0, L_0x5614dc472d90;  alias, 1 drivers
v0x5614dc464100_0 .net "B", 0 0, L_0x5614dc4732c0;  alias, 1 drivers
v0x5614dc4641c0_0 .net "Y", 0 0, L_0x5614dc471630;  alias, 1 drivers
v0x5614dc464260_0 .net *"_s0", 0 0, L_0x5614dc4715c0;  1 drivers
S_0x5614dc4643c0 .scope module, "_26_" "NOR" 7 71, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc4716a0 .functor OR 1, L_0x5614dc4717b0, L_0x5614dc4711e0, C4<0>, C4<0>;
L_0x5614dc471740 .functor NOT 1, L_0x5614dc4716a0, C4<0>, C4<0>, C4<0>;
v0x5614dc4645e0_0 .net "A", 0 0, L_0x5614dc4717b0;  1 drivers
v0x5614dc4646c0_0 .net "B", 0 0, L_0x5614dc4711e0;  alias, 1 drivers
v0x5614dc4647d0_0 .net "Y", 0 0, L_0x5614dc471740;  alias, 1 drivers
v0x5614dc464870_0 .net *"_s0", 0 0, L_0x5614dc4716a0;  1 drivers
S_0x5614dc4649b0 .scope module, "_27_" "NAND" 7 76, 2 14 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471850 .functor AND 1, o0x7fb98ac18bb8, L_0x5614dc471630, C4<1>, C4<1>;
L_0x5614dc4718c0 .functor NOT 1, L_0x5614dc471850, C4<0>, C4<0>, C4<0>;
v0x5614dc464bd0_0 .net "A", 0 0, o0x7fb98ac18bb8;  alias, 0 drivers
v0x5614dc464cb0_0 .net "B", 0 0, L_0x5614dc471630;  alias, 1 drivers
v0x5614dc464da0_0 .net "Y", 0 0, L_0x5614dc4718c0;  alias, 1 drivers
v0x5614dc464e70_0 .net *"_s0", 0 0, L_0x5614dc471850;  1 drivers
S_0x5614dc464f90 .scope module, "_28_" "NOR" 7 81, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471930 .functor OR 1, L_0x5614dc471740, L_0x5614dc4718c0, C4<0>, C4<0>;
L_0x5614dc471ac0 .functor NOT 1, L_0x5614dc471930, C4<0>, C4<0>, C4<0>;
v0x5614dc4651b0_0 .net "A", 0 0, L_0x5614dc471740;  alias, 1 drivers
v0x5614dc4652a0_0 .net "B", 0 0, L_0x5614dc4718c0;  alias, 1 drivers
v0x5614dc465370_0 .net "Y", 0 0, L_0x5614dc471ac0;  alias, 1 drivers
v0x5614dc465440_0 .net *"_s0", 0 0, L_0x5614dc471930;  1 drivers
S_0x5614dc465560 .scope module, "_29_" "NOR" 7 86, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471b30 .functor OR 1, L_0x5614dc471550, L_0x5614dc471ac0, C4<0>, C4<0>;
L_0x5614dc471c30 .functor NOT 1, L_0x5614dc471b30, C4<0>, C4<0>, C4<0>;
v0x5614dc465730_0 .net "A", 0 0, L_0x5614dc471550;  alias, 1 drivers
v0x5614dc465820_0 .net "B", 0 0, L_0x5614dc471ac0;  alias, 1 drivers
v0x5614dc4658f0_0 .net "Y", 0 0, L_0x5614dc471c30;  alias, 1 drivers
v0x5614dc4659c0_0 .net *"_s0", 0 0, L_0x5614dc471b30;  1 drivers
S_0x5614dc465ae0 .scope module, "_30_" "NOR" 7 91, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471ca0 .functor OR 1, L_0x5614dc4713d0, L_0x5614dc471c30, C4<0>, C4<0>;
L_0x5614dc471e30 .functor NOT 1, L_0x5614dc471ca0, C4<0>, C4<0>, C4<0>;
v0x5614dc465d00_0 .net "A", 0 0, L_0x5614dc4713d0;  alias, 1 drivers
v0x5614dc465df0_0 .net "B", 0 0, L_0x5614dc471c30;  alias, 1 drivers
v0x5614dc465ec0_0 .net "Y", 0 0, L_0x5614dc471e30;  1 drivers
v0x5614dc465f90_0 .net *"_s0", 0 0, L_0x5614dc471ca0;  1 drivers
S_0x5614dc4660b0 .scope module, "_31_" "NOR" 7 96, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc471ed0 .functor OR 1, L_0x5614dc471fe0, L_0x5614dc4712c0, C4<0>, C4<0>;
L_0x5614dc471f70 .functor NOT 1, L_0x5614dc471ed0, C4<0>, C4<0>, C4<0>;
v0x5614dc4662d0_0 .net "A", 0 0, L_0x5614dc471fe0;  1 drivers
v0x5614dc4663b0_0 .net "B", 0 0, L_0x5614dc4712c0;  alias, 1 drivers
v0x5614dc4664c0_0 .net "Y", 0 0, L_0x5614dc471f70;  alias, 1 drivers
v0x5614dc466560_0 .net *"_s0", 0 0, L_0x5614dc471ed0;  1 drivers
S_0x5614dc4666a0 .scope module, "_32_" "NAND" 7 101, 2 14 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc472080 .functor AND 1, L_0x5614dc472f70, L_0x5614dc4732c0, C4<1>, C4<1>;
L_0x5614dc4720f0 .functor NOT 1, L_0x5614dc472080, C4<0>, C4<0>, C4<0>;
v0x5614dc4668c0_0 .net "A", 0 0, L_0x5614dc472f70;  alias, 1 drivers
v0x5614dc4669a0_0 .net "B", 0 0, L_0x5614dc4732c0;  alias, 1 drivers
v0x5614dc466a90_0 .net "Y", 0 0, L_0x5614dc4720f0;  alias, 1 drivers
v0x5614dc466b60_0 .net *"_s0", 0 0, L_0x5614dc472080;  1 drivers
S_0x5614dc466c80 .scope module, "_33_" "NOR" 7 106, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc472160 .functor OR 1, L_0x5614dc4723a0, L_0x5614dc4711e0, C4<0>, C4<0>;
L_0x5614dc4722e0 .functor NOT 1, L_0x5614dc472160, C4<0>, C4<0>, C4<0>;
v0x5614dc466ea0_0 .net "A", 0 0, L_0x5614dc4723a0;  1 drivers
v0x5614dc466f80_0 .net "B", 0 0, L_0x5614dc4711e0;  alias, 1 drivers
v0x5614dc467040_0 .net "Y", 0 0, L_0x5614dc4722e0;  alias, 1 drivers
v0x5614dc467110_0 .net *"_s0", 0 0, L_0x5614dc472160;  1 drivers
S_0x5614dc467250 .scope module, "_34_" "NAND" 7 111, 2 14 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc472510 .functor AND 1, o0x7fb98ac18bb8, L_0x5614dc4720f0, C4<1>, C4<1>;
L_0x5614dc472610 .functor NOT 1, L_0x5614dc472510, C4<0>, C4<0>, C4<0>;
v0x5614dc467470_0 .net "A", 0 0, o0x7fb98ac18bb8;  alias, 0 drivers
v0x5614dc467560_0 .net "B", 0 0, L_0x5614dc4720f0;  alias, 1 drivers
v0x5614dc467630_0 .net "Y", 0 0, L_0x5614dc472610;  alias, 1 drivers
v0x5614dc467700_0 .net *"_s0", 0 0, L_0x5614dc472510;  1 drivers
S_0x5614dc467820 .scope module, "_35_" "NOR" 7 116, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc472680 .functor OR 1, L_0x5614dc4722e0, L_0x5614dc472610, C4<0>, C4<0>;
L_0x5614dc472810 .functor NOT 1, L_0x5614dc472680, C4<0>, C4<0>, C4<0>;
v0x5614dc467a40_0 .net "A", 0 0, L_0x5614dc4722e0;  alias, 1 drivers
v0x5614dc467b30_0 .net "B", 0 0, L_0x5614dc472610;  alias, 1 drivers
v0x5614dc467c00_0 .net "Y", 0 0, L_0x5614dc472810;  alias, 1 drivers
v0x5614dc467cd0_0 .net *"_s0", 0 0, L_0x5614dc472680;  1 drivers
S_0x5614dc467df0 .scope module, "_36_" "NOR" 7 121, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc472880 .functor OR 1, L_0x5614dc471550, L_0x5614dc472810, C4<0>, C4<0>;
L_0x5614dc472980 .functor NOT 1, L_0x5614dc472880, C4<0>, C4<0>, C4<0>;
v0x5614dc468010_0 .net "A", 0 0, L_0x5614dc471550;  alias, 1 drivers
v0x5614dc468120_0 .net "B", 0 0, L_0x5614dc472810;  alias, 1 drivers
v0x5614dc4681e0_0 .net "Y", 0 0, L_0x5614dc472980;  alias, 1 drivers
v0x5614dc4682b0_0 .net *"_s0", 0 0, L_0x5614dc472880;  1 drivers
S_0x5614dc4683d0 .scope module, "_37_" "NOR" 7 126, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc4729f0 .functor OR 1, L_0x5614dc471f70, L_0x5614dc472980, C4<0>, C4<0>;
L_0x5614dc472b80 .functor NOT 1, L_0x5614dc4729f0, C4<0>, C4<0>, C4<0>;
v0x5614dc468700_0 .net "A", 0 0, L_0x5614dc471f70;  alias, 1 drivers
v0x5614dc4687f0_0 .net "B", 0 0, L_0x5614dc472980;  alias, 1 drivers
v0x5614dc4688c0_0 .net "Y", 0 0, L_0x5614dc472b80;  1 drivers
v0x5614dc468990_0 .net *"_s0", 0 0, L_0x5614dc4729f0;  1 drivers
S_0x5614dc468ab0 .scope module, "_38_" "NOT" 7 131, 2 8 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x5614dc472c90 .functor NOT 1, o0x7fb98ac18828, C4<0>, C4<0>, C4<0>;
v0x5614dc468c80_0 .net "A", 0 0, o0x7fb98ac18828;  alias, 0 drivers
v0x5614dc468d70_0 .net "Y", 0 0, L_0x5614dc472c90;  alias, 1 drivers
S_0x5614dc468e70 .scope module, "_39_" "NOT" 7 135, 2 8 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x5614dc472d90 .functor NOT 1, L_0x5614dc472e90, C4<0>, C4<0>, C4<0>;
v0x5614dc469040_0 .net "A", 0 0, L_0x5614dc472e90;  1 drivers
v0x5614dc469120_0 .net "Y", 0 0, L_0x5614dc472d90;  alias, 1 drivers
S_0x5614dc469230 .scope module, "_40_" "NOT" 7 139, 2 8 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x5614dc472f70 .functor NOT 1, L_0x5614dc473070, C4<0>, C4<0>, C4<0>;
v0x5614dc469440_0 .net "A", 0 0, L_0x5614dc473070;  1 drivers
v0x5614dc469520_0 .net "Y", 0 0, L_0x5614dc472f70;  alias, 1 drivers
S_0x5614dc469630 .scope module, "_41_" "NOR" 7 143, 2 20 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5614dc473110 .functor OR 1, o0x7fb98ac18498, L_0x5614dc472c90, C4<0>, C4<0>;
L_0x5614dc4732c0 .functor NOT 1, L_0x5614dc473110, C4<0>, C4<0>, C4<0>;
v0x5614dc469850_0 .net "A", 0 0, o0x7fb98ac18498;  alias, 0 drivers
v0x5614dc469940_0 .net "B", 0 0, L_0x5614dc472c90;  alias, 1 drivers
v0x5614dc469a10_0 .net "Y", 0 0, L_0x5614dc4732c0;  alias, 1 drivers
v0x5614dc469b30_0 .net *"_s0", 0 0, L_0x5614dc473110;  1 drivers
S_0x5614dc469c30 .scope module, "_42_" "NOT" 7 148, 2 8 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x5614dc473350 .functor NOT 1, L_0x5614dc4732c0, C4<0>, C4<0>, C4<0>;
v0x5614dc469e40_0 .net "A", 0 0, L_0x5614dc4732c0;  alias, 1 drivers
v0x5614dc469f00_0 .net "Y", 0 0, L_0x5614dc473350;  alias, 1 drivers
S_0x5614dc469fe0 .scope module, "_43_" "DFF" 7 153, 2 26 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x5614dc46a280_0 .net "C", 0 0, o0x7fb98ac19998;  alias, 0 drivers
v0x5614dc46a360_0 .net "D", 0 0, L_0x5614dc4735a0;  1 drivers
v0x5614dc46a420_0 .var "Q", 0 0;
E_0x5614dc46a200 .event posedge, v0x5614dc46a280_0;
S_0x5614dc46a570 .scope module, "_44_" "DFF" 7 159, 2 26 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x5614dc46a790_0 .net "C", 0 0, o0x7fb98ac19998;  alias, 0 drivers
v0x5614dc46a880_0 .net "D", 0 0, L_0x5614dc473690;  1 drivers
v0x5614dc46a920_0 .var "Q", 0 0;
S_0x5614dc46aa70 .scope module, "_45_" "DFF" 7 165, 2 26 0, S_0x5614dc423610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x5614dc46ac90_0 .net "C", 0 0, o0x7fb98ac19998;  alias, 0 drivers
v0x5614dc46ada0_0 .net "D", 0 0, L_0x5614dc4712c0;  alias, 1 drivers
v0x5614dc46ae60_0 .var "Q", 0 0;
S_0x5614dc426b60 .scope module, "sintetizado2a1_4b" "sintetizado2a1_4b" 7 173;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 4 "data_in02a1_4b"
    .port_info 6 /INPUT 4 "data_in12a1_4b"
    .port_info 7 /OUTPUT 4 "data_out_conductual2a1_4b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_4b"
o0x7fb98ac19ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46e2e0_0 .net "clk", 0 0, o0x7fb98ac19ed8;  0 drivers
o0x7fb98ac1a478 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5614dc46e420_0 .net "data_in02a1_4b", 3 0, o0x7fb98ac1a478;  0 drivers
o0x7fb98ac1a4a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5614dc46e550_0 .net "data_in12a1_4b", 3 0, o0x7fb98ac1a4a8;  0 drivers
v0x5614dc46e630_0 .net "data_out_conductual2a1_4b", 3 0, L_0x5614dc473b70;  1 drivers
o0x7fb98ac19f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46e780_0 .net "reset_L", 0 0, o0x7fb98ac19f98;  0 drivers
o0x7fb98ac19fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46e860_0 .net "selector", 0 0, o0x7fb98ac19fc8;  0 drivers
RS_0x7fb98ac19ff8 .resolv tri, v0x5614dc46d530_0, v0x5614dc46dff0_0;
v0x5614dc46e970_0 .net8 "valid_data_out2a1_4b", 0 0, RS_0x7fb98ac19ff8;  2 drivers
o0x7fb98ac1a028 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46ead0_0 .net "valid_in0", 0 0, o0x7fb98ac1a028;  0 drivers
o0x7fb98ac1a058 .functor BUFZ 1, C4<z>; HiZ drive
v0x5614dc46eb90_0 .net "valid_in1", 0 0, o0x7fb98ac1a058;  0 drivers
L_0x5614dc473830 .part o0x7fb98ac1a478, 0, 2;
L_0x5614dc4738d0 .part o0x7fb98ac1a4a8, 0, 2;
L_0x5614dc4739d0 .part o0x7fb98ac1a478, 2, 2;
L_0x5614dc473aa0 .part o0x7fb98ac1a4a8, 2, 2;
L_0x5614dc473b70 .concat8 [ 2 2 0 0], v0x5614dc46d280_0, v0x5614dc46dd80_0;
S_0x5614dc46ccf0 .scope module, "mux2a1_2b_a" "mux2a1_2b_desc_conductual" 7 194, 6 1 0, S_0x5614dc426b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc46d000_0 .net "clk", 0 0, o0x7fb98ac19ed8;  alias, 0 drivers
v0x5614dc46d0e0_0 .net "data_in02a1_2b", 1 0, L_0x5614dc473830;  1 drivers
v0x5614dc46d1c0_0 .net "data_in12a1_2b", 1 0, L_0x5614dc4738d0;  1 drivers
v0x5614dc46d280_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc46d360_0 .net "reset_L", 0 0, o0x7fb98ac19f98;  alias, 0 drivers
v0x5614dc46d470_0 .net "selector", 0 0, o0x7fb98ac19fc8;  alias, 0 drivers
v0x5614dc46d530_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc46d5f0_0 .net "valid_in0", 0 0, o0x7fb98ac1a028;  alias, 0 drivers
v0x5614dc46d6b0_0 .net "valid_in1", 0 0, o0x7fb98ac1a058;  alias, 0 drivers
E_0x5614dc46b100 .event posedge, v0x5614dc46d000_0;
S_0x5614dc46d890 .scope module, "mux2a1_2b_b" "mux2a1_2b_desc_conductual" 7 207, 6 1 0, S_0x5614dc426b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 1 "valid_in0"
    .port_info 4 /INPUT 1 "valid_in1"
    .port_info 5 /INPUT 2 "data_in02a1_2b"
    .port_info 6 /INPUT 2 "data_in12a1_2b"
    .port_info 7 /OUTPUT 2 "data_out_conductual2a1_2b"
    .port_info 8 /OUTPUT 1 "valid_data_out2a1_2b"
v0x5614dc46db60_0 .net "clk", 0 0, o0x7fb98ac19ed8;  alias, 0 drivers
v0x5614dc46dc00_0 .net "data_in02a1_2b", 1 0, L_0x5614dc4739d0;  1 drivers
v0x5614dc46dcc0_0 .net "data_in12a1_2b", 1 0, L_0x5614dc473aa0;  1 drivers
v0x5614dc46dd80_0 .var "data_out_conductual2a1_2b", 1 0;
v0x5614dc46de60_0 .net "reset_L", 0 0, o0x7fb98ac19f98;  alias, 0 drivers
v0x5614dc46df50_0 .net "selector", 0 0, o0x7fb98ac19fc8;  alias, 0 drivers
v0x5614dc46dff0_0 .var "valid_data_out2a1_2b", 0 0;
v0x5614dc46e090_0 .net "valid_in0", 0 0, o0x7fb98ac1a028;  alias, 0 drivers
v0x5614dc46e130_0 .net "valid_in1", 0 0, o0x7fb98ac1a058;  alias, 0 drivers
    .scope S_0x5614dc455590;
T_0 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc455e20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc455ee0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5614dc455bd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5614dc455cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc455e20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5614dc455950_0;
    %assign/vec4 v0x5614dc455af0_0, 0;
T_0.4 ;
    %load/vec4 v0x5614dc455cc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc455ee0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5614dc455a30_0;
    %assign/vec4 v0x5614dc455af0_0, 0;
T_0.6 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc455af0_0, 0;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0x5614dc455cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc455e20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc455cc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc455ee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc455d80_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc455d80_0, 0;
T_0.9 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5614dc456150;
T_1 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc456a00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc456aa0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5614dc456740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5614dc456830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc456a00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5614dc4564c0_0;
    %assign/vec4 v0x5614dc456660_0, 0;
T_1.4 ;
    %load/vec4 v0x5614dc456830_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc456aa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5614dc4565a0_0;
    %assign/vec4 v0x5614dc456660_0, 0;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc456660_0, 0;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x5614dc456830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc456a00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc456830_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc456aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc4568d0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc4568d0_0, 0;
T_1.9 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5614dc4512b0;
T_2 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc4518e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc4519a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5614dc42ce70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5614dc451760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4518e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5614dc3f9c80_0;
    %assign/vec4 v0x5614dc42f840_0, 0;
T_2.4 ;
    %load/vec4 v0x5614dc451760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4519a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5614dc3fb990_0;
    %assign/vec4 v0x5614dc42f840_0, 0;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc42f840_0, 0;
T_2.3 ;
T_2.0 ;
    %load/vec4 v0x5614dc451760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4518e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc451760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4519a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc451820_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc451820_0, 0;
T_2.9 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5614dc451b80;
T_3 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc452380_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc452450_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5614dc452150_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5614dc452240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc452380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5614dc451ef0_0;
    %assign/vec4 v0x5614dc452070_0, 0;
T_3.4 ;
    %load/vec4 v0x5614dc452240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc452450_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x5614dc451fb0_0;
    %assign/vec4 v0x5614dc452070_0, 0;
T_3.6 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc452070_0, 0;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x5614dc452240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc452380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc452240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc452450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc4522e0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc4522e0_0, 0;
T_3.9 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5614dc4532f0;
T_4 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc453ba0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc453c60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5614dc453930_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5614dc453a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc453ba0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5614dc4536b0_0;
    %assign/vec4 v0x5614dc453850_0, 0;
T_4.4 ;
    %load/vec4 v0x5614dc453a20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc453c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5614dc453790_0;
    %assign/vec4 v0x5614dc453850_0, 0;
T_4.6 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc453850_0, 0;
T_4.3 ;
T_4.0 ;
    %load/vec4 v0x5614dc453a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc453ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc453a20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc453c60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc453ae0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc453ae0_0, 0;
T_4.9 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5614dc453eb0;
T_5 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc4547a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc454840_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5614dc454530_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5614dc454660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4547a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5614dc4542b0_0;
    %assign/vec4 v0x5614dc454450_0, 0;
T_5.4 ;
    %load/vec4 v0x5614dc454660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc454840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5614dc454390_0;
    %assign/vec4 v0x5614dc454450_0, 0;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc454450_0, 0;
T_5.3 ;
T_5.0 ;
    %load/vec4 v0x5614dc454660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4547a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc454660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc454840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc454700_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc454700_0, 0;
T_5.9 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5614dc458920;
T_6 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc4591f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc459290_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5614dc458f80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5614dc459070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4591f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5614dc458d00_0;
    %assign/vec4 v0x5614dc458ea0_0, 0;
T_6.4 ;
    %load/vec4 v0x5614dc459070_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc459290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5614dc458de0_0;
    %assign/vec4 v0x5614dc458ea0_0, 0;
T_6.6 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc458ea0_0, 0;
T_6.3 ;
T_6.0 ;
    %load/vec4 v0x5614dc459070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc4591f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc459070_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc459290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc459130_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc459130_0, 0;
T_6.9 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5614dc459570;
T_7 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc459cf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc459d90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5614dc459b10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5614dc459bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc459cf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5614dc459890_0;
    %assign/vec4 v0x5614dc459a30_0, 0;
T_7.4 ;
    %load/vec4 v0x5614dc459bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc459d90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5614dc459970_0;
    %assign/vec4 v0x5614dc459a30_0, 0;
T_7.6 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc459a30_0, 0;
T_7.3 ;
T_7.0 ;
    %load/vec4 v0x5614dc459bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc459cf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc459bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc459d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc459c50_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc459c50_0, 0;
T_7.9 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5614dc45ab80;
T_8 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc45b4a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc45b560_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5614dc45b1c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5614dc45b2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45b4a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5614dc45af40_0;
    %assign/vec4 v0x5614dc45b0e0_0, 0;
T_8.4 ;
    %load/vec4 v0x5614dc45b2b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45b560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5614dc45b020_0;
    %assign/vec4 v0x5614dc45b0e0_0, 0;
T_8.6 ;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc45b0e0_0, 0;
T_8.3 ;
T_8.0 ;
    %load/vec4 v0x5614dc45b2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45b4a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc45b2b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45b560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc45b370_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc45b370_0, 0;
T_8.9 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5614dc45b7b0;
T_9 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc45bf80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc45c020_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5614dc45bd50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5614dc45be40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45bf80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5614dc45bad0_0;
    %assign/vec4 v0x5614dc45bc70_0, 0;
T_9.4 ;
    %load/vec4 v0x5614dc45be40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45c020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5614dc45bbb0_0;
    %assign/vec4 v0x5614dc45bc70_0, 0;
T_9.6 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc45bc70_0, 0;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x5614dc45be40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45bf80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc45be40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45c020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc45bee0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc45bee0_0, 0;
T_9.9 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5614dc45cd90;
T_10 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc45d830_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc45d960_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5614dc45d3d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x5614dc45d6d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45d830_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5614dc45d150_0;
    %assign/vec4 v0x5614dc45d2f0_0, 0;
T_10.4 ;
    %load/vec4 v0x5614dc45d6d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45d960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5614dc45d230_0;
    %assign/vec4 v0x5614dc45d2f0_0, 0;
T_10.6 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc45d2f0_0, 0;
T_10.3 ;
T_10.0 ;
    %load/vec4 v0x5614dc45d6d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45d830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc45d6d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45d960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc45d790_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc45d790_0, 0;
T_10.9 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5614dc45dc40;
T_11 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc45e450_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc45e4f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5614dc45e1e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5614dc45e280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45e450_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5614dc45df60_0;
    %assign/vec4 v0x5614dc45e100_0, 0;
T_11.4 ;
    %load/vec4 v0x5614dc45e280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45e4f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5614dc45e040_0;
    %assign/vec4 v0x5614dc45e100_0, 0;
T_11.6 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc45e100_0, 0;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x5614dc45e280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45e450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc45e280_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc45e4f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc45e320_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc45e320_0, 0;
T_11.9 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5614dc460430;
T_12 ;
    %vpi_call 8 22 "$dumpfile", "mux4a1_4b.vcd" {0 0 0};
    %vpi_call 8 23 "$dumpvars" {0 0 0};
    %vpi_call 8 25 "$display", "\011\011\011clk,\011out,\011reset,\011selector,\011in0,\011in1" {0 0 0};
    %vpi_call 8 27 "$monitor", $time, "\011%b\011%b\011\011%b\011%b\011%b\011%b", v0x5614dc460710_0, v0x5614dc460c40_0, v0x5614dc460e60_0, v0x5614dc460dc0_0, v0x5614dc4607b0_0, v0x5614dc460870_0, v0x5614dc4609a0_0, v0x5614dc460af0_0, v0x5614dc460fb0_0, v0x5614dc461050_0, v0x5614dc461200_0, v0x5614dc4613b0_0, v0x5614dc461560_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc460dc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5614dc460e60_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %store/vec4 v0x5614dc460870_0, 0, 4;
    %store/vec4 v0x5614dc4607b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc460dc0_0, 0;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5614dc460e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5614dc460e60_0, 0;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5614dc460e60_0, 0;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5614dc460e60_0, 0;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5614dc460e60_0, 0;
    %wait E_0x5614dc3b1360;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5614dc4607b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614dc460870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5614dc4609a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5614dc460af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc461050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614dc4613b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614dc461560_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5614dc460e60_0, 0;
    %vpi_call 8 126 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5614dc460430;
T_13 ;
    %wait E_0x5614dc3b1360;
    %load/vec4 v0x5614dc460c40_0;
    %load/vec4 v0x5614dc460d00_0;
    %cmp/ne;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 8 130 "$display", "Diferencia modulo conductual y estructural" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5614dc460430;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc460710_0, 0;
    %end;
    .thread T_14;
    .scope S_0x5614dc460430;
T_15 ;
    %delay 20, 0;
    %load/vec4 v0x5614dc460710_0;
    %inv;
    %assign/vec4 v0x5614dc460710_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5614dc420550;
T_16 ;
    %wait E_0x5614dc3b6d80;
    %load/vec4 v0x5614dc4625b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc462450_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5614dc4624f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc462450_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5614dc462390_0;
    %assign/vec4 v0x5614dc462450_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5614dc469fe0;
T_17 ;
    %wait E_0x5614dc46a200;
    %load/vec4 v0x5614dc46a360_0;
    %assign/vec4 v0x5614dc46a420_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5614dc46a570;
T_18 ;
    %wait E_0x5614dc46a200;
    %load/vec4 v0x5614dc46a880_0;
    %assign/vec4 v0x5614dc46a920_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5614dc46aa70;
T_19 ;
    %wait E_0x5614dc46a200;
    %load/vec4 v0x5614dc46ada0_0;
    %assign/vec4 v0x5614dc46ae60_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5614dc46ccf0;
T_20 ;
    %wait E_0x5614dc46b100;
    %load/vec4 v0x5614dc46d5f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc46d6b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x5614dc46d360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x5614dc46d470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46d5f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5614dc46d0e0_0;
    %assign/vec4 v0x5614dc46d280_0, 0;
T_20.4 ;
    %load/vec4 v0x5614dc46d470_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46d6b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x5614dc46d1c0_0;
    %assign/vec4 v0x5614dc46d280_0, 0;
T_20.6 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc46d280_0, 0;
T_20.3 ;
T_20.0 ;
    %load/vec4 v0x5614dc46d470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46d5f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc46d470_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46d6b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_20.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc46d530_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc46d530_0, 0;
T_20.9 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5614dc46d890;
T_21 ;
    %wait E_0x5614dc46b100;
    %load/vec4 v0x5614dc46e090_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5614dc46e130_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x5614dc46de60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x5614dc46df50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46e090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x5614dc46dc00_0;
    %assign/vec4 v0x5614dc46dd80_0, 0;
T_21.4 ;
    %load/vec4 v0x5614dc46df50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46e130_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x5614dc46dcc0_0;
    %assign/vec4 v0x5614dc46dd80_0, 0;
T_21.6 ;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5614dc46dd80_0, 0;
T_21.3 ;
T_21.0 ;
    %load/vec4 v0x5614dc46df50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46e090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5614dc46df50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5614dc46e130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.8, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614dc46dff0_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614dc46dff0_0, 0;
T_21.9 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cmos_cells.v";
    "BancoPrueba4a1_4b.v";
    "./mux4a1_4b_desc_conductual.v";
    "./mux2a1_4b_desc_conductual.v";
    "./mux2a1_2b_desc_conductual.v";
    "./sintetizado4a1_4b.v";
    "./probadormux4a1_4b.v";
