{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746307981469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  3 17:33:01 2025 " "Processing started: Sat May  3 17:33:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746307981479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1746307981479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --64bit system -c system " "Command: quartus_drc --64bit system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1746307981479 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746307982261 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746307982261 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746307982261 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1746307982261 ""}
{ "Info" "ISTA_SDC_FOUND" "system.sdc " "Reading SDC File: 'system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1746307982299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system.sdc 2 CLOCK_50 port " "Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1746307982300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 100MHz " "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 100MHz" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746307982300 ""}  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1746307982300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system.sdc 4 system:SYS\|CPUCLK\|q pin " "Ignored filter at system.sdc(4): system:SYS\|CPUCLK\|q could not be matched with a pin" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1746307982301 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_ports CLOCK_50\] -name CPUCLK \[get_pins system:SYS\|CPUCLK\|q\] " "create_generated_clock -divide_by 2 -source \[get_ports CLOCK_50\] -name CPUCLK \[get_pins system:SYS\|CPUCLK\|q\]" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746307982301 ""}  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1746307982301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system.sdc 4 Argument -source is an empty collection " "Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1746307982301 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307982357 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1746307982357 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 988 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 988 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[10\].data\[0\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[10\].data\[0\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[1\]\[0\].tag\[12\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[1\]\[0\].tag\[12\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|state " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|state\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.STORE2 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.STORE2\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.HALT~_Duplicate_1 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.HALT~_Duplicate_1\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 14886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.C_STORE " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.C_STORE\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_CHECK " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_CHECK\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.IDLE " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.IDLE\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[10\].data\[2\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[10\].data\[2\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].tag\[7\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].tag\[7\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.LOAD2 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.LOAD2\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.LOAD1 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.LOAD1\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[5\].data\[1\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[5\].data\[1\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE1 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE1\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[4\]\[0\].tag\[6\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[4\]\[0\].tag\[6\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 1770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[7\].data\[6\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[7\].data\[6\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].tag\[5\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].tag\[5\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[10\].data\[13\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[10\].data\[13\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[5\]\[0\].tag\[4\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[5\]\[0\].tag\[4\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[3\].data\[7\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[3\].data\[7\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[3\]\[1\].tag\[9\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[3\]\[1\].tag\[9\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[3\].data\[3\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[3\].data\[3\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[3\]\[0\].tag\[3\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[3\]\[0\].tag\[3\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[6\].data\[27\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[6\].data\[27\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[12\].data\[15\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[12\].data\[15\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[3\]\[0\].tag\[1\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[3\]\[0\].tag\[1\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 1963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[6\].data\[10\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[6\].data\[10\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[2\]\[0\].tag\[0\] " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[2\]\[0\].tag\[0\]\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 2152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[5\].data\[22\] " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|icache\[5\].data\[22\]\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 3556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983590 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1746307983590 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1746307983590 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPUCLK " "Node  \"CPUCLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983597 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1746307983597 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPUCLK " "Node  \"CPUCLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983606 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1746307983606 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " nRST " "Node  \"nRST\"" {  } { { "../source/system.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/system.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983610 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1746307983610 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 233 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 233 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 14878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 14414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\]~32 " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\]~32\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 9057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 9055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "Node  \"ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " ramaddr~21 " "Node  \"ramaddr~21\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector14~6 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector14~6\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[4\] " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[4\]\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.imm_mem\[19\]~0 " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.imm_mem\[19\]~0\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|pipeline_control~0 " "Node  \"pipeline:CPU\|datapath:DP\|pipeline_control~0\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[5\] " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[5\]\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|forwarding_unit:forward\|fuif.forward_a\[1\] " "Node  \"pipeline:CPU\|datapath:DP\|forwarding_unit:forward\|fuif.forward_a\[1\]\"" {  } { { "../source/forwarding_unit.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/forwarding_unit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:hazard\|huif.flush~1 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:hazard\|huif.flush~1\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/hazard_unit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[13\]~0 " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[13\]~0\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 9212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:hazard\|huif.hazard_detected~7 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:hazard\|huif.hazard_detected~7\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/hazard_unit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|icache:ICACHE\|dcif.ihit~0 " "Node  \"pipeline:CPU\|caches:CM\|icache:ICACHE\|dcif.ihit~0\"" {  } { { "../source/icache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.jalr_mem " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.jalr_mem\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983613 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1746307983613 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1746307983613 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " nRST~inputclkctrl " "Node  \"nRST~inputclkctrl\"" {  } { { "../source/system.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/system.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 14882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " CPUCLK~clkctrl " "Node  \"CPUCLK~clkctrl\"" {  } { { "../source/system.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 14881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|pipeline_control~0 " "Node  \"pipeline:CPU\|datapath:DP\|pipeline_control~0\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[5\] " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[5\]\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[3\] " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[3\]\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[4\] " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[4\]\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[2\] " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.presult_mem\[2\]\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[20\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[20\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[21\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[21\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[16\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[16\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[15\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[15\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[23\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[23\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[22\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[22\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[18\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[18\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[17\] " "Node  \"pipeline:CPU\|datapath:DP\|if_id:latch1\|ifid.imemload_id\[17\]\"" {  } { { "../source/if_id.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|pc\[5\] " "Node  \"pipeline:CPU\|datapath:DP\|pc\[5\]\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|hazard_unit:hazard\|huif.flush~1 " "Node  \"pipeline:CPU\|datapath:DP\|hazard_unit:hazard\|huif.flush~1\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/hazard_unit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|pc\[3\] " "Node  \"pipeline:CPU\|datapath:DP\|pc\[3\]\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|pc\[2\] " "Node  \"pipeline:CPU\|datapath:DP\|pc\[2\]\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|pc\[4\] " "Node  \"pipeline:CPU\|datapath:DP\|pc\[4\]\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 14878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector14~4 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector14~4\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 5907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.imm_mem\[19\]~0 " "Node  \"pipeline:CPU\|datapath:DP\|exe_mem:latch3\|exmem.imm_mem\[19\]~0\"" {  } { { "../source/exe_mem.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~5 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~5\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 6374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~6 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~6\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 6375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~8 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~8\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 6379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~0 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~0\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~3 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~3\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 6364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~1 " "Node  \"pipeline:CPU\|caches:CM\|dcache:DCACHE\|Selector37~1\"" {  } { { "../source/dcache.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 6360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_NODES_INFO" " pipeline:CPU\|datapath:DP\|pb~2 " "Node  \"pipeline:CPU\|datapath:DP\|pb~2\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegridfs/a/437mg031/ece437/processors/._system/" { { 0 { 0 ""} 0 7129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1746307983616 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1746307983616 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1746307983616 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "283 991 " "Design Assistant information: finished post-fitting analysis of current design -- generated 283 information messages and 991 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1746307983616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 52 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746307983725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  3 17:33:03 2025 " "Processing ended: Sat May  3 17:33:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746307983725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746307983725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746307983725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1746307983725 ""}
