Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: lcd_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : lcd_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "testFSM.v" in library work
Compiling verilog file "lcd_control.v" in library work
Module <testFSM> compiled
Compiling verilog file "lcd_top.v" in library work
Module <lcd_control> compiled
Module <lcd_top> compiled
No errors in compilation
Analysis of file <"lcd_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd_top> in library <work>.

Analyzing hierarchy for module <lcd_control> in library <work>.

Analyzing hierarchy for module <testFSM> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd_top>.
Module <lcd_top> is correct for synthesis.
 
Analyzing module <lcd_control> in library <work>.
Module <lcd_control> is correct for synthesis.
 
Analyzing module <testFSM> in library <work>.
WARNING:Xst:905 - "testFSM.v" line 84: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <a1>, <a0>, <b1>, <b0>, <x1>, <x0>
Module <testFSM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd_control>.
    Related source file is "lcd_control.v".
WARNING:Xst:646 - Signal <temp2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 39                                             |
    | Inputs             | 8                                              |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <sf_d>.
    Found 25-bit comparator greater for signal <control$cmp_gt0000> created at line 137.
    Found 25-bit comparator greater for signal <control$cmp_gt0001> created at line 139.
    Found 25-bit comparator lessequal for signal <control$cmp_le0000> created at line 137.
    Found 25-bit comparator lessequal for signal <control$cmp_le0001> created at line 139.
    Found 25-bit comparator lessequal for signal <control$cmp_le0002> created at line 310.
    Found 25-bit comparator lessequal for signal <control$cmp_le0003> created at line 320.
    Found 25-bit comparator lessequal for signal <control$cmp_le0004> created at line 167.
    Found 25-bit register for signal <count>.
    Found 25-bit up counter for signal <count_temp>.
    Found 25-bit comparator greatequal for signal <state$cmp_ge0000> created at line 129.
    Found 25-bit comparator greatequal for signal <state$cmp_ge0001> created at line 259.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <lcd_control> synthesized.


Synthesizing Unit <testFSM>.
    Related source file is "testFSM.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 29                                             |
    | Inputs             | 3                                              |
    | Outputs            | 17                                             |
    | Clock              | clkFSM                    (rising_edge)        |
    | Reset              | resetFSM                  (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <a0>.
    Found 8-bit adder for signal <a1>.
    Found 8-bit adder for signal <b0>.
    Found 8-bit adder for signal <b1>.
    Found 8-bit adder for signal <x0>.
    Found 8-bit adder for signal <x1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 Adder/Subtractor(s).
Unit <testFSM> synthesized.


Synthesizing Unit <lcd_top>.
    Related source file is "lcd_top.v".
    Found 5-bit adder for signal <x>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <lcd_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 5-bit adder                                           : 1
 8-bit adder                                           : 6
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 2
 25-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 9
 25-bit comparator greatequal                          : 2
 25-bit comparator greater                             : 2
 25-bit comparator lessequal                           : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <myTestFsm/state/FSM> on signal <state[1:19]> with one-hot encoding.
-------------------------------
 State  | Encoding
-------------------------------
 000000 | 0000000000000000001
 000001 | 0000000000000000010
 000010 | 0000000000000001000
 000011 | 0000000000000100000
 000100 | 0000000000010000000
 000101 | 0000000001000000000
 000110 | 0000001000000000000
 000111 | 0000100000000000000
 001000 | 0010000000000000000
 011111 | 0000000100000000000
 100001 | 0000000000000000100
 100010 | 0000000000000010000
 100011 | 0000000000001000000
 100100 | 0000000000100000000
 100101 | 0000000010000000000
 100110 | 0000010000000000000
 100111 | 0001000000000000000
 101000 | 0100000000000000000
 111111 | 1000000000000000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <lcd/state/FSM> on signal <state[1:19]> with one-hot encoding.
-------------------------------
 State  | Encoding
-------------------------------
 000000 | 0000000000000000001
 000001 | 0000000000000000010
 000010 | 0000000000000000100
 000011 | 0000000000000001000
 000100 | 0000000000000010000
 000101 | 0000000000000100000
 000110 | 0000000000010000000
 000111 | 0000000001000000000
 001000 | 0000000100000000000
 001001 | 0010000000000000000
 001011 | 0100000000000000000
 001110 | 0000100000000000000
 010000 | 0000010000000000000
 100101 | 0000000000001000000
 100110 | 0000000000100000000
 100111 | 0000000010000000000
 101000 | 0000001000000000000
 101011 | 1000000000000000000
 101110 | 0001000000000000000
-------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 7
 5-bit adder                                           : 1
 8-bit adder                                           : 6
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 9
 25-bit comparator greatequal                          : 2
 25-bit comparator greater                             : 2
 25-bit comparator lessequal                           : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lcd_top> ...

Optimizing unit <lcd_control> ...

Optimizing unit <testFSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd_top.ngr
Top Level Output File Name         : lcd_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 242
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 25
#      LUT2                        : 41
#      LUT3                        : 11
#      LUT4                        : 27
#      LUT5                        : 37
#      LUT6                        : 38
#      MUXCY                       : 34
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 91
#      FD                          : 50
#      FDR                         : 27
#      FDRSE                       : 8
#      FDS                         : 4
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  69120     0%  
 Number of Slice LUTs:                  180  out of  69120     0%  
    Number used as Logic:               180  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    204
   Number with an unused Flip Flop:     113  out of    204    55%  
   Number with an unused LUT:            24  out of    204    11%  
   Number of fully used LUT-FF pairs:    67  out of    204    32%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    640     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
USER_CLK                           | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.803ns (Maximum Frequency: 208.203MHz)
   Minimum input arrival time before clock: 4.129ns
   Maximum output required time after clock: 8.012ns
   Maximum combinational path delay: 5.364ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 4.803ns (frequency: 208.203MHz)
  Total number of paths / destination ports: 5457 / 103
-------------------------------------------------------------------------
Delay:               4.803ns (Levels of Logic = 6)
  Source:            lcd/count_11 (FF)
  Destination:       lcd/count_temp_24 (FF)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: lcd/count_11 to lcd/count_temp_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.471   1.135  lcd/count_11 (lcd/count_11)
     LUT6:I0->O            1   0.094   0.480  lcd/state_cmp_ge0000221 (lcd/state_cmp_ge0000221)
     LUT5:I4->O            3   0.094   0.587  lcd/state_cmp_ge0000245 (lcd/state_cmp_ge0000)
     LUT5:I3->O            1   0.094   0.480  lcd/count_temp_or000025_SW0 (N20)
     LUT6:I5->O            1   0.094   0.480  lcd/count_temp_or000025 (lcd/count_temp_or000025)
     LUT6:I5->O           25   0.094   0.606  lcd/count_temp_or000061 (lcd/count_temp_or0000)
     LUT2:I1->O            1   0.094   0.000  lcd/count_temp_24_rstpot (lcd/count_temp_24_rstpot)
     FD:D                     -0.018          lcd/count_temp_24
    ----------------------------------------
    Total                      4.803ns (1.035ns logic, 3.768ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 126 / 69
-------------------------------------------------------------------------
Offset:              4.129ns (Levels of Logic = 5)
  Source:            GPIO_DIP_SW2 (PAD)
  Destination:       lcd/sf_d_1 (FF)
  Destination Clock: USER_CLK rising

  Data Path: GPIO_DIP_SW2 to lcd/sf_d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   1.080  GPIO_DIP_SW2_IBUF (GPIO_DIP_SW2_IBUF)
     LUT6:I0->O            2   0.094   0.485  Madd_x_xor<3>121 (N11)
     LUT3:I2->O            2   0.094   0.794  Madd_x_cy<3>11 (Madd_x_cy<3>)
     LUT5:I1->O            1   0.094   0.576  lcd/sf_d_temp<1>1071_SW0 (N30)
     LUT6:I4->O            1   0.094   0.000  lcd/sf_d_temp<1>1071 (lcd/sf_d_temp<1>107)
     FDS:D                    -0.018          lcd/sf_d_1
    ----------------------------------------
    Total                      4.129ns (1.194ns logic, 2.935ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 185 / 6
-------------------------------------------------------------------------
Offset:              8.012ns (Levels of Logic = 7)
  Source:            lcd/count_15 (FF)
  Destination:       LCD_FPGA_E (PAD)
  Source Clock:      USER_CLK rising

  Data Path: lcd/count_15 to LCD_FPGA_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.471   1.107  lcd/count_15 (lcd/count_15)
     LUT6:I0->O            1   0.094   0.480  lcd/state_cmp_eq00001_SW1 (N15)
     LUT6:I5->O            3   0.094   0.491  lcd/state_cmp_eq0001110 (lcd/N5)
     LUT6:I5->O            4   0.094   0.496  lcd/state_cmp_eq00021 (lcd/N7)
     LUT6:I5->O           13   0.094   1.135  lcd/state_cmp_eq00031 (lcd/state_cmp_eq0003)
     LUT6:I0->O            1   0.094   0.480  lcd/control<0>_SW0 (N7)
     LUT6:I5->O            1   0.094   0.336  lcd/control<0> (LCD_FPGA_E_OBUF)
     OBUF:I->O                 2.452          LCD_FPGA_E_OBUF (LCD_FPGA_E)
    ----------------------------------------
    Total                      8.012ns (3.487ns logic, 4.525ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 5
-------------------------------------------------------------------------
Delay:               5.364ns (Levels of Logic = 4)
  Source:            GPIO_DIP_SW2 (PAD)
  Destination:       GPIO_LED_0 (PAD)

  Data Path: GPIO_DIP_SW2 to GPIO_LED_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   1.080  GPIO_DIP_SW2_IBUF (GPIO_DIP_SW2_IBUF)
     LUT6:I0->O            2   0.094   0.485  Madd_x_xor<3>121 (N11)
     LUT3:I2->O            2   0.094   0.341  Madd_x_cy<3>11 (Madd_x_cy<3>)
     OBUF:I->O                 2.452          GPIO_LED_0_OBUF (GPIO_LED_0)
    ----------------------------------------
    Total                      5.364ns (3.458ns logic, 1.906ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.28 secs
 
--> 


Total memory usage is 648828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

