<div id="pf19d" class="pf w0 h0" data-page-no="19d"><div class="pc pc19d w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg19d.png"/><div class="t m0 x1d h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 25-7.<span class="_ _1a"> </span>Oscillator Modes</div><div class="t m0 xaa h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Mode<span class="_ _f7"> </span>Frequency Range</div><div class="t m0 xbe h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">High-frequency mode1, high-gain<span class="_ _a3"> </span><span class="lsc9 v6">f</span><span class="fs9 ws1a4 v12">osc_hi_1</span><span class="v1f"> (3 MHz) up to f</span><span class="fs9 ws1a4 v12">osc_hi_1</span><span class="v1f"> (8 MHz)</span></div><div class="t m0 xa9 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">High-frequency mode1, low-power</div><div class="t m0 x10e h8 y24c7 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1be9 ff3 fs5 fc0 sc0 ls0 ws0">For information about low power modes of operation used in</div><div class="t m0 x3e hf y24c8 ff3 fs5 fc0 sc0 ls0 ws0">this chip and their alignment with some OSC modes, refer to</div><div class="t m0 x3e hf y24c9 ff3 fs5 fc0 sc0 ls0 ws0">the chip&apos;s Power Management details.</div><div class="t m0 x9 h1b y24ca ff1 fsc fc0 sc0 ls0 ws0">25.8.2.1<span class="_ _b"> </span>Low-Frequency, Low-Power Mode</div><div class="t m0 x9 hf y24cb ff3 fs5 fc0 sc0 ls0 ws0">In low-frequency, low-power mode, the oscillator uses a gain control loop to minimize</div><div class="t m0 x9 hf y24cc ff3 fs5 fc0 sc0 ls0 ws0">power consumption. As the oscillation amplitude increases, the amplifier current is</div><div class="t m0 x9 hf y24cd ff3 fs5 fc0 sc0 ls0 ws0">reduced. This continues until a desired amplitude is achieved at steady-state. This mode</div><div class="t m0 x9 hf y24ce ff3 fs5 fc0 sc0 ls0 ws0">provides low pass frequency filtering as well as hysteresis for voltage filtering and</div><div class="t m0 x9 hf y24cf ff3 fs5 fc0 sc0 ls0 ws0">converts the output to logic levels. In this mode, the internal capacitors could be used, the</div><div class="t m0 x9 hf y24d0 ff3 fs5 fc0 sc0 ls0 ws0">internal feedback resistor is connected, and no external resistor should be used.</div><div class="t m0 x9 hf y24d1 ff3 fs5 fc0 sc0 ls0 ws0">In this mode, the amplifier inputs, gain-control input, and input buffer input are all</div><div class="t m0 x9 hf y24d2 ff3 fs5 fc0 sc0 ls0 ws0">capacitively coupled for leakage tolerance (not sensitive to the DC level of EXTAL).</div><div class="t m0 x9 hf y24d3 ff3 fs5 fc0 sc0 ls0 ws0">Also in this mode, all external components except for the resonator itself are integrated,</div><div class="t m0 x9 hf y24d4 ff3 fs5 fc0 sc0 ls0 ws0">which includes the load capacitors and feeback resistor that biases EXTAL.</div><div class="t m0 x9 he y24d5 ff1 fs1 fc0 sc0 ls0 ws18f">25.8.3 Counter</div><div class="t m0 x9 hf y24d6 ff3 fs5 fc0 sc0 ls0 ws0">The oscillator output clock (OSC_CLK_OUT) is gated off until the counter has detected</div><div class="t m0 x9 hf y204a ff3 fs5 fc0 sc0 ls0 ws0">4096 cycles of its input clock (XTL_CLK). After 4096 cycles are completed, the counter</div><div class="t m0 x9 hf y204b ff3 fs5 fc0 sc0 ls0 ws0">passes XTL_CLK onto OSC_CLK_OUT. This counting time-out is used to guarantee</div><div class="t m0 x9 hf y204c ff3 fs5 fc0 sc0 ls0 ws0">output clock stability.</div><div class="t m0 x9 he y24d7 ff1 fs1 fc0 sc0 ls0 ws0">25.8.4<span class="_ _b"> </span>Reference Clock Pin Requirements</div><div class="t m0 x9 hf y15ab ff3 fs5 fc0 sc0 ls0 ws0">The OSC module requires use of both the EXTAL and XTAL pins to generate an output</div><div class="t m0 x9 hf y15ac ff3 fs5 fc0 sc0 ls0 ws0">clock in Oscillator mode, but requires only the EXTAL pin in External clock mode. The</div><div class="t m0 x9 hf y1eb8 ff3 fs5 fc0 sc0 ls0 ws0">EXTAL and XTAL pins are available for I/O. For the implementation of these pins on</div><div class="t m0 x9 hf y24d8 ff3 fs5 fc0 sc0 ls0 ws0">this device, refer to the Signal Multiplexing chapter.</div><div class="t m0 x62 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 25 Oscillator (OSC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>413</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
