

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Sun Oct 27 13:23:21 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  961|  1861|  961|  1861|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  960|  1860|  32 ~ 62 |          -|          -|    30|    no    |
        | + Loop 1.1  |   30|    30|         1|          -|          -|    30|    no    |
        | + Loop 1.2  |   60|    60|         2|          -|          -|    30|    no    |
        | + Loop 1.3  |   30|    30|         1|          -|          -|    30|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	3  / (tmp_s & !exitcond2) | (!tmp_s & !tmp_15 & !exitcond8)
	4  / (!tmp_s & tmp_15 & !exitcond9)
	2  / (tmp_s & exitcond2) | (!tmp_s & tmp_15 & exitcond9) | (!tmp_s & !tmp_15 & exitcond8)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/padding2d.cpp:6]   --->   Operation 5 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_15_cast1 = zext i16 %output_width_read to i21" [layers_c/padding2d.cpp:9]   --->   Operation 6 'zext' 'tmp_15_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/padding2d.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %.loopexit3 ], [ 0, %.preheader4.preheader.critedge ]"   --->   Operation 9 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 [ %next_mul, %.loopexit3 ], [ 0, %.preheader4.preheader.critedge ]" [layers_c/padding2d.cpp:9]   --->   Operation 10 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.22ns)   --->   "%next_mul = add i21 %phi_mul, %tmp_15_cast1" [layers_c/padding2d.cpp:9]   --->   Operation 11 'add' 'next_mul' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 12 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %height, -2" [layers_c/padding2d.cpp:10]   --->   Operation 13 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:10]   --->   Operation 14 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %11, label %0" [layers_c/padding2d.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%tmp_s = icmp eq i5 %height, 0" [layers_c/padding2d.cpp:11]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader2.preheader, label %2" [layers_c/padding2d.cpp:11]   --->   Operation 17 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%tmp_15 = icmp ult i5 %height, -3" [layers_c/padding2d.cpp:16]   --->   Operation 18 'icmp' 'tmp_15' <Predicate = (!exitcond1 & !tmp_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %.preheader.preheader, label %.preheader1.preheader" [layers_c/padding2d.cpp:16]   --->   Operation 19 'br' <Predicate = (!exitcond1 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader1"   --->   Operation 20 'br' <Predicate = (!exitcond1 & !tmp_s & !tmp_15)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16 = zext i21 %phi_mul to i64" [layers_c/padding2d.cpp:20]   --->   Operation 21 'zext' 'tmp_16' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_16" [layers_c/padding2d.cpp:20]   --->   Operation 22 'getelementptr' 'output_addr_2' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%tmp2 = add i5 %height, -1" [layers_c/padding2d.cpp:10]   --->   Operation 23 'add' 'tmp2' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp2, i5 0)" [layers_c/padding2d.cpp:10]   --->   Operation 24 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i10 %p_shl3 to i11" [layers_c/padding2d.cpp:10]   --->   Operation 25 'zext' 'p_shl3_cast' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp2, i2 0)" [layers_c/padding2d.cpp:10]   --->   Operation 26 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i7 %p_shl4 to i11" [layers_c/padding2d.cpp:10]   --->   Operation 27 'zext' 'p_shl4_cast' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%tmp7 = sub i11 %p_shl3_cast, %p_shl4_cast" [layers_c/padding2d.cpp:10]   --->   Operation 28 'sub' 'tmp7' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:17]   --->   Operation 29 'br' <Predicate = (!exitcond1 & !tmp_s & tmp_15)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader2"   --->   Operation 30 'br' <Predicate = (!exitcond1 & tmp_s)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 31 'speclooptripcount' 'empty_13' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%width2 = phi i5 [ %width_2, %10 ], [ 0, %.preheader1.preheader ]"   --->   Operation 33 'phi' 'width2' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i5 %width2 to i21" [layers_c/padding2d.cpp:31]   --->   Operation 34 'zext' 'tmp_30_cast' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 35 'speclooptripcount' 'empty_12' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %width2, -2" [layers_c/padding2d.cpp:31]   --->   Operation 36 'icmp' 'exitcond8' <Predicate = (!tmp_s & !tmp_15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%width_2 = add i5 %width2, 1" [layers_c/padding2d.cpp:31]   --->   Operation 37 'add' 'width_2' <Predicate = (!tmp_s & !tmp_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.loopexit.loopexit, label %10" [layers_c/padding2d.cpp:31]   --->   Operation 38 'br' <Predicate = (!tmp_s & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.22ns)   --->   "%tmp4 = add i21 %phi_mul, %tmp_30_cast" [layers_c/padding2d.cpp:33]   --->   Operation 39 'add' 'tmp4' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_19 = zext i21 %tmp4 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 40 'zext' 'tmp_19' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_19" [layers_c/padding2d.cpp:33]   --->   Operation 41 'getelementptr' 'output_addr_1' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 42 'store' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader1" [layers_c/padding2d.cpp:31]   --->   Operation 43 'br' <Predicate = (!tmp_s & !tmp_15 & !exitcond8)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 44 'br' <Predicate = (!tmp_s & !tmp_15 & exitcond8)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%width1 = phi i5 [ %width_3, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 45 'phi' 'width1' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_32_cast6 = zext i5 %width1 to i21" [layers_c/padding2d.cpp:17]   --->   Operation 46 'zext' 'tmp_32_cast6' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 47 'speclooptripcount' 'empty_11' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.36ns)   --->   "%exitcond9 = icmp eq i5 %width1, -2" [layers_c/padding2d.cpp:17]   --->   Operation 48 'icmp' 'exitcond9' <Predicate = (!tmp_s & tmp_15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%width_3 = add i5 %width1, 1" [layers_c/padding2d.cpp:17]   --->   Operation 49 'add' 'width_3' <Predicate = (!tmp_s & tmp_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.loopexit.loopexit4, label %3" [layers_c/padding2d.cpp:17]   --->   Operation 50 'br' <Predicate = (!tmp_s & tmp_15)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.36ns)   --->   "%tmp_18 = icmp eq i5 %width1, 0" [layers_c/padding2d.cpp:18]   --->   Operation 51 'icmp' 'tmp_18' <Predicate = (!tmp_s & tmp_15 & !exitcond9)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %4, label %5" [layers_c/padding2d.cpp:18]   --->   Operation 52 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.36ns)   --->   "%tmp_20 = icmp ult i5 %width1, -3" [layers_c/padding2d.cpp:21]   --->   Operation 53 'icmp' 'tmp_20' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %6, label %7" [layers_c/padding2d.cpp:21]   --->   Operation 54 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.22ns)   --->   "%tmp_25 = add i21 %phi_mul, %tmp_32_cast6" [layers_c/padding2d.cpp:27]   --->   Operation 55 'add' 'tmp_25' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_26 = zext i21 %tmp_25 to i64" [layers_c/padding2d.cpp:27]   --->   Operation 56 'zext' 'tmp_26' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_26" [layers_c/padding2d.cpp:27]   --->   Operation 57 'getelementptr' 'output_addr_4' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_4, align 2" [layers_c/padding2d.cpp:27]   --->   Operation 58 'store' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 59 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.78ns)   --->   "%tmp3 = add i5 %width1, -1" [layers_c/padding2d.cpp:23]   --->   Operation 60 'add' 'tmp3' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i5 %tmp3 to i11" [layers_c/padding2d.cpp:23]   --->   Operation 61 'zext' 'tmp3_cast' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.63ns)   --->   "%tmp_21 = add i11 %tmp3_cast, %tmp7" [layers_c/padding2d.cpp:23]   --->   Operation 62 'add' 'tmp_21' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i11 %tmp_21 to i32" [layers_c/padding2d.cpp:23]   --->   Operation 63 'sext' 'tmp_38_cast' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %tmp_38_cast to i64" [layers_c/padding2d.cpp:23]   --->   Operation 64 'zext' 'tmp_22' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_22" [layers_c/padding2d.cpp:23]   --->   Operation 65 'getelementptr' 'input_0_addr' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 66 'load' 'input_0_load' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_3 : Operation 67 [1/1] (2.22ns)   --->   "%tmp_23 = add i21 %phi_mul, %tmp_32_cast6" [layers_c/padding2d.cpp:23]   --->   Operation 67 'add' 'tmp_23' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & !tmp_18 & tmp_20)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:20]   --->   Operation 68 'store' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & tmp_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:21]   --->   Operation 69 'br' <Predicate = (!tmp_s & tmp_15 & !exitcond9 & tmp_18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = (!tmp_s & tmp_15 & exitcond9)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 71 'br' <Predicate = (!tmp_s & tmp_15 & exitcond9) | (!tmp_s & !tmp_15 & exitcond8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_1, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 72 'phi' 'width' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 73 'speclooptripcount' 'empty_10' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %width, -2" [layers_c/padding2d.cpp:12]   --->   Operation 74 'icmp' 'exitcond2' <Predicate = (tmp_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.78ns)   --->   "%width_1 = add i5 %width, 1" [layers_c/padding2d.cpp:12]   --->   Operation 75 'add' 'width_1' <Predicate = (tmp_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit3.loopexit, label %1" [layers_c/padding2d.cpp:12]   --->   Operation 76 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_17 = zext i5 %width to i64" [layers_c/padding2d.cpp:14]   --->   Operation 77 'zext' 'tmp_17' <Predicate = (tmp_s & !exitcond2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_17" [layers_c/padding2d.cpp:14]   --->   Operation 78 'getelementptr' 'output_addr' <Predicate = (tmp_s & !exitcond2)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 79 'store' <Predicate = (tmp_s & !exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader2" [layers_c/padding2d.cpp:12]   --->   Operation 80 'br' <Predicate = (tmp_s & !exitcond2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 81 'br' <Predicate = (tmp_s & exitcond2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader4" [layers_c/padding2d.cpp:10]   --->   Operation 82 'br' <Predicate = (tmp_s & exitcond2) | (!tmp_s & tmp_15 & exitcond9) | (!tmp_s & !tmp_15 & exitcond8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 83 'load' 'input_0_load' <Predicate = (!tmp_18 & tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_24 = zext i21 %tmp_23 to i64" [layers_c/padding2d.cpp:23]   --->   Operation 84 'zext' 'tmp_24' <Predicate = (!tmp_18 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_24" [layers_c/padding2d.cpp:23]   --->   Operation 85 'getelementptr' 'output_addr_3' <Predicate = (!tmp_18 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.25ns)   --->   "store i16 %input_0_load, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:23]   --->   Operation 86 'store' <Predicate = (!tmp_18 & tmp_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %8" [layers_c/padding2d.cpp:25]   --->   Operation 87 'br' <Predicate = (!tmp_18 & tmp_20)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 88 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:17]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('height') with incoming values : ('height', layers_c/padding2d.cpp:10) [9]  (1.77 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'phi' operation ('height') with incoming values : ('height', layers_c/padding2d.cpp:10) [9]  (0 ns)
	'add' operation ('tmp2', layers_c/padding2d.cpp:10) [42]  (1.78 ns)
	'sub' operation ('tmp7', layers_c/padding2d.cpp:10) [47]  (1.73 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'phi' operation ('width') with incoming values : ('width', layers_c/padding2d.cpp:17) [50]  (0 ns)
	'add' operation ('tmp3', layers_c/padding2d.cpp:23) [69]  (1.78 ns)
	'add' operation ('tmp_21', layers_c/padding2d.cpp:23) [71]  (1.64 ns)
	'getelementptr' operation ('input_0_addr', layers_c/padding2d.cpp:23) [74]  (0 ns)
	'load' operation ('input_0_load', layers_c/padding2d.cpp:23) on array 'input_0' [75]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_0_load', layers_c/padding2d.cpp:23) on array 'input_0' [75]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:23) of variable 'input_0_load', layers_c/padding2d.cpp:23 on array 'output_r' [79]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
