
*** Running vivado
    with args -log system_design.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_design.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_design.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/dout_bram_synth_1/dout_bram.dcp' for cell 'dout_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/controller_synth_1/controller.dcp' for cell 'controller'
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/DMA_synth_1/DMA.dcp' for cell 'dma'
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/sg_bram_controller_synth_1/sg_bram_controller.dcp' for cell 'sg_bram_controller_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/sg_bram_synth_1/sg_bram.dcp' for cell 'sg_bram_inst'
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/ppan/Xilinx/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/ppan/Desktop/small_data_compression/small_data_compression.srcs/sources_1/ip/DMA/DMA.xdc] for cell 'dma/U0'
Finished Parsing XDC File [/home/ppan/Desktop/small_data_compression/small_data_compression.srcs/sources_1/ip/DMA/DMA.xdc] for cell 'dma/U0'
Parsing XDC File [/home/ppan/Desktop/small_data_compression/small_data_compression.srcs/constrs_1/new/system_design.xdc]
Finished Parsing XDC File [/home/ppan/Desktop/small_data_compression/small_data_compression.srcs/constrs_1/new/system_design.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/dout_bram_synth_1/dout_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/controller_synth_1/controller.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/DMA_synth_1/DMA.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/sg_bram_controller_synth_1/sg_bram_controller.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/ppan/Desktop/small_data_compression/small_data_compression.runs/sg_bram_synth_1/sg_bram.dcp'
Parsing XDC File [/home/ppan/Desktop/small_data_compression/small_data_compression.srcs/sources_1/ip/DMA/DMA_clocks.xdc] for cell 'dma/U0'
Finished Parsing XDC File [/home/ppan/Desktop/small_data_compression/small_data_compression.srcs/sources_1/ip/DMA/DMA_clocks.xdc] for cell 'dma/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.520 ; gain = 430.051 ; free physical = 11967 ; free virtual = 29233
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in 24 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1298.547 ; gain = 3.000 ; free physical = 11964 ; free virtual = 29230
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f38ad1ae

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1998.805 ; gain = 0.000 ; free physical = 11419 ; free virtual = 28685

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 16 load pin(s).
INFO: [Opt 31-10] Eliminated 381 cells.
Phase 2 Constant Propagation | Checksum: 134215a89

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1998.805 ; gain = 0.000 ; free physical = 11415 ; free virtual = 28681

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 989 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1077 unconnected cells.
Phase 3 Sweep | Checksum: 143ce8d8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1998.805 ; gain = 0.000 ; free physical = 11415 ; free virtual = 28681

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 4 Constant Propagation | Checksum: 7ac68f44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1998.805 ; gain = 0.000 ; free physical = 11414 ; free virtual = 28680

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 7 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2 unconnected cells.
Phase 5 Sweep | Checksum: 14482551b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1998.805 ; gain = 0.000 ; free physical = 11414 ; free virtual = 28680
Ending Logic Optimization Task | Checksum: 14482551b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1998.805 ; gain = 0.000 ; free physical = 11414 ; free virtual = 28680
Implement Debug Cores | Checksum: 9677e584
Logic Optimization | Checksum: 9677e584

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: fb8d0154

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2062.812 ; gain = 0.000 ; free physical = 11350 ; free virtual = 28616
Ending Power Optimization Task | Checksum: fb8d0154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2062.812 ; gain = 64.008 ; free physical = 11350 ; free virtual = 28616
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2062.812 ; gain = 775.293 ; free physical = 11350 ; free virtual = 28616
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ppan/Desktop/small_data_compression/small_data_compression.runs/impl_2/system_design_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in 24 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f3ffb55f

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2132.262 ; gain = 0.004 ; free physical = 11205 ; free virtual = 28471

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2132.262 ; gain = 0.000 ; free physical = 11204 ; free virtual = 28471
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2132.262 ; gain = 0.000 ; free physical = 11205 ; free virtual = 28471

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2132.262 ; gain = 0.004 ; free physical = 11205 ; free virtual = 28471
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11201 ; free virtual = 28467

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11201 ; free virtual = 28467

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 861ccb36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11201 ; free virtual = 28467
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 874dbe1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11201 ; free virtual = 28467

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: f8eb574b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11200 ; free virtual = 28467
Phase 2.1.2.1 Place Init Design | Checksum: 99ed5dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11200 ; free virtual = 28467
Phase 2.1.2 Build Placer Netlist Model | Checksum: 99ed5dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11200 ; free virtual = 28467

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 99ed5dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11200 ; free virtual = 28467
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 99ed5dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11200 ; free virtual = 28467
Phase 2.1 Placer Initialization Core | Checksum: 99ed5dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11200 ; free virtual = 28467
Phase 2 Placer Initialization | Checksum: 99ed5dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.293 ; gain = 131.035 ; free physical = 11200 ; free virtual = 28467

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1792c560b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11165 ; free virtual = 28432

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1792c560b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11165 ; free virtual = 28432

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2fcde420

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11163 ; free virtual = 28430

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 96c23a42

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11164 ; free virtual = 28431

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 2ceb91ab

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11164 ; free virtual = 28431

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: d0f1435b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11164 ; free virtual = 28431

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 13a16f7ef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11120 ; free virtual = 28387
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 13a16f7ef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11120 ; free virtual = 28387

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 13a16f7ef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 13a16f7ef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 13a16f7ef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11120 ; free virtual = 28387
Phase 4 Detail Placement | Checksum: 13a16f7ef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1c83411b6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11120 ; free virtual = 28387

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 12f943885

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386

Phase 5.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.1.2 updateTiming after Restore Best Placement | Checksum: 12f943885

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.061. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 12f943885

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386
Phase 5.2 Post Placement Optimization | Checksum: 12f943885

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 12f943885

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 12f943885

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386
Phase 5.4 Placer Reporting | Checksum: 12f943885

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28387

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: d87b5c03

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28387
Phase 5 Post Placement Optimization and Clean-Up | Checksum: d87b5c03

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28387
Ending Placer Task | Checksum: 8dc643a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2346.113 ; gain = 213.855 ; free physical = 11119 ; free virtual = 28386
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2346.113 ; gain = 220.855 ; free physical = 11119 ; free virtual = 28386
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2346.113 ; gain = 0.000 ; free physical = 11111 ; free virtual = 28386
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2346.113 ; gain = 0.000 ; free physical = 11115 ; free virtual = 28384
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in 24 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7630eb4b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:39 . Memory (MB): peak = 2570.664 ; gain = 224.551 ; free physical = 10875 ; free virtual = 28144

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7630eb4b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:39 . Memory (MB): peak = 2570.664 ; gain = 224.551 ; free physical = 10875 ; free virtual = 28144

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7630eb4b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:39 . Memory (MB): peak = 2601.027 ; gain = 254.914 ; free physical = 10821 ; free virtual = 28090
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16f9e24a8

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.239  | TNS=0      | WHS=-0.366 | THS=-177   |

Phase 2 Router Initialization | Checksum: 1546de3d7

Time (s): cpu = 00:02:11 ; elapsed = 00:01:41 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c78fa6e0

Time (s): cpu = 00:02:14 ; elapsed = 00:01:42 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 20b15c1d7

Time (s): cpu = 00:02:31 ; elapsed = 00:01:46 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0494| TNS=-0.76  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1b4bab641

Time (s): cpu = 00:02:31 ; elapsed = 00:01:46 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 212d43464

Time (s): cpu = 00:02:31 ; elapsed = 00:01:46 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
Phase 4.1.2 GlobIterForTiming | Checksum: 15110c981

Time (s): cpu = 00:02:31 ; elapsed = 00:01:46 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
Phase 4.1 Global Iteration 0 | Checksum: 15110c981

Time (s): cpu = 00:02:31 ; elapsed = 00:01:46 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 12a24e426

Time (s): cpu = 00:02:33 ; elapsed = 00:01:47 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0254| TNS=-0.0277| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 174792be3

Time (s): cpu = 00:02:33 ; elapsed = 00:01:47 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28044

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 199ac9e1a

Time (s): cpu = 00:02:33 ; elapsed = 00:01:47 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
Phase 4.2.2 GlobIterForTiming | Checksum: fcee5400

Time (s): cpu = 00:02:33 ; elapsed = 00:01:47 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
Phase 4.2 Global Iteration 1 | Checksum: fcee5400

Time (s): cpu = 00:02:33 ; elapsed = 00:01:47 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 29d843d1a

Time (s): cpu = 00:02:39 ; elapsed = 00:01:49 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0204| TNS=-0.0204| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 2017c3edd

Time (s): cpu = 00:02:39 ; elapsed = 00:01:49 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1ddf3c6b3

Time (s): cpu = 00:02:40 ; elapsed = 00:01:49 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
Phase 4.3.2 GlobIterForTiming | Checksum: 24d0b7673

Time (s): cpu = 00:02:40 ; elapsed = 00:01:49 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10774 ; free virtual = 28043
Phase 4.3 Global Iteration 2 | Checksum: 24d0b7673

Time (s): cpu = 00:02:40 ; elapsed = 00:01:49 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28044

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 85eba97a

Time (s): cpu = 00:02:46 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28044
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0276 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1328d2092

Time (s): cpu = 00:02:46 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10776 ; free virtual = 28045
Phase 4 Rip-up And Reroute | Checksum: 1328d2092

Time (s): cpu = 00:02:46 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10776 ; free virtual = 28045

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: bf35fe59

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28045
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: bf35fe59

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28044

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: bf35fe59

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28044

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: ddc5aace

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10776 ; free virtual = 28045
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0      | WHS=0.073  | THS=0      |

Phase 7 Post Hold Fix | Checksum: ddc5aace

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10776 ; free virtual = 28045

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 78069728

Time (s): cpu = 00:02:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28045
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: 78069728

Time (s): cpu = 00:02:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28045

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.257901 %
  Global Horizontal Routing Utilization  = 0.159661 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 9 Route finalize | Checksum: 78069728

Time (s): cpu = 00:02:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28045

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 78069728

Time (s): cpu = 00:02:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10776 ; free virtual = 28045

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1124965e7

Time (s): cpu = 00:02:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10776 ; free virtual = 28045

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.115  | TNS=0.000  | WHS=0.072  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 12 Post Router Timing | Checksum: 1124965e7

Time (s): cpu = 00:02:51 ; elapsed = 00:01:52 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28044
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:02:51 ; elapsed = 00:01:52 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28044
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:52 ; elapsed = 00:01:53 . Memory (MB): peak = 2648.605 ; gain = 302.492 ; free physical = 10775 ; free virtual = 28044
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2648.605 ; gain = 0.000 ; free physical = 10765 ; free virtual = 28044
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ppan/Desktop/small_data_compression/small_data_compression.runs/impl_2/system_design_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 15:09:39 2017...
