# ğŸ’« About Me:
ğŸ”­ Currently hacking on  <br>RTL modules and digital systems in Verilog, with a strong focus on clean design and SystemVerilog-based verification.<br><br>ğŸ‘¯ Looking to collaborate on  <br>Open-source ASIC / FPGA projects, RTL development, verification flows, and hardware-software co-design.<br><br>ğŸ¤ Looking for help with  <br>Scaling complex RTL designs, advanced verification techniques, and performance/power optimization on FPGA.<br><br>ğŸŒ± Currently learning  <br>Reconfigurable computing and ML architectures on FPGA.  <br>Also an avid Linux user who enjoys scripting, toolchains, and the occasional Linux ricing rabbit hole ğŸ§âœ¨<br>


## ğŸŒ Socials:
[![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:srinncx@gmail.com) 

# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=srinncx&theme=tokyonight&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=srinncx&theme=tokyonight&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=srinncx&theme=tokyonight&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
![](https://visitcount.itsvg.in/api?id=srinncx&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
