<stg><name>tx_ddr_Pipeline_VITIS_LOOP_986_2</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc1454

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc1454:0 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc1454:1 %icmp_ln986 = icmp_eq  i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln986"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc1454:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc1454:3 %add_ln986 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln986"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc1454:4 %br_ln986 = br i1 %icmp_ln986, void %for.inc1454.split, void %for.end1456.exitStub

]]></Node>
<StgValue><ssdm name="br_ln986"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln986" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="3">
<![CDATA[
for.inc1454.split:0 %zext_ln986 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln986"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln986" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1454.split:3 %tap_header1_addr = getelementptr i64 %tap_header1, i64 0, i64 %zext_ln986

]]></Node>
<StgValue><ssdm name="tap_header1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln986" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="2">
<![CDATA[
for.inc1454.split:4 %tap_header1_load = load i2 %tap_header1_addr

]]></Node>
<StgValue><ssdm name="tap_header1_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln986" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc1454.split:7 %store_ln986 = store i3 %add_ln986, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln986"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln986" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
for.end1456.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc1454.split:1 %specpipeline_ln987 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_54

]]></Node>
<StgValue><ssdm name="specpipeline_ln987"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc1454.split:2 %specloopname_ln986 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln986"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="2">
<![CDATA[
for.inc1454.split:4 %tap_header1_load = load i2 %tap_header1_addr

]]></Node>
<StgValue><ssdm name="tap_header1_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc1454.split:5 %tap_header_addr = getelementptr i64 %tap_header, i64 0, i64 %zext_ln986

]]></Node>
<StgValue><ssdm name="tap_header_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
for.inc1454.split:6 %store_ln988 = store i64 %tap_header1_load, i2 %tap_header_addr

]]></Node>
<StgValue><ssdm name="store_ln988"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc1454.split:8 %br_ln986 = br void %for.inc1454

]]></Node>
<StgValue><ssdm name="br_ln986"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="tap_header1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tap_header1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="tap_header" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="tap_header"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="i" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="store_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="40" from="i" to="i_2" fromId="5" toId="8">
</dataflow>
<dataflow id="41" from="i_2" to="icmp_ln986" fromId="8" toId="9">
</dataflow>
<dataflow id="43" from="StgValue_42" to="icmp_ln986" fromId="42" toId="9">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_46" to="speclooptripcount_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_46" to="speclooptripcount_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_46" to="speclooptripcount_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="50" from="i_2" to="add_ln986" fromId="8" toId="11">
</dataflow>
<dataflow id="52" from="StgValue_51" to="add_ln986" fromId="51" toId="11">
</dataflow>
<dataflow id="53" from="icmp_ln986" to="br_ln986" fromId="9" toId="12">
</dataflow>
<dataflow id="54" from="i_2" to="zext_ln986" fromId="8" toId="13">
</dataflow>
<dataflow id="55" from="tap_header1" to="tap_header1_addr" fromId="33" toId="14">
</dataflow>
<dataflow id="57" from="StgValue_56" to="tap_header1_addr" fromId="56" toId="14">
</dataflow>
<dataflow id="58" from="zext_ln986" to="tap_header1_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="59" from="tap_header1_addr" to="tap_header1_load" fromId="14" toId="15">
</dataflow>
<dataflow id="60" from="add_ln986" to="store_ln986" fromId="11" toId="16">
</dataflow>
<dataflow id="61" from="i" to="store_ln986" fromId="5" toId="16">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecPipeline" to="specpipeline_ln987" fromId="62" toId="17">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln987" fromId="64" toId="17">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specpipeline_ln987" fromId="66" toId="17">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specpipeline_ln987" fromId="66" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_66" to="specpipeline_ln987" fromId="66" toId="17">
</dataflow>
<dataflow id="71" from="empty_54" to="specpipeline_ln987" fromId="70" toId="17">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopName" to="specloopname_ln986" fromId="72" toId="18">
</dataflow>
<dataflow id="75" from="empty_50" to="specloopname_ln986" fromId="74" toId="18">
</dataflow>
<dataflow id="76" from="tap_header1_addr" to="tap_header1_load" fromId="14" toId="19">
</dataflow>
<dataflow id="77" from="tap_header" to="tap_header_addr" fromId="34" toId="20">
</dataflow>
<dataflow id="78" from="StgValue_56" to="tap_header_addr" fromId="56" toId="20">
</dataflow>
<dataflow id="79" from="zext_ln986" to="tap_header_addr" fromId="13" toId="20">
</dataflow>
<dataflow id="80" from="tap_header1_load" to="store_ln988" fromId="19" toId="21">
</dataflow>
<dataflow id="81" from="tap_header_addr" to="store_ln988" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="icmp_ln986" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
