
black_pill_can_retranslator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002c0c  08002c0c  00012c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c6c  08002c6c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002c6c  08002c6c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c6c  08002c6c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c6c  08002c6c  00012c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c70  08002c70  00012c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002c74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  20000070  08002ce4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08002ce4  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007eff  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001765  00000000  00000000  00027f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000738  00000000  00000000  00029700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000680  00000000  00000000  00029e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017290  00000000  00000000  0002a4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000077a1  00000000  00000000  00041748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084903  00000000  00000000  00048ee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cd7ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002068  00000000  00000000  000cd840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002bf4 	.word	0x08002bf4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002bf4 	.word	0x08002bf4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8000164:	4b0f      	ldr	r3, [pc, #60]	; (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000166:	4a10      	ldr	r2, [pc, #64]	; (80001a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000168:	2100      	movs	r1, #0
 800016a:	6878      	ldr	r0, [r7, #4]
 800016c:	f000 fd18 	bl	8000ba0 <HAL_CAN_GetRxMessage>
 8000170:	4603      	mov	r3, r0
 8000172:	2b00      	cmp	r3, #0
 8000174:	d002      	beq.n	800017c <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
		Error_Handler();
 8000176:	f000 f93d 	bl	80003f4 <Error_Handler>
	} else {
		value = RxData[0] | (RxData[1] << 8);
		uart_flag = 1;
	}
}
 800017a:	e00e      	b.n	800019a <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
		value = RxData[0] | (RxData[1] << 8);
 800017c:	4b09      	ldr	r3, [pc, #36]	; (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800017e:	781b      	ldrb	r3, [r3, #0]
 8000180:	b21a      	sxth	r2, r3
 8000182:	4b08      	ldr	r3, [pc, #32]	; (80001a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000184:	785b      	ldrb	r3, [r3, #1]
 8000186:	021b      	lsls	r3, r3, #8
 8000188:	b21b      	sxth	r3, r3
 800018a:	4313      	orrs	r3, r2
 800018c:	b21b      	sxth	r3, r3
 800018e:	b29a      	uxth	r2, r3
 8000190:	4b06      	ldr	r3, [pc, #24]	; (80001ac <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000192:	801a      	strh	r2, [r3, #0]
		uart_flag = 1;
 8000194:	4b06      	ldr	r3, [pc, #24]	; (80001b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000196:	2201      	movs	r2, #1
 8000198:	701a      	strb	r2, [r3, #0]
}
 800019a:	bf00      	nop
 800019c:	3708      	adds	r7, #8
 800019e:	46bd      	mov	sp, r7
 80001a0:	bd80      	pop	{r7, pc}
 80001a2:	bf00      	nop
 80001a4:	2000008c 	.word	0x2000008c
 80001a8:	20000118 	.word	0x20000118
 80001ac:	20000094 	.word	0x20000094
 80001b0:	20000096 	.word	0x20000096

080001b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b08a      	sub	sp, #40	; 0x28
 80001b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ba:	f000 fa87 	bl	80006cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001be:	f000 f851 	bl	8000264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c2:	f000 f8f5 	bl	80003b0 <MX_GPIO_Init>
  MX_CAN_Init();
 80001c6:	f000 f893 	bl	80002f0 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80001ca:	f000 f8c7 	bl	800035c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterBank = 0;
 80001ce:	2300      	movs	r3, #0
 80001d0:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK; // CAN_FILTERMODE_IDLIST
 80001d2:	2300      	movs	r3, #0
 80001d4:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80001d6:	2300      	movs	r3, #0
 80001d8:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0; // can_id << 5;
 80001da:	2300      	movs	r3, #0
 80001dc:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0;
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80001e2:	2300      	movs	r3, #0
 80001e4:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80001ea:	2300      	movs	r3, #0
 80001ec:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80001ee:	2301      	movs	r3, #1
 80001f0:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14; // 0 - 27
 80001f2:	230e      	movs	r3, #14
 80001f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 80001f6:	463b      	mov	r3, r7
 80001f8:	4619      	mov	r1, r3
 80001fa:	4814      	ldr	r0, [pc, #80]	; (800024c <main+0x98>)
 80001fc:	f000 fbc3 	bl	8000986 <HAL_CAN_ConfigFilter>
 8000200:	4603      	mov	r3, r0
 8000202:	2b00      	cmp	r3, #0
 8000204:	d001      	beq.n	800020a <main+0x56>
      Error_Handler();
 8000206:	f000 f8f5 	bl	80003f4 <Error_Handler>
  }
  HAL_CAN_Start(&hcan);
 800020a:	4810      	ldr	r0, [pc, #64]	; (800024c <main+0x98>)
 800020c:	f000 fc84 	bl	8000b18 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000210:	2102      	movs	r1, #2
 8000212:	480e      	ldr	r0, [pc, #56]	; (800024c <main+0x98>)
 8000214:	f000 fdd5 	bl	8000dc2 <HAL_CAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  if (uart_flag) {
 8000218:	4b0d      	ldr	r3, [pc, #52]	; (8000250 <main+0x9c>)
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	b2db      	uxtb	r3, r3
 800021e:	2b00      	cmp	r3, #0
 8000220:	d0fa      	beq.n	8000218 <main+0x64>
		  uart_flag = 0;
 8000222:	4b0b      	ldr	r3, [pc, #44]	; (8000250 <main+0x9c>)
 8000224:	2200      	movs	r2, #0
 8000226:	701a      	strb	r2, [r3, #0]
		  sprintf(to_pc, "%d\n", value);
 8000228:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <main+0xa0>)
 800022a:	881b      	ldrh	r3, [r3, #0]
 800022c:	461a      	mov	r2, r3
 800022e:	490a      	ldr	r1, [pc, #40]	; (8000258 <main+0xa4>)
 8000230:	480a      	ldr	r0, [pc, #40]	; (800025c <main+0xa8>)
 8000232:	f002 f8a5 	bl	8002380 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t *) to_pc, strlen(to_pc), 100);
 8000236:	4809      	ldr	r0, [pc, #36]	; (800025c <main+0xa8>)
 8000238:	f7ff ff88 	bl	800014c <strlen>
 800023c:	4603      	mov	r3, r0
 800023e:	b29a      	uxth	r2, r3
 8000240:	2364      	movs	r3, #100	; 0x64
 8000242:	4906      	ldr	r1, [pc, #24]	; (800025c <main+0xa8>)
 8000244:	4806      	ldr	r0, [pc, #24]	; (8000260 <main+0xac>)
 8000246:	f001 fefe 	bl	8002046 <HAL_UART_Transmit>
	  if (uart_flag) {
 800024a:	e7e5      	b.n	8000218 <main+0x64>
 800024c:	200000b0 	.word	0x200000b0
 8000250:	20000096 	.word	0x20000096
 8000254:	20000094 	.word	0x20000094
 8000258:	08002c0c 	.word	0x08002c0c
 800025c:	20000098 	.word	0x20000098
 8000260:	200000d8 	.word	0x200000d8

08000264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b090      	sub	sp, #64	; 0x40
 8000268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026a:	f107 0318 	add.w	r3, r7, #24
 800026e:	2228      	movs	r2, #40	; 0x28
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f002 f87c 	bl	8002370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000278:	1d3b      	adds	r3, r7, #4
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
 8000284:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000286:	2301      	movs	r3, #1
 8000288:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800028a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800028e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000290:	2300      	movs	r3, #0
 8000292:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000294:	2301      	movs	r3, #1
 8000296:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000298:	2302      	movs	r3, #2
 800029a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800029c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a8:	f107 0318 	add.w	r3, r7, #24
 80002ac:	4618      	mov	r0, r3
 80002ae:	f001 fa63 	bl	8001778 <HAL_RCC_OscConfig>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002b8:	f000 f89c 	bl	80003f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002bc:	230f      	movs	r3, #15
 80002be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c0:	2302      	movs	r3, #2
 80002c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2102      	movs	r1, #2
 80002d6:	4618      	mov	r0, r3
 80002d8:	f001 fcce 	bl	8001c78 <HAL_RCC_ClockConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002e2:	f000 f887 	bl	80003f4 <Error_Handler>
  }
}
 80002e6:	bf00      	nop
 80002e8:	3740      	adds	r7, #64	; 0x40
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80002f4:	4b17      	ldr	r3, [pc, #92]	; (8000354 <MX_CAN_Init+0x64>)
 80002f6:	4a18      	ldr	r2, [pc, #96]	; (8000358 <MX_CAN_Init+0x68>)
 80002f8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80002fa:	4b16      	ldr	r3, [pc, #88]	; (8000354 <MX_CAN_Init+0x64>)
 80002fc:	2204      	movs	r2, #4
 80002fe:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000300:	4b14      	ldr	r3, [pc, #80]	; (8000354 <MX_CAN_Init+0x64>)
 8000302:	2200      	movs	r2, #0
 8000304:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000306:	4b13      	ldr	r3, [pc, #76]	; (8000354 <MX_CAN_Init+0x64>)
 8000308:	2200      	movs	r2, #0
 800030a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 800030c:	4b11      	ldr	r3, [pc, #68]	; (8000354 <MX_CAN_Init+0x64>)
 800030e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000312:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000314:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <MX_CAN_Init+0x64>)
 8000316:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800031a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800031c:	4b0d      	ldr	r3, [pc, #52]	; (8000354 <MX_CAN_Init+0x64>)
 800031e:	2200      	movs	r2, #0
 8000320:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000322:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <MX_CAN_Init+0x64>)
 8000324:	2200      	movs	r2, #0
 8000326:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000328:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <MX_CAN_Init+0x64>)
 800032a:	2200      	movs	r2, #0
 800032c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800032e:	4b09      	ldr	r3, [pc, #36]	; (8000354 <MX_CAN_Init+0x64>)
 8000330:	2200      	movs	r2, #0
 8000332:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000334:	4b07      	ldr	r3, [pc, #28]	; (8000354 <MX_CAN_Init+0x64>)
 8000336:	2200      	movs	r2, #0
 8000338:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800033a:	4b06      	ldr	r3, [pc, #24]	; (8000354 <MX_CAN_Init+0x64>)
 800033c:	2200      	movs	r2, #0
 800033e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000340:	4804      	ldr	r0, [pc, #16]	; (8000354 <MX_CAN_Init+0x64>)
 8000342:	f000 fa25 	bl	8000790 <HAL_CAN_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800034c:	f000 f852 	bl	80003f4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000350:	bf00      	nop
 8000352:	bd80      	pop	{r7, pc}
 8000354:	200000b0 	.word	0x200000b0
 8000358:	40006400 	.word	0x40006400

0800035c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000360:	4b11      	ldr	r3, [pc, #68]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 8000362:	4a12      	ldr	r2, [pc, #72]	; (80003ac <MX_USART1_UART_Init+0x50>)
 8000364:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000366:	4b10      	ldr	r3, [pc, #64]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 8000368:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800036c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800036e:	4b0e      	ldr	r3, [pc, #56]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000374:	4b0c      	ldr	r3, [pc, #48]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800037a:	4b0b      	ldr	r3, [pc, #44]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000380:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 8000382:	220c      	movs	r2, #12
 8000384:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000386:	4b08      	ldr	r3, [pc, #32]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800038c:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 800038e:	2200      	movs	r2, #0
 8000390:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000392:	4805      	ldr	r0, [pc, #20]	; (80003a8 <MX_USART1_UART_Init+0x4c>)
 8000394:	f001 fe0a 	bl	8001fac <HAL_UART_Init>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800039e:	f000 f829 	bl	80003f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	200000d8 	.word	0x200000d8
 80003ac:	40013800 	.word	0x40013800

080003b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	b083      	sub	sp, #12
 80003b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003b6:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <MX_GPIO_Init+0x40>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	4a0d      	ldr	r2, [pc, #52]	; (80003f0 <MX_GPIO_Init+0x40>)
 80003bc:	f043 0320 	orr.w	r3, r3, #32
 80003c0:	6193      	str	r3, [r2, #24]
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <MX_GPIO_Init+0x40>)
 80003c4:	699b      	ldr	r3, [r3, #24]
 80003c6:	f003 0320 	and.w	r3, r3, #32
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <MX_GPIO_Init+0x40>)
 80003d0:	699b      	ldr	r3, [r3, #24]
 80003d2:	4a07      	ldr	r2, [pc, #28]	; (80003f0 <MX_GPIO_Init+0x40>)
 80003d4:	f043 0304 	orr.w	r3, r3, #4
 80003d8:	6193      	str	r3, [r2, #24]
 80003da:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <MX_GPIO_Init+0x40>)
 80003dc:	699b      	ldr	r3, [r3, #24]
 80003de:	f003 0304 	and.w	r3, r3, #4
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	683b      	ldr	r3, [r7, #0]

}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr
 80003f0:	40021000 	.word	0x40021000

080003f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f8:	b672      	cpsid	i
}
 80003fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003fc:	e7fe      	b.n	80003fc <Error_Handler+0x8>
	...

08000400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000406:	4b15      	ldr	r3, [pc, #84]	; (800045c <HAL_MspInit+0x5c>)
 8000408:	699b      	ldr	r3, [r3, #24]
 800040a:	4a14      	ldr	r2, [pc, #80]	; (800045c <HAL_MspInit+0x5c>)
 800040c:	f043 0301 	orr.w	r3, r3, #1
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b12      	ldr	r3, [pc, #72]	; (800045c <HAL_MspInit+0x5c>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0301 	and.w	r3, r3, #1
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041e:	4b0f      	ldr	r3, [pc, #60]	; (800045c <HAL_MspInit+0x5c>)
 8000420:	69db      	ldr	r3, [r3, #28]
 8000422:	4a0e      	ldr	r2, [pc, #56]	; (800045c <HAL_MspInit+0x5c>)
 8000424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000428:	61d3      	str	r3, [r2, #28]
 800042a:	4b0c      	ldr	r3, [pc, #48]	; (800045c <HAL_MspInit+0x5c>)
 800042c:	69db      	ldr	r3, [r3, #28]
 800042e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000436:	4b0a      	ldr	r3, [pc, #40]	; (8000460 <HAL_MspInit+0x60>)
 8000438:	685b      	ldr	r3, [r3, #4]
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800044a:	60fb      	str	r3, [r7, #12]
 800044c:	4a04      	ldr	r2, [pc, #16]	; (8000460 <HAL_MspInit+0x60>)
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000452:	bf00      	nop
 8000454:	3714      	adds	r7, #20
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr
 800045c:	40021000 	.word	0x40021000
 8000460:	40010000 	.word	0x40010000

08000464 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b088      	sub	sp, #32
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046c:	f107 0310 	add.w	r3, r7, #16
 8000470:	2200      	movs	r2, #0
 8000472:	601a      	str	r2, [r3, #0]
 8000474:	605a      	str	r2, [r3, #4]
 8000476:	609a      	str	r2, [r3, #8]
 8000478:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a20      	ldr	r2, [pc, #128]	; (8000500 <HAL_CAN_MspInit+0x9c>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d139      	bne.n	80004f8 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000484:	4b1f      	ldr	r3, [pc, #124]	; (8000504 <HAL_CAN_MspInit+0xa0>)
 8000486:	69db      	ldr	r3, [r3, #28]
 8000488:	4a1e      	ldr	r2, [pc, #120]	; (8000504 <HAL_CAN_MspInit+0xa0>)
 800048a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800048e:	61d3      	str	r3, [r2, #28]
 8000490:	4b1c      	ldr	r3, [pc, #112]	; (8000504 <HAL_CAN_MspInit+0xa0>)
 8000492:	69db      	ldr	r3, [r3, #28]
 8000494:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000498:	60fb      	str	r3, [r7, #12]
 800049a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800049c:	4b19      	ldr	r3, [pc, #100]	; (8000504 <HAL_CAN_MspInit+0xa0>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	4a18      	ldr	r2, [pc, #96]	; (8000504 <HAL_CAN_MspInit+0xa0>)
 80004a2:	f043 0304 	orr.w	r3, r3, #4
 80004a6:	6193      	str	r3, [r2, #24]
 80004a8:	4b16      	ldr	r3, [pc, #88]	; (8000504 <HAL_CAN_MspInit+0xa0>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	f003 0304 	and.w	r3, r3, #4
 80004b0:	60bb      	str	r3, [r7, #8]
 80004b2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80004b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004be:	2300      	movs	r3, #0
 80004c0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c2:	f107 0310 	add.w	r3, r7, #16
 80004c6:	4619      	mov	r1, r3
 80004c8:	480f      	ldr	r0, [pc, #60]	; (8000508 <HAL_CAN_MspInit+0xa4>)
 80004ca:	f000 ffd1 	bl	8001470 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80004ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004d4:	2302      	movs	r3, #2
 80004d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004d8:	2303      	movs	r3, #3
 80004da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004dc:	f107 0310 	add.w	r3, r7, #16
 80004e0:	4619      	mov	r1, r3
 80004e2:	4809      	ldr	r0, [pc, #36]	; (8000508 <HAL_CAN_MspInit+0xa4>)
 80004e4:	f000 ffc4 	bl	8001470 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2100      	movs	r1, #0
 80004ec:	2014      	movs	r0, #20
 80004ee:	f000 ff88 	bl	8001402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80004f2:	2014      	movs	r0, #20
 80004f4:	f000 ffa1 	bl	800143a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80004f8:	bf00      	nop
 80004fa:	3720      	adds	r7, #32
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	40006400 	.word	0x40006400
 8000504:	40021000 	.word	0x40021000
 8000508:	40010800 	.word	0x40010800

0800050c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b088      	sub	sp, #32
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	f107 0310 	add.w	r3, r7, #16
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4a1c      	ldr	r2, [pc, #112]	; (8000598 <HAL_UART_MspInit+0x8c>)
 8000528:	4293      	cmp	r3, r2
 800052a:	d131      	bne.n	8000590 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800052c:	4b1b      	ldr	r3, [pc, #108]	; (800059c <HAL_UART_MspInit+0x90>)
 800052e:	699b      	ldr	r3, [r3, #24]
 8000530:	4a1a      	ldr	r2, [pc, #104]	; (800059c <HAL_UART_MspInit+0x90>)
 8000532:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000536:	6193      	str	r3, [r2, #24]
 8000538:	4b18      	ldr	r3, [pc, #96]	; (800059c <HAL_UART_MspInit+0x90>)
 800053a:	699b      	ldr	r3, [r3, #24]
 800053c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000540:	60fb      	str	r3, [r7, #12]
 8000542:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000544:	4b15      	ldr	r3, [pc, #84]	; (800059c <HAL_UART_MspInit+0x90>)
 8000546:	699b      	ldr	r3, [r3, #24]
 8000548:	4a14      	ldr	r2, [pc, #80]	; (800059c <HAL_UART_MspInit+0x90>)
 800054a:	f043 0304 	orr.w	r3, r3, #4
 800054e:	6193      	str	r3, [r2, #24]
 8000550:	4b12      	ldr	r3, [pc, #72]	; (800059c <HAL_UART_MspInit+0x90>)
 8000552:	699b      	ldr	r3, [r3, #24]
 8000554:	f003 0304 	and.w	r3, r3, #4
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800055c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000560:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000562:	2302      	movs	r3, #2
 8000564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000566:	2303      	movs	r3, #3
 8000568:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056a:	f107 0310 	add.w	r3, r7, #16
 800056e:	4619      	mov	r1, r3
 8000570:	480b      	ldr	r0, [pc, #44]	; (80005a0 <HAL_UART_MspInit+0x94>)
 8000572:	f000 ff7d 	bl	8001470 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800057a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800057c:	2300      	movs	r3, #0
 800057e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000580:	2300      	movs	r3, #0
 8000582:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	4619      	mov	r1, r3
 800058a:	4805      	ldr	r0, [pc, #20]	; (80005a0 <HAL_UART_MspInit+0x94>)
 800058c:	f000 ff70 	bl	8001470 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000590:	bf00      	nop
 8000592:	3720      	adds	r7, #32
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40013800 	.word	0x40013800
 800059c:	40021000 	.word	0x40021000
 80005a0:	40010800 	.word	0x40010800

080005a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <NMI_Handler+0x4>

080005aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ae:	e7fe      	b.n	80005ae <HardFault_Handler+0x4>

080005b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <MemManage_Handler+0x4>

080005b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005b6:	b480      	push	{r7}
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ba:	e7fe      	b.n	80005ba <BusFault_Handler+0x4>

080005bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c0:	e7fe      	b.n	80005c0 <UsageFault_Handler+0x4>

080005c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005c2:	b480      	push	{r7}
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005c6:	bf00      	nop
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr

080005ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005ce:	b480      	push	{r7}
 80005d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d2:	bf00      	nop
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bc80      	pop	{r7}
 80005d8:	4770      	bx	lr

080005da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005da:	b480      	push	{r7}
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005de:	bf00      	nop
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bc80      	pop	{r7}
 80005e4:	4770      	bx	lr

080005e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005e6:	b580      	push	{r7, lr}
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005ea:	f000 f8b5 	bl	8000758 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
	...

080005f4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80005f8:	4802      	ldr	r0, [pc, #8]	; (8000604 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80005fa:	f000 fc07 	bl	8000e0c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200000b0 	.word	0x200000b0

08000608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000610:	4a14      	ldr	r2, [pc, #80]	; (8000664 <_sbrk+0x5c>)
 8000612:	4b15      	ldr	r3, [pc, #84]	; (8000668 <_sbrk+0x60>)
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800061c:	4b13      	ldr	r3, [pc, #76]	; (800066c <_sbrk+0x64>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d102      	bne.n	800062a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000624:	4b11      	ldr	r3, [pc, #68]	; (800066c <_sbrk+0x64>)
 8000626:	4a12      	ldr	r2, [pc, #72]	; (8000670 <_sbrk+0x68>)
 8000628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800062a:	4b10      	ldr	r3, [pc, #64]	; (800066c <_sbrk+0x64>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4413      	add	r3, r2
 8000632:	693a      	ldr	r2, [r7, #16]
 8000634:	429a      	cmp	r2, r3
 8000636:	d207      	bcs.n	8000648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000638:	f001 fe70 	bl	800231c <__errno>
 800063c:	4603      	mov	r3, r0
 800063e:	220c      	movs	r2, #12
 8000640:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000642:	f04f 33ff 	mov.w	r3, #4294967295
 8000646:	e009      	b.n	800065c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000648:	4b08      	ldr	r3, [pc, #32]	; (800066c <_sbrk+0x64>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800064e:	4b07      	ldr	r3, [pc, #28]	; (800066c <_sbrk+0x64>)
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4413      	add	r3, r2
 8000656:	4a05      	ldr	r2, [pc, #20]	; (800066c <_sbrk+0x64>)
 8000658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800065a:	68fb      	ldr	r3, [r7, #12]
}
 800065c:	4618      	mov	r0, r3
 800065e:	3718      	adds	r7, #24
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20005000 	.word	0x20005000
 8000668:	00000400 	.word	0x00000400
 800066c:	200000a4 	.word	0x200000a4
 8000670:	20000148 	.word	0x20000148

08000674 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr

08000680 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000680:	480c      	ldr	r0, [pc, #48]	; (80006b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000682:	490d      	ldr	r1, [pc, #52]	; (80006b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000684:	4a0d      	ldr	r2, [pc, #52]	; (80006bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000688:	e002      	b.n	8000690 <LoopCopyDataInit>

0800068a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800068a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800068c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800068e:	3304      	adds	r3, #4

08000690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000694:	d3f9      	bcc.n	800068a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000696:	4a0a      	ldr	r2, [pc, #40]	; (80006c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000698:	4c0a      	ldr	r4, [pc, #40]	; (80006c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800069a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800069c:	e001      	b.n	80006a2 <LoopFillZerobss>

0800069e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800069e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a0:	3204      	adds	r2, #4

080006a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006a4:	d3fb      	bcc.n	800069e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006a6:	f7ff ffe5 	bl	8000674 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006aa:	f001 fe3d 	bl	8002328 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ae:	f7ff fd81 	bl	80001b4 <main>
  bx lr
 80006b2:	4770      	bx	lr
  ldr r0, =_sdata
 80006b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006b8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80006bc:	08002c74 	.word	0x08002c74
  ldr r2, =_sbss
 80006c0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80006c4:	20000148 	.word	0x20000148

080006c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006c8:	e7fe      	b.n	80006c8 <ADC1_2_IRQHandler>
	...

080006cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <HAL_Init+0x28>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a07      	ldr	r2, [pc, #28]	; (80006f4 <HAL_Init+0x28>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006dc:	2003      	movs	r0, #3
 80006de:	f000 fe85 	bl	80013ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006e2:	200f      	movs	r0, #15
 80006e4:	f000 f808 	bl	80006f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006e8:	f7ff fe8a 	bl	8000400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006ec:	2300      	movs	r3, #0
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40022000 	.word	0x40022000

080006f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000700:	4b12      	ldr	r3, [pc, #72]	; (800074c <HAL_InitTick+0x54>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b12      	ldr	r3, [pc, #72]	; (8000750 <HAL_InitTick+0x58>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	4619      	mov	r1, r3
 800070a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800070e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000712:	fbb2 f3f3 	udiv	r3, r2, r3
 8000716:	4618      	mov	r0, r3
 8000718:	f000 fe9d 	bl	8001456 <HAL_SYSTICK_Config>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000722:	2301      	movs	r3, #1
 8000724:	e00e      	b.n	8000744 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2b0f      	cmp	r3, #15
 800072a:	d80a      	bhi.n	8000742 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800072c:	2200      	movs	r2, #0
 800072e:	6879      	ldr	r1, [r7, #4]
 8000730:	f04f 30ff 	mov.w	r0, #4294967295
 8000734:	f000 fe65 	bl	8001402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000738:	4a06      	ldr	r2, [pc, #24]	; (8000754 <HAL_InitTick+0x5c>)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800073e:	2300      	movs	r3, #0
 8000740:	e000      	b.n	8000744 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
}
 8000744:	4618      	mov	r0, r3
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000000 	.word	0x20000000
 8000750:	20000008 	.word	0x20000008
 8000754:	20000004 	.word	0x20000004

08000758 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800075c:	4b05      	ldr	r3, [pc, #20]	; (8000774 <HAL_IncTick+0x1c>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	461a      	mov	r2, r3
 8000762:	4b05      	ldr	r3, [pc, #20]	; (8000778 <HAL_IncTick+0x20>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4413      	add	r3, r2
 8000768:	4a03      	ldr	r2, [pc, #12]	; (8000778 <HAL_IncTick+0x20>)
 800076a:	6013      	str	r3, [r2, #0]
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr
 8000774:	20000008 	.word	0x20000008
 8000778:	20000134 	.word	0x20000134

0800077c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  return uwTick;
 8000780:	4b02      	ldr	r3, [pc, #8]	; (800078c <HAL_GetTick+0x10>)
 8000782:	681b      	ldr	r3, [r3, #0]
}
 8000784:	4618      	mov	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	20000134 	.word	0x20000134

08000790 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d101      	bne.n	80007a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800079e:	2301      	movs	r3, #1
 80007a0:	e0ed      	b.n	800097e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d102      	bne.n	80007b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f7ff fe58 	bl	8000464 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	681a      	ldr	r2, [r3, #0]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f022 0202 	bic.w	r2, r2, #2
 80007c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80007c4:	f7ff ffda 	bl	800077c <HAL_GetTick>
 80007c8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80007ca:	e012      	b.n	80007f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80007cc:	f7ff ffd6 	bl	800077c <HAL_GetTick>
 80007d0:	4602      	mov	r2, r0
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	2b0a      	cmp	r3, #10
 80007d8:	d90b      	bls.n	80007f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2205      	movs	r2, #5
 80007ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	e0c5      	b.n	800097e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	f003 0302 	and.w	r3, r3, #2
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d1e5      	bne.n	80007cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f042 0201 	orr.w	r2, r2, #1
 800080e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000810:	f7ff ffb4 	bl	800077c <HAL_GetTick>
 8000814:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000816:	e012      	b.n	800083e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000818:	f7ff ffb0 	bl	800077c <HAL_GetTick>
 800081c:	4602      	mov	r2, r0
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	2b0a      	cmp	r3, #10
 8000824:	d90b      	bls.n	800083e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800082a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2205      	movs	r2, #5
 8000836:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800083a:	2301      	movs	r3, #1
 800083c:	e09f      	b.n	800097e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	f003 0301 	and.w	r3, r3, #1
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0e5      	beq.n	8000818 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	7e1b      	ldrb	r3, [r3, #24]
 8000850:	2b01      	cmp	r3, #1
 8000852:	d108      	bne.n	8000866 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	e007      	b.n	8000876 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000874:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7e5b      	ldrb	r3, [r3, #25]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d108      	bne.n	8000890 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	e007      	b.n	80008a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800089e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	7e9b      	ldrb	r3, [r3, #26]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d108      	bne.n	80008ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f042 0220 	orr.w	r2, r2, #32
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	e007      	b.n	80008ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f022 0220 	bic.w	r2, r2, #32
 80008c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	7edb      	ldrb	r3, [r3, #27]
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d108      	bne.n	80008e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	681a      	ldr	r2, [r3, #0]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f022 0210 	bic.w	r2, r2, #16
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	e007      	b.n	80008f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f042 0210 	orr.w	r2, r2, #16
 80008f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	7f1b      	ldrb	r3, [r3, #28]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d108      	bne.n	800090e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	681a      	ldr	r2, [r3, #0]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	f042 0208 	orr.w	r2, r2, #8
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	e007      	b.n	800091e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f022 0208 	bic.w	r2, r2, #8
 800091c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	7f5b      	ldrb	r3, [r3, #29]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d108      	bne.n	8000938 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f042 0204 	orr.w	r2, r2, #4
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	e007      	b.n	8000948 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f022 0204 	bic.w	r2, r2, #4
 8000946:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	689a      	ldr	r2, [r3, #8]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	68db      	ldr	r3, [r3, #12]
 8000950:	431a      	orrs	r2, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	691b      	ldr	r3, [r3, #16]
 8000956:	431a      	orrs	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	695b      	ldr	r3, [r3, #20]
 800095c:	ea42 0103 	orr.w	r1, r2, r3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	1e5a      	subs	r2, r3, #1
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	430a      	orrs	r2, r1
 800096c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2200      	movs	r2, #0
 8000972:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2201      	movs	r2, #1
 8000978:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3710      	adds	r7, #16
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000986:	b480      	push	{r7}
 8000988:	b087      	sub	sp, #28
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
 800098e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	f893 3020 	ldrb.w	r3, [r3, #32]
 800099c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800099e:	7cfb      	ldrb	r3, [r7, #19]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d003      	beq.n	80009ac <HAL_CAN_ConfigFilter+0x26>
 80009a4:	7cfb      	ldrb	r3, [r7, #19]
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	f040 80aa 	bne.w	8000b00 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80009b2:	f043 0201 	orr.w	r2, r3, #1
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	695b      	ldr	r3, [r3, #20]
 80009c0:	f003 031f 	and.w	r3, r3, #31
 80009c4:	2201      	movs	r2, #1
 80009c6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ca:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	43db      	mvns	r3, r3
 80009d6:	401a      	ands	r2, r3
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	69db      	ldr	r3, [r3, #28]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d123      	bne.n	8000a2e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	43db      	mvns	r3, r3
 80009f0:	401a      	ands	r2, r3
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a04:	683a      	ldr	r2, [r7, #0]
 8000a06:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000a08:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	3248      	adds	r2, #72	; 0x48
 8000a0e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a22:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a24:	6979      	ldr	r1, [r7, #20]
 8000a26:	3348      	adds	r3, #72	; 0x48
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	440b      	add	r3, r1
 8000a2c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	69db      	ldr	r3, [r3, #28]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d122      	bne.n	8000a7c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	431a      	orrs	r2, r3
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a52:	683a      	ldr	r2, [r7, #0]
 8000a54:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000a56:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	3248      	adds	r2, #72	; 0x48
 8000a5c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a70:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a72:	6979      	ldr	r1, [r7, #20]
 8000a74:	3348      	adds	r3, #72	; 0x48
 8000a76:	00db      	lsls	r3, r3, #3
 8000a78:	440b      	add	r3, r1
 8000a7a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d109      	bne.n	8000a98 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	401a      	ands	r2, r3
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000a96:	e007      	b.n	8000aa8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	691b      	ldr	r3, [r3, #16]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d109      	bne.n	8000ac4 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	401a      	ands	r2, r3
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000ac2:	e007      	b.n	8000ad4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	431a      	orrs	r2, r3
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	6a1b      	ldr	r3, [r3, #32]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d107      	bne.n	8000aec <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	431a      	orrs	r2, r3
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000af2:	f023 0201 	bic.w	r2, r3, #1
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000afc:	2300      	movs	r3, #0
 8000afe:	e006      	b.n	8000b0e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b04:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b0c:	2301      	movs	r3, #1
  }
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	371c      	adds	r7, #28
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d12e      	bne.n	8000b8a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2202      	movs	r2, #2
 8000b30:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f022 0201 	bic.w	r2, r2, #1
 8000b42:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000b44:	f7ff fe1a 	bl	800077c <HAL_GetTick>
 8000b48:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000b4a:	e012      	b.n	8000b72 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b4c:	f7ff fe16 	bl	800077c <HAL_GetTick>
 8000b50:	4602      	mov	r2, r0
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	2b0a      	cmp	r3, #10
 8000b58:	d90b      	bls.n	8000b72 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2205      	movs	r2, #5
 8000b6a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e012      	b.n	8000b98 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f003 0301 	and.w	r3, r3, #1
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d1e5      	bne.n	8000b4c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2200      	movs	r2, #0
 8000b84:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000b86:	2300      	movs	r3, #0
 8000b88:	e006      	b.n	8000b98 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b8e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
  }
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3710      	adds	r7, #16
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b087      	sub	sp, #28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
 8000bac:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bb4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000bb6:	7dfb      	ldrb	r3, [r7, #23]
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d003      	beq.n	8000bc4 <HAL_CAN_GetRxMessage+0x24>
 8000bbc:	7dfb      	ldrb	r3, [r7, #23]
 8000bbe:	2b02      	cmp	r3, #2
 8000bc0:	f040 80f3 	bne.w	8000daa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d10e      	bne.n	8000be8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	f003 0303 	and.w	r3, r3, #3
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d116      	bne.n	8000c06 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bdc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	e0e7      	b.n	8000db8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	691b      	ldr	r3, [r3, #16]
 8000bee:	f003 0303 	and.w	r3, r3, #3
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d107      	bne.n	8000c06 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bfa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
 8000c04:	e0d8      	b.n	8000db8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	331b      	adds	r3, #27
 8000c0e:	011b      	lsls	r3, r3, #4
 8000c10:	4413      	add	r3, r2
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f003 0204 	and.w	r2, r3, #4
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d10c      	bne.n	8000c3e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	331b      	adds	r3, #27
 8000c2c:	011b      	lsls	r3, r3, #4
 8000c2e:	4413      	add	r3, r2
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	0d5b      	lsrs	r3, r3, #21
 8000c34:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	e00b      	b.n	8000c56 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	331b      	adds	r3, #27
 8000c46:	011b      	lsls	r3, r3, #4
 8000c48:	4413      	add	r3, r2
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	08db      	lsrs	r3, r3, #3
 8000c4e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	331b      	adds	r3, #27
 8000c5e:	011b      	lsls	r3, r3, #4
 8000c60:	4413      	add	r3, r2
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f003 0202 	and.w	r2, r3, #2
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	331b      	adds	r3, #27
 8000c74:	011b      	lsls	r3, r3, #4
 8000c76:	4413      	add	r3, r2
 8000c78:	3304      	adds	r3, #4
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f003 020f 	and.w	r2, r3, #15
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	331b      	adds	r3, #27
 8000c8c:	011b      	lsls	r3, r3, #4
 8000c8e:	4413      	add	r3, r2
 8000c90:	3304      	adds	r3, #4
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	331b      	adds	r3, #27
 8000ca4:	011b      	lsls	r3, r3, #4
 8000ca6:	4413      	add	r3, r2
 8000ca8:	3304      	adds	r3, #4
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	0c1b      	lsrs	r3, r3, #16
 8000cae:	b29a      	uxth	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	011b      	lsls	r3, r3, #4
 8000cbc:	4413      	add	r3, r2
 8000cbe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	011b      	lsls	r3, r3, #4
 8000cd2:	4413      	add	r3, r2
 8000cd4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	0a1a      	lsrs	r2, r3, #8
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	011b      	lsls	r3, r3, #4
 8000cec:	4413      	add	r3, r2
 8000cee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	0c1a      	lsrs	r2, r3, #16
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	3302      	adds	r3, #2
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	011b      	lsls	r3, r3, #4
 8000d06:	4413      	add	r3, r2
 8000d08:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	0e1a      	lsrs	r2, r3, #24
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	3303      	adds	r3, #3
 8000d14:	b2d2      	uxtb	r2, r2
 8000d16:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	011b      	lsls	r3, r3, #4
 8000d20:	4413      	add	r3, r2
 8000d22:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	3304      	adds	r3, #4
 8000d2c:	b2d2      	uxtb	r2, r2
 8000d2e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	011b      	lsls	r3, r3, #4
 8000d38:	4413      	add	r3, r2
 8000d3a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	0a1a      	lsrs	r2, r3, #8
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	3305      	adds	r3, #5
 8000d46:	b2d2      	uxtb	r2, r2
 8000d48:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	011b      	lsls	r3, r3, #4
 8000d52:	4413      	add	r3, r2
 8000d54:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	0c1a      	lsrs	r2, r3, #16
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	3306      	adds	r3, #6
 8000d60:	b2d2      	uxtb	r2, r2
 8000d62:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	011b      	lsls	r3, r3, #4
 8000d6c:	4413      	add	r3, r2
 8000d6e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	0e1a      	lsrs	r2, r3, #24
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	3307      	adds	r3, #7
 8000d7a:	b2d2      	uxtb	r2, r2
 8000d7c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d108      	bne.n	8000d96 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	68da      	ldr	r2, [r3, #12]
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f042 0220 	orr.w	r2, r2, #32
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	e007      	b.n	8000da6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	691a      	ldr	r2, [r3, #16]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f042 0220 	orr.w	r2, r2, #32
 8000da4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000da6:	2300      	movs	r3, #0
 8000da8:	e006      	b.n	8000db8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dae:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
  }
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	371c      	adds	r7, #28
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr

08000dc2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b085      	sub	sp, #20
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
 8000dca:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dd2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d002      	beq.n	8000de0 <HAL_CAN_ActivateNotification+0x1e>
 8000dda:	7bfb      	ldrb	r3, [r7, #15]
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d109      	bne.n	8000df4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	6959      	ldr	r1, [r3, #20]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	430a      	orrs	r2, r1
 8000dee:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000df0:	2300      	movs	r3, #0
 8000df2:	e006      	b.n	8000e02 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000df8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000e00:	2301      	movs	r3, #1
  }
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr

08000e0c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08a      	sub	sp, #40	; 0x28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	691b      	ldr	r3, [r3, #16]
 8000e3e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000e48:	6a3b      	ldr	r3, [r7, #32]
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d07c      	beq.n	8000f4c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d023      	beq.n	8000ea4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2201      	movs	r2, #1
 8000e62:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d003      	beq.n	8000e76 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f000 f983 	bl	800117a <HAL_CAN_TxMailbox0CompleteCallback>
 8000e74:	e016      	b.n	8000ea4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d004      	beq.n	8000e8a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24
 8000e88:	e00c      	b.n	8000ea4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	f003 0308 	and.w	r3, r3, #8
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e9c:	e002      	b.n	8000ea4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f000 f986 	bl	80011b0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d024      	beq.n	8000ef8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000eb6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d003      	beq.n	8000eca <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f000 f962 	bl	800118c <HAL_CAN_TxMailbox1CompleteCallback>
 8000ec8:	e016      	b.n	8000ef8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d004      	beq.n	8000ede <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
 8000edc:	e00c      	b.n	8000ef8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d004      	beq.n	8000ef2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eee:	627b      	str	r3, [r7, #36]	; 0x24
 8000ef0:	e002      	b.n	8000ef8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f000 f965 	bl	80011c2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d024      	beq.n	8000f4c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d003      	beq.n	8000f1e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	f000 f941 	bl	800119e <HAL_CAN_TxMailbox2CompleteCallback>
 8000f1c:	e016      	b.n	8000f4c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d004      	beq.n	8000f32 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8000f30:	e00c      	b.n	8000f4c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000f32:	69bb      	ldr	r3, [r7, #24]
 8000f34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d004      	beq.n	8000f46 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
 8000f44:	e002      	b.n	8000f4c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f000 f944 	bl	80011d4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000f4c:	6a3b      	ldr	r3, [r7, #32]
 8000f4e:	f003 0308 	and.w	r3, r3, #8
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d00c      	beq.n	8000f70 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f003 0310 	and.w	r3, r3, #16
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d007      	beq.n	8000f70 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2210      	movs	r2, #16
 8000f6e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000f70:	6a3b      	ldr	r3, [r7, #32]
 8000f72:	f003 0304 	and.w	r3, r3, #4
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d00b      	beq.n	8000f92 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	f003 0308 	and.w	r3, r3, #8
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d006      	beq.n	8000f92 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2208      	movs	r2, #8
 8000f8a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f000 f92a 	bl	80011e6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000f92:	6a3b      	ldr	r3, [r7, #32]
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d009      	beq.n	8000fb0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff f8d6 	bl	800015c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000fb0:	6a3b      	ldr	r3, [r7, #32]
 8000fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d00c      	beq.n	8000fd4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	f003 0310 	and.w	r3, r3, #16
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d007      	beq.n	8000fd4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fca:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2210      	movs	r2, #16
 8000fd2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000fd4:	6a3b      	ldr	r3, [r7, #32]
 8000fd6:	f003 0320 	and.w	r3, r3, #32
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d00b      	beq.n	8000ff6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	f003 0308 	and.w	r3, r3, #8
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d006      	beq.n	8000ff6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2208      	movs	r2, #8
 8000fee:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 f90a 	bl	800120a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000ff6:	6a3b      	ldr	r3, [r7, #32]
 8000ff8:	f003 0310 	and.w	r3, r3, #16
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d009      	beq.n	8001014 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	691b      	ldr	r3, [r3, #16]
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d002      	beq.n	8001014 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f8f2 	bl	80011f8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001014:	6a3b      	ldr	r3, [r7, #32]
 8001016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00b      	beq.n	8001036 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	f003 0310 	and.w	r3, r3, #16
 8001024:	2b00      	cmp	r3, #0
 8001026:	d006      	beq.n	8001036 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2210      	movs	r2, #16
 800102e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f000 f8f3 	bl	800121c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001036:	6a3b      	ldr	r3, [r7, #32]
 8001038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00b      	beq.n	8001058 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d006      	beq.n	8001058 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2208      	movs	r2, #8
 8001050:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f000 f8eb 	bl	800122e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001058:	6a3b      	ldr	r3, [r7, #32]
 800105a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d07b      	beq.n	800115a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	2b00      	cmp	r3, #0
 800106a:	d072      	beq.n	8001152 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800106c:	6a3b      	ldr	r3, [r7, #32]
 800106e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001072:	2b00      	cmp	r3, #0
 8001074:	d008      	beq.n	8001088 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001082:	f043 0301 	orr.w	r3, r3, #1
 8001086:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001088:	6a3b      	ldr	r3, [r7, #32]
 800108a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800108e:	2b00      	cmp	r3, #0
 8001090:	d008      	beq.n	80010a4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001098:	2b00      	cmp	r3, #0
 800109a:	d003      	beq.n	80010a4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800109c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109e:	f043 0302 	orr.w	r3, r3, #2
 80010a2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80010a4:	6a3b      	ldr	r3, [r7, #32]
 80010a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d008      	beq.n	80010c0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d003      	beq.n	80010c0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80010b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ba:	f043 0304 	orr.w	r3, r3, #4
 80010be:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80010c0:	6a3b      	ldr	r3, [r7, #32]
 80010c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d043      	beq.n	8001152 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d03e      	beq.n	8001152 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80010da:	2b60      	cmp	r3, #96	; 0x60
 80010dc:	d02b      	beq.n	8001136 <HAL_CAN_IRQHandler+0x32a>
 80010de:	2b60      	cmp	r3, #96	; 0x60
 80010e0:	d82e      	bhi.n	8001140 <HAL_CAN_IRQHandler+0x334>
 80010e2:	2b50      	cmp	r3, #80	; 0x50
 80010e4:	d022      	beq.n	800112c <HAL_CAN_IRQHandler+0x320>
 80010e6:	2b50      	cmp	r3, #80	; 0x50
 80010e8:	d82a      	bhi.n	8001140 <HAL_CAN_IRQHandler+0x334>
 80010ea:	2b40      	cmp	r3, #64	; 0x40
 80010ec:	d019      	beq.n	8001122 <HAL_CAN_IRQHandler+0x316>
 80010ee:	2b40      	cmp	r3, #64	; 0x40
 80010f0:	d826      	bhi.n	8001140 <HAL_CAN_IRQHandler+0x334>
 80010f2:	2b30      	cmp	r3, #48	; 0x30
 80010f4:	d010      	beq.n	8001118 <HAL_CAN_IRQHandler+0x30c>
 80010f6:	2b30      	cmp	r3, #48	; 0x30
 80010f8:	d822      	bhi.n	8001140 <HAL_CAN_IRQHandler+0x334>
 80010fa:	2b10      	cmp	r3, #16
 80010fc:	d002      	beq.n	8001104 <HAL_CAN_IRQHandler+0x2f8>
 80010fe:	2b20      	cmp	r3, #32
 8001100:	d005      	beq.n	800110e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001102:	e01d      	b.n	8001140 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001106:	f043 0308 	orr.w	r3, r3, #8
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800110c:	e019      	b.n	8001142 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800110e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001110:	f043 0310 	orr.w	r3, r3, #16
 8001114:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001116:	e014      	b.n	8001142 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111a:	f043 0320 	orr.w	r3, r3, #32
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001120:	e00f      	b.n	8001142 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800112a:	e00a      	b.n	8001142 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800112c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001132:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001134:	e005      	b.n	8001142 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001138:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800113e:	e000      	b.n	8001142 <HAL_CAN_IRQHandler+0x336>
            break;
 8001140:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	699a      	ldr	r2, [r3, #24]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001150:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2204      	movs	r2, #4
 8001158:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800115a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115c:	2b00      	cmp	r3, #0
 800115e:	d008      	beq.n	8001172 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001166:	431a      	orrs	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f000 f867 	bl	8001240 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001172:	bf00      	nop
 8001174:	3728      	adds	r7, #40	; 0x28
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800117a:	b480      	push	{r7}
 800117c:	b083      	sub	sp, #12
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr

0800118c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr

0800119e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr

080011b0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr

080011c2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr

080011e6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80011e6:	b480      	push	{r7}
 80011e8:	b083      	sub	sp, #12
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr

080011f8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr

0800120a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr

0800122e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr

08001240 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr
	...

08001254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <__NVIC_SetPriorityGrouping+0x44>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001270:	4013      	ands	r3, r2
 8001272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800127c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001286:	4a04      	ldr	r2, [pc, #16]	; (8001298 <__NVIC_SetPriorityGrouping+0x44>)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	60d3      	str	r3, [r2, #12]
}
 800128c:	bf00      	nop
 800128e:	3714      	adds	r7, #20
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a0:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <__NVIC_GetPriorityGrouping+0x18>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	0a1b      	lsrs	r3, r3, #8
 80012a6:	f003 0307 	and.w	r3, r3, #7
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	db0b      	blt.n	80012e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	f003 021f 	and.w	r2, r3, #31
 80012d0:	4906      	ldr	r1, [pc, #24]	; (80012ec <__NVIC_EnableIRQ+0x34>)
 80012d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	2001      	movs	r0, #1
 80012da:	fa00 f202 	lsl.w	r2, r0, r2
 80012de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr
 80012ec:	e000e100 	.word	0xe000e100

080012f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	6039      	str	r1, [r7, #0]
 80012fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001300:	2b00      	cmp	r3, #0
 8001302:	db0a      	blt.n	800131a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	b2da      	uxtb	r2, r3
 8001308:	490c      	ldr	r1, [pc, #48]	; (800133c <__NVIC_SetPriority+0x4c>)
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	0112      	lsls	r2, r2, #4
 8001310:	b2d2      	uxtb	r2, r2
 8001312:	440b      	add	r3, r1
 8001314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001318:	e00a      	b.n	8001330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	b2da      	uxtb	r2, r3
 800131e:	4908      	ldr	r1, [pc, #32]	; (8001340 <__NVIC_SetPriority+0x50>)
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	3b04      	subs	r3, #4
 8001328:	0112      	lsls	r2, r2, #4
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	440b      	add	r3, r1
 800132e:	761a      	strb	r2, [r3, #24]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000e100 	.word	0xe000e100
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001344:	b480      	push	{r7}
 8001346:	b089      	sub	sp, #36	; 0x24
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	f1c3 0307 	rsb	r3, r3, #7
 800135e:	2b04      	cmp	r3, #4
 8001360:	bf28      	it	cs
 8001362:	2304      	movcs	r3, #4
 8001364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3304      	adds	r3, #4
 800136a:	2b06      	cmp	r3, #6
 800136c:	d902      	bls.n	8001374 <NVIC_EncodePriority+0x30>
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	3b03      	subs	r3, #3
 8001372:	e000      	b.n	8001376 <NVIC_EncodePriority+0x32>
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001378:	f04f 32ff 	mov.w	r2, #4294967295
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	43da      	mvns	r2, r3
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	401a      	ands	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800138c:	f04f 31ff 	mov.w	r1, #4294967295
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa01 f303 	lsl.w	r3, r1, r3
 8001396:	43d9      	mvns	r1, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800139c:	4313      	orrs	r3, r2
         );
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3724      	adds	r7, #36	; 0x24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013b8:	d301      	bcc.n	80013be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ba:	2301      	movs	r3, #1
 80013bc:	e00f      	b.n	80013de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013be:	4a0a      	ldr	r2, [pc, #40]	; (80013e8 <SysTick_Config+0x40>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013c6:	210f      	movs	r1, #15
 80013c8:	f04f 30ff 	mov.w	r0, #4294967295
 80013cc:	f7ff ff90 	bl	80012f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <SysTick_Config+0x40>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d6:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <SysTick_Config+0x40>)
 80013d8:	2207      	movs	r2, #7
 80013da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	e000e010 	.word	0xe000e010

080013ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff ff2d 	bl	8001254 <__NVIC_SetPriorityGrouping>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001402:	b580      	push	{r7, lr}
 8001404:	b086      	sub	sp, #24
 8001406:	af00      	add	r7, sp, #0
 8001408:	4603      	mov	r3, r0
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
 800140e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001414:	f7ff ff42 	bl	800129c <__NVIC_GetPriorityGrouping>
 8001418:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	68b9      	ldr	r1, [r7, #8]
 800141e:	6978      	ldr	r0, [r7, #20]
 8001420:	f7ff ff90 	bl	8001344 <NVIC_EncodePriority>
 8001424:	4602      	mov	r2, r0
 8001426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800142a:	4611      	mov	r1, r2
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff5f 	bl	80012f0 <__NVIC_SetPriority>
}
 8001432:	bf00      	nop
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	4603      	mov	r3, r0
 8001442:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff35 	bl	80012b8 <__NVIC_EnableIRQ>
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff ffa2 	bl	80013a8 <SysTick_Config>
 8001464:	4603      	mov	r3, r0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001470:	b480      	push	{r7}
 8001472:	b08b      	sub	sp, #44	; 0x2c
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800147e:	2300      	movs	r3, #0
 8001480:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001482:	e169      	b.n	8001758 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001484:	2201      	movs	r2, #1
 8001486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	69fa      	ldr	r2, [r7, #28]
 8001494:	4013      	ands	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	429a      	cmp	r2, r3
 800149e:	f040 8158 	bne.w	8001752 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	4a9a      	ldr	r2, [pc, #616]	; (8001710 <HAL_GPIO_Init+0x2a0>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d05e      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014ac:	4a98      	ldr	r2, [pc, #608]	; (8001710 <HAL_GPIO_Init+0x2a0>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d875      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014b2:	4a98      	ldr	r2, [pc, #608]	; (8001714 <HAL_GPIO_Init+0x2a4>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d058      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014b8:	4a96      	ldr	r2, [pc, #600]	; (8001714 <HAL_GPIO_Init+0x2a4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d86f      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014be:	4a96      	ldr	r2, [pc, #600]	; (8001718 <HAL_GPIO_Init+0x2a8>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d052      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014c4:	4a94      	ldr	r2, [pc, #592]	; (8001718 <HAL_GPIO_Init+0x2a8>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d869      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014ca:	4a94      	ldr	r2, [pc, #592]	; (800171c <HAL_GPIO_Init+0x2ac>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d04c      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014d0:	4a92      	ldr	r2, [pc, #584]	; (800171c <HAL_GPIO_Init+0x2ac>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d863      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014d6:	4a92      	ldr	r2, [pc, #584]	; (8001720 <HAL_GPIO_Init+0x2b0>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d046      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014dc:	4a90      	ldr	r2, [pc, #576]	; (8001720 <HAL_GPIO_Init+0x2b0>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d85d      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014e2:	2b12      	cmp	r3, #18
 80014e4:	d82a      	bhi.n	800153c <HAL_GPIO_Init+0xcc>
 80014e6:	2b12      	cmp	r3, #18
 80014e8:	d859      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014ea:	a201      	add	r2, pc, #4	; (adr r2, 80014f0 <HAL_GPIO_Init+0x80>)
 80014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f0:	0800156b 	.word	0x0800156b
 80014f4:	08001545 	.word	0x08001545
 80014f8:	08001557 	.word	0x08001557
 80014fc:	08001599 	.word	0x08001599
 8001500:	0800159f 	.word	0x0800159f
 8001504:	0800159f 	.word	0x0800159f
 8001508:	0800159f 	.word	0x0800159f
 800150c:	0800159f 	.word	0x0800159f
 8001510:	0800159f 	.word	0x0800159f
 8001514:	0800159f 	.word	0x0800159f
 8001518:	0800159f 	.word	0x0800159f
 800151c:	0800159f 	.word	0x0800159f
 8001520:	0800159f 	.word	0x0800159f
 8001524:	0800159f 	.word	0x0800159f
 8001528:	0800159f 	.word	0x0800159f
 800152c:	0800159f 	.word	0x0800159f
 8001530:	0800159f 	.word	0x0800159f
 8001534:	0800154d 	.word	0x0800154d
 8001538:	08001561 	.word	0x08001561
 800153c:	4a79      	ldr	r2, [pc, #484]	; (8001724 <HAL_GPIO_Init+0x2b4>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d013      	beq.n	800156a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001542:	e02c      	b.n	800159e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	623b      	str	r3, [r7, #32]
          break;
 800154a:	e029      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	3304      	adds	r3, #4
 8001552:	623b      	str	r3, [r7, #32]
          break;
 8001554:	e024      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	3308      	adds	r3, #8
 800155c:	623b      	str	r3, [r7, #32]
          break;
 800155e:	e01f      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	330c      	adds	r3, #12
 8001566:	623b      	str	r3, [r7, #32]
          break;
 8001568:	e01a      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d102      	bne.n	8001578 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001572:	2304      	movs	r3, #4
 8001574:	623b      	str	r3, [r7, #32]
          break;
 8001576:	e013      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d105      	bne.n	800158c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001580:	2308      	movs	r3, #8
 8001582:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69fa      	ldr	r2, [r7, #28]
 8001588:	611a      	str	r2, [r3, #16]
          break;
 800158a:	e009      	b.n	80015a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800158c:	2308      	movs	r3, #8
 800158e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	69fa      	ldr	r2, [r7, #28]
 8001594:	615a      	str	r2, [r3, #20]
          break;
 8001596:	e003      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
          break;
 800159c:	e000      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          break;
 800159e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	2bff      	cmp	r3, #255	; 0xff
 80015a4:	d801      	bhi.n	80015aa <HAL_GPIO_Init+0x13a>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	e001      	b.n	80015ae <HAL_GPIO_Init+0x13e>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3304      	adds	r3, #4
 80015ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	2bff      	cmp	r3, #255	; 0xff
 80015b4:	d802      	bhi.n	80015bc <HAL_GPIO_Init+0x14c>
 80015b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	e002      	b.n	80015c2 <HAL_GPIO_Init+0x152>
 80015bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015be:	3b08      	subs	r3, #8
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	210f      	movs	r1, #15
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	fa01 f303 	lsl.w	r3, r1, r3
 80015d0:	43db      	mvns	r3, r3
 80015d2:	401a      	ands	r2, r3
 80015d4:	6a39      	ldr	r1, [r7, #32]
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	fa01 f303 	lsl.w	r3, r1, r3
 80015dc:	431a      	orrs	r2, r3
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f000 80b1 	beq.w	8001752 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015f0:	4b4d      	ldr	r3, [pc, #308]	; (8001728 <HAL_GPIO_Init+0x2b8>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a4c      	ldr	r2, [pc, #304]	; (8001728 <HAL_GPIO_Init+0x2b8>)
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b4a      	ldr	r3, [pc, #296]	; (8001728 <HAL_GPIO_Init+0x2b8>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0301 	and.w	r3, r3, #1
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001608:	4a48      	ldr	r2, [pc, #288]	; (800172c <HAL_GPIO_Init+0x2bc>)
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	089b      	lsrs	r3, r3, #2
 800160e:	3302      	adds	r3, #2
 8001610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001614:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	220f      	movs	r2, #15
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	4013      	ands	r3, r2
 800162a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a40      	ldr	r2, [pc, #256]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d013      	beq.n	800165c <HAL_GPIO_Init+0x1ec>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4a3f      	ldr	r2, [pc, #252]	; (8001734 <HAL_GPIO_Init+0x2c4>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d00d      	beq.n	8001658 <HAL_GPIO_Init+0x1e8>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a3e      	ldr	r2, [pc, #248]	; (8001738 <HAL_GPIO_Init+0x2c8>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d007      	beq.n	8001654 <HAL_GPIO_Init+0x1e4>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a3d      	ldr	r2, [pc, #244]	; (800173c <HAL_GPIO_Init+0x2cc>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d101      	bne.n	8001650 <HAL_GPIO_Init+0x1e0>
 800164c:	2303      	movs	r3, #3
 800164e:	e006      	b.n	800165e <HAL_GPIO_Init+0x1ee>
 8001650:	2304      	movs	r3, #4
 8001652:	e004      	b.n	800165e <HAL_GPIO_Init+0x1ee>
 8001654:	2302      	movs	r3, #2
 8001656:	e002      	b.n	800165e <HAL_GPIO_Init+0x1ee>
 8001658:	2301      	movs	r3, #1
 800165a:	e000      	b.n	800165e <HAL_GPIO_Init+0x1ee>
 800165c:	2300      	movs	r3, #0
 800165e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001660:	f002 0203 	and.w	r2, r2, #3
 8001664:	0092      	lsls	r2, r2, #2
 8001666:	4093      	lsls	r3, r2
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	4313      	orrs	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800166e:	492f      	ldr	r1, [pc, #188]	; (800172c <HAL_GPIO_Init+0x2bc>)
 8001670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001672:	089b      	lsrs	r3, r3, #2
 8001674:	3302      	adds	r3, #2
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d006      	beq.n	8001696 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001688:	4b2d      	ldr	r3, [pc, #180]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	492c      	ldr	r1, [pc, #176]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	4313      	orrs	r3, r2
 8001692:	600b      	str	r3, [r1, #0]
 8001694:	e006      	b.n	80016a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001696:	4b2a      	ldr	r3, [pc, #168]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	43db      	mvns	r3, r3
 800169e:	4928      	ldr	r1, [pc, #160]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d006      	beq.n	80016be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016b0:	4b23      	ldr	r3, [pc, #140]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016b2:	685a      	ldr	r2, [r3, #4]
 80016b4:	4922      	ldr	r1, [pc, #136]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
 80016bc:	e006      	b.n	80016cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016be:	4b20      	ldr	r3, [pc, #128]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016c0:	685a      	ldr	r2, [r3, #4]
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	43db      	mvns	r3, r3
 80016c6:	491e      	ldr	r1, [pc, #120]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016c8:	4013      	ands	r3, r2
 80016ca:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d006      	beq.n	80016e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016d8:	4b19      	ldr	r3, [pc, #100]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	4918      	ldr	r1, [pc, #96]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	608b      	str	r3, [r1, #8]
 80016e4:	e006      	b.n	80016f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016e6:	4b16      	ldr	r3, [pc, #88]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	43db      	mvns	r3, r3
 80016ee:	4914      	ldr	r1, [pc, #80]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 80016f0:	4013      	ands	r3, r2
 80016f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d021      	beq.n	8001744 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001700:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	490e      	ldr	r1, [pc, #56]	; (8001740 <HAL_GPIO_Init+0x2d0>)
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	4313      	orrs	r3, r2
 800170a:	60cb      	str	r3, [r1, #12]
 800170c:	e021      	b.n	8001752 <HAL_GPIO_Init+0x2e2>
 800170e:	bf00      	nop
 8001710:	10320000 	.word	0x10320000
 8001714:	10310000 	.word	0x10310000
 8001718:	10220000 	.word	0x10220000
 800171c:	10210000 	.word	0x10210000
 8001720:	10120000 	.word	0x10120000
 8001724:	10110000 	.word	0x10110000
 8001728:	40021000 	.word	0x40021000
 800172c:	40010000 	.word	0x40010000
 8001730:	40010800 	.word	0x40010800
 8001734:	40010c00 	.word	0x40010c00
 8001738:	40011000 	.word	0x40011000
 800173c:	40011400 	.word	0x40011400
 8001740:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001744:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <HAL_GPIO_Init+0x304>)
 8001746:	68da      	ldr	r2, [r3, #12]
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	43db      	mvns	r3, r3
 800174c:	4909      	ldr	r1, [pc, #36]	; (8001774 <HAL_GPIO_Init+0x304>)
 800174e:	4013      	ands	r3, r2
 8001750:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001754:	3301      	adds	r3, #1
 8001756:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175e:	fa22 f303 	lsr.w	r3, r2, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	f47f ae8e 	bne.w	8001484 <HAL_GPIO_Init+0x14>
  }
}
 8001768:	bf00      	nop
 800176a:	bf00      	nop
 800176c:	372c      	adds	r7, #44	; 0x2c
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	40010400 	.word	0x40010400

08001778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d101      	bne.n	800178a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e26c      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	f000 8087 	beq.w	80018a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001798:	4b92      	ldr	r3, [pc, #584]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f003 030c 	and.w	r3, r3, #12
 80017a0:	2b04      	cmp	r3, #4
 80017a2:	d00c      	beq.n	80017be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017a4:	4b8f      	ldr	r3, [pc, #572]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f003 030c 	and.w	r3, r3, #12
 80017ac:	2b08      	cmp	r3, #8
 80017ae:	d112      	bne.n	80017d6 <HAL_RCC_OscConfig+0x5e>
 80017b0:	4b8c      	ldr	r3, [pc, #560]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017bc:	d10b      	bne.n	80017d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017be:	4b89      	ldr	r3, [pc, #548]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d06c      	beq.n	80018a4 <HAL_RCC_OscConfig+0x12c>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d168      	bne.n	80018a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e246      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017de:	d106      	bne.n	80017ee <HAL_RCC_OscConfig+0x76>
 80017e0:	4b80      	ldr	r3, [pc, #512]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a7f      	ldr	r2, [pc, #508]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80017e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ea:	6013      	str	r3, [r2, #0]
 80017ec:	e02e      	b.n	800184c <HAL_RCC_OscConfig+0xd4>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10c      	bne.n	8001810 <HAL_RCC_OscConfig+0x98>
 80017f6:	4b7b      	ldr	r3, [pc, #492]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a7a      	ldr	r2, [pc, #488]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	4b78      	ldr	r3, [pc, #480]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a77      	ldr	r2, [pc, #476]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001808:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800180c:	6013      	str	r3, [r2, #0]
 800180e:	e01d      	b.n	800184c <HAL_RCC_OscConfig+0xd4>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001818:	d10c      	bne.n	8001834 <HAL_RCC_OscConfig+0xbc>
 800181a:	4b72      	ldr	r3, [pc, #456]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a71      	ldr	r2, [pc, #452]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001820:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	4b6f      	ldr	r3, [pc, #444]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a6e      	ldr	r2, [pc, #440]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 800182c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001830:	6013      	str	r3, [r2, #0]
 8001832:	e00b      	b.n	800184c <HAL_RCC_OscConfig+0xd4>
 8001834:	4b6b      	ldr	r3, [pc, #428]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a6a      	ldr	r2, [pc, #424]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 800183a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	4b68      	ldr	r3, [pc, #416]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a67      	ldr	r2, [pc, #412]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001846:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800184a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d013      	beq.n	800187c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001854:	f7fe ff92 	bl	800077c <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800185c:	f7fe ff8e 	bl	800077c <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b64      	cmp	r3, #100	; 0x64
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e1fa      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186e:	4b5d      	ldr	r3, [pc, #372]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f0      	beq.n	800185c <HAL_RCC_OscConfig+0xe4>
 800187a:	e014      	b.n	80018a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187c:	f7fe ff7e 	bl	800077c <HAL_GetTick>
 8001880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001884:	f7fe ff7a 	bl	800077c <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b64      	cmp	r3, #100	; 0x64
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e1e6      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001896:	4b53      	ldr	r3, [pc, #332]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1f0      	bne.n	8001884 <HAL_RCC_OscConfig+0x10c>
 80018a2:	e000      	b.n	80018a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d063      	beq.n	800197a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b2:	4b4c      	ldr	r3, [pc, #304]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 030c 	and.w	r3, r3, #12
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00b      	beq.n	80018d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018be:	4b49      	ldr	r3, [pc, #292]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f003 030c 	and.w	r3, r3, #12
 80018c6:	2b08      	cmp	r3, #8
 80018c8:	d11c      	bne.n	8001904 <HAL_RCC_OscConfig+0x18c>
 80018ca:	4b46      	ldr	r3, [pc, #280]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d116      	bne.n	8001904 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d6:	4b43      	ldr	r3, [pc, #268]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d005      	beq.n	80018ee <HAL_RCC_OscConfig+0x176>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d001      	beq.n	80018ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e1ba      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ee:	4b3d      	ldr	r3, [pc, #244]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	4939      	ldr	r1, [pc, #228]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001902:	e03a      	b.n	800197a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	691b      	ldr	r3, [r3, #16]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d020      	beq.n	800194e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800190c:	4b36      	ldr	r3, [pc, #216]	; (80019e8 <HAL_RCC_OscConfig+0x270>)
 800190e:	2201      	movs	r2, #1
 8001910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001912:	f7fe ff33 	bl	800077c <HAL_GetTick>
 8001916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001918:	e008      	b.n	800192c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800191a:	f7fe ff2f 	bl	800077c <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e19b      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800192c:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0f0      	beq.n	800191a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001938:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	4927      	ldr	r1, [pc, #156]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001948:	4313      	orrs	r3, r2
 800194a:	600b      	str	r3, [r1, #0]
 800194c:	e015      	b.n	800197a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800194e:	4b26      	ldr	r3, [pc, #152]	; (80019e8 <HAL_RCC_OscConfig+0x270>)
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7fe ff12 	bl	800077c <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800195c:	f7fe ff0e 	bl	800077c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e17a      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800196e:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	2b00      	cmp	r3, #0
 8001984:	d03a      	beq.n	80019fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d019      	beq.n	80019c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800198e:	4b17      	ldr	r3, [pc, #92]	; (80019ec <HAL_RCC_OscConfig+0x274>)
 8001990:	2201      	movs	r2, #1
 8001992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001994:	f7fe fef2 	bl	800077c <HAL_GetTick>
 8001998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800199c:	f7fe feee 	bl	800077c <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e15a      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ae:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d0f0      	beq.n	800199c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019ba:	2001      	movs	r0, #1
 80019bc:	f000 fad8 	bl	8001f70 <RCC_Delay>
 80019c0:	e01c      	b.n	80019fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019c2:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <HAL_RCC_OscConfig+0x274>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c8:	f7fe fed8 	bl	800077c <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019ce:	e00f      	b.n	80019f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d0:	f7fe fed4 	bl	800077c <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d908      	bls.n	80019f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e140      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	42420000 	.word	0x42420000
 80019ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f0:	4b9e      	ldr	r3, [pc, #632]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1e9      	bne.n	80019d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0304 	and.w	r3, r3, #4
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 80a6 	beq.w	8001b56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a0e:	4b97      	ldr	r3, [pc, #604]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10d      	bne.n	8001a36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1a:	4b94      	ldr	r3, [pc, #592]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	4a93      	ldr	r2, [pc, #588]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a24:	61d3      	str	r3, [r2, #28]
 8001a26:	4b91      	ldr	r3, [pc, #580]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a28:	69db      	ldr	r3, [r3, #28]
 8001a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a32:	2301      	movs	r3, #1
 8001a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a36:	4b8e      	ldr	r3, [pc, #568]	; (8001c70 <HAL_RCC_OscConfig+0x4f8>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d118      	bne.n	8001a74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a42:	4b8b      	ldr	r3, [pc, #556]	; (8001c70 <HAL_RCC_OscConfig+0x4f8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a8a      	ldr	r2, [pc, #552]	; (8001c70 <HAL_RCC_OscConfig+0x4f8>)
 8001a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a4e:	f7fe fe95 	bl	800077c <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a56:	f7fe fe91 	bl	800077c <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b64      	cmp	r3, #100	; 0x64
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e0fd      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a68:	4b81      	ldr	r3, [pc, #516]	; (8001c70 <HAL_RCC_OscConfig+0x4f8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d106      	bne.n	8001a8a <HAL_RCC_OscConfig+0x312>
 8001a7c:	4b7b      	ldr	r3, [pc, #492]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a7e:	6a1b      	ldr	r3, [r3, #32]
 8001a80:	4a7a      	ldr	r2, [pc, #488]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	6213      	str	r3, [r2, #32]
 8001a88:	e02d      	b.n	8001ae6 <HAL_RCC_OscConfig+0x36e>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10c      	bne.n	8001aac <HAL_RCC_OscConfig+0x334>
 8001a92:	4b76      	ldr	r3, [pc, #472]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	4a75      	ldr	r2, [pc, #468]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001a98:	f023 0301 	bic.w	r3, r3, #1
 8001a9c:	6213      	str	r3, [r2, #32]
 8001a9e:	4b73      	ldr	r3, [pc, #460]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	4a72      	ldr	r2, [pc, #456]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001aa4:	f023 0304 	bic.w	r3, r3, #4
 8001aa8:	6213      	str	r3, [r2, #32]
 8001aaa:	e01c      	b.n	8001ae6 <HAL_RCC_OscConfig+0x36e>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	2b05      	cmp	r3, #5
 8001ab2:	d10c      	bne.n	8001ace <HAL_RCC_OscConfig+0x356>
 8001ab4:	4b6d      	ldr	r3, [pc, #436]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	4a6c      	ldr	r2, [pc, #432]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001aba:	f043 0304 	orr.w	r3, r3, #4
 8001abe:	6213      	str	r3, [r2, #32]
 8001ac0:	4b6a      	ldr	r3, [pc, #424]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001ac2:	6a1b      	ldr	r3, [r3, #32]
 8001ac4:	4a69      	ldr	r2, [pc, #420]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001ac6:	f043 0301 	orr.w	r3, r3, #1
 8001aca:	6213      	str	r3, [r2, #32]
 8001acc:	e00b      	b.n	8001ae6 <HAL_RCC_OscConfig+0x36e>
 8001ace:	4b67      	ldr	r3, [pc, #412]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001ad0:	6a1b      	ldr	r3, [r3, #32]
 8001ad2:	4a66      	ldr	r2, [pc, #408]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001ad4:	f023 0301 	bic.w	r3, r3, #1
 8001ad8:	6213      	str	r3, [r2, #32]
 8001ada:	4b64      	ldr	r3, [pc, #400]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001adc:	6a1b      	ldr	r3, [r3, #32]
 8001ade:	4a63      	ldr	r2, [pc, #396]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001ae0:	f023 0304 	bic.w	r3, r3, #4
 8001ae4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d015      	beq.n	8001b1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aee:	f7fe fe45 	bl	800077c <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af4:	e00a      	b.n	8001b0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001af6:	f7fe fe41 	bl	800077c <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e0ab      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b0c:	4b57      	ldr	r3, [pc, #348]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d0ee      	beq.n	8001af6 <HAL_RCC_OscConfig+0x37e>
 8001b18:	e014      	b.n	8001b44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1a:	f7fe fe2f 	bl	800077c <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b20:	e00a      	b.n	8001b38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b22:	f7fe fe2b 	bl	800077c <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e095      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b38:	4b4c      	ldr	r3, [pc, #304]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d1ee      	bne.n	8001b22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b44:	7dfb      	ldrb	r3, [r7, #23]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d105      	bne.n	8001b56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b4a:	4b48      	ldr	r3, [pc, #288]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	4a47      	ldr	r2, [pc, #284]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001b50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 8081 	beq.w	8001c62 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b60:	4b42      	ldr	r3, [pc, #264]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f003 030c 	and.w	r3, r3, #12
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	d061      	beq.n	8001c30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	69db      	ldr	r3, [r3, #28]
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d146      	bne.n	8001c02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b74:	4b3f      	ldr	r3, [pc, #252]	; (8001c74 <HAL_RCC_OscConfig+0x4fc>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7a:	f7fe fdff 	bl	800077c <HAL_GetTick>
 8001b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b80:	e008      	b.n	8001b94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b82:	f7fe fdfb 	bl	800077c <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e067      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b94:	4b35      	ldr	r3, [pc, #212]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1f0      	bne.n	8001b82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ba8:	d108      	bne.n	8001bbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001baa:	4b30      	ldr	r3, [pc, #192]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	492d      	ldr	r1, [pc, #180]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bbc:	4b2b      	ldr	r3, [pc, #172]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6a19      	ldr	r1, [r3, #32]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bcc:	430b      	orrs	r3, r1
 8001bce:	4927      	ldr	r1, [pc, #156]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bd4:	4b27      	ldr	r3, [pc, #156]	; (8001c74 <HAL_RCC_OscConfig+0x4fc>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bda:	f7fe fdcf 	bl	800077c <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be2:	f7fe fdcb 	bl	800077c <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e037      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0f0      	beq.n	8001be2 <HAL_RCC_OscConfig+0x46a>
 8001c00:	e02f      	b.n	8001c62 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c02:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <HAL_RCC_OscConfig+0x4fc>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c08:	f7fe fdb8 	bl	800077c <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c10:	f7fe fdb4 	bl	800077c <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e020      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c22:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1f0      	bne.n	8001c10 <HAL_RCC_OscConfig+0x498>
 8001c2e:	e018      	b.n	8001c62 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69db      	ldr	r3, [r3, #28]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d101      	bne.n	8001c3c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e013      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <HAL_RCC_OscConfig+0x4f4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d106      	bne.n	8001c5e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d001      	beq.n	8001c62 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e000      	b.n	8001c64 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40007000 	.word	0x40007000
 8001c74:	42420060 	.word	0x42420060

08001c78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e0d0      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c8c:	4b6a      	ldr	r3, [pc, #424]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d910      	bls.n	8001cbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c9a:	4b67      	ldr	r3, [pc, #412]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f023 0207 	bic.w	r2, r3, #7
 8001ca2:	4965      	ldr	r1, [pc, #404]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001caa:	4b63      	ldr	r3, [pc, #396]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d001      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e0b8      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d020      	beq.n	8001d0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d005      	beq.n	8001ce0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cd4:	4b59      	ldr	r3, [pc, #356]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	4a58      	ldr	r2, [pc, #352]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001cda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001cde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d005      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cec:	4b53      	ldr	r3, [pc, #332]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	4a52      	ldr	r2, [pc, #328]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001cf2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001cf6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf8:	4b50      	ldr	r3, [pc, #320]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	494d      	ldr	r1, [pc, #308]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d040      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d107      	bne.n	8001d2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d1e:	4b47      	ldr	r3, [pc, #284]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d115      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e07f      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d107      	bne.n	8001d46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d36:	4b41      	ldr	r3, [pc, #260]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d109      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e073      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d46:	4b3d      	ldr	r3, [pc, #244]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e06b      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d56:	4b39      	ldr	r3, [pc, #228]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f023 0203 	bic.w	r2, r3, #3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	4936      	ldr	r1, [pc, #216]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d68:	f7fe fd08 	bl	800077c <HAL_GetTick>
 8001d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6e:	e00a      	b.n	8001d86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d70:	f7fe fd04 	bl	800077c <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e053      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d86:	4b2d      	ldr	r3, [pc, #180]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f003 020c 	and.w	r2, r3, #12
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d1eb      	bne.n	8001d70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d98:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d210      	bcs.n	8001dc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da6:	4b24      	ldr	r3, [pc, #144]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f023 0207 	bic.w	r2, r3, #7
 8001dae:	4922      	ldr	r1, [pc, #136]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db6:	4b20      	ldr	r3, [pc, #128]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d001      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e032      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d008      	beq.n	8001de6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dd4:	4b19      	ldr	r3, [pc, #100]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	4916      	ldr	r1, [pc, #88]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0308 	and.w	r3, r3, #8
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d009      	beq.n	8001e06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001df2:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	490e      	ldr	r1, [pc, #56]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e06:	f000 f821 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	091b      	lsrs	r3, r3, #4
 8001e12:	f003 030f 	and.w	r3, r3, #15
 8001e16:	490a      	ldr	r1, [pc, #40]	; (8001e40 <HAL_RCC_ClockConfig+0x1c8>)
 8001e18:	5ccb      	ldrb	r3, [r1, r3]
 8001e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e1e:	4a09      	ldr	r2, [pc, #36]	; (8001e44 <HAL_RCC_ClockConfig+0x1cc>)
 8001e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e22:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <HAL_RCC_ClockConfig+0x1d0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7fe fc66 	bl	80006f8 <HAL_InitTick>

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40022000 	.word	0x40022000
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	08002c20 	.word	0x08002c20
 8001e44:	20000000 	.word	0x20000000
 8001e48:	20000004 	.word	0x20000004

08001e4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e4c:	b490      	push	{r4, r7}
 8001e4e:	b08a      	sub	sp, #40	; 0x28
 8001e50:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e52:	4b2a      	ldr	r3, [pc, #168]	; (8001efc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001e54:	1d3c      	adds	r4, r7, #4
 8001e56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e5c:	f240 2301 	movw	r3, #513	; 0x201
 8001e60:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
 8001e66:	2300      	movs	r3, #0
 8001e68:	61bb      	str	r3, [r7, #24]
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e76:	4b22      	ldr	r3, [pc, #136]	; (8001f00 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f003 030c 	and.w	r3, r3, #12
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	d002      	beq.n	8001e8c <HAL_RCC_GetSysClockFreq+0x40>
 8001e86:	2b08      	cmp	r3, #8
 8001e88:	d003      	beq.n	8001e92 <HAL_RCC_GetSysClockFreq+0x46>
 8001e8a:	e02d      	b.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e8c:	4b1d      	ldr	r3, [pc, #116]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e8e:	623b      	str	r3, [r7, #32]
      break;
 8001e90:	e02d      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	0c9b      	lsrs	r3, r3, #18
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e9e:	4413      	add	r3, r2
 8001ea0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ea4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d013      	beq.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001eb0:	4b13      	ldr	r3, [pc, #76]	; (8001f00 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	0c5b      	lsrs	r3, r3, #17
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ebe:	4413      	add	r3, r2
 8001ec0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ec4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	4a0e      	ldr	r2, [pc, #56]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eca:	fb02 f203 	mul.w	r2, r2, r3
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed6:	e004      	b.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	4a0b      	ldr	r2, [pc, #44]	; (8001f08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001edc:	fb02 f303 	mul.w	r3, r2, r3
 8001ee0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	623b      	str	r3, [r7, #32]
      break;
 8001ee6:	e002      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ee8:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eea:	623b      	str	r3, [r7, #32]
      break;
 8001eec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eee:	6a3b      	ldr	r3, [r7, #32]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3728      	adds	r7, #40	; 0x28
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc90      	pop	{r4, r7}
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	08002c10 	.word	0x08002c10
 8001f00:	40021000 	.word	0x40021000
 8001f04:	007a1200 	.word	0x007a1200
 8001f08:	003d0900 	.word	0x003d0900

08001f0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f10:	4b02      	ldr	r3, [pc, #8]	; (8001f1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f12:	681b      	ldr	r3, [r3, #0]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr
 8001f1c:	20000000 	.word	0x20000000

08001f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f24:	f7ff fff2 	bl	8001f0c <HAL_RCC_GetHCLKFreq>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	0a1b      	lsrs	r3, r3, #8
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	4903      	ldr	r1, [pc, #12]	; (8001f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f36:	5ccb      	ldrb	r3, [r1, r3]
 8001f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40021000 	.word	0x40021000
 8001f44:	08002c30 	.word	0x08002c30

08001f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f4c:	f7ff ffde 	bl	8001f0c <HAL_RCC_GetHCLKFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	0adb      	lsrs	r3, r3, #11
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	4903      	ldr	r1, [pc, #12]	; (8001f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f5e:	5ccb      	ldrb	r3, [r1, r3]
 8001f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	08002c30 	.word	0x08002c30

08001f70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f78:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <RCC_Delay+0x34>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	; (8001fa8 <RCC_Delay+0x38>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	0a5b      	lsrs	r3, r3, #9
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	fb02 f303 	mul.w	r3, r2, r3
 8001f8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f8c:	bf00      	nop
  }
  while (Delay --);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	1e5a      	subs	r2, r3, #1
 8001f92:	60fa      	str	r2, [r7, #12]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1f9      	bne.n	8001f8c <RCC_Delay+0x1c>
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	10624dd3 	.word	0x10624dd3

08001fac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e03f      	b.n	800203e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d106      	bne.n	8001fd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f7fe fa9a 	bl	800050c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2224      	movs	r2, #36	; 0x24
 8001fdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 f905 	bl	8002200 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	691a      	ldr	r2, [r3, #16]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002004:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695a      	ldr	r2, [r3, #20]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002014:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68da      	ldr	r2, [r3, #12]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002024:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2220      	movs	r2, #32
 8002030:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2220      	movs	r2, #32
 8002038:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b08a      	sub	sp, #40	; 0x28
 800204a:	af02      	add	r7, sp, #8
 800204c:	60f8      	str	r0, [r7, #12]
 800204e:	60b9      	str	r1, [r7, #8]
 8002050:	603b      	str	r3, [r7, #0]
 8002052:	4613      	mov	r3, r2
 8002054:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b20      	cmp	r3, #32
 8002064:	d17c      	bne.n	8002160 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d002      	beq.n	8002072 <HAL_UART_Transmit+0x2c>
 800206c:	88fb      	ldrh	r3, [r7, #6]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e075      	b.n	8002162 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <HAL_UART_Transmit+0x3e>
 8002080:	2302      	movs	r3, #2
 8002082:	e06e      	b.n	8002162 <HAL_UART_Transmit+0x11c>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2221      	movs	r2, #33	; 0x21
 8002096:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800209a:	f7fe fb6f 	bl	800077c <HAL_GetTick>
 800209e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	88fa      	ldrh	r2, [r7, #6]
 80020a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	88fa      	ldrh	r2, [r7, #6]
 80020aa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020b4:	d108      	bne.n	80020c8 <HAL_UART_Transmit+0x82>
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d104      	bne.n	80020c8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	61bb      	str	r3, [r7, #24]
 80020c6:	e003      	b.n	80020d0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80020d8:	e02a      	b.n	8002130 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	2200      	movs	r2, #0
 80020e2:	2180      	movs	r1, #128	; 0x80
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f000 f840 	bl	800216a <UART_WaitOnFlagUntilTimeout>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e036      	b.n	8002162 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10b      	bne.n	8002112 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	461a      	mov	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002108:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	3302      	adds	r3, #2
 800210e:	61bb      	str	r3, [r7, #24]
 8002110:	e007      	b.n	8002122 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	781a      	ldrb	r2, [r3, #0]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	3301      	adds	r3, #1
 8002120:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002126:	b29b      	uxth	r3, r3
 8002128:	3b01      	subs	r3, #1
 800212a:	b29a      	uxth	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002134:	b29b      	uxth	r3, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1cf      	bne.n	80020da <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	2200      	movs	r2, #0
 8002142:	2140      	movs	r1, #64	; 0x40
 8002144:	68f8      	ldr	r0, [r7, #12]
 8002146:	f000 f810 	bl	800216a <UART_WaitOnFlagUntilTimeout>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e006      	b.n	8002162 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2220      	movs	r2, #32
 8002158:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800215c:	2300      	movs	r3, #0
 800215e:	e000      	b.n	8002162 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002160:	2302      	movs	r3, #2
  }
}
 8002162:	4618      	mov	r0, r3
 8002164:	3720      	adds	r7, #32
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b084      	sub	sp, #16
 800216e:	af00      	add	r7, sp, #0
 8002170:	60f8      	str	r0, [r7, #12]
 8002172:	60b9      	str	r1, [r7, #8]
 8002174:	603b      	str	r3, [r7, #0]
 8002176:	4613      	mov	r3, r2
 8002178:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800217a:	e02c      	b.n	80021d6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002182:	d028      	beq.n	80021d6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d007      	beq.n	800219a <UART_WaitOnFlagUntilTimeout+0x30>
 800218a:	f7fe faf7 	bl	800077c <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	429a      	cmp	r2, r3
 8002198:	d21d      	bcs.n	80021d6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80021a8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	695a      	ldr	r2, [r3, #20]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0201 	bic.w	r2, r2, #1
 80021b8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2220      	movs	r2, #32
 80021be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2220      	movs	r2, #32
 80021c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e00f      	b.n	80021f6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	4013      	ands	r3, r2
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	bf0c      	ite	eq
 80021e6:	2301      	moveq	r3, #1
 80021e8:	2300      	movne	r3, #0
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	461a      	mov	r2, r3
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d0c3      	beq.n	800217c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
	...

08002200 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68da      	ldr	r2, [r3, #12]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	430a      	orrs	r2, r1
 800221c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	4313      	orrs	r3, r2
 800222e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800223a:	f023 030c 	bic.w	r3, r3, #12
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6812      	ldr	r2, [r2, #0]
 8002242:	68b9      	ldr	r1, [r7, #8]
 8002244:	430b      	orrs	r3, r1
 8002246:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	699a      	ldr	r2, [r3, #24]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	430a      	orrs	r2, r1
 800225c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a2c      	ldr	r2, [pc, #176]	; (8002314 <UART_SetConfig+0x114>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d103      	bne.n	8002270 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002268:	f7ff fe6e 	bl	8001f48 <HAL_RCC_GetPCLK2Freq>
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	e002      	b.n	8002276 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002270:	f7ff fe56 	bl	8001f20 <HAL_RCC_GetPCLK1Freq>
 8002274:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	4613      	mov	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	009a      	lsls	r2, r3, #2
 8002280:	441a      	add	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	fbb2 f3f3 	udiv	r3, r2, r3
 800228c:	4a22      	ldr	r2, [pc, #136]	; (8002318 <UART_SetConfig+0x118>)
 800228e:	fba2 2303 	umull	r2, r3, r2, r3
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	0119      	lsls	r1, r3, #4
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	009a      	lsls	r2, r3, #2
 80022a0:	441a      	add	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80022ac:	4b1a      	ldr	r3, [pc, #104]	; (8002318 <UART_SetConfig+0x118>)
 80022ae:	fba3 0302 	umull	r0, r3, r3, r2
 80022b2:	095b      	lsrs	r3, r3, #5
 80022b4:	2064      	movs	r0, #100	; 0x64
 80022b6:	fb00 f303 	mul.w	r3, r0, r3
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	3332      	adds	r3, #50	; 0x32
 80022c0:	4a15      	ldr	r2, [pc, #84]	; (8002318 <UART_SetConfig+0x118>)
 80022c2:	fba2 2303 	umull	r2, r3, r2, r3
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022cc:	4419      	add	r1, r3
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	4613      	mov	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	009a      	lsls	r2, r3, #2
 80022d8:	441a      	add	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <UART_SetConfig+0x118>)
 80022e6:	fba3 0302 	umull	r0, r3, r3, r2
 80022ea:	095b      	lsrs	r3, r3, #5
 80022ec:	2064      	movs	r0, #100	; 0x64
 80022ee:	fb00 f303 	mul.w	r3, r0, r3
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	011b      	lsls	r3, r3, #4
 80022f6:	3332      	adds	r3, #50	; 0x32
 80022f8:	4a07      	ldr	r2, [pc, #28]	; (8002318 <UART_SetConfig+0x118>)
 80022fa:	fba2 2303 	umull	r2, r3, r2, r3
 80022fe:	095b      	lsrs	r3, r3, #5
 8002300:	f003 020f 	and.w	r2, r3, #15
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	440a      	add	r2, r1
 800230a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800230c:	bf00      	nop
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40013800 	.word	0x40013800
 8002318:	51eb851f 	.word	0x51eb851f

0800231c <__errno>:
 800231c:	4b01      	ldr	r3, [pc, #4]	; (8002324 <__errno+0x8>)
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	2000000c 	.word	0x2000000c

08002328 <__libc_init_array>:
 8002328:	b570      	push	{r4, r5, r6, lr}
 800232a:	2600      	movs	r6, #0
 800232c:	4d0c      	ldr	r5, [pc, #48]	; (8002360 <__libc_init_array+0x38>)
 800232e:	4c0d      	ldr	r4, [pc, #52]	; (8002364 <__libc_init_array+0x3c>)
 8002330:	1b64      	subs	r4, r4, r5
 8002332:	10a4      	asrs	r4, r4, #2
 8002334:	42a6      	cmp	r6, r4
 8002336:	d109      	bne.n	800234c <__libc_init_array+0x24>
 8002338:	f000 fc5c 	bl	8002bf4 <_init>
 800233c:	2600      	movs	r6, #0
 800233e:	4d0a      	ldr	r5, [pc, #40]	; (8002368 <__libc_init_array+0x40>)
 8002340:	4c0a      	ldr	r4, [pc, #40]	; (800236c <__libc_init_array+0x44>)
 8002342:	1b64      	subs	r4, r4, r5
 8002344:	10a4      	asrs	r4, r4, #2
 8002346:	42a6      	cmp	r6, r4
 8002348:	d105      	bne.n	8002356 <__libc_init_array+0x2e>
 800234a:	bd70      	pop	{r4, r5, r6, pc}
 800234c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002350:	4798      	blx	r3
 8002352:	3601      	adds	r6, #1
 8002354:	e7ee      	b.n	8002334 <__libc_init_array+0xc>
 8002356:	f855 3b04 	ldr.w	r3, [r5], #4
 800235a:	4798      	blx	r3
 800235c:	3601      	adds	r6, #1
 800235e:	e7f2      	b.n	8002346 <__libc_init_array+0x1e>
 8002360:	08002c6c 	.word	0x08002c6c
 8002364:	08002c6c 	.word	0x08002c6c
 8002368:	08002c6c 	.word	0x08002c6c
 800236c:	08002c70 	.word	0x08002c70

08002370 <memset>:
 8002370:	4603      	mov	r3, r0
 8002372:	4402      	add	r2, r0
 8002374:	4293      	cmp	r3, r2
 8002376:	d100      	bne.n	800237a <memset+0xa>
 8002378:	4770      	bx	lr
 800237a:	f803 1b01 	strb.w	r1, [r3], #1
 800237e:	e7f9      	b.n	8002374 <memset+0x4>

08002380 <siprintf>:
 8002380:	b40e      	push	{r1, r2, r3}
 8002382:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002386:	b500      	push	{lr}
 8002388:	b09c      	sub	sp, #112	; 0x70
 800238a:	ab1d      	add	r3, sp, #116	; 0x74
 800238c:	9002      	str	r0, [sp, #8]
 800238e:	9006      	str	r0, [sp, #24]
 8002390:	9107      	str	r1, [sp, #28]
 8002392:	9104      	str	r1, [sp, #16]
 8002394:	4808      	ldr	r0, [pc, #32]	; (80023b8 <siprintf+0x38>)
 8002396:	4909      	ldr	r1, [pc, #36]	; (80023bc <siprintf+0x3c>)
 8002398:	f853 2b04 	ldr.w	r2, [r3], #4
 800239c:	9105      	str	r1, [sp, #20]
 800239e:	6800      	ldr	r0, [r0, #0]
 80023a0:	a902      	add	r1, sp, #8
 80023a2:	9301      	str	r3, [sp, #4]
 80023a4:	f000 f868 	bl	8002478 <_svfiprintf_r>
 80023a8:	2200      	movs	r2, #0
 80023aa:	9b02      	ldr	r3, [sp, #8]
 80023ac:	701a      	strb	r2, [r3, #0]
 80023ae:	b01c      	add	sp, #112	; 0x70
 80023b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80023b4:	b003      	add	sp, #12
 80023b6:	4770      	bx	lr
 80023b8:	2000000c 	.word	0x2000000c
 80023bc:	ffff0208 	.word	0xffff0208

080023c0 <__ssputs_r>:
 80023c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023c4:	688e      	ldr	r6, [r1, #8]
 80023c6:	4682      	mov	sl, r0
 80023c8:	429e      	cmp	r6, r3
 80023ca:	460c      	mov	r4, r1
 80023cc:	4690      	mov	r8, r2
 80023ce:	461f      	mov	r7, r3
 80023d0:	d838      	bhi.n	8002444 <__ssputs_r+0x84>
 80023d2:	898a      	ldrh	r2, [r1, #12]
 80023d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80023d8:	d032      	beq.n	8002440 <__ssputs_r+0x80>
 80023da:	6825      	ldr	r5, [r4, #0]
 80023dc:	6909      	ldr	r1, [r1, #16]
 80023de:	3301      	adds	r3, #1
 80023e0:	eba5 0901 	sub.w	r9, r5, r1
 80023e4:	6965      	ldr	r5, [r4, #20]
 80023e6:	444b      	add	r3, r9
 80023e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80023ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80023f0:	106d      	asrs	r5, r5, #1
 80023f2:	429d      	cmp	r5, r3
 80023f4:	bf38      	it	cc
 80023f6:	461d      	movcc	r5, r3
 80023f8:	0553      	lsls	r3, r2, #21
 80023fa:	d531      	bpl.n	8002460 <__ssputs_r+0xa0>
 80023fc:	4629      	mov	r1, r5
 80023fe:	f000 fb53 	bl	8002aa8 <_malloc_r>
 8002402:	4606      	mov	r6, r0
 8002404:	b950      	cbnz	r0, 800241c <__ssputs_r+0x5c>
 8002406:	230c      	movs	r3, #12
 8002408:	f04f 30ff 	mov.w	r0, #4294967295
 800240c:	f8ca 3000 	str.w	r3, [sl]
 8002410:	89a3      	ldrh	r3, [r4, #12]
 8002412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002416:	81a3      	strh	r3, [r4, #12]
 8002418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800241c:	464a      	mov	r2, r9
 800241e:	6921      	ldr	r1, [r4, #16]
 8002420:	f000 face 	bl	80029c0 <memcpy>
 8002424:	89a3      	ldrh	r3, [r4, #12]
 8002426:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800242a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800242e:	81a3      	strh	r3, [r4, #12]
 8002430:	6126      	str	r6, [r4, #16]
 8002432:	444e      	add	r6, r9
 8002434:	6026      	str	r6, [r4, #0]
 8002436:	463e      	mov	r6, r7
 8002438:	6165      	str	r5, [r4, #20]
 800243a:	eba5 0509 	sub.w	r5, r5, r9
 800243e:	60a5      	str	r5, [r4, #8]
 8002440:	42be      	cmp	r6, r7
 8002442:	d900      	bls.n	8002446 <__ssputs_r+0x86>
 8002444:	463e      	mov	r6, r7
 8002446:	4632      	mov	r2, r6
 8002448:	4641      	mov	r1, r8
 800244a:	6820      	ldr	r0, [r4, #0]
 800244c:	f000 fac6 	bl	80029dc <memmove>
 8002450:	68a3      	ldr	r3, [r4, #8]
 8002452:	6822      	ldr	r2, [r4, #0]
 8002454:	1b9b      	subs	r3, r3, r6
 8002456:	4432      	add	r2, r6
 8002458:	2000      	movs	r0, #0
 800245a:	60a3      	str	r3, [r4, #8]
 800245c:	6022      	str	r2, [r4, #0]
 800245e:	e7db      	b.n	8002418 <__ssputs_r+0x58>
 8002460:	462a      	mov	r2, r5
 8002462:	f000 fb7b 	bl	8002b5c <_realloc_r>
 8002466:	4606      	mov	r6, r0
 8002468:	2800      	cmp	r0, #0
 800246a:	d1e1      	bne.n	8002430 <__ssputs_r+0x70>
 800246c:	4650      	mov	r0, sl
 800246e:	6921      	ldr	r1, [r4, #16]
 8002470:	f000 face 	bl	8002a10 <_free_r>
 8002474:	e7c7      	b.n	8002406 <__ssputs_r+0x46>
	...

08002478 <_svfiprintf_r>:
 8002478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800247c:	4698      	mov	r8, r3
 800247e:	898b      	ldrh	r3, [r1, #12]
 8002480:	4607      	mov	r7, r0
 8002482:	061b      	lsls	r3, r3, #24
 8002484:	460d      	mov	r5, r1
 8002486:	4614      	mov	r4, r2
 8002488:	b09d      	sub	sp, #116	; 0x74
 800248a:	d50e      	bpl.n	80024aa <_svfiprintf_r+0x32>
 800248c:	690b      	ldr	r3, [r1, #16]
 800248e:	b963      	cbnz	r3, 80024aa <_svfiprintf_r+0x32>
 8002490:	2140      	movs	r1, #64	; 0x40
 8002492:	f000 fb09 	bl	8002aa8 <_malloc_r>
 8002496:	6028      	str	r0, [r5, #0]
 8002498:	6128      	str	r0, [r5, #16]
 800249a:	b920      	cbnz	r0, 80024a6 <_svfiprintf_r+0x2e>
 800249c:	230c      	movs	r3, #12
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	f04f 30ff 	mov.w	r0, #4294967295
 80024a4:	e0d1      	b.n	800264a <_svfiprintf_r+0x1d2>
 80024a6:	2340      	movs	r3, #64	; 0x40
 80024a8:	616b      	str	r3, [r5, #20]
 80024aa:	2300      	movs	r3, #0
 80024ac:	9309      	str	r3, [sp, #36]	; 0x24
 80024ae:	2320      	movs	r3, #32
 80024b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80024b4:	2330      	movs	r3, #48	; 0x30
 80024b6:	f04f 0901 	mov.w	r9, #1
 80024ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80024be:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002664 <_svfiprintf_r+0x1ec>
 80024c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80024c6:	4623      	mov	r3, r4
 80024c8:	469a      	mov	sl, r3
 80024ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80024ce:	b10a      	cbz	r2, 80024d4 <_svfiprintf_r+0x5c>
 80024d0:	2a25      	cmp	r2, #37	; 0x25
 80024d2:	d1f9      	bne.n	80024c8 <_svfiprintf_r+0x50>
 80024d4:	ebba 0b04 	subs.w	fp, sl, r4
 80024d8:	d00b      	beq.n	80024f2 <_svfiprintf_r+0x7a>
 80024da:	465b      	mov	r3, fp
 80024dc:	4622      	mov	r2, r4
 80024de:	4629      	mov	r1, r5
 80024e0:	4638      	mov	r0, r7
 80024e2:	f7ff ff6d 	bl	80023c0 <__ssputs_r>
 80024e6:	3001      	adds	r0, #1
 80024e8:	f000 80aa 	beq.w	8002640 <_svfiprintf_r+0x1c8>
 80024ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80024ee:	445a      	add	r2, fp
 80024f0:	9209      	str	r2, [sp, #36]	; 0x24
 80024f2:	f89a 3000 	ldrb.w	r3, [sl]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 80a2 	beq.w	8002640 <_svfiprintf_r+0x1c8>
 80024fc:	2300      	movs	r3, #0
 80024fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002502:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002506:	f10a 0a01 	add.w	sl, sl, #1
 800250a:	9304      	str	r3, [sp, #16]
 800250c:	9307      	str	r3, [sp, #28]
 800250e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002512:	931a      	str	r3, [sp, #104]	; 0x68
 8002514:	4654      	mov	r4, sl
 8002516:	2205      	movs	r2, #5
 8002518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800251c:	4851      	ldr	r0, [pc, #324]	; (8002664 <_svfiprintf_r+0x1ec>)
 800251e:	f000 fa41 	bl	80029a4 <memchr>
 8002522:	9a04      	ldr	r2, [sp, #16]
 8002524:	b9d8      	cbnz	r0, 800255e <_svfiprintf_r+0xe6>
 8002526:	06d0      	lsls	r0, r2, #27
 8002528:	bf44      	itt	mi
 800252a:	2320      	movmi	r3, #32
 800252c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002530:	0711      	lsls	r1, r2, #28
 8002532:	bf44      	itt	mi
 8002534:	232b      	movmi	r3, #43	; 0x2b
 8002536:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800253a:	f89a 3000 	ldrb.w	r3, [sl]
 800253e:	2b2a      	cmp	r3, #42	; 0x2a
 8002540:	d015      	beq.n	800256e <_svfiprintf_r+0xf6>
 8002542:	4654      	mov	r4, sl
 8002544:	2000      	movs	r0, #0
 8002546:	f04f 0c0a 	mov.w	ip, #10
 800254a:	9a07      	ldr	r2, [sp, #28]
 800254c:	4621      	mov	r1, r4
 800254e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002552:	3b30      	subs	r3, #48	; 0x30
 8002554:	2b09      	cmp	r3, #9
 8002556:	d94e      	bls.n	80025f6 <_svfiprintf_r+0x17e>
 8002558:	b1b0      	cbz	r0, 8002588 <_svfiprintf_r+0x110>
 800255a:	9207      	str	r2, [sp, #28]
 800255c:	e014      	b.n	8002588 <_svfiprintf_r+0x110>
 800255e:	eba0 0308 	sub.w	r3, r0, r8
 8002562:	fa09 f303 	lsl.w	r3, r9, r3
 8002566:	4313      	orrs	r3, r2
 8002568:	46a2      	mov	sl, r4
 800256a:	9304      	str	r3, [sp, #16]
 800256c:	e7d2      	b.n	8002514 <_svfiprintf_r+0x9c>
 800256e:	9b03      	ldr	r3, [sp, #12]
 8002570:	1d19      	adds	r1, r3, #4
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	9103      	str	r1, [sp, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	bfbb      	ittet	lt
 800257a:	425b      	neglt	r3, r3
 800257c:	f042 0202 	orrlt.w	r2, r2, #2
 8002580:	9307      	strge	r3, [sp, #28]
 8002582:	9307      	strlt	r3, [sp, #28]
 8002584:	bfb8      	it	lt
 8002586:	9204      	strlt	r2, [sp, #16]
 8002588:	7823      	ldrb	r3, [r4, #0]
 800258a:	2b2e      	cmp	r3, #46	; 0x2e
 800258c:	d10c      	bne.n	80025a8 <_svfiprintf_r+0x130>
 800258e:	7863      	ldrb	r3, [r4, #1]
 8002590:	2b2a      	cmp	r3, #42	; 0x2a
 8002592:	d135      	bne.n	8002600 <_svfiprintf_r+0x188>
 8002594:	9b03      	ldr	r3, [sp, #12]
 8002596:	3402      	adds	r4, #2
 8002598:	1d1a      	adds	r2, r3, #4
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	9203      	str	r2, [sp, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	bfb8      	it	lt
 80025a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80025a6:	9305      	str	r3, [sp, #20]
 80025a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002674 <_svfiprintf_r+0x1fc>
 80025ac:	2203      	movs	r2, #3
 80025ae:	4650      	mov	r0, sl
 80025b0:	7821      	ldrb	r1, [r4, #0]
 80025b2:	f000 f9f7 	bl	80029a4 <memchr>
 80025b6:	b140      	cbz	r0, 80025ca <_svfiprintf_r+0x152>
 80025b8:	2340      	movs	r3, #64	; 0x40
 80025ba:	eba0 000a 	sub.w	r0, r0, sl
 80025be:	fa03 f000 	lsl.w	r0, r3, r0
 80025c2:	9b04      	ldr	r3, [sp, #16]
 80025c4:	3401      	adds	r4, #1
 80025c6:	4303      	orrs	r3, r0
 80025c8:	9304      	str	r3, [sp, #16]
 80025ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025ce:	2206      	movs	r2, #6
 80025d0:	4825      	ldr	r0, [pc, #148]	; (8002668 <_svfiprintf_r+0x1f0>)
 80025d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80025d6:	f000 f9e5 	bl	80029a4 <memchr>
 80025da:	2800      	cmp	r0, #0
 80025dc:	d038      	beq.n	8002650 <_svfiprintf_r+0x1d8>
 80025de:	4b23      	ldr	r3, [pc, #140]	; (800266c <_svfiprintf_r+0x1f4>)
 80025e0:	bb1b      	cbnz	r3, 800262a <_svfiprintf_r+0x1b2>
 80025e2:	9b03      	ldr	r3, [sp, #12]
 80025e4:	3307      	adds	r3, #7
 80025e6:	f023 0307 	bic.w	r3, r3, #7
 80025ea:	3308      	adds	r3, #8
 80025ec:	9303      	str	r3, [sp, #12]
 80025ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025f0:	4433      	add	r3, r6
 80025f2:	9309      	str	r3, [sp, #36]	; 0x24
 80025f4:	e767      	b.n	80024c6 <_svfiprintf_r+0x4e>
 80025f6:	460c      	mov	r4, r1
 80025f8:	2001      	movs	r0, #1
 80025fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80025fe:	e7a5      	b.n	800254c <_svfiprintf_r+0xd4>
 8002600:	2300      	movs	r3, #0
 8002602:	f04f 0c0a 	mov.w	ip, #10
 8002606:	4619      	mov	r1, r3
 8002608:	3401      	adds	r4, #1
 800260a:	9305      	str	r3, [sp, #20]
 800260c:	4620      	mov	r0, r4
 800260e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002612:	3a30      	subs	r2, #48	; 0x30
 8002614:	2a09      	cmp	r2, #9
 8002616:	d903      	bls.n	8002620 <_svfiprintf_r+0x1a8>
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0c5      	beq.n	80025a8 <_svfiprintf_r+0x130>
 800261c:	9105      	str	r1, [sp, #20]
 800261e:	e7c3      	b.n	80025a8 <_svfiprintf_r+0x130>
 8002620:	4604      	mov	r4, r0
 8002622:	2301      	movs	r3, #1
 8002624:	fb0c 2101 	mla	r1, ip, r1, r2
 8002628:	e7f0      	b.n	800260c <_svfiprintf_r+0x194>
 800262a:	ab03      	add	r3, sp, #12
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	462a      	mov	r2, r5
 8002630:	4638      	mov	r0, r7
 8002632:	4b0f      	ldr	r3, [pc, #60]	; (8002670 <_svfiprintf_r+0x1f8>)
 8002634:	a904      	add	r1, sp, #16
 8002636:	f3af 8000 	nop.w
 800263a:	1c42      	adds	r2, r0, #1
 800263c:	4606      	mov	r6, r0
 800263e:	d1d6      	bne.n	80025ee <_svfiprintf_r+0x176>
 8002640:	89ab      	ldrh	r3, [r5, #12]
 8002642:	065b      	lsls	r3, r3, #25
 8002644:	f53f af2c 	bmi.w	80024a0 <_svfiprintf_r+0x28>
 8002648:	9809      	ldr	r0, [sp, #36]	; 0x24
 800264a:	b01d      	add	sp, #116	; 0x74
 800264c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002650:	ab03      	add	r3, sp, #12
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	462a      	mov	r2, r5
 8002656:	4638      	mov	r0, r7
 8002658:	4b05      	ldr	r3, [pc, #20]	; (8002670 <_svfiprintf_r+0x1f8>)
 800265a:	a904      	add	r1, sp, #16
 800265c:	f000 f87c 	bl	8002758 <_printf_i>
 8002660:	e7eb      	b.n	800263a <_svfiprintf_r+0x1c2>
 8002662:	bf00      	nop
 8002664:	08002c38 	.word	0x08002c38
 8002668:	08002c42 	.word	0x08002c42
 800266c:	00000000 	.word	0x00000000
 8002670:	080023c1 	.word	0x080023c1
 8002674:	08002c3e 	.word	0x08002c3e

08002678 <_printf_common>:
 8002678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800267c:	4616      	mov	r6, r2
 800267e:	4699      	mov	r9, r3
 8002680:	688a      	ldr	r2, [r1, #8]
 8002682:	690b      	ldr	r3, [r1, #16]
 8002684:	4607      	mov	r7, r0
 8002686:	4293      	cmp	r3, r2
 8002688:	bfb8      	it	lt
 800268a:	4613      	movlt	r3, r2
 800268c:	6033      	str	r3, [r6, #0]
 800268e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002692:	460c      	mov	r4, r1
 8002694:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002698:	b10a      	cbz	r2, 800269e <_printf_common+0x26>
 800269a:	3301      	adds	r3, #1
 800269c:	6033      	str	r3, [r6, #0]
 800269e:	6823      	ldr	r3, [r4, #0]
 80026a0:	0699      	lsls	r1, r3, #26
 80026a2:	bf42      	ittt	mi
 80026a4:	6833      	ldrmi	r3, [r6, #0]
 80026a6:	3302      	addmi	r3, #2
 80026a8:	6033      	strmi	r3, [r6, #0]
 80026aa:	6825      	ldr	r5, [r4, #0]
 80026ac:	f015 0506 	ands.w	r5, r5, #6
 80026b0:	d106      	bne.n	80026c0 <_printf_common+0x48>
 80026b2:	f104 0a19 	add.w	sl, r4, #25
 80026b6:	68e3      	ldr	r3, [r4, #12]
 80026b8:	6832      	ldr	r2, [r6, #0]
 80026ba:	1a9b      	subs	r3, r3, r2
 80026bc:	42ab      	cmp	r3, r5
 80026be:	dc28      	bgt.n	8002712 <_printf_common+0x9a>
 80026c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80026c4:	1e13      	subs	r3, r2, #0
 80026c6:	6822      	ldr	r2, [r4, #0]
 80026c8:	bf18      	it	ne
 80026ca:	2301      	movne	r3, #1
 80026cc:	0692      	lsls	r2, r2, #26
 80026ce:	d42d      	bmi.n	800272c <_printf_common+0xb4>
 80026d0:	4649      	mov	r1, r9
 80026d2:	4638      	mov	r0, r7
 80026d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80026d8:	47c0      	blx	r8
 80026da:	3001      	adds	r0, #1
 80026dc:	d020      	beq.n	8002720 <_printf_common+0xa8>
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	68e5      	ldr	r5, [r4, #12]
 80026e2:	f003 0306 	and.w	r3, r3, #6
 80026e6:	2b04      	cmp	r3, #4
 80026e8:	bf18      	it	ne
 80026ea:	2500      	movne	r5, #0
 80026ec:	6832      	ldr	r2, [r6, #0]
 80026ee:	f04f 0600 	mov.w	r6, #0
 80026f2:	68a3      	ldr	r3, [r4, #8]
 80026f4:	bf08      	it	eq
 80026f6:	1aad      	subeq	r5, r5, r2
 80026f8:	6922      	ldr	r2, [r4, #16]
 80026fa:	bf08      	it	eq
 80026fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002700:	4293      	cmp	r3, r2
 8002702:	bfc4      	itt	gt
 8002704:	1a9b      	subgt	r3, r3, r2
 8002706:	18ed      	addgt	r5, r5, r3
 8002708:	341a      	adds	r4, #26
 800270a:	42b5      	cmp	r5, r6
 800270c:	d11a      	bne.n	8002744 <_printf_common+0xcc>
 800270e:	2000      	movs	r0, #0
 8002710:	e008      	b.n	8002724 <_printf_common+0xac>
 8002712:	2301      	movs	r3, #1
 8002714:	4652      	mov	r2, sl
 8002716:	4649      	mov	r1, r9
 8002718:	4638      	mov	r0, r7
 800271a:	47c0      	blx	r8
 800271c:	3001      	adds	r0, #1
 800271e:	d103      	bne.n	8002728 <_printf_common+0xb0>
 8002720:	f04f 30ff 	mov.w	r0, #4294967295
 8002724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002728:	3501      	adds	r5, #1
 800272a:	e7c4      	b.n	80026b6 <_printf_common+0x3e>
 800272c:	2030      	movs	r0, #48	; 0x30
 800272e:	18e1      	adds	r1, r4, r3
 8002730:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800273a:	4422      	add	r2, r4
 800273c:	3302      	adds	r3, #2
 800273e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002742:	e7c5      	b.n	80026d0 <_printf_common+0x58>
 8002744:	2301      	movs	r3, #1
 8002746:	4622      	mov	r2, r4
 8002748:	4649      	mov	r1, r9
 800274a:	4638      	mov	r0, r7
 800274c:	47c0      	blx	r8
 800274e:	3001      	adds	r0, #1
 8002750:	d0e6      	beq.n	8002720 <_printf_common+0xa8>
 8002752:	3601      	adds	r6, #1
 8002754:	e7d9      	b.n	800270a <_printf_common+0x92>
	...

08002758 <_printf_i>:
 8002758:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800275c:	460c      	mov	r4, r1
 800275e:	7e27      	ldrb	r7, [r4, #24]
 8002760:	4691      	mov	r9, r2
 8002762:	2f78      	cmp	r7, #120	; 0x78
 8002764:	4680      	mov	r8, r0
 8002766:	469a      	mov	sl, r3
 8002768:	990c      	ldr	r1, [sp, #48]	; 0x30
 800276a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800276e:	d807      	bhi.n	8002780 <_printf_i+0x28>
 8002770:	2f62      	cmp	r7, #98	; 0x62
 8002772:	d80a      	bhi.n	800278a <_printf_i+0x32>
 8002774:	2f00      	cmp	r7, #0
 8002776:	f000 80d9 	beq.w	800292c <_printf_i+0x1d4>
 800277a:	2f58      	cmp	r7, #88	; 0x58
 800277c:	f000 80a4 	beq.w	80028c8 <_printf_i+0x170>
 8002780:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002784:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002788:	e03a      	b.n	8002800 <_printf_i+0xa8>
 800278a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800278e:	2b15      	cmp	r3, #21
 8002790:	d8f6      	bhi.n	8002780 <_printf_i+0x28>
 8002792:	a001      	add	r0, pc, #4	; (adr r0, 8002798 <_printf_i+0x40>)
 8002794:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002798:	080027f1 	.word	0x080027f1
 800279c:	08002805 	.word	0x08002805
 80027a0:	08002781 	.word	0x08002781
 80027a4:	08002781 	.word	0x08002781
 80027a8:	08002781 	.word	0x08002781
 80027ac:	08002781 	.word	0x08002781
 80027b0:	08002805 	.word	0x08002805
 80027b4:	08002781 	.word	0x08002781
 80027b8:	08002781 	.word	0x08002781
 80027bc:	08002781 	.word	0x08002781
 80027c0:	08002781 	.word	0x08002781
 80027c4:	08002913 	.word	0x08002913
 80027c8:	08002835 	.word	0x08002835
 80027cc:	080028f5 	.word	0x080028f5
 80027d0:	08002781 	.word	0x08002781
 80027d4:	08002781 	.word	0x08002781
 80027d8:	08002935 	.word	0x08002935
 80027dc:	08002781 	.word	0x08002781
 80027e0:	08002835 	.word	0x08002835
 80027e4:	08002781 	.word	0x08002781
 80027e8:	08002781 	.word	0x08002781
 80027ec:	080028fd 	.word	0x080028fd
 80027f0:	680b      	ldr	r3, [r1, #0]
 80027f2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80027f6:	1d1a      	adds	r2, r3, #4
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	600a      	str	r2, [r1, #0]
 80027fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002800:	2301      	movs	r3, #1
 8002802:	e0a4      	b.n	800294e <_printf_i+0x1f6>
 8002804:	6825      	ldr	r5, [r4, #0]
 8002806:	6808      	ldr	r0, [r1, #0]
 8002808:	062e      	lsls	r6, r5, #24
 800280a:	f100 0304 	add.w	r3, r0, #4
 800280e:	d50a      	bpl.n	8002826 <_printf_i+0xce>
 8002810:	6805      	ldr	r5, [r0, #0]
 8002812:	600b      	str	r3, [r1, #0]
 8002814:	2d00      	cmp	r5, #0
 8002816:	da03      	bge.n	8002820 <_printf_i+0xc8>
 8002818:	232d      	movs	r3, #45	; 0x2d
 800281a:	426d      	negs	r5, r5
 800281c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002820:	230a      	movs	r3, #10
 8002822:	485e      	ldr	r0, [pc, #376]	; (800299c <_printf_i+0x244>)
 8002824:	e019      	b.n	800285a <_printf_i+0x102>
 8002826:	f015 0f40 	tst.w	r5, #64	; 0x40
 800282a:	6805      	ldr	r5, [r0, #0]
 800282c:	600b      	str	r3, [r1, #0]
 800282e:	bf18      	it	ne
 8002830:	b22d      	sxthne	r5, r5
 8002832:	e7ef      	b.n	8002814 <_printf_i+0xbc>
 8002834:	680b      	ldr	r3, [r1, #0]
 8002836:	6825      	ldr	r5, [r4, #0]
 8002838:	1d18      	adds	r0, r3, #4
 800283a:	6008      	str	r0, [r1, #0]
 800283c:	0628      	lsls	r0, r5, #24
 800283e:	d501      	bpl.n	8002844 <_printf_i+0xec>
 8002840:	681d      	ldr	r5, [r3, #0]
 8002842:	e002      	b.n	800284a <_printf_i+0xf2>
 8002844:	0669      	lsls	r1, r5, #25
 8002846:	d5fb      	bpl.n	8002840 <_printf_i+0xe8>
 8002848:	881d      	ldrh	r5, [r3, #0]
 800284a:	2f6f      	cmp	r7, #111	; 0x6f
 800284c:	bf0c      	ite	eq
 800284e:	2308      	moveq	r3, #8
 8002850:	230a      	movne	r3, #10
 8002852:	4852      	ldr	r0, [pc, #328]	; (800299c <_printf_i+0x244>)
 8002854:	2100      	movs	r1, #0
 8002856:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800285a:	6866      	ldr	r6, [r4, #4]
 800285c:	2e00      	cmp	r6, #0
 800285e:	bfa8      	it	ge
 8002860:	6821      	ldrge	r1, [r4, #0]
 8002862:	60a6      	str	r6, [r4, #8]
 8002864:	bfa4      	itt	ge
 8002866:	f021 0104 	bicge.w	r1, r1, #4
 800286a:	6021      	strge	r1, [r4, #0]
 800286c:	b90d      	cbnz	r5, 8002872 <_printf_i+0x11a>
 800286e:	2e00      	cmp	r6, #0
 8002870:	d04d      	beq.n	800290e <_printf_i+0x1b6>
 8002872:	4616      	mov	r6, r2
 8002874:	fbb5 f1f3 	udiv	r1, r5, r3
 8002878:	fb03 5711 	mls	r7, r3, r1, r5
 800287c:	5dc7      	ldrb	r7, [r0, r7]
 800287e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002882:	462f      	mov	r7, r5
 8002884:	42bb      	cmp	r3, r7
 8002886:	460d      	mov	r5, r1
 8002888:	d9f4      	bls.n	8002874 <_printf_i+0x11c>
 800288a:	2b08      	cmp	r3, #8
 800288c:	d10b      	bne.n	80028a6 <_printf_i+0x14e>
 800288e:	6823      	ldr	r3, [r4, #0]
 8002890:	07df      	lsls	r7, r3, #31
 8002892:	d508      	bpl.n	80028a6 <_printf_i+0x14e>
 8002894:	6923      	ldr	r3, [r4, #16]
 8002896:	6861      	ldr	r1, [r4, #4]
 8002898:	4299      	cmp	r1, r3
 800289a:	bfde      	ittt	le
 800289c:	2330      	movle	r3, #48	; 0x30
 800289e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80028a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80028a6:	1b92      	subs	r2, r2, r6
 80028a8:	6122      	str	r2, [r4, #16]
 80028aa:	464b      	mov	r3, r9
 80028ac:	4621      	mov	r1, r4
 80028ae:	4640      	mov	r0, r8
 80028b0:	f8cd a000 	str.w	sl, [sp]
 80028b4:	aa03      	add	r2, sp, #12
 80028b6:	f7ff fedf 	bl	8002678 <_printf_common>
 80028ba:	3001      	adds	r0, #1
 80028bc:	d14c      	bne.n	8002958 <_printf_i+0x200>
 80028be:	f04f 30ff 	mov.w	r0, #4294967295
 80028c2:	b004      	add	sp, #16
 80028c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028c8:	4834      	ldr	r0, [pc, #208]	; (800299c <_printf_i+0x244>)
 80028ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80028ce:	680e      	ldr	r6, [r1, #0]
 80028d0:	6823      	ldr	r3, [r4, #0]
 80028d2:	f856 5b04 	ldr.w	r5, [r6], #4
 80028d6:	061f      	lsls	r7, r3, #24
 80028d8:	600e      	str	r6, [r1, #0]
 80028da:	d514      	bpl.n	8002906 <_printf_i+0x1ae>
 80028dc:	07d9      	lsls	r1, r3, #31
 80028de:	bf44      	itt	mi
 80028e0:	f043 0320 	orrmi.w	r3, r3, #32
 80028e4:	6023      	strmi	r3, [r4, #0]
 80028e6:	b91d      	cbnz	r5, 80028f0 <_printf_i+0x198>
 80028e8:	6823      	ldr	r3, [r4, #0]
 80028ea:	f023 0320 	bic.w	r3, r3, #32
 80028ee:	6023      	str	r3, [r4, #0]
 80028f0:	2310      	movs	r3, #16
 80028f2:	e7af      	b.n	8002854 <_printf_i+0xfc>
 80028f4:	6823      	ldr	r3, [r4, #0]
 80028f6:	f043 0320 	orr.w	r3, r3, #32
 80028fa:	6023      	str	r3, [r4, #0]
 80028fc:	2378      	movs	r3, #120	; 0x78
 80028fe:	4828      	ldr	r0, [pc, #160]	; (80029a0 <_printf_i+0x248>)
 8002900:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002904:	e7e3      	b.n	80028ce <_printf_i+0x176>
 8002906:	065e      	lsls	r6, r3, #25
 8002908:	bf48      	it	mi
 800290a:	b2ad      	uxthmi	r5, r5
 800290c:	e7e6      	b.n	80028dc <_printf_i+0x184>
 800290e:	4616      	mov	r6, r2
 8002910:	e7bb      	b.n	800288a <_printf_i+0x132>
 8002912:	680b      	ldr	r3, [r1, #0]
 8002914:	6826      	ldr	r6, [r4, #0]
 8002916:	1d1d      	adds	r5, r3, #4
 8002918:	6960      	ldr	r0, [r4, #20]
 800291a:	600d      	str	r5, [r1, #0]
 800291c:	0635      	lsls	r5, r6, #24
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	d501      	bpl.n	8002926 <_printf_i+0x1ce>
 8002922:	6018      	str	r0, [r3, #0]
 8002924:	e002      	b.n	800292c <_printf_i+0x1d4>
 8002926:	0671      	lsls	r1, r6, #25
 8002928:	d5fb      	bpl.n	8002922 <_printf_i+0x1ca>
 800292a:	8018      	strh	r0, [r3, #0]
 800292c:	2300      	movs	r3, #0
 800292e:	4616      	mov	r6, r2
 8002930:	6123      	str	r3, [r4, #16]
 8002932:	e7ba      	b.n	80028aa <_printf_i+0x152>
 8002934:	680b      	ldr	r3, [r1, #0]
 8002936:	1d1a      	adds	r2, r3, #4
 8002938:	600a      	str	r2, [r1, #0]
 800293a:	681e      	ldr	r6, [r3, #0]
 800293c:	2100      	movs	r1, #0
 800293e:	4630      	mov	r0, r6
 8002940:	6862      	ldr	r2, [r4, #4]
 8002942:	f000 f82f 	bl	80029a4 <memchr>
 8002946:	b108      	cbz	r0, 800294c <_printf_i+0x1f4>
 8002948:	1b80      	subs	r0, r0, r6
 800294a:	6060      	str	r0, [r4, #4]
 800294c:	6863      	ldr	r3, [r4, #4]
 800294e:	6123      	str	r3, [r4, #16]
 8002950:	2300      	movs	r3, #0
 8002952:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002956:	e7a8      	b.n	80028aa <_printf_i+0x152>
 8002958:	4632      	mov	r2, r6
 800295a:	4649      	mov	r1, r9
 800295c:	4640      	mov	r0, r8
 800295e:	6923      	ldr	r3, [r4, #16]
 8002960:	47d0      	blx	sl
 8002962:	3001      	adds	r0, #1
 8002964:	d0ab      	beq.n	80028be <_printf_i+0x166>
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	079b      	lsls	r3, r3, #30
 800296a:	d413      	bmi.n	8002994 <_printf_i+0x23c>
 800296c:	68e0      	ldr	r0, [r4, #12]
 800296e:	9b03      	ldr	r3, [sp, #12]
 8002970:	4298      	cmp	r0, r3
 8002972:	bfb8      	it	lt
 8002974:	4618      	movlt	r0, r3
 8002976:	e7a4      	b.n	80028c2 <_printf_i+0x16a>
 8002978:	2301      	movs	r3, #1
 800297a:	4632      	mov	r2, r6
 800297c:	4649      	mov	r1, r9
 800297e:	4640      	mov	r0, r8
 8002980:	47d0      	blx	sl
 8002982:	3001      	adds	r0, #1
 8002984:	d09b      	beq.n	80028be <_printf_i+0x166>
 8002986:	3501      	adds	r5, #1
 8002988:	68e3      	ldr	r3, [r4, #12]
 800298a:	9903      	ldr	r1, [sp, #12]
 800298c:	1a5b      	subs	r3, r3, r1
 800298e:	42ab      	cmp	r3, r5
 8002990:	dcf2      	bgt.n	8002978 <_printf_i+0x220>
 8002992:	e7eb      	b.n	800296c <_printf_i+0x214>
 8002994:	2500      	movs	r5, #0
 8002996:	f104 0619 	add.w	r6, r4, #25
 800299a:	e7f5      	b.n	8002988 <_printf_i+0x230>
 800299c:	08002c49 	.word	0x08002c49
 80029a0:	08002c5a 	.word	0x08002c5a

080029a4 <memchr>:
 80029a4:	4603      	mov	r3, r0
 80029a6:	b510      	push	{r4, lr}
 80029a8:	b2c9      	uxtb	r1, r1
 80029aa:	4402      	add	r2, r0
 80029ac:	4293      	cmp	r3, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	d101      	bne.n	80029b6 <memchr+0x12>
 80029b2:	2000      	movs	r0, #0
 80029b4:	e003      	b.n	80029be <memchr+0x1a>
 80029b6:	7804      	ldrb	r4, [r0, #0]
 80029b8:	3301      	adds	r3, #1
 80029ba:	428c      	cmp	r4, r1
 80029bc:	d1f6      	bne.n	80029ac <memchr+0x8>
 80029be:	bd10      	pop	{r4, pc}

080029c0 <memcpy>:
 80029c0:	440a      	add	r2, r1
 80029c2:	4291      	cmp	r1, r2
 80029c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80029c8:	d100      	bne.n	80029cc <memcpy+0xc>
 80029ca:	4770      	bx	lr
 80029cc:	b510      	push	{r4, lr}
 80029ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029d2:	4291      	cmp	r1, r2
 80029d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029d8:	d1f9      	bne.n	80029ce <memcpy+0xe>
 80029da:	bd10      	pop	{r4, pc}

080029dc <memmove>:
 80029dc:	4288      	cmp	r0, r1
 80029de:	b510      	push	{r4, lr}
 80029e0:	eb01 0402 	add.w	r4, r1, r2
 80029e4:	d902      	bls.n	80029ec <memmove+0x10>
 80029e6:	4284      	cmp	r4, r0
 80029e8:	4623      	mov	r3, r4
 80029ea:	d807      	bhi.n	80029fc <memmove+0x20>
 80029ec:	1e43      	subs	r3, r0, #1
 80029ee:	42a1      	cmp	r1, r4
 80029f0:	d008      	beq.n	8002a04 <memmove+0x28>
 80029f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80029f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80029fa:	e7f8      	b.n	80029ee <memmove+0x12>
 80029fc:	4601      	mov	r1, r0
 80029fe:	4402      	add	r2, r0
 8002a00:	428a      	cmp	r2, r1
 8002a02:	d100      	bne.n	8002a06 <memmove+0x2a>
 8002a04:	bd10      	pop	{r4, pc}
 8002a06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a0e:	e7f7      	b.n	8002a00 <memmove+0x24>

08002a10 <_free_r>:
 8002a10:	b538      	push	{r3, r4, r5, lr}
 8002a12:	4605      	mov	r5, r0
 8002a14:	2900      	cmp	r1, #0
 8002a16:	d043      	beq.n	8002aa0 <_free_r+0x90>
 8002a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a1c:	1f0c      	subs	r4, r1, #4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	bfb8      	it	lt
 8002a22:	18e4      	addlt	r4, r4, r3
 8002a24:	f000 f8d0 	bl	8002bc8 <__malloc_lock>
 8002a28:	4a1e      	ldr	r2, [pc, #120]	; (8002aa4 <_free_r+0x94>)
 8002a2a:	6813      	ldr	r3, [r2, #0]
 8002a2c:	4610      	mov	r0, r2
 8002a2e:	b933      	cbnz	r3, 8002a3e <_free_r+0x2e>
 8002a30:	6063      	str	r3, [r4, #4]
 8002a32:	6014      	str	r4, [r2, #0]
 8002a34:	4628      	mov	r0, r5
 8002a36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a3a:	f000 b8cb 	b.w	8002bd4 <__malloc_unlock>
 8002a3e:	42a3      	cmp	r3, r4
 8002a40:	d90a      	bls.n	8002a58 <_free_r+0x48>
 8002a42:	6821      	ldr	r1, [r4, #0]
 8002a44:	1862      	adds	r2, r4, r1
 8002a46:	4293      	cmp	r3, r2
 8002a48:	bf01      	itttt	eq
 8002a4a:	681a      	ldreq	r2, [r3, #0]
 8002a4c:	685b      	ldreq	r3, [r3, #4]
 8002a4e:	1852      	addeq	r2, r2, r1
 8002a50:	6022      	streq	r2, [r4, #0]
 8002a52:	6063      	str	r3, [r4, #4]
 8002a54:	6004      	str	r4, [r0, #0]
 8002a56:	e7ed      	b.n	8002a34 <_free_r+0x24>
 8002a58:	461a      	mov	r2, r3
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	b10b      	cbz	r3, 8002a62 <_free_r+0x52>
 8002a5e:	42a3      	cmp	r3, r4
 8002a60:	d9fa      	bls.n	8002a58 <_free_r+0x48>
 8002a62:	6811      	ldr	r1, [r2, #0]
 8002a64:	1850      	adds	r0, r2, r1
 8002a66:	42a0      	cmp	r0, r4
 8002a68:	d10b      	bne.n	8002a82 <_free_r+0x72>
 8002a6a:	6820      	ldr	r0, [r4, #0]
 8002a6c:	4401      	add	r1, r0
 8002a6e:	1850      	adds	r0, r2, r1
 8002a70:	4283      	cmp	r3, r0
 8002a72:	6011      	str	r1, [r2, #0]
 8002a74:	d1de      	bne.n	8002a34 <_free_r+0x24>
 8002a76:	6818      	ldr	r0, [r3, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	4401      	add	r1, r0
 8002a7c:	6011      	str	r1, [r2, #0]
 8002a7e:	6053      	str	r3, [r2, #4]
 8002a80:	e7d8      	b.n	8002a34 <_free_r+0x24>
 8002a82:	d902      	bls.n	8002a8a <_free_r+0x7a>
 8002a84:	230c      	movs	r3, #12
 8002a86:	602b      	str	r3, [r5, #0]
 8002a88:	e7d4      	b.n	8002a34 <_free_r+0x24>
 8002a8a:	6820      	ldr	r0, [r4, #0]
 8002a8c:	1821      	adds	r1, r4, r0
 8002a8e:	428b      	cmp	r3, r1
 8002a90:	bf01      	itttt	eq
 8002a92:	6819      	ldreq	r1, [r3, #0]
 8002a94:	685b      	ldreq	r3, [r3, #4]
 8002a96:	1809      	addeq	r1, r1, r0
 8002a98:	6021      	streq	r1, [r4, #0]
 8002a9a:	6063      	str	r3, [r4, #4]
 8002a9c:	6054      	str	r4, [r2, #4]
 8002a9e:	e7c9      	b.n	8002a34 <_free_r+0x24>
 8002aa0:	bd38      	pop	{r3, r4, r5, pc}
 8002aa2:	bf00      	nop
 8002aa4:	200000a8 	.word	0x200000a8

08002aa8 <_malloc_r>:
 8002aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aaa:	1ccd      	adds	r5, r1, #3
 8002aac:	f025 0503 	bic.w	r5, r5, #3
 8002ab0:	3508      	adds	r5, #8
 8002ab2:	2d0c      	cmp	r5, #12
 8002ab4:	bf38      	it	cc
 8002ab6:	250c      	movcc	r5, #12
 8002ab8:	2d00      	cmp	r5, #0
 8002aba:	4606      	mov	r6, r0
 8002abc:	db01      	blt.n	8002ac2 <_malloc_r+0x1a>
 8002abe:	42a9      	cmp	r1, r5
 8002ac0:	d903      	bls.n	8002aca <_malloc_r+0x22>
 8002ac2:	230c      	movs	r3, #12
 8002ac4:	6033      	str	r3, [r6, #0]
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002aca:	f000 f87d 	bl	8002bc8 <__malloc_lock>
 8002ace:	4921      	ldr	r1, [pc, #132]	; (8002b54 <_malloc_r+0xac>)
 8002ad0:	680a      	ldr	r2, [r1, #0]
 8002ad2:	4614      	mov	r4, r2
 8002ad4:	b99c      	cbnz	r4, 8002afe <_malloc_r+0x56>
 8002ad6:	4f20      	ldr	r7, [pc, #128]	; (8002b58 <_malloc_r+0xb0>)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	b923      	cbnz	r3, 8002ae6 <_malloc_r+0x3e>
 8002adc:	4621      	mov	r1, r4
 8002ade:	4630      	mov	r0, r6
 8002ae0:	f000 f862 	bl	8002ba8 <_sbrk_r>
 8002ae4:	6038      	str	r0, [r7, #0]
 8002ae6:	4629      	mov	r1, r5
 8002ae8:	4630      	mov	r0, r6
 8002aea:	f000 f85d 	bl	8002ba8 <_sbrk_r>
 8002aee:	1c43      	adds	r3, r0, #1
 8002af0:	d123      	bne.n	8002b3a <_malloc_r+0x92>
 8002af2:	230c      	movs	r3, #12
 8002af4:	4630      	mov	r0, r6
 8002af6:	6033      	str	r3, [r6, #0]
 8002af8:	f000 f86c 	bl	8002bd4 <__malloc_unlock>
 8002afc:	e7e3      	b.n	8002ac6 <_malloc_r+0x1e>
 8002afe:	6823      	ldr	r3, [r4, #0]
 8002b00:	1b5b      	subs	r3, r3, r5
 8002b02:	d417      	bmi.n	8002b34 <_malloc_r+0x8c>
 8002b04:	2b0b      	cmp	r3, #11
 8002b06:	d903      	bls.n	8002b10 <_malloc_r+0x68>
 8002b08:	6023      	str	r3, [r4, #0]
 8002b0a:	441c      	add	r4, r3
 8002b0c:	6025      	str	r5, [r4, #0]
 8002b0e:	e004      	b.n	8002b1a <_malloc_r+0x72>
 8002b10:	6863      	ldr	r3, [r4, #4]
 8002b12:	42a2      	cmp	r2, r4
 8002b14:	bf0c      	ite	eq
 8002b16:	600b      	streq	r3, [r1, #0]
 8002b18:	6053      	strne	r3, [r2, #4]
 8002b1a:	4630      	mov	r0, r6
 8002b1c:	f000 f85a 	bl	8002bd4 <__malloc_unlock>
 8002b20:	f104 000b 	add.w	r0, r4, #11
 8002b24:	1d23      	adds	r3, r4, #4
 8002b26:	f020 0007 	bic.w	r0, r0, #7
 8002b2a:	1ac2      	subs	r2, r0, r3
 8002b2c:	d0cc      	beq.n	8002ac8 <_malloc_r+0x20>
 8002b2e:	1a1b      	subs	r3, r3, r0
 8002b30:	50a3      	str	r3, [r4, r2]
 8002b32:	e7c9      	b.n	8002ac8 <_malloc_r+0x20>
 8002b34:	4622      	mov	r2, r4
 8002b36:	6864      	ldr	r4, [r4, #4]
 8002b38:	e7cc      	b.n	8002ad4 <_malloc_r+0x2c>
 8002b3a:	1cc4      	adds	r4, r0, #3
 8002b3c:	f024 0403 	bic.w	r4, r4, #3
 8002b40:	42a0      	cmp	r0, r4
 8002b42:	d0e3      	beq.n	8002b0c <_malloc_r+0x64>
 8002b44:	1a21      	subs	r1, r4, r0
 8002b46:	4630      	mov	r0, r6
 8002b48:	f000 f82e 	bl	8002ba8 <_sbrk_r>
 8002b4c:	3001      	adds	r0, #1
 8002b4e:	d1dd      	bne.n	8002b0c <_malloc_r+0x64>
 8002b50:	e7cf      	b.n	8002af2 <_malloc_r+0x4a>
 8002b52:	bf00      	nop
 8002b54:	200000a8 	.word	0x200000a8
 8002b58:	200000ac 	.word	0x200000ac

08002b5c <_realloc_r>:
 8002b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5e:	4607      	mov	r7, r0
 8002b60:	4614      	mov	r4, r2
 8002b62:	460e      	mov	r6, r1
 8002b64:	b921      	cbnz	r1, 8002b70 <_realloc_r+0x14>
 8002b66:	4611      	mov	r1, r2
 8002b68:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002b6c:	f7ff bf9c 	b.w	8002aa8 <_malloc_r>
 8002b70:	b922      	cbnz	r2, 8002b7c <_realloc_r+0x20>
 8002b72:	f7ff ff4d 	bl	8002a10 <_free_r>
 8002b76:	4625      	mov	r5, r4
 8002b78:	4628      	mov	r0, r5
 8002b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b7c:	f000 f830 	bl	8002be0 <_malloc_usable_size_r>
 8002b80:	42a0      	cmp	r0, r4
 8002b82:	d20f      	bcs.n	8002ba4 <_realloc_r+0x48>
 8002b84:	4621      	mov	r1, r4
 8002b86:	4638      	mov	r0, r7
 8002b88:	f7ff ff8e 	bl	8002aa8 <_malloc_r>
 8002b8c:	4605      	mov	r5, r0
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	d0f2      	beq.n	8002b78 <_realloc_r+0x1c>
 8002b92:	4631      	mov	r1, r6
 8002b94:	4622      	mov	r2, r4
 8002b96:	f7ff ff13 	bl	80029c0 <memcpy>
 8002b9a:	4631      	mov	r1, r6
 8002b9c:	4638      	mov	r0, r7
 8002b9e:	f7ff ff37 	bl	8002a10 <_free_r>
 8002ba2:	e7e9      	b.n	8002b78 <_realloc_r+0x1c>
 8002ba4:	4635      	mov	r5, r6
 8002ba6:	e7e7      	b.n	8002b78 <_realloc_r+0x1c>

08002ba8 <_sbrk_r>:
 8002ba8:	b538      	push	{r3, r4, r5, lr}
 8002baa:	2300      	movs	r3, #0
 8002bac:	4d05      	ldr	r5, [pc, #20]	; (8002bc4 <_sbrk_r+0x1c>)
 8002bae:	4604      	mov	r4, r0
 8002bb0:	4608      	mov	r0, r1
 8002bb2:	602b      	str	r3, [r5, #0]
 8002bb4:	f7fd fd28 	bl	8000608 <_sbrk>
 8002bb8:	1c43      	adds	r3, r0, #1
 8002bba:	d102      	bne.n	8002bc2 <_sbrk_r+0x1a>
 8002bbc:	682b      	ldr	r3, [r5, #0]
 8002bbe:	b103      	cbz	r3, 8002bc2 <_sbrk_r+0x1a>
 8002bc0:	6023      	str	r3, [r4, #0]
 8002bc2:	bd38      	pop	{r3, r4, r5, pc}
 8002bc4:	20000138 	.word	0x20000138

08002bc8 <__malloc_lock>:
 8002bc8:	4801      	ldr	r0, [pc, #4]	; (8002bd0 <__malloc_lock+0x8>)
 8002bca:	f000 b811 	b.w	8002bf0 <__retarget_lock_acquire_recursive>
 8002bce:	bf00      	nop
 8002bd0:	20000140 	.word	0x20000140

08002bd4 <__malloc_unlock>:
 8002bd4:	4801      	ldr	r0, [pc, #4]	; (8002bdc <__malloc_unlock+0x8>)
 8002bd6:	f000 b80c 	b.w	8002bf2 <__retarget_lock_release_recursive>
 8002bda:	bf00      	nop
 8002bdc:	20000140 	.word	0x20000140

08002be0 <_malloc_usable_size_r>:
 8002be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002be4:	1f18      	subs	r0, r3, #4
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	bfbc      	itt	lt
 8002bea:	580b      	ldrlt	r3, [r1, r0]
 8002bec:	18c0      	addlt	r0, r0, r3
 8002bee:	4770      	bx	lr

08002bf0 <__retarget_lock_acquire_recursive>:
 8002bf0:	4770      	bx	lr

08002bf2 <__retarget_lock_release_recursive>:
 8002bf2:	4770      	bx	lr

08002bf4 <_init>:
 8002bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf6:	bf00      	nop
 8002bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bfa:	bc08      	pop	{r3}
 8002bfc:	469e      	mov	lr, r3
 8002bfe:	4770      	bx	lr

08002c00 <_fini>:
 8002c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c02:	bf00      	nop
 8002c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c06:	bc08      	pop	{r3}
 8002c08:	469e      	mov	lr, r3
 8002c0a:	4770      	bx	lr
