# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pwm_test.srcs/sources_1/new/HexToPercentage.vhd" \
"../../../../pwm_test.srcs/sources_1/imports/new/SSD.vhd" \
"../../../../pwm_test.srcs/sources_1/imports/src/counter.vhd" \
"../../../../pwm_test.srcs/sources_1/imports/new/debounce.vhd" \
"../../../../pwm_test.srcs/sources_1/imports/src/pwm.vhd" \
"../../../../pwm_test.srcs/sources_1/imports/src/sine_rom.vhd" \
"../../../../pwm_test.srcs/sources_1/imports/src/pwm_led.vhd" \
"../../../../pwm_test.srcs/sources_1/imports/src/pwm_led_tb.vhd" \

# Do not sort compile order
nosort
