# 0 "arch/arm/dts/.fsl-imx8dxl-evk-lcdif.dtb.pre.tmp"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 0 "<command-line>" 2
# 1 "arch/arm/dts/.fsl-imx8dxl-evk-lcdif.dtb.pre.tmp"





# 1 "arch/arm/dts/fsl-imx8dxl-evk.dts" 1





/dts-v1/;

# 1 "arch/arm/dts/fsl-imx8dxl.dtsi" 1





# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm/dts/fsl-imx8dxl.dtsi" 2
# 1 "arch/arm/dts/fsl-imx8-ca35.dtsi" 1





# 1 "./arch/arm/dts/include/dt-bindings/clock/imx8qxp-clock.h" 1
# 7 "arch/arm/dts/fsl-imx8-ca35.dtsi" 2


/{
 cpus {
  #address-cells = <2>;
  #size-cells = <0>;


  A35_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   #cooling-cells = <2>;
  };

  A35_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   #cooling-cells = <2>;
  };

  A35_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x2>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   #cooling-cells = <2>;
  };

  A35_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x0 0x3>;
   enable-method = "psci";
   next-level-cache = <&A35_L2>;
   #cooling-cells = <2>;
  };

  A35_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7
   ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-affinity = <&A35_0>, <&A35_1>, <&A35_2>, <&A35_3>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  cpu_suspend = <0xc4000001>;
  cpu_off = <0xc4000002>;
  cpu_on = <0xc4000003>;
 };
};
# 8 "arch/arm/dts/fsl-imx8dxl.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/imx_rsrc.h" 1
# 9 "arch/arm/dts/fsl-imx8dxl.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/imx8_hsio.h" 1
# 10 "arch/arm/dts/fsl-imx8dxl.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/imx8_pd.h" 1
# 11 "arch/arm/dts/fsl-imx8dxl.dtsi" 2

# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 13 "arch/arm/dts/fsl-imx8dxl.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/pads-imx8dxl.h" 1
# 14 "arch/arm/dts/fsl-imx8dxl.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 15 "arch/arm/dts/fsl-imx8dxl.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/thermal/thermal.h" 1
# 16 "arch/arm/dts/fsl-imx8dxl.dtsi" 2

/ {
 model = "NXP i.MX8DXL";
 compatible = "fsl,imx8dxl";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  ethernet1 = &eqos;
  serial0 = &lpuart0;
  serial1 = &lpuart1;
  serial2 = &lpuart2;
  serial3 = &lpuart3;
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  gpio3 = &gpio3;
  gpio4 = &gpio4;
  gpio5 = &gpio5;
  gpio6 = &gpio6;
  gpio7 = &gpio7;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  can0 = &flexcan1;
  can1 = &flexcan2;
  can2 = &flexcan3;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  spi0 = &flexspi0;
  spi1 = &lpspi3;
  usb0 = &usbotg1;
  usbphy0 = &usbphy1;
  usb1 = &usbotg2;
  usbphy1 = &usbphy2;
  pci0 = &pcieb;
 };

 cpus {
  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x10000>;
    local-timer-stop;
    entry-latency-us = <500>;
    exit-latency-us = <500>;
    min-residency-us = <5000>;
   };

   CLUSTER_SLEEP: cluster-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x10033>;
    local-timer-stop;
    entry-latency-us = <500>;
    exit-latency-us = <2300>;
    min-residency-us = <14000>;
   };
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x00000000 0x80000000 0 0x40000000>;

 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;







  rpmsg_reserved: rpmsg@0x90000000 {
   no-map;
   reg = <0 0x90000000 0 0x400000>;
  };
  rpmsg_dma_reserved:rpmsg_dma@0x90400000 {
   compatible = "shared-dma-pool";
   no-map;
   reg = <0 0x90400000 0 0x1C00000>;
  };

  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x3c000000>;
   alloc-ranges = <0 0x96000000 0 0x3c000000>;
   linux,cma-default;
  };
 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xC0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9
   ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-parent = <&gic>;
 };

 mu8: mu@5d230000 {
  compatible = "fsl,imx-m4-mu";
  reg = <0x0 0x5d230000 0x0 0x10000>;
  interrupts = <0 94 4>;
  power-domains = <&pd_lsio_mu8a>;
  status = "okay";
 };

 mu: mu@5d1c0000 {
  compatible = "fsl,imx8-mu";
  reg = <0x0 0x5d1c0000 0x0 0x10000>;
  interrupts = <0 87 4>;
  interrupt-parent = <&gic>;
  status = "okay";

  clk: clk {
   compatible = "fsl,imx8qxp-clk";
   #clock-cells = <1>;
  };

  iomuxc: iomuxc {
   compatible = "fsl,imx8qxp-iomuxc";
  };
 };

 mu13: mu13@5d280000 {
  compatible = "fsl,imx8-mu-dsp";
  reg = <0x0 0x5d280000 0x0 0x10000>;
  interrupts = <0 99 4>;
  fsl,dsp_ap_mu_id = <13>;
  status = "okay";
 };

 rtc: rtc {
  compatible = "fsl,imx-sc-rtc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  interrupt-parent = <&gic>;
 };

 imx8dxl-pm {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  pd_lsio: lsio_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_lsio_pwm0: lsio_pwm0 {
    reg = <191>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm1: lsio_pwm1 {
    reg = <192>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm2: lsio_pwm2 {
    reg = <193>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm3: lsio_pwm3 {
    reg = <194>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm4: lsio_pwm4 {
    reg = <195>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm5: lsio_pwm5 {
    reg = <196>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm6: lsio_pwm6 {
    reg = <197>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm7: lsio_pwm7 {
    reg = <198>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_kpp: lsio_kpp {
    reg = <212>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio0: lsio_gpio0 {
    reg = <199>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio1: lsio_gpio1 {
    reg = <200>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio2: lsio_gpio2 {
    reg = <201>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio3: lsio_gpio3 {
    reg = <202>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio4: lsio_gpio4 {
    reg = <203>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio5: lsio_gpio5{
    reg = <204>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio6:lsio_gpio6 {
    reg = <205>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio7: lsio_gpio7 {
    reg = <206>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt0: lsio_gpt0 {
    reg = <207>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt1: lsio_gpt1 {
    reg = <208>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt2: lsio_gpt2 {
    reg = <209>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt3: lsio_gpt3 {
    reg = <210>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt4: lsio_gpt4 {
    reg = <211>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_flexspi0: lsio_fspi0 {
    reg = <237>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_flexspi1: lsio_fspi1{
    reg = <238>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_mu5a: lsio_mu5a {
    reg = <218>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_mu8a: lsio_mu8a {
    reg = <221>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
  };

  pd_conn: connectivity_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_conn_usbotg0: conn_usb0 {
    reg = <259>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <169>;

    pd_conn_usbotg0_phy: conn_usb0_phy {
     reg = <261>;
     #power-domain-cells = <0>;
     power-domains = <&pd_conn_usbotg0>;
     wakeup-irq = <169>;
    };

   };
   pd_conn_usbotg1: conn_usb1 {
    reg = <260>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <166>;

    pd_conn_usbotg1_phy: PD_CONN_USB_1_PHY {
     reg = <24>;
     #power-domain-cells = <0>;
     power-domains = <&pd_conn_usbotg1>;
     wakeup-irq = <166>;
    };
   };
   pd_conn_sdch0: conn_sdhc0 {
    reg = <248>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_sdch1: conn_sdhc1 {
    reg = <249>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_sdch2: conn_sdhc2 {
    reg = <250>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_enet0: conn_enet0 {
    reg = <251>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
                                wakeup-irq = <258>;
   };
   pd_conn_enet1: conn_enet1 {
    reg = <252>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
                                fsl,wakeup_irq = <262>;
   };
   pd_conn_nand: conn_nand {
    reg = <265>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
  };

  pd_audio: audio_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_audio_pll0: audio_audiopll0 {
    reg = <325>;
    power-domains =<&pd_audio>;
    #power-domain-cells = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_audio_pll1: audio_audiopll1 {
     reg = <492>;
     power-domains =<&pd_audio_pll0>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_audio_clk0: audio_audioclk0 {
      reg = <493>;
      power-domains =<&pd_audio_pll1>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;

      pd_audio_clk1: audio_audioclk1 {
       reg = <494>;
       #power-domain-cells = <0>;
       power-domains =<&pd_audio_clk0>;
       #address-cells = <1>;
       #size-cells = <0>;

       pd_dma0_chan0: PD_ASRC_0_RXA {
        reg = <64>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan1: PD_ASRC_0_RXB {
        reg = <65>;
        power-domains =<&pd_dma0_chan0>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan2: PD_ASRC_0_RXC {
        reg = <66>;
        power-domains =<&pd_dma0_chan1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan3: PD_ASRC_0_TXA {
        reg = <67>;
        power-domains =<&pd_dma0_chan2>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan4: PD_ASRC_0_TXB {
        reg = <68>;
        power-domains =<&pd_dma0_chan3>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan5: PD_ASRC_0_TXC {
        reg = <69>;
        power-domains =<&pd_dma0_chan4>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_asrc0:audio_asrc0 {
         reg = <414>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma0_chan5>;
        };
       };
       };
       };
       };
       };
       };

       pd_dma0_chan8: PD_SPDIF_0_RX {
        reg = <72>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan9: PD_SPDIF_0_TX {
        reg = <73>;
        power-domains =<&pd_dma0_chan8>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_spdif0: audio_spdif0 {
         reg = <416>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma0_chan9>;

        };
       };
       };
       pd_dma0_chan12: PD_SAI_0_RX {
        reg = <76>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan13: PD_SAI_0_TX {
        reg = <77>;
        power-domains =<&pd_dma0_chan12>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai0:audio_sai0 {
         reg = <318>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma0_chan13>;
        };
       };

       };
       pd_dma0_chan14: PD_SAI_1_RX {
        reg = <78>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma0_chan15: PD_SAI_1_TX {
        reg = <79>;
        power-domains =<&pd_dma0_chan14>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai1: audio_sai1 {
         reg = <319>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma0_chan15>;
        };
       };
       };
       pd_dma0_chan16: PD_SAI_2_RX {
        reg = <80>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;
        pd_sai2: audio_sai2 {
         reg = <320>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma0_chan16>;
        };
       };
       pd_dma0_chan17: PD_SAI_3_RX {
        reg = <81>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai3: audio_sai3 {
         reg = <418>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma0_chan17>;
        };
       };
       pd_gpt5: audio_gpt5 {
        reg = <421>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt6: audio_gpt6 {
        reg = <422>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt7: audio_gpt7 {
        reg = <423>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt8: audio_gpt8 {
        reg = <424>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_mqs0: audio_mqs0 {
        reg = <459>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_mclk_out0: audio_mclkout0 {
        reg = <495>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_mclk_out1: audio_mclkout1 {
        reg = <496>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
      };
     };
    };
   };
  };

  pd_dma: dma_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_dma_elcdif_pll: dma_elcdif_pll {
    reg = <323>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_dma_lcd0: dma_lcd0 {
     reg = <187>;
     #power-domain-cells = <0>;
     power-domains = <&pd_dma_elcdif_pll>;
    };
   };
   pd_dma_flexcan0: dma_flexcan0 {
    reg = <105>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    wakeup-irq = <235>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_dma_flexcan1: dma_flexcan1 {
     reg = <106>;
     #power-domain-cells = <0>;
     power-domains = <&pd_dma_flexcan0>;
     wakeup-irq = <236>;
    };

    pd_dma_flexcan2: dma_flexcan2 {
     reg = <107>;
     #power-domain-cells = <0>;
     power-domains = <&pd_dma_flexcan0>;
     wakeup-irq = <237>;
    };
   };

   pd_dma_ftm0: dma_ftm0 {
    reg = <103>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_ftm1: dma_ftm1 {
    reg = <104>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_adc0: dma_adc0 {
    reg = <101>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c0: dma_lpi2c0 {
    reg = <96>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c1: dma_lpi2c1 {
    reg = <97>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c2:dma_lpi2c2 {
    reg = <98>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c3: dma_lpi2c3 {
    reg = <99>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpuart0: dma_lpuart0 {
    reg = <57>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    wakeup-irq = <345>;
   };
   pd_dma_lpuart1: dma_lpuart1 {
    reg = <58>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <346>;

    pd_dma2_chan10: PD_UART1_RX {
     reg = <432>;
     power-domains =<&pd_dma_lpuart1>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma2_chan11: PD_UART1_TX {
      reg = <433>;
      power-domains =<&pd_dma2_chan10>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_lpuart2: dma_lpuart2 {
    reg = <59>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <347>;

    pd_dma2_chan12: PD_UART2_RX {
     reg = <434>;
     power-domains =<&pd_dma_lpuart2>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma2_chan13: PD_UART2_TX {
      reg = <435>;
      power-domains =<&pd_dma2_chan12>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_lpuart3: dma_lpuart3 {
    reg = <60>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <348>;

    pd_dma3_chan14: PD_UART3_RX {
     reg = <436>;
     power-domains =<&pd_dma_lpuart3>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma3_chan15: PD_UART3_TX {
      reg = <437>;
      power-domains =<&pd_dma3_chan14>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_lpspi0: dma_spi0 {
    reg = <53>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpspi1: dma_spi1 {
    reg = <54>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpspi2: dma_spi2 {
    reg = <55>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpspi3: dma_spi3 {
    reg = <56>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_pwm0: dma_pwm0 {
    reg = <188>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
  };

  pd_hsio: hsio-power-domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_hsio_gpio: hsio_gpio {
    reg = <172>;
    #power-domain-cells = <0>;
    power-domains =<&pd_hsio>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_serdes1: PD_HSIO_SERDES_1 {
     reg = <171>;
     #power-domain-cells = <0>;
     power-domains =<&pd_hsio_gpio>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_pcie: hsio_pcie1 {
      reg = <169>;
      #power-domain-cells = <0>;
      power-domains =<&pd_serdes1>;
     };
    };
   };
  };

  pd_cm40: cm40_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_cm40_i2c: cm40_i2c {
    reg = <288>;
    #power-domain-cells = <0>;
    power-domains =<&pd_cm40>;
   };

   pd_cm40_intmux: cm40_intmux {
    reg = <289>;
    #power-domain-cells = <0>;
    power-domains =<&pd_cm40>;
   };
  };

  pd_caam: caam_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_caam_jr1: caam_job_ring1 {
    reg = <500>;
    #power-domain-cells = <0>;
    power-domains = <&pd_caam>;
   };
   pd_caam_jr2: caam_job_ring2 {
    reg = <501>;
    #power-domain-cells = <0>;
    power-domains = <&pd_caam>;
   };
   pd_caam_jr3: caam_job_ring3 {
    reg = <502>;
    #power-domain-cells = <0>;
    power-domains = <&pd_caam>;
   };
  };
 };

 tsens: thermal-sensor {
  compatible = "nxp,imx8qxp-sc-tsens";
  u-boot,dm-pre-reloc;

  tsens-num = <2>;
  #thermal-sensor-cells = <1>;
 };

 thermal_zones: thermal-zones {

  cpu-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;

   thermal-sensors = <&tsens 0>;
   trips {
    cpu_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
     <&A35_0 (~0) (~0)>;
    };
   };
  };

  drc-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 1>;
   status = "disabled";
   trips {
    drc_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    drc_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 intmux_cm40: intmux@37400000 {
  compatible = "nxp,imx-intmux";
  reg = <0x0 0x37400000 0x0 0x1000>;
  interrupts = <0 8 4>,
    <0 9 4>,
    <0 10 4>,
    <0 11 4>,
    <0 12 4>,
    <0 13 4>,
    <0 14 4>,
    <0 15 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 485>;
  clock-names = "ipg";
  power-domains = <&pd_cm40_intmux>;
  status = "disabled";
 };

 i2c0_cm40: i2c@37230000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x37230000 0x0 0x1000>;
  interrupts = <9 4>;
  interrupt-parent = <&intmux_cm40>;
  clocks = <&clk 487>,
   <&clk 488>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 487>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_cm40_i2c>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 adma_lcdif: lcdif@5a180000 {
  compatible = "fsl,imx8qxp-lcdif", "fsl,imx28-lcdif";
  reg = <0x0 0x5a180000 0x0 0x10000>;
  clocks = <&clk 174>,
    <&clk 532>,
    <&clk 173>;
  clock-names = "pix", "disp_axi", "axi";
  assigned-clocks = <&clk 536>,
      <&clk 531>,
      <&clk 534>;
  assigned-clock-parents = <&clk 534>,
      <&clk 530>;
  assigned-clock-rates = <0>, <0>, <804000000>;
  interrupts = <0 18 4>;
  power-domains = <&pd_dma_lcd0>;
  status = "disabled";
 };

 pwm_adma_lcdif: pwm@5a190000 {
  compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5a190000 0 0x1000>;
  clocks = <&clk 170>,
    <&clk 172>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 172>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  power-domains = <&pd_dma_pwm0>;
  status = "disabled";
 };

 i2c_rpbus_1: i2c-rpbus-1 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_5: i2c-rpbus-5 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_12: i2c-rpbus-12 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_13: i2c-rpbus-13 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_14: i2c-rpbus-14 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_15: i2c-rpbus-15 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 adc0: adc@5a880000 {
  compatible = "fsl,imx8qxp-adc";
  reg = <0x0 0x5a880000 0x0 0x10000>;
  interrupts = <0 243 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 169>,
    <&clk 167>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 169>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_adc0>;
  status = "disabled";
 };

 i2c0: i2c@5a800000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a800000 0x0 0x4000>;
  interrupts = <0 220 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 157>,
   <&clk 149>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 157>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c1: i2c@5a810000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a810000 0x0 0x4000>;
  interrupts = <0 221 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 158>,
   <&clk 150>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 158>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c1>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@5a820000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a820000 0x0 0x4000>;
  interrupts = <0 222 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 159>,
   <&clk 151>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 159>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c2>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c3: i2c@5a830000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a830000 0x0 0x4000>;
  interrupts = <0 223 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 160>,
   <&clk 152>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 160>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c3>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 usbphy1: usbphy@0x5b100000 {
  compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy", "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
  reg = <0x0 0x5b100000 0x0 0x1000>;
  clocks = <&clk 239>;
  power-domains = <&pd_conn_usbotg0_phy>;
 };

 usbphy2: usbphy@0x5b110000 {
  compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy", "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
  reg = <0x0 0x5b110000 0x0 0x1000>;
  clocks = <&clk 543>;
  power-domains = <&pd_conn_usbotg1_phy>;
 };

 usbmisc1: usbmisc@5b0d0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x0 0x5b0d0200 0x0 0x200>;
 };

 usbmisc2: usbmisc@5b0e0200 {
  #index-cells = <1>;
  compatible = "fsl,imx8dxl-usbmisc", "fsl,imx7ulp-usbmisc";
  reg = <0x0 0x5b0e0200 0x0 0x200>;
 };

 usbotg1: usb@5b0d0000 {
  compatible = "fsl,imx8qm-usb", "fsl,imx27-usb";
  reg = <0x0 0x5b0d0000 0x0 0x200>;
  interrupt-parent = <&wu>;
  interrupts = <0 169 4>;
  fsl,usbphy = <&usbphy1>;
  fsl,usbmisc = <&usbmisc1 0>;
  clocks = <&clk 0>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  #stream-id-cells = <1>;
  power-domains = <&pd_conn_usbotg0>;
  status = "disabled";
 };

 usbotg2: usb@5b0e0000 {
  compatible = "fsl,imx8qm-usb", "fsl,imx27-usb";
  reg = <0x0 0x5b0e0000 0x0 0x200>;
  interrupt-parent = <&wu>;
  interrupts = <0 166 4>;
  fsl,usbphy = <&usbphy2>;
  fsl,usbmisc = <&usbmisc2 0>;
  clocks = <&clk 0>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  #stream-id-cells = <1>;
  power-domains = <&pd_conn_usbotg1>;
  status = "disabled";
 };

 flexcan1: can@5a8d0000 {
  compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
  reg = <0x0 0x5a8d0000 0x0 0x10000>;
  interrupts = <0 238 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 140>,
    <&clk 146>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 146>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd_dma_flexcan0>;

  clk-src = <0>;
  status = "disabled";
 };

 flexcan2: can@5a8e0000 {
  compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
  reg = <0x0 0x5a8e0000 0x0 0x10000>;
  interrupts = <0 239 4>;
  interrupt-parent = <&wu>;

  clocks = <&clk 140>,
    <&clk 146>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 146>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd_dma_flexcan1>;

  clk-src = <0>;
  status = "disabled";
 };

 flexcan3: can@5a8f0000 {
  compatible = "fsl,imx8qxp-flexcan", "fsl,imx8qm-flexcan";
  reg = <0x0 0x5a8f0000 0x0 0x10000>;
  interrupts = <0 240 4>;
  interrupt-parent = <&wu>;

  clocks = <&clk 140>,
    <&clk 146>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 146>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd_dma_flexcan2>;

  clk-src = <0>;
  status = "disabled";
 };

 dma_apbh: dma-apbh@5b810000 {
  compatible = "fsl,imx28-dma-apbh";
  reg = <0x0 0x5b810000 0x0 0x2000>;
  interrupts = <0 176 4>,
   <0 274 4>,
   <0 274 4>,
   <0 274 4>;
  interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
  #dma-cells = <1>;
  dma-channels = <4>;
  clocks = <&clk 226>;
  power-domains = <&pd_conn_nand>;
 };

 gpmi: gpmi-nand@5b812000{
  compatible = "fsl,imx8qxp-gpmi-nand";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x0 0x5b812000 0x0 0x2000>, <0x0 0x5b814000 0x0 0x2000>;
  reg-names = "gpmi-nand", "bch";
  interrupts = <0 174 4>;
  interrupt-names = "bch";
  clocks = <&clk 224>,
   <&clk 222>,
   <&clk 225>,
   <&clk 223>,
   <&clk 226>;
  clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch", "gpmi_apb_bch", "gpmi_apbh_dma";
  dmas = <&dma_apbh 0>;
  dma-names = "rx-tx";
  power-domains = <&pd_conn_nand>;
  assigned-clocks = <&clk 224>;
  assigned-clock-rates = <50000000>;
  status = "disabled";
 };

 wu: wu {
  compatible = "fsl,imx8-wu";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
 };

 gpio0: gpio@5d080000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d080000 0x0 0x10000>;
  interrupts = <0 78 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio0>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio1: gpio@5d090000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d090000 0x0 0x10000>;
  interrupts = <0 79 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio1>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio2: gpio@5d0a0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0a0000 0x0 0x10000>;
  interrupts = <0 80 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio3: gpio@5d0b0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0b0000 0x0 0x10000>;
  interrupts = <0 81 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio3>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio4: gpio@5d0c0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0c0000 0x0 0x10000>;
  interrupts = <0 82 4>;
  gpio-controller;
  #gpio-cells = <2>;
  power-domains = <&pd_lsio_gpio4>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio5: gpio@5d0d0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0d0000 0x0 0x10000>;
  interrupts = <0 83 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio5>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio6: gpio@5d0e0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0e0000 0x0 0x10000>;
  interrupts = <0 84 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio6>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio7: gpio@5d0f0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0f0000 0x0 0x10000>;
  interrupts = <0 85 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio7>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 ddr_pmu0: ddr_pmu@5c020000 {
  compatible = "fsl,imx8-ddr-pmu";
  reg = <0x0 0x5c020000 0x0 0x10000>;
  interrupt-parent = <&gic>;
  interrupts = <0 71 4>;
 };

 lpspi0: lpspi@5a000000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x0 0x5a000000 0x0 0x10000>;
  interrupts = <0 118 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 133>,
    <&clk 125>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 133>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma_lpspi0>;
  status = "disabled";
 };

 lpspi1: lpspi@5a010000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x0 0x5a010000 0x0 0x10000>;
  interrupts = <0 119 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 134>,
    <&clk 126>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 134>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma_lpspi1>;
  status = "disabled";
 };

 lpspi2: lpspi@5a020000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x0 0x5a020000 0x0 0x10000>;
  interrupts = <0 120 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 135>,
    <&clk 127>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 135>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma_lpspi2>;
  status = "disabled";
 };

 lpspi3: lpspi@5a030000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x0 0x5a030000 0x0 0x10000>;
  interrupts = <0 121 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 136>,
    <&clk 128>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 136>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma_lpspi3>;
  status = "disabled";
 };

 lpuart0: serial@5a060000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a060000 0x0 0x1000>;
  interrupts = <0 228 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 3>,
    <&clk 1>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 3>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma_lpuart0>;
  status = "disabled";
 };

 lpuart1: serial@5a070000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a070000 0x0 0x1000>;
  interrupts = <0 229 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 122>,
   <&clk 116>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 122>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma2_chan11>;
  dma-names = "tx","rx";
  dmas = <&edma2 11 0 0>,
   <&edma2 10 0 1>;
  status = "disabled";
 };

 lpuart2: serial@5a080000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a080000 0x0 0x1000>;
  interrupts = <0 230 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 123>,
   <&clk 117>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 123>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma2_chan13>;
  dma-names = "tx","rx";
  dmas = <&edma2 13 0 0>,
   <&edma2 12 0 1>;
  status = "disabled";
 };

 lpuart3: serial@5a090000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a090000 0x0 0x1000>;
  interrupts = <0 231 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 124>,
   <&clk 118>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 124>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma3_chan15>;
  dma-names = "tx","rx";
  dmas = <&edma2 15 0 0>,
   <&edma2 14 0 1>;
  status = "disabled";
 };

 edma2: dma-controller@5a1f0000 {
  compatible = "fsl,imx8qm-edma";
  reg = <0x0 0x5a280000 0x0 0x10000>,
        <0x0 0x5a290000 0x0 0x10000>,
        <0x0 0x5a2a0000 0x0 0x10000>,
        <0x0 0x5a2b0000 0x0 0x10000>,
        <0x0 0x5a2c0000 0x0 0x10000>,
        <0x0 0x5a2d0000 0x0 0x10000>,
        <0x0 0x5a2e0000 0x0 0x10000>,
        <0x0 0x5a2f0000 0x0 0x10000>;
  #dma-cells = <3>;
  dma-channels = <8>;
  interrupts = <0 308 4>,
        <0 309 4>,
        <0 310 4>,
        <0 311 4>,
        <0 312 4>,
        <0 313 4>,
        <0 314 4>,
        <0 315 4>;
  interrupt-names = "edma2-chan8-rx", "edma2-chan9-tx",
      "edma2-chan10-rx", "edma2-chan11-tx",
      "edma2-chan12-rx", "edma2-chan13-tx",
      "edma2-chan14-rx", "edma2-chan15-tx";
  status = "okay";
 };

 edma0: dma-controller@591F0000 {
  compatible = "fsl,imx8qm-edma";
  reg = <0x0 0x59200000 0x0 0x10000>,
   <0x0 0x59210000 0x0 0x10000>,
   <0x0 0x59220000 0x0 0x10000>,
   <0x0 0x59230000 0x0 0x10000>,
   <0x0 0x59240000 0x0 0x10000>,
   <0x0 0x59250000 0x0 0x10000>,
   <0x0 0x59280000 0x0 0x10000>,
   <0x0 0x59290000 0x0 0x10000>,
   <0x0 0x592c0000 0x0 0x10000>,
   <0x0 0x592d0000 0x0 0x10000>,
   <0x0 0x592e0000 0x0 0x10000>,
   <0x0 0x592f0000 0x0 0x10000>,
   <0x0 0x59350000 0x0 0x10000>,
   <0x0 0x59370000 0x0 0x10000>;
  #dma-cells = <3>;
  shared-interrupt;
  dma-channels = <16>;
  interrupts = <0 262 4>,
    <0 263 4>,
    <0 264 4>,
    <0 265 4>,
    <0 266 4>,
    <0 267 4>,
    <0 327 4>,
    <0 329 4>,
    <0 189 4>,
    <0 189 4>,
    <0 191 4>,
    <0 191 4>,
    <0 268 4>,
    <0 270 4>;
  interrupt-names = "edma0-chan0-rx", "edma0-chan1-rx",
    "edma0-chan2-rx", "edma0-chan3-tx",
    "edma0-chan4-tx", "edma0-chan5-tx",
    "edma0-chan8-rx", "edma0-chan9-tx",
    "edma0-chan12-rx", "edma0-chan13-tx",
    "edma0-chan14-rx", "edma0-chan15-tx",
    "edma0-chan21-tx",
    "edma0-chan23-rx";
  status = "okay";
 };
 acm: acm@59e00000 {
  compatible = "nxp,imx8qm-acm";
  reg = <0x0 0x59e00000 0x0 0x1D0000>;
  status = "disabled";
 };

 sai0: sai@59040000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59040000 0x0 0x10000>;
  interrupts = <0 188 4>;
  clocks = <&clk 394>,
   <&clk 0>,
   <&clk 395>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma0 12 0 1>, <&edma0 13 0 0>;
  status = "disabled";
  power-domains = <&pd_sai0>;
 };

 sai1: sai@59050000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59050000 0x0 0x10000>;
  interrupts = <0 190 4>;
  clocks = <&clk 396>,
   <&clk 0>,
   <&clk 397>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma0 14 0 1>, <&edma0 15 0 0>;
  status = "disabled";
  power-domains = <&pd_sai1>;
 };

 sai2: sai@59060000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59060000 0x0 0x10000>;
  interrupts = <0 192 4>;
  clocks = <&clk 398>,
   <&clk 0>,
   <&clk 399>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx";
  dmas = <&edma0 16 0 1>;
  status = "disabled";
  power-domains = <&pd_sai2>;
 };

 sai3: sai@59070000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59070000 0x0 0x10000>;
  interrupts = <0 198 4>;
  clocks = <&clk 400>,
   <&clk 0>,
   <&clk 401>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx";
  dmas = <&edma0 17 0 1>;
  status = "disabled";
  power-domains = <&pd_sai3>;
 };

 asrc0: asrc@59000000 {
  compatible = "fsl,imx8qm-asrc0";
  reg = <0x0 0x59000000 0x0 0x10000>;
  interrupts = <0 260 4>,
   <0 261 4>;
  clocks = <&clk 433>,
   <&clk 0>,
   <&clk 421>,
   <&clk 423>,
   <&clk 344>,
   <&clk 346>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "ipg", "mem",
   "asrck_0", "asrck_1", "asrck_2", "asrck_3",
   "asrck_4", "asrck_5", "asrck_6", "asrck_7",
   "asrck_8", "asrck_9", "asrck_a", "asrck_b",
   "asrck_c", "asrck_d", "asrck_e", "asrck_f",
   "spba";
  dmas = <&edma0 0 0 0>, <&edma0 1 0 0>, <&edma0 2 0 0>,
   <&edma0 3 0 1>, <&edma0 4 0 1>, <&edma0 5 0 1>;
  dma-names = "rxa", "rxb", "rxc",
    "txa", "txb", "txc";
  fsl,asrc-rate = <8000>;
  fsl,asrc-width = <16>;
  power-domains = <&pd_asrc0>;
  status = "disabled";
 };

 mqs: mqs@59850000 {
  compatible = "fsl,imx8qm-mqs";
  reg = <0x0 0x59850000 0x0 0x10000>;
  clocks = <&clk 406>,
   <&clk 407>;
  clock-names = "core", "mclk";
  power-domains = <&pd_mqs0>;
  status = "disabled";
 };

 usdhc1: usdhc@5b010000 {
  compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
  interrupt-parent = <&gic>;
  interrupts = <0 138 4>;
  reg = <0x0 0x5b010000 0x0 0x10000>;
  clocks = <&clk 179>,
   <&clk 185>,
   <&clk 544>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 514>, <&clk 182>;
  assigned-clock-parents = <&clk 513>;
  assigned-clock-rates = <0>, <400000000>;
  power-domains = <&pd_conn_sdch0>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  status = "disabled";
 };

 usdhc2: usdhc@5b020000 {
  compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
  interrupt-parent = <&gic>;
  interrupts = <0 139 4>;
  reg = <0x0 0x5b020000 0x0 0x10000>;
  clocks = <&clk 180>,
   <&clk 186>,
   <&clk 545>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 515>, <&clk 183>;
  assigned-clock-parents = <&clk 513>;
  assigned-clock-rates = <0>, <200000000>;
  power-domains = <&pd_conn_sdch1>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  status = "disabled";
 };

 usdhc3: usdhc@5b030000 {
  compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
  interrupt-parent = <&gic>;
  interrupts = <0 140 4>;
  reg = <0x0 0x5b030000 0x0 0x10000>;
  clocks = <&clk 181>,
   <&clk 187>,
   <&clk 546>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 516>, <&clk 184>;
  assigned-clock-parents = <&clk 513>;
  assigned-clock-rates = <0>, <200000000>;
  power-domains = <&pd_conn_sdch2>;
  status = "disabled";
 };

 fec1: ethernet@5b040000 {
  compatible = "fsl,imx8qm-fec";
  reg = <0x0 0x5b040000 0x0 0x10000>;
  interrupt-parent = <&wu>;
  interrupts = <0 160 4>,
    <0 158 4>,
    <0 159 4>,
    <0 161 4>;
  clocks = <&clk 198>, <&clk 196>, <&clk 212>,
   <&clk 206>, <&clk 204>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
  assigned-clocks = <&clk 188>,
      <&clk 189>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues=<3>;
  fsl,num-rx-queues=<3>;
                fsl,wakeup_irq = <0>;
  power-domains = <&pd_conn_enet0>;
  status = "disabled";
 };

 eqos: ethernet@5b050000 {
  compatible = "fsl,imx-eqos";
  reg = <0x0 0x5b050000 0x0 0x10000>;
  interrupt-parent = <&wu>;
  interrupts = <0 163 4>,
    <0 162 4>;
  clocks = <&clk 538>, <&clk 539>, <&clk 540>,
   <&clk 542>;
  clock-names = "aclk", "csr", "tx_clk", "ptp";
  assigned-clocks = <&clk 193>;
  assigned-clock-rates = <125000000>;
  power-domains = <&pd_conn_enet1>;
  status = "disabled";
 };

 gpt0: gpt0@5d140000 {
  compatible = "fsl,imx8qxp-gpt";
  reg = <0x0 0x5d140000 0x0 0x4000>;
  interrupts = <0 268 4>;
  clocks = <&clk 0>, <&clk 10>;
  clock-names = "ipg", "per";
  power-domains = <&pd_lsio_gpt0>;
 };

 spdif0: spdif@59020000 {
  compatible = "fsl,imx8qm-spdif";
  reg = <0x0 0x59020000 0x0 0x10000>;
  interrupts = <0 326 4>,
        <0 328 4>;
  clocks = <&clk 431>,
   <&clk 0>,
   <&clk 430>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 386>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "core", "rxtx0",
         "rxtx1", "rxtx2",
         "rxtx3", "rxtx4",
         "rxtx5", "rxtx6",
         "rxtx7", "spba";
  dmas = <&edma0 8 0 5>, <&edma0 9 0 4>;
  dma-names = "rx", "tx";
  power-domains = <&pd_spdif0>;
  status = "disabled";
 };

 flexspi0: flexspi@05d120000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nxp,imx8dxl-fspi";
  reg = <0x0 0x5d120000 0x0 0x10000>, <0x0 0x08000000 0x0 0x10000000>;
  reg-names = "fspi_base", "fspi_mmap";
  interrupts = <0 34 4>;
  clocks = <&clk 97>,
   <&clk 97>;
  assigned-clocks = <&clk 93>;
  assigned-clock-rates = <29000000>;
  clock-names = "fspi", "fspi_en";
  power-domains = <&pd_lsio_flexspi0>;
  status = "disabled";
 };

 dma_cap: dma_cap {
  compatible = "dma-capability";
  only-dma-mask32 = <1>;
 };

 hsio: hsio@5f080000 {
  compatible = "fsl,imx8qm-hsio", "syscon";
  reg = <0x0 0x5f080000 0x0 0xF0000>;
 };

 ocotp: ocotp {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "fsl,imx8qxp-ocotp", "syscon";
 };

 pcieb: pcie@0x5f010000 {




  compatible = "fsl,imx8qxp-pcie","snps,dw-pcie";
  reg = <0x0 0x5f010000 0x0 0x10000>,
        <0x0 0x7ff00000 0x0 0x80000>;
  reg-names = "dbi", "config";
  reserved-region = <&rpmsg_reserved>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x81000000 0 0x00000000 0x0 0x7ff80000 0 0x00010000
     0x82000000 0 0x70000000 0x0 0x70000000 0 0x0ff00000>;
  num-lanes = <1>;

  #interrupt-cells = <1>;
  interrupts = <0 44 4>,
    <0 46 4>;
  interrupt-names = "msi";





  clocks = <&clk 320>,
    <&clk 321>,
    <&clk 328>,
    <&clk 323>,
    <&clk 322>,
    <&clk 324>,
    <&clk 325>;
  clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_per", "pcie_inbound_axi",
     "phy_per", "misc_per";
  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &gic 0 105 4>,
     <0 0 0 2 &gic 0 106 4>,
     <0 0 0 3 &gic 0 107 4>,
     <0 0 0 4 &gic 0 108 4>;
  power-domains = <&pd_pcie>;
  fsl,max-link-speed = <3>;
  hsio-cfg = <3>;
  hsio = <&hsio>;
  ctrl-id = <1>;
  cpu-base-addr = <0x80000000>;
  status = "disabled";
 };

 imx_ion {
  compatible = "fsl,mxc-ion";
  fsl,heap-id = <0>;
 };

 imx_rpmsg: imx_rpmsg {
  compatible = "fsl,rpmsg-bus", "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  mu_rpmsg: mu_rpmsg@5d200000 {
   compatible = "fsl,imx6sx-mu";
   reg = <0x0 0x5d200000 0x0 0x10000>;
   interrupts = <0 91 4>;
   clocks = <&clk 529>;
   clock-names = "ipg";
   power-domains = <&pd_lsio_mu5a>;
  };

  rpmsg: rpmsg{
   compatible = "fsl,imx8qxp-rpmsg";
   status = "disabled";
   mub-partition = <3>;
   power-domains = <&pd_lsio_mu5a>;
   memory-region = <&rpmsg_dma_reserved>;
  };
 };

 crypto: caam@0x31400000 {
  compatible = "fsl,sec-v4.0";
  reg = <0 0x31400000 0 0x400000>;
  interrupts = <0 148 4>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0x31400000 0x400000>;
  fsl,first-jr-index = <2>;
  fsl,sec-era = <9>;

  sec_jr1: jr1@0x20000 {
   compatible = "fsl,sec-v4.0-job-ring";
   reg = <0x20000 0x1000>;
   interrupts = <0 452 4>;
   power-domains = <&pd_caam_jr1>;
   status = "disabled";
  };

  sec_jr2: jr2@30000 {
   compatible = "fsl,sec-v4.0-job-ring";
   reg = <0x30000 0x1000>;
   interrupts = <0 453 4>;
   power-domains = <&pd_caam_jr2>;
   status = "okay";
  };

  sec_jr3: jr3@40000 {
   compatible = "fsl,sec-v4.0-job-ring";
   reg = <0x40000 0x1000>;
   interrupts = <0 454 4>;
   power-domains = <&pd_caam_jr3>;
   status = "okay";
  };
 };

 caam_sm: caam-sm@31800000 {
  compatible = "fsl,imx6q-caam-sm";
  reg = <0 0x31800000 0 0x10000>;
 };

 sc_pwrkey: sc-powerkey {
  compatible = "fsl,imx8-pwrkey";
  linux,keycode = <116>;
  wakeup-source;
 };

 wdog: wdog {
  compatible = "fsl,imx8-wdt";
 };
};

&A35_0 {
 operating-points = <


  1200000 0
   900000 0
 >;
 clocks = <&clk 329>;
 clock-latency = <61036>;
 #cooling-cells = <2>;
};
# 9 "arch/arm/dts/fsl-imx8dxl-evk.dts" 2

/ {
 model = "NXP i.MX8DXL EVK Board";
 compatible = "fsl,imx8dxl-evk", "fsl,imx8dxl";

 chosen {
  bootargs = "console=ttyLP0,115200 earlycon";
  stdout-path = &lpuart0;
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_fec1: regfec1 {
   compatible = "regulator-fixed";
   regulator-name = "fec1_supply";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   gpio = <&pca6416_a 11 1>;
   enable-active-high;
  };

  reg_usdhc2_vmmc: usdhc2_vmmc {
   compatible = "regulator-fixed";
   regulator-name = "SD1_SPWR";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   gpio = <&gpio4 30 0>;
   enable-active-high;
   startup-delay-us = <100>;
   u-boot,off-on-delay-us = <12000>;
  };

  reg_usb_otg1_vbus: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "usb_otg1_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio4 3 0>;
   enable-active-high;
  };

  reg_usb_otg2_vbus: regulator@1 {
   compatible = "regulator-fixed";
   reg = <1>;
   regulator-name = "usb_otg2_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio4 4 0>;
   enable-active-high;
  };

  epdev_on: fixedregulator@100 {
   compatible = "regulator-fixed";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-name = "epdev_on";
   gpio = <&pca6416_a 13 0>;
   enable-active-high;

  };

  pcie_clk_sel_ext: fixedregulator@101 {
   compatible = "regulator-fixed";
   regulator-min-microvolt = <0000000>;
   regulator-max-microvolt = <3300000>;
   regulator-name = "clk_ext_sel";
   gpio = <&pca6416_a 10 0>;
   regulator-always-on;
  };

 };
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 imx8dxl-evk {
  pinctrl_hog: hoggrp {
   fsl,pins = <
    60 0 0x000514a0
    4 4 0x00000021
    5 4 0x00000021
   >;
  };

  pinctrl_eqos: eqosgrp {
   fsl,pins = <
    60 0 0x000514a0
    45 2 0x06000020
    44 2 0x06000020
    49 3 0x00000060
    47 3 0x00000060
    55 3 0x00000060
    56 3 0x00000060
    48 3 0x00000060
    50 3 0x00000060
    51 3 0x00000060
    58 3 0x00000060
    57 3 0x00000060
    54 3 0x00000060
    53 3 0x00000060
    52 3 0x00000060
   >;
  };

  pinctrl_fec1: fec1grp {
   fsl,pins = <
    35 0 0x000014a0
    42 0 0x000014a0
    45 0 0x06000020
    44 0 0x06000020
    30 0 0x00000060
    29 0 0x00000060
    31 0 0x00000060
    32 0 0x00000060
    33 0 0x00000060
    34 0 0x00000060
    36 0 0x00000060
    37 0 0x00000060
    38 0 0x00000060
    39 0 0x00000060
    40 0 0x00000060
    41 0 0x00000060
   >;
  };

  pinctrl_lpuart0: lpuart0grp {
   fsl,pins = <
    92 0 0x06000020
    93 0 0x06000020
   >;
  };

  pinctrl_lpi2c2: lpi2c2grp {
   fsl,pins = <
    116 2 0x06000021
    115 2 0x06000021
   >;
  };

  pinctrl_lpi2c3: lpi2c3grp {
   fsl,pins = <
    117 2 0x06000021
    118 2 0x06000021
   >;
  };

  pinctrl_lpspi3: lpspi3grp {
   fsl,pins = <
    61 0 0x0600004c
    62 0 0x0600004c
    63 0 0x0600004c
    65 0 0x0600004c
    64 4 0x21
   >;
  };

  pinctrl_usdhc1: usdhc1grp {
   fsl,pins = <
    9 0 0x06000041
    10 0 0x00000021
    11 0 0x00000021
    12 0 0x00000021
    13 0 0x00000021
    14 0 0x00000021
    15 0 0x00000021
    16 0 0x00000021
    17 0 0x00000021
    18 0 0x00000021
    19 0 0x00000041
   >;
  };

  pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
   fsl,pins = <
    9 0 0x06000041
    10 0 0x00000021
    11 0 0x00000021
    12 0 0x00000021
    13 0 0x00000021
    14 0 0x00000021
    15 0 0x00000021
    16 0 0x00000021
    17 0 0x00000021
    18 0 0x00000021
    19 0 0x00000041
   >;
  };

  pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
   fsl,pins = <
    9 0 0x06000041
    10 0 0x00000021
    11 0 0x00000021
    12 0 0x00000021
    13 0 0x00000021
    14 0 0x00000021
    15 0 0x00000021
    16 0 0x00000021
    17 0 0x00000021
    18 0 0x00000021
    19 0 0x00000041
   >;
  };

  pinctrl_usdhc2_gpio: usdhc2gpiogrp {
   fsl,pins = <
    30 4 0x00000021
    32 4 0x00000021
    33 4 0x00000021
   >;
  };

  pinctrl_usdhc2: usdhc2grp {
   fsl,pins = <
    36 3 0x06000041
    37 3 0x00000021
    38 3 0x00000021
    39 3 0x00000021
    40 3 0x00000021
    41 3 0x00000021
    31 3 0x00000021
   >;
  };

  pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
   fsl,pins = <
    36 3 0x06000041
    37 3 0x00000021
    38 3 0x00000021
    39 3 0x00000021
    40 3 0x00000021
    41 3 0x00000021
    31 3 0x00000021
   >;
  };

  pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
   fsl,pins = <
    36 3 0x06000041
    37 3 0x00000021
    38 3 0x00000021
    39 3 0x00000021
    40 3 0x00000021
    41 3 0x00000021
    31 3 0x00000021
   >;
  };

  pinctrl_flexspi0: flexspi0grp {
   fsl,pins = <
    121 0 0x06000021
    120 0 0x06000021
    123 0 0x06000021
    122 0 0x06000021
    125 0 0x06000021
    124 0 0x06000021
    126 0 0x06000021
    131 0 0x06000021
    130 0 0x06000021
    133 0 0x06000021
    132 0 0x06000021
   >;
  };

  pinctrl_pcieb: pcieagrp{
   fsl,pins = <
    0 4 0x06000021
    1 4 0x06000021
    2 4 0x04000021
   >;
  };
 };
};

&A35_0 {
 u-boot,dm-pre-reloc;
};

&lpuart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart0>;
 status = "okay";
};

&gpio0 {
 status = "okay";
};

&gpio4 {
 status = "okay";
};

&gpio5 {
 status = "okay";
};

&lpspi3 {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpspi3>;
 cs-gpios = <&gpio0 16 1>, <0>, <0>, <0>;
 spi-max-frequency = <1000000>;
 status = "okay";
};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c2>;
 status = "okay";

 i2cswitch@70 {
  compatible = "nxp,pca9646";
  reg = <0x70>;
  u-boot,i2c-offset-len = <0>;
  #address-cells = <1>;
  #size-cells = <0>;

  v2x_i2c2: i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0>;
  };

  audio_codec1_i2c2: i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x1>;
  };

  audio_codec2_i2c2: i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x2>;
  };

  audio_codec3_i2c2: i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x3>;
  };

  m2_i2c2: i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x4>;
  };

  pcie_i2c2: i2c@5 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x5>;
  };

  lcd_i2c2: i2c@6 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x6>;
  };
 };

 pca6416_a: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pca6416_b: gpio@21 {
  compatible = "ti,tca6416";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c3>;
 status = "disabled";

 i2cswitch@70 {
  compatible = "nxp,pca9646";
  reg = <0x70>;
  u-boot,i2c-offset-len = <0>;
  #address-cells = <1>;
  #size-cells = <0>;

  alt_audio_codec1_i2c3: i2c@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0>;
  };

  alt_audio_codec2_i2c3: i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x1>;
  };

  alt_audio_codec3_i2c3: i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x2>;
  };

  usb1_i2c3: i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x3>;
  };

  usb2_i2c3: i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x4>;
  };
 };

 pca6416_c: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&flexspi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi0>;
 nxp,fspi-dll-slvdly = <4>;
 status = "okay";

 flash0: mt35xu512aba@0 {
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  spi-max-frequency = <133000000>;
  spi-tx-bus-width = <8>;
  spi-rx-bus-width = <8>;
 };
};

&usdhc1 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 bus-width = <4>;
 cd-gpios = <&gpio5 1 1>;
 wp-gpios = <&gpio5 0 0>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 max-frequency = <100000000>;
 status = "okay";
};

&eqos {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_eqos>;
 phy-mode = "rgmii";
 phy-handle = <&ethphy0>;
 fsl,ar8031-phy-fixup;
 fsl,magic-packet;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
  };

 };
};

&pcieb{
 ext_osc = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcieb>;
 clkreq-gpio = <&gpio4 1 1>;
 power-on-gpio = <&pca6416_a 12 0>;
 reset-gpio = <&gpio4 0 1>;
 epdev_on = <&epdev_on>;
 status = "okay";
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii";
 phy-handle = <&ethphy1>;
 fsl,ar8031-phy-fixup;
 fsl,magic-packet;
 phy-supply = <&reg_fec1>;
 status = "disable";
 phy-reset-gpios = <&pca6416_a 0 1>;
 phy-reset-duration = <10>;
 phy-reset-post-delay = <150>;





 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy1: ethernet-phy@1 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <1>;
  };

 };
};

&usbotg1 {
 vbus-supply = <&reg_usb_otg1_vbus>;
 dr_mode = "otg";
 srp-disable;
 hnp-disable;
 adp-disable;
 power-polarity-active-high;
 disable-over-current;
 status = "okay";
};

&usbotg2 {
 vbus-supply = <&reg_usb_otg2_vbus>;
 dr_mode = "otg";
 srp-disable;
 hnp-disable;
 adp-disable;
 power-polarity-active-high;
 disable-over-current;
 status = "okay";
};
# 7 "arch/arm/dts/.fsl-imx8dxl-evk-lcdif.dtb.pre.tmp" 2
# 1 "arch/arm/dts/fsl-imx8dxl-evk-u-boot.dtsi" 1





/ {
 aliases {
  usbgadget0 = &usbg1;
  usbgadget1 = &usbg2;
  gpio8 = &pca6416_a;
  gpio9 = &pca6416_b;
 };

 usbg1: usbg1 {
  compatible = "fsl,imx27-usb-gadget";
  dr_mode = "peripheral";
  chipidea,usb = <&usbotg1>;
  status = "okay";
  u-boot,dm-spl;
 };

 usbg2: usbg2 {
  compatible = "fsl,imx27-usb-gadget";
  dr_mode = "peripheral";
  chipidea,usb = <&usbotg2>;
  status = "okay";
  u-boot,dm-spl;
 };
};

&{/imx8dxl-pm} {

 u-boot,dm-spl;
};

&mu {
 u-boot,dm-spl;
};

&clk {
 u-boot,dm-spl;
};

&iomuxc {
 u-boot,dm-spl;
};

&{/regulators} {
 u-boot,dm-spl;
};

&reg_usdhc2_vmmc {
 u-boot,dm-spl;
};

&reg_usb_otg1_vbus {
 u-boot,dm-spl;
};

&reg_usb_otg2_vbus {
        u-boot,dm-spl;
};

&{/mu@5d1c0000/iomuxc/imx8dxl-evk} {
 u-boot,dm-spl;
};

&pinctrl_lpuart0 {
 u-boot,dm-spl;
};

&pinctrl_usdhc2_gpio {
 u-boot,dm-spl;
};

&pinctrl_usdhc2 {
 u-boot,dm-spl;
};

&pinctrl_usdhc2_100mhz {
 u-boot,dm-spl;
};

&pinctrl_usdhc2_200mhz {
 u-boot,dm-spl;
};

&pinctrl_usdhc1 {
 u-boot,dm-spl;
};

&pinctrl_usdhc1_100mhz {
 u-boot,dm-spl;
};

&pinctrl_usdhc1_200mhz {
 u-boot,dm-spl;
};

&pinctrl_flexspi0 {
 u-boot,dm-spl;
};

&pd_lsio {
 u-boot,dm-spl;
};

&pd_lsio_gpio4 {
 u-boot,dm-spl;
};

&pd_lsio_gpio5 {
 u-boot,dm-spl;
};

&pd_conn {
 u-boot,dm-spl;
};

&pd_conn_sdch0 {
 u-boot,dm-spl;
};

&pd_conn_sdch1 {
 u-boot,dm-spl;
};

&pd_conn_sdch2 {
 u-boot,dm-spl;
};

&pd_dma {
 u-boot,dm-spl;
};

&pd_dma_lpuart0 {
 u-boot,dm-spl;
};

&pd_lsio_flexspi0 {
 u-boot,dm-spl;
};

&pd_conn_usbotg0 {
 u-boot,dm-spl;
};

&pd_conn_usbotg0_phy {
 u-boot,dm-spl;
};

&pd_conn_usbotg1 {
        u-boot,dm-spl;
};

&pd_conn_usbotg1_phy {
        u-boot,dm-spl;
};

&gpio4 {
 u-boot,dm-spl;
};

&gpio5 {
 u-boot,dm-spl;
};

&lpuart0 {
 u-boot,dm-spl;
};

&usdhc1 {
 u-boot,dm-spl;
 mmc-hs400-1_8v;
};

&usdhc2 {
 u-boot,dm-spl;
 sd-uhs-sdr104;
 sd-uhs-ddr50;
};

&flexspi0 {
 u-boot,dm-spl;
};

&flash0 {
 u-boot,dm-spl;
};

&usbphy1 {
 u-boot,dm-spl;
};

&usbmisc1 {
 u-boot,dm-spl;
};

&usbotg1 {
 u-boot,dm-spl;
};

&eqos {
 compatible = "fsl,imx-eqos";
 phy-mode = "rgmii-id";
};

&fec1 {
 phy-mode = "rgmii-id";
};

&ethphy0 {
 reset-gpios = <&pca6416_a 2 1>;
 reset-assert-us = <10000>;
 reset-deassert-us = <150000>;

 vddio0: vddio-regulator {
  regulator-name = "VDDIO";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };
};

&ethphy1 {
 vddio1: vddio-regulator {
  regulator-name = "VDDIO";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };
};

&usbphy2 {
        u-boot,dm-spl;
};

&usbmisc2 {
 u-boot,dm-spl;
};

&usbotg2 {
        u-boot,dm-spl;
};
# 8 "arch/arm/dts/.fsl-imx8dxl-evk-lcdif.dtb.pre.tmp" 2

&eqos {
 status = "disabled";
};

&lpspi3 {
 status = "disabled";
};

&iomuxc {
 pinctrl_lcdif: lcdifgrp {
  fsl,pins = <
   61 5 0x00000023
   62 5 0x00000023
   63 5 0x00000023
   50 2 0x00000023
   69 5 0x00000023
   70 5 0x00000023
   71 5 0x00000023
   72 5 0x00000023
   74 5 0x00000023
   75 5 0x00000023
   76 5 0x00000023
   77 5 0x00000023
   78 5 0x00000023
   80 5 0x00200003
   81 5 0x00200003
   82 5 0x00200003
   83 5 0x00200003
   84 5 0x00200003
   64 2 0x00000023
   65 2 0x00000023
   66 2 0x00000023
   67 2 0x00000023
   68 2 0x00000023
  >;
 };
};

&adma_lcdif {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lcdif>;
 status = "okay";

 assigned-clocks = <&clk 536>,
   <&clk 531>,
   <&clk 534>;
 assigned-clock-parents = <&clk 534>,
   <&clk 530>;
 assigned-clock-rates = <0>, <0>, <711000000>;

 display = <&display0>;

 display0: display@0 {
  bits-per-pixel = <18>;
  bus-width = <24>;

  display-timings {
   native-mode = <&timing0>;
   timing0: timing0 {
    clock-frequency = <71100000>;
    hactive = <1280>;
    vactive = <800>;
    hfront-porch = <70>;
    hback-porch = <80>;
    hsync-len = <10>;
    vback-porch = <10>;
    vfront-porch = <10>;
    vsync-len = <3>;

    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <1>;
    pixelclk-active = <0>;
   };
  };
 };
};
