#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec 06 13:11:59 2016
# Process ID: 12664
# Current directory: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11840 C:\Users\dilsizk\Desktop\ece4911\ece491labs\Project\FinalProjectTransmitter\FinalProjectTransmitter\FinalProjectTransmitter.xpr
# Log file: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter'
INFO: [Project 1-313] Project file moved from 'C:/Users/husseinz/Desktop/ece491/ece491labs/FinalProjectTransmitter' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.ip_user_files', nor could it be found using path 'C:/Users/husseinz/Desktop/ece491/ece491labs/FinalProjectTransmitter/FinalProjectTransmitter.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv w ]
add_files C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv w ]
add_files -fileset sim_1 C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/Trans_contoller_bench.sv
set_property top trans_controller_2 [current_fileset]
update_compile_order -fileset sources_1
set_property top trans_control_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
ERROR: [VRFC 10-2071] write_p_fifo is already implicitly declared on line 63 [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
ERROR: [VRFC 10-2071] read_p_fifo is already implicitly declared on line 64 [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:73]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xsim.dir/trans_control_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 06 14:52:20 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "trans_control_test_behav -key {Behavioral:sim_1:Functional:trans_control_test} -tclbatch {trans_control_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source trans_control_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'trans_control_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 917.043 ; gain = 60.172
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 40 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 917.043 ; gain = 0.000
run 4000 us
run 4000 us
run 40000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 917.043 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
run 400 us
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
run 400 us
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 921.195 ; gain = 0.000
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=500000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.clkenb(DIVFREQ=500000)
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=250000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=250000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.clkenb(DIVFREQ=250000)
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=96000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=96000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.clkenb(DIVFREQ=96000)
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:47]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:54]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:55]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:63]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:64]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:65]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:70]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
ERROR: [VRFC 10-1412] syntax error near DATATRANS [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
ERROR: [VRFC 10-91] IDLE is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:106]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:121]
ERROR: [VRFC 10-91] IDLE is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:125]
ERROR: [VRFC 10-91] DEST is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:128]
ERROR: [VRFC 10-91] DEST is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-91] SOURCE is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:139]
ERROR: [VRFC 10-91] TYPE is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:144]
ERROR: [VRFC 10-91] DATARCVR is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
ERROR: [VRFC 10-91] PREAMBLE1 is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:154]
ERROR: [VRFC 10-91] PREAMBLE2 is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:159]
ERROR: [VRFC 10-91] SFD is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:164]
ERROR: [VRFC 10-91] DATATRANS is not declared [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:169]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:70]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:70]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:70]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:70]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 4000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:66]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:67]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:70]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port din [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
ERROR: [VRFC 10-2071] data_a_rcvr_out is already implicitly declared on line 59 [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:62]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:72]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:73]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:82]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:83]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:48]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:50]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
INFO: [VRFC 10-2458] undeclared symbol data_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:59]
ERROR: [VRFC 10-2071] data_a_rcvr_out is already implicitly declared on line 59 [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:62]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:68]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:71]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:72]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:73]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:82]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:83]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol data_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
INFO: [VRFC 10-2458] undeclared symbol send_m_trans_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:46]
INFO: [VRFC 10-2458] undeclared symbol rdy_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:51]
INFO: [VRFC 10-2458] undeclared symbol txen_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:52]
INFO: [VRFC 10-2458] undeclared symbol error_m_trans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:53]
INFO: [VRFC 10-2458] undeclared symbol error_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:60]
INFO: [VRFC 10-2458] undeclared symbol rdy_a_rcvr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:61]
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:69]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:70]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:72]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:73]
INFO: [VRFC 10-2458] undeclared symbol data_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:74]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:83]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:49]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:131]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register read_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:155]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:155]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:163]
ERROR: [VRFC 10-1280] procedural assignment to a non-register write_p_fifo is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:163]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 10000 us
run 10000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 922.602 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:175]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:175]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:175]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 922.602 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 922.602 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:76]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:90]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:175]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:188]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:194]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:200]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:200]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:176]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:182]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 923.813 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:77]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:91]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
ERROR: [VRFC 10-1280] procedural assignment to a non-register send_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register send_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register send_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:195]
ERROR: [VRFC 10-1280] procedural assignment to a non-register send_m_trans_in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:195]
ERROR: [VRFC 10-1040] module trans_controller_2 ignored due to previous errors [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:179]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:185]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 923.813 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:179]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:185]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 923.813 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 923.813 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:179]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:185]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 923.813 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:179]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:185]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 954.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 954.594 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:179]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:185]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run all
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 954.594 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:187]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 954.594 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:187]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 957.613 ; gain = 0.000
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 957.613 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 18000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 957.613 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:92]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:93]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:181]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:187]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 18000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 957.613 ; gain = 0.000
