[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Int_nesting|Int_status",
    "duplicate":"~Int_nesting|Int_nesting/Int_status:Int_status",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Int_nesting|Int_status_1",
    "duplicate":"~Int_nesting|Int_nesting/Int_status_1:Int_status",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Int_nesting|Int_status_2",
    "duplicate":"~Int_nesting|Int_nesting/Int_status_2:Int_status",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Int_nesting|Int_status_3",
    "duplicate":"~Int_nesting|Int_nesting/Int_status_3:Int_status",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Int_nesting|Int_nesting>io_de_nest",
    "sources":[
      "~Int_nesting|Int_nesting>io_nest_disable",
      "~Int_nesting|Int_nesting>io_is_pending",
      "~Int_nesting|Int_nesting>io_int_fin",
      "~Int_nesting|Int_nesting>io_coming_pri"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Int_nesting|Int_nesting>io_en_nest",
    "sources":[
      "~Int_nesting|Int_nesting>io_nest_disable",
      "~Int_nesting|Int_nesting>io_is_pending",
      "~Int_nesting|Int_nesting>io_int_fin",
      "~Int_nesting|Int_nesting>io_coming_pri"
    ]
  }
]