Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 14:22:27 2024
| Host         : PC_di_Marco running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/dec_MIMD_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.433ns (22.228%)  route 5.014ns (77.772%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_7_0[7]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         0.902     3.494    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11_n_4
                         LUT4 (Prop_lut4_I1_O)        0.124     3.618 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4/O
                         net (fo=3, unplaced)         0.982     4.600    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4_n_4
                         LUT6 (Prop_lut6_I0_O)        0.124     4.724 r  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166_ap_start_reg_i_2/O
                         net (fo=2, unplaced)         0.460     5.184    bd_0_i/hls_inst/U0/control_s_axi_U/gmem0_ARADDR2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.308 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3__0/O
                         net (fo=129, unplaced)       0.555     5.863    bd_0_i/hls_inst/U0/control_s_axi_U/gmem0_ARADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     5.987 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_4__1/O
                         net (fo=20, unplaced)        0.509     6.496    bd_0_i/hls_inst/U0/control_s_axi_U/re_3
                         LUT2 (Prop_lut2_I0_O)        0.124     6.620 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_1__2/O
                         net (fo=1, unplaced)         0.800     7.420    bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg_2
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.433ns (22.228%)  route 5.014ns (77.772%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_7_0[7]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         0.902     3.494    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11_n_4
                         LUT4 (Prop_lut4_I1_O)        0.124     3.618 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4/O
                         net (fo=3, unplaced)         0.982     4.600    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4_n_4
                         LUT6 (Prop_lut6_I0_O)        0.124     4.724 r  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166_ap_start_reg_i_2/O
                         net (fo=2, unplaced)         0.460     5.184    bd_0_i/hls_inst/U0/control_s_axi_U/gmem0_ARADDR2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.308 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3__0/O
                         net (fo=129, unplaced)       0.555     5.863    bd_0_i/hls_inst/U0/control_s_axi_U/gmem0_ARADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     5.987 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_4__0/O
                         net (fo=20, unplaced)        0.509     6.496    bd_0_i/hls_inst/U0/control_s_axi_U/re_0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.620 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_1__1/O
                         net (fo=1, unplaced)         0.800     7.420    bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg_2
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 1.433ns (22.287%)  route 4.997ns (77.713%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_7_0[7]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         0.902     3.494    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11_n_4
                         LUT4 (Prop_lut4_I1_O)        0.124     3.618 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4/O
                         net (fo=3, unplaced)         0.982     4.600    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4_n_4
                         LUT6 (Prop_lut6_I0_O)        0.124     4.724 r  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_2/O
                         net (fo=2, unplaced)         0.460     5.184    bd_0_i/hls_inst/U0/control_s_axi_U/gmem3_ARADDR2
                         LUT6 (Prop_lut6_I5_O)        0.124     5.308 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3/O
                         net (fo=65, unplaced)        0.538     5.846    bd_0_i/hls_inst/U0/control_s_axi_U/gmem3_ARADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     5.970 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_4/O
                         net (fo=20, unplaced)        0.509     6.479    bd_0_i/hls_inst/U0/control_s_axi_U/re
                         LUT2 (Prop_lut2_I0_O)        0.124     6.603 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_1__0/O
                         net (fo=1, unplaced)         0.800     7.403    bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg_2
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.446    bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[29]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 5.129ns (74.455%)  route 1.760ns (25.545%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/data_b_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/data_b_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/data_b_U/data_b_q0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7/O
                         net (fo=1, unplaced)         0.333     4.684    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7_n_4
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.279 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.288    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.522    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.639    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.756    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.087 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[27]__0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     6.705    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     7.012 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5/O
                         net (fo=1, unplaced)         0.000     7.012    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.525 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.525    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.862 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[31]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.862    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_fu_254_p20_out[29]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[29]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[29]__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[29]__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[31]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 5.123ns (74.433%)  route 1.760ns (25.567%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/data_b_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/data_b_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/data_b_U/data_b_q0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7/O
                         net (fo=1, unplaced)         0.333     4.684    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7_n_4
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.279 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.288    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.522    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.639    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.756    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.087 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[27]__0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     6.705    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     7.012 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5/O
                         net (fo=1, unplaced)         0.000     7.012    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.525 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.525    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.856 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[31]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.856    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_fu_254_p20_out[31]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[31]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[31]__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[31]__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[30]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 5.048ns (74.151%)  route 1.760ns (25.849%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/data_b_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/data_b_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/data_b_U/data_b_q0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7/O
                         net (fo=1, unplaced)         0.333     4.684    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7_n_4
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.279 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.288    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.522    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.639    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.756    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.087 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[27]__0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     6.705    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     7.012 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5/O
                         net (fo=1, unplaced)         0.000     7.012    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.525 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.525    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.781 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[31]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.781    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_fu_254_p20_out[30]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[30]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[30]__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[30]__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[28]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 5.024ns (74.060%)  route 1.760ns (25.940%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/data_b_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/data_b_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/data_b_U/data_b_q0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7/O
                         net (fo=1, unplaced)         0.333     4.684    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7_n_4
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.279 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.288    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.522    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.639    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.756    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.087 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[27]__0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     6.705    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     7.012 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5/O
                         net (fo=1, unplaced)         0.000     7.012    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.525 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.525    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.757 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[31]__0_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.757    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_fu_254_p20_out[28]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[28]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[28]__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[28]__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[25]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 5.012ns (74.014%)  route 1.760ns (25.986%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/data_b_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/data_b_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/data_b_U/data_b_q0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7/O
                         net (fo=1, unplaced)         0.333     4.684    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7_n_4
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.279 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.288    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.522    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.639    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.970 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     6.588    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     6.895 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[23]__0_i_5/O
                         net (fo=1, unplaced)         0.000     6.895    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[23]__0_i_5_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.408 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.408    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.745 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.745    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_fu_254_p20_out[25]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[25]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[25]__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[25]__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[27]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 5.006ns (73.991%)  route 1.760ns (26.009%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/data_b_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/data_b_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/data_b_U/data_b_q0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7/O
                         net (fo=1, unplaced)         0.333     4.684    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7_n_4
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.279 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.288    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.522    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.639    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.970 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     6.588    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     6.895 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[23]__0_i_5/O
                         net (fo=1, unplaced)         0.000     6.895    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[23]__0_i_5_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.408 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.408    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.739 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.739    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_fu_254_p20_out[27]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[27]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[27]__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[27]__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[26]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 4.931ns (73.699%)  route 1.760ns (26.301%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.973     0.973    bd_0_i/hls_inst/U0/data_b_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/data_b_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/data_b_U/data_b_q0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7/O
                         net (fo=1, unplaced)         0.333     4.684    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7_n_4
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.279 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.288    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.405    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.522 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.522    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.639 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     5.639    bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6_n_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.970 r  bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     6.588    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     6.895 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[23]__0_i_5/O
                         net (fo=1, unplaced)         0.000     6.895    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[23]__0_i_5_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.408 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.408    bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[23]__0_i_1_n_4
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.664 r  bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.664    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_fu_254_p20_out[26]
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[26]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8324, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[26]__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[26]__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  3.334    




