****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-capacitance
	-crosstalk_delta
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sat Mar 21 14:09:46 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.105    0.000    0.006 &    0.122 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.098             0.062 &    0.184 f
  core/clk_i_G1B3I12 (net)                                          6  202.156 
  core/be/CTSINVX16_G1B1I70/INP (INVX8)                                           0.000    0.098    0.000    0.006 &    0.190 f
  core/be/CTSINVX16_G1B1I70/ZN (INVX8)                                                     0.177             0.095 &    0.285 r
  core/be/clk_i_G1B4I70 (net)                                     171  397.560 
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)                 0.000    0.177    0.000    0.004 &    0.289 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)                            0.030             0.203 &    0.492 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)             1    2.616 
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.492 f
  data arrival time                                                                                                     0.492

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I1/INP (INVX8)                                                     0.001    0.085    0.000    0.032 &    0.032 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                               0.073             0.048 &    0.080 f
  clk_i_G1B1I1 (net)                                                2  144.204 
  CTSINVX16_G1B3I5/INP (INVX16)                                                   0.001    0.074    0.001    0.006 &    0.086 f
  CTSINVX16_G1B3I5/ZN (INVX16)                                                             0.071             0.034 &    0.119 r
  clk_i_G1B2I5 (net)                                                5  194.170 
  CTSINVX16_G1B2I1/INP (INVX4)                                                    0.000    0.076    0.000    0.006 &    0.125 r
  CTSINVX16_G1B2I1/ZN (INVX4)                                                              0.171             0.101 &    0.227 f
  clk_i_G1B3I1 (net)                                                6  237.522 
  core/CTSINVX16_G1B1I27/INP (INVX8)                                              0.000    0.173    0.000    0.012 &    0.238 f
  core/CTSINVX16_G1B1I27/ZN (INVX8)                                                        0.218             0.123 &    0.361 r
  core/clk_i_G1B4I27 (net)                                        177  453.612 
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)                0.000    0.218    0.000    0.003 &    0.364 r
  clock reconvergence pessimism                                                                              0.000      0.364
  library hold time                                                                                          0.021      0.385
  data required time                                                                                                    0.385
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.385
  data arrival time                                                                                                    -0.492
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.107


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I15/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                     3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                     3  201.617 
  CTSINVX16_G1B2I15/INP (INVX32)                                                       0.000    0.105    0.000    0.020 &    0.136 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                 0.072             0.039 &    0.175 f
  clk_i_G1B3I15 (net)                                                   10  394.181 
  core/be/CTSINVX16_G1B1I56/INP (INVX32)                                               0.000    0.072    0.000    0.016 &    0.192 f
  core/be/CTSINVX16_G1B1I56/ZN (INVX32)                                                         0.067             0.036 &    0.228 r
  core/be/clk_i_G1B4I56 (net)                                          164  386.575 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)                0.000    0.067    0.000    0.005 &    0.233 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)                           0.034             0.193 &    0.426 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)            2    4.294 
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)                       0.000    0.034    0.000    0.000 &    0.426 f
  data arrival time                                                                                                          0.426

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                     3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                     3  247.118 
  CTSINVX16_G1B2I15/INP (INVX32)                                                       0.000    0.151    0.000    0.026 &    0.166 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                 0.097             0.051 &    0.217 f
  clk_i_G1B3I15 (net)                                                   10  510.161 
  core/be/CTSINVX8_G1B1I20/INP (INVX8)                                                 0.000    0.108    0.000    0.012 &    0.229 f
  core/be/CTSINVX8_G1B1I20/ZN (INVX8)                                                           0.168             0.093 &    0.322 r
  core/be/clk_i_G1B4I20 (net)                                          127  367.449 
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)                     0.000    0.169    0.000    0.004 &    0.326 r
  clock reconvergence pessimism                                                                                  -0.041      0.284
  library hold time                                                                                               0.016      0.301
  data required time                                                                                                         0.301
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.301
  data arrival time                                                                                                         -0.426
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.125


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  144.673 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                   0.000    0.071    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                             0.061             0.041 &    0.068 f
  clk_i_G1B1I1 (net)                                                              2  118.708 
  CTSINVX16_G1B3I5/INP (INVX16)                                                                 0.000    0.061    0.000    0.004 &    0.072 f
  CTSINVX16_G1B3I5/ZN (INVX16)                                                                           0.061             0.030 &    0.101 r
  clk_i_G1B2I5 (net)                                                              5  166.488 
  CTSINVX16_G1B2I1/INP (INVX4)                                                                  0.000    0.061    0.000    0.005 &    0.106 r
  CTSINVX16_G1B2I1/ZN (INVX4)                                                                            0.134             0.081 &    0.187 f
  clk_i_G1B3I1 (net)                                                              6  185.213 
  core/CTSINVX16_G1B1I27/INP (INVX8)                                                            0.000    0.134    0.000    0.009 &    0.197 f
  core/CTSINVX16_G1B1I27/ZN (INVX8)                                                                      0.178             0.101 &    0.298 r
  core/clk_i_G1B4I27 (net)                                                      177  374.973 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.301 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)                           0.031             0.204 &    0.505 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)            1    2.754 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)                  0.000    0.031    0.000    0.000 &    0.505 f
  data arrival time                                                                                                                   0.505

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                              3  164.662 
  CTSINVX4_G1B3I1/INP (INVX4)                                                                   0.000    0.075    0.000    0.009 &    0.065 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                                             0.084             0.045 &    0.110 r
  clk_i_G1B2I1 (net)                                                              2   70.244 
  CTSINVX16_G1B2I14/INP (INVX4)                                                                 0.000    0.086    0.000    0.005 &    0.115 r
  CTSINVX16_G1B2I14/ZN (INVX4)                                                                           0.181             0.109 &    0.225 f
  clk_i_G1B3I14 (net)                                                             6  252.258 
  core/be/CTSINVX16_G1B1I39/INP (INVX8)                                                         0.000    0.182    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I39/ZN (INVX8)                                                                   0.208             0.116 &    0.347 r
  core/be/clk_i_G1B4I39 (net)                                                   154  415.530 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)                0.000    0.208    0.000    0.005 &    0.352 r
  clock reconvergence pessimism                                                                                            0.000      0.352
  library hold time                                                                                                        0.020      0.372
  data required time                                                                                                                  0.372
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.372
  data arrival time                                                                                                                  -0.505
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.132


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  144.673 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                   0.000    0.071    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                             0.061             0.041 &    0.068 f
  clk_i_G1B1I1 (net)                                                              2  118.708 
  CTSINVX16_G1B3I5/INP (INVX16)                                                                 0.000    0.061    0.000    0.004 &    0.072 f
  CTSINVX16_G1B3I5/ZN (INVX16)                                                                           0.061             0.030 &    0.101 r
  clk_i_G1B2I5 (net)                                                              5  166.488 
  CTSINVX16_G1B2I1/INP (INVX4)                                                                  0.000    0.061    0.000    0.005 &    0.106 r
  CTSINVX16_G1B2I1/ZN (INVX4)                                                                            0.134             0.081 &    0.187 f
  clk_i_G1B3I1 (net)                                                              6  185.213 
  core/CTSINVX16_G1B1I27/INP (INVX8)                                                            0.000    0.134    0.000    0.009 &    0.197 f
  core/CTSINVX16_G1B1I27/ZN (INVX8)                                                                      0.178             0.101 &    0.298 r
  core/clk_i_G1B4I27 (net)                                                      177  374.973 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.301 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)                           0.033             0.206 &    0.507 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)            1    3.962 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)                  0.000    0.033    0.000    0.000 &    0.507 f
  data arrival time                                                                                                                   0.507

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                              3  164.662 
  CTSINVX4_G1B3I1/INP (INVX4)                                                                   0.000    0.075    0.000    0.009 &    0.065 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                                             0.084             0.045 &    0.110 r
  clk_i_G1B2I1 (net)                                                              2   70.244 
  CTSINVX16_G1B2I14/INP (INVX4)                                                                 0.000    0.086    0.000    0.005 &    0.115 r
  CTSINVX16_G1B2I14/ZN (INVX4)                                                                           0.181             0.109 &    0.225 f
  clk_i_G1B3I14 (net)                                                             6  252.258 
  core/be/CTSINVX16_G1B1I39/INP (INVX8)                                                         0.000    0.182    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I39/ZN (INVX8)                                                                   0.208             0.116 &    0.347 r
  core/be/clk_i_G1B4I39 (net)                                                   154  415.530 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)                0.000    0.209    0.000    0.006 &    0.353 r
  clock reconvergence pessimism                                                                                            0.000      0.353
  library hold time                                                                                                        0.019      0.373
  data required time                                                                                                                  0.373
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.373
  data arrival time                                                                                                                  -0.507
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.134


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                              3  147.344 
  CTSINVX4_G1B3I1/INP (INVX4)                                                                   0.000    0.052    0.000    0.008 &    0.057 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                                             0.071             0.038 &    0.095 r
  clk_i_G1B2I1 (net)                                                              2   62.196 
  CTSINVX16_G1B2I14/INP (INVX4)                                                                 0.000    0.071    0.000    0.005 &    0.099 r
  CTSINVX16_G1B2I14/ZN (INVX4)                                                                           0.145             0.089 &    0.188 f
  clk_i_G1B3I14 (net)                                                             6  199.949 
  core/be/CTSINVX16_G1B1I39/INP (INVX8)                                                         0.000    0.145    0.000    0.005 &    0.193 f
  core/be/CTSINVX16_G1B1I39/ZN (INVX8)                                                                   0.173             0.096 &    0.289 r
  core/be/clk_i_G1B4I39 (net)                                                   154  347.110 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)                0.000    0.173    0.000    0.005 &    0.294 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)                           0.032             0.204 &    0.499 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)            1    3.383 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.499 f
  data arrival time                                                                                                                   0.499

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                              3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                   0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                             0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                              3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                                            0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                                      0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                                        6  254.465 
  core/be/CTSINVX16_G1B1I70/INP (INVX8)                                                         0.000    0.125    0.000    0.007 &    0.232 f
  core/be/CTSINVX16_G1B1I70/ZN (INVX8)                                                                   0.211             0.115 &    0.347 r
  core/be/clk_i_G1B4I70 (net)                                                   171  473.533 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)                0.000    0.211    0.000    0.004 &    0.351 r
  clock reconvergence pessimism                                                                                           -0.007      0.344
  library hold time                                                                                                        0.020      0.364
  data required time                                                                                                                  0.364
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.364
  data arrival time                                                                                                                  -0.499
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.135


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  144.673 
  CTSINVX8_G1B4I1/INP (INVX8)                                                                   0.000    0.071    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                                             0.061             0.041 &    0.068 f
  clk_i_G1B1I1 (net)                                                              2  118.708 
  CTSINVX16_G1B3I5/INP (INVX16)                                                                 0.000    0.061    0.000    0.004 &    0.072 f
  CTSINVX16_G1B3I5/ZN (INVX16)                                                                           0.061             0.030 &    0.101 r
  clk_i_G1B2I5 (net)                                                              5  166.488 
  CTSINVX16_G1B2I1/INP (INVX4)                                                                  0.000    0.061    0.000    0.005 &    0.106 r
  CTSINVX16_G1B2I1/ZN (INVX4)                                                                            0.134             0.081 &    0.187 f
  clk_i_G1B3I1 (net)                                                              6  185.213 
  core/CTSINVX16_G1B1I27/INP (INVX8)                                                            0.000    0.134    0.000    0.009 &    0.197 f
  core/CTSINVX16_G1B1I27/ZN (INVX8)                                                                      0.178             0.101 &    0.298 r
  core/clk_i_G1B4I27 (net)                                                      177  374.973 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)                0.000    0.179    0.000    0.003 &    0.301 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)                           0.035             0.207 &    0.508 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)            1    4.580 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)                  0.000    0.035    0.000    0.000 &    0.508 f
  data arrival time                                                                                                                   0.508

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                              3  164.662 
  CTSINVX4_G1B3I1/INP (INVX4)                                                                   0.000    0.075    0.000    0.009 &    0.065 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                                             0.084             0.045 &    0.110 r
  clk_i_G1B2I1 (net)                                                              2   70.244 
  CTSINVX16_G1B2I14/INP (INVX4)                                                                 0.000    0.086    0.000    0.005 &    0.115 r
  CTSINVX16_G1B2I14/ZN (INVX4)                                                                           0.181             0.109 &    0.225 f
  clk_i_G1B3I14 (net)                                                             6  252.258 
  core/be/CTSINVX16_G1B1I39/INP (INVX8)                                                         0.000    0.182    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I39/ZN (INVX8)                                                                   0.208             0.116 &    0.347 r
  core/be/clk_i_G1B4I39 (net)                                                   154  415.530 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)                0.000    0.209    0.000    0.006 &    0.353 r
  clock reconvergence pessimism                                                                                            0.000      0.353
  library hold time                                                                                                        0.019      0.372
  data required time                                                                                                                  0.372
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.372
  data arrival time                                                                                                                  -0.508
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.136


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                      124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)                 0.000    0.138    0.000    0.003 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)                            0.032             0.202 &    0.499 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)             1    3.468 
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.499 f
  data arrival time                                                                                                     0.499

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                           0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                     0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                     211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)                0.000    0.229    0.000    0.005 &    0.361 r
  clock reconvergence pessimism                                                                             -0.024      0.336
  library hold time                                                                                          0.021      0.357
  data required time                                                                                                    0.357
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.357
  data arrival time                                                                                                    -0.499
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.141


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.105    0.000    0.006 &    0.122 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.098             0.062 &    0.184 f
  core/clk_i_G1B3I12 (net)                                          6  202.156 
  core/be/CTSINVX16_G1B1I70/INP (INVX8)                                           0.000    0.098    0.000    0.006 &    0.190 f
  core/be/CTSINVX16_G1B1I70/ZN (INVX8)                                                     0.177             0.095 &    0.285 r
  core/be/clk_i_G1B4I70 (net)                                     171  397.560 
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)                0.000    0.177    0.000    0.003 &    0.288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)                           0.046             0.216 &    0.504 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)            4    9.520 
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)                  0.000    0.046    0.000    0.000 &    0.504 f
  data arrival time                                                                                                     0.504

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX4_G1B3I1/INP (INVX4)                                                     0.000    0.075    0.000    0.009 &    0.065 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                               0.084             0.045 &    0.110 r
  clk_i_G1B2I1 (net)                                                2   70.244 
  CTSINVX16_G1B2I14/INP (INVX4)                                                   0.000    0.086    0.000    0.005 &    0.115 r
  CTSINVX16_G1B2I14/ZN (INVX4)                                                             0.181             0.109 &    0.225 f
  clk_i_G1B3I14 (net)                                               6  252.258 
  core/be/CTSINVX16_G1B1I39/INP (INVX8)                                           0.000    0.182    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I39/ZN (INVX8)                                                     0.208             0.116 &    0.347 r
  core/be/clk_i_G1B4I39 (net)                                     154  415.530 
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)                0.000    0.209    0.000    0.006 &    0.353 r
  clock reconvergence pessimism                                                                             -0.007      0.346
  library hold time                                                                                          0.016      0.362
  data required time                                                                                                    0.362
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.362
  data arrival time                                                                                                    -0.504
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.142


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                      124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)                 0.000    0.138    0.000    0.003 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)                            0.032             0.202 &    0.499 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)             1    3.550 
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.499 f
  data arrival time                                                                                                     0.499

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                           0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                     0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                     211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)                0.000    0.229    0.000    0.005 &    0.360 r
  clock reconvergence pessimism                                                                             -0.024      0.336
  library hold time                                                                                          0.021      0.357
  data required time                                                                                                    0.357
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.357
  data arrival time                                                                                                    -0.499
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.142


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                      124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)                0.000    0.138    0.000    0.003 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)                           0.034             0.203 &    0.500 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)            1    4.311 
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)                  0.000    0.034    0.000    0.000 &    0.500 f
  data arrival time                                                                                                     0.500

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                           0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                     0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                     211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)                0.000    0.229    0.000    0.005 &    0.361 r
  clock reconvergence pessimism                                                                             -0.024      0.336
  library hold time                                                                                          0.021      0.357
  data required time                                                                                                    0.357
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.357
  data arrival time                                                                                                    -0.500
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.143


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                      124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)                 0.000    0.139    0.000    0.002 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)                            0.033             0.203 &    0.499 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)             1    3.932 
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)                  0.000    0.033    0.000    0.000 &    0.499 f
  data arrival time                                                                                                     0.499

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                           0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                     0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                     211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)                0.000    0.229    0.000    0.004 &    0.359 r
  clock reconvergence pessimism                                                                             -0.024      0.335
  library hold time                                                                                          0.021      0.356
  data required time                                                                                                    0.356
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.356
  data arrival time                                                                                                    -0.499
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.144


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                      124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)                0.000    0.138    0.000    0.003 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)                           0.035             0.204 &    0.501 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)            1    4.505 
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)                  0.000    0.035    0.000    0.000 &    0.501 f
  data arrival time                                                                                                     0.501

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                           0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                     0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                     211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)                0.000    0.229    0.000    0.004 &    0.359 r
  clock reconvergence pessimism                                                                             -0.024      0.335
  library hold time                                                                                          0.020      0.355
  data required time                                                                                                    0.355
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.355
  data arrival time                                                                                                    -0.501
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.145


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                   0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                             0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                               3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                    0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                              0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                               3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                              0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                        0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                          6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                            0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                      0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                     124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)                0.000    0.138    0.000    0.003 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)                           0.038             0.206 &    0.503 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)            1    5.832 
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)                 -0.006    0.038   -0.001   -0.001 &    0.502 f
  data arrival time                                                                                                    0.502

  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                   0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                             0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                               3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                    0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                              0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                               3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                             0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                       0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                         6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                          0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                    0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                    211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)                0.000    0.229    0.000    0.005 &    0.360 r
  clock reconvergence pessimism                                                                            -0.024      0.336
  library hold time                                                                                         0.020      0.356
  data required time                                                                                                   0.356
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.356
  data arrival time                                                                                                   -0.502
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.146


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                   0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                             0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                               3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                    0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                              0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                               3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                              0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                        0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                          6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                            0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                      0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                     124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)                0.000    0.138    0.000    0.003 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)                           0.037             0.206 &    0.503 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)            1    5.614 
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)                  0.000    0.037    0.000    0.000 &    0.503 f
  data arrival time                                                                                                    0.503

  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                   0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                             0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                               3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                    0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                              0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                               3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                             0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                       0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                         6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                          0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                    0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                    211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)                0.000    0.229    0.000    0.005 &    0.360 r
  clock reconvergence pessimism                                                                            -0.024      0.336
  library hold time                                                                                         0.020      0.356
  data required time                                                                                                   0.356
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.356
  data arrival time                                                                                                   -0.503
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.147


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                    3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                         0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                   0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                    3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                                   0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                             0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                               6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                                 0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                           0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                          124  262.487 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)                0.000    0.139    0.000    0.002 &    0.297 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)                           0.040             0.208 &    0.504 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)            2    6.696 
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)                      -0.005    0.040   -0.001   -0.001 &    0.504 f
  data arrival time                                                                                                         0.504

  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                    3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                         0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                   0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                    3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                                  0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                            0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                              6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                               0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                         0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                         211  520.373 
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)                     0.000    0.228    0.000    0.004 &    0.359 r
  clock reconvergence pessimism                                                                                 -0.024      0.335
  library hold time                                                                                              0.019      0.354
  data required time                                                                                                        0.354
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.354
  data arrival time                                                                                                        -0.504
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.150


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                    3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                         0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                   0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                    3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                                   0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                             0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                               6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                                 0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                           0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                          124  262.487 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)                0.000    0.139    0.000    0.002 &    0.297 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)                           0.040             0.208 &    0.504 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)            2    6.704 
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)                       0.000    0.040    0.000    0.000 &    0.505 f
  data arrival time                                                                                                         0.505

  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                    3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                         0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                   0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                    3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                                  0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                            0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                              6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                               0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                         0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                         211  520.373 
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)                     0.000    0.228    0.000    0.004 &    0.359 r
  clock reconvergence pessimism                                                                                 -0.024      0.335
  library hold time                                                                                              0.019      0.354
  data required time                                                                                                        0.354
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.354
  data arrival time                                                                                                        -0.505
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.150


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.105    0.000    0.006 &    0.122 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.098             0.062 &    0.184 f
  core/clk_i_G1B3I12 (net)                                          6  202.156 
  core/be/CTSINVX16_G1B1I70/INP (INVX8)                                           0.000    0.098    0.000    0.006 &    0.190 f
  core/be/CTSINVX16_G1B1I70/ZN (INVX8)                                                     0.177             0.095 &    0.285 r
  core/be/clk_i_G1B4I70 (net)                                     171  397.560 
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)                0.000    0.177    0.000    0.003 &    0.288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)                           0.058             0.224 &    0.511 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)            3   14.720 
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)                  0.000    0.058    0.000    0.000 &    0.512 f
  data arrival time                                                                                                     0.512

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX4_G1B3I1/INP (INVX4)                                                     0.000    0.075    0.000    0.009 &    0.065 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                               0.084             0.045 &    0.110 r
  clk_i_G1B2I1 (net)                                                2   70.244 
  CTSINVX16_G1B2I14/INP (INVX4)                                                   0.000    0.086    0.000    0.005 &    0.115 r
  CTSINVX16_G1B2I14/ZN (INVX4)                                                             0.181             0.109 &    0.225 f
  clk_i_G1B3I14 (net)                                               6  252.258 
  core/be/CTSINVX16_G1B1I39/INP (INVX8)                                           0.000    0.182    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I39/ZN (INVX8)                                                     0.208             0.116 &    0.347 r
  core/be/clk_i_G1B4I39 (net)                                     154  415.530 
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)                0.000    0.209    0.000    0.006 &    0.353 r
  clock reconvergence pessimism                                                                             -0.007      0.346
  library hold time                                                                                          0.014      0.360
  data required time                                                                                                    0.360
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.360
  data arrival time                                                                                                    -0.512
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.152


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                    3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                         0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                   0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                    3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                                   0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                             0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                               6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                                 0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                           0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                          124  262.487 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)                0.000    0.139    0.000    0.002 &    0.296 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)                           0.043             0.210 &    0.507 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)            2    8.102 
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)                      -0.004    0.043   -0.001   -0.000 &    0.506 f
  data arrival time                                                                                                         0.506

  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                    3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                         0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                   0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                    3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                                  0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                            0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                              6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                               0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                         0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                         211  520.373 
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)                     0.000    0.228    0.000    0.004 &    0.359 r
  clock reconvergence pessimism                                                                                 -0.024      0.335
  library hold time                                                                                              0.019      0.353
  data required time                                                                                                        0.353
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.353
  data arrival time                                                                                                        -0.506
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.153


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                      124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)                0.000    0.139    0.000    0.002 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)                           0.045             0.212 &    0.507 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)            1    8.894 
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)                 -0.012    0.045   -0.002   -0.002 &    0.506 f
  data arrival time                                                                                                     0.506

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                           0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                     0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                     211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)                0.000    0.228    0.000    0.004 &    0.359 r
  clock reconvergence pessimism                                                                             -0.024      0.335
  library hold time                                                                                          0.018      0.353
  data required time                                                                                                    0.353
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.353
  data arrival time                                                                                                    -0.506
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.153


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                     3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                     3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                                    0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                              0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                                6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                                  0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                            0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                           124  262.487 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)                0.000    0.139    0.000    0.002 &    0.297 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)                           0.044             0.211 &    0.507 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)            2    8.414 
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)                      -0.006    0.044   -0.001   -0.001 &    0.507 f
  data arrival time                                                                                                          0.507

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                     3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                     3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                                   0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                             0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                               6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                                0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                          0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                          211  520.373 
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)                     0.000    0.228    0.000    0.004 &    0.359 r
  clock reconvergence pessimism                                                                                  -0.024      0.335
  library hold time                                                                                               0.018      0.353
  data required time                                                                                                         0.353
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.353
  data arrival time                                                                                                         -0.507
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.153


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                      124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)                 0.000    0.138    0.000    0.002 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)                            0.047             0.213 &    0.509 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)             1    9.785 
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)                 -0.010    0.047   -0.001   -0.001 &    0.508 f
  data arrival time                                                                                                     0.508

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                           0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                     0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                     211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)                0.000    0.229    0.000    0.005 &    0.361 r
  clock reconvergence pessimism                                                                             -0.024      0.336
  library hold time                                                                                          0.018      0.354
  data required time                                                                                                    0.354
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.354
  data arrival time                                                                                                    -0.508
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.154


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                          Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                   0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                             0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                               3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                    0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                              0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                               3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                              0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                        0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                          6  311.588 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                            0.000    0.135    0.000    0.009 &    0.214 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                      0.138             0.081 &    0.294 r
  core/be/clk_i_G1B4I3 (net)                                     124  262.487 
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)                0.000    0.139    0.000    0.002 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)                           0.048             0.214 &    0.510 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)            1   10.501 
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)                 -0.004    0.048   -0.001   -0.000 &    0.510 f
  data arrival time                                                                                                    0.510

  clock core_clk (rise edge)                                                                                0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                              0.000             0.000 &    0.000 r
  clk_i (net)                                                      2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                   0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                             0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                               3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                    0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                              0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                               3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                             0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                       0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                         6  254.465 
  core/be/CTSINVX16_G1B1I97/INP (INVX8)                                          0.000    0.124    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I97/ZN (INVX8)                                                    0.228             0.124 &    0.355 r
  core/be/clk_i_G1B4I97 (net)                                    211  520.373 
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)                0.000    0.229    0.000    0.005 &    0.360 r
  clock reconvergence pessimism                                                                            -0.024      0.336
  library hold time                                                                                         0.017      0.354
  data required time                                                                                                   0.354
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.354
  data arrival time                                                                                                   -0.510
  -----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.156


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I9/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.105    0.000    0.011 &    0.127 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.135             0.077 &    0.204 f
  core/clk_i_G1B3I9 (net)                                           6  311.588 
  core/CTSINVX8_G1B1I65/INP (INVX8)                                               0.000    0.135    0.000    0.007 &    0.212 f
  core/CTSINVX8_G1B1I65/ZN (INVX8)                                                         0.134             0.070 &    0.281 r
  core/clk_i_G1B4I65 (net)                                        107  221.871 
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)                0.000    0.134    0.000    0.011 &    0.292 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)                           0.033             0.202 &    0.495 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)            1    3.925 
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)                  0.000    0.033    0.000    0.000 &    0.495 f
  data arrival time                                                                                                     0.495

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I9/INP (INVX8)                                               0.000    0.138    0.000    0.014 &    0.154 r
  core/CTSINVX16_G1B2I9/ZN (INVX8)                                                         0.177             0.100 &    0.254 f
  core/clk_i_G1B3I9 (net)                                           6  413.519 
  core/be/CTSINVX8_G1B1I3/INP (INVX8)                                             0.000    0.184    0.000    0.012 &    0.266 f
  core/be/CTSINVX8_G1B1I3/ZN (INVX8)                                                       0.171             0.099 &    0.366 r
  core/be/clk_i_G1B4I3 (net)                                      124  317.579 
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)                0.000    0.172    0.000    0.003 &    0.369 r
  clock reconvergence pessimism                                                                             -0.050      0.319
  library hold time                                                                                          0.017      0.335
  data required time                                                                                                    0.335
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.335
  data arrival time                                                                                                    -0.495
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.159


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I15/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                           3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                           3  201.617 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.105    0.000    0.020 &    0.136 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.072             0.039 &    0.175 f
  clk_i_G1B3I15 (net)                                                         10  394.181 
  core/be/CTSINVX16_G1B1I11/INP (INVX8)                                                      0.000    0.072    0.000    0.007 &    0.183 f
  core/be/CTSINVX16_G1B1I11/ZN (INVX8)                                                                0.140             0.075 &    0.257 r
  core/be/clk_i_G1B4I11 (net)                                                145  314.439 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__17_/CLK (DFFX1)                0.000    0.140    0.000    0.002 &    0.260 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__17_/Q (DFFX1)                           0.034             0.203 &    0.463 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__17_ (net)            1    4.101 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U141/IN1 (AND2X1)                             0.000    0.034    0.000    0.000 &    0.463 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U141/Q (AND2X1)                                        0.035             0.057 &    0.520 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n70 (net)                       1    5.529 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__17_/D (DFFX1)                 -0.006    0.035   -0.003   -0.003 &    0.517 f
  data arrival time                                                                                                                0.517

  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                           3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                           3  247.118 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.151    0.000    0.026 &    0.166 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.097             0.051 &    0.217 f
  clk_i_G1B3I15 (net)                                                         10  510.161 
  core/be/CTSINVX8_G1B1I43/INP (INVX4)                                                       0.000    0.098    0.000    0.005 &    0.221 f
  core/be/CTSINVX8_G1B1I43/ZN (INVX4)                                                                 0.275             0.143 &    0.365 r
  core/be/clk_i_G1B4I43 (net)                                                122  335.690 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__17_/CLK (DFFX1)                0.000    0.277    0.000    0.004 &    0.369 r
  clock reconvergence pessimism                                                                                        -0.041      0.327
  library hold time                                                                                                     0.023      0.350
  data required time                                                                                                               0.350
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.350
  data arrival time                                                                                                               -0.517
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.166


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I1/INP (INVX8)                                                     0.000    0.071    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                               0.061             0.041 &    0.068 f
  clk_i_G1B1I1 (net)                                                2  118.708 
  CTSINVX16_G1B3I5/INP (INVX16)                                                   0.000    0.061    0.000    0.004 &    0.072 f
  CTSINVX16_G1B3I5/ZN (INVX16)                                                             0.061             0.030 &    0.101 r
  clk_i_G1B2I5 (net)                                                5  166.488 
  CTSINVX16_G1B2I1/INP (INVX4)                                                    0.000    0.061    0.000    0.005 &    0.106 r
  CTSINVX16_G1B2I1/ZN (INVX4)                                                              0.134             0.081 &    0.187 f
  clk_i_G1B3I1 (net)                                                6  185.213 
  core/CTSINVX16_G1B1I27/INP (INVX8)                                              0.000    0.134    0.000    0.009 &    0.197 f
  core/CTSINVX16_G1B1I27/ZN (INVX8)                                                        0.178             0.101 &    0.298 r
  core/clk_i_G1B4I27 (net)                                        177  374.973 
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.300 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)                           0.066             0.229 &    0.529 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)            3   18.527 
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)                 -0.004    0.066   -0.000   -0.000 &    0.529 f
  data arrival time                                                                                                     0.529

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX4_G1B3I1/INP (INVX4)                                                     0.000    0.075    0.000    0.009 &    0.065 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                               0.084             0.045 &    0.110 r
  clk_i_G1B2I1 (net)                                                2   70.244 
  CTSINVX16_G1B2I14/INP (INVX4)                                                   0.000    0.086    0.000    0.005 &    0.115 r
  CTSINVX16_G1B2I14/ZN (INVX4)                                                             0.181             0.109 &    0.225 f
  clk_i_G1B3I14 (net)                                               6  252.258 
  core/be/CTSINVX16_G1B1I39/INP (INVX8)                                           0.000    0.182    0.000    0.006 &    0.231 f
  core/be/CTSINVX16_G1B1I39/ZN (INVX8)                                                     0.208             0.116 &    0.347 r
  core/be/clk_i_G1B4I39 (net)                                     154  415.530 
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)                0.000    0.208    0.000    0.004 &    0.351 r
  clock reconvergence pessimism                                                                              0.000      0.351
  library hold time                                                                                          0.012      0.363
  data required time                                                                                                    0.363
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.363
  data arrival time                                                                                                    -0.529
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.166


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__34_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__34_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I15/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                           3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                           3  201.617 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.105    0.000    0.020 &    0.136 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.072             0.039 &    0.175 f
  clk_i_G1B3I15 (net)                                                         10  394.181 
  core/be/CTSINVX16_G1B1I11/INP (INVX8)                                                      0.000    0.072    0.000    0.007 &    0.183 f
  core/be/CTSINVX16_G1B1I11/ZN (INVX8)                                                                0.140             0.075 &    0.257 r
  core/be/clk_i_G1B4I11 (net)                                                145  314.439 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__34_/CLK (DFFX1)                0.000    0.140    0.000    0.002 &    0.259 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__34_/Q (DFFX1)                           0.031             0.201 &    0.460 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__34_ (net)            1    2.856 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U105/IN1 (AND2X1)                             0.000    0.031    0.000    0.000 &    0.460 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U105/Q (AND2X1)                                        0.035             0.057 &    0.517 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n138 (net)                      1    5.671 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__34_/D (DFFX1)                 -0.003    0.035   -0.000   -0.000 &    0.517 f
  data arrival time                                                                                                                0.517

  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                           3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                           3  247.118 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.151    0.000    0.026 &    0.166 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.097             0.051 &    0.217 f
  clk_i_G1B3I15 (net)                                                         10  510.161 
  core/be/CTSINVX8_G1B1I43/INP (INVX4)                                                       0.000    0.098    0.000    0.005 &    0.221 f
  core/be/CTSINVX8_G1B1I43/ZN (INVX4)                                                                 0.275             0.143 &    0.365 r
  core/be/clk_i_G1B4I43 (net)                                                122  335.690 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__34_/CLK (DFFX1)                0.000    0.275    0.000    0.004 &    0.369 r
  clock reconvergence pessimism                                                                                        -0.041      0.327
  library hold time                                                                                                     0.023      0.350
  data required time                                                                                                               0.350
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.350
  data arrival time                                                                                                               -0.517
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.166


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I15/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                           3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                           3  201.617 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.105    0.000    0.020 &    0.136 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.072             0.039 &    0.175 f
  clk_i_G1B3I15 (net)                                                         10  394.181 
  core/be/CTSINVX16_G1B1I11/INP (INVX8)                                                      0.000    0.072    0.000    0.007 &    0.183 f
  core/be/CTSINVX16_G1B1I11/ZN (INVX8)                                                                0.140             0.075 &    0.257 r
  core/be/clk_i_G1B4I11 (net)                                                145  314.439 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__33_/CLK (DFFX1)                0.000    0.140    0.000    0.002 &    0.259 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__33_/Q (DFFX1)                           0.031             0.201 &    0.460 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__33_ (net)            1    2.906 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U107/IN1 (AND2X1)                             0.000    0.031    0.000    0.000 &    0.460 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U107/Q (AND2X1)                                        0.035             0.057 &    0.517 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n134 (net)                      1    5.694 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__33_/D (DFFX1)                 -0.003    0.035   -0.000   -0.000 &    0.517 f
  data arrival time                                                                                                                0.517

  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                           3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                           3  247.118 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.151    0.000    0.026 &    0.166 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.097             0.051 &    0.217 f
  clk_i_G1B3I15 (net)                                                         10  510.161 
  core/be/CTSINVX8_G1B1I43/INP (INVX4)                                                       0.000    0.098    0.000    0.005 &    0.221 f
  core/be/CTSINVX8_G1B1I43/ZN (INVX4)                                                                 0.275             0.143 &    0.365 r
  core/be/clk_i_G1B4I43 (net)                                                122  335.690 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__33_/CLK (DFFX1)                0.000    0.276    0.000    0.004 &    0.369 r
  clock reconvergence pessimism                                                                                        -0.041      0.327
  library hold time                                                                                                     0.023      0.350
  data required time                                                                                                               0.350
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.350
  data arrival time                                                                                                               -0.517
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.167


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__36_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__36_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I15/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                           3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                           3  201.617 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.105    0.000    0.020 &    0.136 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.072             0.039 &    0.175 f
  clk_i_G1B3I15 (net)                                                         10  394.181 
  core/be/CTSINVX16_G1B1I11/INP (INVX8)                                                      0.000    0.072    0.000    0.007 &    0.183 f
  core/be/CTSINVX16_G1B1I11/ZN (INVX8)                                                                0.140             0.075 &    0.257 r
  core/be/clk_i_G1B4I11 (net)                                                145  314.439 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__36_/CLK (DFFX1)                0.000    0.140    0.000    0.002 &    0.260 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__36_/Q (DFFX1)                           0.034             0.203 &    0.463 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__36_ (net)            1    4.152 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U101/IN1 (AND2X1)                             0.000    0.034    0.000    0.000 &    0.463 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U101/Q (AND2X1)                                        0.034             0.056 &    0.519 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n146 (net)                      1    5.035 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__36_/D (DFFX1)                 -0.005    0.034   -0.002   -0.002 &    0.517 f
  data arrival time                                                                                                                0.517

  clock core_clk (rise edge)                                                                                            0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                               0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                         0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                           3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                           3  247.118 
  CTSINVX16_G1B2I15/INP (INVX32)                                                             0.000    0.151    0.000    0.026 &    0.166 r
  CTSINVX16_G1B2I15/ZN (INVX32)                                                                       0.097             0.051 &    0.217 f
  clk_i_G1B3I15 (net)                                                         10  510.161 
  core/be/CTSINVX8_G1B1I43/INP (INVX4)                                                       0.000    0.098    0.000    0.005 &    0.221 f
  core/be/CTSINVX8_G1B1I43/ZN (INVX4)                                                                 0.275             0.143 &    0.365 r
  core/be/clk_i_G1B4I43 (net)                                                122  335.690 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__36_/CLK (DFFX1)                0.000    0.275    0.000    0.004 &    0.369 r
  clock reconvergence pessimism                                                                                        -0.041      0.327
  library hold time                                                                                                     0.023      0.350
  data required time                                                                                                               0.350
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.350
  data arrival time                                                                                                               -0.517
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.167


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I1/INP (INVX8)                                                     0.000    0.071    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I1/ZN (INVX8)                                                               0.061             0.041 &    0.068 f
  clk_i_G1B1I1 (net)                                                2  118.708 
  CTSINVX16_G1B3I5/INP (INVX16)                                                   0.000    0.061    0.000    0.004 &    0.072 f
  CTSINVX16_G1B3I5/ZN (INVX16)                                                             0.061             0.030 &    0.101 r
  clk_i_G1B2I5 (net)                                                5  166.488 
  CTSINVX16_G1B2I1/INP (INVX4)                                                    0.000    0.061    0.000    0.005 &    0.106 r
  CTSINVX16_G1B2I1/ZN (INVX4)                                                              0.134             0.081 &    0.187 f
  clk_i_G1B3I1 (net)                                                6  185.213 
  core/CTSINVX16_G1B1I27/INP (INVX8)                                              0.000    0.134    0.000    0.009 &    0.197 f
  core/CTSINVX16_G1B1I27/ZN (INVX8)                                                        0.178             0.101 &    0.298 r
  core/clk_i_G1B4I27 (net)                                        177  374.973 
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)                0.000    0.179    0.000    0.002 &    0.300 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)                           0.069             0.231 &    0.531 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)            3   19.659 
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)                 -0.002    0.069   -0.000   -0.000 &    0.531 f
  data arrival time                                                                                                     0.531

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I70/INP (INVX8)                                           0.000    0.125    0.000    0.007 &    0.232 f
  core/be/CTSINVX16_G1B1I70/ZN (INVX8)                                                     0.211             0.115 &    0.347 r
  core/be/clk_i_G1B4I70 (net)                                     171  473.533 
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)                0.000    0.211    0.000    0.004 &    0.351 r
  clock reconvergence pessimism                                                                              0.000      0.351
  library hold time                                                                                          0.012      0.363
  data required time                                                                                                    0.363
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.363
  data arrival time                                                                                                    -0.531
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.168


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  144.673 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.068    0.000    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.052             0.028 &    0.049 f
  clk_i_G1B1I2 (net)                                                3  147.344 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.052    0.000    0.021 &    0.070 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.105             0.046 &    0.116 r
  clk_i_G1B2I2 (net)                                                3  201.617 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.105    0.000    0.006 &    0.122 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.098             0.062 &    0.184 f
  core/clk_i_G1B3I12 (net)                                          6  202.156 
  core/be/CTSINVX16_G1B1I103/INP (INVX8)                                          0.000    0.098    0.000    0.002 &    0.186 f
  core/be/CTSINVX16_G1B1I103/ZN (INVX8)                                                    0.182             0.096 &    0.282 r
  core/be/clk_i_G1B4I103 (net)                                    185  408.817 
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)                0.000    0.182    0.000    0.003 &    0.285 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)                           0.041             0.212 &    0.497 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (net)            3    7.062 
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)                  0.000    0.041    0.000    0.000 &    0.497 f
  data arrival time                                                                                                     0.497

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  167.831 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.081    0.000    0.026 &    0.026 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.059             0.031 &    0.056 f
  clk_i_G1B1I2 (net)                                                3  164.662 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.085    0.000    0.024 &    0.081 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.135             0.059 &    0.140 r
  clk_i_G1B2I2 (net)                                                3  247.118 
  core/CTSINVX16_G1B2I12/INP (INVX8)                                              0.000    0.137    0.000    0.008 &    0.148 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                                        0.123             0.078 &    0.225 f
  core/clk_i_G1B3I12 (net)                                          6  254.465 
  core/be/CTSINVX16_G1B1I70/INP (INVX8)                                           0.000    0.125    0.000    0.007 &    0.232 f
  core/be/CTSINVX16_G1B1I70/ZN (INVX8)                                                     0.211             0.115 &    0.347 r
  core/be/clk_i_G1B4I70 (net)                                     171  473.533 
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)                0.000    0.211    0.000    0.005 &    0.353 r
  clock reconvergence pessimism                                                                             -0.041      0.311
  library hold time                                                                                          0.018      0.329
  data required time                                                                                                    0.329
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.329
  data arrival time                                                                                                    -0.497
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.168

Report timing status: Processing group core_clk (total endpoints 17280)...10% done.
Report timing status: Processing group core_clk (total endpoints 17280)...20% done.
Report timing status: Processing group core_clk (total endpoints 17280)...30% done.
Report timing status: Processing group core_clk (total endpoints 17280)...40% done.
Report timing status: Processing group core_clk (total endpoints 17280)...50% done.
Report timing status: Processing group core_clk (total endpoints 17280)...60% done.
Report timing status: Processing group core_clk (total endpoints 17280)...70% done.
Report timing status: Processing group core_clk (total endpoints 17280)...80% done.
Report timing status: Processing group core_clk (total endpoints 17280)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 17250 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
