 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MZG1                                Date:  7- 8-2025, 11:49AM
Device Used: XC9536XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
15 /36  ( 42%) 34  /180  ( 19%) 32 /108 ( 30%)   3  /36  (  8%) 29 /34  ( 85%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18       15/54       10/90      12/17
FB2           9/18       17/54       24/90      17/17*
             -----       -----       -----      -----    
             15/36       32/108      34/180     29/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'nMREQ' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   15          15    |  I/O              :    23      28
Output        :   12          12    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     29          29

** Power Data **

There are 15 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MZG1.ise'.
*************************  Summary of Mapped Logic  ************************

** 12 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
BUFG0               2     3     FB1_7   1~   GCK/I/O O       STD  FAST 
nCSED               3     9     FB1_15  14~  I/O     O       STD  FAST 
nCSDD               3     10    FB1_16  16~  I/O     O       STD  FAST 
nWAIT               8     15    FB2_1   39~  I/O     O       STD  FAST 
BUFGM               1     2     FB2_9   30~  I/O     O       STD  FAST 
nRAS3               2     5     FB2_10  29~  I/O     O       STD  FAST 
nRAS2               2     5     FB2_11  28~  I/O     O       STD  FAST 
nRAS1               3     5     FB2_12  27~  I/O     O       STD  FAST 
nRAS0               3     5     FB2_13  23~  I/O     O       STD  FAST 
LCSW                2     5     FB2_14  22~  I/O     O       STD  FAST 
fastLCSW            2     4     FB2_16  20~  I/O     O       STD  FAST 
nROMCS              1     5     FB2_17  19~  I/O     O       STD  FAST 

** 3 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
cnt<2>              1     2     FB1_14  STD  RESET
cnt<1>              1     1     FB1_17  STD  RESET
cnt<0>              0     0     FB1_18  STD  RESET

** 17 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
AD<0>               FB1_1   40~  I/O     I
AD<1>               FB1_2   41~  I/O     I
CLK                 FB1_3   43~  GCK/I/O GCK
AD<2>               FB1_4   42~  I/O     I
AD<3>               FB1_5   44~  GCK/I/O I
Bn2000              FB1_12  8~   I/O     I
DSPAD               FB1_13  12~  I/O     I
DSP                 FB1_14  13~  I/O     I
BLANK               FB1_17  18~  I/O     I
nEXWAIT             FB2_2   38~  I/O     I
nIORQ               FB2_3   36~  GTS/I/O I
nRFSH               FB2_4   37~  I/O     I
nRD                 FB2_5   34~  GTS/I/O I
nMREQ               FB2_6   33~  GSR/I/O GSR/I
nM1                 FB2_7   32~  I/O     I
nMRAM               FB2_8   31~  I/O     I
delayLCSW           FB2_15  21~  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     I
(unused)              0       0     0   5     FB1_2   41    I/O     I
(unused)              0       0     0   5     FB1_3   43    GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   42    I/O     I
(unused)              0       0     0   5     FB1_5   44    GCK/I/O I
(unused)              0       0     0   5     FB1_6   2     I/O     
BUFG0                 2       0     0   3     FB1_7   1~    GCK/I/O O
(unused)              0       0     0   5     FB1_8   3     I/O     
(unused)              0       0     0   5     FB1_9   5     I/O     
(unused)              0       0     0   5     FB1_10  6     I/O     
(unused)              0       0     0   5     FB1_11  7     I/O     
(unused)              0       0     0   5     FB1_12  8     I/O     I
(unused)              0       0     0   5     FB1_13  12    I/O     I
cnt<2>                1       0     0   4     FB1_14  13    I/O     I
nCSED                 3       0     0   2     FB1_15  14~   I/O     O
nCSDD                 3       0     0   2     FB1_16  16~   I/O     O
cnt<1>                1       0     0   4     FB1_17  18    I/O     I
cnt<0>                0       0     0   5     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AD<0>              6: Bn2000            11: nIORQ 
  2: AD<1>              7: DSPAD             12: nM1 
  3: AD<2>              8: DSP               13: nMREQ 
  4: AD<3>              9: cnt<0>            14: nRD 
  5: BLANK             10: cnt<1>            15: nRFSH 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
BUFG0                ..........XX.X.......................... 3
cnt<2>               ........XX.............................. 2
nCSED                .XXXXXXX....X.X......................... 9
nCSDD                XXXXXXXX....X.X......................... 10
cnt<1>               ........X............................... 1
cnt<0>               ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
nWAIT                 8       3<-   0   0     FB2_1   39~   I/O     O
(unused)              0       0   /\3   2     FB2_2   38    I/O     I
(unused)              0       0     0   5     FB2_3   36    GTS/I/O I
(unused)              0       0     0   5     FB2_4   37    I/O     I
(unused)              0       0     0   5     FB2_5   34    GTS/I/O I
(unused)              0       0     0   5     FB2_6   33    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_7   32    I/O     I
(unused)              0       0     0   5     FB2_8   31    I/O     I
BUFGM                 1       0     0   4     FB2_9   30~   I/O     O
nRAS3                 2       0     0   3     FB2_10  29~   I/O     O
nRAS2                 2       0     0   3     FB2_11  28~   I/O     O
nRAS1                 3       0     0   2     FB2_12  27~   I/O     O
nRAS0                 3       0     0   2     FB2_13  23~   I/O     O
LCSW                  2       0     0   3     FB2_14  22~   I/O     O
(unused)              0       0     0   5     FB2_15  21    I/O     I
fastLCSW              2       0     0   3     FB2_16  20~   I/O     O
nROMCS                1       0     0   4     FB2_17  19~   I/O     O
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: AD<0>              7: DSPAD             13: nIORQ 
  2: AD<1>              8: DSP               14: nMRAM 
  3: AD<2>              9: cnt<1>            15: nMREQ 
  4: AD<3>             10: cnt<2>            16: nRD 
  5: BLANK             11: delayLCSW         17: nRFSH 
  6: Bn2000            12: nEXWAIT          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nWAIT                XXXXXXXXXX.X.XXXX....................... 15
BUFGM                ............X..X........................ 2
nRAS3                ..XX.........XX.X....................... 5
nRAS2                ..XX.........XX.X....................... 5
nRAS1                ..XX.........XX.X....................... 5
nRAS0                ..XX.........XX.X....................... 5
LCSW                 ...X......X..XX.X....................... 5
fastLCSW             ...X.........XX.X....................... 4
nROMCS               ...X.........XXXX....................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


BUFG0 <= ((nM1 AND nRD)
	OR (nIORQ AND nRD));


BUFGM <= NOT ((nIORQ AND NOT nRD));




LCSW <= ((nRFSH AND NOT nMREQ AND AD(3) AND delayLCSW)
	OR (nRFSH AND NOT nMREQ AND NOT nMRAM AND delayLCSW));

FTCPE_cnt0: FTCPE port map (cnt(0),'1',CLK,nMREQ,'0');

FTCPE_cnt1: FTCPE port map (cnt(1),cnt(0),CLK,nMREQ,'0');

FTCPE_cnt2: FTCPE port map (cnt(2),cnt_T(2),CLK,nMREQ,'0');
cnt_T(2) <= (cnt(0) AND cnt(1));


fastLCSW <= ((nRFSH AND NOT nMREQ AND AD(3))
	OR (nRFSH AND NOT nMREQ AND NOT nMRAM));


nCSDD <= NOT (((nRFSH AND DSP AND AD(2) AND AD(0) AND DSPAD AND NOT AD(1) AND 
	NOT nMREQ AND AD(3) AND BLANK AND NOT Bn2000)
	OR (nRFSH AND DSP AND AD(2) AND AD(0) AND DSPAD AND NOT AD(1) AND 
	NOT nMREQ AND NOT AD(3) AND BLANK AND Bn2000)
	OR (nRFSH AND DSP AND AD(2) AND AD(0) AND NOT DSPAD AND NOT AD(1) AND 
	NOT nMREQ AND AD(3) AND BLANK AND Bn2000)));


nCSED <= NOT (((nRFSH AND DSP AND AD(2) AND NOT DSPAD AND AD(1) AND NOT nMREQ AND 
	AD(3) AND BLANK)
	OR (nRFSH AND DSP AND AD(2) AND NOT DSPAD AND NOT nMREQ AND AD(3) AND 
	BLANK AND NOT Bn2000)
	OR (nRFSH AND DSP AND AD(2) AND DSPAD AND AD(1) AND NOT nMREQ AND 
	NOT AD(3) AND BLANK AND Bn2000)));


nRAS0 <= NOT (((NOT nRFSH AND NOT nMREQ)
	OR (NOT AD(2) AND NOT nMREQ AND AD(3) AND nMRAM)
	OR (NOT AD(2) AND NOT nMREQ AND NOT AD(3) AND NOT nMRAM)));


nRAS1 <= NOT (((NOT nRFSH AND NOT nMREQ)
	OR (AD(2) AND NOT nMREQ AND AD(3) AND nMRAM)
	OR (AD(2) AND NOT nMREQ AND NOT AD(3) AND NOT nMRAM)));


nRAS2 <= NOT (((NOT nRFSH AND NOT nMREQ)
	OR (NOT AD(2) AND NOT nMREQ AND AD(3) AND NOT nMRAM)));


nRAS3 <= NOT (((NOT nRFSH AND NOT nMREQ)
	OR (AD(2) AND NOT nMREQ AND AD(3) AND NOT nMRAM)));


nROMCS <= NOT ((nRFSH AND NOT nMREQ AND NOT AD(3) AND nMRAM AND NOT nRD));


nWAIT <= NOT (((NOT nEXWAIT)
	OR (nRFSH AND DSP AND AD(2) AND AD(0) AND DSPAD AND NOT nMREQ AND 
	NOT AD(3) AND NOT BLANK AND Bn2000)
	OR (nRFSH AND DSP AND AD(2) AND AD(0) AND NOT AD(1) AND NOT nMREQ AND 
	AD(3) AND NOT BLANK AND NOT Bn2000)
	OR (nRFSH AND DSP AND AD(2) AND DSPAD AND AD(1) AND NOT nMREQ AND 
	NOT AD(3) AND NOT BLANK AND Bn2000)
	OR (nRFSH AND NOT nMREQ AND NOT cnt(1) AND NOT cnt(2) AND NOT AD(3) AND 
	nMRAM AND NOT nRD)
	OR (nRFSH AND DSP AND AD(2) AND AD(0) AND NOT DSPAD AND NOT nMREQ AND 
	AD(3) AND NOT BLANK)
	OR (nRFSH AND DSP AND AD(2) AND NOT DSPAD AND AD(1) AND NOT nMREQ AND 
	AD(3) AND NOT BLANK)
	OR (nRFSH AND DSP AND AD(2) AND NOT DSPAD AND NOT nMREQ AND AD(3) AND 
	NOT BLANK AND NOT Bn2000)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9536XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 BUFG0                            23 nRAS0                         
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 nRAS1                         
  6 KPR                              28 nRAS2                         
  7 KPR                              29 nRAS3                         
  8 Bn2000                           30 BUFGM                         
  9 TDI                              31 nMRAM                         
 10 TMS                              32 nM1                           
 11 TCK                              33 nMREQ                         
 12 DSPAD                            34 nRD                           
 13 DSP                              35 VCC                           
 14 nCSED                            36 nIORQ                         
 15 VCC                              37 nRFSH                         
 16 nCSDD                            38 nEXWAIT                       
 17 GND                              39 nWAIT                         
 18 BLANK                            40 AD<0>                         
 19 nROMCS                           41 AD<1>                         
 20 fastLCSW                         42 AD<2>                         
 21 delayLCSW                        43 CLK                           
 22 LCSW                             44 AD<3>                         


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
