// Seed: 2256285153
module module_0;
  logic [(  -1  ) : -1] id_1 = 1;
  wire id_2;
  assign id_2 = id_1 == id_1;
  assign module_2.id_8 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd90
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  inout wire _id_2;
  output supply1 id_1;
  assign id_1 = -1;
  wand id_5 = 1;
  logic [1 : ~  id_2] id_6;
  ;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    output wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply0 id_9
);
  module_0 modCall_1 ();
  wire id_11;
endmodule
