
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `mult_28x20_unsigned_regout.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v' to AST representation.
Generating RTLIL representation for module `\mult'.
Generating RTLIL representation for module `\mult_28x20_unsigned_regout'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout
Used module:     \mult

3.2. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout
Used module:     \mult
Removed 0 unused modules.
Mapping positional arguments of cell mult_28x20_unsigned_regout.genblk1[1].instance0 (mult).
Mapping positional arguments of cell mult_28x20_unsigned_regout.genblk1[0].instance0 (mult).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout
Used module:     \mult

4.17.2. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout
Used module:     \mult
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$11 in module mult_28x20_unsigned_regout.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$11 in module mult_28x20_unsigned_regout.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:12$1 in module mult.
Removed a total of 1 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 7 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$11'.
     1/1: $1$mem2reg_rd$\output_Y$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:46$9_DATA[47:0]$13
Creating decoders for process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.
Creating decoders for process `\mult.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:12$1'.
     1/1: $0\Y[47:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mult_28x20_unsigned_regout.$mem2reg_rd$\output_Y$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:46$9_DATA' from process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$11'.
No latch inferred for signal `\mult_28x20_unsigned_regout.\output_Y[0]' from process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.
No latch inferred for signal `\mult_28x20_unsigned_regout.\output_Y[1]' from process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.
No latch inferred for signal `\mult_28x20_unsigned_regout.\input_A[0]' from process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.
No latch inferred for signal `\mult_28x20_unsigned_regout.\input_A[1]' from process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.
No latch inferred for signal `\mult_28x20_unsigned_regout.\input_B[0]' from process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.
No latch inferred for signal `\mult_28x20_unsigned_regout.\input_B[1]' from process `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mult.\Y' using process `\mult.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:12$1'.
  created $dff cell `$procdff$20' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$11'.
Removing empty process `mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$11'.
Removing empty process `mult_28x20_unsigned_regout.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:0$10'.
Found and cleaned up 1 empty switch in `\mult.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:12$1'.
Removing empty process `mult.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:12$1'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.
<suppressed ~1 debug messages>
Optimizing module mult.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).
Deleting now unused module mult.
<suppressed ~2 debug messages>

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module mult_28x20_unsigned_regout...
Found and reported 0 problems.

4.29. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                 27
   Number of wire bits:            681
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $dff                            2
     $mul                            2
     $mux                            2
     $not                            1
     $pmux                           1

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\genblk1[1].instance0.$procdff$20 ($dff) from module mult_28x20_unsigned_regout (D = $flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2_Y, Q = \genblk1[1].instance0.Y, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\genblk1[0].instance0.$procdff$20 ($dff) from module mult_28x20_unsigned_regout (D = $flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2_Y, Q = \genblk1[0].instance0.Y, rval = 48'000000000000000000000000000000000000000000000000).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 2

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.64. Executing OPT_SHARE pass.

4.65. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.73. Executing OPT_SHARE pass.

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=96, #remove=0, time=0.00 sec.]

4.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing PEEPOPT pass (run peephole optimizers).

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.81. Executing DEMUXMAP pass.

4.82. Executing SPLITNETS pass (splitting up multi-bit signals).

4.83. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                 25
   Number of wire bits:            585
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $mul                            2
     $not                            1
     $pmux                           1
     $sdff                           2

4.84. Executing RS_DSP_MULTADD pass.

4.85. Executing WREDUCE pass (reducing word size of cells).

4.86. Executing RS_DSP_MACC pass.

4.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$22 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:37.10-37.67|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:12.3-18.6"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$21 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:37.10-37.67|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:12.3-18.6"

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.89. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                 31
   Number of wire bits:            777
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $__soft_mul                     2
     $not                            1
     $pmux                           1
     $sdff                           2

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.91. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                 37
   Number of wire bits:            969
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $__soft_mul                     2
     $not                            1
     $pmux                           1
     $sdff                           2

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~396 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.95. Executing RS_DSP_SIMD pass.

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.98. Executing rs_pack_dsp_regs pass.

4.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 98 unused wires.
<suppressed ~45 debug messages>

4.100. Executing RS_DSP_IO_REGS pass.

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~38 debug messages>

4.102. Executing TECHMAP pass (map to technology primitives).

4.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.103. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                 53
   Number of wire bits:           1079
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            4
     $mul                            4
     $not                            1
     $pmux                           1
     $sdff                           2
     DSP38                           2

4.104. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult_28x20_unsigned_regout:
  creating $macc model for $flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $techmap$flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$29 ($add).
  creating $macc model for $techmap$flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$33 ($add).
  creating $macc model for $techmap$flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$29 ($add).
  creating $macc model for $techmap$flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$33 ($add).
  creating $alu model for $macc $techmap$flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$33.
  creating $alu model for $macc $techmap$flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$29.
  creating $alu model for $macc $techmap$flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$33.
  creating $alu model for $macc $techmap$flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$29.
  creating $macc cell for $flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto$alumacc.cc:365:replace_macc$45
  creating $macc cell for $flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto$alumacc.cc:365:replace_macc$46
  creating $macc cell for $flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto$alumacc.cc:365:replace_macc$47
  creating $macc cell for $flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto$alumacc.cc:365:replace_macc$48
  creating $alu cell for $techmap$flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$29: $auto$alumacc.cc:485:replace_alu$49
  creating $alu cell for $techmap$flatten\genblk1[0].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$33: $auto$alumacc.cc:485:replace_alu$52
  creating $alu cell for $techmap$flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$29: $auto$alumacc.cc:485:replace_alu$55
  creating $alu cell for $techmap$flatten\genblk1[1].instance0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/DSP_Designs/mult_28x20_unsigned_regout/results_dir/.././rtl/mult_28x20_unsigned_regout.v:16$2.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$33: $auto$alumacc.cc:485:replace_alu$58
  created 4 $alu and 4 $macc cells.

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.110. Executing OPT_SHARE pass.

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.114. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                 43
   Number of wire bits:           1229
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $alu                            4
     $macc                           4
     $not                            1
     $pmux                           1
     $sdff                           2
     DSP38                           2

4.115. Executing MEMORY pass.

4.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.116. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                 43
   Number of wire bits:           1229
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $alu                            4
     $macc                           4
     $not                            1
     $pmux                           1
     $sdff                           2
     DSP38                           2

4.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.121. Executing Rs_BRAM_Split pass.

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.123. Executing TECHMAP pass (map to technology primitives).

4.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.124. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.130. Executing OPT_SHARE pass.

4.131. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.134. Executing PMUXTREE pass.

4.135. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.136. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.137. Executing TECHMAP pass (map to technology primitives).

4.137.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.137.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.137.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add \A [19:0] * \B [19:18] (20x2 bits, unsigned)
  add \B * \A [27:20] (20x8 bits, unsigned)
  add \genblk1[0].instance0.Y [19:0] * \genblk1[0].instance0.Y [47:40] (20x8 bits, unsigned)
  add \genblk1[0].instance0.Y [39:20] * \genblk1[0].instance0.Y [19:18] (20x2 bits, unsigned)
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~2007 debug messages>

4.138. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:               1254
   Number of wire bits:          19645
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4843
     $_AND_                       2052
     $_DFF_P_                       96
     $_MUX_                        424
     $_NOT_                        277
     $_OR_                         758
     $_XOR_                       1190
     CARRY                          44
     DSP38                           2

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.
<suppressed ~1651 debug messages>

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

4.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.144. Executing OPT_SHARE pass.

4.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.02 sec.]

4.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 304 unused cells and 710 unused wires.
<suppressed ~305 debug messages>

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.151. Executing OPT_SHARE pass.

4.152. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 2

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.156. Executing TECHMAP pass (map to technology primitives).

4.156.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.156.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.157. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                544
   Number of wire bits:           4476
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2828
     $_AND_                       1328
     $_DFF_P_                       96
     $_MUX_                        146
     $_OR_                         428
     $_XOR_                        784
     CARRY                          44
     DSP38                           2

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.177. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.180. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.183. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                544
   Number of wire bits:           4476
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2828
     $_AND_                       1328
     $_DFF_P_                       96
     $_MUX_                        146
     $_OR_                         428
     $_XOR_                        784
     CARRY                          44
     DSP38                           2

   Number of Generic REGs:          96

ABC-DFF iteration : 1

4.184. Executing ABC pass (technology mapping using ABC).

4.184.1. Summary of detected clock domains:
  2828 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.184.2. Extracting gate netlist of module `\mult_28x20_unsigned_regout' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2782 gates and 2951 wires to a netlist network with 168 inputs and 242 outputs (dfl=1).

4.184.2.1. Executing ABC.
[Time = 0.24 sec.]

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.190. Executing OPT_SHARE pass.

4.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 1008 unused wires.
<suppressed ~1 debug messages>

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.194. Executing ABC pass (technology mapping using ABC).

4.194.1. Summary of detected clock domains:
  2829 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.194.2. Extracting gate netlist of module `\mult_28x20_unsigned_regout' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2783 gates and 2951 wires to a netlist network with 168 inputs and 242 outputs (dfl=1).

4.194.2.1. Executing ABC.
[Time = 0.21 sec.]

4.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.198. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.200. Executing OPT_SHARE pass.

4.201. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 3047 unused wires.
<suppressed ~1 debug messages>

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.204. Executing ABC pass (technology mapping using ABC).

4.204.1. Summary of detected clock domains:
  2827 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.204.2. Extracting gate netlist of module `\mult_28x20_unsigned_regout' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2781 gates and 2949 wires to a netlist network with 168 inputs and 242 outputs (dfl=2).

4.204.2.1. Executing ABC.
[Time = 0.57 sec.]

4.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.210. Executing OPT_SHARE pass.

4.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 3045 unused wires.
<suppressed ~1 debug messages>

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.214. Executing ABC pass (technology mapping using ABC).

4.214.1. Summary of detected clock domains:
  2609 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.214.2. Extracting gate netlist of module `\mult_28x20_unsigned_regout' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2563 gates and 2731 wires to a netlist network with 168 inputs and 242 outputs (dfl=2).

4.214.2.1. Executing ABC.
[Time = 0.59 sec.]

4.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.220. Executing OPT_SHARE pass.

4.221. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 2827 unused wires.
<suppressed ~1 debug messages>

4.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.224. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.230. Executing OPT_SHARE pass.

4.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.239. Executing OPT_SHARE pass.

4.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.250. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.253. Executing BMUXMAP pass.

4.254. Executing DEMUXMAP pass.

4.255. Executing SPLITNETS pass (splitting up multi-bit signals).

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Extracting gate netlist of module `\mult_28x20_unsigned_regout' to `<abc-temp-dir>/input.blif'..
Extracted 2463 gates and 2727 wires to a netlist network with 264 inputs and 242 outputs (dfl=1).

4.256.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 264  #Luts =   887  Max Lvl =  13  Avg Lvl =   3.08  [   0.14 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 264  #Luts =   957  Max Lvl =  10  Avg Lvl =   2.91  [   2.62 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 264  #Luts =   914  Max Lvl =  10  Avg Lvl =   2.84  [   4.21 sec. at Pass 2]{map}[6]
DE:   #PIs = 264  #Luts =   898  Max Lvl =  10  Avg Lvl =   2.86  [   3.89 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 264  #Luts =   898  Max Lvl =  10  Avg Lvl =   2.86  [   4.88 sec. at Pass 4]{map}[16]
DE:   #PIs = 264  #Luts =   896  Max Lvl =  10  Avg Lvl =   2.80  [   4.29 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 264  #Luts =   896  Max Lvl =  10  Avg Lvl =   2.80  [   5.23 sec. at Pass 6]{map}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   4.49 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   5.21 sec. at Pass 8]{map}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   4.43 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   5.65 sec. at Pass 10]{map}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   5.44 sec. at Pass 11]{pushMap}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   5.67 sec. at Pass 12]{pushMap}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   5.41 sec. at Pass 12]{pushMap}[16]
DE:   #PIs = 264  #Luts =   876  Max Lvl =  10  Avg Lvl =   2.81  [   3.52 sec. at Pass 13]{finalMap}[16]
DE:   
DE:   total time =   65.13 sec.
[Time = 67.24 sec.]

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.260. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.262. Executing OPT_SHARE pass.

4.263. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 2727 unused wires.
<suppressed ~1 debug messages>

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.266. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.270. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.272. Executing OPT_SHARE pass.

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.279. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.281. Executing OPT_SHARE pass.

4.282. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.01 sec.]

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=96, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.286. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                772
   Number of wire bits:           1786
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1018
     $_DFF_P_                       96
     $lut                          876
     CARRY                          44
     DSP38                           2

4.287. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.288. Executing RS_DFFSR_CONV pass.

4.289. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                772
   Number of wire bits:           1786
   Number of public wires:          22
   Number of public wire bits:     488
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1018
     $_DFF_P_                       96
     $lut                          876
     CARRY                          44
     DSP38                           2

4.290. Executing TECHMAP pass (map to technology primitives).

4.290.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.290.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.290.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~1094 debug messages>

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.
<suppressed ~16262 debug messages>

4.292. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
<suppressed ~22281 debug messages>
Removed a total of 7427 cells.

4.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.05 sec.]

4.296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 1991 unused wires.
<suppressed ~1 debug messages>

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.
<suppressed ~544 debug messages>

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.302. Executing OPT_SHARE pass.

4.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.04 sec.]

4.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.306. Executing TECHMAP pass (map to technology primitives).

4.306.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.306.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.307. Executing ABC pass (technology mapping using ABC).

4.307.1. Extracting gate netlist of module `\mult_28x20_unsigned_regout' to `<abc-temp-dir>/input.blif'..
Extracted 5171 gates and 5437 wires to a netlist network with 264 inputs and 242 outputs (dfl=1).

4.307.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 264  #Luts =   884  Max Lvl =  10  Avg Lvl =   2.81  [   0.20 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 264  #Luts =   878  Max Lvl =  10  Avg Lvl =   2.81  [   3.66 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 264  #Luts =   878  Max Lvl =  10  Avg Lvl =   2.81  [   5.06 sec. at Pass 2]{map}[6]
DE:   #PIs = 264  #Luts =   878  Max Lvl =  10  Avg Lvl =   2.81  [   4.63 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 264  #Luts =   878  Max Lvl =  10  Avg Lvl =   2.81  [   5.37 sec. at Pass 4]{map}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   4.36 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   5.42 sec. at Pass 6]{map}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   4.48 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   5.58 sec. at Pass 8]{map}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   5.54 sec. at Pass 9]{pushMap}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   5.35 sec. at Pass 10]{pushMap}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   5.68 sec. at Pass 10]{pushMap}[16]
DE:   #PIs = 264  #Luts =   946  Max Lvl =   9  Avg Lvl =   3.02  [   3.33 sec. at Pass 11]{finalMap}[16]
DE:   
DE:   total time =   58.70 sec.
[Time = 60.83 sec.]

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_28x20_unsigned_regout..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.311. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_28x20_unsigned_regout.
Performed a total of 0 changes.

4.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_28x20_unsigned_regout'.
Removed a total of 0 cells.

4.313. Executing OPT_SHARE pass.

4.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 3362 unused wires.
<suppressed ~1 debug messages>

4.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_28x20_unsigned_regout.

RUN-OPT ITERATIONS DONE : 1

4.317. Executing HIERARCHY pass (managing design hierarchy).

4.317.1. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout

4.317.2. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout
Removed 0 unused modules.

4.318. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 14 unused wires.
<suppressed ~14 debug messages>

4.319. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.321. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on mult_28x20_unsigned_regout.clock0[0].

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.324. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port mult_28x20_unsigned_regout.A using rs__I_BUF.
Mapping port mult_28x20_unsigned_regout.B using rs__I_BUF.
Mapping port mult_28x20_unsigned_regout.Y using rs__O_BUF.
Mapping port mult_28x20_unsigned_regout.clock0 using rs__I_BUF.
Mapping port mult_28x20_unsigned_regout.id using rs__I_BUF.
Mapping port mult_28x20_unsigned_regout.reset using rs__I_BUF.

4.325. Executing TECHMAP pass (map to technology primitives).

4.325.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.325.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~106 debug messages>

4.326. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:               1135
   Number of wire bits:           1965
   Number of public wires:           8
   Number of public wire bits:     196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1189
     $lut                          946
     CARRY                          44
     CLK_BUF                         1
     DFFRE                          96
     DSP38                           2
     I_BUF                          52
     O_BUF                          48

4.327. Executing TECHMAP pass (map to technology primitives).

4.327.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_27_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.327.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5473 debug messages>

4.328. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_28x20_unsigned_regout..
Removed 0 unused cells and 2192 unused wires.
<suppressed ~1 debug messages>

4.329. Executing SPLITNETS pass (splitting up multi-bit signals).

4.330. Executing HIERARCHY pass (managing design hierarchy).

4.330.1. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout

4.330.2. Analyzing design hierarchy..
Top module:  \mult_28x20_unsigned_regout
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.331. Printing statistics.

=== mult_28x20_unsigned_regout ===

   Number of wires:                835
   Number of wire bits:           1665
   Number of public wires:           8
   Number of public wire bits:     196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1189
     CARRY                          44
     CLK_BUF                         1
     DFFRE                          96
     DSP38                           2
     I_BUF                          52
     LUT2                          158
     LUT3                          188
     LUT4                          101
     LUT5                          132
     LUT6                          367
     O_BUF                          48

   Number of LUTs:                 946
   Number of REGs:                  96
   Number of CARRY ADDERs:          44
   Number of CARRY CHAINs:           2 (2x22)

5. Executing Verilog backend.
Dumping module `\mult_28x20_unsigned_regout'.

5.1. Executing BLIF backend.

5.2. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_mult_28x20_unsigned_regout.
<suppressed ~1 debug messages>

5.3. Executing Verilog backend.
Dumping module `\mult_28x20_unsigned_regout'.

5.3.1. Executing BLIF backend.

5.3.2. Executing Verilog backend.
Dumping module `\mult_28x20_unsigned_regout'.

5.3.2.1. Executing BLIF backend.

5.3.2.2. Executing Verilog backend.
Dumping module `\fabric_mult_28x20_unsigned_regout'.

5.3.2.2.1. Executing BLIF backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 148f1dc2dc, CPU: user 9.00s system 0.18s, MEM: 91.73 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (1471 sec), 0% 60x opt_expr (3 sec), ...
