Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 29 06:47:59 2021
| Host         : a02321679-4.bluezone.usu.edu running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | fsm0/lose3_out             |                      |                1 |              1 |
|  clk_IBUF_BUFG | fsm0/win1_out              |                      |                1 |              1 |
|  clk_IBUF_BUFG | fsm0/roundLimit[3]_i_1_n_0 |                      |                2 |              4 |
|  clk_IBUF_BUFG | fsm0/roundCount[3]_i_1_n_0 |                      |                1 |              4 |
|  clk_IBUF_BUFG | fsm0/E[0]                  | fsm0/SR[0]           |                1 |              4 |
|  clk_IBUF_BUFG |                            | cd/count[25]_i_1_n_0 |                8 |             26 |
|  clk_IBUF_BUFG |                            |                      |               12 |             31 |
+----------------+----------------------------+----------------------+------------------+----------------+


