--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Documents and Settings/kloftis/Desktop/CENG 450 - KL/Count_Mem_VHDL/Count_Mem_VHDL.ise
-intstyle ise -v 3 -s 6 -xml count_mem count_mem.ncd -o count_mem.twr
count_mem.pcf -ucf count_mem_vhdl_pinout.ucf

Design file:              count_mem.ncd
Physical constraint file: count_mem.pcf
Device,package,speed:     xc2s200,pq208,-6 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
en          |    1.889(R)|   -0.816(R)|clk_BUFGP         |   0.000|
reset       |    0.784(R)|    0.008(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |   10.735(R)|clk_BUFGP         |   0.000|
dout<1>     |   10.861(R)|clk_BUFGP         |   0.000|
dout<2>     |   10.801(R)|clk_BUFGP         |   0.000|
dout<3>     |   11.006(R)|clk_BUFGP         |   0.000|
dout<4>     |   11.374(R)|clk_BUFGP         |   0.000|
dout<5>     |   11.457(R)|clk_BUFGP         |   0.000|
dout<6>     |   12.193(R)|clk_BUFGP         |   0.000|
dout<7>     |   11.263(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.341|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 28 15:08:07 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 64 MB



