

================================================================
== Vivado HLS Report for 'nqueens'
================================================================
* Date:           Tue Aug 24 16:53:33 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        nqueens
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.149 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -| 1 ~ 5 |    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         2|          -|          -|      ?|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 3 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n_0_assign_2 = alloca i32"   --->   Operation 9 'alloca' 'n_0_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %a) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !19"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n_0) nounwind, !map !25"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %u_0) nounwind, !map !29"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sol_list) nounwind, !map !33"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %flag) nounwind, !map !37"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @nqueens_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n_0) nounwind" [nqueens/nqueens.cpp:22]   --->   Operation 17 'read' 'n_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %k) nounwind" [nqueens/nqueens.cpp:22]   --->   Operation 18 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "store i32 %n_0_read, i32* %n_0_assign_2" [nqueens/nqueens.cpp:24]   --->   Operation 19 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %._crit_edge7" [nqueens/nqueens.cpp:24]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_assign_2 = phi i32 [ %k_read, %0 ], [ %add_ln39, %._crit_edge ]" [nqueens/nqueens.cpp:22]   --->   Operation 21 'phi' 'k_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %1" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:25]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%u_0_i = phi i3 [ 1, %._crit_edge7 ], [ %u, %3 ]"   --->   Operation 23 'phi' 'u_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i3 %u_0_i to i32" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:25]   --->   Operation 24 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln8 = icmp ult i3 %u_0_i, -2" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:25]   --->   Operation 25 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.65ns)   --->   "br i1 %icmp_ln8, label %.preheader.i.preheader, label %counter.exit" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:25]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 28 [1/1] (0.65ns)   --->   "br label %.preheader.i" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:25]   --->   Operation 28 'br' <Predicate = (icmp_ln8)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%count_0_i = phi i32 [ %select_ln11_1, %_ifconv.i ], [ 0, %.preheader.i.preheader ]" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 29 'phi' 'count_0_i' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%j_0_i = phi i31 [ %j, %_ifconv.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 30 'phi' 'j_0_i' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%n_0_assign_2_load = load i32* %n_0_assign_2" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:25]   --->   Operation 31 'load' 'n_0_assign_2_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i31 %j_0_i to i32" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:25]   --->   Operation 32 'zext' 'zext_ln10' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln10 = icmp slt i32 %zext_ln10, %n_0_assign_2_load" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:25]   --->   Operation 33 'icmp' 'icmp_ln10' <Predicate = (icmp_ln8)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.00ns)   --->   "%j = add i31 %j_0_i, 1" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:25]   --->   Operation 34 'add' 'j' <Predicate = (icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %_ifconv.i, label %2" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:25]   --->   Operation 35 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i31 %j_0_i to i64" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 36 'zext' 'zext_ln11' <Predicate = (icmp_ln8 & icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [6 x i32]* %a, i64 0, i64 %zext_ln11" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 37 'getelementptr' 'a_addr_3' <Predicate = (icmp_ln8 & icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_3, align 4" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 38 'load' 'a_load_1' <Predicate = (icmp_ln8 & icmp_ln10)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln15 = icmp eq i32 %count_0_i, %k_assign_2" [nqueens/nqueens.cpp:15->nqueens/nqueens.cpp:25]   --->   Operation 39 'icmp' 'icmp_ln15' <Predicate = (icmp_ln8 & !icmp_ln10)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.65ns)   --->   "br i1 %icmp_ln15, label %counter.exit, label %3" [nqueens/nqueens.cpp:15->nqueens/nqueens.cpp:25]   --->   Operation 40 'br' <Predicate = (icmp_ln8 & !icmp_ln10)> <Delay = 0.65>
ST_4 : Operation 41 [1/1] (0.67ns)   --->   "%u = add i3 %u_0_i, 1" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:25]   --->   Operation 41 'add' 'u' <Predicate = (icmp_ln8 & !icmp_ln10 & !icmp_ln15)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:25]   --->   Operation 42 'br' <Predicate = (icmp_ln8 & !icmp_ln10 & !icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_i = phi i3 [ 0, %1 ], [ %u_0_i, %2 ]" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:25]   --->   Operation 43 'phi' 'p_0_i' <Predicate = (!icmp_ln10 & icmp_ln15) | (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %p_0_i to i32" [nqueens/nqueens.cpp:25]   --->   Operation 44 'zext' 'zext_ln25' <Predicate = (!icmp_ln10 & icmp_ln15) | (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i32 %k_assign_2 to i64" [nqueens/nqueens.cpp:25]   --->   Operation 45 'sext' 'sext_ln25' <Predicate = (!icmp_ln10 & icmp_ln15) | (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [6 x i32]* %a, i64 0, i64 %sext_ln25" [nqueens/nqueens.cpp:25]   --->   Operation 46 'getelementptr' 'a_addr' <Predicate = (!icmp_ln10 & icmp_ln15) | (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.67ns)   --->   "store i32 %zext_ln25, i32* %a_addr, align 4" [nqueens/nqueens.cpp:25]   --->   Operation 47 'store' <Predicate = (!icmp_ln10 & icmp_ln15) | (!icmp_ln8)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 48 [1/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_3, align 4" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 48 'load' 'a_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 49 [1/1] (0.99ns)   --->   "%icmp_ln11 = icmp eq i32 %zext_ln8, %a_load_1" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 49 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.01ns)   --->   "%sub_ln11 = sub nsw i32 %zext_ln8, %a_load_1" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 50 'sub' 'sub_ln11' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.01ns)   --->   "%neg_i = sub i32 0, %sub_ln11" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 51 'sub' 'neg_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.99ns)   --->   "%abscond_i = icmp sgt i32 %sub_ln11, 0" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 52 'icmp' 'abscond_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln11_1)   --->   "%abs_i = select i1 %abscond_i, i32 %sub_ln11, i32 %neg_i" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 53 'select' 'abs_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.01ns)   --->   "%sub_ln11_1 = sub nsw i32 %k_assign_2, %zext_ln10" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 54 'sub' 'sub_ln11_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln11_1 = icmp eq i32 %abs_i, %sub_ln11_1" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 55 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.01ns)   --->   "%count = add nsw i32 %count_0_i, 1" [nqueens/nqueens.cpp:12->nqueens/nqueens.cpp:25]   --->   Operation 56 'add' 'count' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%select_ln11 = select i1 %icmp_ln11_1, i32 %count_0_i, i32 %count" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 57 'select' 'select_ln11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %icmp_ln11, i32 %count_0_i, i32 %select_ln11" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:25]   --->   Operation 58 'select' 'select_ln11_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader.i" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:25]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.67>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%n_0_assign_2_load_1 = load i32* %n_0_assign_2" [nqueens/nqueens.cpp:27]   --->   Operation 60 'load' 'n_0_assign_2_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i32 %n_0_assign_2_load_1 to i64" [nqueens/nqueens.cpp:27]   --->   Operation 61 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [6 x i32]* %a, i64 0, i64 %sext_ln27" [nqueens/nqueens.cpp:27]   --->   Operation 62 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:27]   --->   Operation 63 'load' 'a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 64 [1/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:27]   --->   Operation 64 'load' 'a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 65 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp eq i32 %a_load, 0" [nqueens/nqueens.cpp:27]   --->   Operation 65 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.65ns)   --->   "br i1 %icmp_ln27, label %4, label %._crit_edge" [nqueens/nqueens.cpp:27]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.65>
ST_7 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln28 = add nsw i32 %n_0_assign_2_load_1, -1" [nqueens/nqueens.cpp:28]   --->   Operation 67 'add' 'add_ln28' <Predicate = (icmp_ln27)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.99ns)   --->   "%icmp_ln30 = icmp eq i32 %add_ln28, 0" [nqueens/nqueens.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = (icmp_ln27)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %._crit_edge5, label %5" [nqueens/nqueens.cpp:30]   --->   Operation 69 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %add_ln28 to i64" [nqueens/nqueens.cpp:34]   --->   Operation 70 'sext' 'sext_ln34' <Predicate = (icmp_ln27 & !icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [6 x i32]* %a, i64 0, i64 %sext_ln34" [nqueens/nqueens.cpp:34]   --->   Operation 71 'getelementptr' 'a_addr_2' <Predicate = (icmp_ln27 & !icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.67ns)   --->   "store i32 0, i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:35]   --->   Operation 72 'store' <Predicate = (icmp_ln27 & !icmp_ln30)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 73 [1/1] (1.01ns)   --->   "%add_ln36 = add nsw i32 %n_0_assign_2_load_1, -2" [nqueens/nqueens.cpp:36]   --->   Operation 73 'add' 'add_ln36' <Predicate = (icmp_ln27 & !icmp_ln30)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln37 = add nsw i32 %k_assign_2, -2" [nqueens/nqueens.cpp:37]   --->   Operation 74 'add' 'add_ln37' <Predicate = (icmp_ln27 & !icmp_ln30)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.65ns)   --->   "store i32 %add_ln36, i32* %n_0_assign_2" [nqueens/nqueens.cpp:38]   --->   Operation 75 'store' <Predicate = (icmp_ln27 & !icmp_ln30)> <Delay = 0.65>
ST_7 : Operation 76 [1/1] (0.65ns)   --->   "br label %._crit_edge" [nqueens/nqueens.cpp:38]   --->   Operation 76 'br' <Predicate = (icmp_ln27 & !icmp_ln30)> <Delay = 0.65>

State 8 <SV = 6> <Delay = 1.01>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%p_1 = phi i32 [ %add_ln37, %5 ], [ %k_assign_2, %counter.exit ]" [nqueens/nqueens.cpp:37]   --->   Operation 77 'phi' 'p_1' <Predicate = (!icmp_ln30) | (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%n_0_assign_2_load_2 = load i32* %n_0_assign_2" [nqueens/nqueens.cpp:40]   --->   Operation 78 'load' 'n_0_assign_2_load_2' <Predicate = (!icmp_ln30) | (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln39 = add nsw i32 %p_1, 1" [nqueens/nqueens.cpp:39]   --->   Operation 79 'add' 'add_ln39' <Predicate = (!icmp_ln30) | (!icmp_ln27)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.99ns)   --->   "%icmp_ln40 = icmp eq i32 %n_0_assign_2_load_2, 6" [nqueens/nqueens.cpp:40]   --->   Operation 80 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln30) | (!icmp_ln27)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %._crit_edge5, label %._crit_edge7" [nqueens/nqueens.cpp:40]   --->   Operation 81 'br' <Predicate = (!icmp_ln30) | (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [nqueens/nqueens.cpp:45]   --->   Operation 82 'ret' <Predicate = (icmp_ln40) | (icmp_ln27 & icmp_ln30)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_0]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sol_list]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_0_assign_2        (alloca           ) [ 011111111]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000]
n_0_read            (read             ) [ 000000000]
k_read              (read             ) [ 011111111]
store_ln24          (store            ) [ 000000000]
br_ln24             (br               ) [ 011111111]
k_assign_2          (phi              ) [ 001111111]
br_ln8              (br               ) [ 001111111]
u_0_i               (phi              ) [ 000111000]
zext_ln8            (zext             ) [ 000011000]
icmp_ln8            (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
br_ln8              (br               ) [ 001111111]
br_ln10             (br               ) [ 001111111]
count_0_i           (phi              ) [ 000011000]
j_0_i               (phi              ) [ 000010000]
n_0_assign_2_load   (load             ) [ 000000000]
zext_ln10           (zext             ) [ 000001000]
icmp_ln10           (icmp             ) [ 001111111]
j                   (add              ) [ 001111111]
br_ln10             (br               ) [ 000000000]
zext_ln11           (zext             ) [ 000000000]
a_addr_3            (getelementptr    ) [ 000001000]
icmp_ln15           (icmp             ) [ 001111111]
br_ln15             (br               ) [ 000000000]
u                   (add              ) [ 001111111]
br_ln8              (br               ) [ 001111111]
p_0_i               (phi              ) [ 000010000]
zext_ln25           (zext             ) [ 000000000]
sext_ln25           (sext             ) [ 000000000]
a_addr              (getelementptr    ) [ 000000000]
store_ln25          (store            ) [ 000000000]
a_load_1            (load             ) [ 000000000]
icmp_ln11           (icmp             ) [ 000000000]
sub_ln11            (sub              ) [ 000000000]
neg_i               (sub              ) [ 000000000]
abscond_i           (icmp             ) [ 000000000]
abs_i               (select           ) [ 000000000]
sub_ln11_1          (sub              ) [ 000000000]
icmp_ln11_1         (icmp             ) [ 000000000]
count               (add              ) [ 000000000]
select_ln11         (select           ) [ 000000000]
select_ln11_1       (select           ) [ 001111111]
br_ln10             (br               ) [ 001111111]
n_0_assign_2_load_1 (load             ) [ 000000010]
sext_ln27           (sext             ) [ 000000000]
a_addr_1            (getelementptr    ) [ 000000010]
a_load              (load             ) [ 000000000]
icmp_ln27           (icmp             ) [ 001111111]
br_ln27             (br               ) [ 001111111]
add_ln28            (add              ) [ 000000000]
icmp_ln30           (icmp             ) [ 001111111]
br_ln30             (br               ) [ 000000000]
sext_ln34           (sext             ) [ 000000000]
a_addr_2            (getelementptr    ) [ 000000000]
store_ln35          (store            ) [ 000000000]
add_ln36            (add              ) [ 000000000]
add_ln37            (add              ) [ 001111111]
store_ln38          (store            ) [ 000000000]
br_ln38             (br               ) [ 001111111]
p_1                 (phi              ) [ 000000001]
n_0_assign_2_load_2 (load             ) [ 000000000]
add_ln39            (add              ) [ 011111111]
icmp_ln40           (icmp             ) [ 001111111]
br_ln40             (br               ) [ 011111111]
ret_ln45            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="u_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sol_list">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_list"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nqueens_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="n_0_assign_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_0_assign_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="n_0_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_0_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="k_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="a_addr_3_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="31" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load_1/4 store_ln25/4 a_load/6 store_ln35/7 "/>
</bind>
</comp>

<comp id="79" class="1004" name="a_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="a_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="a_addr_2_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/7 "/>
</bind>
</comp>

<comp id="104" class="1005" name="k_assign_2_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="k_assign_2_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="32" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_assign_2/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="u_0_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="1"/>
<pin id="116" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_0_i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="u_0_i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="3" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u_0_i/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="count_0_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_0_i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="count_0_i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0_i/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j_0_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="1"/>
<pin id="140" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_0_i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_0_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_0_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="3" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_1_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="5"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="3"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_0_assign_2_load/4 n_0_assign_2_load_1/6 n_0_assign_2_load_2/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln24_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln8_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln8_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln10_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln10_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="j_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln11_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln15_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="u_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="1"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln25_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln25_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln11_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="2"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sub_ln11_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="2"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln11/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="neg_i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="abscond_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_i/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="abs_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_i/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln11_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="3"/>
<pin id="264" dir="0" index="1" bw="31" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln11_1/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln11_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="count_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln11_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln11_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln27_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln27_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln28_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln30_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln34_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln36_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln37_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="4"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln38_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="5"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln39_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln40_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/8 "/>
</bind>
</comp>

<comp id="350" class="1005" name="n_0_assign_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_0_assign_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="k_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln8_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2"/>
<pin id="364" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln8_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="372" class="1005" name="zext_ln10_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="380" class="1005" name="j_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="385" class="1005" name="a_addr_3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="393" class="1005" name="u_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="398" class="1005" name="select_ln11_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="n_0_assign_2_load_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_0_assign_2_load_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="a_addr_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="1"/>
<pin id="411" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln27_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln30_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln37_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="427" class="1005" name="add_ln39_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="113"><net_src comp="107" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="114" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="170"><net_src comp="104" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="178"><net_src comp="54" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="118" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="118" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="142" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="171" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="142" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="142" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="214"><net_src comp="130" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="104" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="114" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="153" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="230"><net_src comp="104" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="236"><net_src comp="73" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="73" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="237" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="237" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="242" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="104" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="254" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="126" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="267" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="126" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="273" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="232" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="126" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="279" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="171" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="304"><net_src comp="73" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="306" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="104" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="322" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="164" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="171" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="50" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="360"><net_src comp="60" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="365"><net_src comp="179" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="371"><net_src comp="183" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="189" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="383"><net_src comp="199" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="388"><net_src comp="66" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="396"><net_src comp="216" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="401"><net_src comp="287" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="406"><net_src comp="171" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="412"><net_src comp="87" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="417"><net_src comp="300" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="311" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="327" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="430"><net_src comp="338" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="107" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 7 }
 - Input state : 
	Port: nqueens : a | {4 5 6 7 }
	Port: nqueens : k | {1 }
	Port: nqueens : n_0 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		zext_ln8 : 1
		icmp_ln8 : 1
		br_ln8 : 2
	State 4
		zext_ln10 : 1
		icmp_ln10 : 2
		j : 1
		br_ln10 : 3
		zext_ln11 : 1
		a_addr_3 : 2
		a_load_1 : 3
		icmp_ln15 : 1
		br_ln15 : 2
		p_0_i : 3
		zext_ln25 : 4
		a_addr : 1
		store_ln25 : 5
	State 5
		icmp_ln11 : 1
		sub_ln11 : 1
		neg_i : 2
		abscond_i : 2
		abs_i : 3
		icmp_ln11_1 : 4
		select_ln11 : 5
		select_ln11_1 : 6
	State 6
		sext_ln27 : 1
		a_addr_1 : 2
		a_load : 3
	State 7
		icmp_ln27 : 1
		br_ln27 : 2
		icmp_ln30 : 1
		br_ln30 : 2
		sext_ln34 : 1
		a_addr_2 : 2
		store_ln35 : 3
		store_ln38 : 1
	State 8
		add_ln39 : 1
		icmp_ln40 : 1
		br_ln40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       j_fu_199       |    0    |    38   |
|          |       u_fu_216       |    0    |    11   |
|          |     count_fu_273     |    0    |    39   |
|    add   |    add_ln28_fu_306   |    0    |    39   |
|          |    add_ln36_fu_322   |    0    |    39   |
|          |    add_ln37_fu_327   |    0    |    39   |
|          |    add_ln39_fu_338   |    0    |    39   |
|----------|----------------------|---------|---------|
|          |    icmp_ln8_fu_183   |    0    |    9    |
|          |   icmp_ln10_fu_193   |    0    |    20   |
|          |   icmp_ln15_fu_210   |    0    |    20   |
|          |   icmp_ln11_fu_232   |    0    |    20   |
|   icmp   |   abscond_i_fu_248   |    0    |    20   |
|          |  icmp_ln11_1_fu_267  |    0    |    20   |
|          |   icmp_ln27_fu_300   |    0    |    20   |
|          |   icmp_ln30_fu_311   |    0    |    20   |
|          |   icmp_ln40_fu_344   |    0    |    20   |
|----------|----------------------|---------|---------|
|          |    sub_ln11_fu_237   |    0    |    39   |
|    sub   |     neg_i_fu_242     |    0    |    39   |
|          |   sub_ln11_1_fu_262  |    0    |    39   |
|----------|----------------------|---------|---------|
|          |     abs_i_fu_254     |    0    |    32   |
|  select  |  select_ln11_fu_279  |    0    |    32   |
|          | select_ln11_1_fu_287 |    0    |    32   |
|----------|----------------------|---------|---------|
|   read   |  n_0_read_read_fu_54 |    0    |    0    |
|          |   k_read_read_fu_60  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln8_fu_179   |    0    |    0    |
|   zext   |   zext_ln10_fu_189   |    0    |    0    |
|          |   zext_ln11_fu_205   |    0    |    0    |
|          |   zext_ln25_fu_222   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln25_fu_227   |    0    |    0    |
|   sext   |   sext_ln27_fu_295   |    0    |    0    |
|          |   sext_ln34_fu_317   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   626   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a_addr_1_reg_409     |    3   |
|      a_addr_3_reg_385     |    3   |
|      add_ln37_reg_422     |   32   |
|      add_ln39_reg_427     |   32   |
|     count_0_i_reg_126     |   32   |
|     icmp_ln27_reg_414     |    1   |
|     icmp_ln30_reg_418     |    1   |
|      icmp_ln8_reg_368     |    1   |
|       j_0_i_reg_138       |   31   |
|         j_reg_380         |   31   |
|     k_assign_2_reg_104    |   32   |
|       k_read_reg_357      |   32   |
|n_0_assign_2_load_1_reg_403|   32   |
|    n_0_assign_2_reg_350   |   32   |
|       p_0_i_reg_149       |    3   |
|        p_1_reg_161        |   32   |
|   select_ln11_1_reg_398   |   32   |
|       u_0_i_reg_114       |    3   |
|         u_reg_393         |    3   |
|     zext_ln10_reg_372     |   32   |
|      zext_ln8_reg_362     |   32   |
+---------------------------+--------+
|           Total           |   432  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   6  |   3  |   18   ||    33   |
|  grp_access_fu_73 |  p1  |   2  |  32  |   64   ||    9    |
|   u_0_i_reg_114   |  p0  |   2  |   3  |    6   ||    9    |
| count_0_i_reg_126 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   152  ||  2.699  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   626  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   60   |
|  Register |    -   |   432  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   432  |   686  |
+-----------+--------+--------+--------+
