digraph "CFG for '_Z9pack_leftiiiPdS_i' function" {
	label="CFG for '_Z9pack_leftiiiPdS_i' function";

	Node0x481f1c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = shl nsw i32 %2, 1\l  %8 = sub nsw i32 %1, %7\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %16 = mul i32 %15, %14\l  %17 = add i32 %16, %9\l  %18 = mul nsw i32 %8, %5\l  %19 = icmp slt i32 %17, %18\l  br i1 %19, label %20, label %31\l|{<s0>T|<s1>F}}"];
	Node0x481f1c0:s0 -> Node0x48212b0;
	Node0x481f1c0:s1 -> Node0x4821340;
	Node0x48212b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = sdiv i32 %17, %5\l  %22 = sub nsw i32 %0, %5\l  %23 = mul nsw i32 %21, %22\l  %24 = add i32 %17, %2\l  %25 = add i32 %24, %23\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds double, double addrspace(1)* %3, i64 %26\l  %28 = load double, double addrspace(1)* %27, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %29 = sext i32 %17 to i64\l  %30 = getelementptr inbounds double, double addrspace(1)* %4, i64 %29\l  store double %28, double addrspace(1)* %30, align 8, !tbaa !7\l  br label %31\l}"];
	Node0x48212b0 -> Node0x4821340;
	Node0x4821340 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  ret void\l}"];
}
