#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jan 25 18:20:46 2025
# Process ID         : 26179
# Current directory  : /primary/HLS/Alex_Net/Conv5/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /primary/HLS/Alex_Net/Conv5/impl/ip/vivado.log
# Journal file       : /primary/HLS/Alex_Net/Conv5/impl/ip/vivado.jou
# Running On         : arix8
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 7 3700U with Radeon Vega Mobile Gfx
# CPU Frequency      : 3195.118 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 6119 MB
# Swap memory        : 2147 MB
# Total Virtual      : 8267 MB
# Available Virtual  : 607 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/primary/HLS/Alex_Net/Conv5/Conv5_data.json outdir=/primary/HLS/Alex_Net/Conv5/impl/ip srcdir=/primary/HLS/Alex_Net/Conv5 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /primary/HLS/Alex_Net/Conv5/impl/ip/misc
INFO: Copied 22 verilog file(s) to /primary/HLS/Alex_Net/Conv5/impl/ip/hdl/verilog
INFO: Copied 21 vhdl file(s) to /primary/HLS/Alex_Net/Conv5/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /primary/HLS/Alex_Net/Conv5/impl/ip/drivers
Generating 3 subcores in /primary/HLS/Alex_Net/Conv5/impl/ip/hdl/ip.tmp:
impl/misc/conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Using COE_DIR=/primary/HLS/Alex_Net/Conv5/impl/ip/hdl/verilog
INFO: Generating conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/conv5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/conv5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/conv5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Import ports from HDL: /primary/HLS/Alex_Net/Conv5/impl/ip/hdl/vhdl/conv5.vhd (conv5)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /primary/HLS/Alex_Net/Conv5/impl/ip/component.xml
INFO: Created IP archive /primary/HLS/Alex_Net/Conv5/impl/ip/xilinx_com_hls_conv5_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 18:21:39 2025...
