

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Dec 13 17:34:12 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ADRESL	set	4035
    48  0000                     _ADCON0bits	set	4034
    49  0000                     _TRISD	set	3989
    50  0000                     _LATD	set	3980
    51  0000                     _PORTD	set	3971
    52  0000                     _ADCON2	set	4032
    53  0000                     _ADCON1	set	4033
    54  0000                     _ADCON0	set	4034
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59  007FB0                     __pcinit:
    60                           	callstack 0
    61  007FB0                     start_initialization:
    62                           	callstack 0
    63  007FB0                     __initialization:
    64                           	callstack 0
    65  007FB0                     end_of_initialization:
    66                           	callstack 0
    67  007FB0                     __end_of__initialization:
    68                           	callstack 0
    69  007FB0  0100               	movlb	0
    70  007FB2  EFDB  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73  000001                     __pcstackCOMRAM:
    74                           	callstack 0
    75  000001                     ??_main:
    76                           
    77                           ; 1 bytes @ 0x0
    78  000001                     	ds	2
    79                           
    80 ;;
    81 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    82 ;;
    83 ;; *************** function _main *****************
    84 ;; Defined at:
    85 ;;		line 12 in file "main.c"
    86 ;; Parameters:    Size  Location     Type
    87 ;;		None
    88 ;; Auto vars:     Size  Location     Type
    89 ;;		None
    90 ;; Return value:  Size  Location     Type
    91 ;;                  1    wreg      void 
    92 ;; Registers used:
    93 ;;		wreg, status,2
    94 ;; Tracked objects:
    95 ;;		On entry : 0/0
    96 ;;		On exit  : 0/0
    97 ;;		Unchanged: 0/0
    98 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    99 ;;      Params:         0       0       0       0       0       0       0       0       0
   100 ;;      Locals:         0       0       0       0       0       0       0       0       0
   101 ;;      Temps:          2       0       0       0       0       0       0       0       0
   102 ;;      Totals:         2       0       0       0       0       0       0       0       0
   103 ;;Total ram usage:        2 bytes
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  007FB6                     __ptext0:
   113                           	callstack 0
   114  007FB6                     _main:
   115                           	callstack 31
   116  007FB6                     
   117                           ;main.c: 17:     ADCON0 = 0b00000001;
   118  007FB6  0E01               	movlw	1
   119  007FB8  6EC2               	movwf	194,c	;volatile
   120                           
   121                           ;main.c: 18:     ADCON1 = 0b00001110;
   122  007FBA  0E0E               	movlw	14
   123  007FBC  6EC1               	movwf	193,c	;volatile
   124                           
   125                           ;main.c: 19:     ADCON2 = 0b00111111;
   126  007FBE  0E3F               	movlw	63
   127  007FC0  6EC0               	movwf	192,c	;volatile
   128                           
   129                           ;main.c: 22:     PORTD = 0x00;
   130  007FC2  0E00               	movlw	0
   131  007FC4  6E83               	movwf	131,c	;volatile
   132                           
   133                           ;main.c: 23:     LATD = 0x00;
   134  007FC6  0E00               	movlw	0
   135  007FC8  6E8C               	movwf	140,c	;volatile
   136                           
   137                           ;main.c: 24:     TRISD = 0b00000000;
   138  007FCA  0E00               	movlw	0
   139  007FCC  6E95               	movwf	149,c	;volatile
   140  007FCE                     l24:
   141  007FCE  B0C2               	btfsc	194,0,c	;volatile
   142  007FD0  EFEC  F03F         	goto	u11
   143  007FD4  EFEE  F03F         	goto	u10
   144  007FD8                     u11:
   145  007FD8  EFE7  F03F         	goto	l24
   146  007FDC                     u10:
   147  007FDC                     
   148                           ;main.c: 28:         PORTD = ADRESL;
   149  007FDC  CFC3 FF83          	movff	4035,3971	;volatile
   150  007FE0                     
   151                           ;main.c: 29:         _delay((unsigned long)((250)*(40000000/4000.0)));
   152  007FE0  0E0D               	movlw	13
   153  007FE2  6E02               	movwf	(??_main+1)^0,c
   154  007FE4  0EAF               	movlw	175
   155  007FE6  6E01               	movwf	??_main^0,c
   156  007FE8  0EB6               	movlw	182
   157  007FEA                     u27:
   158  007FEA  2EE8               	decfsz	wreg,f,c
   159  007FEC  D7FE               	bra	u27
   160  007FEE  2E01               	decfsz	??_main^0,f,c
   161  007FF0  D7FC               	bra	u27
   162  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   163  007FF4  D7FA               	bra	u27
   164  007FF6  D000               	nop2	
   165  007FF8  EFE7  F03F         	goto	l24
   166  007FFC  EF00  F000         	goto	start
   167  008000                     __end_of_main:
   168                           	callstack 0
   169  0000                     
   170                           	psect	rparam
   171  0000                     
   172                           	psect	idloc
   173                           
   174                           ;Config register IDLOC0 @ 0x200000
   175                           ;	unspecified, using default values
   176  200000                     	org	2097152
   177  200000  FF                 	db	255
   178                           
   179                           ;Config register IDLOC1 @ 0x200001
   180                           ;	unspecified, using default values
   181  200001                     	org	2097153
   182  200001  FF                 	db	255
   183                           
   184                           ;Config register IDLOC2 @ 0x200002
   185                           ;	unspecified, using default values
   186  200002                     	org	2097154
   187  200002  FF                 	db	255
   188                           
   189                           ;Config register IDLOC3 @ 0x200003
   190                           ;	unspecified, using default values
   191  200003                     	org	2097155
   192  200003  FF                 	db	255
   193                           
   194                           ;Config register IDLOC4 @ 0x200004
   195                           ;	unspecified, using default values
   196  200004                     	org	2097156
   197  200004  FF                 	db	255
   198                           
   199                           ;Config register IDLOC5 @ 0x200005
   200                           ;	unspecified, using default values
   201  200005                     	org	2097157
   202  200005  FF                 	db	255
   203                           
   204                           ;Config register IDLOC6 @ 0x200006
   205                           ;	unspecified, using default values
   206  200006                     	org	2097158
   207  200006  FF                 	db	255
   208                           
   209                           ;Config register IDLOC7 @ 0x200007
   210                           ;	unspecified, using default values
   211  200007                     	org	2097159
   212  200007  FF                 	db	255
   213                           
   214                           	psect	config
   215                           
   216                           ;Config register CONFIG1L @ 0x300000
   217                           ;	PLL Prescaler Selection bits
   218                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   219                           ;	System Clock Postscaler Selection bits
   220                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   221                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   222                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   223  300000                     	org	3145728
   224  300000  00                 	db	0
   225                           
   226                           ;Config register CONFIG1H @ 0x300001
   227                           ;	Oscillator Selection bits
   228                           ;	FOSC = HS, HS oscillator (HS)
   229                           ;	Fail-Safe Clock Monitor Enable bit
   230                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   231                           ;	Internal/External Oscillator Switchover bit
   232                           ;	IESO = OFF, Oscillator Switchover mode disabled
   233  300001                     	org	3145729
   234  300001  0C                 	db	12
   235                           
   236                           ;Config register CONFIG2L @ 0x300002
   237                           ;	Power-up Timer Enable bit
   238                           ;	PWRT = OFF, PWRT disabled
   239                           ;	Brown-out Reset Enable bits
   240                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   241                           ;	Brown-out Reset Voltage bits
   242                           ;	BORV = 3, Minimum setting 2.05V
   243                           ;	USB Voltage Regulator Enable bit
   244                           ;	VREGEN = OFF, USB voltage regulator disabled
   245  300002                     	org	3145730
   246  300002  1F                 	db	31
   247                           
   248                           ;Config register CONFIG2H @ 0x300003
   249                           ;	Watchdog Timer Enable bit
   250                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   251                           ;	Watchdog Timer Postscale Select bits
   252                           ;	WDTPS = 32768, 1:32768
   253  300003                     	org	3145731
   254  300003  1E                 	db	30
   255                           
   256                           ; Padding undefined space
   257  300004                     	org	3145732
   258  300004  FF                 	db	255
   259                           
   260                           ;Config register CONFIG3H @ 0x300005
   261                           ;	CCP2 MUX bit
   262                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   263                           ;	PORTB A/D Enable bit
   264                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   265                           ;	Low-Power Timer 1 Oscillator Enable bit
   266                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   267                           ;	MCLR Pin Enable bit
   268                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   269  300005                     	org	3145733
   270  300005  01                 	db	1
   271                           
   272                           ;Config register CONFIG4L @ 0x300006
   273                           ;	Stack Full/Underflow Reset Enable bit
   274                           ;	STVREN = ON, Stack full/underflow will cause Reset
   275                           ;	Single-Supply ICSP Enable bit
   276                           ;	LVP = ON, Single-Supply ICSP enabled
   277                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   278                           ;	ICPRT = OFF, ICPORT disabled
   279                           ;	Extended Instruction Set Enable bit
   280                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   281                           ;	Background Debugger Enable bit
   282                           ;	DEBUG = 0x1, unprogrammed default
   283  300006                     	org	3145734
   284  300006  85                 	db	133
   285                           
   286                           ; Padding undefined space
   287  300007                     	org	3145735
   288  300007  FF                 	db	255
   289                           
   290                           ;Config register CONFIG5L @ 0x300008
   291                           ;	Code Protection bit
   292                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   293                           ;	Code Protection bit
   294                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   295                           ;	Code Protection bit
   296                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   297                           ;	Code Protection bit
   298                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   299  300008                     	org	3145736
   300  300008  0F                 	db	15
   301                           
   302                           ;Config register CONFIG5H @ 0x300009
   303                           ;	Boot Block Code Protection bit
   304                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   305                           ;	Data EEPROM Code Protection bit
   306                           ;	CPD = OFF, Data EEPROM is not code-protected
   307  300009                     	org	3145737
   308  300009  C0                 	db	192
   309                           
   310                           ;Config register CONFIG6L @ 0x30000A
   311                           ;	Write Protection bit
   312                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   313                           ;	Write Protection bit
   314                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   315                           ;	Write Protection bit
   316                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   317                           ;	Write Protection bit
   318                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   319  30000A                     	org	3145738
   320  30000A  0F                 	db	15
   321                           
   322                           ;Config register CONFIG6H @ 0x30000B
   323                           ;	Configuration Register Write Protection bit
   324                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   325                           ;	Boot Block Write Protection bit
   326                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   327                           ;	Data EEPROM Write Protection bit
   328                           ;	WRTD = OFF, Data EEPROM is not write-protected
   329  30000B                     	org	3145739
   330  30000B  E0                 	db	224
   331                           
   332                           ;Config register CONFIG7L @ 0x30000C
   333                           ;	Table Read Protection bit
   334                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   335                           ;	Table Read Protection bit
   336                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   337                           ;	Table Read Protection bit
   338                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   339                           ;	Table Read Protection bit
   340                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   341  30000C                     	org	3145740
   342  30000C  0F                 	db	15
   343                           
   344                           ;Config register CONFIG7H @ 0x30000D
   345                           ;	Boot Block Table Read Protection bit
   346                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   347  30000D                     	org	3145741
   348  30000D  40                 	db	64
   349                           tosu	equ	0xFFF
   350                           tosh	equ	0xFFE
   351                           tosl	equ	0xFFD
   352                           stkptr	equ	0xFFC
   353                           pclatu	equ	0xFFB
   354                           pclath	equ	0xFFA
   355                           pcl	equ	0xFF9
   356                           tblptru	equ	0xFF8
   357                           tblptrh	equ	0xFF7
   358                           tblptrl	equ	0xFF6
   359                           tablat	equ	0xFF5
   360                           prodh	equ	0xFF4
   361                           prodl	equ	0xFF3
   362                           indf0	equ	0xFEF
   363                           postinc0	equ	0xFEE
   364                           postdec0	equ	0xFED
   365                           preinc0	equ	0xFEC
   366                           plusw0	equ	0xFEB
   367                           fsr0h	equ	0xFEA
   368                           fsr0l	equ	0xFE9
   369                           wreg	equ	0xFE8
   370                           indf1	equ	0xFE7
   371                           postinc1	equ	0xFE6
   372                           postdec1	equ	0xFE5
   373                           preinc1	equ	0xFE4
   374                           plusw1	equ	0xFE3
   375                           fsr1h	equ	0xFE2
   376                           fsr1l	equ	0xFE1
   377                           bsr	equ	0xFE0
   378                           indf2	equ	0xFDF
   379                           postinc2	equ	0xFDE
   380                           postdec2	equ	0xFDD
   381                           preinc2	equ	0xFDC
   382                           plusw2	equ	0xFDB
   383                           fsr2h	equ	0xFDA
   384                           fsr2l	equ	0xFD9
   385                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Dec 13 17:34:12 2021

                     l24 7FCE                       l26 7FDC                       u10 7FDC  
                     u11 7FD8                       u27 7FEA                      l705 7FB6  
                    l707 7FE0                      wreg 000FE8                     _LATD 000F8C  
                   _main 7FB6                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _PORTD 000F83                    _TRISD 000F95  
        __initialization 7FB0             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _ADCON0 000FC2                   _ADCON1 000FC1  
                 _ADCON2 000FC0                   _ADRESL 000FC3                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FB0            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FB0                  __ramtop 0800                  __ptext0 7FB6  
   end_of_initialization 7FB0      start_initialization 7FB0               _ADCON0bits 000FC2  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 004A  
               isa$xinst 000000  
