<profile>

<section name = "Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_30_2'" level="0">
<item name = "Date">Thu Feb 27 20:11:22 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prac</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.196 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 40, 40.000 ns, 0.400 us, 3, 39, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_30_2">2, 38, 2, 2, 1, 1 ~ 19, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 69, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 73, -</column>
<column name="Register">-, -, 96, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln30_fu_140_p2">+, 0, 0, 14, 6, 1</column>
<column name="icmp_ln30_fu_119_p2">icmp, 0, 0, 14, 6, 5</column>
<column name="icmp_ln47_fu_130_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_1_fu_48">9, 2, 32, 64</column>
<column name="M_address0_local">14, 3, 5, 15</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="j_fu_44">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_1_fu_48">32, 0, 32, 0</column>
<column name="A_2_reg_174">32, 0, 32, 0</column>
<column name="M_addr_1_reg_188">5, 0, 5, 0</column>
<column name="M_addr_reg_183">5, 0, 5, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="j_1_reg_169">6, 0, 6, 0</column>
<column name="j_fu_44">6, 0, 6, 0</column>
<column name="zext_ln21_cast_reg_164">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_30_2, return value</column>
<column name="zext_ln21_1">in, 5, ap_none, zext_ln21_1, scalar</column>
<column name="A">in, 32, ap_none, A, scalar</column>
<column name="M_address0">out, 5, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_we0">out, 1, ap_memory, M, array</column>
<column name="M_d0">out, 32, ap_memory, M, array</column>
<column name="M_q0">in, 32, ap_memory, M, array</column>
<column name="M_address1">out, 5, ap_memory, M, array</column>
<column name="M_ce1">out, 1, ap_memory, M, array</column>
<column name="M_we1">out, 1, ap_memory, M, array</column>
<column name="M_d1">out, 32, ap_memory, M, array</column>
<column name="zext_ln21">in, 5, ap_none, zext_ln21, scalar</column>
</table>
</item>
</section>
</profile>
