// Seed: 2372835667
module module_0;
  logic [7:0] id_1, id_2;
  wire id_3, id_4 = id_2[1 : 1], id_5;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4,
    output tri1 id_5,
    output logic id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output supply1 id_12,
    output tri id_13,
    output tri0 id_14,
    output tri id_15,
    input wor id_16,
    input wand id_17
    , id_39,
    output wand id_18,
    input supply1 id_19,
    input tri0 id_20,
    output uwire id_21,
    output wand id_22,
    output wand id_23,
    input tri id_24,
    output tri0 id_25,
    input wire id_26,
    input wor id_27,
    output wor id_28,
    output tri1 id_29,
    input tri0 id_30,
    input supply1 id_31,
    input wand id_32,
    input tri1 id_33,
    input tri id_34,
    input uwire id_35,
    input wand id_36,
    input tri0 id_37
);
  assign id_14 = ~1;
  always_comb id_6 <= id_1 & "";
  int id_40;
  module_0();
endmodule
