$date
	Sat Jan 07 03:14:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_latch_test $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # Clock $end
$var reg 1 $ input1 $end
$scope module enc $end
$var wire 1 # Clock $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$var wire 1 $ input1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
1"
0!
$end
#1000
1!
0"
0$
#2000
1"
0!
1$
#3000
1!
0"
0$
#4000
1"
0!
1$
#6000
0$
0#
#8000
1$
#9000
0$
#10000
1$
#11000
0$
#12000
1!
0"
1#
#15000
1"
0!
1$
#16000
1!
0"
0$
#18000
0#
#20000
1$
#22000
0$
#23000
1$
#24000
0$
1#
#27000
1"
0!
1$
#30000
0$
0#
#31000
1$
#32000
0$
#36000
1"
1$
1#
#37000
1!
0"
0$
#41000
1"
0!
1$
#42000
0#
#48000
1#
#54000
0#
#60000
1#
#66000
0#
#70000
