Analysis & Synthesis report for Relatorio2
Fri May 17 18:03:52 2019
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 17 18:03:52 2019          ;
; Quartus II 64-Bit Version   ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name               ; Relatorio2                                 ;
; Top-level Entity Name       ; Topo                                       ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Topo               ; Relatorio2         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Fri May 17 18:03:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Relatorio2 -c Relatorio2
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file db/BlocoControle.vhd
    Info (12022): Found design unit 1: BlocoControle-arch_BO
    Info (12023): Found entity 1: BlocoControle
Warning (12019): Can't analyze file -- file db/Relatorio2.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file db/Topo.vhd
    Info (12022): Found design unit 1: Topo-arch_Topo
    Info (12023): Found entity 1: Topo
Info (12021): Found 2 design units, including 1 entities, in source file db/IgualZero.vhd
    Info (12022): Found design unit 1: IgualZero-arch_IgualZero
    Info (12023): Found entity 1: IgualZero
Info (12021): Found 2 design units, including 1 entities, in source file db/SomadorSubtrator.vhd
    Info (12022): Found design unit 1: SomadorSubtrator-arch_somaSub
    Info (12023): Found entity 1: SomadorSubtrator
Info (12021): Found 2 design units, including 1 entities, in source file db/Mux2para1.vhd
    Info (12022): Found design unit 1: Mux2para1-arch_Mux2para1
    Info (12023): Found entity 1: Mux2para1
Warning (12019): Can't analyze file -- file ../../../Ãrea de Trabalho/DelGus/VitorDella_GustavoBiage/db/BlocoOperativo_Update.vhd is missing
Warning (12019): Can't analyze file -- file ../../../Ãrea de Trabalho/DelGus/VitorDella_GustavoBiage/db/Topo_Update.vhd is missing
Warning (12019): Can't analyze file -- file ../../../Ãrea de Trabalho/DelGus/VitorDella_GustavoBiage/db/TopoUpdate.vhd is missing
Info (12127): Elaborating entity "Topo" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Topo.vhd(14): object "pronto" assigned a value but never read
Info (12128): Elaborating entity "BlocoControle" for hierarchy "BlocoControle:BC"
Warning (10492): VHDL Process Statement warning at BlocoControle.vhd(28): signal "resetFSM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BlocoControle.vhd(31): signal "inicio" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BlocoControle.vhd(47): signal "Az" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at BlocoControle.vhd(47): signal "Bz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at BlocoControle.vhd(22): inferring latch(es) for signal or variable "pronto", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at BlocoControle.vhd(22): inferring latch(es) for signal or variable "cargaA", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at BlocoControle.vhd(22): inferring latch(es) for signal or variable "cargaB", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at BlocoControle.vhd(22): inferring latch(es) for signal or variable "resetP", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at BlocoControle.vhd(22): inferring latch(es) for signal or variable "cargaP", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at BlocoControle.vhd(22): inferring latch(es) for signal or variable "sel", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sel" at BlocoControle.vhd(22)
Info (10041): Inferred latch for "cargaP" at BlocoControle.vhd(22)
Info (10041): Inferred latch for "resetP" at BlocoControle.vhd(22)
Info (10041): Inferred latch for "cargaB" at BlocoControle.vhd(22)
Info (10041): Inferred latch for "cargaA" at BlocoControle.vhd(22)
Info (10041): Inferred latch for "pronto" at BlocoControle.vhd(22)
Info (12021): Found 2 design units, including 1 entities, in source file db/BlocoOperativo.vhd
    Info (12022): Found design unit 1: BlocoOperativo-arch_BO
    Info (12023): Found entity 1: BlocoOperativo
Info (12128): Elaborating entity "BlocoOperativo" for hierarchy "BlocoOperativo:BO"
Warning (10541): VHDL Signal Declaration warning at BlocoOperativo.vhd(11): used implicit default value for signal "Pout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at BlocoOperativo.vhd(16): used implicit default value for signal "selInit" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Error (10344): VHDL expression error at BlocoOperativo.vhd(60): expression has 16 elements, but must have 8 elements File: /home/alunos/QuartusRel2/DelGus/VitorDella_GustavoBiage/db/BlocoOperativo.vhd Line: 60
Error (10346): VHDL error at BlocoOperativo.vhd(60): formal port or parameter "A" must have actual or default value File: /home/alunos/QuartusRel2/DelGus/VitorDella_GustavoBiage/db/BlocoOperativo.vhd Line: 60
Error (12152): Can't elaborate user hierarchy "BlocoOperativo:BO" File: /home/alunos/QuartusRel2/DelGus/VitorDella_GustavoBiage/db/Topo.vhd Line: 42
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 18 warnings
    Error: Peak virtual memory: 1049 megabytes
    Error: Processing ended: Fri May 17 18:03:52 2019
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:17


