Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 30 22:09:36 2023
| Host         : LAPTOP-KAR3DONF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4_timing_summary_routed.rpt -pb Nexys4_timing_summary_routed.pb -rpx Nexys4_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   52          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (236)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (19)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (5)

1. checking no_clock (236)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: div_frec/ceas_nou_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/FSM_onehot_current_state_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: maincomp/stocare_sw_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (5)
----------------------------
 There are 5 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.195        0.000                      0                  188        0.166        0.000                      0                  188        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.195        0.000                      0                  123        0.166        0.000                      0                  123        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.119        0.000                      0                   65        0.670        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 3.418ns (58.918%)  route 2.383ns (41.082%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  div_frec/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    div_frec/counter_reg[24]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.116 r  div_frec/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.116    div_frec/counter_reg[28]_i_1_n_6
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.586    15.009    div_frec/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[29]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.062    15.311    div_frec/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 3.397ns (58.769%)  route 2.383ns (41.231%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  div_frec/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    div_frec/counter_reg[24]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.095 r  div_frec/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.095    div_frec/counter_reg[28]_i_1_n_4
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.586    15.009    div_frec/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[31]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.062    15.311    div_frec/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 3.323ns (58.234%)  route 2.383ns (41.766%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  div_frec/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    div_frec/counter_reg[24]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.021 r  div_frec/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.021    div_frec/counter_reg[28]_i_1_n_5
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.586    15.009    div_frec/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[30]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.062    15.311    div_frec/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 3.307ns (58.116%)  route 2.383ns (41.884%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  div_frec/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    div_frec/counter_reg[24]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.005 r  div_frec/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.005    div_frec/counter_reg[28]_i_1_n_7
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.586    15.009    div_frec/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  div_frec/counter_reg[28]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.062    15.311    div_frec/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 3.304ns (58.094%)  route 2.383ns (41.906%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.002 r  div_frec/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.002    div_frec/counter_reg[24]_i_1_n_6
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.588    15.011    div_frec/clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[25]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.062    15.313    div_frec/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 3.283ns (57.939%)  route 2.383ns (42.061%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.981 r  div_frec/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.981    div_frec/counter_reg[24]_i_1_n_4
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.588    15.011    div_frec/clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[27]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.062    15.313    div_frec/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 3.209ns (57.382%)  route 2.383ns (42.618%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.907 r  div_frec/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.907    div_frec/counter_reg[24]_i_1_n_5
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.588    15.011    div_frec/clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[26]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.062    15.313    div_frec/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 3.193ns (57.260%)  route 2.383ns (42.740%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  div_frec/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    div_frec/counter_reg[20]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.891 r  div_frec/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.891    div_frec/counter_reg[24]_i_1_n_7
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.588    15.011    div_frec/clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  div_frec/counter_reg[24]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y73          FDCE (Setup_fdce_C_D)        0.062    15.313    div_frec/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 3.190ns (57.237%)  route 2.383ns (42.763%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.888 r  div_frec/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.888    div_frec/counter_reg[20]_i_1_n_6
    SLICE_X4Y72          FDCE                                         r  div_frec/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.589    15.012    div_frec/clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  div_frec/counter_reg[21]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.062    15.314    div_frec/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.888    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 div_frec/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 3.169ns (57.075%)  route 2.383ns (42.925%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.712     5.315    div_frec/clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  div_frec/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     5.771 f  div_frec/counter_reg[9]/Q
                         net (fo=2, routed)           0.810     6.581    div_frec/counter_reg[9]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.124     6.705 r  div_frec/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.705    div_frec/counter1_carry_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  div_frec/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    div_frec/counter1_carry_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  div_frec/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    div_frec/counter1_carry__0_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  div_frec/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    div_frec/counter1_carry__1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.754 r  div_frec/counter1_carry__2/CO[0]
                         net (fo=34, routed)          1.573     9.327    div_frec/counter1
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.373     9.700 r  div_frec/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.700    div_frec/counter[0]_i_3_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.098 r  div_frec/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    div_frec/counter_reg[0]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  div_frec/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    div_frec/counter_reg[4]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  div_frec/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.326    div_frec/counter_reg[8]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  div_frec/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    div_frec/counter_reg[12]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  div_frec/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    div_frec/counter_reg[16]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.867 r  div_frec/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.867    div_frec/counter_reg[20]_i_1_n_4
    SLICE_X4Y72          FDCE                                         r  div_frec/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.589    15.012    div_frec/clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  div_frec/counter_reg[23]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y72          FDCE (Setup_fdce_C_D)        0.062    15.314    div_frec/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 button_central/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_central/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.591     1.510    button_central/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  button_central/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  button_central/Q1_reg/Q
                         net (fo=1, routed)           0.110     1.761    button_central/Q1
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.861     2.026    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.070     1.595    button_central/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 maincomp/FSM_onehot_current_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.571     1.490    maincomp/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  maincomp/FSM_onehot_current_state_reg[17]/Q
                         net (fo=7, routed)           0.122     1.754    maincomp/FSM_onehot_current_state_reg_n_0_[17]
    SLICE_X8Y64          LUT4 (Prop_lut4_I1_O)        0.045     1.799 r  maincomp/FSM_onehot_current_state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.799    maincomp/FSM_onehot_current_state[18]_i_1_n_0
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.841     2.006    maincomp/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120     1.623    maincomp/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 button_up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_up/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.597     1.516    button_up/clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  button_up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  button_up/Q2_reg/Q
                         net (fo=3, routed)           0.111     1.769    button_up/Q2_0
    SLICE_X6Y66          FDRE                                         r  button_up/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.867     2.032    button_up/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  button_up/Q3_reg/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.059     1.590    button_up/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 button_up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.598     1.517    button_up/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  button_up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  button_up/Q3_reg/Q
                         net (fo=2, routed)           0.094     1.776    button_up/Q3_1
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  button_up/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    maincomp/D[1]
    SLICE_X7Y66          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.867     2.032    maincomp/clk_IBUF_BUFG
    SLICE_X7Y66          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X7Y66          FDCE (Hold_fdce_C_D)         0.091     1.621    maincomp/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 button_down/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_down/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.565     1.484    button_down/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  button_down/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  button_down/Q1_reg/Q
                         net (fo=1, routed)           0.176     1.802    button_down/Q1_reg_n_0
    SLICE_X9Y67          FDRE                                         r  button_down/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.838     2.003    button_down/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  button_down/Q2_reg/C
                         clock pessimism             -0.500     1.502    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.070     1.572    button_down/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maincomp/FSM_onehot_current_state_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.832%)  route 0.187ns (50.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.571     1.490    maincomp/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  maincomp/FSM_onehot_current_state_reg[27]/Q
                         net (fo=6, routed)           0.187     1.819    maincomp/FSM_onehot_current_state_reg_n_0_[27]
    SLICE_X8Y64          LUT4 (Prop_lut4_I1_O)        0.045     1.864 r  maincomp/FSM_onehot_current_state[28]_i_1/O
                         net (fo=1, routed)           0.000     1.864    maincomp/FSM_onehot_current_state[28]_i_1_n_0
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.841     2.006    maincomp/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[28]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.121     1.624    maincomp/FSM_onehot_current_state_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maincomp/FSM_onehot_current_state_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.150%)  route 0.145ns (43.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.571     1.490    maincomp/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  maincomp/FSM_onehot_current_state_reg[27]/Q
                         net (fo=6, routed)           0.145     1.777    maincomp/FSM_onehot_current_state_reg_n_0_[27]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  maincomp/FSM_onehot_current_state[27]_i_1/O
                         net (fo=1, routed)           0.000     1.822    maincomp/FSM_onehot_current_state[27]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.841     2.006    maincomp/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[27]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X9Y64          FDCE (Hold_fdce_C_D)         0.092     1.582    maincomp/FSM_onehot_current_state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maincomp/FSM_onehot_current_state_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.569     1.488    maincomp/clk_IBUF_BUFG
    SLICE_X11Y67         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  maincomp/FSM_onehot_current_state_reg[25]/Q
                         net (fo=6, routed)           0.159     1.789    maincomp/FSM_onehot_current_state_reg_n_0_[25]
    SLICE_X11Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.834 r  maincomp/FSM_onehot_current_state[26]_i_1/O
                         net (fo=1, routed)           0.000     1.834    maincomp/FSM_onehot_current_state[26]_i_1_n_0
    SLICE_X11Y66         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.839     2.004    maincomp/clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[26]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X11Y66         FDCE (Hold_fdce_C_D)         0.091     1.594    maincomp/FSM_onehot_current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.595     1.514    display/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.793    display/counter_reg_n_0_[10]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  display/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.903    display/counter_reg[8]_i_1__0_n_5
    SLICE_X2Y70          FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.866     2.031    display/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134     1.648    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.596     1.515    display/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.794    display/counter_reg_n_0_[6]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  display/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.904    display/counter_reg[4]_i_1__0_n_5
    SLICE_X2Y69          FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.867     2.032    display/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134     1.649    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y73     button_central/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     button_central/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y72     button_central/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y71     button_central/count_int1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y73     button_central/count_int1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y73     button_central/count_int1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y74     button_central/count_int1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y74     button_central/count_int1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y74     button_central/count_int1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     button_central/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     button_central/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     button_central/Q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     button_central/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     button_central/Q3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     button_central/Q3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y71     button_central/count_int1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y71     button_central/count_int1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     button_central/count_int1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     button_central/count_int1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     button_central/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     button_central/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     button_central/Q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     button_central/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     button_central/Q3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72     button_central/Q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y71     button_central/count_int1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y71     button_central/count_int1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     button_central/count_int1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y73     button_central/count_int1_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          2.152     8.641    maincomp/AR[0]
    SLICE_X11Y67         FDCE                                         f  maincomp/FSM_onehot_current_state_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.519    14.942    maincomp/clk_IBUF_BUFG
    SLICE_X11Y67         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[25]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X11Y67         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    maincomp/FSM_onehot_current_state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          2.152     8.641    maincomp/AR[0]
    SLICE_X10Y67         FDCE                                         f  maincomp/FSM_onehot_current_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.519    14.942    maincomp/clk_IBUF_BUFG
    SLICE_X10Y67         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[22]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X10Y67         FDCE (Recov_fdce_C_CLR)     -0.319    14.846    maincomp/FSM_onehot_current_state_reg[22]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.580ns (18.206%)  route 2.606ns (81.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          2.006     8.495    maincomp/AR[0]
    SLICE_X11Y66         FDCE                                         f  maincomp/FSM_onehot_current_state_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.520    14.943    maincomp/clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[26]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X11Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    maincomp/FSM_onehot_current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.580ns (18.206%)  route 2.606ns (81.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          2.006     8.495    maincomp/AR[0]
    SLICE_X11Y66         FDCE                                         f  maincomp/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.520    14.943    maincomp/clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X11Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.761    maincomp/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.580ns (18.206%)  route 2.606ns (81.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          2.006     8.495    maincomp/AR[0]
    SLICE_X10Y66         FDCE                                         f  maincomp/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.520    14.943    maincomp/clk_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y66         FDCE (Recov_fdce_C_CLR)     -0.319    14.847    maincomp/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.141%)  route 2.450ns (80.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          1.850     8.340    maincomp/AR[0]
    SLICE_X11Y65         FDCE                                         f  maincomp/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.521    14.944    maincomp/clk_IBUF_BUFG
    SLICE_X11Y65         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X11Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.762    maincomp/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.580ns (19.354%)  route 2.417ns (80.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          1.817     8.306    maincomp/AR[0]
    SLICE_X9Y64          FDCE                                         f  maincomp/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.519    14.942    maincomp/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.760    maincomp/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.580ns (19.354%)  route 2.417ns (80.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          1.817     8.306    maincomp/AR[0]
    SLICE_X9Y64          FDCE                                         f  maincomp/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.519    14.942    maincomp/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.760    maincomp/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.580ns (19.354%)  route 2.417ns (80.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          1.817     8.306    maincomp/AR[0]
    SLICE_X9Y64          FDCE                                         f  maincomp/FSM_onehot_current_state_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.519    14.942    maincomp/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[27]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.760    maincomp/FSM_onehot_current_state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 button_central/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maincomp/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.580ns (19.244%)  route 2.434ns (80.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.707     5.310    button_central/clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  button_central/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  button_central/Q2_reg/Q
                         net (fo=2, routed)           0.600     6.365    button_central/Q2
    SLICE_X6Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.489 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          1.834     8.324    maincomp/AR[0]
    SLICE_X8Y67          FDCE                                         f  maincomp/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.516    14.939    maincomp/clk_IBUF_BUFG
    SLICE_X8Y67          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.361    14.801    maincomp/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/ceas_nou_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.859%)  route 0.408ns (66.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.245     2.130    div_frec/AR[0]
    SLICE_X6Y71          FDCE                                         f  div_frec/ceas_nou_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     2.027    div_frec/clk_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  div_frec/ceas_nou_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.459    div_frec/ceas_nou_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.527%)  route 0.434ns (67.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.270     2.155    div_frec/AR[0]
    SLICE_X4Y70          FDCE                                         f  div_frec/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     2.028    div_frec/clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  div_frec/counter_reg[12]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    div_frec/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.527%)  route 0.434ns (67.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.270     2.155    div_frec/AR[0]
    SLICE_X4Y70          FDCE                                         f  div_frec/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     2.028    div_frec/clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  div_frec/counter_reg[13]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    div_frec/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.527%)  route 0.434ns (67.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.270     2.155    div_frec/AR[0]
    SLICE_X4Y70          FDCE                                         f  div_frec/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     2.028    div_frec/clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  div_frec/counter_reg[14]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    div_frec/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.527%)  route 0.434ns (67.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.270     2.155    div_frec/AR[0]
    SLICE_X4Y70          FDCE                                         f  div_frec/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     2.028    div_frec/clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  div_frec/counter_reg[15]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y70          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    div_frec/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.991%)  route 0.488ns (70.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.325     2.209    div_frec/AR[0]
    SLICE_X4Y71          FDCE                                         f  div_frec/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     2.027    div_frec/clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  div_frec/counter_reg[16]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    div_frec/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.991%)  route 0.488ns (70.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.325     2.209    div_frec/AR[0]
    SLICE_X4Y71          FDCE                                         f  div_frec/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     2.027    div_frec/clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  div_frec/counter_reg[17]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    div_frec/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.991%)  route 0.488ns (70.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.325     2.209    div_frec/AR[0]
    SLICE_X4Y71          FDCE                                         f  div_frec/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     2.027    div_frec/clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  div_frec/counter_reg[18]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    div_frec/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.991%)  route 0.488ns (70.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.325     2.209    div_frec/AR[0]
    SLICE_X4Y71          FDCE                                         f  div_frec/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     2.027    div_frec/clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  div_frec/counter_reg[19]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    div_frec/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_frec/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.823%)  route 0.570ns (73.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.407     2.292    div_frec/AR[0]
    SLICE_X4Y68          FDCE                                         f  div_frec/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     2.030    div_frec/clk_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  div_frec/counter_reg[4]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X4Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    div_frec/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.854    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_secunde_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.638ns  (logic 5.100ns (43.824%)  route 6.538ns (56.176%))
  Logic Levels:           6  (FDPE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[4]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  counter_secunde_reg[4]/Q
                         net (fo=10, routed)          0.848     1.267    counter_secunde_reg[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.328     1.595 r  g0_b0__0/O
                         net (fo=1, routed)           0.571     2.166    display/cat_OBUF[6]_inst_i_4_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I0_O)        0.353     2.519 r  display/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.270     3.788    display/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.326     4.114 r  display/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.698     4.813    maincomp/cat[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I1_O)        0.124     4.937 r  maincomp/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.151     8.088    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.638 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.638    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.326ns  (logic 5.043ns (44.525%)  route 6.283ns (55.475%))
  Logic Levels:           6  (FDPE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[4]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  counter_secunde_reg[4]/Q
                         net (fo=10, routed)          0.848     1.267    counter_secunde_reg[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.328     1.595 f  g0_b0__0/O
                         net (fo=1, routed)           0.571     2.166    display/cat_OBUF[6]_inst_i_4_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I0_O)        0.353     2.519 f  display/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.270     3.788    display/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.326     4.114 f  display/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.903     5.017    maincomp/cat[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.124     5.141 r  maincomp/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.692     7.833    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.326 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.326    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 5.087ns (45.494%)  route 6.095ns (54.506%))
  Logic Levels:           6  (FDPE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[4]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  counter_secunde_reg[4]/Q
                         net (fo=10, routed)          0.848     1.267    counter_secunde_reg[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.328     1.595 r  g0_b0__0/O
                         net (fo=1, routed)           0.571     2.166    display/cat_OBUF[6]_inst_i_4_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I0_O)        0.353     2.519 r  display/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.270     3.788    display/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.326     4.114 r  display/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.910     5.025    display/counter_reg[14]_3
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.124     5.149 r  display/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.497     7.645    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.183 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.183    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.720ns  (logic 4.875ns (45.481%)  route 5.844ns (54.519%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[4]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  counter_secunde_reg[4]/Q
                         net (fo=10, routed)          1.074     1.493    counter_secunde_reg[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.327     1.820 r  g0_b3__0/O
                         net (fo=1, routed)           0.816     2.636    display/cat_OBUF[6]_inst_i_3
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.326     2.962 r  display/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     3.632    maincomp/cat_OBUF[6]_inst_i_1_1
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     3.756 r  maincomp/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.009     4.765    display/cat[1]_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  display/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.275     7.164    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.720 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.720    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.581ns  (logic 4.897ns (46.281%)  route 5.684ns (53.719%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[4]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  counter_secunde_reg[4]/Q
                         net (fo=10, routed)          1.074     1.493    counter_secunde_reg[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.327     1.820 r  g0_b3__0/O
                         net (fo=1, routed)           0.816     2.636    display/cat_OBUF[6]_inst_i_3
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.326     2.962 r  display/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.670     3.632    maincomp/cat_OBUF[6]_inst_i_1_1
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.124     3.756 r  maincomp/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.001     4.758    maincomp/counter_reg[14]
    SLICE_X0Y66          LUT6 (Prop_lut6_I3_O)        0.124     4.882 r  maincomp/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     7.004    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.581 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.581    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 5.084ns (49.264%)  route 5.235ns (50.736%))
  Logic Levels:           6  (FDPE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[4]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  counter_secunde_reg[4]/Q
                         net (fo=10, routed)          0.848     1.267    counter_secunde_reg[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.328     1.595 r  g0_b0__0/O
                         net (fo=1, routed)           0.571     2.166    display/cat_OBUF[6]_inst_i_4_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I0_O)        0.353     2.519 r  display/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.270     3.788    display/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.326     4.114 r  display/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.693     4.807    maincomp/cat[3]
    SLICE_X0Y69          LUT6 (Prop_lut6_I1_O)        0.124     4.931 r  maincomp/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.854     6.785    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.319 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.319    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.285ns  (logic 5.111ns (49.690%)  route 5.174ns (50.310%))
  Logic Levels:           6  (FDPE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[4]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  counter_secunde_reg[4]/Q
                         net (fo=10, routed)          0.848     1.267    counter_secunde_reg[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I3_O)        0.328     1.595 r  g0_b0__0/O
                         net (fo=1, routed)           0.571     2.166    display/cat_OBUF[6]_inst_i_4_0
    SLICE_X1Y70          LUT5 (Prop_lut5_I0_O)        0.353     2.519 r  display/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.270     3.788    display/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.326     4.114 r  display/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.772     4.886    maincomp/cat[3]
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.124     5.010 r  maincomp/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     6.724    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.285 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.285    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/scor_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            maincomp/scor_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.254ns  (logic 0.708ns (31.414%)  route 1.546ns (68.586%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          LDCE                         0.000     0.000 r  maincomp/scor_reg[2]/G
    SLICE_X5Y66          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  maincomp/scor_reg[2]/Q
                         net (fo=9, routed)           0.907     1.466    maincomp/scor[2]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  maincomp/scor_reg[3]_i_1/O
                         net (fo=1, routed)           0.639     2.254    maincomp/plusOp[3]
    SLICE_X5Y66          LDCE                                         r  maincomp/scor_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/scor_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            maincomp/scor_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.187ns  (logic 0.777ns (35.532%)  route 1.410ns (64.468%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          LDCE                         0.000     0.000 r  maincomp/scor_reg[0]/G
    SLICE_X2Y66          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  maincomp/scor_reg[0]/Q
                         net (fo=8, routed)           0.838     1.463    maincomp/scor[0]
    SLICE_X5Y66          LUT5 (Prop_lut5_I1_O)        0.152     1.615 r  maincomp/scor_reg[4]_i_1/O
                         net (fo=1, routed)           0.572     2.187    maincomp/plusOp[4]
    SLICE_X5Y66          LDCE                                         r  maincomp/scor_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/scor_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            maincomp/scor_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.158ns  (logic 0.683ns (31.652%)  route 1.475ns (68.348%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          LDCE                         0.000     0.000 r  maincomp/scor_reg[2]/G
    SLICE_X5Y66          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  maincomp/scor_reg[2]/Q
                         net (fo=9, routed)           0.907     1.466    maincomp/scor[2]
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.124     1.590 r  maincomp/scor_reg[2]_i_1/O
                         net (fo=1, routed)           0.568     2.158    maincomp/plusOp[2]
    SLICE_X5Y66          LDCE                                         r  maincomp/scor_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_secunde_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_secunde_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.677%)  route 0.136ns (42.323%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  counter_secunde_reg[0]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_secunde_reg[0]/Q
                         net (fo=8, routed)           0.136     0.277    counter_secunde_reg[0]
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.322 r  counter_secunde[5]_i_2/O
                         net (fo=1, routed)           0.000     0.322    minusOp[5]
    SLICE_X3Y71          FDPE                                         r  counter_secunde_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_secunde_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[2]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_secunde_reg[2]/Q
                         net (fo=12, routed)          0.157     0.298    counter_secunde_reg[2]
    SLICE_X3Y71          LUT3 (Prop_lut3_I2_O)        0.045     0.343 r  counter_secunde[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    minusOp[2]
    SLICE_X3Y71          FDPE                                         r  counter_secunde_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_secunde_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  counter_secunde_reg[0]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_secunde_reg[0]/Q
                         net (fo=8, routed)           0.180     0.321    counter_secunde_reg[0]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.042     0.363 r  counter_secunde[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    minusOp[1]
    SLICE_X1Y71          FDCE                                         r  counter_secunde_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_secunde_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[3]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_secunde_reg[3]/Q
                         net (fo=11, routed)          0.180     0.321    counter_secunde_reg[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.042     0.363 r  counter_secunde[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    minusOp[4]
    SLICE_X3Y71          FDPE                                         r  counter_secunde_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_secunde_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  counter_secunde_reg[0]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_secunde_reg[0]/Q
                         net (fo=8, routed)           0.180     0.321    counter_secunde_reg[0]
    SLICE_X1Y71          LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  counter_secunde[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    minusOp[0]
    SLICE_X1Y71          FDCE                                         r  counter_secunde_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_secunde_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDPE                         0.000     0.000 r  counter_secunde_reg[3]/C
    SLICE_X3Y71          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_secunde_reg[3]/Q
                         net (fo=11, routed)          0.180     0.321    counter_secunde_reg[3]
    SLICE_X3Y71          LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  counter_secunde[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    minusOp[3]
    SLICE_X3Y71          FDPE                                         r  counter_secunde_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/scor_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            maincomp/scor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.223ns (54.341%)  route 0.187ns (45.659%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          LDCE                         0.000     0.000 r  maincomp/scor_reg[0]/G
    SLICE_X2Y66          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  maincomp/scor_reg[0]/Q
                         net (fo=8, routed)           0.187     0.365    maincomp/scor[0]
    SLICE_X2Y66          LUT1 (Prop_lut1_I0_O)        0.045     0.410 r  maincomp/scor_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.410    maincomp/plusOp[0]
    SLICE_X2Y66          LDCE                                         r  maincomp/scor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_secunde_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.017%)  route 0.267ns (58.983%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  counter_secunde_reg[0]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_secunde_reg[0]/Q
                         net (fo=8, routed)           0.139     0.280    counter_secunde_reg[0]
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  counter_secunde[5]_i_1/O
                         net (fo=6, routed)           0.128     0.453    sel
    SLICE_X3Y71          FDPE                                         r  counter_secunde_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_secunde_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.017%)  route 0.267ns (58.983%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  counter_secunde_reg[0]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_secunde_reg[0]/Q
                         net (fo=8, routed)           0.139     0.280    counter_secunde_reg[0]
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  counter_secunde[5]_i_1/O
                         net (fo=6, routed)           0.128     0.453    sel
    SLICE_X3Y71          FDPE                                         r  counter_secunde_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_secunde_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_secunde_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.017%)  route 0.267ns (58.983%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  counter_secunde_reg[0]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_secunde_reg[0]/Q
                         net (fo=8, routed)           0.139     0.280    counter_secunde_reg[0]
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  counter_secunde[5]_i_1/O
                         net (fo=6, routed)           0.128     0.453    sel
    SLICE_X3Y71          FDPE                                         r  counter_secunde_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 4.564ns (38.570%)  route 7.270ns (61.430%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.639     5.242    maincomp/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.760 r  maincomp/FSM_onehot_current_state_reg[20]/Q
                         net (fo=6, routed)           1.379     7.138    maincomp/FSM_onehot_current_state_reg_n_0_[20]
    SLICE_X6Y67          LUT4 (Prop_lut4_I3_O)        0.124     7.262 f  maincomp/led_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.811     8.073    maincomp/led_OBUF[15]_inst_i_9_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124     8.197 f  maincomp/cat_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.087     9.285    display/cat_OBUF[5]_inst_i_1
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     9.409 r  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.842    10.250    maincomp/cat[3]_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  maincomp/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.151    13.525    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.076 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.076    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.509ns  (logic 4.805ns (41.755%)  route 6.703ns (58.245%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.641     5.244    maincomp/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  maincomp/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.203     6.965    maincomp/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.089 f  maincomp/led_OBUF[15]_inst_i_6/O
                         net (fo=2, routed)           0.668     7.757    maincomp/led_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.153     7.910 f  maincomp/led_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.360     9.269    maincomp/led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.331     9.600 r  maincomp/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.197    10.797    display/cat[1]
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.124    10.921 r  display/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.275    13.197    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.752 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.752    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.480ns  (logic 4.743ns (41.316%)  route 6.737ns (58.684%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.641     5.244    maincomp/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.518     5.762 f  maincomp/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.203     6.965    maincomp/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.089 r  maincomp/led_OBUF[15]_inst_i_6/O
                         net (fo=2, routed)           0.668     7.757    maincomp/led_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.153     7.910 r  maincomp/led_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.355     9.264    maincomp/led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.331     9.595 f  maincomp/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.819    10.415    maincomp/counter_reg[14]_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.124    10.539 r  maincomp/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.692    13.231    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.724 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.724    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 4.827ns (42.457%)  route 6.542ns (57.543%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.641     5.244    maincomp/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  maincomp/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.203     6.965    maincomp/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.089 f  maincomp/led_OBUF[15]_inst_i_6/O
                         net (fo=2, routed)           0.668     7.757    maincomp/led_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.153     7.910 f  maincomp/led_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.360     9.269    maincomp/led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.331     9.600 r  maincomp/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.189    10.790    maincomp/counter_reg[14]_1
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124    10.914 r  maincomp/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122    13.036    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.613 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.613    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.340ns  (logic 4.787ns (42.216%)  route 6.553ns (57.784%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.641     5.244    maincomp/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  maincomp/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.203     6.965    maincomp/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.089 f  maincomp/led_OBUF[15]_inst_i_6/O
                         net (fo=2, routed)           0.668     7.757    maincomp/led_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.153     7.910 f  maincomp/led_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.355     9.264    maincomp/led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.331     9.595 r  maincomp/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.830    10.426    display/cat[1]_1
    SLICE_X0Y69          LUT6 (Prop_lut6_I3_O)        0.124    10.550 r  display/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.497    13.046    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.584 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.584    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 4.611ns (41.275%)  route 6.560ns (58.725%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.638     5.241    maincomp/clk_IBUF_BUFG
    SLICE_X11Y67         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  maincomp/FSM_onehot_current_state_reg[25]/Q
                         net (fo=6, routed)           1.415     7.112    maincomp/FSM_onehot_current_state_reg_n_0_[25]
    SLICE_X6Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.236 r  maincomp/led_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.691     7.927    maincomp/led_OBUF[15]_inst_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.150     8.077 r  maincomp/led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          1.181     9.257    maincomp/led_OBUF[15]_inst_i_4_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I2_O)        0.328     9.585 r  maincomp/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.273    12.859    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    16.411 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.411    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.885ns  (logic 4.811ns (44.195%)  route 6.075ns (55.805%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.641     5.244    maincomp/clk_IBUF_BUFG
    SLICE_X8Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  maincomp/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.203     6.965    maincomp/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.089 f  maincomp/led_OBUF[15]_inst_i_6/O
                         net (fo=2, routed)           0.668     7.757    maincomp/led_OBUF[15]_inst_i_6_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.153     7.910 f  maincomp/led_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.355     9.264    maincomp/led_OBUF[15]_inst_i_2_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.331     9.595 r  maincomp/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.134    10.730    maincomp/counter_reg[14]_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.124    10.854 r  maincomp/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714    12.568    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.129 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.129    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.481ns  (logic 4.160ns (39.685%)  route 6.322ns (60.315%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.711     5.314    display/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  display/counter_reg[15]/Q
                         net (fo=14, routed)          1.128     6.960    display/selection[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.084 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.193    12.278    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.795 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.795    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.521ns  (logic 4.548ns (43.222%)  route 5.974ns (56.778%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.639     5.242    maincomp/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.760 f  maincomp/FSM_onehot_current_state_reg[20]/Q
                         net (fo=6, routed)           1.379     7.138    maincomp/FSM_onehot_current_state_reg_n_0_[20]
    SLICE_X6Y67          LUT4 (Prop_lut4_I3_O)        0.124     7.262 r  maincomp/led_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.811     8.073    maincomp/led_OBUF[15]_inst_i_9_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124     8.197 r  maincomp/cat_OBUF[6]_inst_i_10/O
                         net (fo=6, routed)           1.087     9.285    display/cat_OBUF[5]_inst_i_1
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     9.409 f  display/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.843    10.252    maincomp/cat[3]_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.124    10.376 r  maincomp/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.854    12.230    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.763 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.763    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 4.578ns (43.707%)  route 5.897ns (56.293%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.638     5.241    maincomp/clk_IBUF_BUFG
    SLICE_X11Y67         FDCE                                         r  maincomp/FSM_onehot_current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDCE (Prop_fdce_C_Q)         0.456     5.697 f  maincomp/FSM_onehot_current_state_reg[25]/Q
                         net (fo=6, routed)           1.415     7.112    maincomp/FSM_onehot_current_state_reg_n_0_[25]
    SLICE_X6Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.236 r  maincomp/led_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.691     7.927    maincomp/led_OBUF[15]_inst_i_8_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.150     8.077 r  maincomp/led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.971     9.048    maincomp/led_OBUF[15]_inst_i_4_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.328     9.376 r  maincomp/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.820    12.195    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.716 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.716    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_secunde_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.934%)  route 0.467ns (69.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.304     2.188    rst
    SLICE_X1Y71          FDCE                                         f  counter_secunde_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_secunde_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.934%)  route 0.467ns (69.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.304     2.188    rst
    SLICE_X1Y71          FDCE                                         f  counter_secunde_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_secunde_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.766%)  route 0.470ns (69.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.307     2.192    rst
    SLICE_X3Y71          FDPE                                         f  counter_secunde_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_secunde_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.766%)  route 0.470ns (69.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.307     2.192    rst
    SLICE_X3Y71          FDPE                                         f  counter_secunde_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_secunde_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.766%)  route 0.470ns (69.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.307     2.192    rst
    SLICE_X3Y71          FDPE                                         f  counter_secunde_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_central/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_secunde_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.766%)  route 0.470ns (69.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.512    button_central/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  button_central/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  button_central/Q3_reg/Q
                         net (fo=1, routed)           0.163     1.839    button_central/Q3
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.884 f  button_central/FSM_onehot_current_state[31]_i_2/O
                         net (fo=71, routed)          0.307     2.192    rst
    SLICE_X3Y71          FDPE                                         f  counter_secunde_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.524ns (73.124%)  route 0.560ns (26.876%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  display/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/counter_reg[14]/Q
                         net (fo=19, routed)          0.212     1.890    display/counter_reg[14]_0[0]
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.046     1.936 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.284    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.598 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.598    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.464ns (70.311%)  route 0.618ns (29.689%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.599     1.518    maincomp/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  maincomp/FSM_onehot_current_state_reg[15]/Q
                         net (fo=7, routed)           0.202     1.885    maincomp/FSM_onehot_current_state_reg_n_0_[15]
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.045     1.930 r  maincomp/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.345    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.600 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.600    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.441ns (69.050%)  route 0.646ns (30.950%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.599     1.518    maincomp/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  maincomp/FSM_onehot_current_state_reg[13]/Q
                         net (fo=7, routed)           0.259     1.941    maincomp/FSM_onehot_current_state_reg_n_0_[13]
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.986 r  maincomp/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.373    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.605 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.605    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maincomp/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.479ns (68.639%)  route 0.676ns (31.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.597     1.516    maincomp/clk_IBUF_BUFG
    SLICE_X7Y67          FDCE                                         r  maincomp/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.128     1.644 r  maincomp/FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           0.269     1.913    maincomp/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X6Y67          LUT6 (Prop_lut6_I4_O)        0.099     2.012 r  maincomp/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.419    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.672 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.672    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 1.467ns (25.224%)  route 4.348ns (74.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           4.348     5.814    maincomp/stocare_sw_reg[15]_0[12]
    SLICE_X10Y68         FDRE                                         r  maincomp/stocare_sw_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.517     4.940    maincomp/clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  maincomp/stocare_sw_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 0.967ns (20.415%)  route 3.770ns (79.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.770     4.737    maincomp/stocare_sw_reg[15]_0[9]
    SLICE_X10Y65         FDRE                                         r  maincomp/stocare_sw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.521     4.944    maincomp/clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  maincomp/stocare_sw_reg[9]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 0.982ns (21.961%)  route 3.490ns (78.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           3.490     4.472    maincomp/stocare_sw_reg[15]_0[8]
    SLICE_X10Y65         FDRE                                         r  maincomp/stocare_sw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.521     4.944    maincomp/clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  maincomp/stocare_sw_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 1.480ns (40.339%)  route 2.188ns (59.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.188     3.668    maincomp/stocare_sw_reg[15]_0[1]
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.592     5.015    maincomp/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 1.478ns (40.640%)  route 2.158ns (59.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.158     3.636    maincomp/stocare_sw_reg[15]_0[0]
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.592     5.015    maincomp/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            button_up/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.486ns (44.475%)  route 1.855ns (55.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.855     3.341    button_up/btn_IBUF[0]
    SLICE_X5Y73          FDRE                                         r  button_up/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.588     5.011    button_up/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  button_up/Q1_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.276ns  (logic 1.497ns (45.710%)  route 1.778ns (54.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.778     3.276    maincomp/stocare_sw_reg[15]_0[5]
    SLICE_X8Y68          FDRE                                         r  maincomp/stocare_sw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.514     4.937    maincomp/clk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  maincomp/stocare_sw_reg[5]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.193ns  (logic 1.508ns (47.232%)  route 1.685ns (52.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.685     3.193    maincomp/stocare_sw_reg[15]_0[7]
    SLICE_X5Y71          FDRE                                         r  maincomp/stocare_sw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.591     5.014    maincomp/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  maincomp/stocare_sw_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.485ns (49.273%)  route 1.529ns (50.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.529     3.014    maincomp/stocare_sw_reg[15]_0[2]
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.592     5.015    maincomp/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            button_central/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 1.477ns (50.160%)  route 1.467ns (49.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.467     2.944    button_central/btn_IBUF[0]
    SLICE_X5Y73          FDRE                                         r  button_central/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.588     5.011    button_central/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  button_central/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.245ns (40.967%)  route 0.353ns (59.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.353     0.598    maincomp/stocare_sw_reg[15]_0[3]
    SLICE_X5Y71          FDRE                                         r  maincomp/stocare_sw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     2.027    maincomp/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  maincomp/stocare_sw_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.262ns (41.864%)  route 0.364ns (58.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.364     0.625    maincomp/stocare_sw_reg[15]_0[6]
    SLICE_X7Y65          FDRE                                         r  maincomp/stocare_sw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.868     2.033    maincomp/clk_IBUF_BUFG
    SLICE_X7Y65          FDRE                                         r  maincomp/stocare_sw_reg[6]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.250ns (39.586%)  route 0.381ns (60.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.381     0.631    maincomp/stocare_sw_reg[15]_0[10]
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     2.028    maincomp/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  maincomp/stocare_sw_reg[10]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.291ns (40.859%)  route 0.421ns (59.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.421     0.712    maincomp/stocare_sw_reg[15]_0[13]
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.869     2.034    maincomp/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.277ns (37.387%)  route 0.465ns (62.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.465     0.742    maincomp/stocare_sw_reg[15]_0[14]
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.869     2.034    maincomp/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[14]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.270ns (35.381%)  route 0.493ns (64.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.493     0.762    maincomp/stocare_sw_reg[15]_0[11]
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.869     2.034    maincomp/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[11]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.292ns (37.942%)  route 0.477ns (62.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.477     0.768    maincomp/stocare_sw_reg[15]_0[15]
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.869     2.034    maincomp/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  maincomp/stocare_sw_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            button_central/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.244ns (29.716%)  route 0.578ns (70.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.578     0.823    button_central/btn_IBUF[0]
    SLICE_X5Y73          FDRE                                         r  button_central/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.024    button_central/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  button_central/Q1_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            maincomp/stocare_sw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.260ns (30.098%)  route 0.604ns (69.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.604     0.865    maincomp/stocare_sw_reg[15]_0[4]
    SLICE_X8Y68          FDRE                                         r  maincomp/stocare_sw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.837     2.002    maincomp/clk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  maincomp/stocare_sw_reg[4]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            button_down/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.248ns (27.944%)  route 0.639ns (72.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           0.639     0.887    button_down/btn_IBUF[0]
    SLICE_X9Y71          FDRE                                         r  button_down/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.834     1.999    button_down/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  button_down/Q1_reg/C





