{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_ilas_mem.v@99:113@HdlStmProcess", "  end\nend\nend\nendgenerate\n\nalways @(posedge core_clk) begin\n  if (core_ilas_config_valid == 1'b1) begin\n    mem[core_ilas_config_addr] <= core_ilas_config_data;\n  end\nend\n\n/*\n * Shift register with variable tap for accessing the stored data.\n *\n * This has slightly better utilization on Xilinx based platforms than the dual\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[104, "always @(posedge core_clk) begin\n"], [105, "  if (core_ilas_config_valid == 1'b1) begin\n"], [106, "    mem[core_ilas_config_addr] <= core_ilas_config_data;\n"], [108, "end\n"]], "Add": []}}