{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 09:35:42 2018 " "Info: Processing started: Thu May 24 09:35:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1BIT-logica1 " "Info: Found design unit 1: ULA1BIT-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA1BIT " "Info: Found entity 1: ULA1BIT" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 14 1 " "Info: Found 14 design units, including 1 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compon-not_1 " "Info: Found design unit 1: compon-not_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 compon-and_1 " "Info: Found design unit 2: compon-and_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 compon-nand_1 " "Info: Found design unit 3: compon-nand_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 compon-or_1 " "Info: Found design unit 4: compon-or_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 compon-nor_1 " "Info: Found design unit 5: compon-nor_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 compon-xor_1 " "Info: Found design unit 6: compon-xor_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compon-xnor_1 " "Info: Found design unit 7: compon-xnor_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 compon-som " "Info: Found design unit 8: compon-som" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 compon-subt " "Info: Found design unit 9: compon-subt" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 108 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 compon-decod " "Info: Found design unit 10: compon-decod" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 126 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 logica " "Info: Found design unit 11: logica" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 130 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 aritimetica " "Info: Found design unit 12: aritimetica" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 183 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 decodificador " "Info: Found design unit 13: decodificador" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 201 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compon " "Info: Found entity 1: compon" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA1BIT " "Info: Elaborating entity \"ULA1BIT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s ULA1BIT.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at ULA1BIT.vhd(7): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "s GND " "Warning (13410): Pin \"s\" is stuck at GND" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ope\[0\] " "Warning (15610): No output dependent on input pin \"ope\[0\]\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ope\[1\] " "Warning (15610): No output dependent on input pin \"ope\[1\]\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ope\[2\] " "Warning (15610): No output dependent on input pin \"ope\[2\]\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ope\[3\] " "Warning (15610): No output dependent on input pin \"ope\[3\]\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ea " "Warning (15610): No output dependent on input pin \"ea\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eb " "Warning (15610): No output dependent on input pin \"eb\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "Warning (15610): No output dependent on input pin \"cin\"" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "1 " "Info: Implemented 1 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 09:35:45 2018 " "Info: Processing ended: Thu May 24 09:35:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
