design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/openlane/designs/vahid6i,vahid6i,RUN_2023.04.16_13.57.13,flow completed,0h1m28s0ms,0h1m5s0ms,76226.18533493955,0.038011872,30490.474133975826,41.82,600.75,1159,0,0,0,0,0,0,0,0,0,-1,-1,37720,8831,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,28944212.0,0.0,33.13,31.43,2.19,1.51,0.0,951,2610,347,1998,0,0,0,911,16,20,13,45,96,42,15,300,237,232,12,130,435,0,565,31555.264,-1,-1,-1,-1,-1,-1,-1,-1,-1,1.4699999999999998,15.0,66.66666666666667,15,3,1,40,153.18,153.6,0.3,0.5,sky130_fd_sc_hd,6,DELAY 0
