# VERILOG
Some basic circuits and testbenches that I made using Verilog and SystemVerilog 
