// Seed: 3908085503
module module_0 (
    input tri0 id_0
);
  assign id_2 = 1'd0;
  assign id_2 = 1;
  tri  id_3;
  wire id_4;
  assign id_3 = id_3 == 1'b0;
  tri1 id_5 = 1'h0 == 1 & id_2;
  import id_6::*;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5
    , id_8,
    input tri id_6
);
  supply1 id_9 = (1), id_10;
  module_0(
      id_6
  );
  wire id_11;
endmodule
