FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_QSPINLOCK_PARAVIRT_H
#define __ASM_QSPINLOCK_PARAVIRT_H

/*
 * For x86-64, PV_CALLEE_SAVE_REGS_THUNK() saves and restores 8 64-bit
 * registers. For i386, however, only 1 32-bit register needs to be saved
 * and restored. So an optimized version of __pv_queued_spin_unlock() is
 * hand-coded for 64-bit, but it isn't worthwhile to do it for 32-bit.
/* bench 11457.0.0 73a7dfe9a567 */
/* bench 11457.0.1 301933b35ea8 */
/* bench 11457.0.2 312c098f4eb6 */
/* bench 11457.0.3 25705ff52a21 */
/* bench 11457.0.4 8987b438a0b0 */
/* bench 11457.0.5 2f59b9f8239f */
/* bench 11457.0.6 e3a81ae92392 */
/* bench 11457.0.7 4fb2dc02a235 */
#ifdef CONFIG_64BIT

PV_CALLEE_SAVE_REGS_THUNK(__pv_queued_spin_unlock_slowpath);
#define __pv_queued_spin_unlock	__pv_queued_spin_unlock
#define PV_UNLOCK		"__raw_callee_save___pv_queued_spin_unlock"
#define PV_UNLOCK_SLOWPATH	"__raw_callee_save___pv_queued_spin_unlock_slowpath"

/*
 * Optimized assembly version of __raw_callee_save___pv_queued_spin_unlock
 * which combines the registers saving trunk and the body of the following
/* bench 16014.2.0 f3c1eba53fbe */
/* bench 16014.2.1 e4d1aef17c70 */
/* bench 16014.2.2 00b0a64d3a83 */
/* bench 16014.2.3 7d4370311878 */
/* bench 16014.2.4 0e533e81663b */
/* bench 16014.2.5 88f401dddfdc */
/* bench 16014.2.6 4a5f4e089005 */
/* bench 16014.2.7 9e0eaea25321 */
/* bench 16014.2.8 90f9759364ca */
/* bench 16014.2.9 a18a4f18eeb8 */
/* bench 16014.2.10 30f3f5d82096 */
 * C code:
 *
 * void __pv_queued_spin_unlock(struct qspinlock *lock)
 * {
 *	u8 lockval = cmpxchg(&lock->locked, _Q_LOCKED_VAL, 0);
 *
 *	if (likely(lockval == _Q_LOCKED_VAL))
 *		return;
 *	pv_queued_spin_unlock_slowpath(lock, lockval);
 * }
/* bench 21791.0.0 394544195bdf */
/* bench 21791.0.1 8d425c7a56d4 */
/* bench 21791.0.2 ac9d01fc00fe */
/* bench 21791.0.3 2b5983155f67 */
/* bench 21791.0.4 32ae7fe407bb */
/* bench 21791.0.5 4552750c8b49 */
/* bench 21791.0.6 bee74756c7a9 */
 *
 * For x86-64,
 *   rdi = lock              (first argument)
 *   rsi = lockval           (second argument)
 *   rdx = internal variable (set to 0)
 */
asm    (".pushsection .text;"
	".globl " PV_UNLOCK ";"
	".type " PV_UNLOCK ", @function;"
	".align 4,0x90;"
	PV_UNLOCK ": "
	FRAME_BEGIN
	"push  %rdx;"
	"mov   $0x1,%eax;"
	"xor   %edx,%edx;"
	LOCK_PREFIX "cmpxchg %dl,(%rdi);"
	"cmp   $0x1,%al;"
	"jne   .slowpath;"
	"pop   %rdx;"
	FRAME_END
	"ret;"
	".slowpath: "
	"push   %rsi;"
	"movzbl %al,%esi;"
	"call " PV_UNLOCK_SLOWPATH ";"
	"pop    %rsi;"
	"pop    %rdx;"
	FRAME_END
	"ret;"
	".size " PV_UNLOCK ", .-" PV_UNLOCK ";"
	".popsection");

#else /* CONFIG_64BIT */

extern void __pv_queued_spin_unlock(struct qspinlock *lock);
PV_CALLEE_SAVE_REGS_THUNK(__pv_queued_spin_unlock);

#endif /* CONFIG_64BIT */
#endif
