// Seed: 1575002698
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8,
    output id_9,
    input id_10,
    input logic id_11,
    input logic id_12
);
  logic id_13;
  assign id_2 = id_3;
  assign id_8 = 1;
  assign id_0 = id_12 != |1;
  type_22(
      1, 1, id_8
  );
  type_0 id_14 (
      id_6,
      id_11
  );
endmodule
