
STM32F446RE_FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c764  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000698  0800c938  0800c938  0001c938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfd0  0800cfd0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cfd0  0800cfd0  0001cfd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cfd8  0800cfd8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800cfd8  0800cfd8  0001cfd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800cfe0  0800cfe0  0001cfe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800cfe8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002fa8  200001e0  0800d1c8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003188  0800d1c8  00023188  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004cbc8  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008c59  00000000  00000000  0006cdd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002278  00000000  00000000  00075a38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ff0  00000000  00000000  00077cb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000308ec  00000000  00000000  00079ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001dde9  00000000  00000000  000aa58c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001045f5  00000000  00000000  000c8375  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001cc96a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b750  00000000  00000000  001cc9e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c91c 	.word	0x0800c91c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800c91c 	.word	0x0800c91c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_Init+0x40>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <HAL_Init+0x40>)
 8000f92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <HAL_Init+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <HAL_Init+0x40>)
 8000f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa4:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <HAL_Init+0x40>)
 8000faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f000 fd27 	bl	8001a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fb6:	2004      	movs	r0, #4
 8000fb8:	f000 f808 	bl	8000fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fbc:	f006 fc88 	bl	80078d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40023c00 	.word	0x40023c00

08000fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd4:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_InitTick+0x54>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_InitTick+0x58>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 fd3f 	bl	8001a6e <HAL_SYSTICK_Config>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e00e      	b.n	8001018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b0f      	cmp	r3, #15
 8000ffe:	d80a      	bhi.n	8001016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001000:	2200      	movs	r2, #0
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001008:	f000 fd07 	bl	8001a1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <HAL_InitTick+0x5c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000008 	.word	0x20000008
 8001024:	20000004 	.word	0x20000004
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001030:	4b06      	ldr	r3, [pc, #24]	; (800104c <HAL_IncTick+0x20>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_IncTick+0x24>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4413      	add	r3, r2
 800103c:	4a04      	ldr	r2, [pc, #16]	; (8001050 <HAL_IncTick+0x24>)
 800103e:	6013      	str	r3, [r2, #0]
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	20000004 	.word	0x20000004
 8001050:	20003180 	.word	0x20003180

08001054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return uwTick;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HAL_GetTick+0x14>)
 800105a:	681b      	ldr	r3, [r3, #0]
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20003180 	.word	0x20003180

0800106c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001074:	f7ff ffee 	bl	8001054 <HAL_GetTick>
 8001078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001084:	d005      	beq.n	8001092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001086:	4b09      	ldr	r3, [pc, #36]	; (80010ac <HAL_Delay+0x40>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001092:	bf00      	nop
 8001094:	f7ff ffde 	bl	8001054 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d8f7      	bhi.n	8001094 <HAL_Delay+0x28>
  {
  }
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000004 	.word	0x20000004

080010b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d101      	bne.n	80010c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e033      	b.n	800112e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d109      	bne.n	80010e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f006 fb2e 	bl	8007730 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d118      	bne.n	8001120 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010f6:	f023 0302 	bic.w	r3, r3, #2
 80010fa:	f043 0202 	orr.w	r2, r3, #2
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f000 faa8 	bl	8001658 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001112:	f023 0303 	bic.w	r3, r3, #3
 8001116:	f043 0201 	orr.w	r2, r3, #1
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	641a      	str	r2, [r3, #64]	; 0x40
 800111e:	e001      	b.n	8001124 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001120:	2301      	movs	r3, #1
 8001122:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800112c:	7bfb      	ldrb	r3, [r7, #15]
}
 800112e:	4618      	mov	r0, r3
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b02      	cmp	r3, #2
 8001152:	bf0c      	ite	eq
 8001154:	2301      	moveq	r3, #1
 8001156:	2300      	movne	r3, #0
 8001158:	b2db      	uxtb	r3, r3
 800115a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f003 0320 	and.w	r3, r3, #32
 8001166:	2b20      	cmp	r3, #32
 8001168:	bf0c      	ite	eq
 800116a:	2301      	moveq	r3, #1
 800116c:	2300      	movne	r3, #0
 800116e:	b2db      	uxtb	r3, r3
 8001170:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d049      	beq.n	800120c <HAL_ADC_IRQHandler+0xd6>
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d046      	beq.n	800120c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d12b      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d127      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d006      	beq.n	80011c8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d119      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f022 0220 	bic.w	r2, r2, #32
 80011d6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d105      	bne.n	80011fc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	f043 0201 	orr.w	r2, r3, #1
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f000 f8db 	bl	80013b8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f06f 0212 	mvn.w	r2, #18
 800120a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	2b04      	cmp	r3, #4
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
 8001220:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800122c:	2b80      	cmp	r3, #128	; 0x80
 800122e:	bf0c      	ite	eq
 8001230:	2301      	moveq	r3, #1
 8001232:	2300      	movne	r3, #0
 8001234:	b2db      	uxtb	r3, r3
 8001236:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d057      	beq.n	80012ee <HAL_ADC_IRQHandler+0x1b8>
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d054      	beq.n	80012ee <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001248:	f003 0310 	and.w	r3, r3, #16
 800124c:	2b00      	cmp	r3, #0
 800124e:	d105      	bne.n	800125c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001254:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d139      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001270:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001274:	2b00      	cmp	r3, #0
 8001276:	d006      	beq.n	8001286 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001282:	2b00      	cmp	r3, #0
 8001284:	d12b      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001290:	2b00      	cmp	r3, #0
 8001292:	d124      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d11d      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d119      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012b8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d105      	bne.n	80012de <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	f043 0201 	orr.w	r2, r3, #1
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f000 fab6 	bl	8001850 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f06f 020c 	mvn.w	r2, #12
 80012ec:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	bf0c      	ite	eq
 80012fc:	2301      	moveq	r3, #1
 80012fe:	2300      	movne	r3, #0
 8001300:	b2db      	uxtb	r3, r3
 8001302:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800130e:	2b40      	cmp	r3, #64	; 0x40
 8001310:	bf0c      	ite	eq
 8001312:	2301      	moveq	r3, #1
 8001314:	2300      	movne	r3, #0
 8001316:	b2db      	uxtb	r3, r3
 8001318:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d017      	beq.n	8001350 <HAL_ADC_IRQHandler+0x21a>
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d014      	beq.n	8001350 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b01      	cmp	r3, #1
 8001332:	d10d      	bne.n	8001350 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001338:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 f843 	bl	80013cc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f06f 0201 	mvn.w	r2, #1
 800134e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0320 	and.w	r3, r3, #32
 800135a:	2b20      	cmp	r3, #32
 800135c:	bf0c      	ite	eq
 800135e:	2301      	moveq	r3, #1
 8001360:	2300      	movne	r3, #0
 8001362:	b2db      	uxtb	r3, r3
 8001364:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001370:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001374:	bf0c      	ite	eq
 8001376:	2301      	moveq	r3, #1
 8001378:	2300      	movne	r3, #0
 800137a:	b2db      	uxtb	r3, r3
 800137c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d015      	beq.n	80013b0 <HAL_ADC_IRQHandler+0x27a>
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d012      	beq.n	80013b0 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138e:	f043 0202 	orr.w	r2, r3, #2
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f06f 0220 	mvn.w	r2, #32
 800139e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 f81d 	bl	80013e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f06f 0220 	mvn.w	r2, #32
 80013ae:	601a      	str	r2, [r3, #0]
  }
}
 80013b0:	bf00      	nop
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80013fe:	2300      	movs	r3, #0
 8001400:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001408:	2b01      	cmp	r3, #1
 800140a:	d101      	bne.n	8001410 <HAL_ADC_ConfigChannel+0x1c>
 800140c:	2302      	movs	r3, #2
 800140e:	e113      	b.n	8001638 <HAL_ADC_ConfigChannel+0x244>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b09      	cmp	r3, #9
 800141e:	d925      	bls.n	800146c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68d9      	ldr	r1, [r3, #12]
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	b29b      	uxth	r3, r3
 800142c:	461a      	mov	r2, r3
 800142e:	4613      	mov	r3, r2
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	4413      	add	r3, r2
 8001434:	3b1e      	subs	r3, #30
 8001436:	2207      	movs	r2, #7
 8001438:	fa02 f303 	lsl.w	r3, r2, r3
 800143c:	43da      	mvns	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	400a      	ands	r2, r1
 8001444:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68d9      	ldr	r1, [r3, #12]
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	b29b      	uxth	r3, r3
 8001456:	4618      	mov	r0, r3
 8001458:	4603      	mov	r3, r0
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4403      	add	r3, r0
 800145e:	3b1e      	subs	r3, #30
 8001460:	409a      	lsls	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	430a      	orrs	r2, r1
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	e022      	b.n	80014b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6919      	ldr	r1, [r3, #16]
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	b29b      	uxth	r3, r3
 8001478:	461a      	mov	r2, r3
 800147a:	4613      	mov	r3, r2
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	4413      	add	r3, r2
 8001480:	2207      	movs	r2, #7
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	43da      	mvns	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	400a      	ands	r2, r1
 800148e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6919      	ldr	r1, [r3, #16]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	689a      	ldr	r2, [r3, #8]
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	4618      	mov	r0, r3
 80014a2:	4603      	mov	r3, r0
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	4403      	add	r3, r0
 80014a8:	409a      	lsls	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	430a      	orrs	r2, r1
 80014b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	2b06      	cmp	r3, #6
 80014b8:	d824      	bhi.n	8001504 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	3b05      	subs	r3, #5
 80014cc:	221f      	movs	r2, #31
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43da      	mvns	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	400a      	ands	r2, r1
 80014da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	4618      	mov	r0, r3
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	3b05      	subs	r3, #5
 80014f6:	fa00 f203 	lsl.w	r2, r0, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	635a      	str	r2, [r3, #52]	; 0x34
 8001502:	e04c      	b.n	800159e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b0c      	cmp	r3, #12
 800150a:	d824      	bhi.n	8001556 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685a      	ldr	r2, [r3, #4]
 8001516:	4613      	mov	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	3b23      	subs	r3, #35	; 0x23
 800151e:	221f      	movs	r2, #31
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	43da      	mvns	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	400a      	ands	r2, r1
 800152c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	b29b      	uxth	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685a      	ldr	r2, [r3, #4]
 8001540:	4613      	mov	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	4413      	add	r3, r2
 8001546:	3b23      	subs	r3, #35	; 0x23
 8001548:	fa00 f203 	lsl.w	r2, r0, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	430a      	orrs	r2, r1
 8001552:	631a      	str	r2, [r3, #48]	; 0x30
 8001554:	e023      	b.n	800159e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	4613      	mov	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	3b41      	subs	r3, #65	; 0x41
 8001568:	221f      	movs	r2, #31
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43da      	mvns	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	400a      	ands	r2, r1
 8001576:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	b29b      	uxth	r3, r3
 8001584:	4618      	mov	r0, r3
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	3b41      	subs	r3, #65	; 0x41
 8001592:	fa00 f203 	lsl.w	r2, r0, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	430a      	orrs	r2, r1
 800159c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800159e:	4b29      	ldr	r3, [pc, #164]	; (8001644 <HAL_ADC_ConfigChannel+0x250>)
 80015a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a28      	ldr	r2, [pc, #160]	; (8001648 <HAL_ADC_ConfigChannel+0x254>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d10f      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x1d8>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b12      	cmp	r3, #18
 80015b2:	d10b      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a1d      	ldr	r2, [pc, #116]	; (8001648 <HAL_ADC_ConfigChannel+0x254>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d12b      	bne.n	800162e <HAL_ADC_ConfigChannel+0x23a>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a1c      	ldr	r2, [pc, #112]	; (800164c <HAL_ADC_ConfigChannel+0x258>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d003      	beq.n	80015e8 <HAL_ADC_ConfigChannel+0x1f4>
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b11      	cmp	r3, #17
 80015e6:	d122      	bne.n	800162e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a11      	ldr	r2, [pc, #68]	; (800164c <HAL_ADC_ConfigChannel+0x258>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d111      	bne.n	800162e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <HAL_ADC_ConfigChannel+0x25c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a11      	ldr	r2, [pc, #68]	; (8001654 <HAL_ADC_ConfigChannel+0x260>)
 8001610:	fba2 2303 	umull	r2, r3, r2, r3
 8001614:	0c9a      	lsrs	r2, r3, #18
 8001616:	4613      	mov	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001620:	e002      	b.n	8001628 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	3b01      	subs	r3, #1
 8001626:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f9      	bne.n	8001622 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	40012300 	.word	0x40012300
 8001648:	40012000 	.word	0x40012000
 800164c:	10000012 	.word	0x10000012
 8001650:	20000008 	.word	0x20000008
 8001654:	431bde83 	.word	0x431bde83

08001658 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001660:	4b79      	ldr	r3, [pc, #484]	; (8001848 <ADC_Init+0x1f0>)
 8001662:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	685a      	ldr	r2, [r3, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	431a      	orrs	r2, r3
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800168c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	6859      	ldr	r1, [r3, #4]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	021a      	lsls	r2, r3, #8
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80016b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	6859      	ldr	r1, [r3, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689a      	ldr	r2, [r3, #8]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	430a      	orrs	r2, r1
 80016c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	6899      	ldr	r1, [r3, #8]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68da      	ldr	r2, [r3, #12]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	430a      	orrs	r2, r1
 80016e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ea:	4a58      	ldr	r2, [pc, #352]	; (800184c <ADC_Init+0x1f4>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d022      	beq.n	8001736 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	689a      	ldr	r2, [r3, #8]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6899      	ldr	r1, [r3, #8]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	430a      	orrs	r2, r1
 8001710:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	689a      	ldr	r2, [r3, #8]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001720:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	6899      	ldr	r1, [r3, #8]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	430a      	orrs	r2, r1
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	e00f      	b.n	8001756 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001744:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001754:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f022 0202 	bic.w	r2, r2, #2
 8001764:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6899      	ldr	r1, [r3, #8]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	7e1b      	ldrb	r3, [r3, #24]
 8001770:	005a      	lsls	r2, r3, #1
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	430a      	orrs	r2, r1
 8001778:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d01b      	beq.n	80017bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001792:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80017a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	6859      	ldr	r1, [r3, #4]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	3b01      	subs	r3, #1
 80017b0:	035a      	lsls	r2, r3, #13
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	430a      	orrs	r2, r1
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	e007      	b.n	80017cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80017da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	051a      	lsls	r2, r3, #20
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	689a      	ldr	r2, [r3, #8]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001800:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6899      	ldr	r1, [r3, #8]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800180e:	025a      	lsls	r2, r3, #9
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	430a      	orrs	r2, r1
 8001816:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001826:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6899      	ldr	r1, [r3, #8]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	029a      	lsls	r2, r3, #10
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	430a      	orrs	r2, r1
 800183a:	609a      	str	r2, [r3, #8]
}
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	40012300 	.word	0x40012300
 800184c:	0f000001 	.word	0x0f000001

08001850 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001874:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800188c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001896:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	60d3      	str	r3, [r2, #12]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b0:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <__NVIC_GetPriorityGrouping+0x18>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	f003 0307 	and.w	r3, r3, #7
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	db0b      	blt.n	80018f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	f003 021f 	and.w	r2, r3, #31
 80018e0:	4907      	ldr	r1, [pc, #28]	; (8001900 <__NVIC_EnableIRQ+0x38>)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	095b      	lsrs	r3, r3, #5
 80018e8:	2001      	movs	r0, #1
 80018ea:	fa00 f202 	lsl.w	r2, r0, r2
 80018ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000e100 	.word	0xe000e100

08001904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001914:	2b00      	cmp	r3, #0
 8001916:	db0a      	blt.n	800192e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	b2da      	uxtb	r2, r3
 800191c:	490c      	ldr	r1, [pc, #48]	; (8001950 <__NVIC_SetPriority+0x4c>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	0112      	lsls	r2, r2, #4
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	440b      	add	r3, r1
 8001928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800192c:	e00a      	b.n	8001944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4908      	ldr	r1, [pc, #32]	; (8001954 <__NVIC_SetPriority+0x50>)
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	3b04      	subs	r3, #4
 800193c:	0112      	lsls	r2, r2, #4
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	440b      	add	r3, r1
 8001942:	761a      	strb	r2, [r3, #24]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000e100 	.word	0xe000e100
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001958:	b480      	push	{r7}
 800195a:	b089      	sub	sp, #36	; 0x24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f1c3 0307 	rsb	r3, r3, #7
 8001972:	2b04      	cmp	r3, #4
 8001974:	bf28      	it	cs
 8001976:	2304      	movcs	r3, #4
 8001978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3304      	adds	r3, #4
 800197e:	2b06      	cmp	r3, #6
 8001980:	d902      	bls.n	8001988 <NVIC_EncodePriority+0x30>
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3b03      	subs	r3, #3
 8001986:	e000      	b.n	800198a <NVIC_EncodePriority+0x32>
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800198c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	401a      	ands	r2, r3
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	43d9      	mvns	r1, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	4313      	orrs	r3, r2
         );
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3724      	adds	r7, #36	; 0x24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019d0:	d301      	bcc.n	80019d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d2:	2301      	movs	r3, #1
 80019d4:	e00f      	b.n	80019f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019d6:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <SysTick_Config+0x40>)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
 80019dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019de:	210f      	movs	r1, #15
 80019e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019e4:	f7ff ff8e 	bl	8001904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019e8:	4b05      	ldr	r3, [pc, #20]	; (8001a00 <SysTick_Config+0x40>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ee:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <SysTick_Config+0x40>)
 80019f0:	2207      	movs	r2, #7
 80019f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	e000e010 	.word	0xe000e010

08001a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7ff ff29 	bl	8001864 <__NVIC_SetPriorityGrouping>
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b086      	sub	sp, #24
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	4603      	mov	r3, r0
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607a      	str	r2, [r7, #4]
 8001a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a2c:	f7ff ff3e 	bl	80018ac <__NVIC_GetPriorityGrouping>
 8001a30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	68b9      	ldr	r1, [r7, #8]
 8001a36:	6978      	ldr	r0, [r7, #20]
 8001a38:	f7ff ff8e 	bl	8001958 <NVIC_EncodePriority>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a42:	4611      	mov	r1, r2
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff ff5d 	bl	8001904 <__NVIC_SetPriority>
}
 8001a4a:	bf00      	nop
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	4603      	mov	r3, r0
 8001a5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ff31 	bl	80018c8 <__NVIC_EnableIRQ>
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff ffa2 	bl	80019c0 <SysTick_Config>
 8001a7c:	4603      	mov	r3, r0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b089      	sub	sp, #36	; 0x24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
 8001aa2:	e165      	b.n	8001d70 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	f040 8154 	bne.w	8001d6a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d003      	beq.n	8001ad2 <HAL_GPIO_Init+0x4a>
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b12      	cmp	r3, #18
 8001ad0:	d123      	bne.n	8001b1a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	08da      	lsrs	r2, r3, #3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3208      	adds	r2, #8
 8001ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	220f      	movs	r2, #15
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43db      	mvns	r3, r3
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	4013      	ands	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	691a      	ldr	r2, [r3, #16]
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	08da      	lsrs	r2, r3, #3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3208      	adds	r2, #8
 8001b14:	69b9      	ldr	r1, [r7, #24]
 8001b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	2203      	movs	r2, #3
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 0203 	and.w	r2, r3, #3
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d00b      	beq.n	8001b6e <HAL_GPIO_Init+0xe6>
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d007      	beq.n	8001b6e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b62:	2b11      	cmp	r3, #17
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b12      	cmp	r3, #18
 8001b6c:	d130      	bne.n	8001bd0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	2203      	movs	r2, #3
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4013      	ands	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	68da      	ldr	r2, [r3, #12]
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	091b      	lsrs	r3, r3, #4
 8001bba:	f003 0201 	and.w	r2, r3, #1
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	2203      	movs	r2, #3
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 80ae 	beq.w	8001d6a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	4b5c      	ldr	r3, [pc, #368]	; (8001d84 <HAL_GPIO_Init+0x2fc>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	4a5b      	ldr	r2, [pc, #364]	; (8001d84 <HAL_GPIO_Init+0x2fc>)
 8001c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c1e:	4b59      	ldr	r3, [pc, #356]	; (8001d84 <HAL_GPIO_Init+0x2fc>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c2a:	4a57      	ldr	r2, [pc, #348]	; (8001d88 <HAL_GPIO_Init+0x300>)
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	089b      	lsrs	r3, r3, #2
 8001c30:	3302      	adds	r3, #2
 8001c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0303 	and.w	r3, r3, #3
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	220f      	movs	r2, #15
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a4e      	ldr	r2, [pc, #312]	; (8001d8c <HAL_GPIO_Init+0x304>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d025      	beq.n	8001ca2 <HAL_GPIO_Init+0x21a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a4d      	ldr	r2, [pc, #308]	; (8001d90 <HAL_GPIO_Init+0x308>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d01f      	beq.n	8001c9e <HAL_GPIO_Init+0x216>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a4c      	ldr	r2, [pc, #304]	; (8001d94 <HAL_GPIO_Init+0x30c>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d019      	beq.n	8001c9a <HAL_GPIO_Init+0x212>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a4b      	ldr	r2, [pc, #300]	; (8001d98 <HAL_GPIO_Init+0x310>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d013      	beq.n	8001c96 <HAL_GPIO_Init+0x20e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a4a      	ldr	r2, [pc, #296]	; (8001d9c <HAL_GPIO_Init+0x314>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d00d      	beq.n	8001c92 <HAL_GPIO_Init+0x20a>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a49      	ldr	r2, [pc, #292]	; (8001da0 <HAL_GPIO_Init+0x318>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d007      	beq.n	8001c8e <HAL_GPIO_Init+0x206>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a48      	ldr	r2, [pc, #288]	; (8001da4 <HAL_GPIO_Init+0x31c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d101      	bne.n	8001c8a <HAL_GPIO_Init+0x202>
 8001c86:	2306      	movs	r3, #6
 8001c88:	e00c      	b.n	8001ca4 <HAL_GPIO_Init+0x21c>
 8001c8a:	2307      	movs	r3, #7
 8001c8c:	e00a      	b.n	8001ca4 <HAL_GPIO_Init+0x21c>
 8001c8e:	2305      	movs	r3, #5
 8001c90:	e008      	b.n	8001ca4 <HAL_GPIO_Init+0x21c>
 8001c92:	2304      	movs	r3, #4
 8001c94:	e006      	b.n	8001ca4 <HAL_GPIO_Init+0x21c>
 8001c96:	2303      	movs	r3, #3
 8001c98:	e004      	b.n	8001ca4 <HAL_GPIO_Init+0x21c>
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	e002      	b.n	8001ca4 <HAL_GPIO_Init+0x21c>
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e000      	b.n	8001ca4 <HAL_GPIO_Init+0x21c>
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	69fa      	ldr	r2, [r7, #28]
 8001ca6:	f002 0203 	and.w	r2, r2, #3
 8001caa:	0092      	lsls	r2, r2, #2
 8001cac:	4093      	lsls	r3, r2
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cb4:	4934      	ldr	r1, [pc, #208]	; (8001d88 <HAL_GPIO_Init+0x300>)
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	089b      	lsrs	r3, r3, #2
 8001cba:	3302      	adds	r3, #2
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cc2:	4b39      	ldr	r3, [pc, #228]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ce6:	4a30      	ldr	r2, [pc, #192]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001cec:	4b2e      	ldr	r3, [pc, #184]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d003      	beq.n	8001d10 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d10:	4a25      	ldr	r2, [pc, #148]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d16:	4b24      	ldr	r3, [pc, #144]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	4013      	ands	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d3a:	4a1b      	ldr	r2, [pc, #108]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d40:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d003      	beq.n	8001d64 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d64:	4a10      	ldr	r2, [pc, #64]	; (8001da8 <HAL_GPIO_Init+0x320>)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	61fb      	str	r3, [r7, #28]
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	2b0f      	cmp	r3, #15
 8001d74:	f67f ae96 	bls.w	8001aa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d78:	bf00      	nop
 8001d7a:	3724      	adds	r7, #36	; 0x24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40013800 	.word	0x40013800
 8001d8c:	40020000 	.word	0x40020000
 8001d90:	40020400 	.word	0x40020400
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020c00 	.word	0x40020c00
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40021400 	.word	0x40021400
 8001da4:	40021800 	.word	0x40021800
 8001da8:	40013c00 	.word	0x40013c00

08001dac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001db2:	2300      	movs	r3, #0
 8001db4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	4b20      	ldr	r3, [pc, #128]	; (8001e3c <HAL_PWREx_EnableOverDrive+0x90>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	4a1f      	ldr	r2, [pc, #124]	; (8001e3c <HAL_PWREx_EnableOverDrive+0x90>)
 8001dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001dc6:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <HAL_PWREx_EnableOverDrive+0x90>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001dd2:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <HAL_PWREx_EnableOverDrive+0x94>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dd8:	f7ff f93c 	bl	8001054 <HAL_GetTick>
 8001ddc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001dde:	e009      	b.n	8001df4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001de0:	f7ff f938 	bl	8001054 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dee:	d901      	bls.n	8001df4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e01f      	b.n	8001e34 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001df4:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <HAL_PWREx_EnableOverDrive+0x98>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e00:	d1ee      	bne.n	8001de0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001e02:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e08:	f7ff f924 	bl	8001054 <HAL_GetTick>
 8001e0c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e0e:	e009      	b.n	8001e24 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e10:	f7ff f920 	bl	8001054 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e1e:	d901      	bls.n	8001e24 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e007      	b.n	8001e34 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e24:	4b07      	ldr	r3, [pc, #28]	; (8001e44 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001e30:	d1ee      	bne.n	8001e10 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	420e0040 	.word	0x420e0040
 8001e44:	40007000 	.word	0x40007000
 8001e48:	420e0044 	.word	0x420e0044

08001e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e0ca      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e60:	4b67      	ldr	r3, [pc, #412]	; (8002000 <HAL_RCC_ClockConfig+0x1b4>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 030f 	and.w	r3, r3, #15
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d90c      	bls.n	8001e88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6e:	4b64      	ldr	r3, [pc, #400]	; (8002000 <HAL_RCC_ClockConfig+0x1b4>)
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	4b62      	ldr	r3, [pc, #392]	; (8002000 <HAL_RCC_ClockConfig+0x1b4>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e0b6      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d020      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d005      	beq.n	8001eac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ea0:	4b58      	ldr	r3, [pc, #352]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	4a57      	ldr	r2, [pc, #348]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001ea6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001eaa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0308 	and.w	r3, r3, #8
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eb8:	4b52      	ldr	r3, [pc, #328]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	4a51      	ldr	r2, [pc, #324]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001ebe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ec2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec4:	4b4f      	ldr	r3, [pc, #316]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	494c      	ldr	r1, [pc, #304]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d044      	beq.n	8001f6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d107      	bne.n	8001efa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	4b46      	ldr	r3, [pc, #280]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d119      	bne.n	8001f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e07d      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d003      	beq.n	8001f0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f06:	2b03      	cmp	r3, #3
 8001f08:	d107      	bne.n	8001f1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f0a:	4b3e      	ldr	r3, [pc, #248]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d109      	bne.n	8001f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e06d      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f1a:	4b3a      	ldr	r3, [pc, #232]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e065      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f2a:	4b36      	ldr	r3, [pc, #216]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f023 0203 	bic.w	r2, r3, #3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	4933      	ldr	r1, [pc, #204]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f3c:	f7ff f88a 	bl	8001054 <HAL_GetTick>
 8001f40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f42:	e00a      	b.n	8001f5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f44:	f7ff f886 	bl	8001054 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e04d      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f5a:	4b2a      	ldr	r3, [pc, #168]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 020c 	and.w	r2, r3, #12
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d1eb      	bne.n	8001f44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f6c:	4b24      	ldr	r3, [pc, #144]	; (8002000 <HAL_RCC_ClockConfig+0x1b4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 030f 	and.w	r3, r3, #15
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d20c      	bcs.n	8001f94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f7a:	4b21      	ldr	r3, [pc, #132]	; (8002000 <HAL_RCC_ClockConfig+0x1b4>)
 8001f7c:	683a      	ldr	r2, [r7, #0]
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f82:	4b1f      	ldr	r3, [pc, #124]	; (8002000 <HAL_RCC_ClockConfig+0x1b4>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d001      	beq.n	8001f94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e030      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d008      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fa0:	4b18      	ldr	r3, [pc, #96]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	4915      	ldr	r1, [pc, #84]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d009      	beq.n	8001fd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fbe:	4b11      	ldr	r3, [pc, #68]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	490d      	ldr	r1, [pc, #52]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fd2:	f000 f81d 	bl	8002010 <HAL_RCC_GetSysClockFreq>
 8001fd6:	4601      	mov	r1, r0
 8001fd8:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <HAL_RCC_ClockConfig+0x1b8>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	091b      	lsrs	r3, r3, #4
 8001fde:	f003 030f 	and.w	r3, r3, #15
 8001fe2:	4a09      	ldr	r2, [pc, #36]	; (8002008 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe4:	5cd3      	ldrb	r3, [r2, r3]
 8001fe6:	fa21 f303 	lsr.w	r3, r1, r3
 8001fea:	4a08      	ldr	r2, [pc, #32]	; (800200c <HAL_RCC_ClockConfig+0x1c0>)
 8001fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001fee:	2004      	movs	r0, #4
 8001ff0:	f7fe ffec 	bl	8000fcc <HAL_InitTick>

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40023c00 	.word	0x40023c00
 8002004:	40023800 	.word	0x40023800
 8002008:	0800cab8 	.word	0x0800cab8
 800200c:	20000008 	.word	0x20000008

08002010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002012:	b087      	sub	sp, #28
 8002014:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800201e:	2300      	movs	r3, #0
 8002020:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800202a:	4bc6      	ldr	r3, [pc, #792]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b0c      	cmp	r3, #12
 8002034:	f200 817e 	bhi.w	8002334 <HAL_RCC_GetSysClockFreq+0x324>
 8002038:	a201      	add	r2, pc, #4	; (adr r2, 8002040 <HAL_RCC_GetSysClockFreq+0x30>)
 800203a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203e:	bf00      	nop
 8002040:	08002075 	.word	0x08002075
 8002044:	08002335 	.word	0x08002335
 8002048:	08002335 	.word	0x08002335
 800204c:	08002335 	.word	0x08002335
 8002050:	0800207b 	.word	0x0800207b
 8002054:	08002335 	.word	0x08002335
 8002058:	08002335 	.word	0x08002335
 800205c:	08002335 	.word	0x08002335
 8002060:	08002081 	.word	0x08002081
 8002064:	08002335 	.word	0x08002335
 8002068:	08002335 	.word	0x08002335
 800206c:	08002335 	.word	0x08002335
 8002070:	080021dd 	.word	0x080021dd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002074:	4bb4      	ldr	r3, [pc, #720]	; (8002348 <HAL_RCC_GetSysClockFreq+0x338>)
 8002076:	613b      	str	r3, [r7, #16]
       break;
 8002078:	e15f      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800207a:	4bb4      	ldr	r3, [pc, #720]	; (800234c <HAL_RCC_GetSysClockFreq+0x33c>)
 800207c:	613b      	str	r3, [r7, #16]
      break;
 800207e:	e15c      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002080:	4bb0      	ldr	r3, [pc, #704]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002088:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800208a:	4bae      	ldr	r3, [pc, #696]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d04a      	beq.n	800212c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002096:	4bab      	ldr	r3, [pc, #684]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	099b      	lsrs	r3, r3, #6
 800209c:	f04f 0400 	mov.w	r4, #0
 80020a0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	ea03 0501 	and.w	r5, r3, r1
 80020ac:	ea04 0602 	and.w	r6, r4, r2
 80020b0:	4629      	mov	r1, r5
 80020b2:	4632      	mov	r2, r6
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	f04f 0400 	mov.w	r4, #0
 80020bc:	0154      	lsls	r4, r2, #5
 80020be:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80020c2:	014b      	lsls	r3, r1, #5
 80020c4:	4619      	mov	r1, r3
 80020c6:	4622      	mov	r2, r4
 80020c8:	1b49      	subs	r1, r1, r5
 80020ca:	eb62 0206 	sbc.w	r2, r2, r6
 80020ce:	f04f 0300 	mov.w	r3, #0
 80020d2:	f04f 0400 	mov.w	r4, #0
 80020d6:	0194      	lsls	r4, r2, #6
 80020d8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80020dc:	018b      	lsls	r3, r1, #6
 80020de:	1a5b      	subs	r3, r3, r1
 80020e0:	eb64 0402 	sbc.w	r4, r4, r2
 80020e4:	f04f 0100 	mov.w	r1, #0
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	00e2      	lsls	r2, r4, #3
 80020ee:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80020f2:	00d9      	lsls	r1, r3, #3
 80020f4:	460b      	mov	r3, r1
 80020f6:	4614      	mov	r4, r2
 80020f8:	195b      	adds	r3, r3, r5
 80020fa:	eb44 0406 	adc.w	r4, r4, r6
 80020fe:	f04f 0100 	mov.w	r1, #0
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	0262      	lsls	r2, r4, #9
 8002108:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800210c:	0259      	lsls	r1, r3, #9
 800210e:	460b      	mov	r3, r1
 8002110:	4614      	mov	r4, r2
 8002112:	4618      	mov	r0, r3
 8002114:	4621      	mov	r1, r4
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f04f 0400 	mov.w	r4, #0
 800211c:	461a      	mov	r2, r3
 800211e:	4623      	mov	r3, r4
 8002120:	f7fe fdb2 	bl	8000c88 <__aeabi_uldivmod>
 8002124:	4603      	mov	r3, r0
 8002126:	460c      	mov	r4, r1
 8002128:	617b      	str	r3, [r7, #20]
 800212a:	e049      	b.n	80021c0 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800212c:	4b85      	ldr	r3, [pc, #532]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	099b      	lsrs	r3, r3, #6
 8002132:	f04f 0400 	mov.w	r4, #0
 8002136:	f240 11ff 	movw	r1, #511	; 0x1ff
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	ea03 0501 	and.w	r5, r3, r1
 8002142:	ea04 0602 	and.w	r6, r4, r2
 8002146:	4629      	mov	r1, r5
 8002148:	4632      	mov	r2, r6
 800214a:	f04f 0300 	mov.w	r3, #0
 800214e:	f04f 0400 	mov.w	r4, #0
 8002152:	0154      	lsls	r4, r2, #5
 8002154:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002158:	014b      	lsls	r3, r1, #5
 800215a:	4619      	mov	r1, r3
 800215c:	4622      	mov	r2, r4
 800215e:	1b49      	subs	r1, r1, r5
 8002160:	eb62 0206 	sbc.w	r2, r2, r6
 8002164:	f04f 0300 	mov.w	r3, #0
 8002168:	f04f 0400 	mov.w	r4, #0
 800216c:	0194      	lsls	r4, r2, #6
 800216e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002172:	018b      	lsls	r3, r1, #6
 8002174:	1a5b      	subs	r3, r3, r1
 8002176:	eb64 0402 	sbc.w	r4, r4, r2
 800217a:	f04f 0100 	mov.w	r1, #0
 800217e:	f04f 0200 	mov.w	r2, #0
 8002182:	00e2      	lsls	r2, r4, #3
 8002184:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002188:	00d9      	lsls	r1, r3, #3
 800218a:	460b      	mov	r3, r1
 800218c:	4614      	mov	r4, r2
 800218e:	195b      	adds	r3, r3, r5
 8002190:	eb44 0406 	adc.w	r4, r4, r6
 8002194:	f04f 0100 	mov.w	r1, #0
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	02a2      	lsls	r2, r4, #10
 800219e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80021a2:	0299      	lsls	r1, r3, #10
 80021a4:	460b      	mov	r3, r1
 80021a6:	4614      	mov	r4, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	4621      	mov	r1, r4
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f04f 0400 	mov.w	r4, #0
 80021b2:	461a      	mov	r2, r3
 80021b4:	4623      	mov	r3, r4
 80021b6:	f7fe fd67 	bl	8000c88 <__aeabi_uldivmod>
 80021ba:	4603      	mov	r3, r0
 80021bc:	460c      	mov	r4, r1
 80021be:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80021c0:	4b60      	ldr	r3, [pc, #384]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	0c1b      	lsrs	r3, r3, #16
 80021c6:	f003 0303 	and.w	r3, r3, #3
 80021ca:	3301      	adds	r3, #1
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d8:	613b      	str	r3, [r7, #16]
      break;
 80021da:	e0ae      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021dc:	4b59      	ldr	r3, [pc, #356]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021e4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021e6:	4b57      	ldr	r3, [pc, #348]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d04a      	beq.n	8002288 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021f2:	4b54      	ldr	r3, [pc, #336]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	099b      	lsrs	r3, r3, #6
 80021f8:	f04f 0400 	mov.w	r4, #0
 80021fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	ea03 0501 	and.w	r5, r3, r1
 8002208:	ea04 0602 	and.w	r6, r4, r2
 800220c:	4629      	mov	r1, r5
 800220e:	4632      	mov	r2, r6
 8002210:	f04f 0300 	mov.w	r3, #0
 8002214:	f04f 0400 	mov.w	r4, #0
 8002218:	0154      	lsls	r4, r2, #5
 800221a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800221e:	014b      	lsls	r3, r1, #5
 8002220:	4619      	mov	r1, r3
 8002222:	4622      	mov	r2, r4
 8002224:	1b49      	subs	r1, r1, r5
 8002226:	eb62 0206 	sbc.w	r2, r2, r6
 800222a:	f04f 0300 	mov.w	r3, #0
 800222e:	f04f 0400 	mov.w	r4, #0
 8002232:	0194      	lsls	r4, r2, #6
 8002234:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002238:	018b      	lsls	r3, r1, #6
 800223a:	1a5b      	subs	r3, r3, r1
 800223c:	eb64 0402 	sbc.w	r4, r4, r2
 8002240:	f04f 0100 	mov.w	r1, #0
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	00e2      	lsls	r2, r4, #3
 800224a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800224e:	00d9      	lsls	r1, r3, #3
 8002250:	460b      	mov	r3, r1
 8002252:	4614      	mov	r4, r2
 8002254:	195b      	adds	r3, r3, r5
 8002256:	eb44 0406 	adc.w	r4, r4, r6
 800225a:	f04f 0100 	mov.w	r1, #0
 800225e:	f04f 0200 	mov.w	r2, #0
 8002262:	0262      	lsls	r2, r4, #9
 8002264:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002268:	0259      	lsls	r1, r3, #9
 800226a:	460b      	mov	r3, r1
 800226c:	4614      	mov	r4, r2
 800226e:	4618      	mov	r0, r3
 8002270:	4621      	mov	r1, r4
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f04f 0400 	mov.w	r4, #0
 8002278:	461a      	mov	r2, r3
 800227a:	4623      	mov	r3, r4
 800227c:	f7fe fd04 	bl	8000c88 <__aeabi_uldivmod>
 8002280:	4603      	mov	r3, r0
 8002282:	460c      	mov	r4, r1
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	e049      	b.n	800231c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002288:	4b2e      	ldr	r3, [pc, #184]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	099b      	lsrs	r3, r3, #6
 800228e:	f04f 0400 	mov.w	r4, #0
 8002292:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	ea03 0501 	and.w	r5, r3, r1
 800229e:	ea04 0602 	and.w	r6, r4, r2
 80022a2:	4629      	mov	r1, r5
 80022a4:	4632      	mov	r2, r6
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	f04f 0400 	mov.w	r4, #0
 80022ae:	0154      	lsls	r4, r2, #5
 80022b0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80022b4:	014b      	lsls	r3, r1, #5
 80022b6:	4619      	mov	r1, r3
 80022b8:	4622      	mov	r2, r4
 80022ba:	1b49      	subs	r1, r1, r5
 80022bc:	eb62 0206 	sbc.w	r2, r2, r6
 80022c0:	f04f 0300 	mov.w	r3, #0
 80022c4:	f04f 0400 	mov.w	r4, #0
 80022c8:	0194      	lsls	r4, r2, #6
 80022ca:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80022ce:	018b      	lsls	r3, r1, #6
 80022d0:	1a5b      	subs	r3, r3, r1
 80022d2:	eb64 0402 	sbc.w	r4, r4, r2
 80022d6:	f04f 0100 	mov.w	r1, #0
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	00e2      	lsls	r2, r4, #3
 80022e0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80022e4:	00d9      	lsls	r1, r3, #3
 80022e6:	460b      	mov	r3, r1
 80022e8:	4614      	mov	r4, r2
 80022ea:	195b      	adds	r3, r3, r5
 80022ec:	eb44 0406 	adc.w	r4, r4, r6
 80022f0:	f04f 0100 	mov.w	r1, #0
 80022f4:	f04f 0200 	mov.w	r2, #0
 80022f8:	02a2      	lsls	r2, r4, #10
 80022fa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80022fe:	0299      	lsls	r1, r3, #10
 8002300:	460b      	mov	r3, r1
 8002302:	4614      	mov	r4, r2
 8002304:	4618      	mov	r0, r3
 8002306:	4621      	mov	r1, r4
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f04f 0400 	mov.w	r4, #0
 800230e:	461a      	mov	r2, r3
 8002310:	4623      	mov	r3, r4
 8002312:	f7fe fcb9 	bl	8000c88 <__aeabi_uldivmod>
 8002316:	4603      	mov	r3, r0
 8002318:	460c      	mov	r4, r1
 800231a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800231c:	4b09      	ldr	r3, [pc, #36]	; (8002344 <HAL_RCC_GetSysClockFreq+0x334>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	0f1b      	lsrs	r3, r3, #28
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002330:	613b      	str	r3, [r7, #16]
      break;
 8002332:	e002      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002334:	4b04      	ldr	r3, [pc, #16]	; (8002348 <HAL_RCC_GetSysClockFreq+0x338>)
 8002336:	613b      	str	r3, [r7, #16]
      break;
 8002338:	bf00      	nop
    }
  }
  return sysclockfreq;
 800233a:	693b      	ldr	r3, [r7, #16]
}
 800233c:	4618      	mov	r0, r3
 800233e:	371c      	adds	r7, #28
 8002340:	46bd      	mov	sp, r7
 8002342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002344:	40023800 	.word	0x40023800
 8002348:	00f42400 	.word	0x00f42400
 800234c:	007a1200 	.word	0x007a1200

08002350 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002358:	2300      	movs	r3, #0
 800235a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 8083 	beq.w	8002470 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800236a:	4b95      	ldr	r3, [pc, #596]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b04      	cmp	r3, #4
 8002374:	d019      	beq.n	80023aa <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002376:	4b92      	ldr	r3, [pc, #584]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800237e:	2b08      	cmp	r3, #8
 8002380:	d106      	bne.n	8002390 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002382:	4b8f      	ldr	r3, [pc, #572]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800238a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800238e:	d00c      	beq.n	80023aa <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002390:	4b8b      	ldr	r3, [pc, #556]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002398:	2b0c      	cmp	r3, #12
 800239a:	d112      	bne.n	80023c2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800239c:	4b88      	ldr	r3, [pc, #544]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023a8:	d10b      	bne.n	80023c2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023aa:	4b85      	ldr	r3, [pc, #532]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d05b      	beq.n	800246e <HAL_RCC_OscConfig+0x11e>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d157      	bne.n	800246e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e216      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ca:	d106      	bne.n	80023da <HAL_RCC_OscConfig+0x8a>
 80023cc:	4b7c      	ldr	r3, [pc, #496]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a7b      	ldr	r2, [pc, #492]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80023d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d6:	6013      	str	r3, [r2, #0]
 80023d8:	e01d      	b.n	8002416 <HAL_RCC_OscConfig+0xc6>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023e2:	d10c      	bne.n	80023fe <HAL_RCC_OscConfig+0xae>
 80023e4:	4b76      	ldr	r3, [pc, #472]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a75      	ldr	r2, [pc, #468]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80023ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023ee:	6013      	str	r3, [r2, #0]
 80023f0:	4b73      	ldr	r3, [pc, #460]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a72      	ldr	r2, [pc, #456]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80023f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	e00b      	b.n	8002416 <HAL_RCC_OscConfig+0xc6>
 80023fe:	4b70      	ldr	r3, [pc, #448]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a6f      	ldr	r2, [pc, #444]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	4b6d      	ldr	r3, [pc, #436]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a6c      	ldr	r2, [pc, #432]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002410:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002414:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d013      	beq.n	8002446 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241e:	f7fe fe19 	bl	8001054 <HAL_GetTick>
 8002422:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002424:	e008      	b.n	8002438 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002426:	f7fe fe15 	bl	8001054 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b64      	cmp	r3, #100	; 0x64
 8002432:	d901      	bls.n	8002438 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e1db      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002438:	4b61      	ldr	r3, [pc, #388]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0f0      	beq.n	8002426 <HAL_RCC_OscConfig+0xd6>
 8002444:	e014      	b.n	8002470 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002446:	f7fe fe05 	bl	8001054 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800244e:	f7fe fe01 	bl	8001054 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b64      	cmp	r3, #100	; 0x64
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e1c7      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002460:	4b57      	ldr	r3, [pc, #348]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f0      	bne.n	800244e <HAL_RCC_OscConfig+0xfe>
 800246c:	e000      	b.n	8002470 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800246e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d06f      	beq.n	800255c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800247c:	4b50      	ldr	r3, [pc, #320]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 030c 	and.w	r3, r3, #12
 8002484:	2b00      	cmp	r3, #0
 8002486:	d017      	beq.n	80024b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002488:	4b4d      	ldr	r3, [pc, #308]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002490:	2b08      	cmp	r3, #8
 8002492:	d105      	bne.n	80024a0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002494:	4b4a      	ldr	r3, [pc, #296]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00b      	beq.n	80024b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024a0:	4b47      	ldr	r3, [pc, #284]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80024a8:	2b0c      	cmp	r3, #12
 80024aa:	d11c      	bne.n	80024e6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024ac:	4b44      	ldr	r3, [pc, #272]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d116      	bne.n	80024e6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024b8:	4b41      	ldr	r3, [pc, #260]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d005      	beq.n	80024d0 <HAL_RCC_OscConfig+0x180>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d001      	beq.n	80024d0 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e18f      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d0:	4b3b      	ldr	r3, [pc, #236]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	4938      	ldr	r1, [pc, #224]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024e4:	e03a      	b.n	800255c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d020      	beq.n	8002530 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024ee:	4b35      	ldr	r3, [pc, #212]	; (80025c4 <HAL_RCC_OscConfig+0x274>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f4:	f7fe fdae 	bl	8001054 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024fc:	f7fe fdaa 	bl	8001054 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e170      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800250e:	4b2c      	ldr	r3, [pc, #176]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800251a:	4b29      	ldr	r3, [pc, #164]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	00db      	lsls	r3, r3, #3
 8002528:	4925      	ldr	r1, [pc, #148]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 800252a:	4313      	orrs	r3, r2
 800252c:	600b      	str	r3, [r1, #0]
 800252e:	e015      	b.n	800255c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002530:	4b24      	ldr	r3, [pc, #144]	; (80025c4 <HAL_RCC_OscConfig+0x274>)
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002536:	f7fe fd8d 	bl	8001054 <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800253e:	f7fe fd89 	bl	8001054 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e14f      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002550:	4b1b      	ldr	r3, [pc, #108]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1f0      	bne.n	800253e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b00      	cmp	r3, #0
 8002566:	d037      	beq.n	80025d8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d016      	beq.n	800259e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002570:	4b15      	ldr	r3, [pc, #84]	; (80025c8 <HAL_RCC_OscConfig+0x278>)
 8002572:	2201      	movs	r2, #1
 8002574:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002576:	f7fe fd6d 	bl	8001054 <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800257e:	f7fe fd69 	bl	8001054 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e12f      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002590:	4b0b      	ldr	r3, [pc, #44]	; (80025c0 <HAL_RCC_OscConfig+0x270>)
 8002592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0f0      	beq.n	800257e <HAL_RCC_OscConfig+0x22e>
 800259c:	e01c      	b.n	80025d8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800259e:	4b0a      	ldr	r3, [pc, #40]	; (80025c8 <HAL_RCC_OscConfig+0x278>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a4:	f7fe fd56 	bl	8001054 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025aa:	e00f      	b.n	80025cc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025ac:	f7fe fd52 	bl	8001054 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d908      	bls.n	80025cc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e118      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
 80025be:	bf00      	nop
 80025c0:	40023800 	.word	0x40023800
 80025c4:	42470000 	.word	0x42470000
 80025c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025cc:	4b8a      	ldr	r3, [pc, #552]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 80025ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1e9      	bne.n	80025ac <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f000 8097 	beq.w	8002714 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025e6:	2300      	movs	r3, #0
 80025e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ea:	4b83      	ldr	r3, [pc, #524]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10f      	bne.n	8002616 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b7f      	ldr	r3, [pc, #508]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	4a7e      	ldr	r2, [pc, #504]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002604:	6413      	str	r3, [r2, #64]	; 0x40
 8002606:	4b7c      	ldr	r3, [pc, #496]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002612:	2301      	movs	r3, #1
 8002614:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002616:	4b79      	ldr	r3, [pc, #484]	; (80027fc <HAL_RCC_OscConfig+0x4ac>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800261e:	2b00      	cmp	r3, #0
 8002620:	d118      	bne.n	8002654 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002622:	4b76      	ldr	r3, [pc, #472]	; (80027fc <HAL_RCC_OscConfig+0x4ac>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a75      	ldr	r2, [pc, #468]	; (80027fc <HAL_RCC_OscConfig+0x4ac>)
 8002628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800262c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800262e:	f7fe fd11 	bl	8001054 <HAL_GetTick>
 8002632:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002636:	f7fe fd0d 	bl	8001054 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e0d3      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002648:	4b6c      	ldr	r3, [pc, #432]	; (80027fc <HAL_RCC_OscConfig+0x4ac>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0f0      	beq.n	8002636 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d106      	bne.n	800266a <HAL_RCC_OscConfig+0x31a>
 800265c:	4b66      	ldr	r3, [pc, #408]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800265e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002660:	4a65      	ldr	r2, [pc, #404]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6713      	str	r3, [r2, #112]	; 0x70
 8002668:	e01c      	b.n	80026a4 <HAL_RCC_OscConfig+0x354>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	2b05      	cmp	r3, #5
 8002670:	d10c      	bne.n	800268c <HAL_RCC_OscConfig+0x33c>
 8002672:	4b61      	ldr	r3, [pc, #388]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002676:	4a60      	ldr	r2, [pc, #384]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002678:	f043 0304 	orr.w	r3, r3, #4
 800267c:	6713      	str	r3, [r2, #112]	; 0x70
 800267e:	4b5e      	ldr	r3, [pc, #376]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002682:	4a5d      	ldr	r2, [pc, #372]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6713      	str	r3, [r2, #112]	; 0x70
 800268a:	e00b      	b.n	80026a4 <HAL_RCC_OscConfig+0x354>
 800268c:	4b5a      	ldr	r3, [pc, #360]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800268e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002690:	4a59      	ldr	r2, [pc, #356]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002692:	f023 0301 	bic.w	r3, r3, #1
 8002696:	6713      	str	r3, [r2, #112]	; 0x70
 8002698:	4b57      	ldr	r3, [pc, #348]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800269a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800269c:	4a56      	ldr	r2, [pc, #344]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800269e:	f023 0304 	bic.w	r3, r3, #4
 80026a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d015      	beq.n	80026d8 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ac:	f7fe fcd2 	bl	8001054 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b2:	e00a      	b.n	80026ca <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026b4:	f7fe fcce 	bl	8001054 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e092      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ca:	4b4b      	ldr	r3, [pc, #300]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 80026cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0ee      	beq.n	80026b4 <HAL_RCC_OscConfig+0x364>
 80026d6:	e014      	b.n	8002702 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d8:	f7fe fcbc 	bl	8001054 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026de:	e00a      	b.n	80026f6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026e0:	f7fe fcb8 	bl	8001054 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e07c      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026f6:	4b40      	ldr	r3, [pc, #256]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 80026f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1ee      	bne.n	80026e0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002702:	7dfb      	ldrb	r3, [r7, #23]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d105      	bne.n	8002714 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002708:	4b3b      	ldr	r3, [pc, #236]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	4a3a      	ldr	r2, [pc, #232]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800270e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002712:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d068      	beq.n	80027ee <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800271c:	4b36      	ldr	r3, [pc, #216]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 030c 	and.w	r3, r3, #12
 8002724:	2b08      	cmp	r3, #8
 8002726:	d060      	beq.n	80027ea <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	699b      	ldr	r3, [r3, #24]
 800272c:	2b02      	cmp	r3, #2
 800272e:	d145      	bne.n	80027bc <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002730:	4b33      	ldr	r3, [pc, #204]	; (8002800 <HAL_RCC_OscConfig+0x4b0>)
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002736:	f7fe fc8d 	bl	8001054 <HAL_GetTick>
 800273a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800273c:	e008      	b.n	8002750 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800273e:	f7fe fc89 	bl	8001054 <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b02      	cmp	r3, #2
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e04f      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002750:	4b29      	ldr	r3, [pc, #164]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1f0      	bne.n	800273e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	69da      	ldr	r2, [r3, #28]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	431a      	orrs	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	019b      	lsls	r3, r3, #6
 800276c:	431a      	orrs	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002772:	085b      	lsrs	r3, r3, #1
 8002774:	3b01      	subs	r3, #1
 8002776:	041b      	lsls	r3, r3, #16
 8002778:	431a      	orrs	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277e:	061b      	lsls	r3, r3, #24
 8002780:	431a      	orrs	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	071b      	lsls	r3, r3, #28
 8002788:	491b      	ldr	r1, [pc, #108]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 800278a:	4313      	orrs	r3, r2
 800278c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800278e:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <HAL_RCC_OscConfig+0x4b0>)
 8002790:	2201      	movs	r2, #1
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002794:	f7fe fc5e 	bl	8001054 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800279c:	f7fe fc5a 	bl	8001054 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e020      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ae:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0f0      	beq.n	800279c <HAL_RCC_OscConfig+0x44c>
 80027ba:	e018      	b.n	80027ee <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027bc:	4b10      	ldr	r3, [pc, #64]	; (8002800 <HAL_RCC_OscConfig+0x4b0>)
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fc47 	bl	8001054 <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ca:	f7fe fc43 	bl	8001054 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e009      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027dc:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <HAL_RCC_OscConfig+0x4a8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1f0      	bne.n	80027ca <HAL_RCC_OscConfig+0x47a>
 80027e8:	e001      	b.n	80027ee <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40023800 	.word	0x40023800
 80027fc:	40007000 	.word	0x40007000
 8002800:	42470060 	.word	0x42470060

08002804 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002812:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	431a      	orrs	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <LL_ADC_INJ_SetSequencerLength>:
  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002838:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	2b01      	cmp	r3, #1
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
}
 800286a:	4618      	mov	r0, r3
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
	...

08002878 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8002878:	b590      	push	{r4, r7, lr}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8002886:	481c      	ldr	r0, [pc, #112]	; (80028f8 <LL_ADC_CommonInit+0x80>)
 8002888:	f7ff ffe2 	bl	8002850 <LL_ADC_IsEnabled>
 800288c:	4604      	mov	r4, r0
 800288e:	481b      	ldr	r0, [pc, #108]	; (80028fc <LL_ADC_CommonInit+0x84>)
 8002890:	f7ff ffde 	bl	8002850 <LL_ADC_IsEnabled>
 8002894:	4603      	mov	r3, r0
 8002896:	431c      	orrs	r4, r3
 8002898:	4819      	ldr	r0, [pc, #100]	; (8002900 <LL_ADC_CommonInit+0x88>)
 800289a:	f7ff ffd9 	bl	8002850 <LL_ADC_IsEnabled>
 800289e:	4603      	mov	r3, r0
 80028a0:	4323      	orrs	r3, r4
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d120      	bne.n	80028e8 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d012      	beq.n	80028d4 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	4b14      	ldr	r3, [pc, #80]	; (8002904 <LL_ADC_CommonInit+0x8c>)
 80028b4:	4013      	ands	r3, r2
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	6811      	ldr	r1, [r2, #0]
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	6852      	ldr	r2, [r2, #4]
 80028be:	4311      	orrs	r1, r2
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	6892      	ldr	r2, [r2, #8]
 80028c4:	4311      	orrs	r1, r2
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	68d2      	ldr	r2, [r2, #12]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	431a      	orrs	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	e00b      	b.n	80028ec <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <LL_ADC_CommonInit+0x8c>)
 80028da:	4013      	ands	r3, r2
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	6812      	ldr	r2, [r2, #0]
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	605a      	str	r2, [r3, #4]
 80028e6:	e001      	b.n	80028ec <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd90      	pop	{r4, r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40012000 	.word	0x40012000
 80028fc:	40012100 	.word	0x40012100
 8002900:	40012200 	.word	0x40012200
 8002904:	fffc10e0 	.word	0xfffc10e0

08002908 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002912:	2300      	movs	r3, #0
 8002914:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7ff ff9a 	bl	8002850 <LL_ADC_IsEnabled>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d117      	bne.n	8002952 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800292a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	6811      	ldr	r1, [r2, #0]
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	6892      	ldr	r2, [r2, #8]
 8002936:	430a      	orrs	r2, r1
 8002938:	431a      	orrs	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	605a      	str	r2, [r3, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	e001      	b.n	8002956 <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002956:	7bfb      	ldrb	r3, [r7, #15]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800296a:	2300      	movs	r3, #0
 800296c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f7ff ff6e 	bl	8002850 <LL_ADC_IsEnabled>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d131      	bne.n	80029de <LL_ADC_REG_Init+0x7e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00c      	beq.n	800299c <LL_ADC_REG_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6859      	ldr	r1, [r3, #4]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	430b      	orrs	r3, r1
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	e008      	b.n	80029ae <LL_ADC_REG_Init+0x4e>
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	605a      	str	r2, [r3, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	4b0e      	ldr	r3, [pc, #56]	; (80029ec <LL_ADC_REG_Init+0x8c>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	6812      	ldr	r2, [r2, #0]
 80029ba:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	68d2      	ldr	r2, [r2, #12]
 80029c2:	4311      	orrs	r1, r2
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	6912      	ldr	r2, [r2, #16]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	4619      	mov	r1, r3
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff ff14 	bl	8002804 <LL_ADC_REG_SetSequencerLength>
 80029dc:	e001      	b.n	80029e2 <LL_ADC_REG_Init+0x82>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	c0fffcfd 	.word	0xc0fffcfd

080029f0 <LL_ADC_INJ_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80029fa:	2300      	movs	r3, #0
 80029fc:	73fb      	strb	r3, [r7, #15]
  }
  assert_param(IS_LL_ADC_INJ_TRIG_AUTO(ADC_INJ_InitStruct->TrigAuto));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff ff26 	bl	8002850 <LL_ADC_IsEnabled>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d12b      	bne.n	8002a62 <LL_ADC_INJ_Init+0x72>
    /*    - Set ADC group injected conversion trigger: independent or         */
    /*      from ADC group regular                                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_INJ_StartConversionExtTrig().      */
    if(ADC_INJ_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00c      	beq.n	8002a2c <LL_ADC_INJ_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f423 52a0 	bic.w	r2, r3, #5120	; 0x1400
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	6899      	ldr	r1, [r3, #8]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	430b      	orrs	r3, r1
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	e008      	b.n	8002a3e <LL_ADC_INJ_Init+0x4e>
                 | ADC_INJ_InitStruct->TrigAuto
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f423 52a0 	bic.w	r2, r3, #5120	; 0x1400
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	431a      	orrs	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	605a      	str	r2, [r3, #4]
                   LL_ADC_REG_SEQ_DISCONT_DISABLE
                 | ADC_INJ_InitStruct->TrigAuto
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_INJ_SetSequencerLength(ADCx, ADC_INJ_InitStruct->SequencerLength);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff fee5 	bl	800282a <LL_ADC_INJ_SetSequencerLength>
 8002a60:	e001      	b.n	8002a66 <LL_ADC_INJ_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002a78:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <LL_EXTI_EnableIT_0_31+0x20>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	4904      	ldr	r1, [pc, #16]	; (8002a90 <LL_EXTI_EnableIT_0_31+0x20>)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	600b      	str	r3, [r1, #0]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	40013c00 	.word	0x40013c00

08002a94 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002a9c:	4b06      	ldr	r3, [pc, #24]	; (8002ab8 <LL_EXTI_DisableIT_0_31+0x24>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	4904      	ldr	r1, [pc, #16]	; (8002ab8 <LL_EXTI_DisableIT_0_31+0x24>)
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	600b      	str	r3, [r1, #0]
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	40013c00 	.word	0x40013c00

08002abc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002ac4:	4b05      	ldr	r3, [pc, #20]	; (8002adc <LL_EXTI_EnableEvent_0_31+0x20>)
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	4904      	ldr	r1, [pc, #16]	; (8002adc <LL_EXTI_EnableEvent_0_31+0x20>)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	604b      	str	r3, [r1, #4]

}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	40013c00 	.word	0x40013c00

08002ae0 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	43db      	mvns	r3, r3
 8002af0:	4904      	ldr	r1, [pc, #16]	; (8002b04 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002af2:	4013      	ands	r3, r2
 8002af4:	604b      	str	r3, [r1, #4]
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40013c00 	.word	0x40013c00

08002b08 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002b10:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	4904      	ldr	r1, [pc, #16]	; (8002b28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	608b      	str	r3, [r1, #8]

}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	40013c00 	.word	0x40013c00

08002b2c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002b34:	4b06      	ldr	r3, [pc, #24]	; (8002b50 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	4904      	ldr	r1, [pc, #16]	; (8002b50 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002b3e:	4013      	ands	r3, r2
 8002b40:	608b      	str	r3, [r1, #8]

}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	40013c00 	.word	0x40013c00

08002b54 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002b5c:	4b05      	ldr	r3, [pc, #20]	; (8002b74 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002b5e:	68da      	ldr	r2, [r3, #12]
 8002b60:	4904      	ldr	r1, [pc, #16]	; (8002b74 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	60cb      	str	r3, [r1, #12]
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	40013c00 	.word	0x40013c00

08002b78 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002b80:	4b06      	ldr	r3, [pc, #24]	; (8002b9c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002b82:	68da      	ldr	r2, [r3, #12]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	43db      	mvns	r3, r3
 8002b88:	4904      	ldr	r1, [pc, #16]	; (8002b9c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	60cb      	str	r3, [r1, #12]
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	40013c00 	.word	0x40013c00

08002ba0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	791b      	ldrb	r3, [r3, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d060      	beq.n	8002c76 <LL_EXTI_Init+0xd6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d067      	beq.n	8002c8c <LL_EXTI_Init+0xec>
    {
      switch (EXTI_InitStruct->Mode)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	795b      	ldrb	r3, [r3, #5]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d00e      	beq.n	8002be2 <LL_EXTI_Init+0x42>
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d017      	beq.n	8002bf8 <LL_EXTI_Init+0x58>
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d120      	bne.n	8002c0e <LL_EXTI_Init+0x6e>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff85 	bl	8002ae0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff ff48 	bl	8002a70 <LL_EXTI_EnableIT_0_31>
          break;
 8002be0:	e018      	b.n	8002c14 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff ff54 	bl	8002a94 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff63 	bl	8002abc <LL_EXTI_EnableEvent_0_31>
          break;
 8002bf6:	e00d      	b.n	8002c14 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ff37 	bl	8002a70 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff ff58 	bl	8002abc <LL_EXTI_EnableEvent_0_31>
          break;
 8002c0c:	e002      	b.n	8002c14 <LL_EXTI_Init+0x74>
        default:
          status = ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	73fb      	strb	r3, [r7, #15]
          break;
 8002c12:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	799b      	ldrb	r3, [r3, #6]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d037      	beq.n	8002c8c <LL_EXTI_Init+0xec>
      {
        switch (EXTI_InitStruct->Trigger)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	799b      	ldrb	r3, [r3, #6]
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d00e      	beq.n	8002c42 <LL_EXTI_Init+0xa2>
 8002c24:	2b03      	cmp	r3, #3
 8002c26:	d017      	beq.n	8002c58 <LL_EXTI_Init+0xb8>
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d120      	bne.n	8002c6e <LL_EXTI_Init+0xce>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ffa1 	bl	8002b78 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff ff64 	bl	8002b08 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002c40:	e025      	b.n	8002c8e <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff ff70 	bl	8002b2c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff ff7f 	bl	8002b54 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002c56:	e01a      	b.n	8002c8e <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff ff53 	bl	8002b08 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff ff74 	bl	8002b54 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002c6c:	e00f      	b.n	8002c8e <LL_EXTI_Init+0xee>
          default:
            status = ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	73fb      	strb	r3, [r7, #15]
            break;
 8002c72:	bf00      	nop
 8002c74:	e00b      	b.n	8002c8e <LL_EXTI_Init+0xee>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff ff0a 	bl	8002a94 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff ff2b 	bl	8002ae0 <LL_EXTI_DisableEvent_0_31>
 8002c8a:	e000      	b.n	8002c8e <LL_EXTI_Init+0xee>
      }
 8002c8c:	bf00      	nop
  }
  return status;
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b089      	sub	sp, #36	; 0x24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	fa93 f3a3 	rbit	r3, r3
 8002cb2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	fab3 f383 	clz	r3, r3
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	2103      	movs	r1, #3
 8002cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	401a      	ands	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	fa93 f3a3 	rbit	r3, r3
 8002cd2:	61bb      	str	r3, [r7, #24]
  return result;
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	fab3 f383 	clz	r3, r3
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	601a      	str	r2, [r3, #0]
}
 8002cea:	bf00      	nop
 8002cec:	3724      	adds	r7, #36	; 0x24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b085      	sub	sp, #20
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	fb01 f303 	mul.w	r3, r1, r3
 8002d14:	431a      	orrs	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	605a      	str	r2, [r3, #4]
}
 8002d1a:	bf00      	nop
 8002d1c:	3714      	adds	r7, #20
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b089      	sub	sp, #36	; 0x24
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	60f8      	str	r0, [r7, #12]
 8002d2e:	60b9      	str	r1, [r7, #8]
 8002d30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	613b      	str	r3, [r7, #16]
  return result;
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	fab3 f383 	clz	r3, r3
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	2103      	movs	r1, #3
 8002d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d52:	43db      	mvns	r3, r3
 8002d54:	401a      	ands	r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	fa93 f3a3 	rbit	r3, r3
 8002d60:	61bb      	str	r3, [r7, #24]
  return result;
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	fab3 f383 	clz	r3, r3
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	6879      	ldr	r1, [r7, #4]
 8002d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d72:	431a      	orrs	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002d78:	bf00      	nop
 8002d7a:	3724      	adds	r7, #36	; 0x24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b089      	sub	sp, #36	; 0x24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	fa93 f3a3 	rbit	r3, r3
 8002d9e:	613b      	str	r3, [r7, #16]
  return result;
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	fab3 f383 	clz	r3, r3
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	2103      	movs	r1, #3
 8002dac:	fa01 f303 	lsl.w	r3, r1, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	401a      	ands	r2, r3
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	fa93 f3a3 	rbit	r3, r3
 8002dbe:	61bb      	str	r3, [r7, #24]
  return result;
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	fab3 f383 	clz	r3, r3
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	60da      	str	r2, [r3, #12]
}
 8002dd6:	bf00      	nop
 8002dd8:	3724      	adds	r7, #36	; 0x24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b089      	sub	sp, #36	; 0x24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	60b9      	str	r1, [r7, #8]
 8002dec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6a1a      	ldr	r2, [r3, #32]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	fa93 f3a3 	rbit	r3, r3
 8002dfc:	613b      	str	r3, [r7, #16]
  return result;
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	fab3 f383 	clz	r3, r3
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	210f      	movs	r1, #15
 8002e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0e:	43db      	mvns	r3, r3
 8002e10:	401a      	ands	r2, r3
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	fa93 f3a3 	rbit	r3, r3
 8002e1c:	61bb      	str	r3, [r7, #24]
  return result;
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	fab3 f383 	clz	r3, r3
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	6879      	ldr	r1, [r7, #4]
 8002e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002e34:	bf00      	nop
 8002e36:	3724      	adds	r7, #36	; 0x24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b089      	sub	sp, #36	; 0x24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	fa93 f3a3 	rbit	r3, r3
 8002e5c:	613b      	str	r3, [r7, #16]
  return result;
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	fab3 f383 	clz	r3, r3
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	210f      	movs	r1, #15
 8002e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	401a      	ands	r2, r3
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	0a1b      	lsrs	r3, r3, #8
 8002e76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	61bb      	str	r3, [r7, #24]
  return result;
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	fab3 f383 	clz	r3, r3
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e90:	431a      	orrs	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002e96:	bf00      	nop
 8002e98:	3724      	adds	r7, #36	; 0x24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b088      	sub	sp, #32
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
 8002eaa:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	613b      	str	r3, [r7, #16]
  return result;
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	fab3 f383 	clz	r3, r3
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002ecc:	e049      	b.n	8002f62 <LL_GPIO_Init+0xc0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eda:	4013      	ands	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d03b      	beq.n	8002f5c <LL_GPIO_Init+0xba>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	461a      	mov	r2, r3
 8002eea:	69b9      	ldr	r1, [r7, #24]
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff fed3 	bl	8002c98 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d003      	beq.n	8002f02 <LL_GPIO_Init+0x60>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d106      	bne.n	8002f10 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	461a      	mov	r2, r3
 8002f08:	69b9      	ldr	r1, [r7, #24]
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff ff0b 	bl	8002d26 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	461a      	mov	r2, r3
 8002f16:	69b9      	ldr	r1, [r7, #24]
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7ff ff33 	bl	8002d84 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d11a      	bne.n	8002f5c <LL_GPIO_Init+0xba>
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	fa93 f3a3 	rbit	r3, r3
 8002f30:	60bb      	str	r3, [r7, #8]
  return result;
 8002f32:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002f34:	fab3 f383 	clz	r3, r3
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b07      	cmp	r3, #7
 8002f3c:	d807      	bhi.n	8002f4e <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	461a      	mov	r2, r3
 8002f44:	69b9      	ldr	r1, [r7, #24]
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f7ff ff4b 	bl	8002de2 <LL_GPIO_SetAFPin_0_7>
 8002f4c:	e006      	b.n	8002f5c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	461a      	mov	r2, r3
 8002f54:	69b9      	ldr	r1, [r7, #24]
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7ff ff72 	bl	8002e40 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	fa22 f303 	lsr.w	r3, r2, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1ae      	bne.n	8002ece <LL_GPIO_Init+0x2c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d003      	beq.n	8002f80 <LL_GPIO_Init+0xde>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d107      	bne.n	8002f90 <LL_GPIO_Init+0xee>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	6819      	ldr	r1, [r3, #0]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	461a      	mov	r2, r3
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff feb3 	bl	8002cf6 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3720      	adds	r7, #32
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
	...

08002f9c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002fa0:	4b04      	ldr	r3, [pc, #16]	; (8002fb4 <LL_RCC_GetSysClkSource+0x18>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 030c 	and.w	r3, r3, #12
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	40023800 	.word	0x40023800

08002fb8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002fbc:	4b04      	ldr	r3, [pc, #16]	; (8002fd0 <LL_RCC_GetAHBPrescaler+0x18>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800

08002fd4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002fd8:	4b04      	ldr	r3, [pc, #16]	; (8002fec <LL_RCC_GetAPB1Prescaler+0x18>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800

08002ff0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002ff4:	4b04      	ldr	r3, [pc, #16]	; (8003008 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	40023800 	.word	0x40023800

0800300c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003010:	4b04      	ldr	r3, [pc, #16]	; (8003024 <LL_RCC_PLL_GetMainSource+0x18>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003018:	4618      	mov	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40023800 	.word	0x40023800

08003028 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <LL_RCC_PLL_GetN+0x18>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	099b      	lsrs	r3, r3, #6
 8003032:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003036:	4618      	mov	r0, r3
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	40023800 	.word	0x40023800

08003044 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003048:	4b04      	ldr	r3, [pc, #16]	; (800305c <LL_RCC_PLL_GetP+0x18>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003050:	4618      	mov	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	40023800 	.word	0x40023800

08003060 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003064:	4b04      	ldr	r3, [pc, #16]	; (8003078 <LL_RCC_PLL_GetR+0x18>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40023800 	.word	0x40023800

0800307c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003080:	4b04      	ldr	r3, [pc, #16]	; (8003094 <LL_RCC_PLL_GetDivider+0x18>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40023800 	.word	0x40023800

08003098 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80030a0:	f000 f820 	bl	80030e4 <RCC_GetSystemClockFreq>
 80030a4:	4602      	mov	r2, r0
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 f85c 	bl	800316c <RCC_GetHCLKClockFreq>
 80030b4:	4602      	mov	r2, r0
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 f86a 	bl	8003198 <RCC_GetPCLK1ClockFreq>
 80030c4:	4602      	mov	r2, r0
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 f876 	bl	80031c0 <RCC_GetPCLK2ClockFreq>
 80030d4:	4602      	mov	r2, r0
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	60da      	str	r2, [r3, #12]
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
	...

080030e4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80030ee:	f7ff ff55 	bl	8002f9c <LL_RCC_GetSysClkSource>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b0c      	cmp	r3, #12
 80030f6:	d82d      	bhi.n	8003154 <RCC_GetSystemClockFreq+0x70>
 80030f8:	a201      	add	r2, pc, #4	; (adr r2, 8003100 <RCC_GetSystemClockFreq+0x1c>)
 80030fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fe:	bf00      	nop
 8003100:	08003135 	.word	0x08003135
 8003104:	08003155 	.word	0x08003155
 8003108:	08003155 	.word	0x08003155
 800310c:	08003155 	.word	0x08003155
 8003110:	0800313b 	.word	0x0800313b
 8003114:	08003155 	.word	0x08003155
 8003118:	08003155 	.word	0x08003155
 800311c:	08003155 	.word	0x08003155
 8003120:	08003141 	.word	0x08003141
 8003124:	08003155 	.word	0x08003155
 8003128:	08003155 	.word	0x08003155
 800312c:	08003155 	.word	0x08003155
 8003130:	0800314b 	.word	0x0800314b
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003134:	4b0b      	ldr	r3, [pc, #44]	; (8003164 <RCC_GetSystemClockFreq+0x80>)
 8003136:	607b      	str	r3, [r7, #4]
      break;
 8003138:	e00f      	b.n	800315a <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800313a:	4b0b      	ldr	r3, [pc, #44]	; (8003168 <RCC_GetSystemClockFreq+0x84>)
 800313c:	607b      	str	r3, [r7, #4]
      break;
 800313e:	e00c      	b.n	800315a <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003140:	2008      	movs	r0, #8
 8003142:	f000 f851 	bl	80031e8 <RCC_PLL_GetFreqDomain_SYS>
 8003146:	6078      	str	r0, [r7, #4]
      break;
 8003148:	e007      	b.n	800315a <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 800314a:	200c      	movs	r0, #12
 800314c:	f000 f84c 	bl	80031e8 <RCC_PLL_GetFreqDomain_SYS>
 8003150:	6078      	str	r0, [r7, #4]
      break;
 8003152:	e002      	b.n	800315a <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003154:	4b03      	ldr	r3, [pc, #12]	; (8003164 <RCC_GetSystemClockFreq+0x80>)
 8003156:	607b      	str	r3, [r7, #4]
      break;
 8003158:	bf00      	nop
  }

  return frequency;
 800315a:	687b      	ldr	r3, [r7, #4]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	00f42400 	.word	0x00f42400
 8003168:	007a1200 	.word	0x007a1200

0800316c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003174:	f7ff ff20 	bl	8002fb8 <LL_RCC_GetAHBPrescaler>
 8003178:	4603      	mov	r3, r0
 800317a:	091b      	lsrs	r3, r3, #4
 800317c:	f003 030f 	and.w	r3, r3, #15
 8003180:	4a04      	ldr	r2, [pc, #16]	; (8003194 <RCC_GetHCLKClockFreq+0x28>)
 8003182:	5cd3      	ldrb	r3, [r2, r3]
 8003184:	461a      	mov	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	40d3      	lsrs	r3, r2
}
 800318a:	4618      	mov	r0, r3
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	0800cab8 	.word	0x0800cab8

08003198 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80031a0:	f7ff ff18 	bl	8002fd4 <LL_RCC_GetAPB1Prescaler>
 80031a4:	4603      	mov	r3, r0
 80031a6:	0a9b      	lsrs	r3, r3, #10
 80031a8:	4a04      	ldr	r2, [pc, #16]	; (80031bc <RCC_GetPCLK1ClockFreq+0x24>)
 80031aa:	5cd3      	ldrb	r3, [r2, r3]
 80031ac:	461a      	mov	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	40d3      	lsrs	r3, r2
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	0800cac8 	.word	0x0800cac8

080031c0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80031c8:	f7ff ff12 	bl	8002ff0 <LL_RCC_GetAPB2Prescaler>
 80031cc:	4603      	mov	r3, r0
 80031ce:	0b5b      	lsrs	r3, r3, #13
 80031d0:	4a04      	ldr	r2, [pc, #16]	; (80031e4 <RCC_GetPCLK2ClockFreq+0x24>)
 80031d2:	5cd3      	ldrb	r3, [r2, r3]
 80031d4:	461a      	mov	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	40d3      	lsrs	r3, r2
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	0800cac8 	.word	0x0800cac8

080031e8 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80031e8:	b590      	push	{r4, r7, lr}
 80031ea:	b087      	sub	sp, #28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	2300      	movs	r3, #0
 80031fa:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80031fc:	f7ff ff06 	bl	800300c <LL_RCC_PLL_GetMainSource>
 8003200:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8003208:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800320c:	d003      	beq.n	8003216 <RCC_PLL_GetFreqDomain_SYS+0x2e>
 800320e:	e005      	b.n	800321c <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003210:	4b1b      	ldr	r3, [pc, #108]	; (8003280 <RCC_PLL_GetFreqDomain_SYS+0x98>)
 8003212:	617b      	str	r3, [r7, #20]
      break;
 8003214:	e005      	b.n	8003222 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003216:	4b1b      	ldr	r3, [pc, #108]	; (8003284 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8003218:	617b      	str	r3, [r7, #20]
      break;
 800321a:	e002      	b.n	8003222 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 800321c:	4b18      	ldr	r3, [pc, #96]	; (8003280 <RCC_PLL_GetFreqDomain_SYS+0x98>)
 800321e:	617b      	str	r3, [r7, #20]
      break;
 8003220:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b08      	cmp	r3, #8
 8003226:	d114      	bne.n	8003252 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003228:	f7ff ff28 	bl	800307c <LL_RCC_PLL_GetDivider>
 800322c:	4602      	mov	r2, r0
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	fbb3 f4f2 	udiv	r4, r3, r2
 8003234:	f7ff fef8 	bl	8003028 <LL_RCC_PLL_GetN>
 8003238:	4603      	mov	r3, r0
 800323a:	fb03 f404 	mul.w	r4, r3, r4
 800323e:	f7ff ff01 	bl	8003044 <LL_RCC_PLL_GetP>
 8003242:	4603      	mov	r3, r0
 8003244:	0c1b      	lsrs	r3, r3, #16
 8003246:	3301      	adds	r3, #1
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	fbb4 f3f3 	udiv	r3, r4, r3
 800324e:	613b      	str	r3, [r7, #16]
 8003250:	e011      	b.n	8003276 <RCC_PLL_GetFreqDomain_SYS+0x8e>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003252:	f7ff ff13 	bl	800307c <LL_RCC_PLL_GetDivider>
 8003256:	4602      	mov	r2, r0
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	fbb3 f4f2 	udiv	r4, r3, r2
 800325e:	f7ff fee3 	bl	8003028 <LL_RCC_PLL_GetN>
 8003262:	4603      	mov	r3, r0
 8003264:	fb03 f404 	mul.w	r4, r3, r4
 8003268:	f7ff fefa 	bl	8003060 <LL_RCC_PLL_GetR>
 800326c:	4603      	mov	r3, r0
 800326e:	0f1b      	lsrs	r3, r3, #28
 8003270:	fbb4 f3f3 	udiv	r3, r4, r3
 8003274:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003276:	693b      	ldr	r3, [r7, #16]
}
 8003278:	4618      	mov	r0, r3
 800327a:	371c      	adds	r7, #28
 800327c:	46bd      	mov	sp, r7
 800327e:	bd90      	pop	{r4, r7, pc}
 8003280:	00f42400 	.word	0x00f42400
 8003284:	007a1200 	.word	0x007a1200

08003288 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	635a      	str	r2, [r3, #52]	; 0x34
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	f043 0201 	orr.w	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	615a      	str	r2, [r3, #20]
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a3d      	ldr	r2, [pc, #244]	; (8003474 <LL_TIM_Init+0x108>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d013      	beq.n	80033ac <LL_TIM_Init+0x40>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800338a:	d00f      	beq.n	80033ac <LL_TIM_Init+0x40>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a3a      	ldr	r2, [pc, #232]	; (8003478 <LL_TIM_Init+0x10c>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d00b      	beq.n	80033ac <LL_TIM_Init+0x40>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a39      	ldr	r2, [pc, #228]	; (800347c <LL_TIM_Init+0x110>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d007      	beq.n	80033ac <LL_TIM_Init+0x40>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a38      	ldr	r2, [pc, #224]	; (8003480 <LL_TIM_Init+0x114>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d003      	beq.n	80033ac <LL_TIM_Init+0x40>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a37      	ldr	r2, [pc, #220]	; (8003484 <LL_TIM_Init+0x118>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d106      	bne.n	80033ba <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a2d      	ldr	r2, [pc, #180]	; (8003474 <LL_TIM_Init+0x108>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d02b      	beq.n	800341a <LL_TIM_Init+0xae>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c8:	d027      	beq.n	800341a <LL_TIM_Init+0xae>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a2a      	ldr	r2, [pc, #168]	; (8003478 <LL_TIM_Init+0x10c>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d023      	beq.n	800341a <LL_TIM_Init+0xae>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a29      	ldr	r2, [pc, #164]	; (800347c <LL_TIM_Init+0x110>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d01f      	beq.n	800341a <LL_TIM_Init+0xae>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a28      	ldr	r2, [pc, #160]	; (8003480 <LL_TIM_Init+0x114>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d01b      	beq.n	800341a <LL_TIM_Init+0xae>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a27      	ldr	r2, [pc, #156]	; (8003484 <LL_TIM_Init+0x118>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d017      	beq.n	800341a <LL_TIM_Init+0xae>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a26      	ldr	r2, [pc, #152]	; (8003488 <LL_TIM_Init+0x11c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d013      	beq.n	800341a <LL_TIM_Init+0xae>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a25      	ldr	r2, [pc, #148]	; (800348c <LL_TIM_Init+0x120>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d00f      	beq.n	800341a <LL_TIM_Init+0xae>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a24      	ldr	r2, [pc, #144]	; (8003490 <LL_TIM_Init+0x124>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00b      	beq.n	800341a <LL_TIM_Init+0xae>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a23      	ldr	r2, [pc, #140]	; (8003494 <LL_TIM_Init+0x128>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d007      	beq.n	800341a <LL_TIM_Init+0xae>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a22      	ldr	r2, [pc, #136]	; (8003498 <LL_TIM_Init+0x12c>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d003      	beq.n	800341a <LL_TIM_Init+0xae>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a21      	ldr	r2, [pc, #132]	; (800349c <LL_TIM_Init+0x130>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d106      	bne.n	8003428 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	4313      	orrs	r3, r2
 8003426:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	4619      	mov	r1, r3
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f7ff ff35 	bl	80032a4 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	4619      	mov	r1, r3
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7ff ff21 	bl	8003288 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a0a      	ldr	r2, [pc, #40]	; (8003474 <LL_TIM_Init+0x108>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d003      	beq.n	8003456 <LL_TIM_Init+0xea>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a0c      	ldr	r2, [pc, #48]	; (8003484 <LL_TIM_Init+0x118>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d105      	bne.n	8003462 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	7c1b      	ldrb	r3, [r3, #16]
 800345a:	4619      	mov	r1, r3
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7ff ff2f 	bl	80032c0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7ff ff72 	bl	800334c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	40010000 	.word	0x40010000
 8003478:	40000400 	.word	0x40000400
 800347c:	40000800 	.word	0x40000800
 8003480:	40000c00 	.word	0x40000c00
 8003484:	40010400 	.word	0x40010400
 8003488:	40014000 	.word	0x40014000
 800348c:	40014400 	.word	0x40014400
 8003490:	40014800 	.word	0x40014800
 8003494:	40001800 	.word	0x40001800
 8003498:	40001c00 	.word	0x40001c00
 800349c:	40002000 	.word	0x40002000

080034a0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2b10      	cmp	r3, #16
 80034b4:	d012      	beq.n	80034dc <LL_TIM_OC_Init+0x3c>
 80034b6:	2b10      	cmp	r3, #16
 80034b8:	d802      	bhi.n	80034c0 <LL_TIM_OC_Init+0x20>
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d007      	beq.n	80034ce <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80034be:	e022      	b.n	8003506 <LL_TIM_OC_Init+0x66>
  switch (Channel)
 80034c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034c4:	d011      	beq.n	80034ea <LL_TIM_OC_Init+0x4a>
 80034c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ca:	d015      	beq.n	80034f8 <LL_TIM_OC_Init+0x58>
      break;
 80034cc:	e01b      	b.n	8003506 <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 f867 	bl	80035a4 <OC1Config>
 80034d6:	4603      	mov	r3, r0
 80034d8:	75fb      	strb	r3, [r7, #23]
      break;
 80034da:	e014      	b.n	8003506 <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 f8cc 	bl	800367c <OC2Config>
 80034e4:	4603      	mov	r3, r0
 80034e6:	75fb      	strb	r3, [r7, #23]
      break;
 80034e8:	e00d      	b.n	8003506 <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f935 	bl	800375c <OC3Config>
 80034f2:	4603      	mov	r3, r0
 80034f4:	75fb      	strb	r3, [r7, #23]
      break;
 80034f6:	e006      	b.n	8003506 <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80034f8:	6879      	ldr	r1, [r7, #4]
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 f99e 	bl	800383c <OC4Config>
 8003500:	4603      	mov	r3, r0
 8003502:	75fb      	strb	r3, [r7, #23]
      break;
 8003504:	bf00      	nop
  }

  return result;
 8003506:	7dfb      	ldrb	r3, [r7, #23]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	7b12      	ldrb	r2, [r2, #12]
 8003528:	4313      	orrs	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	4313      	orrs	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	4313      	orrs	r3, r2
 8003546:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4313      	orrs	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	89d2      	ldrh	r2, [r2, #14]
 8003560:	4313      	orrs	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	4313      	orrs	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	4313      	orrs	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	4313      	orrs	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3714      	adds	r7, #20
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
	...

080035a4 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	f023 0201 	bic.w	r2, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f023 0303 	bic.w	r3, r3, #3
 80035d2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4313      	orrs	r3, r2
 80035e0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f023 0202 	bic.w	r2, r3, #2
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f023 0201 	bic.w	r2, r3, #1
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a1c      	ldr	r2, [pc, #112]	; (8003674 <OC1Config+0xd0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d003      	beq.n	800360e <OC1Config+0x6a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a1b      	ldr	r2, [pc, #108]	; (8003678 <OC1Config+0xd4>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d11e      	bne.n	800364c <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f023 0208 	bic.w	r2, r3, #8
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4313      	orrs	r3, r2
 800361c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f023 0204 	bic.w	r2, r3, #4
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4313      	orrs	r3, r2
 800362c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	4313      	orrs	r3, r2
 800363a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	4313      	orrs	r3, r2
 800364a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4619      	mov	r1, r3
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7ff fe3c 	bl	80032dc <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40010000 	.word	0x40010000
 8003678:	40010400 	.word	0x40010400

0800367c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	f023 0210 	bic.w	r2, r3, #16
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	021b      	lsls	r3, r3, #8
 80036b8:	4313      	orrs	r3, r2
 80036ba:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	f023 0220 	bic.w	r2, r3, #32
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	011b      	lsls	r3, r3, #4
 80036c8:	4313      	orrs	r3, r2
 80036ca:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f023 0210 	bic.w	r2, r3, #16
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	4313      	orrs	r3, r2
 80036da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a1d      	ldr	r2, [pc, #116]	; (8003754 <OC2Config+0xd8>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d003      	beq.n	80036ec <OC2Config+0x70>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a1c      	ldr	r2, [pc, #112]	; (8003758 <OC2Config+0xdc>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d11f      	bne.n	800372c <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	019b      	lsls	r3, r3, #6
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	019b      	lsls	r3, r3, #6
 8003708:	4313      	orrs	r3, r2
 800370a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	4313      	orrs	r3, r2
 800371a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4619      	mov	r1, r3
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff fdda 	bl	80032f8 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3718      	adds	r7, #24
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40010000 	.word	0x40010000
 8003758:	40010400 	.word	0x40010400

0800375c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f023 0303 	bic.w	r3, r3, #3
 800378a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	021b      	lsls	r3, r3, #8
 80037a6:	4313      	orrs	r3, r2
 80037a8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	021b      	lsls	r3, r3, #8
 80037b6:	4313      	orrs	r3, r2
 80037b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a1d      	ldr	r2, [pc, #116]	; (8003834 <OC3Config+0xd8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d003      	beq.n	80037ca <OC3Config+0x6e>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a1c      	ldr	r2, [pc, #112]	; (8003838 <OC3Config+0xdc>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d11f      	bne.n	800380a <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	029b      	lsls	r3, r3, #10
 80037d6:	4313      	orrs	r3, r2
 80037d8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	029b      	lsls	r3, r3, #10
 80037e6:	4313      	orrs	r3, r2
 80037e8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	011b      	lsls	r3, r3, #4
 80037f6:	4313      	orrs	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	69db      	ldr	r3, [r3, #28]
 8003804:	015b      	lsls	r3, r3, #5
 8003806:	4313      	orrs	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	4619      	mov	r1, r3
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7ff fd79 	bl	8003314 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40010000 	.word	0x40010000
 8003838:	40010400 	.word	0x40010400

0800383c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800386a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	021b      	lsls	r3, r3, #8
 8003878:	4313      	orrs	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	031b      	lsls	r3, r3, #12
 8003888:	4313      	orrs	r3, r2
 800388a:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	031b      	lsls	r3, r3, #12
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a11      	ldr	r2, [pc, #68]	; (80038e4 <OC4Config+0xa8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d003      	beq.n	80038ac <OC4Config+0x70>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a10      	ldr	r2, [pc, #64]	; (80038e8 <OC4Config+0xac>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d107      	bne.n	80038bc <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	019b      	lsls	r3, r3, #6
 80038b8:	4313      	orrs	r3, r2
 80038ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	4619      	mov	r1, r3
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7ff fd2e 	bl	8003330 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40010000 	.word	0x40010000
 80038e8:	40010400 	.word	0x40010400

080038ec <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003900:	bf0c      	ite	eq
 8003902:	2301      	moveq	r3, #1
 8003904:	2300      	movne	r3, #0
 8003906:	b2db      	uxtb	r3, r3
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	431a      	orrs	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	611a      	str	r2, [r3, #16]
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 800393a:	b480      	push	{r7}
 800393c:	b083      	sub	sp, #12
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
 8003942:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	431a      	orrs	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	615a      	str	r2, [r3, #20]
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
 800396c:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003974:	d152      	bne.n	8003a1c <LL_USART_SetBaudRate+0xbc>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	009a      	lsls	r2, r3, #2
 8003980:	441a      	add	r2, r3
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	fbb2 f3f3 	udiv	r3, r2, r3
 800398a:	4a4f      	ldr	r2, [pc, #316]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 800398c:	fba2 2303 	umull	r2, r3, r2, r3
 8003990:	095b      	lsrs	r3, r3, #5
 8003992:	b29b      	uxth	r3, r3
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	b299      	uxth	r1, r3
 8003998:	68ba      	ldr	r2, [r7, #8]
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	009a      	lsls	r2, r3, #2
 80039a2:	441a      	add	r2, r3
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ac:	4b46      	ldr	r3, [pc, #280]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 80039ae:	fba3 0302 	umull	r0, r3, r3, r2
 80039b2:	095b      	lsrs	r3, r3, #5
 80039b4:	2064      	movs	r0, #100	; 0x64
 80039b6:	fb00 f303 	mul.w	r3, r0, r3
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	3332      	adds	r3, #50	; 0x32
 80039c0:	4a41      	ldr	r2, [pc, #260]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 80039c2:	fba2 2303 	umull	r2, r3, r2, r3
 80039c6:	095b      	lsrs	r3, r3, #5
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	440b      	add	r3, r1
 80039d6:	b299      	uxth	r1, r3
 80039d8:	68ba      	ldr	r2, [r7, #8]
 80039da:	4613      	mov	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	4413      	add	r3, r2
 80039e0:	009a      	lsls	r2, r3, #2
 80039e2:	441a      	add	r2, r3
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ec:	4b36      	ldr	r3, [pc, #216]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 80039ee:	fba3 0302 	umull	r0, r3, r3, r2
 80039f2:	095b      	lsrs	r3, r3, #5
 80039f4:	2064      	movs	r0, #100	; 0x64
 80039f6:	fb00 f303 	mul.w	r3, r0, r3
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	3332      	adds	r3, #50	; 0x32
 8003a00:	4a31      	ldr	r2, [pc, #196]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 8003a02:	fba2 2303 	umull	r2, r3, r2, r3
 8003a06:	095b      	lsrs	r3, r3, #5
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	440b      	add	r3, r1
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	461a      	mov	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	609a      	str	r2, [r3, #8]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8003a1a:	e04f      	b.n	8003abc <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	009a      	lsls	r2, r3, #2
 8003a26:	441a      	add	r2, r3
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a30:	4a25      	ldr	r2, [pc, #148]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 8003a32:	fba2 2303 	umull	r2, r3, r2, r3
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	b299      	uxth	r1, r3
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	4613      	mov	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4413      	add	r3, r2
 8003a46:	009a      	lsls	r2, r3, #2
 8003a48:	441a      	add	r2, r3
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a52:	4b1d      	ldr	r3, [pc, #116]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 8003a54:	fba3 0302 	umull	r0, r3, r3, r2
 8003a58:	095b      	lsrs	r3, r3, #5
 8003a5a:	2064      	movs	r0, #100	; 0x64
 8003a5c:	fb00 f303 	mul.w	r3, r0, r3
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	011b      	lsls	r3, r3, #4
 8003a64:	3332      	adds	r3, #50	; 0x32
 8003a66:	4a18      	ldr	r2, [pc, #96]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 8003a68:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6c:	095b      	lsrs	r3, r3, #5
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	440b      	add	r3, r1
 8003a78:	b299      	uxth	r1, r3
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	009a      	lsls	r2, r3, #2
 8003a84:	441a      	add	r2, r3
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a8e:	4b0e      	ldr	r3, [pc, #56]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 8003a90:	fba3 0302 	umull	r0, r3, r3, r2
 8003a94:	095b      	lsrs	r3, r3, #5
 8003a96:	2064      	movs	r0, #100	; 0x64
 8003a98:	fb00 f303 	mul.w	r3, r0, r3
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	3332      	adds	r3, #50	; 0x32
 8003aa2:	4a09      	ldr	r2, [pc, #36]	; (8003ac8 <LL_USART_SetBaudRate+0x168>)
 8003aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa8:	095b      	lsrs	r3, r3, #5
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	f003 030f 	and.w	r3, r3, #15
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	440b      	add	r3, r1
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	609a      	str	r2, [r3, #8]
}
 8003abc:	bf00      	nop
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	51eb851f 	.word	0x51eb851f

08003acc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003ada:	2300      	movs	r3, #0
 8003adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7ff ff04 	bl	80038ec <LL_USART_IsEnabled>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d15e      	bne.n	8003ba8 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003af2:	f023 030c 	bic.w	r3, r3, #12
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	6851      	ldr	r1, [r2, #4]
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	68d2      	ldr	r2, [r2, #12]
 8003afe:	4311      	orrs	r1, r2
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	6912      	ldr	r2, [r2, #16]
 8003b04:	4311      	orrs	r1, r2
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	6992      	ldr	r2, [r2, #24]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	4619      	mov	r1, r3
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff fefb 	bl	8003914 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	4619      	mov	r1, r3
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f7ff ff08 	bl	800393a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003b2a:	f107 0308 	add.w	r3, r7, #8
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7ff fab2 	bl	8003098 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a1f      	ldr	r2, [pc, #124]	; (8003bb4 <LL_USART_Init+0xe8>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d102      	bne.n	8003b42 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	61bb      	str	r3, [r7, #24]
 8003b40:	e021      	b.n	8003b86 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a1c      	ldr	r2, [pc, #112]	; (8003bb8 <LL_USART_Init+0xec>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d102      	bne.n	8003b50 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	61bb      	str	r3, [r7, #24]
 8003b4e:	e01a      	b.n	8003b86 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a1a      	ldr	r2, [pc, #104]	; (8003bbc <LL_USART_Init+0xf0>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d102      	bne.n	8003b5e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	61bb      	str	r3, [r7, #24]
 8003b5c:	e013      	b.n	8003b86 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a17      	ldr	r2, [pc, #92]	; (8003bc0 <LL_USART_Init+0xf4>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d102      	bne.n	8003b6c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	61bb      	str	r3, [r7, #24]
 8003b6a:	e00c      	b.n	8003b86 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a15      	ldr	r2, [pc, #84]	; (8003bc4 <LL_USART_Init+0xf8>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d102      	bne.n	8003b7a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	61bb      	str	r3, [r7, #24]
 8003b78:	e005      	b.n	8003b86 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a12      	ldr	r2, [pc, #72]	; (8003bc8 <LL_USART_Init+0xfc>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d101      	bne.n	8003b86 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00d      	beq.n	8003ba8 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d009      	beq.n	8003ba8 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003b94:	2300      	movs	r3, #0
 8003b96:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	699a      	ldr	r2, [r3, #24]
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	69b9      	ldr	r1, [r7, #24]
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7ff fedc 	bl	8003960 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003ba8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3720      	adds	r7, #32
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40011000 	.word	0x40011000
 8003bb8:	40004400 	.word	0x40004400
 8003bbc:	40004800 	.word	0x40004800
 8003bc0:	40011400 	.word	0x40011400
 8003bc4:	40004c00 	.word	0x40004c00
 8003bc8:	40005000 	.word	0x40005000

08003bcc <_ZN9ArgSensorC1Ev>:
 * ABZ
 */

#include "ArgSensor.hpp"

ArgSensor::ArgSensor() {
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	4a0e      	ldr	r2, [pc, #56]	; (8003c10 <_ZN9ArgSensorC1Ev+0x44>)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	3318      	adds	r3, #24
 8003bde:	4618      	mov	r0, r3
 8003be0:	f003 fb5a 	bl	8007298 <_ZN8ObserverC1Ev>
	// TODO Auto-generated constructor stub
	mArg = 0;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f04f 0200 	mov.w	r2, #0
 8003bea:	605a      	str	r2, [r3, #4]
	mImArgcount = 0;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	615a      	str	r2, [r3, #20]
	mArg_delta = 0;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f04f 0200 	mov.w	r2, #0
 8003bf8:	60da      	str	r2, [r3, #12]
	mFCisON = 0;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	741a      	strb	r2, [r3, #16]
	mIsAccelerating = false;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	745a      	strb	r2, [r3, #17]
}
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	0800ca20 	.word	0x0800ca20

08003c14 <_ZN9ArgSensorD1Ev>:

ArgSensor::~ArgSensor() {
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	4a06      	ldr	r2, [pc, #24]	; (8003c38 <_ZN9ArgSensorD1Ev+0x24>)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	3318      	adds	r3, #24
 8003c26:	4618      	mov	r0, r3
 8003c28:	f003 fb46 	bl	80072b8 <_ZN8ObserverD1Ev>
	// TODO Auto-generated destructor stub
}
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	0800ca20 	.word	0x0800ca20

08003c3c <_ZN9ArgSensorD0Ev>:
ArgSensor::~ArgSensor() {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
}
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff ffe5 	bl	8003c14 <_ZN9ArgSensorD1Ev>
 8003c4a:	2190      	movs	r1, #144	; 0x90
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f005 f9f5 	bl	800903c <_ZdlPvj>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4618      	mov	r0, r3
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <_ZN9ArgSensor4InitEv>:

void ArgSensor::Init(void) {
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
	mArgOld = 0;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f04f 0200 	mov.w	r2, #0
 8003c6a:	609a      	str	r2, [r3, #8]
	mArg = 0;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f04f 0200 	mov.w	r2, #0
 8003c72:	605a      	str	r2, [r3, #4]
	mArg_delta = 0;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f04f 0200 	mov.w	r2, #0
 8003c7a:	60da      	str	r2, [r3, #12]
	mFCisON = 0;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	741a      	strb	r2, [r3, #16]
	mIsAccelerating = false;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	745a      	strb	r2, [r3, #17]
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <_ZN9ArgSensor6getArgEv>:
	mArgOld = mArg;
	mArg = mArg - pArg + (2*M_PI);
	mArg = fmodl(mArg, (2*M_PI));
}

float ArgSensor::getArg(void){
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	return mArg;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	ee07 3a90 	vmov	s15, r3
}
 8003ca4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <_ZN9ArgSensor9getArgOldEv>:

float ArgSensor::getArgOld(void){
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
	return mArgOld;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	ee07 3a90 	vmov	s15, r3
}
 8003cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <_ZN9ArgSensor12getArg_deltaEv>:

float ArgSensor::getArg_delta(void){
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
	return mArg_delta;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	ee07 3a90 	vmov	s15, r3
}
 8003ce0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr

08003cee <_ZN9ArgSensor13FC_Start_StopEb>:

void ArgSensor::FC_Start_Stop(bool pIsON){
 8003cee:	b480      	push	{r7}
 8003cf0:	b083      	sub	sp, #12
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	70fb      	strb	r3, [r7, #3]
		mFCisON = pIsON;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	78fa      	ldrb	r2, [r7, #3]
 8003cfe:	741a      	strb	r2, [r3, #16]
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <_ZN9ArgSensor11GetArgCountEv>:

bool ArgSensor::GetFCisON(void) {//
	return mFCisON;
}

int ArgSensor::GetArgCount(void) {
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
	return mImArgcount;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	695b      	ldr	r3, [r3, #20]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	0000      	movs	r0, r0
	...

08003d28 <_ZN9ArgSensor11ForceComArgEv>:

void ArgSensor::ForceComArg(void){
 8003d28:	b590      	push	{r4, r7, lr}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
	if(mFCisON){
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	7c1b      	ldrb	r3, [r3, #16]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d060      	beq.n	8003dfa <_ZN9ArgSensor11ForceComArgEv+0xd2>
		if(mImArgcount < 25000){
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8003d40:	4293      	cmp	r3, r2
 8003d42:	dc08      	bgt.n	8003d56 <_ZN9ArgSensor11ForceComArgEv+0x2e>
			mImArgcount = mImArgcount + 4;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	1d1a      	adds	r2, r3, #4
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	615a      	str	r2, [r3, #20]
			mIsAccelerating = true;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	745a      	strb	r2, [r3, #17]
 8003d54:	e002      	b.n	8003d5c <_ZN9ArgSensor11ForceComArgEv+0x34>
		} else {
			mIsAccelerating = false;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	745a      	strb	r2, [r3, #17]
		}
		float arg_add;
		arg_add = mImArgcount*0.0000125f*M_PI;//
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	ee07 3a90 	vmov	s15, r3
 8003d64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d68:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8003ed0 <_ZN9ArgSensor11ForceComArgEv+0x1a8>
 8003d6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d70:	ee17 0a90 	vmov	r0, s15
 8003d74:	f7fc fc08 	bl	8000588 <__aeabi_f2d>
 8003d78:	a351      	add	r3, pc, #324	; (adr r3, 8003ec0 <_ZN9ArgSensor11ForceComArgEv+0x198>)
 8003d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7e:	f7fc fc5b 	bl	8000638 <__aeabi_dmul>
 8003d82:	4603      	mov	r3, r0
 8003d84:	460c      	mov	r4, r1
 8003d86:	4618      	mov	r0, r3
 8003d88:	4621      	mov	r1, r4
 8003d8a:	f7fc ff2d 	bl	8000be8 <__aeabi_d2f>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	60bb      	str	r3, [r7, #8]
		mArgOld = mArg;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	609a      	str	r2, [r3, #8]
		mArg = mArg + arg_add + (2*M_PI);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003da0:	edd7 7a02 	vldr	s15, [r7, #8]
 8003da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003da8:	ee17 0a90 	vmov	r0, s15
 8003dac:	f7fc fbec 	bl	8000588 <__aeabi_f2d>
 8003db0:	a345      	add	r3, pc, #276	; (adr r3, 8003ec8 <_ZN9ArgSensor11ForceComArgEv+0x1a0>)
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	f7fc fa89 	bl	80002cc <__adddf3>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	460c      	mov	r4, r1
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	4621      	mov	r1, r4
 8003dc2:	f7fc ff11 	bl	8000be8 <__aeabi_d2f>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	605a      	str	r2, [r3, #4]
		mArg = fmodl(mArg, (2*M_PI));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7fc fbd9 	bl	8000588 <__aeabi_f2d>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	460c      	mov	r4, r1
 8003dda:	ed9f 1b3b 	vldr	d1, [pc, #236]	; 8003ec8 <_ZN9ArgSensor11ForceComArgEv+0x1a0>
 8003dde:	ec44 3b10 	vmov	d0, r3, r4
 8003de2:	f005 f940 	bl	8009066 <fmodl>
 8003de6:	ec54 3b10 	vmov	r3, r4, d0
 8003dea:	4618      	mov	r0, r3
 8003dec:	4621      	mov	r1, r4
 8003dee:	f7fc fefb 	bl	8000be8 <__aeabi_d2f>
 8003df2:	4602      	mov	r2, r0
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	605a      	str	r2, [r3, #4]
		arg_add = mImArgcount*0.0000125f*M_PI;
		mArgOld = mArg;
		mArg = mArg + arg_add + (2*M_PI);
		mArg = fmodl(mArg, (2*M_PI));
	}
}
 8003df8:	e05d      	b.n	8003eb6 <_ZN9ArgSensor11ForceComArgEv+0x18e>
		if(mImArgcount > 0){
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	dd08      	ble.n	8003e14 <_ZN9ArgSensor11ForceComArgEv+0xec>
			mImArgcount = mImArgcount - 4;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	1f1a      	subs	r2, r3, #4
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	615a      	str	r2, [r3, #20]
			mIsAccelerating = true;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	745a      	strb	r2, [r3, #17]
 8003e12:	e002      	b.n	8003e1a <_ZN9ArgSensor11ForceComArgEv+0xf2>
			mIsAccelerating = false;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	745a      	strb	r2, [r3, #17]
		arg_add = mImArgcount*0.0000125f*M_PI;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	ee07 3a90 	vmov	s15, r3
 8003e22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e26:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003ed0 <_ZN9ArgSensor11ForceComArgEv+0x1a8>
 8003e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e2e:	ee17 0a90 	vmov	r0, s15
 8003e32:	f7fc fba9 	bl	8000588 <__aeabi_f2d>
 8003e36:	a322      	add	r3, pc, #136	; (adr r3, 8003ec0 <_ZN9ArgSensor11ForceComArgEv+0x198>)
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	f7fc fbfc 	bl	8000638 <__aeabi_dmul>
 8003e40:	4603      	mov	r3, r0
 8003e42:	460c      	mov	r4, r1
 8003e44:	4618      	mov	r0, r3
 8003e46:	4621      	mov	r1, r4
 8003e48:	f7fc fece 	bl	8000be8 <__aeabi_d2f>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	60fb      	str	r3, [r7, #12]
		mArgOld = mArg;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	609a      	str	r2, [r3, #8]
		mArg = mArg + arg_add + (2*M_PI);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	ed93 7a01 	vldr	s14, [r3, #4]
 8003e5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e66:	ee17 0a90 	vmov	r0, s15
 8003e6a:	f7fc fb8d 	bl	8000588 <__aeabi_f2d>
 8003e6e:	a316      	add	r3, pc, #88	; (adr r3, 8003ec8 <_ZN9ArgSensor11ForceComArgEv+0x1a0>)
 8003e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e74:	f7fc fa2a 	bl	80002cc <__adddf3>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	460c      	mov	r4, r1
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	4621      	mov	r1, r4
 8003e80:	f7fc feb2 	bl	8000be8 <__aeabi_d2f>
 8003e84:	4602      	mov	r2, r0
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	605a      	str	r2, [r3, #4]
		mArg = fmodl(mArg, (2*M_PI));
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fc fb7a 	bl	8000588 <__aeabi_f2d>
 8003e94:	4603      	mov	r3, r0
 8003e96:	460c      	mov	r4, r1
 8003e98:	ed9f 1b0b 	vldr	d1, [pc, #44]	; 8003ec8 <_ZN9ArgSensor11ForceComArgEv+0x1a0>
 8003e9c:	ec44 3b10 	vmov	d0, r3, r4
 8003ea0:	f005 f8e1 	bl	8009066 <fmodl>
 8003ea4:	ec54 3b10 	vmov	r3, r4, d0
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	4621      	mov	r1, r4
 8003eac:	f7fc fe9c 	bl	8000be8 <__aeabi_d2f>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	605a      	str	r2, [r3, #4]
}
 8003eb6:	bf00      	nop
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd90      	pop	{r4, r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	54442d18 	.word	0x54442d18
 8003ec4:	400921fb 	.word	0x400921fb
 8003ec8:	54442d18 	.word	0x54442d18
 8003ecc:	401921fb 	.word	0x401921fb
 8003ed0:	3751b717 	.word	0x3751b717

08003ed4 <_ZNSt7__cxx119to_stringEf>:
					   4 * sizeof(unsigned long long),
					   "%llu", __val); }

  inline string
  to_string(float __val)
  {
 8003ed4:	b590      	push	{r4, r7, lr}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af02      	add	r7, sp, #8
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	ed87 0a00 	vstr	s0, [r7]
    const int __n = 
 8003ee0:	233a      	movs	r3, #58	; 0x3a
 8003ee2:	60fb      	str	r3, [r7, #12]
      __gnu_cxx::__numeric_traits<float>::__max_exponent10 + 20;
    return __gnu_cxx::__to_xstring<string>(&std::vsnprintf, __n,
					   "%f", __val);
 8003ee4:	6838      	ldr	r0, [r7, #0]
 8003ee6:	f7fc fb4f 	bl	8000588 <__aeabi_f2d>
 8003eea:	4603      	mov	r3, r0
 8003eec:	460c      	mov	r4, r1
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	e9cd 3400 	strd	r3, r4, [sp]
 8003ef4:	4b04      	ldr	r3, [pc, #16]	; (8003f08 <_ZNSt7__cxx119to_stringEf+0x34>)
 8003ef6:	223a      	movs	r2, #58	; 0x3a
 8003ef8:	4904      	ldr	r1, [pc, #16]	; (8003f0c <_ZNSt7__cxx119to_stringEf+0x38>)
 8003efa:	f000 f9cb 	bl	8004294 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>
  }
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd90      	pop	{r4, r7, pc}
 8003f06:	bf00      	nop
 8003f08:	0800c938 	.word	0x0800c938
 8003f0c:	0800b341 	.word	0x0800b341

08003f10 <_ZN9DebugCtrlC1Ev>:
 *      Author: watashi
 */

#include "DebugCtrl.hpp"

DebugCtrl::DebugCtrl() {
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	4a0b      	ldr	r2, [pc, #44]	; (8003f48 <_ZN9DebugCtrlC1Ev+0x38>)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	3304      	adds	r3, #4
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fbb6 	bl	8004694 <_ZN9DebugInfoC1Ev>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3314      	adds	r3, #20
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f000 fc43 	bl	80047b8 <_ZN13DebugInfoTinyC1Ev>
	// TODO Auto-generated constructor stub
	mDebugStatus = 0;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f503 5334 	add.w	r3, r3, #11520	; 0x2d00
 8003f38:	3320      	adds	r3, #32
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
}
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4618      	mov	r0, r3
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	0800ca30 	.word	0x0800ca30

08003f4c <_ZN9DebugCtrlD1Ev>:

DebugCtrl::~DebugCtrl() {
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	4a08      	ldr	r2, [pc, #32]	; (8003f78 <_ZN9DebugCtrlD1Ev+0x2c>)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	3314      	adds	r3, #20
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 fc3e 	bl	80047e0 <_ZN13DebugInfoTinyD1Ev>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3304      	adds	r3, #4
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 fba7 	bl	80046bc <_ZN9DebugInfoD1Ev>
	// TODO Auto-generated destructor stub
}
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4618      	mov	r0, r3
 8003f72:	3708      	adds	r7, #8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	0800ca30 	.word	0x0800ca30

08003f7c <_ZN9DebugCtrlD0Ev>:
DebugCtrl::~DebugCtrl() {
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
}
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff ffe1 	bl	8003f4c <_ZN9DebugCtrlD1Ev>
 8003f8a:	f642 5124 	movw	r1, #11556	; 0x2d24
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f005 f854 	bl	800903c <_ZdlPvj>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4618      	mov	r0, r3
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <_ZN9DebugCtrl12GetDbgStatusEv>:

int DebugCtrl::GetDbgStatus(void) {
 8003f9e:	b480      	push	{r7}
 8003fa0:	b083      	sub	sp, #12
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
	return mDebugStatus;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f503 5334 	add.w	r3, r3, #11520	; 0x2d00
 8003fac:	3320      	adds	r3, #32
 8003fae:	681b      	ldr	r3, [r3, #0]
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <_ZN9DebugCtrl19DbgInfoTinyRegisterEffff>:
//			mPWMch2.Disable();
//			mPWMch3.Disable();
//			mPWMch4.Disable();
}

void DebugCtrl::DbgInfoTinyRegister(float pIu, float pIv, float pIw, float pArg){
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b086      	sub	sp, #24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6178      	str	r0, [r7, #20]
 8003fc4:	ed87 0a04 	vstr	s0, [r7, #16]
 8003fc8:	edc7 0a03 	vstr	s1, [r7, #12]
 8003fcc:	ed87 1a02 	vstr	s2, [r7, #8]
 8003fd0:	edc7 1a01 	vstr	s3, [r7, #4]
	//DEBUG_COUNTDebugInfo
	//DebugStatus
	mDebugInfoTiny.SetMotorData(pIu, pIv, pIw, 0, 0, 0, 0, pArg);
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	3314      	adds	r3, #20
 8003fd8:	edd7 3a01 	vldr	s7, [r7, #4]
 8003fdc:	ed9f 3a14 	vldr	s6, [pc, #80]	; 8004030 <_ZN9DebugCtrl19DbgInfoTinyRegisterEffff+0x74>
 8003fe0:	eddf 2a13 	vldr	s5, [pc, #76]	; 8004030 <_ZN9DebugCtrl19DbgInfoTinyRegisterEffff+0x74>
 8003fe4:	ed9f 2a12 	vldr	s4, [pc, #72]	; 8004030 <_ZN9DebugCtrl19DbgInfoTinyRegisterEffff+0x74>
 8003fe8:	eddf 1a11 	vldr	s3, [pc, #68]	; 8004030 <_ZN9DebugCtrl19DbgInfoTinyRegisterEffff+0x74>
 8003fec:	ed97 1a02 	vldr	s2, [r7, #8]
 8003ff0:	edd7 0a03 	vldr	s1, [r7, #12]
 8003ff4:	ed97 0a04 	vldr	s0, [r7, #16]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fc12 	bl	8004822 <_ZN13DebugInfoTiny12SetMotorDataEffffffff>
	if(mDebugInfoTiny.GetCNT() == DEBUG_COUNT) {
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	3314      	adds	r3, #20
 8004002:	4618      	mov	r0, r3
 8004004:	f000 fc8f 	bl	8004926 <_ZN13DebugInfoTiny6GetCNTEv>
 8004008:	4603      	mov	r3, r0
 800400a:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800400e:	bf0c      	ite	eq
 8004010:	2301      	moveq	r3, #1
 8004012:	2300      	movne	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d005      	beq.n	8004026 <_ZN9DebugCtrl19DbgInfoTinyRegisterEffff+0x6a>
		mDebugStatus = 1;//
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f503 5334 	add.w	r3, r3, #11520	; 0x2d00
 8004020:	3320      	adds	r3, #32
 8004022:	2201      	movs	r2, #1
 8004024:	601a      	str	r2, [r3, #0]
	}
}
 8004026:	bf00      	nop
 8004028:	3718      	adds	r7, #24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	00000000 	.word	0x00000000

08004034 <_ZN9DebugCtrl14SetDebugStatusEi>:





void DebugCtrl::SetDebugStatus(int pStatus) {
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
	mDebugStatus = pStatus;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f503 5334 	add.w	r3, r3, #11520	; 0x2d00
 8004044:	3320      	adds	r3, #32
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	601a      	str	r2, [r3, #0]
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
	...

08004058 <_ZN9DebugCtrl15PrintStatusTinyEv>:
		strbuf.append("\r\n");
		UART::Transmit(strbuf);
	}
}

void DebugCtrl::PrintStatusTiny() {
 8004058:	b580      	push	{r7, lr}
 800405a:	b0b4      	sub	sp, #208	; 0xd0
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
	//UART
	int CNT = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	while(CNT != DEBUG_COUNT){
 8004066:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800406a:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800406e:	f000 8108 	beq.w	8004282 <_ZN9DebugCtrl15PrintStatusTinyEv+0x22a>
		std::string strbuf;
 8004072:	f107 030c 	add.w	r3, r7, #12
 8004076:	4618      	mov	r0, r3
 8004078:	f005 f937 	bl	80092ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
		strbuf.append(std::to_string(mDebugInfoTiny.mIu[CNT]));
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	331c      	adds	r3, #28
 8004080:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8004084:	4611      	mov	r1, r2
 8004086:	4618      	mov	r0, r3
 8004088:	f000 f957 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 800408c:	4603      	mov	r3, r0
 800408e:	edd3 7a00 	vldr	s15, [r3]
 8004092:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004096:	eeb0 0a67 	vmov.f32	s0, s15
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff ff1a 	bl	8003ed4 <_ZNSt7__cxx119to_stringEf>
 80040a0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80040a4:	f107 030c 	add.w	r3, r7, #12
 80040a8:	4611      	mov	r1, r2
 80040aa:	4618      	mov	r0, r3
 80040ac:	f005 f94c 	bl	8009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 80040b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040b4:	4618      	mov	r0, r3
 80040b6:	f005 f91f 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		strbuf.append(",");
 80040ba:	f107 030c 	add.w	r3, r7, #12
 80040be:	4973      	ldr	r1, [pc, #460]	; (800428c <_ZN9DebugCtrl15PrintStatusTinyEv+0x234>)
 80040c0:	4618      	mov	r0, r3
 80040c2:	f005 f947 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
		strbuf.append(std::to_string(mDebugInfoTiny.mIv[CNT]));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f203 53bc 	addw	r3, r3, #1468	; 0x5bc
 80040cc:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80040d0:	4611      	mov	r1, r2
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 f931 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 80040d8:	4603      	mov	r3, r0
 80040da:	edd3 7a00 	vldr	s15, [r3]
 80040de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80040e2:	eeb0 0a67 	vmov.f32	s0, s15
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff fef4 	bl	8003ed4 <_ZNSt7__cxx119to_stringEf>
 80040ec:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80040f0:	f107 030c 	add.w	r3, r7, #12
 80040f4:	4611      	mov	r1, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f005 f926 	bl	8009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 80040fc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004100:	4618      	mov	r0, r3
 8004102:	f005 f8f9 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		strbuf.append(",");
 8004106:	f107 030c 	add.w	r3, r7, #12
 800410a:	4960      	ldr	r1, [pc, #384]	; (800428c <_ZN9DebugCtrl15PrintStatusTinyEv+0x234>)
 800410c:	4618      	mov	r0, r3
 800410e:	f005 f921 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
		strbuf.append(std::to_string(mDebugInfoTiny.mIw[CNT]));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f603 335c 	addw	r3, r3, #2908	; 0xb5c
 8004118:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800411c:	4611      	mov	r1, r2
 800411e:	4618      	mov	r0, r3
 8004120:	f000 f90b 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 8004124:	4603      	mov	r3, r0
 8004126:	edd3 7a00 	vldr	s15, [r3]
 800412a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800412e:	eeb0 0a67 	vmov.f32	s0, s15
 8004132:	4618      	mov	r0, r3
 8004134:	f7ff fece 	bl	8003ed4 <_ZNSt7__cxx119to_stringEf>
 8004138:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800413c:	f107 030c 	add.w	r3, r7, #12
 8004140:	4611      	mov	r1, r2
 8004142:	4618      	mov	r0, r3
 8004144:	f005 f900 	bl	8009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8004148:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800414c:	4618      	mov	r0, r3
 800414e:	f005 f8d3 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		strbuf.append(",");
 8004152:	f107 030c 	add.w	r3, r7, #12
 8004156:	494d      	ldr	r1, [pc, #308]	; (800428c <_ZN9DebugCtrl15PrintStatusTinyEv+0x234>)
 8004158:	4618      	mov	r0, r3
 800415a:	f005 f8fb 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
		strbuf.append(std::to_string(mDebugInfoTiny.mEArg[CNT]));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f503 531d 	add.w	r3, r3, #10048	; 0x2740
 8004164:	333c      	adds	r3, #60	; 0x3c
 8004166:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800416a:	4611      	mov	r1, r2
 800416c:	4618      	mov	r0, r3
 800416e:	f000 f8e4 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 8004172:	4603      	mov	r3, r0
 8004174:	edd3 7a00 	vldr	s15, [r3]
 8004178:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800417c:	eeb0 0a67 	vmov.f32	s0, s15
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fea7 	bl	8003ed4 <_ZNSt7__cxx119to_stringEf>
 8004186:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800418a:	f107 030c 	add.w	r3, r7, #12
 800418e:	4611      	mov	r1, r2
 8004190:	4618      	mov	r0, r3
 8004192:	f005 f8d9 	bl	8009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8004196:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800419a:	4618      	mov	r0, r3
 800419c:	f005 f8ac 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		strbuf.append(",");
 80041a0:	f107 030c 	add.w	r3, r7, #12
 80041a4:	4939      	ldr	r1, [pc, #228]	; (800428c <_ZN9DebugCtrl15PrintStatusTinyEv+0x234>)
 80041a6:	4618      	mov	r0, r3
 80041a8:	f005 f8d4 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
		strbuf.append(std::to_string(mDebugInfoTiny.mIalpha[CNT]));
		strbuf.append(",");
		strbuf.append(std::to_string(mDebugInfoTiny.mIbeta[CNT]));
		strbuf.append(",");
		#endif
		strbuf.append(std::to_string(mDebugInfoTiny.mVd[CNT]));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80041b2:	331c      	adds	r3, #28
 80041b4:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80041b8:	4611      	mov	r1, r2
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 f8bd 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 80041c0:	4603      	mov	r3, r0
 80041c2:	edd3 7a00 	vldr	s15, [r3]
 80041c6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80041ca:	eeb0 0a67 	vmov.f32	s0, s15
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff fe80 	bl	8003ed4 <_ZNSt7__cxx119to_stringEf>
 80041d4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80041d8:	f107 030c 	add.w	r3, r7, #12
 80041dc:	4611      	mov	r1, r2
 80041de:	4618      	mov	r0, r3
 80041e0:	f005 f8b2 	bl	8009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 80041e4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80041e8:	4618      	mov	r0, r3
 80041ea:	f005 f885 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		strbuf.append(",");
 80041ee:	f107 030c 	add.w	r3, r7, #12
 80041f2:	4926      	ldr	r1, [pc, #152]	; (800428c <_ZN9DebugCtrl15PrintStatusTinyEv+0x234>)
 80041f4:	4618      	mov	r0, r3
 80041f6:	f005 f8ad 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
		strbuf.append(std::to_string(mDebugInfoTiny.mVq[CNT]));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f503 5307 	add.w	r3, r3, #8640	; 0x21c0
 8004200:	331c      	adds	r3, #28
 8004202:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8004206:	4611      	mov	r1, r2
 8004208:	4618      	mov	r0, r3
 800420a:	f000 f896 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 800420e:	4603      	mov	r3, r0
 8004210:	edd3 7a00 	vldr	s15, [r3]
 8004214:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004218:	eeb0 0a67 	vmov.f32	s0, s15
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff fe59 	bl	8003ed4 <_ZNSt7__cxx119to_stringEf>
 8004222:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8004226:	f107 030c 	add.w	r3, r7, #12
 800422a:	4611      	mov	r1, r2
 800422c:	4618      	mov	r0, r3
 800422e:	f005 f88b 	bl	8009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8004232:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004236:	4618      	mov	r0, r3
 8004238:	f005 f85e 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

		strbuf.append("\r\n");
 800423c:	f107 030c 	add.w	r3, r7, #12
 8004240:	4913      	ldr	r1, [pc, #76]	; (8004290 <_ZN9DebugCtrl15PrintStatusTinyEv+0x238>)
 8004242:	4618      	mov	r0, r3
 8004244:	f005 f886 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
		UART::Transmit(strbuf);
 8004248:	f107 020c 	add.w	r2, r7, #12
 800424c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004250:	4611      	mov	r1, r2
 8004252:	4618      	mov	r0, r3
 8004254:	f005 f898 	bl	8009388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8004258:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800425c:	4618      	mov	r0, r3
 800425e:	f003 fa13 	bl	8007688 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8004262:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004266:	4618      	mov	r0, r3
 8004268:	f005 f846 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		CNT++;
 800426c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004270:	3301      	adds	r3, #1
 8004272:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		std::string strbuf;
 8004276:	f107 030c 	add.w	r3, r7, #12
 800427a:	4618      	mov	r0, r3
 800427c:	f005 f83c 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	while(CNT != DEBUG_COUNT){
 8004280:	e6f1      	b.n	8004066 <_ZN9DebugCtrl15PrintStatusTinyEv+0xe>
	}
}
 8004282:	bf00      	nop
 8004284:	37d0      	adds	r7, #208	; 0xd0
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	0800c93c 	.word	0x0800c93c
 8004290:	0800c940 	.word	0x0800c940

08004294 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>:
    }

  // Helper for the to_string / to_wstring functions.
  template<typename _String, typename _CharT = typename _String::value_type>
    _String
    __to_xstring(int (*__convf) (_CharT*, std::size_t, const _CharT*,
 8004294:	b408      	push	{r3}
 8004296:	b590      	push	{r4, r7, lr}
 8004298:	b088      	sub	sp, #32
 800429a:	af00      	add	r7, sp, #0
 800429c:	60f8      	str	r0, [r7, #12]
 800429e:	60b9      	str	r1, [r7, #8]
 80042a0:	607a      	str	r2, [r7, #4]
				 __builtin_va_list), std::size_t __n,
		 const _CharT* __fmt, ...)
    {
      // XXX Eventually the result should be constructed in-place in
      // the __cxx11 string, likely with the help of internal hooks.
      _CharT* __s = static_cast<_CharT*>(__builtin_alloca(sizeof(_CharT)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3307      	adds	r3, #7
 80042a6:	3307      	adds	r3, #7
 80042a8:	08db      	lsrs	r3, r3, #3
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	ebad 0d03 	sub.w	sp, sp, r3
 80042b0:	466b      	mov	r3, sp
 80042b2:	3307      	adds	r3, #7
 80042b4:	08db      	lsrs	r3, r3, #3
 80042b6:	00db      	lsls	r3, r3, #3
 80042b8:	61fb      	str	r3, [r7, #28]
							  * __n));

      __builtin_va_list __args;
      __builtin_va_start(__args, __fmt);
 80042ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042be:	613b      	str	r3, [r7, #16]

      const int __len = __convf(__s, __n, __fmt, __args);
 80042c0:	68bc      	ldr	r4, [r7, #8]
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042c6:	6879      	ldr	r1, [r7, #4]
 80042c8:	69f8      	ldr	r0, [r7, #28]
 80042ca:	47a0      	blx	r4
 80042cc:	61b8      	str	r0, [r7, #24]

      __builtin_va_end(__args);

      return _String(__s, __s + __len);
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	69fa      	ldr	r2, [r7, #28]
 80042d2:	18d4      	adds	r4, r2, r3
 80042d4:	f107 0314 	add.w	r3, r7, #20
 80042d8:	4618      	mov	r0, r3
 80042da:	f004 fec2 	bl	8009062 <_ZNSaIcEC1Ev>
 80042de:	f107 0314 	add.w	r3, r7, #20
 80042e2:	4622      	mov	r2, r4
 80042e4:	69f9      	ldr	r1, [r7, #28]
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f000 f836 	bl	8004358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>
 80042ec:	f107 0314 	add.w	r3, r7, #20
 80042f0:	4618      	mov	r0, r3
 80042f2:	f004 feb7 	bl	8009064 <_ZNSaIcED1Ev>
    }
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	3720      	adds	r7, #32
 80042fa:	46bd      	mov	sp, r7
 80042fc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004300:	b001      	add	sp, #4
 8004302:	4770      	bx	lr

08004304 <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8004304:	b5b0      	push	{r4, r5, r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681c      	ldr	r4, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f85f 	bl	80043da <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE19_M_get_Tp_allocatorEv>
 800431c:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800431e:	461a      	mov	r2, r3
 8004320:	4629      	mov	r1, r5
 8004322:	4620      	mov	r0, r4
 8004324:	f000 f864 	bl	80043f0 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataES1_EvT_S3_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	4618      	mov	r0, r3
 800432c:	f000 f83b 	bl	80043a6 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bdb0      	pop	{r4, r5, r7, pc}

0800433a <_ZNSt5arrayIfLj360EEixEj>:
      constexpr bool
      empty() const noexcept { return size() == 0; }

      // Element access.
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 800433a:	b580      	push	{r7, lr}
 800433c:	b082      	sub	sp, #8
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
 8004342:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6839      	ldr	r1, [r7, #0]
 8004348:	4618      	mov	r0, r3
 800434a:	f000 f86e 	bl	800442a <_ZNSt14__array_traitsIfLj360EE6_S_refERA360_Kfj>
 800434e:	4603      	mov	r3, r0
 8004350:	4618      	mov	r0, r3
 8004352:	3708      	adds	r7, #8
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>:
        basic_string(_InputIterator __beg, _InputIterator __end,
 8004358:	b590      	push	{r4, r7, lr}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
 8004364:	603b      	str	r3, [r7, #0]
	: _M_dataplus(_M_local_data(), __a)
 8004366:	68fc      	ldr	r4, [r7, #12]
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f004 ff39 	bl	80091e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 800436e:	4603      	mov	r3, r0
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	4619      	mov	r1, r3
 8004374:	4620      	mov	r0, r4
 8004376:	f005 f805 	bl	8009384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
	{ _M_construct(__beg, __end); }
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	68b9      	ldr	r1, [r7, #8]
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f000 f844 	bl	800440c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4618      	mov	r0, r3
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	bd90      	pop	{r4, r7, pc}

0800438e <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 800438e:	b580      	push	{r7, lr}
 8004390:	b082      	sub	sp, #8
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f856 	bl	8004448 <_ZNSaIN9DebugInfo13SendMotorDataEED1Ev>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b082      	sub	sp, #8
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6819      	ldr	r1, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 80043b6:	461a      	mov	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	119b      	asrs	r3, r3, #6
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 80043c0:	461a      	mov	r2, r3
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f84c 	bl	8004460 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE13_M_deallocateEPS1_j>
		      - this->_M_impl._M_start); }
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7ff ffdf 	bl	800438e <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implD1Ev>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4618      	mov	r0, r3
 80043d4:	3708      	adds	r7, #8
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80043da:	b480      	push	{r7}
 80043dc:	b083      	sub	sp, #12
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4618      	mov	r0, r3
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataES1_EvT_S3_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80043fc:	68b9      	ldr	r1, [r7, #8]
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f841 	bl	8004486 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataEEvT_S3_>
    }
 8004404:	bf00      	nop
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>:
        _M_construct(_InIterator __beg, _InIterator __end)
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
	  _M_construct_aux(__beg, __end, _Integral());
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	68b9      	ldr	r1, [r7, #8]
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f83f 	bl	80044a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>
        }
 8004422:	bf00      	nop
 8004424:	3718      	adds	r7, #24
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <_ZNSt14__array_traitsIfLj360EE6_S_refERA360_Kfj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 800442a:	b480      	push	{r7}
 800442c:	b083      	sub	sp, #12
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
 8004432:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	4413      	add	r3, r2
 800443c:	4618      	mov	r0, r3
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <_ZNSaIN9DebugInfo13SendMotorDataEED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
	allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f836 	bl	80044c2 <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEED1Ev>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
	if (__p)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d005      	beq.n	800447e <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	4618      	mov	r0, r3
 800447a:	f000 f82d 	bl	80044d8 <_ZNSt16allocator_traitsISaIN9DebugInfo13SendMotorDataEEE10deallocateERS2_PS1_j>
      }
 800447e:	bf00      	nop
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <_ZSt8_DestroyIPN9DebugInfo13SendMotorDataEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8004486:	b580      	push	{r7, lr}
 8004488:	b082      	sub	sp, #8
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
 800448e:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8004490:	6839      	ldr	r1, [r7, #0]
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f83a 	bl	800450c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_>
    }
 8004498:	bf00      	nop
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>:
        _M_construct_aux(_InIterator __beg, _InIterator __end,
 80044a0:	b590      	push	{r4, r7, lr}
 80044a2:	b087      	sub	sp, #28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
 80044ac:	703b      	strb	r3, [r7, #0]
          _M_construct(__beg, __end, _Tag());
 80044ae:	4623      	mov	r3, r4
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	68b9      	ldr	r1, [r7, #8]
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 f841 	bl	800453c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
	}
 80044ba:	bf00      	nop
 80044bc:	371c      	adds	r7, #28
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd90      	pop	{r4, r7, pc}

080044c2 <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4618      	mov	r0, r3
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <_ZNSt16allocator_traitsISaIN9DebugInfo13SendMotorDataEEE10deallocateERS2_PS1_j>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	68b9      	ldr	r1, [r7, #8]
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 f86f 	bl	80045cc <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEE10deallocateEPS2_j>
 80044ee:	bf00      	nop
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <_ZSt11__addressofIN9DebugInfo13SendMotorDataEEPT_RS2_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_>:
        __destroy(_ForwardIterator __first, _ForwardIterator __last)
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d00a      	beq.n	8004534 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_+0x28>
	    std::_Destroy(std::__addressof(*__first));
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7ff ffe9 	bl	80044f6 <_ZSt11__addressofIN9DebugInfo13SendMotorDataEEPT_RS2_>
 8004524:	4603      	mov	r3, r0
 8004526:	4618      	mov	r0, r3
 8004528:	f000 f85d 	bl	80045e6 <_ZSt8_DestroyIN9DebugInfo13SendMotorDataEEvPT_>
	  for (; __first != __last; ++__first)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3340      	adds	r3, #64	; 0x40
 8004530:	607b      	str	r3, [r7, #4]
 8004532:	e7f0      	b.n	8004516 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN9DebugInfo13SendMotorDataEEEvT_S5_+0xa>
	}
 8004534:	bf00      	nop
 8004536:	3708      	adds	r7, #8
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    template<typename _InIterator>
      void
      basic_string<_CharT, _Traits, _Alloc>::
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	703b      	strb	r3, [r7, #0]
      _M_construct(_InIterator __beg, _InIterator __end,
		   std::forward_iterator_tag)
      {
	// NB: Not required, but considered best practice.
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 800454a:	68b8      	ldr	r0, [r7, #8]
 800454c:	f000 f858 	bl	8004600 <_ZN9__gnu_cxx17__is_null_pointerIcEEbPT_>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d005      	beq.n	8004562 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x26>
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	429a      	cmp	r2, r3
 800455c:	d001      	beq.n	8004562 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x26>
 800455e:	2301      	movs	r3, #1
 8004560:	e000      	b.n	8004564 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x28>
 8004562:	2300      	movs	r3, #0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d002      	beq.n	800456e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x32>
	  std::__throw_logic_error(__N("basic_string::"
 8004568:	4817      	ldr	r0, [pc, #92]	; (80045c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x8c>)
 800456a:	f004 fd81 	bl	8009070 <_ZSt19__throw_logic_errorPKc>
				       "_M_construct null not valid"));

	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	68b8      	ldr	r0, [r7, #8]
 8004572:	f000 f85f 	bl	8004634 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>
 8004576:	4603      	mov	r3, r0
 8004578:	617b      	str	r3, [r7, #20]

	if (__dnew > size_type(_S_local_capacity))
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	2b0f      	cmp	r3, #15
 800457e:	d910      	bls.n	80045a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x66>
	  {
	    _M_data(_M_create(__dnew, size_type(0)));
 8004580:	f107 0314 	add.w	r3, r7, #20
 8004584:	2200      	movs	r2, #0
 8004586:	4619      	mov	r1, r3
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f004 fe33 	bl	80091f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800458e:	4603      	mov	r3, r0
 8004590:	4619      	mov	r1, r3
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f004 fe20 	bl	80091d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	4619      	mov	r1, r3
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f004 fe21 	bl	80091e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	  }

	// Check for out_of_range and length_error exceptions.
	__try
	  { this->_S_copy_chars(_M_data(), __beg, __end); }
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	f004 fe1a 	bl	80091dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80045a8:	4603      	mov	r3, r0
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	68b9      	ldr	r1, [r7, #8]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f004 fe57 	bl	8009262 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
	  {
	    _M_dispose();
	    __throw_exception_again;
	  }

	_M_set_length(__dnew);
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	4619      	mov	r1, r3
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f004 fe15 	bl	80091e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 80045be:	bf00      	nop
 80045c0:	3718      	adds	r7, #24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	0800c944 	.word	0x0800c944

080045cc <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 80045d8:	68b8      	ldr	r0, [r7, #8]
 80045da:	f004 fd2d 	bl	8009038 <_ZdlPv>
      }
 80045de:	bf00      	nop
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <_ZSt8_DestroyIN9DebugInfo13SendMotorDataEEvPT_>:
    _Destroy(_Tp* __pointer)
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b082      	sub	sp, #8
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
    { __pointer->~_Tp(); }
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
 80045f8:	bf00      	nop
 80045fa:	3708      	adds	r7, #8
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <_ZN9__gnu_cxx17__is_null_pointerIcEEbPT_>:


  // For use in string and vstring.
  template<typename _Type>
    inline bool
    __is_null_pointer(_Type* __ptr)
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
    { return __ptr == 0; }
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	bf0c      	ite	eq
 800460e:	2301      	moveq	r3, #1
 8004610:	2300      	movne	r3, #0
 8004612:	b2db      	uxtb	r3, r3
 8004614:	4618      	mov	r0, r3
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8004628:	4618      	mov	r0, r3
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8004634:	b5b0      	push	{r4, r5, r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 800463e:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8004640:	1d3b      	adds	r3, r7, #4
 8004642:	4618      	mov	r0, r3
 8004644:	f7ff ffec 	bl	8004620 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
 8004648:	462a      	mov	r2, r5
 800464a:	6839      	ldr	r1, [r7, #0]
 800464c:	4620      	mov	r0, r4
 800464e:	f000 f805 	bl	800465c <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>
 8004652:	4603      	mov	r3, r0
    }
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bdb0      	pop	{r4, r5, r7, pc}

0800465c <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	1ad3      	subs	r3, r2, r3
    }
 800466e:	4618      	mov	r0, r3
 8004670:	3714      	adds	r7, #20
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
 8004682:	6039      	str	r1, [r7, #0]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	4618      	mov	r0, r3
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
	...

08004694 <_ZN9DebugInfoC1Ev>:

DebugInfo::SendMotorData::~SendMotorData(){
	//destructor
}

DebugInfo::DebugInfo() {
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	4a06      	ldr	r2, [pc, #24]	; (80046b8 <_ZN9DebugInfoC1Ev+0x24>)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3304      	adds	r3, #4
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 f82c 	bl	8004704 <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>
	// TODO Auto-generated constructor stub
}
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4618      	mov	r0, r3
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	0800ca40 	.word	0x0800ca40

080046bc <_ZN9DebugInfoD1Ev>:

DebugInfo::~DebugInfo() {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	4a06      	ldr	r2, [pc, #24]	; (80046e0 <_ZN9DebugInfoD1Ev+0x24>)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3304      	adds	r3, #4
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7ff fe18 	bl	8004304 <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EED1Ev>
	// TODO Auto-generated destructor stub
}
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4618      	mov	r0, r3
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	0800ca40 	.word	0x0800ca40

080046e4 <_ZN9DebugInfoD0Ev>:
DebugInfo::~DebugInfo() {
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
}
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7ff ffe5 	bl	80046bc <_ZN9DebugInfoD1Ev>
 80046f2:	2110      	movs	r1, #16
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f004 fca1 	bl	800903c <_ZdlPvj>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4618      	mov	r0, r3
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <_ZNSt6vectorIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>:
      vector()
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
      : _Base() { }
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f805 	bl	800471e <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EEC1Ev>:
      _Vector_base()
 800471e:	b580      	push	{r7, lr}
 8004720:	b082      	sub	sp, #8
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
      : _M_impl() { }
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4618      	mov	r0, r3
 800472a:	f000 f805 	bl	8004738 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implC1Ev>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4618      	mov	r0, r3
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <_ZNSt12_Vector_baseIN9DebugInfo13SendMotorDataESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl()
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 f80e 	bl	8004762 <_ZNSaIN9DebugInfo13SendMotorDataEEC1Ev>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	605a      	str	r2, [r3, #4]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	609a      	str	r2, [r3, #8]
	{ }
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4618      	mov	r0, r3
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <_ZNSaIN9DebugInfo13SendMotorDataEEC1Ev>:
      allocator() throw() { }
 8004762:	b580      	push	{r7, lr}
 8004764:	b082      	sub	sp, #8
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f819 	bl	80047a2 <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEEC1Ev>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4618      	mov	r0, r3
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 800477a:	b480      	push	{r7}
 800477c:	b083      	sub	sp, #12
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
 8004782:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	429a      	cmp	r2, r3
 800478e:	d201      	bcs.n	8004794 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	e000      	b.n	8004796 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8004794:	687b      	ldr	r3, [r7, #4]
    }
 8004796:	4618      	mov	r0, r3
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <_ZN9__gnu_cxx13new_allocatorIN9DebugInfo13SendMotorDataEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80047a2:	b480      	push	{r7}
 80047a4:	b083      	sub	sp, #12
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4618      	mov	r0, r3
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <_ZN13DebugInfoTinyC1Ev>:
 * Vector(float)
 *(for())
 */
#include "DebugInfoTiny.hpp"

DebugInfoTiny::DebugInfoTiny() {
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	4a06      	ldr	r2, [pc, #24]	; (80047dc <_ZN13DebugInfoTinyC1Ev+0x24>)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	mCNT = 0;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	605a      	str	r2, [r3, #4]
}
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4618      	mov	r0, r3
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	0800ca50 	.word	0x0800ca50

080047e0 <_ZN13DebugInfoTinyD1Ev>:

DebugInfoTiny::~DebugInfoTiny() {
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	4a04      	ldr	r2, [pc, #16]	; (80047fc <_ZN13DebugInfoTinyD1Ev+0x1c>)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4618      	mov	r0, r3
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	0800ca50 	.word	0x0800ca50

08004800 <_ZN13DebugInfoTinyD0Ev>:
DebugInfoTiny::~DebugInfoTiny() {
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
}
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff ffe9 	bl	80047e0 <_ZN13DebugInfoTinyD1Ev>
 800480e:	f642 5108 	movw	r1, #11528	; 0x2d08
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f004 fc12 	bl	800903c <_ZdlPvj>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4618      	mov	r0, r3
 800481c:	3708      	adds	r7, #8
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <_ZN13DebugInfoTiny12SetMotorDataEffffffff>:

//Setter
void DebugInfoTiny::SetMotorData(float pIu, float pIv, float pIw,
		float pIalpha, float pIbeta,
		float pVd, float pVq,
		float pEArg) {
 8004822:	b580      	push	{r7, lr}
 8004824:	b08a      	sub	sp, #40	; 0x28
 8004826:	af00      	add	r7, sp, #0
 8004828:	6278      	str	r0, [r7, #36]	; 0x24
 800482a:	ed87 0a08 	vstr	s0, [r7, #32]
 800482e:	edc7 0a07 	vstr	s1, [r7, #28]
 8004832:	ed87 1a06 	vstr	s2, [r7, #24]
 8004836:	edc7 1a05 	vstr	s3, [r7, #20]
 800483a:	ed87 2a04 	vstr	s4, [r7, #16]
 800483e:	edc7 2a03 	vstr	s5, [r7, #12]
 8004842:	ed87 3a02 	vstr	s6, [r7, #8]
 8004846:	edc7 3a01 	vstr	s7, [r7, #4]
	mIu[mCNT] = pIu;
 800484a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484c:	f103 0208 	add.w	r2, r3, #8
 8004850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	4619      	mov	r1, r3
 8004856:	4610      	mov	r0, r2
 8004858:	f7ff fd6f 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 800485c:	4602      	mov	r2, r0
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	6013      	str	r3, [r2, #0]
	mIv[mCNT] = pIv;
 8004862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004864:	f503 62b5 	add.w	r2, r3, #1448	; 0x5a8
 8004868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	4619      	mov	r1, r3
 800486e:	4610      	mov	r0, r2
 8004870:	f7ff fd63 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 8004874:	4602      	mov	r2, r0
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	6013      	str	r3, [r2, #0]
	mIw[mCNT] = pIw;
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	f603 3248 	addw	r2, r3, #2888	; 0xb48
 8004880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	4619      	mov	r1, r3
 8004886:	4610      	mov	r0, r2
 8004888:	f7ff fd57 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 800488c:	4602      	mov	r2, r0
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	6013      	str	r3, [r2, #0]
	mIalpha[mCNT] = pIalpha;
 8004892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004894:	f503 5387 	add.w	r3, r3, #4320	; 0x10e0
 8004898:	3308      	adds	r3, #8
 800489a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800489c:	6852      	ldr	r2, [r2, #4]
 800489e:	4611      	mov	r1, r2
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7ff fd4a 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 80048a6:	4602      	mov	r2, r0
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	6013      	str	r3, [r2, #0]
	mIbeta[mCNT] = pIbeta;
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	f503 53b4 	add.w	r3, r3, #5760	; 0x1680
 80048b2:	3308      	adds	r3, #8
 80048b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b6:	6852      	ldr	r2, [r2, #4]
 80048b8:	4611      	mov	r1, r2
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7ff fd3d 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	6013      	str	r3, [r2, #0]
	mVd[mCNT] = pVd;
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c8:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80048cc:	3308      	adds	r3, #8
 80048ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d0:	6852      	ldr	r2, [r2, #4]
 80048d2:	4611      	mov	r1, r2
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7ff fd30 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 80048da:	4602      	mov	r2, r0
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6013      	str	r3, [r2, #0]
	mVq[mCNT] = pVq;
 80048e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e2:	f503 5307 	add.w	r3, r3, #8640	; 0x21c0
 80048e6:	3308      	adds	r3, #8
 80048e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ea:	6852      	ldr	r2, [r2, #4]
 80048ec:	4611      	mov	r1, r2
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7ff fd23 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 80048f4:	4602      	mov	r2, r0
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	6013      	str	r3, [r2, #0]
	mEArg[mCNT] = pEArg;
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	f503 531d 	add.w	r3, r3, #10048	; 0x2740
 8004900:	3328      	adds	r3, #40	; 0x28
 8004902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004904:	6852      	ldr	r2, [r2, #4]
 8004906:	4611      	mov	r1, r2
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff fd16 	bl	800433a <_ZNSt5arrayIfLj360EEixEj>
 800490e:	4602      	mov	r2, r0
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6013      	str	r3, [r2, #0]
	mCNT++;
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	1c5a      	adds	r2, r3, #1
 800491a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491c:	605a      	str	r2, [r3, #4]
}
 800491e:	bf00      	nop
 8004920:	3728      	adds	r7, #40	; 0x28
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <_ZN13DebugInfoTiny6GetCNTEv>:

//Getter
int DebugInfoTiny::GetCNT(void){
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
	return mCNT;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
}
 8004932:	4618      	mov	r0, r3
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
	...

08004940 <_ZN7MathLibC1Ev>:
 *	2560~255
 */

#include "MathLib.hpp"

MathLib::MathLib() {
 8004940:	b580      	push	{r7, lr}
 8004942:	b082      	sub	sp, #8
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	4a0a      	ldr	r2, [pc, #40]	; (8004974 <_ZN7MathLibC1Ev+0x34>)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	3304      	adds	r3, #4
 8004952:	4618      	mov	r0, r3
 8004954:	f000 f9a0 	bl	8004c98 <_ZNSt6vectorIfSaIfEEC1Ev>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	3310      	adds	r3, #16
 800495c:	4618      	mov	r0, r3
 800495e:	f000 f99b 	bl	8004c98 <_ZNSt6vectorIfSaIfEEC1Ev>
	mSize = 0;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	61da      	str	r2, [r3, #28]
}
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4618      	mov	r0, r3
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	0800ca60 	.word	0x0800ca60

08004978 <_ZN7MathLibD1Ev>:

MathLib::~MathLib() {
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	4a0f      	ldr	r2, [pc, #60]	; (80049c0 <_ZN7MathLibD1Ev+0x48>)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	601a      	str	r2, [r3, #0]
	mSize = 0;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	61da      	str	r2, [r3, #28]
	mSinList.clear();
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	3304      	adds	r3, #4
 8004990:	4618      	mov	r0, r3
 8004992:	f000 f9a9 	bl	8004ce8 <_ZNSt6vectorIfSaIfEE5clearEv>
	mCosList.clear();
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3310      	adds	r3, #16
 800499a:	4618      	mov	r0, r3
 800499c:	f000 f9a4 	bl	8004ce8 <_ZNSt6vectorIfSaIfEE5clearEv>
MathLib::~MathLib() {
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3310      	adds	r3, #16
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 f984 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3304      	adds	r3, #4
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 f97f 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
}
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4618      	mov	r0, r3
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	0800ca60 	.word	0x0800ca60

080049c4 <_ZN7MathLibD0Ev>:
MathLib::~MathLib() {
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
}
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f7ff ffd3 	bl	8004978 <_ZN7MathLibD1Ev>
 80049d2:	2124      	movs	r1, #36	; 0x24
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f004 fb31 	bl	800903c <_ZdlPvj>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <_ZN7MathLib10setLibSizeEi>:

void MathLib::setLibSize(int pSize){
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
	mSize = pSize;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	61da      	str	r2, [r3, #28]
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <_ZN7MathLib5fInitEi>:

void MathLib::fInit(int pSize){
 8004a00:	b590      	push	{r4, r7, lr}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
	setLibSize(pSize);
 8004a0a:	6839      	ldr	r1, [r7, #0]
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff ffe9 	bl	80049e4 <_ZN7MathLib10setLibSizeEi>
	if(mSize == 0){
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d100      	bne.n	8004a1c <_ZN7MathLib5fInitEi+0x1c>
		while(1){}//error check
 8004a1a:	e7fe      	b.n	8004a1a <_ZN7MathLib5fInitEi+0x1a>
	}
	mRadvsSize = mSize / (2*M_PI);//1radian
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7fb fd9f 	bl	8000564 <__aeabi_i2d>
 8004a26:	a310      	add	r3, pc, #64	; (adr r3, 8004a68 <_ZN7MathLib5fInitEi+0x68>)
 8004a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2c:	f7fb ff2e 	bl	800088c <__aeabi_ddiv>
 8004a30:	4603      	mov	r3, r0
 8004a32:	460c      	mov	r4, r1
 8004a34:	4618      	mov	r0, r3
 8004a36:	4621      	mov	r1, r4
 8004a38:	f7fc f8d6 	bl	8000be8 <__aeabi_d2f>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	621a      	str	r2, [r3, #32]

	fSinVectorInit(&mSinList);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	3304      	adds	r3, #4
 8004a46:	4619      	mov	r1, r3
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f811 	bl	8004a70 <_ZN7MathLib14fSinVectorInitEPSt6vectorIfSaIfEE>
	fCosVectorInit(&mCosList);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	3310      	adds	r3, #16
 8004a52:	4619      	mov	r1, r3
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 f85b 	bl	8004b10 <_ZN7MathLib14fCosVectorInitEPSt6vectorIfSaIfEE>
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd90      	pop	{r4, r7, pc}
 8004a62:	bf00      	nop
 8004a64:	f3af 8000 	nop.w
 8004a68:	54442d18 	.word	0x54442d18
 8004a6c:	401921fb 	.word	0x401921fb

08004a70 <_ZN7MathLib14fSinVectorInitEPSt6vectorIfSaIfEE>:

int MathLib::getLibSize(void){return mSize;}

void MathLib::fSinVectorInit(std::vector<float> *pVector){
 8004a70:	b5b0      	push	{r4, r5, r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
	for(int i=0;i<mSize;i++){
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	da39      	bge.n	8004afc <_ZN7MathLib14fSinVectorInitEPSt6vectorIfSaIfEE+0x8c>
		float fsinval = sin(i*2*M_PI/(float)mSize);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7fb fd69 	bl	8000564 <__aeabi_i2d>
 8004a92:	a31d      	add	r3, pc, #116	; (adr r3, 8004b08 <_ZN7MathLib14fSinVectorInitEPSt6vectorIfSaIfEE+0x98>)
 8004a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a98:	f7fb fdce 	bl	8000638 <__aeabi_dmul>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	460c      	mov	r4, r1
 8004aa0:	4625      	mov	r5, r4
 8004aa2:	461c      	mov	r4, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	69db      	ldr	r3, [r3, #28]
 8004aa8:	ee07 3a90 	vmov	s15, r3
 8004aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ab0:	ee17 0a90 	vmov	r0, s15
 8004ab4:	f7fb fd68 	bl	8000588 <__aeabi_f2d>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	460b      	mov	r3, r1
 8004abc:	4620      	mov	r0, r4
 8004abe:	4629      	mov	r1, r5
 8004ac0:	f7fb fee4 	bl	800088c <__aeabi_ddiv>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	460c      	mov	r4, r1
 8004ac8:	ec44 3b17 	vmov	d7, r3, r4
 8004acc:	eeb0 0a47 	vmov.f32	s0, s14
 8004ad0:	eef0 0a67 	vmov.f32	s1, s15
 8004ad4:	f004 fdbc 	bl	8009650 <sin>
 8004ad8:	ec54 3b10 	vmov	r3, r4, d0
 8004adc:	4618      	mov	r0, r3
 8004ade:	4621      	mov	r1, r4
 8004ae0:	f7fc f882 	bl	8000be8 <__aeabi_d2f>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	60bb      	str	r3, [r7, #8]
		pVector->push_back(fsinval);
 8004ae8:	f107 0308 	add.w	r3, r7, #8
 8004aec:	4619      	mov	r1, r3
 8004aee:	6838      	ldr	r0, [r7, #0]
 8004af0:	f000 f908 	bl	8004d04 <_ZNSt6vectorIfSaIfEE9push_backERKf>
	for(int i=0;i<mSize;i++){
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	3301      	adds	r3, #1
 8004af8:	60fb      	str	r3, [r7, #12]
 8004afa:	e7c0      	b.n	8004a7e <_ZN7MathLib14fSinVectorInitEPSt6vectorIfSaIfEE+0xe>
	}
}
 8004afc:	bf00      	nop
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bdb0      	pop	{r4, r5, r7, pc}
 8004b04:	f3af 8000 	nop.w
 8004b08:	54442d18 	.word	0x54442d18
 8004b0c:	400921fb 	.word	0x400921fb

08004b10 <_ZN7MathLib14fCosVectorInitEPSt6vectorIfSaIfEE>:

void MathLib::fCosVectorInit(std::vector<float> *pVector){
 8004b10:	b5b0      	push	{r4, r5, r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
	for(int i=0;i<mSize;i++){
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60fb      	str	r3, [r7, #12]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	69db      	ldr	r3, [r3, #28]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	da39      	bge.n	8004b9c <_ZN7MathLib14fCosVectorInitEPSt6vectorIfSaIfEE+0x8c>
		float fcosval = cos(i*2*M_PI/(float)mSize);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	005b      	lsls	r3, r3, #1
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7fb fd19 	bl	8000564 <__aeabi_i2d>
 8004b32:	a31d      	add	r3, pc, #116	; (adr r3, 8004ba8 <_ZN7MathLib14fCosVectorInitEPSt6vectorIfSaIfEE+0x98>)
 8004b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b38:	f7fb fd7e 	bl	8000638 <__aeabi_dmul>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	460c      	mov	r4, r1
 8004b40:	4625      	mov	r5, r4
 8004b42:	461c      	mov	r4, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	ee07 3a90 	vmov	s15, r3
 8004b4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b50:	ee17 0a90 	vmov	r0, s15
 8004b54:	f7fb fd18 	bl	8000588 <__aeabi_f2d>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4620      	mov	r0, r4
 8004b5e:	4629      	mov	r1, r5
 8004b60:	f7fb fe94 	bl	800088c <__aeabi_ddiv>
 8004b64:	4603      	mov	r3, r0
 8004b66:	460c      	mov	r4, r1
 8004b68:	ec44 3b17 	vmov	d7, r3, r4
 8004b6c:	eeb0 0a47 	vmov.f32	s0, s14
 8004b70:	eef0 0a67 	vmov.f32	s1, s15
 8004b74:	f004 fc20 	bl	80093b8 <cos>
 8004b78:	ec54 3b10 	vmov	r3, r4, d0
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	4621      	mov	r1, r4
 8004b80:	f7fc f832 	bl	8000be8 <__aeabi_d2f>
 8004b84:	4603      	mov	r3, r0
 8004b86:	60bb      	str	r3, [r7, #8]
		pVector->push_back(fcosval);
 8004b88:	f107 0308 	add.w	r3, r7, #8
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	6838      	ldr	r0, [r7, #0]
 8004b90:	f000 f8b8 	bl	8004d04 <_ZNSt6vectorIfSaIfEE9push_backERKf>
	for(int i=0;i<mSize;i++){
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	3301      	adds	r3, #1
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	e7c0      	b.n	8004b1e <_ZN7MathLib14fCosVectorInitEPSt6vectorIfSaIfEE+0xe>
	}
}
 8004b9c:	bf00      	nop
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ba4:	f3af 8000 	nop.w
 8004ba8:	54442d18 	.word	0x54442d18
 8004bac:	400921fb 	.word	0x400921fb

08004bb0 <_ZN7MathLib10getSinListEv>:

std::vector<float> MathLib::getSinList(void){
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
	return mSinList;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	3304      	adds	r3, #4
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 f8c4 	bl	8004d4e <_ZNSt6vectorIfSaIfEEC1ERKS1_>
}
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	3708      	adds	r7, #8
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <_ZN7MathLib10getCosListEv>:

std::vector<float> MathLib::getCosList(void){
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b082      	sub	sp, #8
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
 8004bd6:	6039      	str	r1, [r7, #0]
	return mCosList;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	3310      	adds	r3, #16
 8004bdc:	4619      	mov	r1, r3
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f8b5 	bl	8004d4e <_ZNSt6vectorIfSaIfEEC1ERKS1_>
}
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	0000      	movs	r0, r0
	...

08004bf0 <_ZN7MathLib14radToSizeCountEf>:

int MathLib::radToSizeCount(float pRadian){//0~2pi0~mSize
 8004bf0:	b590      	push	{r4, r7, lr}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	ed87 0a00 	vstr	s0, [r7]
	pRadian = pRadian + (2*M_PI);
 8004bfc:	6838      	ldr	r0, [r7, #0]
 8004bfe:	f7fb fcc3 	bl	8000588 <__aeabi_f2d>
 8004c02:	a317      	add	r3, pc, #92	; (adr r3, 8004c60 <_ZN7MathLib14radToSizeCountEf+0x70>)
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	f7fb fb60 	bl	80002cc <__adddf3>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	460c      	mov	r4, r1
 8004c10:	4618      	mov	r0, r3
 8004c12:	4621      	mov	r1, r4
 8004c14:	f7fb ffe8 	bl	8000be8 <__aeabi_d2f>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	603b      	str	r3, [r7, #0]
	pRadian = fmodl(pRadian, (2*M_PI));
 8004c1c:	6838      	ldr	r0, [r7, #0]
 8004c1e:	f7fb fcb3 	bl	8000588 <__aeabi_f2d>
 8004c22:	4603      	mov	r3, r0
 8004c24:	460c      	mov	r4, r1
 8004c26:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8004c60 <_ZN7MathLib14radToSizeCountEf+0x70>
 8004c2a:	ec44 3b10 	vmov	d0, r3, r4
 8004c2e:	f004 fa1a 	bl	8009066 <fmodl>
 8004c32:	ec54 3b10 	vmov	r3, r4, d0
 8004c36:	4618      	mov	r0, r3
 8004c38:	4621      	mov	r1, r4
 8004c3a:	f7fb ffd5 	bl	8000be8 <__aeabi_d2f>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	603b      	str	r3, [r7, #0]
	return pRadian * mRadvsSize;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	ed93 7a08 	vldr	s14, [r3, #32]
 8004c48:	edd7 7a00 	vldr	s15, [r7]
 8004c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c54:	ee17 3a90 	vmov	r3, s15
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd90      	pop	{r4, r7, pc}
 8004c60:	54442d18 	.word	0x54442d18
 8004c64:	401921fb 	.word	0x401921fb

08004c68 <_ZN7MathLib14sizeCountToRadEi>:

float MathLib::sizeCountToRad(int pSizecount){
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
	return (float)pSizecount / mRadvsSize;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	ee07 3a90 	vmov	s15, r3
 8004c78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	edd3 7a08 	vldr	s15, [r3, #32]
 8004c82:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004c86:	eef0 7a66 	vmov.f32	s15, s13
}
 8004c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <_ZNSt6vectorIfSaIfEEC1Ev>:
      vector()
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f000 f89c 	bl	8004de0 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4618      	mov	r0, r3
 8004cac:	3708      	adds	r7, #8
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}

08004cb2 <_ZNSt6vectorIfSaIfEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8004cb2:	b5b0      	push	{r4, r5, r7, lr}
 8004cb4:	b082      	sub	sp, #8
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681c      	ldr	r4, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f000 f8b2 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8004cca:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004ccc:	461a      	mov	r2, r3
 8004cce:	4629      	mov	r1, r5
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f000 f8b7 	bl	8004e44 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f000 f88e 	bl	8004dfa <_ZNSt12_Vector_baseIfSaIfEED1Ev>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bdb0      	pop	{r4, r5, r7, pc}

08004ce8 <_ZNSt6vectorIfSaIfEE5clearEv>:
       *  elements, and that if the elements themselves are pointers, the
       *  pointed-to memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      void
      clear() _GLIBCXX_NOEXCEPT
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
      { _M_erase_at_end(this->_M_impl._M_start); }
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 f8b2 	bl	8004e60 <_ZNSt6vectorIfSaIfEE15_M_erase_at_endEPf>
 8004cfc:	bf00      	nop
 8004cfe:	3708      	adds	r7, #8
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <_ZNSt6vectorIfSaIfEE9push_backERKf>:
      push_back(const value_type& __x)
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d00c      	beq.n	8004d34 <_ZNSt6vectorIfSaIfEE9push_backERKf+0x30>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	4619      	mov	r1, r3
 8004d24:	f000 f8bf 	bl	8004ea6 <_ZNSt16allocator_traitsISaIfEE9constructIfJRKfEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	1d1a      	adds	r2, r3, #4
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	605a      	str	r2, [r3, #4]
      }
 8004d32:	e008      	b.n	8004d46 <_ZNSt6vectorIfSaIfEE9push_backERKf+0x42>
	  _M_realloc_insert(end(), __x);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f8c9 	bl	8004ecc <_ZNSt6vectorIfSaIfEE3endEv>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	4619      	mov	r1, r3
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 f8d5 	bl	8004ef0 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_>
      }
 8004d46:	bf00      	nop
 8004d48:	3708      	adds	r7, #8
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <_ZNSt6vectorIfSaIfEEC1ERKS1_>:
      vector(const vector& __x)
 8004d4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d50:	b085      	sub	sp, #20
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
 8004d56:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 8004d58:	687c      	ldr	r4, [r7, #4]
 8004d5a:	6838      	ldr	r0, [r7, #0]
 8004d5c:	f000 f954 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8004d60:	4605      	mov	r5, r0
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f000 f96e 	bl	8005046 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	f107 030c 	add.w	r3, r7, #12
 8004d70:	4611      	mov	r1, r2
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 f959 	bl	800502a <_ZN9__gnu_cxx14__alloc_traitsISaIfEE17_S_select_on_copyERKS1_>
 8004d78:	f107 030c 	add.w	r3, r7, #12
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	4629      	mov	r1, r5
 8004d80:	4620      	mov	r0, r4
 8004d82:	f000 f977 	bl	8005074 <_ZNSt12_Vector_baseIfSaIfEEC1EjRKS0_>
 8004d86:	f107 030c 	add.w	r3, r7, #12
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 f966 	bl	800505c <_ZNSaIfED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8004d90:	6838      	ldr	r0, [r7, #0]
 8004d92:	f000 f983 	bl	800509c <_ZNKSt6vectorIfSaIfEE5beginEv>
 8004d96:	4605      	mov	r5, r0
 8004d98:	6838      	ldr	r0, [r7, #0]
 8004d9a:	f000 f993 	bl	80050c4 <_ZNKSt6vectorIfSaIfEE3endEv>
 8004d9e:	4606      	mov	r6, r0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 f841 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8004dac:	4603      	mov	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8004dae:	4622      	mov	r2, r4
 8004db0:	4631      	mov	r1, r6
 8004db2:	4628      	mov	r0, r5
 8004db4:	f000 f99a 	bl	80050ec <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPffET0_T_SA_S9_RSaIT1_E>
 8004db8:	4602      	mov	r2, r0
	this->_M_impl._M_finish =
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	605a      	str	r2, [r3, #4]
      }
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3714      	adds	r7, #20
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004dc8 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 f943 	bl	800505c <_ZNSaIfED1Ev>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3708      	adds	r7, #8
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>:
      _Vector_base()
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
      : _M_impl() { }
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 f98f 	bl	800510e <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4618      	mov	r0, r3
 8004df4:	3708      	adds	r7, #8
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <_ZNSt12_Vector_baseIfSaIfEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8004dfa:	b580      	push	{r7, lr}
 8004dfc:	b082      	sub	sp, #8
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6819      	ldr	r1, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	109b      	asrs	r3, r3, #2
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8004e14:	461a      	mov	r2, r3
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f98e 	bl	8005138 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
		      - this->_M_impl._M_start); }
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff ffd2 	bl	8004dc8 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4618      	mov	r0, r3
 8004e28:	3708      	adds	r7, #8
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8004e2e:	b480      	push	{r7}
 8004e30:	b083      	sub	sp, #12
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4618      	mov	r0, r3
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8004e50:	68b9      	ldr	r1, [r7, #8]
 8004e52:	68f8      	ldr	r0, [r7, #12]
 8004e54:	f000 f983 	bl	800515e <_ZSt8_DestroyIPfEvT_S1_>
    }
 8004e58:	bf00      	nop
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <_ZNSt6vectorIfSaIfEE15_M_erase_at_endEPf>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 8004e60:	b590      	push	{r4, r7, lr}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
      {
	std::_Destroy(__pos, this->_M_impl._M_finish, _M_get_Tp_allocator());
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685c      	ldr	r4, [r3, #4]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7ff ffdc 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8004e76:	4603      	mov	r3, r0
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	6838      	ldr	r0, [r7, #0]
 8004e7e:	f7ff ffe1 	bl	8004e44 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
	this->_M_impl._M_finish = __pos;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	605a      	str	r2, [r3, #4]
      }
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd90      	pop	{r4, r7, pc}

08004e90 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr

08004ea6 <_ZNSt16allocator_traitsISaIfEE9constructIfJRKfEEEvRS0_PT_DpOT0_>:
       *
       *  Calls <tt> __a.construct(__p, std::forward<Args>(__args)...) </tt>
      */
      template<typename _Up, typename... _Args>
	static void
	construct(allocator_type& __a, _Up* __p, _Args&&... __args)
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b084      	sub	sp, #16
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	60f8      	str	r0, [r7, #12]
 8004eae:	60b9      	str	r1, [r7, #8]
 8004eb0:	607a      	str	r2, [r7, #4]
	{ __a.construct(__p, std::forward<_Args>(__args)...); }
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7ff ffec 	bl	8004e90 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	461a      	mov	r2, r3
 8004ebc:	68b9      	ldr	r1, [r7, #8]
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 f95a 	bl	8005178 <_ZN9__gnu_cxx13new_allocatorIfE9constructIfJRKfEEEvPT_DpOT0_>
 8004ec4:	bf00      	nop
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <_ZNSt6vectorIfSaIfEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	1d1a      	adds	r2, r3, #4
 8004ed8:	f107 030c 	add.w	r3, r7, #12
 8004edc:	4611      	mov	r1, r2
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 f962 	bl	80051a8 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8004ef0:	b5b0      	push	{r4, r5, r7, lr}
 8004ef2:	b08a      	sub	sp, #40	; 0x28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
    void
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
 8004efc:	4a41      	ldr	r2, [pc, #260]	; (8005004 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0x114>)
 8004efe:	2101      	movs	r1, #1
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 f961 	bl	80051c8 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc>
 8004f06:	6278      	str	r0, [r7, #36]	; 0x24
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
      const size_type __elems_before = __position - begin();
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 f9a5 	bl	8005258 <_ZNSt6vectorIfSaIfEE5beginEv>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	617b      	str	r3, [r7, #20]
 8004f12:	f107 0214 	add.w	r2, r7, #20
 8004f16:	f107 0308 	add.w	r3, r7, #8
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 f9ab 	bl	8005278 <_ZN9__gnu_cxxmiIPfSt6vectorIfSaIfEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 8004f22:	4603      	mov	r3, r0
 8004f24:	623b      	str	r3, [r7, #32]
      pointer __new_start(this->_M_allocate(__len));
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 f9ba 	bl	80052a4 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 8004f30:	61f8      	str	r0, [r7, #28]
      pointer __new_finish(__new_start);
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	61bb      	str	r3, [r7, #24]
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8004f36:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8004f38:	6a3b      	ldr	r3, [r7, #32]
 8004f3a:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8004f3c:	69fa      	ldr	r2, [r7, #28]
 8004f3e:	18d5      	adds	r5, r2, r3
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7ff ffa5 	bl	8004e90 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8004f46:	4603      	mov	r3, r0
 8004f48:	461a      	mov	r2, r3
 8004f4a:	4629      	mov	r1, r5
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	f7ff ffaa 	bl	8004ea6 <_ZNSt16allocator_traitsISaIfEE9constructIfJRKfEEEvRS0_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8004f52:	2300      	movs	r3, #0
 8004f54:	61bb      	str	r3, [r7, #24]

	  __new_finish
	    = std::__uninitialized_move_if_noexcept_a
	    (this->_M_impl._M_start, __position.base(),
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681c      	ldr	r4, [r3, #0]
 8004f5a:	f107 0308 	add.w	r3, r7, #8
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f000 f9b4 	bl	80052cc <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8004f64:	4603      	mov	r3, r0
 8004f66:	681d      	ldr	r5, [r3, #0]
	     __new_start, _M_get_Tp_allocator());
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7ff ff5f 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8004f70:	4603      	mov	r3, r0
	  __new_finish
 8004f72:	69fa      	ldr	r2, [r7, #28]
 8004f74:	4629      	mov	r1, r5
 8004f76:	4620      	mov	r0, r4
 8004f78:	f000 f9b3 	bl	80052e2 <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 8004f7c:	61b8      	str	r0, [r7, #24]

	  ++__new_finish;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	3304      	adds	r3, #4
 8004f82:	61bb      	str	r3, [r7, #24]

	  __new_finish
	    = std::__uninitialized_move_if_noexcept_a
	    (__position.base(), this->_M_impl._M_finish,
 8004f84:	f107 0308 	add.w	r3, r7, #8
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f000 f99f 	bl	80052cc <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	681c      	ldr	r4, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	685d      	ldr	r5, [r3, #4]
	     __new_finish, _M_get_Tp_allocator());
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7ff ff48 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8004f9e:	4603      	mov	r3, r0
	  __new_finish
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	4629      	mov	r1, r5
 8004fa4:	4620      	mov	r0, r4
 8004fa6:	f000 f99c 	bl	80052e2 <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 8004faa:	61b8      	str	r0, [r7, #24]
	  else
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681c      	ldr	r4, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	685d      	ldr	r5, [r3, #4]
		    _M_get_Tp_allocator());
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7ff ff39 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8004fbc:	4603      	mov	r3, r0
      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	4629      	mov	r1, r5
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	f7ff ff3e 	bl	8004e44 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
      _M_deallocate(this->_M_impl._M_start,
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6819      	ldr	r1, [r3, #0]
		    this->_M_impl._M_end_of_storage
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
		    - this->_M_impl._M_start);
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	109b      	asrs	r3, r3, #2
      _M_deallocate(this->_M_impl._M_start,
 8004fdc:	461a      	mov	r2, r3
 8004fde:	f000 f8ab 	bl	8005138 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      this->_M_impl._M_start = __new_start;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	69fa      	ldr	r2, [r7, #28]
 8004fe6:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8004fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	69fa      	ldr	r2, [r7, #28]
 8004ff4:	441a      	add	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	609a      	str	r2, [r3, #8]
    }
 8004ffa:	bf00      	nop
 8004ffc:	3728      	adds	r7, #40	; 0x28
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bdb0      	pop	{r4, r5, r7, pc}
 8005002:	bf00      	nop
 8005004:	0800c970 	.word	0x0800c970

08005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	461a      	mov	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	109b      	asrs	r3, r3, #2
 800501e:	4618      	mov	r0, r3
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr

0800502a <_ZN9__gnu_cxx14__alloc_traitsISaIfEE17_S_select_on_copyERKS1_>:
    template<typename _Ptr>
      static typename std::enable_if<__is_custom_pointer<_Ptr>::value>::type
      destroy(_Alloc& __a, _Ptr __p)
      { _Base_type::destroy(__a, std::addressof(*__p)); }

    static _Alloc _S_select_on_copy(const _Alloc& __a)
 800502a:	b580      	push	{r7, lr}
 800502c:	b082      	sub	sp, #8
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
 8005032:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6839      	ldr	r1, [r7, #0]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 f96b 	bl	8005314 <_ZNSt16allocator_traitsISaIfEE37select_on_container_copy_constructionERKS0_>
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	3708      	adds	r7, #8
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8005046:	b480      	push	{r7}
 8005048:	b083      	sub	sp, #12
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4618      	mov	r0, r3
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <_ZNSaIfED1Ev>:
      ~allocator() throw() { }
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f970 	bl	800534a <_ZN9__gnu_cxx13new_allocatorIfED1Ev>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4618      	mov	r0, r3
 800506e:	3708      	adds	r7, #8
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <_ZNSt12_Vector_baseIfSaIfEEC1EjRKS0_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4618      	mov	r0, r3
 8005086:	f000 f96b 	bl	8005360 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>
      { _M_create_storage(__n); }
 800508a:	68b9      	ldr	r1, [r7, #8]
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 f97e 	bl	800538e <_ZNSt12_Vector_baseIfSaIfEE17_M_create_storageEj>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <_ZNKSt6vectorIfSaIfEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	60fb      	str	r3, [r7, #12]
 80050aa:	f107 020c 	add.w	r2, r7, #12
 80050ae:	f107 0308 	add.w	r3, r7, #8
 80050b2:	4611      	mov	r1, r2
 80050b4:	4618      	mov	r0, r3
 80050b6:	f000 f985 	bl	80053c4 <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <_ZNKSt6vectorIfSaIfEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	60fb      	str	r3, [r7, #12]
 80050d2:	f107 020c 	add.w	r2, r7, #12
 80050d6:	f107 0308 	add.w	r3, r7, #8
 80050da:	4611      	mov	r1, r2
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 f971 	bl	80053c4 <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPffET0_T_SA_S9_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
 80050f8:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f970 	bl	80053e4 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>
 8005104:	4603      	mov	r3, r0
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>:
	_Vector_impl()
 800510e:	b580      	push	{r7, lr}
 8005110:	b082      	sub	sp, #8
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f976 	bl	8005408 <_ZNSaIfEC1Ev>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	605a      	str	r2, [r3, #4]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	609a      	str	r2, [r3, #8]
	{ }
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4618      	mov	r0, r3
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>:
      _M_deallocate(pointer __p, size_t __n)
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
	if (__p)
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d005      	beq.n	8005156 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	68b9      	ldr	r1, [r7, #8]
 8005150:	4618      	mov	r0, r3
 8005152:	f000 f965 	bl	8005420 <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>
      }
 8005156:	bf00      	nop
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <_ZSt8_DestroyIPfEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800515e:	b580      	push	{r7, lr}
 8005160:	b082      	sub	sp, #8
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
 8005166:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8005168:	6839      	ldr	r1, [r7, #0]
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f967 	bl	800543e <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>
    }
 8005170:	bf00      	nop
 8005172:	3708      	adds	r7, #8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <_ZN9__gnu_cxx13new_allocatorIfE9constructIfJRKfEEEvPT_DpOT0_>:
      { return size_t(-1) / sizeof(_Tp); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 8005178:	b590      	push	{r4, r7, lr}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f7ff fe83 	bl	8004e90 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 800518a:	4603      	mov	r3, r0
 800518c:	681c      	ldr	r4, [r3, #0]
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	4619      	mov	r1, r3
 8005192:	2004      	movs	r0, #4
 8005194:	f7ff fa71 	bl	800467a <_ZnwjPv>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d000      	beq.n	80051a0 <_ZN9__gnu_cxx13new_allocatorIfE9constructIfJRKfEEEvPT_DpOT0_+0x28>
 800519e:	601c      	str	r4, [r3, #0]
 80051a0:	bf00      	nop
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd90      	pop	{r4, r7, pc}

080051a8 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4618      	mov	r0, r3
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 80051c8:	b590      	push	{r4, r7, lr}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 f93d 	bl	8005454 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 80051da:	4604      	mov	r4, r0
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f7ff ff13 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 80051e2:	4603      	mov	r3, r0
 80051e4:	1ae2      	subs	r2, r4, r3
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	bf34      	ite	cc
 80051ec:	2301      	movcc	r3, #1
 80051ee:	2300      	movcs	r3, #0
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x36>
	  __throw_length_error(__N(__s));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f003 ff3c 	bl	8009076 <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + std::max(size(), __n);
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	f7ff ff02 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8005204:	4604      	mov	r4, r0
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f7ff fefe 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800520c:	4603      	mov	r3, r0
 800520e:	613b      	str	r3, [r7, #16]
 8005210:	f107 0208 	add.w	r2, r7, #8
 8005214:	f107 0310 	add.w	r3, r7, #16
 8005218:	4611      	mov	r1, r2
 800521a:	4618      	mov	r0, r3
 800521c:	f7ff faad 	bl	800477a <_ZSt3maxIjERKT_S2_S2_>
 8005220:	4603      	mov	r3, r0
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4423      	add	r3, r4
 8005226:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8005228:	68f8      	ldr	r0, [r7, #12]
 800522a:	f7ff feed 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800522e:	4602      	mov	r2, r0
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	4293      	cmp	r3, r2
 8005234:	d306      	bcc.n	8005244 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x7c>
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 f90c 	bl	8005454 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 800523c:	4602      	mov	r2, r0
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	4293      	cmp	r3, r2
 8005242:	d904      	bls.n	800524e <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x86>
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 f905 	bl	8005454 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 800524a:	4603      	mov	r3, r0
 800524c:	e000      	b.n	8005250 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x88>
 800524e:	697b      	ldr	r3, [r7, #20]
      }
 8005250:	4618      	mov	r0, r3
 8005252:	371c      	adds	r7, #28
 8005254:	46bd      	mov	sp, r7
 8005256:	bd90      	pop	{r4, r7, pc}

08005258 <_ZNSt6vectorIfSaIfEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	f107 030c 	add.w	r3, r7, #12
 8005266:	4611      	mov	r1, r2
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff ff9d 	bl	80051a8 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	4618      	mov	r0, r3
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <_ZN9__gnu_cxxmiIPfSt6vectorIfSaIfEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
#endif
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8005278:	b590      	push	{r4, r7, lr}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f822 	bl	80052cc <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8005288:	4603      	mov	r3, r0
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	461c      	mov	r4, r3
 800528e:	6838      	ldr	r0, [r7, #0]
 8005290:	f000 f81c 	bl	80052cc <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8005294:	4603      	mov	r3, r0
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	1ae3      	subs	r3, r4, r3
 800529a:	109b      	asrs	r3, r3, #2
 800529c:	4618      	mov	r0, r3
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd90      	pop	{r4, r7, pc}

080052a4 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d006      	beq.n	80052c2 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x1e>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6839      	ldr	r1, [r7, #0]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 f8dc 	bl	8005476 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>
 80052be:	4603      	mov	r3, r0
 80052c0:	e000      	b.n	80052c4 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x20>
 80052c2:	2300      	movs	r3, #0
      }
 80052c4:	4618      	mov	r0, r3
 80052c6:	3708      	adds	r7, #8
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4618      	mov	r0, r3
 80052d8:	370c      	adds	r7, #12
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr

080052e2 <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80052e2:	b590      	push	{r4, r7, lr}
 80052e4:	b085      	sub	sp, #20
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	60f8      	str	r0, [r7, #12]
 80052ea:	60b9      	str	r1, [r7, #8]
 80052ec:	607a      	str	r2, [r7, #4]
 80052ee:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 f8cf 	bl	8005494 <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>
 80052f6:	4604      	mov	r4, r0
 80052f8:	68b8      	ldr	r0, [r7, #8]
 80052fa:	f000 f8cb 	bl	8005494 <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>
 80052fe:	4601      	mov	r1, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	4620      	mov	r0, r4
 8005306:	f000 f8d4 	bl	80054b2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPfES1_fET0_T_S4_S3_RSaIT1_E>
 800530a:	4603      	mov	r3, r0
    }
 800530c:	4618      	mov	r0, r3
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	bd90      	pop	{r4, r7, pc}

08005314 <_ZNSt16allocator_traitsISaIfEE37select_on_container_copy_constructionERKS0_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 800531e:	6839      	ldr	r1, [r7, #0]
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 f804 	bl	800532e <_ZNSaIfEC1ERKS_>
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <_ZNSaIfEC1ERKS_>:
      allocator(const allocator& __a) throw()
 800532e:	b580      	push	{r7, lr}
 8005330:	b082      	sub	sp, #8
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8005338:	6839      	ldr	r1, [r7, #0]
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f8ca 	bl	80054d4 <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4618      	mov	r0, r3
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <_ZN9__gnu_cxx13new_allocatorIfED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800534a:	b480      	push	{r7}
 800534c:	b083      	sub	sp, #12
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4618      	mov	r0, r3
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_start(), _M_finish(), _M_end_of_storage()
 800536a:	6839      	ldr	r1, [r7, #0]
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff ffde 	bl	800532e <_ZNSaIfEC1ERKS_>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	601a      	str	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	605a      	str	r2, [r3, #4]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	609a      	str	r2, [r3, #8]
	{ }
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4618      	mov	r0, r3
 8005388:	3708      	adds	r7, #8
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <_ZNSt12_Vector_baseIfSaIfEE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 800538e:	b580      	push	{r7, lr}
 8005390:	b082      	sub	sp, #8
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
 8005396:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8005398:	6839      	ldr	r1, [r7, #0]
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7ff ff82 	bl	80052a4 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 80053a0:	4602      	mov	r2, r0
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	441a      	add	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	609a      	str	r2, [r3, #8]
      }
 80053bc:	bf00      	nop
 80053be:	3708      	adds	r7, #8
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <_ZN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEC1ERKS2_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4618      	mov	r0, r3
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80053f0:	2301      	movs	r3, #1
 80053f2:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	68b9      	ldr	r1, [r7, #8]
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 f877 	bl	80054ec <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfEET0_T_SC_SB_>
 80053fe:	4603      	mov	r3, r0
    }
 8005400:	4618      	mov	r0, r3
 8005402:	3718      	adds	r7, #24
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <_ZNSaIfEC1Ev>:
      allocator() throw() { }
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f87b 	bl	800550c <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	68b9      	ldr	r1, [r7, #8]
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f000 f876 	bl	8005522 <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>
 8005436:	bf00      	nop
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 800543e:	b480      	push	{r7}
 8005440:	b083      	sub	sp, #12
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
 8005446:	6039      	str	r1, [r7, #0]
 8005448:	bf00      	nop
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
      { return _Alloc_traits::max_size(_M_get_Tp_allocator()); }
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff fdf1 	bl	8005046 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8005464:	4603      	mov	r3, r0
 8005466:	4618      	mov	r0, r3
 8005468:	f000 f868 	bl	800553c <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>
 800546c:	4603      	mov	r3, r0
 800546e:	4618      	mov	r0, r3
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8005476:	b580      	push	{r7, lr}
 8005478:	b082      	sub	sp, #8
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
 800547e:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8005480:	2200      	movs	r2, #0
 8005482:	6839      	ldr	r1, [r7, #0]
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 f865 	bl	8005554 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>
 800548a:	4603      	mov	r3, r0
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800549c:	f107 030c 	add.w	r3, r7, #12
 80054a0:	6879      	ldr	r1, [r7, #4]
 80054a2:	4618      	mov	r0, r3
 80054a4:	f000 f874 	bl	8005590 <_ZNSt13move_iteratorIPfEC1ES0_>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPfES1_fET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b084      	sub	sp, #16
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	60f8      	str	r0, [r7, #12]
 80054ba:	60b9      	str	r1, [r7, #8]
 80054bc:	607a      	str	r2, [r7, #4]
 80054be:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	68b9      	ldr	r1, [r7, #8]
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 f872 	bl	80055ae <_ZSt18uninitialized_copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>
 80054ca:	4603      	mov	r3, r0
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4618      	mov	r0, r3
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfEET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	68b9      	ldr	r1, [r7, #8]
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f000 f868 	bl	80055d2 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>
 8005502:	4603      	mov	r3, r0
 8005504:	4618      	mov	r0, r3
 8005506:	3710      	adds	r7, #16
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4618      	mov	r0, r3
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>:
      deallocate(pointer __p, size_type)
 8005522:	b580      	push	{r7, lr}
 8005524:	b084      	sub	sp, #16
 8005526:	af00      	add	r7, sp, #0
 8005528:	60f8      	str	r0, [r7, #12]
 800552a:	60b9      	str	r1, [r7, #8]
 800552c:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 800552e:	68b8      	ldr	r0, [r7, #8]
 8005530:	f003 fd82 	bl	8009038 <_ZdlPv>
      }
 8005534:	bf00      	nop
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 f85c 	bl	8005602 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 800554a:	4603      	mov	r3, r0
 800554c:	4618      	mov	r0, r3
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8005560:	68f8      	ldr	r0, [r7, #12]
 8005562:	f000 f84e 	bl	8005602 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 8005566:	4602      	mov	r2, r0
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	4293      	cmp	r3, r2
 800556c:	bf8c      	ite	hi
 800556e:	2301      	movhi	r3, #1
 8005570:	2300      	movls	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8005578:	f003 fd77 	bl	800906a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4618      	mov	r0, r3
 8005582:	f003 fd5d 	bl	8009040 <_Znwj>
 8005586:	4603      	mov	r3, r0
      }
 8005588:	4618      	mov	r0, r3
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <_ZNSt13move_iteratorIPfEC1ES0_>:
      move_iterator(iterator_type __i)
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4618      	mov	r0, r3
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <_ZSt18uninitialized_copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b086      	sub	sp, #24
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	60f8      	str	r0, [r7, #12]
 80055b6:	60b9      	str	r1, [r7, #8]
 80055b8:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80055ba:	2301      	movs	r3, #1
 80055bc:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f829 	bl	800561a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPfES3_EET0_T_S6_S5_>
 80055c8:	4603      	mov	r3, r0
    }
 80055ca:	4618      	mov	r0, r3
 80055cc:	3718      	adds	r7, #24
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET0_T_SA_S9_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80055d2:	b590      	push	{r4, r7, lr}
 80055d4:	b085      	sub	sp, #20
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	60f8      	str	r0, [r7, #12]
 80055da:	60b9      	str	r1, [r7, #8]
 80055dc:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 f82b 	bl	800563a <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 80055e4:	4604      	mov	r4, r0
 80055e6:	68b8      	ldr	r0, [r7, #8]
 80055e8:	f000 f827 	bl	800563a <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 80055ec:	4603      	mov	r3, r0
	       __result));
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	4619      	mov	r1, r3
 80055f2:	4620      	mov	r0, r4
 80055f4:	f000 f82c 	bl	8005650 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET1_T0_SA_S9_>
 80055f8:	4603      	mov	r3, r0
    }
 80055fa:	4618      	mov	r0, r3
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd90      	pop	{r4, r7, pc}

08005602 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 800560a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800560e:	4618      	mov	r0, r3
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPfES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800561a:	b580      	push	{r7, lr}
 800561c:	b084      	sub	sp, #16
 800561e:	af00      	add	r7, sp, #0
 8005620:	60f8      	str	r0, [r7, #12]
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	68b9      	ldr	r1, [r7, #8]
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f000 f82c 	bl	8005688 <_ZSt4copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>
 8005630:	4603      	mov	r3, r0
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
    { return __it; }
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4618      	mov	r0, r3
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPfET1_T0_SA_S9_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8005650:	b5b0      	push	{r4, r5, r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f000 f82b 	bl	80056b8 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8005662:	4604      	mov	r4, r0
 8005664:	68b8      	ldr	r0, [r7, #8]
 8005666:	f000 f827 	bl	80056b8 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 800566a:	4605      	mov	r5, r0
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 f831 	bl	80056d4 <_ZSt12__niter_baseIPfET_S1_>
 8005672:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8005674:	461a      	mov	r2, r3
 8005676:	4629      	mov	r1, r5
 8005678:	4620      	mov	r0, r4
 800567a:	f000 f836 	bl	80056ea <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 800567e:	4603      	mov	r3, r0
    }
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bdb0      	pop	{r4, r5, r7, pc}

08005688 <_ZSt4copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8005688:	b590      	push	{r4, r7, lr}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
	      (std::__miter_base(__first), std::__miter_base(__last),
 8005694:	68f8      	ldr	r0, [r7, #12]
 8005696:	f000 f83a 	bl	800570e <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800569a:	4604      	mov	r4, r0
 800569c:	68b8      	ldr	r0, [r7, #8]
 800569e:	f000 f836 	bl	800570e <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 80056a2:	4603      	mov	r3, r0
	       __result));
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	4619      	mov	r1, r3
 80056a8:	4620      	mov	r0, r4
 80056aa:	f000 f841 	bl	8005730 <_ZSt14__copy_move_a2ILb1EPfS0_ET1_T0_S2_S1_>
 80056ae:	4603      	mov	r3, r0
    }
 80056b0:	4618      	mov	r0, r3
 80056b2:	3714      	adds	r7, #20
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd90      	pop	{r4, r7, pc}

080056b8 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>:
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
    { return __it.base(); }
 80056c0:	1d3b      	adds	r3, r7, #4
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 f850 	bl	8005768 <_ZNK9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEE4baseEv>
 80056c8:	4603      	mov	r3, r0
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4618      	mov	r0, r3
 80056ce:	3708      	adds	r7, #8
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
    { return __it; }
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4618      	mov	r0, r3
 80056e0:	370c      	adds	r7, #12
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b086      	sub	sp, #24
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	60f8      	str	r0, [r7, #12]
 80056f2:	60b9      	str	r1, [r7, #8]
 80056f4:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueTypeI)
 80056f6:	2301      	movs	r3, #1
 80056f8:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	68b9      	ldr	r1, [r7, #8]
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f000 f83d 	bl	800577e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 8005704:	4603      	mov	r3, r0
    }
 8005706:	4618      	mov	r0, r3
 8005708:	3718      	adds	r7, #24
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 800570e:	b580      	push	{r7, lr}
 8005710:	b082      	sub	sp, #8
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8005716:	1d3b      	adds	r3, r7, #4
 8005718:	4618      	mov	r0, r3
 800571a:	f000 f84d 	bl	80057b8 <_ZNKSt13move_iteratorIPfE4baseEv>
 800571e:	4603      	mov	r3, r0
 8005720:	4618      	mov	r0, r3
 8005722:	f000 f855 	bl	80057d0 <_ZSt12__miter_baseIPfET_S1_>
 8005726:	4603      	mov	r3, r0
 8005728:	4618      	mov	r0, r3
 800572a:	3708      	adds	r7, #8
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <_ZSt14__copy_move_a2ILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8005730:	b5b0      	push	{r4, r5, r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f7ff ffc9 	bl	80056d4 <_ZSt12__niter_baseIPfET_S1_>
 8005742:	4604      	mov	r4, r0
 8005744:	68b8      	ldr	r0, [r7, #8]
 8005746:	f7ff ffc5 	bl	80056d4 <_ZSt12__niter_baseIPfET_S1_>
 800574a:	4605      	mov	r5, r0
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff ffc1 	bl	80056d4 <_ZSt12__niter_baseIPfET_S1_>
 8005752:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8005754:	461a      	mov	r2, r3
 8005756:	4629      	mov	r1, r5
 8005758:	4620      	mov	r0, r4
 800575a:	f000 f844 	bl	80057e6 <_ZSt13__copy_move_aILb1EPfS0_ET1_T0_S2_S1_>
 800575e:	4603      	mov	r3, r0
    }
 8005760:	4618      	mov	r0, r3
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bdb0      	pop	{r4, r5, r7, pc}

08005768 <_ZNK9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 800577e:	b580      	push	{r7, lr}
 8005780:	b086      	sub	sp, #24
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	109b      	asrs	r3, r3, #2
 8005792:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d006      	beq.n	80057a8 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	461a      	mov	r2, r3
 80057a0:	68f9      	ldr	r1, [r7, #12]
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f005 f827 	bl	800a7f6 <memmove>
	  return __result + _Num;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	4413      	add	r3, r2
	}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3718      	adds	r7, #24
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <_ZNKSt13move_iteratorIPfE4baseEv>:
      base() const
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <_ZSt12__miter_baseIPfET_S1_>:
    __miter_base(_Iterator __it)
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
    { return __it; }
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4618      	mov	r0, r3
 80057dc:	370c      	adds	r7, #12
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr

080057e6 <_ZSt13__copy_move_aILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b086      	sub	sp, #24
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	60f8      	str	r0, [r7, #12]
 80057ee:	60b9      	str	r1, [r7, #8]
 80057f0:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueTypeI)
 80057f2:	2301      	movs	r3, #1
 80057f4:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	68b9      	ldr	r1, [r7, #8]
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f000 f805 	bl	800580a <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 8005800:	4603      	mov	r3, r0
    }
 8005802:	4618      	mov	r0, r3
 8005804:	3718      	adds	r7, #24
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}

0800580a <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 800580a:	b580      	push	{r7, lr}
 800580c:	b086      	sub	sp, #24
 800580e:	af00      	add	r7, sp, #0
 8005810:	60f8      	str	r0, [r7, #12]
 8005812:	60b9      	str	r1, [r7, #8]
 8005814:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8005816:	68ba      	ldr	r2, [r7, #8]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	109b      	asrs	r3, r3, #2
 800581e:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d006      	beq.n	8005834 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	461a      	mov	r2, r3
 800582c:	68f9      	ldr	r1, [r7, #12]
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f004 ffe1 	bl	800a7f6 <memmove>
	  return __result + _Num;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	4413      	add	r3, r2
	}
 800583c:	4618      	mov	r0, r3
 800583e:	3718      	adds	r7, #24
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <LL_ADC_Enable>:
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f043 0201 	orr.w	r2, r3, #1
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	609a      	str	r2, [r3, #8]
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	609a      	str	r2, [r3, #8]
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005890:	b29b      	uxth	r3, r3
}
 8005892:	4618      	mov	r0, r3
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr

0800589e <LL_ADC_INJ_ReadConversionData12>:
  *         @arg @ref LL_ADC_INJ_RANK_3
  *         @arg @ref LL_ADC_INJ_RANK_4
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank)
{
 800589e:	b490      	push	{r4, r7}
 80058a0:	b084      	sub	sp, #16
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
 80058a6:	6039      	str	r1, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	333c      	adds	r3, #60	; 0x3c
 80058ac:	4619      	mov	r1, r3
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058b4:	f44f 7240 	mov.w	r2, #768	; 0x300
 80058b8:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	fa92 f2a2 	rbit	r2, r2
 80058c0:	60ba      	str	r2, [r7, #8]
  return result;
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	fab2 f282 	clz	r2, r2
 80058c8:	b2d2      	uxtb	r2, r2
 80058ca:	40d3      	lsrs	r3, r2
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	440b      	add	r3, r1
 80058d0:	461c      	mov	r4, r3
  
  return (uint16_t)(READ_BIT(*preg,
 80058d2:	6823      	ldr	r3, [r4, #0]
                             ADC_JDR1_JDATA)
                   );
 80058d4:	b29b      	uxth	r3, r3
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bc90      	pop	{r4, r7}
 80058de:	4770      	bx	lr

080058e0 <LL_ADC_IsActiveFlag_JEOS>:
  * @rmtoll SR       JEOC           LL_ADC_IsActiveFlag_JEOS
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	bf0c      	ite	eq
 80058f4:	2301      	moveq	r3, #1
 80058f6:	2300      	movne	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <LL_ADC_ClearFlag_JEOS>:
  * @rmtoll SR       JEOC           LL_ADC_ClearFlag_JEOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
{
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f06f 0204 	mvn.w	r2, #4
 8005914:	601a      	str	r2, [r3, #0]
}
 8005916:	bf00      	nop
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr

08005922 <LL_ADC_EnableIT_JEOS>:
  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
{
 8005922:	b480      	push	{r7}
 8005924:	b083      	sub	sp, #12
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	605a      	str	r2, [r3, #4]
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
 800594a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	619a      	str	r2, [r3, #24]
}
 8005952:	bf00      	nop
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr

0800595e <_ZN3PWMC1Ev>:

#include "STM32SystemPack.h"
#include "paramsetting.h"
//#include "stm32f4xx_ll_tim.h"//need

class PWM {
 800595e:	b480      	push	{r7}
 8005960:	b083      	sub	sp, #12
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	605a      	str	r2, [r3, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	609a      	str	r2, [r3, #8]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4618      	mov	r0, r3
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <_ZN9MotorCtrlC1Ev>:
 *      Author: watashi
 */

#include "MotorCtrl.hpp"

MotorCtrl::MotorCtrl() {
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	4a15      	ldr	r2, [pc, #84]	; (80059e0 <_ZN9MotorCtrlC1Ev+0x60>)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	3304      	adds	r3, #4
 8005992:	4618      	mov	r0, r3
 8005994:	f001 f828 	bl	80069e8 <_ZN9MotorInfoC1Ev>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800599e:	4618      	mov	r0, r3
 80059a0:	f7ff ffdd 	bl	800595e <_ZN3PWMC1Ev>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7ff ffd7 	bl	800595e <_ZN3PWMC1Ev>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7ff ffd1 	bl	800595e <_ZN3PWMC1Ev>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff ffcb 	bl	800595e <_ZN3PWMC1Ev>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7fe fa9e 	bl	8003f10 <_ZN9DebugCtrlC1Ev>
	// TODO Auto-generated constructor stub

}
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4618      	mov	r0, r3
 80059d8:	3708      	adds	r7, #8
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	0800ca70 	.word	0x0800ca70

080059e4 <_ZN9MotorCtrlD1Ev>:

MotorCtrl::~MotorCtrl() {
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	4a09      	ldr	r2, [pc, #36]	; (8005a14 <_ZN9MotorCtrlD1Ev+0x30>)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	601a      	str	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7fe faa7 	bl	8003f4c <_ZN9DebugCtrlD1Ev>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	3304      	adds	r3, #4
 8005a02:	4618      	mov	r0, r3
 8005a04:	f001 f824 	bl	8006a50 <_ZN9MotorInfoD1Ev>
	// TODO Auto-generated destructor stub
}
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3708      	adds	r7, #8
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	0800ca70 	.word	0x0800ca70

08005a18 <_ZN9MotorCtrlD0Ev>:
MotorCtrl::~MotorCtrl() {
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
}
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7ff ffdf 	bl	80059e4 <_ZN9MotorCtrlD1Ev>
 8005a26:	f642 7128 	movw	r1, #12072	; 0x2f28
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f003 fb06 	bl	800903c <_ZdlPvj>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4618      	mov	r0, r3
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <_ZN7MathLibaSERKS_>:
#define MATHLIB_HPP_

#include <vector>
#include "math.h"

class MathLib {
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b082      	sub	sp, #8
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
 8005a42:	6039      	str	r1, [r7, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	1d1a      	adds	r2, r3, #4
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	4610      	mov	r0, r2
 8005a50:	f000 fd94 	bl	800657c <_ZNSt6vectorIfSaIfEEaSERKS1_>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f103 0210 	add.w	r2, r3, #16
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	3310      	adds	r3, #16
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4610      	mov	r0, r2
 8005a62:	f000 fd8b 	bl	800657c <_ZNSt6vectorIfSaIfEEaSERKS1_>
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	69da      	ldr	r2, [r3, #28]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	61da      	str	r2, [r3, #28]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	6a1a      	ldr	r2, [r3, #32]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	621a      	str	r2, [r3, #32]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3708      	adds	r7, #8
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <_ZN7TimInfoaSERKS_>:
#ifndef TIMINFO_HPP_
#define TIMINFO_HPP_

#include "STM32SystemPack.h"

class TimInfo {
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	685a      	ldr	r2, [r3, #4]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	605a      	str	r2, [r3, #4]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	609a      	str	r2, [r3, #8]
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68da      	ldr	r2, [r3, #12]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	60da      	str	r2, [r3, #12]
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	691a      	ldr	r2, [r3, #16]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	611a      	str	r2, [r3, #16]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4618      	mov	r0, r3
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <_ZN3PIDaSERKS_>:
#ifndef PID_HPP_
#define PID_HPP_

#include <array>

class PID {
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	683a      	ldr	r2, [r7, #0]
 8005ac6:	3304      	adds	r3, #4
 8005ac8:	3204      	adds	r2, #4
 8005aca:	ca07      	ldmia	r2, {r0, r1, r2}
 8005acc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	691a      	ldr	r2, [r3, #16]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	611a      	str	r2, [r3, #16]
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	695a      	ldr	r2, [r3, #20]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	615a      	str	r2, [r3, #20]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	699a      	ldr	r2, [r3, #24]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	619a      	str	r2, [r3, #24]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	69da      	ldr	r2, [r3, #28]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	61da      	str	r2, [r3, #28]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	6a1a      	ldr	r2, [r3, #32]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	621a      	str	r2, [r3, #32]
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	625a      	str	r2, [r3, #36]	; 0x24
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4618      	mov	r0, r3
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr

08005b0e <_ZN8ObserveraSERKS_>:
#define OBSERVER_HPP_

#include <array>
#include "paramsetting.h"

class Observer {
 8005b0e:	b4b0      	push	{r4, r5, r7}
 8005b10:	b083      	sub	sp, #12
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
 8005b16:	6039      	str	r1, [r7, #0]
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685a      	ldr	r2, [r3, #4]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	605a      	str	r2, [r3, #4]
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	689a      	ldr	r2, [r3, #8]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	609a      	str	r2, [r3, #8]
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	68da      	ldr	r2, [r3, #12]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	60da      	str	r2, [r3, #12]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	691a      	ldr	r2, [r3, #16]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	611a      	str	r2, [r3, #16]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	3314      	adds	r3, #20
 8005b3e:	3214      	adds	r2, #20
 8005b40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005b44:	e883 0003 	stmia.w	r3, {r0, r1}
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	331c      	adds	r3, #28
 8005b4e:	321c      	adds	r2, #28
 8005b50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005b54:	e883 0003 	stmia.w	r3, {r0, r1}
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	625a      	str	r2, [r3, #36]	; 0x24
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	629a      	str	r2, [r3, #40]	; 0x28
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	62da      	str	r2, [r3, #44]	; 0x2c
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	631a      	str	r2, [r3, #48]	; 0x30
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	635a      	str	r2, [r3, #52]	; 0x34
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	639a      	str	r2, [r3, #56]	; 0x38
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	641a      	str	r2, [r3, #64]	; 0x40
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	683a      	ldr	r2, [r7, #0]
 8005b9c:	3344      	adds	r3, #68	; 0x44
 8005b9e:	3244      	adds	r2, #68	; 0x44
 8005ba0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005ba4:	e883 0003 	stmia.w	r3, {r0, r1}
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	334c      	adds	r3, #76	; 0x4c
 8005bae:	324c      	adds	r2, #76	; 0x4c
 8005bb0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005bb4:	e883 0003 	stmia.w	r3, {r0, r1}
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	683a      	ldr	r2, [r7, #0]
 8005bbc:	3354      	adds	r3, #84	; 0x54
 8005bbe:	3254      	adds	r2, #84	; 0x54
 8005bc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005bc4:	e883 0003 	stmia.w	r3, {r0, r1}
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	f102 045c 	add.w	r4, r2, #92	; 0x5c
 8005bd0:	f103 055c 	add.w	r5, r3, #92	; 0x5c
 8005bd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bd8:	682b      	ldr	r3, [r5, #0]
 8005bda:	6023      	str	r3, [r4, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	683a      	ldr	r2, [r7, #0]
 8005be0:	3370      	adds	r3, #112	; 0x70
 8005be2:	3270      	adds	r2, #112	; 0x70
 8005be4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005be8:	e883 0003 	stmia.w	r3, {r0, r1}
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bcb0      	pop	{r4, r5, r7}
 8005bf6:	4770      	bx	lr

08005bf8 <_ZN9ArgSensoraSERKS_>:
#define ARGSENSOR_HPP_

#include "math.h"
#include "Observer.hpp"

class ArgSensor {
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	605a      	str	r2, [r3, #4]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	609a      	str	r2, [r3, #8]
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	60da      	str	r2, [r3, #12]
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	7c1a      	ldrb	r2, [r3, #16]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	741a      	strb	r2, [r3, #16]
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	7c5a      	ldrb	r2, [r3, #17]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	745a      	strb	r2, [r3, #17]
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	695a      	ldr	r2, [r3, #20]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	615a      	str	r2, [r3, #20]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f103 0218 	add.w	r2, r3, #24
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	3318      	adds	r3, #24
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	4610      	mov	r0, r2
 8005c40:	f7ff ff65 	bl	8005b0e <_ZN8ObserveraSERKS_>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4618      	mov	r0, r3
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <_ZN9MotorCtrl10InitSystemEv>:

void MotorCtrl::SetPWMch4(PWM pPWM) {
	mPWMch4 = pPWM;
}

void MotorCtrl::InitSystem(void) {
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b082      	sub	sp, #8
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
	//CubeMX
	//main
	GPIOInit::Init();
 8005c56:	f002 fde3 	bl	8008820 <_ZN8GPIOInit4InitEv>
	USARTInit::Init();
 8005c5a:	f003 f997 	bl	8008f8c <_ZN9USARTInit4InitEv>
	ADCInit::Init();
 8005c5e:	f002 fa11 	bl	8008084 <_ZN7ADCInit4InitEv>
	TIMInit::Init();
 8005c62:	f003 f81b 	bl	8008c9c <_ZN7TIMInit4InitEv>
}
 8005c66:	bf00      	nop
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <_ZN9MotorCtrl7InitPWMEv>:

void MotorCtrl::InitPWM(void) {
 8005c70:	b590      	push	{r4, r7, lr}
 8005c72:	b093      	sub	sp, #76	; 0x4c
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
	PWM PWM_Object1; //PWMHWClass
 8005c78:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff fe6e 	bl	800595e <_ZN3PWMC1Ev>
	PWM PWM_Object2;
 8005c82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7ff fe69 	bl	800595e <_ZN3PWMC1Ev>
	PWM PWM_Object3;
 8005c8c:	f107 0318 	add.w	r3, r7, #24
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7ff fe64 	bl	800595e <_ZN3PWMC1Ev>
	PWM PWM_Object4;
 8005c96:	f107 0308 	add.w	r3, r7, #8
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7ff fe5f 	bl	800595e <_ZN3PWMC1Ev>

	//LL_TIM_DisableBRK(TIM1);//
	//LL_TIM_DisableIT_BRK(TIM1);//

	PWM_Object1.setTIM(TIM1);
 8005ca0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005ca4:	4953      	ldr	r1, [pc, #332]	; (8005df4 <_ZN9MotorCtrl7InitPWMEv+0x184>)
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f001 fbae 	bl	8007408 <_ZN3PWM6setTIMEP11TIM_TypeDef>
	PWM_Object2.setTIM(TIM1);
 8005cac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005cb0:	4950      	ldr	r1, [pc, #320]	; (8005df4 <_ZN9MotorCtrl7InitPWMEv+0x184>)
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f001 fba8 	bl	8007408 <_ZN3PWM6setTIMEP11TIM_TypeDef>
	PWM_Object3.setTIM(TIM1);
 8005cb8:	f107 0318 	add.w	r3, r7, #24
 8005cbc:	494d      	ldr	r1, [pc, #308]	; (8005df4 <_ZN9MotorCtrl7InitPWMEv+0x184>)
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f001 fba2 	bl	8007408 <_ZN3PWM6setTIMEP11TIM_TypeDef>
	PWM_Object4.setTIM(TIM1);
 8005cc4:	f107 0308 	add.w	r3, r7, #8
 8005cc8:	494a      	ldr	r1, [pc, #296]	; (8005df4 <_ZN9MotorCtrl7InitPWMEv+0x184>)
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f001 fb9c 	bl	8007408 <_ZN3PWM6setTIMEP11TIM_TypeDef>

	PWM_Object1.setCH(1);
 8005cd0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f001 fba4 	bl	8007424 <_ZN3PWM5setCHEi>
	PWM_Object2.setCH(2);
 8005cdc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005ce0:	2102      	movs	r1, #2
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f001 fb9e 	bl	8007424 <_ZN3PWM5setCHEi>
	PWM_Object3.setCH(3);
 8005ce8:	f107 0318 	add.w	r3, r7, #24
 8005cec:	2103      	movs	r1, #3
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f001 fb98 	bl	8007424 <_ZN3PWM5setCHEi>
	PWM_Object4.setCH(4);
 8005cf4:	f107 0308 	add.w	r3, r7, #8
 8005cf8:	2104      	movs	r1, #4
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f001 fb92 	bl	8007424 <_ZN3PWM5setCHEi>

	PWM_Object1.fInit(PWM_COUNT);
 8005d00:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005d04:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f001 fb99 	bl	8007440 <_ZN3PWM5fInitEi>
	PWM_Object2.fInit(PWM_COUNT);
 8005d0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d12:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8005d16:	4618      	mov	r0, r3
 8005d18:	f001 fb92 	bl	8007440 <_ZN3PWM5fInitEi>
	PWM_Object3.fInit(PWM_COUNT);
 8005d1c:	f107 0318 	add.w	r3, r7, #24
 8005d20:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8005d24:	4618      	mov	r0, r3
 8005d26:	f001 fb8b 	bl	8007440 <_ZN3PWM5fInitEi>
	PWM_Object4.fInit(PWM_COUNT);
 8005d2a:	f107 0308 	add.w	r3, r7, #8
 8005d2e:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8005d32:	4618      	mov	r0, r3
 8005d34:	f001 fb84 	bl	8007440 <_ZN3PWM5fInitEi>

	PWM_Object1.f2Duty(0);//50%duty
 8005d38:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005d3c:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8005df8 <_ZN9MotorCtrl7InitPWMEv+0x188>
 8005d40:	4618      	mov	r0, r3
 8005d42:	f001 fbfb 	bl	800753c <_ZN3PWM6f2DutyEf>
	PWM_Object2.f2Duty(0);
 8005d46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d4a:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8005df8 <_ZN9MotorCtrl7InitPWMEv+0x188>
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f001 fbf4 	bl	800753c <_ZN3PWM6f2DutyEf>
	PWM_Object3.f2Duty(0);
 8005d54:	f107 0318 	add.w	r3, r7, #24
 8005d58:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8005df8 <_ZN9MotorCtrl7InitPWMEv+0x188>
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f001 fbed 	bl	800753c <_ZN3PWM6f2DutyEf>
	PWM_Object4.f2Duty(0);
 8005d62:	f107 0308 	add.w	r3, r7, #8
 8005d66:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8005df8 <_ZN9MotorCtrl7InitPWMEv+0x188>
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f001 fbe6 	bl	800753c <_ZN3PWM6f2DutyEf>

	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_10);
 8005d70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005d74:	4821      	ldr	r0, [pc, #132]	; (8005dfc <_ZN9MotorCtrl7InitPWMEv+0x18c>)
 8005d76:	f7ff fde4 	bl	8005942 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_11);
 8005d7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d7e:	481f      	ldr	r0, [pc, #124]	; (8005dfc <_ZN9MotorCtrl7InitPWMEv+0x18c>)
 8005d80:	f7ff fddf 	bl	8005942 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_12);
 8005d84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d88:	481c      	ldr	r0, [pc, #112]	; (8005dfc <_ZN9MotorCtrl7InitPWMEv+0x18c>)
 8005d8a:	f7ff fdda 	bl	8005942 <LL_GPIO_SetOutputPin>

	mPWMch1 = PWM_Object1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f503 74e2 	add.w	r4, r3, #452	; 0x1c4
 8005d94:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005d98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005d9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	mPWMch2 = PWM_Object2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f503 74ea 	add.w	r4, r3, #468	; 0x1d4
 8005da4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005da8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005daa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	mPWMch3 = PWM_Object3;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f503 74f2 	add.w	r4, r3, #484	; 0x1e4
 8005db4:	f107 0318 	add.w	r3, r7, #24
 8005db8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005dba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	mPWMch4 = PWM_Object4;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f503 74fa 	add.w	r4, r3, #500	; 0x1f4
 8005dc4:	f107 0308 	add.w	r3, r7, #8
 8005dc8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005dca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	//ADC Start
    LL_ADC_Enable( ADC1 );
 8005dce:	480c      	ldr	r0, [pc, #48]	; (8005e00 <_ZN9MotorCtrl7InitPWMEv+0x190>)
 8005dd0:	f7ff fd38 	bl	8005844 <LL_ADC_Enable>
    LL_ADC_Enable( ADC2 );
 8005dd4:	480b      	ldr	r0, [pc, #44]	; (8005e04 <_ZN9MotorCtrl7InitPWMEv+0x194>)
 8005dd6:	f7ff fd35 	bl	8005844 <LL_ADC_Enable>
    LL_ADC_Enable( ADC3 );
 8005dda:	480b      	ldr	r0, [pc, #44]	; (8005e08 <_ZN9MotorCtrl7InitPWMEv+0x198>)
 8005ddc:	f7ff fd32 	bl	8005844 <LL_ADC_Enable>
    /* ADC1 Injected conversions end interrupt enabling */
    LL_ADC_ClearFlag_JEOS( ADC1 );
 8005de0:	4807      	ldr	r0, [pc, #28]	; (8005e00 <_ZN9MotorCtrl7InitPWMEv+0x190>)
 8005de2:	f7ff fd90 	bl	8005906 <LL_ADC_ClearFlag_JEOS>
    LL_ADC_EnableIT_JEOS( ADC1 );
 8005de6:	4806      	ldr	r0, [pc, #24]	; (8005e00 <_ZN9MotorCtrl7InitPWMEv+0x190>)
 8005de8:	f7ff fd9b 	bl	8005922 <LL_ADC_EnableIT_JEOS>
}
 8005dec:	bf00      	nop
 8005dee:	374c      	adds	r7, #76	; 0x4c
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd90      	pop	{r4, r7, pc}
 8005df4:	40010000 	.word	0x40010000
 8005df8:	00000000 	.word	0x00000000
 8005dfc:	40020800 	.word	0x40020800
 8005e00:	40012000 	.word	0x40012000
 8005e04:	40012100 	.word	0x40012100
 8005e08:	40012200 	.word	0x40012200

08005e0c <_ZN7MathLibC1ERKS_>:
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
 8005e16:	4a10      	ldr	r2, [pc, #64]	; (8005e58 <_ZN7MathLibC1ERKS_+0x4c>)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	601a      	str	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	1d1a      	adds	r2, r3, #4
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	3304      	adds	r3, #4
 8005e24:	4619      	mov	r1, r3
 8005e26:	4610      	mov	r0, r2
 8005e28:	f7fe ff91 	bl	8004d4e <_ZNSt6vectorIfSaIfEEC1ERKS1_>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f103 0210 	add.w	r2, r3, #16
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	3310      	adds	r3, #16
 8005e36:	4619      	mov	r1, r3
 8005e38:	4610      	mov	r0, r2
 8005e3a:	f7fe ff88 	bl	8004d4e <_ZNSt6vectorIfSaIfEEC1ERKS1_>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	69da      	ldr	r2, [r3, #28]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	61da      	str	r2, [r3, #28]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	6a1a      	ldr	r2, [r3, #32]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	621a      	str	r2, [r3, #32]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4618      	mov	r0, r3
 8005e52:	3708      	adds	r7, #8
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	0800ca60 	.word	0x0800ca60

08005e5c <_ZN8ObserverC1ERKS_>:
 8005e5c:	b4b0      	push	{r4, r5, r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
 8005e66:	4a39      	ldr	r2, [pc, #228]	; (8005f4c <_ZN8ObserverC1ERKS_+0xf0>)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	601a      	str	r2, [r3, #0]
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	605a      	str	r2, [r3, #4]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	689a      	ldr	r2, [r3, #8]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	609a      	str	r2, [r3, #8]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	60da      	str	r2, [r3, #12]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	691a      	ldr	r2, [r3, #16]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	611a      	str	r2, [r3, #16]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	3314      	adds	r3, #20
 8005e92:	3214      	adds	r2, #20
 8005e94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005e98:	e883 0003 	stmia.w	r3, {r0, r1}
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	683a      	ldr	r2, [r7, #0]
 8005ea0:	331c      	adds	r3, #28
 8005ea2:	321c      	adds	r2, #28
 8005ea4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005ea8:	e883 0003 	stmia.w	r3, {r0, r1}
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	625a      	str	r2, [r3, #36]	; 0x24
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	629a      	str	r2, [r3, #40]	; 0x28
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	631a      	str	r2, [r3, #48]	; 0x30
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	635a      	str	r2, [r3, #52]	; 0x34
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	639a      	str	r2, [r3, #56]	; 0x38
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	63da      	str	r2, [r3, #60]	; 0x3c
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	641a      	str	r2, [r3, #64]	; 0x40
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	3344      	adds	r3, #68	; 0x44
 8005ef2:	3244      	adds	r2, #68	; 0x44
 8005ef4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005ef8:	e883 0003 	stmia.w	r3, {r0, r1}
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	334c      	adds	r3, #76	; 0x4c
 8005f02:	324c      	adds	r2, #76	; 0x4c
 8005f04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005f08:	e883 0003 	stmia.w	r3, {r0, r1}
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	3354      	adds	r3, #84	; 0x54
 8005f12:	3254      	adds	r2, #84	; 0x54
 8005f14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005f18:	e883 0003 	stmia.w	r3, {r0, r1}
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	f102 045c 	add.w	r4, r2, #92	; 0x5c
 8005f24:	f103 055c 	add.w	r5, r3, #92	; 0x5c
 8005f28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f2c:	682b      	ldr	r3, [r5, #0]
 8005f2e:	6023      	str	r3, [r4, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	683a      	ldr	r2, [r7, #0]
 8005f34:	3370      	adds	r3, #112	; 0x70
 8005f36:	3270      	adds	r2, #112	; 0x70
 8005f38:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005f3c:	e883 0003 	stmia.w	r3, {r0, r1}
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4618      	mov	r0, r3
 8005f44:	370c      	adds	r7, #12
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bcb0      	pop	{r4, r5, r7}
 8005f4a:	4770      	bx	lr
 8005f4c:	0800ca90 	.word	0x0800ca90

08005f50 <_ZN9ArgSensorC1ERKS_>:
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
 8005f5a:	4a14      	ldr	r2, [pc, #80]	; (8005fac <_ZN9ArgSensorC1ERKS_+0x5c>)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	601a      	str	r2, [r3, #0]
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	605a      	str	r2, [r3, #4]
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	609a      	str	r2, [r3, #8]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	68da      	ldr	r2, [r3, #12]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	60da      	str	r2, [r3, #12]
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	7c1a      	ldrb	r2, [r3, #16]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	741a      	strb	r2, [r3, #16]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	7c5a      	ldrb	r2, [r3, #17]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	745a      	strb	r2, [r3, #17]
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	695a      	ldr	r2, [r3, #20]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	615a      	str	r2, [r3, #20]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f103 0218 	add.w	r2, r3, #24
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	3318      	adds	r3, #24
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	4610      	mov	r0, r2
 8005f9e:	f7ff ff5d 	bl	8005e5c <_ZN8ObserverC1ERKS_>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3708      	adds	r7, #8
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	0800ca20 	.word	0x0800ca20

08005fb0 <_ZN7TimInfoC1ERKS_>:
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
 8005fba:	4a0d      	ldr	r2, [pc, #52]	; (8005ff0 <_ZN7TimInfoC1ERKS_+0x40>)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	601a      	str	r2, [r3, #0]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	605a      	str	r2, [r3, #4]
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	689a      	ldr	r2, [r3, #8]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	609a      	str	r2, [r3, #8]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	68da      	ldr	r2, [r3, #12]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	60da      	str	r2, [r3, #12]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	611a      	str	r2, [r3, #16]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	0800cab0 	.word	0x0800cab0

08005ff4 <_ZN3PIDC1ERKS_>:
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
 8005ffe:	4a14      	ldr	r2, [pc, #80]	; (8006050 <_ZN3PIDC1ERKS_+0x5c>)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	601a      	str	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	3304      	adds	r3, #4
 800600a:	3204      	adds	r2, #4
 800600c:	ca07      	ldmia	r2, {r0, r1, r2}
 800600e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	691a      	ldr	r2, [r3, #16]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	611a      	str	r2, [r3, #16]
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	695a      	ldr	r2, [r3, #20]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	615a      	str	r2, [r3, #20]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	699a      	ldr	r2, [r3, #24]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	619a      	str	r2, [r3, #24]
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	69da      	ldr	r2, [r3, #28]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	61da      	str	r2, [r3, #28]
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	6a1a      	ldr	r2, [r3, #32]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	621a      	str	r2, [r3, #32]
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	625a      	str	r2, [r3, #36]	; 0x24
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4618      	mov	r0, r3
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr
 8006050:	0800caa0 	.word	0x0800caa0

08006054 <_ZN9MotorCtrl13InitMotorInfoEv>:

void MotorCtrl::InitMotorInfo(void) {
 8006054:	b590      	push	{r4, r7, lr}
 8006056:	b0fd      	sub	sp, #500	; 0x1f4
 8006058:	af00      	add	r7, sp, #0
 800605a:	1d3b      	adds	r3, r7, #4
 800605c:	6018      	str	r0, [r3, #0]
	{//MathLib(!!)
		MathLib mathlibrary;//
 800605e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006062:	4618      	mov	r0, r3
 8006064:	f7fe fc6c 	bl	8004940 <_ZN7MathLibC1Ev>
		int mathlib_size = 512;//
 8006068:	f44f 7300 	mov.w	r3, #512	; 0x200
 800606c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
		mathlibrary.fInit(mathlib_size);
 8006070:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006074:	f8d7 11ec 	ldr.w	r1, [r7, #492]	; 0x1ec
 8006078:	4618      	mov	r0, r3
 800607a:	f7fe fcc1 	bl	8004a00 <_ZN7MathLib5fInitEi>
		mMotorInfo.setMathLib(mathlibrary);//
 800607e:	1d3b      	adds	r3, r7, #4
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	1d1c      	adds	r4, r3, #4
 8006084:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006088:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800608c:	4611      	mov	r1, r2
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff febc 	bl	8005e0c <_ZN7MathLibC1ERKS_>
 8006094:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8006098:	4619      	mov	r1, r3
 800609a:	4620      	mov	r0, r4
 800609c:	f000 fd1d 	bl	8006ada <_ZN9MotorInfo10setMathLibE7MathLib>
 80060a0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7fe fc67 	bl	8004978 <_ZN7MathLibD1Ev>
		MathLib mathlibrary;//
 80060aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7fe fc62 	bl	8004978 <_ZN7MathLibD1Ev>
	}
	{
		ArgSensor sensor; //class
 80060b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7fd fd87 	bl	8003bcc <_ZN9ArgSensorC1Ev>
		sensor.Init();
 80060be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fd fdca 	bl	8003c5c <_ZN9ArgSensor4InitEv>
		mMotorInfo.setArgSensor(sensor);
 80060c8:	1d3b      	adds	r3, r7, #4
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	1d1c      	adds	r4, r3, #4
 80060ce:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80060d2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80060d6:	4611      	mov	r1, r2
 80060d8:	4618      	mov	r0, r3
 80060da:	f7ff ff39 	bl	8005f50 <_ZN9ArgSensorC1ERKS_>
 80060de:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80060e2:	4619      	mov	r1, r3
 80060e4:	4620      	mov	r0, r4
 80060e6:	f000 fd07 	bl	8006af8 <_ZN9MotorInfo12setArgSensorE9ArgSensor>
 80060ea:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7fd fd90 	bl	8003c14 <_ZN9ArgSensorD1Ev>
		ArgSensor sensor; //class
 80060f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7fd fd8b 	bl	8003c14 <_ZN9ArgSensorD1Ev>
	}
	{
		TimInfo Tim_Info;//Class
 80060fe:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006102:	4618      	mov	r0, r3
 8006104:	f001 fa4e 	bl	80075a4 <_ZN7TimInfoC1Ev>
		Tim_Info.Init(TIM1);
 8006108:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800610c:	4939      	ldr	r1, [pc, #228]	; (80061f4 <_ZN9MotorCtrl13InitMotorInfoEv+0x1a0>)
 800610e:	4618      	mov	r0, r3
 8006110:	f001 fa78 	bl	8007604 <_ZN7TimInfo4InitEP11TIM_TypeDef>
		mMotorInfo.setTimInfo(Tim_Info);
 8006114:	1d3b      	adds	r3, r7, #4
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	1d1c      	adds	r4, r3, #4
 800611a:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800611e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8006122:	4611      	mov	r1, r2
 8006124:	4618      	mov	r0, r3
 8006126:	f7ff ff43 	bl	8005fb0 <_ZN7TimInfoC1ERKS_>
 800612a:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800612e:	4619      	mov	r1, r3
 8006130:	4620      	mov	r0, r4
 8006132:	f000 fcf1 	bl	8006b18 <_ZN9MotorInfo10setTimInfoE7TimInfo>
 8006136:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800613a:	4618      	mov	r0, r3
 800613c:	f001 fa42 	bl	80075c4 <_ZN7TimInfoD1Ev>
		TimInfo Tim_Info;//Class
 8006140:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006144:	4618      	mov	r0, r3
 8006146:	f001 fa3d 	bl	80075c4 <_ZN7TimInfoD1Ev>
	}
	{//PIDLib()
		PID IqPID;
 800614a:	f107 0308 	add.w	r3, r7, #8
 800614e:	4618      	mov	r0, r3
 8006150:	f001 f8d2 	bl	80072f8 <_ZN3PIDC1Ev>
		PID IdPID;
 8006154:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006158:	4618      	mov	r0, r3
 800615a:	f001 f8cd 	bl	80072f8 <_ZN3PIDC1Ev>
		IdPID.SetParam(PID_GAIN_ID_P, PID_GAIN_ID_I, PID_GAIN_ID_D);
 800615e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006162:	ed9f 1a25 	vldr	s2, [pc, #148]	; 80061f8 <_ZN9MotorCtrl13InitMotorInfoEv+0x1a4>
 8006166:	eddf 0a24 	vldr	s1, [pc, #144]	; 80061f8 <_ZN9MotorCtrl13InitMotorInfoEv+0x1a4>
 800616a:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80061f8 <_ZN9MotorCtrl13InitMotorInfoEv+0x1a4>
 800616e:	4618      	mov	r0, r3
 8006170:	f001 f8f2 	bl	8007358 <_ZN3PID8SetParamEfff>
		IqPID.SetParam(PID_GAIN_IQ_P, PID_GAIN_IQ_I, PID_GAIN_IQ_D);
 8006174:	f107 0308 	add.w	r3, r7, #8
 8006178:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 80061f8 <_ZN9MotorCtrl13InitMotorInfoEv+0x1a4>
 800617c:	eddf 0a1e 	vldr	s1, [pc, #120]	; 80061f8 <_ZN9MotorCtrl13InitMotorInfoEv+0x1a4>
 8006180:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 80061f8 <_ZN9MotorCtrl13InitMotorInfoEv+0x1a4>
 8006184:	4618      	mov	r0, r3
 8006186:	f001 f8e7 	bl	8007358 <_ZN3PID8SetParamEfff>
		mMotorInfo.setIdqPIDLib(IdPID, IqPID);
 800618a:	1d3b      	adds	r3, r7, #4
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	1d1c      	adds	r4, r3, #4
 8006190:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006194:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8006198:	4611      	mov	r1, r2
 800619a:	4618      	mov	r0, r3
 800619c:	f7ff ff2a 	bl	8005ff4 <_ZN3PIDC1ERKS_>
 80061a0:	f107 0208 	add.w	r2, r7, #8
 80061a4:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 80061a8:	4611      	mov	r1, r2
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7ff ff22 	bl	8005ff4 <_ZN3PIDC1ERKS_>
 80061b0:	f507 72e2 	add.w	r2, r7, #452	; 0x1c4
 80061b4:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 80061b8:	4619      	mov	r1, r3
 80061ba:	4620      	mov	r0, r4
 80061bc:	f000 fcbb 	bl	8006b36 <_ZN9MotorInfo12setIdqPIDLibE3PIDS0_>
 80061c0:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 80061c4:	4618      	mov	r0, r3
 80061c6:	f001 f8a7 	bl	8007318 <_ZN3PIDD1Ev>
 80061ca:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 80061ce:	4618      	mov	r0, r3
 80061d0:	f001 f8a2 	bl	8007318 <_ZN3PIDD1Ev>
		PID IdPID;
 80061d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80061d8:	4618      	mov	r0, r3
 80061da:	f001 f89d 	bl	8007318 <_ZN3PIDD1Ev>
		PID IqPID;
 80061de:	f107 0308 	add.w	r3, r7, #8
 80061e2:	4618      	mov	r0, r3
 80061e4:	f001 f898 	bl	8007318 <_ZN3PIDD1Ev>
		//mMotorInfo.setIganmadeltaPIDLib(IganmaPID, IdeltaPID);
	}
}
 80061e8:	bf00      	nop
 80061ea:	f507 77fa 	add.w	r7, r7, #500	; 0x1f4
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd90      	pop	{r4, r7, pc}
 80061f2:	bf00      	nop
 80061f4:	40010000 	.word	0x40010000
 80061f8:	3dcccccd 	.word	0x3dcccccd

080061fc <_ZN9MotorCtrl12HighFreqTaskEv>:

void MotorCtrl::HighFreqTask(void) {
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08c      	sub	sp, #48	; 0x30
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
	if (LL_ADC_IsActiveFlag_JEOS(ADC1) == 1)
 8006204:	4851      	ldr	r0, [pc, #324]	; (800634c <_ZN9MotorCtrl12HighFreqTaskEv+0x150>)
 8006206:	f7ff fb6b 	bl	80058e0 <LL_ADC_IsActiveFlag_JEOS>
 800620a:	4603      	mov	r3, r0
 800620c:	2b01      	cmp	r3, #1
 800620e:	bf0c      	ite	eq
 8006210:	2301      	moveq	r3, #1
 8006212:	2300      	movne	r3, #0
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 8093 	beq.w	8006342 <_ZN9MotorCtrl12HighFreqTaskEv+0x146>
	{
		LL_ADC_ClearFlag_JEOS(ADC1);
 800621c:	484b      	ldr	r0, [pc, #300]	; (800634c <_ZN9MotorCtrl12HighFreqTaskEv+0x150>)
 800621e:	f7ff fb72 	bl	8005906 <LL_ADC_ClearFlag_JEOS>
		//
		float Iu,Iv,Iw;
		//
		Iu = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_1);
 8006222:	2101      	movs	r1, #1
 8006224:	4849      	ldr	r0, [pc, #292]	; (800634c <_ZN9MotorCtrl12HighFreqTaskEv+0x150>)
 8006226:	f7ff fb3a 	bl	800589e <LL_ADC_INJ_ReadConversionData12>
 800622a:	4603      	mov	r3, r0
 800622c:	ee07 3a90 	vmov	s15, r3
 8006230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006234:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		Iv = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_2);
 8006238:	f241 1102 	movw	r1, #4354	; 0x1102
 800623c:	4843      	ldr	r0, [pc, #268]	; (800634c <_ZN9MotorCtrl12HighFreqTaskEv+0x150>)
 800623e:	f7ff fb2e 	bl	800589e <LL_ADC_INJ_ReadConversionData12>
 8006242:	4603      	mov	r3, r0
 8006244:	ee07 3a90 	vmov	s15, r3
 8006248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800624c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		Iw = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_3);
 8006250:	f242 2103 	movw	r1, #8707	; 0x2203
 8006254:	483d      	ldr	r0, [pc, #244]	; (800634c <_ZN9MotorCtrl12HighFreqTaskEv+0x150>)
 8006256:	f7ff fb22 	bl	800589e <LL_ADC_INJ_ReadConversionData12>
 800625a:	4603      	mov	r3, r0
 800625c:	ee07 3a90 	vmov	s15, r3
 8006260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006264:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
//		Iu = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_1)/4095;
//		Iv = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_2)/4095;
//		Iw = LL_ADC_INJ_ReadConversionData12(ADC1, LL_ADC_INJ_RANK_3)/4095;
		mMotorInfo.setIuvw(Iu, Iv, Iw);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3304      	adds	r3, #4
 800626c:	ed97 1a09 	vldr	s2, [r7, #36]	; 0x24
 8006270:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8006274:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8006278:	4618      	mov	r0, r3
 800627a:	f000 fc90 	bl	8006b9e <_ZN9MotorInfo7setIuvwEfff>
		//

		//()
		//Motor.culcArg();

		mMotorInfo.ForceCommutation();
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	3304      	adds	r3, #4
 8006282:	4618      	mov	r0, r3
 8006284:	f000 fcb8 	bl	8006bf8 <_ZN9MotorInfo16ForceCommutationEv>

		//Iuvw -> Idq (Park,Clark)
		mMotorInfo.parkTransform();
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	3304      	adds	r3, #4
 800628c:	4618      	mov	r0, r3
 800628e:	f000 fd21 	bl	8006cd4 <_ZN9MotorInfo13parkTransformEv>
		mMotorInfo.clarkTransform();
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	3304      	adds	r3, #4
 8006296:	4618      	mov	r0, r3
 8006298:	f000 fd50 	bl	8006d3c <_ZN9MotorInfo14clarkTransformEv>

		float Id, Iq;//
		Id = mMotorInfo.getId();
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	3304      	adds	r3, #4
 80062a0:	4618      	mov	r0, r3
 80062a2:	f000 ff6b 	bl	800717c <_ZN9MotorInfo5getIdEv>
 80062a6:	ed87 0a08 	vstr	s0, [r7, #32]
		Iq = mMotorInfo.getIq();
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	3304      	adds	r3, #4
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 ff73 	bl	800719a <_ZN9MotorInfo5getIqEv>
 80062b4:	ed87 0a07 	vstr	s0, [r7, #28]

		//
		//float Vd_input = 0;
		//float Vq_input = 0.5f;

		float Vganma_input = 0;
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	61bb      	str	r3, [r7, #24]
		float Vdelta_input = 0;
 80062be:	f04f 0300 	mov.w	r3, #0
 80062c2:	617b      	str	r3, [r7, #20]

		float Id_error;
		float Iq_error;

		Id_error = 0;
 80062c4:	f04f 0300 	mov.w	r3, #0
 80062c8:	613b      	str	r3, [r7, #16]
		Iq_error = 0;
 80062ca:	f04f 0300 	mov.w	r3, #0
 80062ce:	60fb      	str	r3, [r7, #12]
		//Motor.PIDdq_control(Id_error, Iq_error, 0.1);
		//Vd_input = Motor.getVd();
		//Vq_input = Motor.getVq();

		//IO?
		LL_ADC_REG_StartConversionSWStart(ADC2);
 80062d0:	481f      	ldr	r0, [pc, #124]	; (8006350 <_ZN9MotorCtrl12HighFreqTaskEv+0x154>)
 80062d2:	f7ff fac7 	bl	8005864 <LL_ADC_REG_StartConversionSWStart>
		float adc2_input = (float)LL_ADC_REG_ReadConversionData12(ADC2)/4095;
 80062d6:	481e      	ldr	r0, [pc, #120]	; (8006350 <_ZN9MotorCtrl12HighFreqTaskEv+0x154>)
 80062d8:	f7ff fad4 	bl	8005884 <LL_ADC_REG_ReadConversionData12>
 80062dc:	4603      	mov	r3, r0
 80062de:	ee07 3a90 	vmov	s15, r3
 80062e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80062e6:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8006354 <_ZN9MotorCtrl12HighFreqTaskEv+0x158>
 80062ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80062ee:	edc7 7a02 	vstr	s15, [r7, #8]
		//Vq_input = 0;
		//Vd_input = adc_speed;//

		Vganma_input = adc2_input;//
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	61bb      	str	r3, [r7, #24]
		Vdelta_input = 0;
 80062f6:	f04f 0300 	mov.w	r3, #0
 80062fa:	617b      	str	r3, [r7, #20]

		mMotorInfo.setVganma(Vganma_input);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	3304      	adds	r3, #4
 8006300:	ed97 0a06 	vldr	s0, [r7, #24]
 8006304:	4618      	mov	r0, r3
 8006306:	f000 fdad 	bl	8006e64 <_ZN9MotorInfo9setVganmaEf>
		mMotorInfo.setVdelta(Vdelta_input);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	3304      	adds	r3, #4
 800630e:	ed97 0a05 	vldr	s0, [r7, #20]
 8006312:	4618      	mov	r0, r3
 8006314:	f000 fdb5 	bl	8006e82 <_ZN9MotorInfo9setVdeltaEf>

		//PWM
		MotorOutputTask();
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f81d 	bl	8006358 <_ZN9MotorCtrl15MotorOutputTaskEv>

		if(DEBUG_MODE){//
			MotorCtrl::DebugTask(Iu, Iv, Iw, mMotorInfo.getArgRad());
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	3304      	adds	r3, #4
 8006322:	4618      	mov	r0, r3
 8006324:	f000 fc54 	bl	8006bd0 <_ZN9MotorInfo9getArgRadEv>
 8006328:	eef0 7a40 	vmov.f32	s15, s0
 800632c:	eef0 1a67 	vmov.f32	s3, s15
 8006330:	ed97 1a09 	vldr	s2, [r7, #36]	; 0x24
 8006334:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8006338:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f84f 	bl	80063e0 <_ZN9MotorCtrl9DebugTaskEffff>
	}
/*	else
 * 	{
 * 			LL_ADC_WriteReg(ADC1,ISR,0);
 * 				}*/
}
 8006342:	bf00      	nop
 8006344:	3730      	adds	r7, #48	; 0x30
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	40012000 	.word	0x40012000
 8006350:	40012100 	.word	0x40012100
 8006354:	457ff000 	.word	0x457ff000

08006358 <_ZN9MotorCtrl15MotorOutputTaskEv>:

void MotorCtrl::MotorOutputTask(void){
 8006358:	b590      	push	{r4, r7, lr}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
	mMotorInfo.invClarkGanmaDelta();
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	3304      	adds	r3, #4
 8006364:	4618      	mov	r0, r3
 8006366:	f000 fd9b 	bl	8006ea0 <_ZN9MotorInfo18invClarkGanmaDeltaEv>
	mMotorInfo.invClarkTransform();
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	3304      	adds	r3, #4
 800636e:	4618      	mov	r0, r3
 8006370:	f000 fe2a 	bl	8006fc8 <_ZN9MotorInfo17invClarkTransformEv>
	mMotorInfo.invParkTransform();
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	3304      	adds	r3, #4
 8006378:	4618      	mov	r0, r3
 800637a:	f000 feb7 	bl	80070ec <_ZN9MotorInfo16invParkTransformEv>

	mPWMch1.f2Duty(mMotorInfo.getVu());
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f503 74e2 	add.w	r4, r3, #452	; 0x1c4
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	3304      	adds	r3, #4
 8006388:	4618      	mov	r0, r3
 800638a:	f000 ff15 	bl	80071b8 <_ZN9MotorInfo5getVuEv>
 800638e:	eef0 7a40 	vmov.f32	s15, s0
 8006392:	eeb0 0a67 	vmov.f32	s0, s15
 8006396:	4620      	mov	r0, r4
 8006398:	f001 f8d0 	bl	800753c <_ZN3PWM6f2DutyEf>
	mPWMch2.f2Duty(mMotorInfo.getVv());
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f503 74ea 	add.w	r4, r3, #468	; 0x1d4
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	3304      	adds	r3, #4
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 ff15 	bl	80071d6 <_ZN9MotorInfo5getVvEv>
 80063ac:	eef0 7a40 	vmov.f32	s15, s0
 80063b0:	eeb0 0a67 	vmov.f32	s0, s15
 80063b4:	4620      	mov	r0, r4
 80063b6:	f001 f8c1 	bl	800753c <_ZN3PWM6f2DutyEf>
	mPWMch3.f2Duty(mMotorInfo.getVw());
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f503 74f2 	add.w	r4, r3, #484	; 0x1e4
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3304      	adds	r3, #4
 80063c4:	4618      	mov	r0, r3
 80063c6:	f000 ff15 	bl	80071f4 <_ZN9MotorInfo5getVwEv>
 80063ca:	eef0 7a40 	vmov.f32	s15, s0
 80063ce:	eeb0 0a67 	vmov.f32	s0, s15
 80063d2:	4620      	mov	r0, r4
 80063d4:	f001 f8b2 	bl	800753c <_ZN3PWM6f2DutyEf>
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd90      	pop	{r4, r7, pc}

080063e0 <_ZN9MotorCtrl9DebugTaskEffff>:


void MotorCtrl::DebugTask(float pIu, float pIv, float pIw, float pArg){
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b088      	sub	sp, #32
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6178      	str	r0, [r7, #20]
 80063e8:	ed87 0a04 	vstr	s0, [r7, #16]
 80063ec:	edc7 0a03 	vstr	s1, [r7, #12]
 80063f0:	ed87 1a02 	vstr	s2, [r7, #8]
 80063f4:	edc7 1a01 	vstr	s3, [r7, #4]
	int sw = mDebug.GetDbgStatus();
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fd fdcd 	bl	8003f9e <_ZN9DebugCtrl12GetDbgStatusEv>
 8006404:	61f8      	str	r0, [r7, #28]
	switch(sw){
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	2b03      	cmp	r3, #3
 800640a:	d85c      	bhi.n	80064c6 <_ZN9MotorCtrl9DebugTaskEffff+0xe6>
 800640c:	a201      	add	r2, pc, #4	; (adr r2, 8006414 <_ZN9MotorCtrl9DebugTaskEffff+0x34>)
 800640e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006412:	bf00      	nop
 8006414:	08006425 	.word	0x08006425
 8006418:	08006463 	.word	0x08006463
 800641c:	08006479 	.word	0x08006479
 8006420:	080064a5 	.word	0x080064a5
	case 0:
		if(mMotorInfo.mSensor.GetArgCount() > 24000){
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	f503 739a 	add.w	r3, r3, #308	; 0x134
 800642a:	4618      	mov	r0, r3
 800642c:	f7fd fc6e 	bl	8003d0c <_ZN9ArgSensor11GetArgCountEv>
 8006430:	4602      	mov	r2, r0
 8006432:	f645 53c0 	movw	r3, #24000	; 0x5dc0
 8006436:	429a      	cmp	r2, r3
 8006438:	bfcc      	ite	gt
 800643a:	2301      	movgt	r3, #1
 800643c:	2300      	movle	r3, #0
 800643e:	b2db      	uxtb	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	d042      	beq.n	80064ca <_ZN9MotorCtrl9DebugTaskEffff+0xea>
		mDebug.DbgInfoTinyRegister(pIu, pIv, pIw, pArg);
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800644a:	edd7 1a01 	vldr	s3, [r7, #4]
 800644e:	ed97 1a02 	vldr	s2, [r7, #8]
 8006452:	edd7 0a03 	vldr	s1, [r7, #12]
 8006456:	ed97 0a04 	vldr	s0, [r7, #16]
 800645a:	4618      	mov	r0, r3
 800645c:	f7fd fdae 	bl	8003fbc <_ZN9DebugCtrl19DbgInfoTinyRegisterEffff>
		//mDebug.DbgInfoRegister(pIu, pIv, pIw, pArg);
		}
		break;
 8006460:	e033      	b.n	80064ca <_ZN9MotorCtrl9DebugTaskEffff+0xea>
	case 1:
		//
		MotorCtrl::BtnActOFF();
 8006462:	6978      	ldr	r0, [r7, #20]
 8006464:	f000 f852 	bl	800650c <_ZN9MotorCtrl9BtnActOFFEv>
		mDebug.SetDebugStatus(2);
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800646e:	2102      	movs	r1, #2
 8006470:	4618      	mov	r0, r3
 8006472:	f7fd fddf 	bl	8004034 <_ZN9DebugCtrl14SetDebugStatusEi>
		break;
 8006476:	e02b      	b.n	80064d0 <_ZN9MotorCtrl9DebugTaskEffff+0xf0>
	case 2:
		//
		if(mMotorInfo.mSensor.GetArgCount() < 10){
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	f503 739a 	add.w	r3, r3, #308	; 0x134
 800647e:	4618      	mov	r0, r3
 8006480:	f7fd fc44 	bl	8003d0c <_ZN9ArgSensor11GetArgCountEv>
 8006484:	4603      	mov	r3, r0
 8006486:	2b09      	cmp	r3, #9
 8006488:	bfd4      	ite	le
 800648a:	2301      	movle	r3, #1
 800648c:	2300      	movgt	r3, #0
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b00      	cmp	r3, #0
 8006492:	d01c      	beq.n	80064ce <_ZN9MotorCtrl9DebugTaskEffff+0xee>
			mDebug.SetDebugStatus(3);
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800649a:	2103      	movs	r1, #3
 800649c:	4618      	mov	r0, r3
 800649e:	f7fd fdc9 	bl	8004034 <_ZN9DebugCtrl14SetDebugStatusEi>
		}
		break;
 80064a2:	e014      	b.n	80064ce <_ZN9MotorCtrl9DebugTaskEffff+0xee>
	case 3:
		mDebug.PrintStatusTiny();
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7fd fdd4 	bl	8004058 <_ZN9DebugCtrl15PrintStatusTinyEv>
		//mDebug.PrintStatus();
		HAL_Delay(1);
 80064b0:	2001      	movs	r0, #1
 80064b2:	f7fa fddb 	bl	800106c <HAL_Delay>
		mDebug.SetDebugStatus(0);
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80064bc:	2100      	movs	r1, #0
 80064be:	4618      	mov	r0, r3
 80064c0:	f7fd fdb8 	bl	8004034 <_ZN9DebugCtrl14SetDebugStatusEi>
//		//
		break;
 80064c4:	e004      	b.n	80064d0 <_ZN9MotorCtrl9DebugTaskEffff+0xf0>
	default :
		//
		break;
 80064c6:	bf00      	nop
 80064c8:	e002      	b.n	80064d0 <_ZN9MotorCtrl9DebugTaskEffff+0xf0>
		break;
 80064ca:	bf00      	nop
 80064cc:	e000      	b.n	80064d0 <_ZN9MotorCtrl9DebugTaskEffff+0xf0>
		break;
 80064ce:	bf00      	nop
	}
}
 80064d0:	bf00      	nop
 80064d2:	3720      	adds	r7, #32
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <_ZN9MotorCtrl6BtnActEv>:



void MotorCtrl::BtnAct(void){// 
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
	UiCtrl::BtnToggle(); // ON/OFFBtnActgetState
 80064e0:	f001 f8fa 	bl	80076d8 <_ZN6UiCtrl9BtnToggleEv>
	if(UiCtrl::getState()){
 80064e4:	f001 f918 	bl	8007718 <_ZN6UiCtrl8getStateEv>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d005      	beq.n	80064fa <_ZN9MotorCtrl6BtnActEv+0x22>
		mMotorInfo.startForceCommutation();
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	3304      	adds	r3, #4
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 fb35 	bl	8006b62 <_ZN9MotorInfo21startForceCommutationEv>
	} else {
		mMotorInfo.stopForceCommutation();
	}
}
 80064f8:	e004      	b.n	8006504 <_ZN9MotorCtrl6BtnActEv+0x2c>
		mMotorInfo.stopForceCommutation();
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	3304      	adds	r3, #4
 80064fe:	4618      	mov	r0, r3
 8006500:	f000 fb3e 	bl	8006b80 <_ZN9MotorInfo20stopForceCommutationEv>
}
 8006504:	bf00      	nop
 8006506:	3708      	adds	r7, #8
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <_ZN9MotorCtrl9BtnActOFFEv>:

void MotorCtrl::BtnActOFF(void){//OFF UiCtrl
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
	UiCtrl::BtnActOFF(); // OFFBtnActOFFgetState
 8006514:	f001 f8f4 	bl	8007700 <_ZN6UiCtrl9BtnActOFFEv>
	mMotorInfo.stopForceCommutation();
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	3304      	adds	r3, #4
 800651c:	4618      	mov	r0, r3
 800651e:	f000 fb2f 	bl	8006b80 <_ZN9MotorInfo20stopForceCommutationEv>
}
 8006522:	bf00      	nop
 8006524:	3708      	adds	r7, #8
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <_ZN9MotorCtrl7DbgUartENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
	mMotorInfo.startForceCommutation();
}


////////////////func of debug ///////////////////
void MotorCtrl::DbgUart(std::string pStr) {
 800652a:	b580      	push	{r7, lr}
 800652c:	b088      	sub	sp, #32
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
 8006532:	6039      	str	r1, [r7, #0]
	UART::Transmit(pStr);
 8006534:	f107 0308 	add.w	r3, r7, #8
 8006538:	6839      	ldr	r1, [r7, #0]
 800653a:	4618      	mov	r0, r3
 800653c:	f002 ff24 	bl	8009388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8006540:	f107 0308 	add.w	r3, r7, #8
 8006544:	4618      	mov	r0, r3
 8006546:	f001 f89f 	bl	8007688 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 800654a:	f107 0308 	add.w	r3, r7, #8
 800654e:	4618      	mov	r0, r3
 8006550:	f002 fed2 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8006554:	bf00      	nop
 8006556:	3720      	adds	r7, #32
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <_ZN9__gnu_cxx14__alloc_traitsISaIfEE27_S_propagate_on_copy_assignEv>:

    static void _S_on_swap(_Alloc& __a, _Alloc& __b)
    { std::__alloc_on_swap(__a, __b); }

    static constexpr bool _S_propagate_on_copy_assign()
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
    { return _Base_type::propagate_on_container_copy_assignment::value; }
 8006560:	2300      	movs	r3, #0
 8006562:	4618      	mov	r0, r3
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <_ZN9__gnu_cxx14__alloc_traitsISaIfEE15_S_always_equalEv>:
    { return _Base_type::propagate_on_container_move_assignment::value; }

    static constexpr bool _S_propagate_on_swap()
    { return _Base_type::propagate_on_container_swap::value; }

    static constexpr bool _S_always_equal()
 800656c:	b480      	push	{r7}
 800656e:	af00      	add	r7, sp, #0
    { return _Base_type::is_always_equal::value; }
 8006570:	2301      	movs	r3, #1
 8006572:	4618      	mov	r0, r3
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <_ZNSt6vectorIfSaIfEEaSERKS1_>:
    vector<_Tp, _Alloc>::
 800657c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800657e:	b085      	sub	sp, #20
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
      if (&__x != this)
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	429a      	cmp	r2, r3
 800658c:	f000 80e8 	beq.w	8006760 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x1e4>
	  if (_Alloc_traits::_S_propagate_on_copy_assign())
 8006590:	f7ff ffe4 	bl	800655c <_ZN9__gnu_cxx14__alloc_traitsISaIfEE27_S_propagate_on_copy_assignEv>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d044      	beq.n	8006624 <_ZNSt6vectorIfSaIfEEaSERKS1_+0xa8>
	      if (!_Alloc_traits::_S_always_equal()
 800659a:	f7ff ffe7 	bl	800656c <_ZN9__gnu_cxx14__alloc_traitsISaIfEE15_S_always_equalEv>
 800659e:	4603      	mov	r3, r0
 80065a0:	f083 0301 	eor.w	r3, r3, #1
 80065a4:	b2db      	uxtb	r3, r3
	          && _M_get_Tp_allocator() != __x._M_get_Tp_allocator())
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d012      	beq.n	80065d0 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x54>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f7fe fc3e 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80065b2:	4604      	mov	r4, r0
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7fe fd45 	bl	8005046 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80065bc:	4603      	mov	r3, r0
 80065be:	4619      	mov	r1, r3
 80065c0:	4620      	mov	r0, r4
 80065c2:	f000 f8d2 	bl	800676a <_ZStneIfEbRKSaIT_ES3_>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d001      	beq.n	80065d0 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x54>
 80065cc:	2301      	movs	r3, #1
 80065ce:	e000      	b.n	80065d2 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x56>
 80065d0:	2300      	movs	r3, #0
	      if (!_Alloc_traits::_S_always_equal()
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d018      	beq.n	8006608 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x8c>
		  this->clear();
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7fe fb86 	bl	8004ce8 <_ZNSt6vectorIfSaIfEE5clearEv>
		  _M_deallocate(this->_M_impl._M_start,
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6819      	ldr	r1, [r3, #0]
				this->_M_impl._M_end_of_storage
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	689b      	ldr	r3, [r3, #8]
				- this->_M_impl._M_start);
 80065e6:	461a      	mov	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	109b      	asrs	r3, r3, #2
		  _M_deallocate(this->_M_impl._M_start,
 80065f0:	461a      	mov	r2, r3
 80065f2:	f7fe fda1 	bl	8005138 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
		  this->_M_impl._M_start = nullptr;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	601a      	str	r2, [r3, #0]
		  this->_M_impl._M_finish = nullptr;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	605a      	str	r2, [r3, #4]
		  this->_M_impl._M_end_of_storage = nullptr;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	609a      	str	r2, [r3, #8]
	      std::__alloc_on_copy(_M_get_Tp_allocator(),
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4618      	mov	r0, r3
 800660c:	f7fe fc0f 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8006610:	4604      	mov	r4, r0
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	4618      	mov	r0, r3
 8006616:	f7fe fd16 	bl	8005046 <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800661a:	4603      	mov	r3, r0
 800661c:	4619      	mov	r1, r3
 800661e:	4620      	mov	r0, r4
 8006620:	f000 f8af 	bl	8006782 <_ZSt15__alloc_on_copyISaIfEEvRT_RKS1_>
	  const size_type __xlen = __x.size();
 8006624:	6838      	ldr	r0, [r7, #0]
 8006626:	f7fe fcef 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800662a:	60f8      	str	r0, [r7, #12]
	  if (__xlen > capacity())
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 f8b6 	bl	800679e <_ZNKSt6vectorIfSaIfEE8capacityEv>
 8006632:	4602      	mov	r2, r0
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	4293      	cmp	r3, r2
 8006638:	bf8c      	ite	hi
 800663a:	2301      	movhi	r3, #1
 800663c:	2300      	movls	r3, #0
 800663e:	b2db      	uxtb	r3, r3
 8006640:	2b00      	cmp	r3, #0
 8006642:	d033      	beq.n	80066ac <_ZNSt6vectorIfSaIfEEaSERKS1_+0x130>
	      pointer __tmp = _M_allocate_and_copy(__xlen, __x.begin(),
 8006644:	6838      	ldr	r0, [r7, #0]
 8006646:	f7fe fd29 	bl	800509c <_ZNKSt6vectorIfSaIfEE5beginEv>
 800664a:	4604      	mov	r4, r0
 800664c:	6838      	ldr	r0, [r7, #0]
 800664e:	f7fe fd39 	bl	80050c4 <_ZNKSt6vectorIfSaIfEE3endEv>
 8006652:	4603      	mov	r3, r0
 8006654:	4622      	mov	r2, r4
 8006656:	68f9      	ldr	r1, [r7, #12]
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f8b1 	bl	80067c0 <_ZNSt6vectorIfSaIfEE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKfS1_EEEEPfjT_S9_>
 800665e:	60b8      	str	r0, [r7, #8]
	      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681c      	ldr	r4, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	685d      	ldr	r5, [r3, #4]
			    _M_get_Tp_allocator());
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4618      	mov	r0, r3
 800666c:	f7fe fbdf 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8006670:	4603      	mov	r3, r0
	      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8006672:	461a      	mov	r2, r3
 8006674:	4629      	mov	r1, r5
 8006676:	4620      	mov	r0, r4
 8006678:	f7fe fbe4 	bl	8004e44 <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
	      _M_deallocate(this->_M_impl._M_start,
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6819      	ldr	r1, [r3, #0]
			    this->_M_impl._M_end_of_storage
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	689b      	ldr	r3, [r3, #8]
			    - this->_M_impl._M_start);
 8006686:	461a      	mov	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	109b      	asrs	r3, r3, #2
	      _M_deallocate(this->_M_impl._M_start,
 8006690:	461a      	mov	r2, r3
 8006692:	f7fe fd51 	bl	8005138 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
	      this->_M_impl._M_start = __tmp;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	601a      	str	r2, [r3, #0]
	      this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __xlen;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	441a      	add	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	609a      	str	r2, [r3, #8]
 80066aa:	e052      	b.n	8006752 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x1d6>
	  else if (size() >= __xlen)
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f7fe fcab 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 80066b2:	4602      	mov	r2, r0
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	4293      	cmp	r3, r2
 80066b8:	bf94      	ite	ls
 80066ba:	2301      	movls	r3, #1
 80066bc:	2300      	movhi	r3, #0
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d020      	beq.n	8006706 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x18a>
	      std::_Destroy(std::copy(__x.begin(), __x.end(), begin()),
 80066c4:	6838      	ldr	r0, [r7, #0]
 80066c6:	f7fe fce9 	bl	800509c <_ZNKSt6vectorIfSaIfEE5beginEv>
 80066ca:	4604      	mov	r4, r0
 80066cc:	6838      	ldr	r0, [r7, #0]
 80066ce:	f7fe fcf9 	bl	80050c4 <_ZNKSt6vectorIfSaIfEE3endEv>
 80066d2:	4605      	mov	r5, r0
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f7fe fdbf 	bl	8005258 <_ZNSt6vectorIfSaIfEE5beginEv>
 80066da:	4603      	mov	r3, r0
 80066dc:	461a      	mov	r2, r3
 80066de:	4629      	mov	r1, r5
 80066e0:	4620      	mov	r0, r4
 80066e2:	f000 f889 	bl	80067f8 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEENS1_IPfS6_EEET0_T_SB_SA_>
 80066e6:	4604      	mov	r4, r0
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f7fe fbef 	bl	8004ecc <_ZNSt6vectorIfSaIfEE3endEv>
 80066ee:	4605      	mov	r5, r0
			    end(), _M_get_Tp_allocator());
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fe fb9b 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80066f8:	4603      	mov	r3, r0
	      std::_Destroy(std::copy(__x.begin(), __x.end(), begin()),
 80066fa:	461a      	mov	r2, r3
 80066fc:	4629      	mov	r1, r5
 80066fe:	4620      	mov	r0, r4
 8006700:	f000 f892 	bl	8006828 <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEEfEvT_S7_RSaIT0_E>
 8006704:	e025      	b.n	8006752 <_ZNSt6vectorIfSaIfEEaSERKS1_+0x1d6>
	      std::copy(__x._M_impl._M_start, __x._M_impl._M_start + size(),
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	681d      	ldr	r5, [r3, #0]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	681c      	ldr	r4, [r3, #0]
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fe fc7a 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8006714:	4603      	mov	r3, r0
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	18e1      	adds	r1, r4, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	461a      	mov	r2, r3
 8006720:	4628      	mov	r0, r5
 8006722:	f000 f88f 	bl	8006844 <_ZSt4copyIPfS0_ET0_T_S2_S1_>
	      std::__uninitialized_copy_a(__x._M_impl._M_start + size(),
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	681c      	ldr	r4, [r3, #0]
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7fe fc6c 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8006730:	4603      	mov	r3, r0
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	441c      	add	r4, r3
					  __x._M_impl._M_finish,
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685d      	ldr	r5, [r3, #4]
	      std::__uninitialized_copy_a(__x._M_impl._M_start + size(),
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685e      	ldr	r6, [r3, #4]
					  _M_get_Tp_allocator());
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4618      	mov	r0, r3
 8006742:	f7fe fb74 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8006746:	4603      	mov	r3, r0
	      std::__uninitialized_copy_a(__x._M_impl._M_start + size(),
 8006748:	4632      	mov	r2, r6
 800674a:	4629      	mov	r1, r5
 800674c:	4620      	mov	r0, r4
 800674e:	f000 f891 	bl	8006874 <_ZSt22__uninitialized_copy_aIPfS0_fET0_T_S2_S1_RSaIT1_E>
	  this->_M_impl._M_finish = this->_M_impl._M_start + __xlen;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	441a      	add	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	605a      	str	r2, [r3, #4]
      return *this;
 8006760:	687b      	ldr	r3, [r7, #4]
    }
 8006762:	4618      	mov	r0, r3
 8006764:	3714      	adds	r7, #20
 8006766:	46bd      	mov	sp, r7
 8006768:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800676a <_ZStneIfEbRKSaIT_ES3_>:
    _GLIBCXX_USE_NOEXCEPT
    { return false; }

  template<typename _Tp>
    inline bool
    operator!=(const allocator<_Tp>&, const allocator<_Tp>&)
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	6039      	str	r1, [r7, #0]
    _GLIBCXX_USE_NOEXCEPT
    { return false; }
 8006774:	2300      	movs	r3, #0
 8006776:	4618      	mov	r0, r3
 8006778:	370c      	adds	r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <_ZSt15__alloc_on_copyISaIfEEvRT_RKS1_>:
    inline void
    __do_alloc_on_copy(_Alloc&, const _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_copy(_Alloc& __one, const _Alloc& __two)
 8006782:	b580      	push	{r7, lr}
 8006784:	b084      	sub	sp, #16
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
 800678a:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_copy_assignment __pocca;
      __do_alloc_on_copy(__one, __two, __pocca());
 800678c:	461a      	mov	r2, r3
 800678e:	6839      	ldr	r1, [r7, #0]
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f880 	bl	8006896 <_ZSt18__do_alloc_on_copyISaIfEEvRT_RKS1_St17integral_constantIbLb0EE>
    }
 8006796:	bf00      	nop
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <_ZNKSt6vectorIfSaIfEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 800679e:	b480      	push	{r7}
 80067a0:	b083      	sub	sp, #12
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_end_of_storage
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	689b      	ldr	r3, [r3, #8]
			 - this->_M_impl._M_start); }
 80067aa:	461a      	mov	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	109b      	asrs	r3, r3, #2
 80067b4:	4618      	mov	r0, r3
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <_ZNSt6vectorIfSaIfEE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKfS1_EEEEPfjT_S9_>:
	_M_allocate_and_copy(size_type __n,
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b086      	sub	sp, #24
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
 80067cc:	603b      	str	r3, [r7, #0]
	  pointer __result = this->_M_allocate(__n);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	68b9      	ldr	r1, [r7, #8]
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fe fd66 	bl	80052a4 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 80067d8:	6178      	str	r0, [r7, #20]
					  _M_get_Tp_allocator());
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	4618      	mov	r0, r3
 80067de:	f7fe fb26 	bl	8004e2e <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 80067e2:	4603      	mov	r3, r0
	      std::__uninitialized_copy_a(__first, __last, __result,
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	6839      	ldr	r1, [r7, #0]
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f7fe fc7f 	bl	80050ec <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEPffET0_T_SA_S9_RSaIT1_E>
	      return __result;
 80067ee:	697b      	ldr	r3, [r7, #20]
	}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3718      	adds	r7, #24
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEENS1_IPfS6_EEET0_T_SB_SA_>:
    copy(_II __first, _II __last, _OI __result)
 80067f8:	b590      	push	{r4, r7, lr}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	607a      	str	r2, [r7, #4]
	      (std::__miter_base(__first), std::__miter_base(__last),
 8006804:	68f8      	ldr	r0, [r7, #12]
 8006806:	f7fe ff18 	bl	800563a <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 800680a:	4604      	mov	r4, r0
 800680c:	68b8      	ldr	r0, [r7, #8]
 800680e:	f7fe ff14 	bl	800563a <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEEET_S8_>
 8006812:	4603      	mov	r3, r0
	       __result));
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	4619      	mov	r1, r3
 8006818:	4620      	mov	r0, r4
 800681a:	f000 f848 	bl	80068ae <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEENS1_IPfS6_EEET1_T0_SB_SA_>
 800681e:	4603      	mov	r3, r0
    }
 8006820:	4618      	mov	r0, r3
 8006822:	3714      	adds	r7, #20
 8006824:	46bd      	mov	sp, r7
 8006826:	bd90      	pop	{r4, r7, pc}

08006828 <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEEfEvT_S7_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8006834:	68b9      	ldr	r1, [r7, #8]
 8006836:	68f8      	ldr	r0, [r7, #12]
 8006838:	f000 f85f 	bl	80068fa <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEEEvT_S7_>
    }
 800683c:	bf00      	nop
 800683e:	3710      	adds	r7, #16
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <_ZSt4copyIPfS0_ET0_T_S2_S1_>:
    copy(_II __first, _II __last, _OI __result)
 8006844:	b590      	push	{r4, r7, lr}
 8006846:	b085      	sub	sp, #20
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
	      (std::__miter_base(__first), std::__miter_base(__last),
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f7fe ffbd 	bl	80057d0 <_ZSt12__miter_baseIPfET_S1_>
 8006856:	4604      	mov	r4, r0
 8006858:	68b8      	ldr	r0, [r7, #8]
 800685a:	f7fe ffb9 	bl	80057d0 <_ZSt12__miter_baseIPfET_S1_>
 800685e:	4603      	mov	r3, r0
	       __result));
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	4619      	mov	r1, r3
 8006864:	4620      	mov	r0, r4
 8006866:	f000 f855 	bl	8006914 <_ZSt14__copy_move_a2ILb0EPfS0_ET1_T0_S2_S1_>
 800686a:	4603      	mov	r3, r0
    }
 800686c:	4618      	mov	r0, r3
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	bd90      	pop	{r4, r7, pc}

08006874 <_ZSt22__uninitialized_copy_aIPfS0_fET0_T_S2_S1_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	68b9      	ldr	r1, [r7, #8]
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 f860 	bl	800694c <_ZSt18uninitialized_copyIPfS0_ET0_T_S2_S1_>
 800688c:	4603      	mov	r3, r0
 800688e:	4618      	mov	r0, r3
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <_ZSt18__do_alloc_on_copyISaIfEEvRT_RKS1_St17integral_constantIbLb0EE>:
    __do_alloc_on_copy(_Alloc&, const _Alloc&, false_type)
 8006896:	b480      	push	{r7}
 8006898:	b085      	sub	sp, #20
 800689a:	af00      	add	r7, sp, #0
 800689c:	60f8      	str	r0, [r7, #12]
 800689e:	60b9      	str	r1, [r7, #8]
 80068a0:	713a      	strb	r2, [r7, #4]
    { }
 80068a2:	bf00      	nop
 80068a4:	3714      	adds	r7, #20
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr

080068ae <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKfSt6vectorIfSaIfEEEENS1_IPfS6_EEET1_T0_SB_SA_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80068ae:	b5b0      	push	{r4, r5, r7, lr}
 80068b0:	b086      	sub	sp, #24
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	60f8      	str	r0, [r7, #12]
 80068b6:	60b9      	str	r1, [r7, #8]
 80068b8:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f7fe fefc 	bl	80056b8 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 80068c0:	4604      	mov	r4, r0
 80068c2:	68b8      	ldr	r0, [r7, #8]
 80068c4:	f7fe fef8 	bl	80056b8 <_ZSt12__niter_baseIPKfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 80068c8:	4605      	mov	r5, r0
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 f850 	bl	8006970 <_ZSt12__niter_baseIPfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>
 80068d0:	4603      	mov	r3, r0
 80068d2:	461a      	mov	r2, r3
 80068d4:	4629      	mov	r1, r5
 80068d6:	4620      	mov	r0, r4
 80068d8:	f7fe ff07 	bl	80056ea <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 80068dc:	4603      	mov	r3, r0
 80068de:	617b      	str	r3, [r7, #20]
					     std::__niter_base(__result)));
 80068e0:	f107 0214 	add.w	r2, r7, #20
 80068e4:	f107 0310 	add.w	r3, r7, #16
 80068e8:	4611      	mov	r1, r2
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7fe fc5c 	bl	80051a8 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>
 80068f0:	693b      	ldr	r3, [r7, #16]
    }
 80068f2:	4618      	mov	r0, r3
 80068f4:	3718      	adds	r7, #24
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bdb0      	pop	{r4, r5, r7, pc}

080068fa <_ZSt8_DestroyIN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEEEvT_S7_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b082      	sub	sp, #8
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
 8006902:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8006904:	6839      	ldr	r1, [r7, #0]
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f840 	bl	800698c <_ZNSt12_Destroy_auxILb1EE9__destroyIN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEEEEvT_S9_>
    }
 800690c:	bf00      	nop
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <_ZSt14__copy_move_a2ILb0EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8006914:	b5b0      	push	{r4, r5, r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f7fe fed7 	bl	80056d4 <_ZSt12__niter_baseIPfET_S1_>
 8006926:	4604      	mov	r4, r0
 8006928:	68b8      	ldr	r0, [r7, #8]
 800692a:	f7fe fed3 	bl	80056d4 <_ZSt12__niter_baseIPfET_S1_>
 800692e:	4605      	mov	r5, r0
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7fe fecf 	bl	80056d4 <_ZSt12__niter_baseIPfET_S1_>
 8006936:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8006938:	461a      	mov	r2, r3
 800693a:	4629      	mov	r1, r5
 800693c:	4620      	mov	r0, r4
 800693e:	f000 f830 	bl	80069a2 <_ZSt13__copy_move_aILb0EPfS0_ET1_T0_S2_S1_>
 8006942:	4603      	mov	r3, r0
    }
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bdb0      	pop	{r4, r5, r7, pc}

0800694c <_ZSt18uninitialized_copyIPfS0_ET0_T_S2_S1_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800694c:	b580      	push	{r7, lr}
 800694e:	b086      	sub	sp, #24
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8006958:	2301      	movs	r3, #1
 800695a:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	68b9      	ldr	r1, [r7, #8]
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f000 f830 	bl	80069c6 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPfS2_EET0_T_S4_S3_>
 8006966:	4603      	mov	r3, r0
    }
 8006968:	4618      	mov	r0, r3
 800696a:	3718      	adds	r7, #24
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <_ZSt12__niter_baseIPfSt6vectorIfSaIfEEET_N9__gnu_cxx17__normal_iteratorIS4_T0_EE>:
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
    { return __it.base(); }
 8006978:	1d3b      	adds	r3, r7, #4
 800697a:	4618      	mov	r0, r3
 800697c:	f7fe fca6 	bl	80052cc <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8006980:	4603      	mov	r3, r0
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4618      	mov	r0, r3
 8006986:	3708      	adds	r7, #8
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <_ZNSt12_Destroy_auxILb1EE9__destroyIN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEEEEvT_S9_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
 8006996:	bf00      	nop
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr

080069a2 <_ZSt13__copy_move_aILb0EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b086      	sub	sp, #24
 80069a6:	af00      	add	r7, sp, #0
 80069a8:	60f8      	str	r0, [r7, #12]
 80069aa:	60b9      	str	r1, [r7, #8]
 80069ac:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivial(_ValueTypeI)
 80069ae:	2301      	movs	r3, #1
 80069b0:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	68b9      	ldr	r1, [r7, #8]
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f7fe fee1 	bl	800577e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 80069bc:	4603      	mov	r3, r0
    }
 80069be:	4618      	mov	r0, r3
 80069c0:	3718      	adds	r7, #24
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}

080069c6 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPfS2_EET0_T_S4_S3_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80069c6:	b580      	push	{r7, lr}
 80069c8:	b084      	sub	sp, #16
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	60f8      	str	r0, [r7, #12]
 80069ce:	60b9      	str	r1, [r7, #8]
 80069d0:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	68b9      	ldr	r1, [r7, #8]
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f7ff ff34 	bl	8006844 <_ZSt4copyIPfS0_ET0_T_S2_S1_>
 80069dc:	4603      	mov	r3, r0
 80069de:	4618      	mov	r0, r3
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
	...

080069e8 <_ZN9MotorInfoC1Ev>:

#include "MotorInfo.hpp"

//Init

MotorInfo::MotorInfo() {
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	4a16      	ldr	r2, [pc, #88]	; (8006a4c <_ZN9MotorInfoC1Ev+0x64>)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	601a      	str	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	334c      	adds	r3, #76	; 0x4c
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7fd ffa0 	bl	8004940 <_ZN7MathLibC1Ev>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	337c      	adds	r3, #124	; 0x7c
 8006a04:	4618      	mov	r0, r3
 8006a06:	f000 fdcd 	bl	80075a4 <_ZN7TimInfoC1Ev>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	3390      	adds	r3, #144	; 0x90
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f000 fc72 	bl	80072f8 <_ZN3PIDC1Ev>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	33b8      	adds	r3, #184	; 0xb8
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f000 fc6d 	bl	80072f8 <_ZN3PIDC1Ev>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	33e0      	adds	r3, #224	; 0xe0
 8006a22:	4618      	mov	r0, r3
 8006a24:	f000 fc68 	bl	80072f8 <_ZN3PIDC1Ev>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f000 fc62 	bl	80072f8 <_ZN3PIDC1Ev>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f7fd f8c6 	bl	8003bcc <_ZN9ArgSensorC1Ev>
	// TODO Auto-generated constructor stub

}
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4618      	mov	r0, r3
 8006a44:	3708      	adds	r7, #8
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	0800ca80 	.word	0x0800ca80

08006a50 <_ZN9MotorInfoD1Ev>:

MotorInfo::~MotorInfo() {
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	4a16      	ldr	r2, [pc, #88]	; (8006ab4 <_ZN9MotorInfoD1Ev+0x64>)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	601a      	str	r2, [r3, #0]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7fd f8d5 	bl	8003c14 <_ZN9ArgSensorD1Ev>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8006a70:	4618      	mov	r0, r3
 8006a72:	f000 fc51 	bl	8007318 <_ZN3PIDD1Ev>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	33e0      	adds	r3, #224	; 0xe0
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 fc4c 	bl	8007318 <_ZN3PIDD1Ev>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	33b8      	adds	r3, #184	; 0xb8
 8006a84:	4618      	mov	r0, r3
 8006a86:	f000 fc47 	bl	8007318 <_ZN3PIDD1Ev>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	3390      	adds	r3, #144	; 0x90
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f000 fc42 	bl	8007318 <_ZN3PIDD1Ev>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	337c      	adds	r3, #124	; 0x7c
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f000 fd93 	bl	80075c4 <_ZN7TimInfoD1Ev>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	334c      	adds	r3, #76	; 0x4c
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f7fd ff68 	bl	8004978 <_ZN7MathLibD1Ev>
	// TODO Auto-generated destructor stub
}
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3708      	adds	r7, #8
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	0800ca80 	.word	0x0800ca80

08006ab8 <_ZN9MotorInfoD0Ev>:
MotorInfo::~MotorInfo() {
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
}
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7ff ffc5 	bl	8006a50 <_ZN9MotorInfoD1Ev>
 8006ac6:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f002 fab6 	bl	800903c <_ZdlPvj>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <_ZN9MotorInfo10setMathLibE7MathLib>:

void MotorInfo::setMathLib(MathLib pLib){
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b082      	sub	sp, #8
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
 8006ae2:	6039      	str	r1, [r7, #0]
	mLib = pLib;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	334c      	adds	r3, #76	; 0x4c
 8006ae8:	6839      	ldr	r1, [r7, #0]
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7fe ffa5 	bl	8005a3a <_ZN7MathLibaSERKS_>
}
 8006af0:	bf00      	nop
 8006af2:	3708      	adds	r7, #8
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <_ZN9MotorInfo12setArgSensorE9ArgSensor>:

MathLib MotorInfo::getMathLib(void){return mLib;}

void MotorInfo::setArgSensor(ArgSensor pSensor){
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
	mSensor = pSensor;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006b08:	6839      	ldr	r1, [r7, #0]
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f7ff f874 	bl	8005bf8 <_ZN9ArgSensoraSERKS_>
}
 8006b10:	bf00      	nop
 8006b12:	3708      	adds	r7, #8
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <_ZN9MotorInfo10setTimInfoE7TimInfo>:

void MotorInfo::setTimInfo(TimInfo pTimInfo) {
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
	mTimInfo = pTimInfo;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	337c      	adds	r3, #124	; 0x7c
 8006b26:	6839      	ldr	r1, [r7, #0]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f7fe ffa9 	bl	8005a80 <_ZN7TimInfoaSERKS_>
}
 8006b2e:	bf00      	nop
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <_ZN9MotorInfo12setIdqPIDLibE3PIDS0_>:


void MotorInfo::setIdqPIDLib(PID pdPID, PID pqPID){
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b084      	sub	sp, #16
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	60f8      	str	r0, [r7, #12]
 8006b3e:	60b9      	str	r1, [r7, #8]
 8006b40:	607a      	str	r2, [r7, #4]
	mIdPID = pdPID;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	3390      	adds	r3, #144	; 0x90
 8006b46:	68b9      	ldr	r1, [r7, #8]
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f7fe ffb5 	bl	8005ab8 <_ZN3PIDaSERKS_>
	mIqPID = pqPID;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	33b8      	adds	r3, #184	; 0xb8
 8006b52:	6879      	ldr	r1, [r7, #4]
 8006b54:	4618      	mov	r0, r3
 8006b56:	f7fe ffaf 	bl	8005ab8 <_ZN3PIDaSERKS_>
}
 8006b5a:	bf00      	nop
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <_ZN9MotorInfo21startForceCommutationEv>:
//void MotorInfo::setVu(float pVu):mVu(pVu){};
//void MotorInfo::setVv(float pVv):mVv(pVv){};
//void MotorInfo::setVw(float pVw):mVw(pVw){};

//Start,Stop
void MotorInfo::startForceCommutation(void){
 8006b62:	b580      	push	{r7, lr}
 8006b64:	b082      	sub	sp, #8
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
	mSensor.FC_Start_Stop(true);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006b70:	2101      	movs	r1, #1
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7fd f8bb 	bl	8003cee <_ZN9ArgSensor13FC_Start_StopEb>
}
 8006b78:	bf00      	nop
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <_ZN9MotorInfo20stopForceCommutationEv>:

void MotorInfo::stopForceCommutation(void){
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
	mSensor.FC_Start_Stop(false);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006b8e:	2100      	movs	r1, #0
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7fd f8ac 	bl	8003cee <_ZN9ArgSensor13FC_Start_StopEb>
}
 8006b96:	bf00      	nop
 8006b98:	3708      	adds	r7, #8
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <_ZN9MotorInfo7setIuvwEfff>:
//Update

void MotorInfo::setIu(float pIu){mIu=pIu;};
void MotorInfo::setIv(float pIv){mIv=pIv;};
void MotorInfo::setIw(float pIw){mIw=pIw;};
void MotorInfo::setIuvw(float pIu, float pIv, float pIw){
 8006b9e:	b480      	push	{r7}
 8006ba0:	b085      	sub	sp, #20
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	60f8      	str	r0, [r7, #12]
 8006ba6:	ed87 0a02 	vstr	s0, [r7, #8]
 8006baa:	edc7 0a01 	vstr	s1, [r7, #4]
 8006bae:	ed87 1a00 	vstr	s2, [r7]
	mIu = pIu;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	605a      	str	r2, [r3, #4]
	mIv = pIv;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	609a      	str	r2, [r3, #8]
	mIw = pIw;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	60da      	str	r2, [r3, #12]
}
 8006bc4:	bf00      	nop
 8006bc6:	3714      	adds	r7, #20
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <_ZN9MotorInfo9getArgRadEv>:

void MotorInfo::setArgDelta(int pArg){
	mArg_delta = pArg;
}

float MotorInfo::getArgRad(void){
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
	return mLib.sizeCountToRad(mArg);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be2:	4619      	mov	r1, r3
 8006be4:	4610      	mov	r0, r2
 8006be6:	f7fe f83f 	bl	8004c68 <_ZN7MathLib14sizeCountToRadEi>
 8006bea:	eef0 7a40 	vmov.f32	s15, s0
}
 8006bee:	eeb0 0a67 	vmov.f32	s0, s15
 8006bf2:	3708      	adds	r7, #8
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <_ZN9MotorInfo16ForceCommutationEv>:


void MotorInfo::culcArg(void){
}

void MotorInfo::ForceCommutation(void){
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b086      	sub	sp, #24
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
	mSensor.ForceComArg();
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7fd f88e 	bl	8003d28 <_ZN9ArgSensor11ForceComArgEv>
	float ArgOld = mSensor.getArgOld();
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7fd f84d 	bl	8003cb2 <_ZN9ArgSensor9getArgOldEv>
 8006c18:	ed87 0a05 	vstr	s0, [r7, #20]
	float ArgDlt = mSensor.getArg_delta();
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7fd f854 	bl	8003cd0 <_ZN9ArgSensor12getArg_deltaEv>
 8006c28:	ed87 0a04 	vstr	s0, [r7, #16]
	int arg_count = mLib.radToSizeCount(ArgOld);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	334c      	adds	r3, #76	; 0x4c
 8006c30:	ed97 0a05 	vldr	s0, [r7, #20]
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7fd ffdb 	bl	8004bf0 <_ZN7MathLib14radToSizeCountEf>
 8006c3a:	60f8      	str	r0, [r7, #12]
	int argdelta_count = mLib.radToSizeCount(-1 * ArgDlt);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	334c      	adds	r3, #76	; 0x4c
 8006c40:	edd7 7a04 	vldr	s15, [r7, #16]
 8006c44:	eef1 7a67 	vneg.f32	s15, s15
 8006c48:	eeb0 0a67 	vmov.f32	s0, s15
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f7fd ffcf 	bl	8004bf0 <_ZN7MathLib14radToSizeCountEf>
 8006c52:	60b8      	str	r0, [r7, #8]
	mArg = arg_count;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	671a      	str	r2, [r3, #112]	; 0x70
	mArg_delta = argdelta_count; //
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68ba      	ldr	r2, [r7, #8]
 8006c5e:	675a      	str	r2, [r3, #116]	; 0x74
	setRPM();
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 f805 	bl	8006c70 <_ZN9MotorInfo6setRPMEv>
}
 8006c66:	bf00      	nop
 8006c68:	3718      	adds	r7, #24
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
	...

08006c70 <_ZN9MotorInfo6setRPMEv>:

void MotorInfo::setRPM(void){
 8006c70:	b580      	push	{r7, lr}
 8006c72:	ed2d 8b02 	vpush	{d8}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
	mRPM = (float)(mSensor.getArg() - mSensor.getArgOld()) / (2*3.14f) * 20 * 1000;//
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006c82:	4618      	mov	r0, r3
 8006c84:	f7fd f806 	bl	8003c94 <_ZN9ArgSensor6getArgEv>
 8006c88:	eeb0 8a40 	vmov.f32	s16, s0
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8006c92:	4618      	mov	r0, r3
 8006c94:	f7fd f80d 	bl	8003cb2 <_ZN9ArgSensor9getArgOldEv>
 8006c98:	eef0 7a40 	vmov.f32	s15, s0
 8006c9c:	ee38 7a67 	vsub.f32	s14, s16, s15
 8006ca0:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8006ccc <_ZN9MotorInfo6setRPMEv+0x5c>
 8006ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ca8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006cac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006cb0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8006cd0 <_ZN9MotorInfo6setRPMEv+0x60>
 8006cb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
}
 8006cbe:	bf00      	nop
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	ecbd 8b02 	vpop	{d8}
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	40c8f5c3 	.word	0x40c8f5c3
 8006cd0:	447a0000 	.word	0x447a0000

08006cd4 <_ZN9MotorInfo13parkTransformEv>:

void MotorInfo::parkTransform(void){
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
	mIalpha = mIu - (mIv + mIw)/2;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	ed93 7a01 	vldr	s14, [r3, #4]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	edd3 6a02 	vldr	s13, [r3, #8]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	edd3 7a03 	vldr	s15, [r3, #12]
 8006cee:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006cf2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8006cf6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8006cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	edc3 7a04 	vstr	s15, [r3, #16]
	mIbeta = (mIv - mIw)* 1.7320508f/2;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	ed93 7a02 	vldr	s14, [r3, #8]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	edd3 7a03 	vldr	s15, [r3, #12]
 8006d10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d14:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8006d38 <_ZN9MotorInfo13parkTransformEv+0x64>
 8006d18:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006d1c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006d20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	edc3 7a05 	vstr	s15, [r3, #20]
};
 8006d2a:	bf00      	nop
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	3fddb3d7 	.word	0x3fddb3d7

08006d3c <_ZN9MotorInfo14clarkTransformEv>:

void MotorInfo::clarkTransform(void){//
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	ed2d 8b02 	vpush	{d8}
 8006d42:	b08e      	sub	sp, #56	; 0x38
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
	mId =  mLib.getCosList().at(mArg) * mIalpha + mLib.getSinList().at(mArg) * mIbeta;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006d4e:	f107 0308 	add.w	r3, r7, #8
 8006d52:	4611      	mov	r1, r2
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7fd ff3a 	bl	8004bce <_ZN7MathLib10getCosListEv>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d5e:	461a      	mov	r2, r3
 8006d60:	f107 0308 	add.w	r3, r7, #8
 8006d64:	4611      	mov	r1, r2
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 fa53 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	ed93 7a00 	vldr	s14, [r3]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	edd3 7a04 	vldr	s15, [r3, #16]
 8006d78:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006d82:	f107 0314 	add.w	r3, r7, #20
 8006d86:	4611      	mov	r1, r2
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7fd ff11 	bl	8004bb0 <_ZN7MathLib10getSinListEv>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d92:	461a      	mov	r2, r3
 8006d94:	f107 0314 	add.w	r3, r7, #20
 8006d98:	4611      	mov	r1, r2
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 fa39 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006da0:	4603      	mov	r3, r0
 8006da2:	ed93 7a00 	vldr	s14, [r3]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	edd3 7a05 	vldr	s15, [r3, #20]
 8006dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006db0:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	edc3 7a06 	vstr	s15, [r3, #24]
 8006dba:	f107 0314 	add.w	r3, r7, #20
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7fd ff77 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
 8006dc4:	f107 0308 	add.w	r3, r7, #8
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7fd ff72 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
	mIq = -mLib.getSinList().at(mArg) * mIalpha + mLib.getCosList().at(mArg) * mIbeta;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006dd4:	f107 0320 	add.w	r3, r7, #32
 8006dd8:	4611      	mov	r1, r2
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7fd fee8 	bl	8004bb0 <_ZN7MathLib10getSinListEv>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de4:	461a      	mov	r2, r3
 8006de6:	f107 0320 	add.w	r3, r7, #32
 8006dea:	4611      	mov	r1, r2
 8006dec:	4618      	mov	r0, r3
 8006dee:	f000 fa10 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006df2:	4603      	mov	r3, r0
 8006df4:	edd3 7a00 	vldr	s15, [r3]
 8006df8:	eeb1 7a67 	vneg.f32	s14, s15
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	edd3 7a04 	vldr	s15, [r3, #16]
 8006e02:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006e0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006e10:	4611      	mov	r1, r2
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7fd fedb 	bl	8004bce <_ZN7MathLib10getCosListEv>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006e22:	4611      	mov	r1, r2
 8006e24:	4618      	mov	r0, r3
 8006e26:	f000 f9f4 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	ed93 7a00 	vldr	s14, [r3]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	edd3 7a05 	vldr	s15, [r3, #20]
 8006e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e3a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	edc3 7a07 	vstr	s15, [r3, #28]
 8006e44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7fd ff32 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
 8006e4e:	f107 0320 	add.w	r3, r7, #32
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7fd ff2d 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
};
 8006e58:	bf00      	nop
 8006e5a:	3738      	adds	r7, #56	; 0x38
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	ecbd 8b02 	vpop	{d8}
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <_ZN9MotorInfo9setVganmaEf>:
	mVdelta = mVdelta + mIdeltaPID.OutPut();
}

void MotorInfo::setVd(float pVd){mVd = pVd;}
void MotorInfo::setVq(float pVq){mVq = pVq;}
void MotorInfo::setVganma(float pVganma){mVganma = pVganma;}
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	ed87 0a00 	vstr	s0, [r7]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	683a      	ldr	r2, [r7, #0]
 8006e74:	645a      	str	r2, [r3, #68]	; 0x44
 8006e76:	bf00      	nop
 8006e78:	370c      	adds	r7, #12
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <_ZN9MotorInfo9setVdeltaEf>:
void MotorInfo::setVdelta(float pVdelta){mVdelta = pVdelta;}
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
 8006e8a:	ed87 0a00 	vstr	s0, [r7]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	649a      	str	r2, [r3, #72]	; 0x48
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <_ZN9MotorInfo18invClarkGanmaDeltaEv>:

void MotorInfo::invClarkGanmaDelta(void){
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	ed2d 8b02 	vpush	{d8}
 8006ea6:	b08e      	sub	sp, #56	; 0x38
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
	mVd =  mLib.getCosList().at(mArg) * mVganma + mLib.getSinList().at(mArg) * mVdelta;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006eb2:	f107 0308 	add.w	r3, r7, #8
 8006eb6:	4611      	mov	r1, r2
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f7fd fe88 	bl	8004bce <_ZN7MathLib10getCosListEv>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	f107 0308 	add.w	r3, r7, #8
 8006ec8:	4611      	mov	r1, r2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f000 f9a1 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	ed93 7a00 	vldr	s14, [r3]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006edc:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006ee6:	f107 0314 	add.w	r3, r7, #20
 8006eea:	4611      	mov	r1, r2
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7fd fe5f 	bl	8004bb0 <_ZN7MathLib10getSinListEv>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	f107 0314 	add.w	r3, r7, #20
 8006efc:	4611      	mov	r1, r2
 8006efe:	4618      	mov	r0, r3
 8006f00:	f000 f987 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006f04:	4603      	mov	r3, r0
 8006f06:	ed93 7a00 	vldr	s14, [r3]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8006f10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f14:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8006f1e:	f107 0314 	add.w	r3, r7, #20
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7fd fec5 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
 8006f28:	f107 0308 	add.w	r3, r7, #8
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7fd fec0 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
	mVq = -mLib.getSinList().at(mArg) * mVganma + mLib.getCosList().at(mArg) * mVdelta;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006f38:	f107 0320 	add.w	r3, r7, #32
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f7fd fe36 	bl	8004bb0 <_ZN7MathLib10getSinListEv>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f48:	461a      	mov	r2, r3
 8006f4a:	f107 0320 	add.w	r3, r7, #32
 8006f4e:	4611      	mov	r1, r2
 8006f50:	4618      	mov	r0, r3
 8006f52:	f000 f95e 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006f56:	4603      	mov	r3, r0
 8006f58:	edd3 7a00 	vldr	s15, [r3]
 8006f5c:	eeb1 7a67 	vneg.f32	s14, s15
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006f66:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006f70:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006f74:	4611      	mov	r1, r2
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7fd fe29 	bl	8004bce <_ZN7MathLib10getCosListEv>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f80:	461a      	mov	r2, r3
 8006f82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006f86:	4611      	mov	r1, r2
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f000 f942 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	ed93 7a00 	vldr	s14, [r3]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8006f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f9e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
 8006fa8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7fd fe80 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
 8006fb2:	f107 0320 	add.w	r3, r7, #32
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7fd fe7b 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
}
 8006fbc:	bf00      	nop
 8006fbe:	3738      	adds	r7, #56	; 0x38
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	ecbd 8b02 	vpop	{d8}
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <_ZN9MotorInfo17invClarkTransformEv>:

void MotorInfo::invClarkTransform(void){
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	ed2d 8b02 	vpush	{d8}
 8006fce:	b08e      	sub	sp, #56	; 0x38
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
	mValpha = mLib.getCosList().at(mArg_delta) * mVd - mLib.getSinList().at(mArg_delta) * mVq;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8006fda:	f107 0308 	add.w	r3, r7, #8
 8006fde:	4611      	mov	r1, r2
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7fd fdf4 	bl	8004bce <_ZN7MathLib10getCosListEv>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fea:	461a      	mov	r2, r3
 8006fec:	f107 0308 	add.w	r3, r7, #8
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 f90d 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	ed93 7a00 	vldr	s14, [r3]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8007004:	ee27 8a27 	vmul.f32	s16, s14, s15
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 800700e:	f107 0314 	add.w	r3, r7, #20
 8007012:	4611      	mov	r1, r2
 8007014:	4618      	mov	r0, r3
 8007016:	f7fd fdcb 	bl	8004bb0 <_ZN7MathLib10getSinListEv>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800701e:	461a      	mov	r2, r3
 8007020:	f107 0314 	add.w	r3, r7, #20
 8007024:	4611      	mov	r1, r2
 8007026:	4618      	mov	r0, r3
 8007028:	f000 f8f3 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 800702c:	4603      	mov	r3, r0
 800702e:	ed93 7a00 	vldr	s14, [r3]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8007038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800703c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 8007046:	f107 0314 	add.w	r3, r7, #20
 800704a:	4618      	mov	r0, r3
 800704c:	f7fd fe31 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
 8007050:	f107 0308 	add.w	r3, r7, #8
 8007054:	4618      	mov	r0, r3
 8007056:	f7fd fe2c 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
	mVbeta  = mLib.getSinList().at(mArg_delta) * mVd + mLib.getCosList().at(mArg_delta) * mVq;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8007060:	f107 0320 	add.w	r3, r7, #32
 8007064:	4611      	mov	r1, r2
 8007066:	4618      	mov	r0, r3
 8007068:	f7fd fda2 	bl	8004bb0 <_ZN7MathLib10getSinListEv>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007070:	461a      	mov	r2, r3
 8007072:	f107 0320 	add.w	r3, r7, #32
 8007076:	4611      	mov	r1, r2
 8007078:	4618      	mov	r0, r3
 800707a:	f000 f8ca 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 800707e:	4603      	mov	r3, r0
 8007080:	ed93 7a00 	vldr	s14, [r3]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800708a:	ee27 8a27 	vmul.f32	s16, s14, s15
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8007094:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007098:	4611      	mov	r1, r2
 800709a:	4618      	mov	r0, r3
 800709c:	f7fd fd97 	bl	8004bce <_ZN7MathLib10getCosListEv>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a4:	461a      	mov	r2, r3
 80070a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80070aa:	4611      	mov	r1, r2
 80070ac:	4618      	mov	r0, r3
 80070ae:	f000 f8b0 	bl	8007212 <_ZNSt6vectorIfSaIfEE2atEj>
 80070b2:	4603      	mov	r3, r0
 80070b4:	ed93 7a00 	vldr	s14, [r3]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80070be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070c2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
 80070cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7fd fdee 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
 80070d6:	f107 0320 	add.w	r3, r7, #32
 80070da:	4618      	mov	r0, r3
 80070dc:	f7fd fde9 	bl	8004cb2 <_ZNSt6vectorIfSaIfEED1Ev>
};
 80070e0:	bf00      	nop
 80070e2:	3738      	adds	r7, #56	; 0x38
 80070e4:	46bd      	mov	sp, r7
 80070e6:	ecbd 8b02 	vpop	{d8}
 80070ea:	bd80      	pop	{r7, pc}

080070ec <_ZN9MotorInfo16invParkTransformEv>:

void MotorInfo::invParkTransform(void){
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
	mVu = 0.75f * mValpha;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80070fa:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 80070fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	mVv = -0.75f * mValpha + mValpha / 3 + mVbeta / 1.7320508f;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800710e:	eebe 7a08 	vmov.f32	s14, #232	; 0xbf400000 -0.750
 8007112:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 800711c:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 8007120:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007124:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800712e:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8007178 <_ZN9MotorInfo16invParkTransformEv+0x8c>
 8007132:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	mVw = - mValpha / 3 - mVbeta / 1.7320508f;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8007146:	eef1 7a67 	vneg.f32	s15, s15
 800714a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800714e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8007158:	ed9f 6a07 	vldr	s12, [pc, #28]	; 8007178 <_ZN9MotorInfo16invParkTransformEv+0x8c>
 800715c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007160:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
//	Iu + Iv - Iw = -2*Iw;
//	Ialpha * 2/3 + Ibeta * 2/sqrt(3) = -2 Iw;
//
//
//	Iv = -Iu - Iw;
};
 800716a:	bf00      	nop
 800716c:	370c      	adds	r7, #12
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	3fddb3d7 	.word	0x3fddb3d7

0800717c <_ZN9MotorInfo5getIdEv>:

float MotorInfo::getIganma(void){return mIganma;};
float MotorInfo::getIdelta(void){return mIdelta;};

float MotorInfo::getId(void){return mId;};
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	ee07 3a90 	vmov	s15, r3
 800718c:	eeb0 0a67 	vmov.f32	s0, s15
 8007190:	370c      	adds	r7, #12
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <_ZN9MotorInfo5getIqEv>:
float MotorInfo::getIq(void){return mIq;};
 800719a:	b480      	push	{r7}
 800719c:	b083      	sub	sp, #12
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	69db      	ldr	r3, [r3, #28]
 80071a6:	ee07 3a90 	vmov	s15, r3
 80071aa:	eeb0 0a67 	vmov.f32	s0, s15
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <_ZN9MotorInfo5getVuEv>:
float MotorInfo::getVq(void){return mVq;};

float MotorInfo::getValpha(void){return mValpha;};
float MotorInfo::getVbeta(void){return mVbeta;};

float MotorInfo::getVu(void){return mVu;};
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c4:	ee07 3a90 	vmov	s15, r3
 80071c8:	eeb0 0a67 	vmov.f32	s0, s15
 80071cc:	370c      	adds	r7, #12
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <_ZN9MotorInfo5getVvEv>:
float MotorInfo::getVv(void){return mVv;};
 80071d6:	b480      	push	{r7}
 80071d8:	b083      	sub	sp, #12
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e2:	ee07 3a90 	vmov	s15, r3
 80071e6:	eeb0 0a67 	vmov.f32	s0, s15
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr

080071f4 <_ZN9MotorInfo5getVwEv>:
float MotorInfo::getVw(void){return mVw;};
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007200:	ee07 3a90 	vmov	s15, r3
 8007204:	eeb0 0a67 	vmov.f32	s0, s15
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <_ZNSt6vectorIfSaIfEE2atEj>:
      at(size_type __n)
 8007212:	b580      	push	{r7, lr}
 8007214:	b082      	sub	sp, #8
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
 800721a:	6039      	str	r1, [r7, #0]
	_M_range_check(__n);
 800721c:	6839      	ldr	r1, [r7, #0]
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 f80a 	bl	8007238 <_ZNKSt6vectorIfSaIfEE14_M_range_checkEj>
	return (*this)[__n];
 8007224:	6839      	ldr	r1, [r7, #0]
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 f826 	bl	8007278 <_ZNSt6vectorIfSaIfEEixEj>
 800722c:	4603      	mov	r3, r0
      }
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
	...

08007238 <_ZNKSt6vectorIfSaIfEE14_M_range_checkEj>:
      _M_range_check(size_type __n) const
 8007238:	b580      	push	{r7, lr}
 800723a:	b082      	sub	sp, #8
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
	if (__n >= this->size())
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f7fd fee0 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8007248:	4602      	mov	r2, r0
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	4293      	cmp	r3, r2
 800724e:	bf2c      	ite	cs
 8007250:	2301      	movcs	r3, #1
 8007252:	2300      	movcc	r3, #0
 8007254:	b2db      	uxtb	r3, r3
 8007256:	2b00      	cmp	r3, #0
 8007258:	d008      	beq.n	800726c <_ZNKSt6vectorIfSaIfEE14_M_range_checkEj+0x34>
	  __throw_out_of_range_fmt(__N("vector::_M_range_check: __n "
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7fd fed4 	bl	8005008 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 8007260:	4603      	mov	r3, r0
 8007262:	461a      	mov	r2, r3
 8007264:	6839      	ldr	r1, [r7, #0]
 8007266:	4803      	ldr	r0, [pc, #12]	; (8007274 <_ZNKSt6vectorIfSaIfEE14_M_range_checkEj+0x3c>)
 8007268:	f001 ff08 	bl	800907c <_ZSt24__throw_out_of_range_fmtPKcz>
      }
 800726c:	bf00      	nop
 800726e:	3708      	adds	r7, #8
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	0800c98c 	.word	0x0800c98c

08007278 <_ZNSt6vectorIfSaIfEEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	4413      	add	r3, r2
      }
 800728c:	4618      	mov	r0, r3
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <_ZN8ObserverC1Ev>:
	mVector.at(1) = mOldVec.at(1) + mK * pTime * pVector.at(1);
	return mOldVec;
}
///////////////////////////////////////////////////////

Observer::Observer() {
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	4a04      	ldr	r2, [pc, #16]	; (80072b4 <_ZN8ObserverC1Ev+0x1c>)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4618      	mov	r0, r3
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	0800ca90 	.word	0x0800ca90

080072b8 <_ZN8ObserverD1Ev>:

Observer::~Observer() {
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	4a04      	ldr	r2, [pc, #16]	; (80072d4 <_ZN8ObserverD1Ev+0x1c>)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4618      	mov	r0, r3
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	0800ca90 	.word	0x0800ca90

080072d8 <_ZN8ObserverD0Ev>:
Observer::~Observer() {
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
}
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f7ff ffe9 	bl	80072b8 <_ZN8ObserverD1Ev>
 80072e6:	2178      	movs	r1, #120	; 0x78
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f001 fea7 	bl	800903c <_ZdlPvj>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4618      	mov	r0, r3
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <_ZN3PIDC1Ev>:
 * OutPut()FloatPID
 */

#include "PID.hpp"

PID::PID(){
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	4a04      	ldr	r2, [pc, #16]	; (8007314 <_ZN3PIDC1Ev+0x1c>)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	601a      	str	r2, [r3, #0]

}
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4618      	mov	r0, r3
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr
 8007314:	0800caa0 	.word	0x0800caa0

08007318 <_ZN3PIDD1Ev>:
	// TODO Auto-generated constructor stub

	mError.fill(0);
}

PID::~PID() {
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	4a04      	ldr	r2, [pc, #16]	; (8007334 <_ZN3PIDD1Ev+0x1c>)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4618      	mov	r0, r3
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr
 8007334:	0800caa0 	.word	0x0800caa0

08007338 <_ZN3PIDD0Ev>:
PID::~PID() {
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
}
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f7ff ffe9 	bl	8007318 <_ZN3PIDD1Ev>
 8007346:	2128      	movs	r1, #40	; 0x28
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f001 fe77 	bl	800903c <_ZdlPvj>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4618      	mov	r0, r3
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <_ZN3PID8SetParamEfff>:

void PID::SetParam(float pGain_p, float pGain_i, float pGain_d){
 8007358:	b480      	push	{r7}
 800735a:	b085      	sub	sp, #20
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	ed87 0a02 	vstr	s0, [r7, #8]
 8007364:	edc7 0a01 	vstr	s1, [r7, #4]
 8007368:	ed87 1a00 	vstr	s2, [r7]
	mGain_p = pGain_p;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	68ba      	ldr	r2, [r7, #8]
 8007370:	615a      	str	r2, [r3, #20]
	mGain_i = pGain_i;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	619a      	str	r2, [r3, #24]
	mGain_d = pGain_d;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	683a      	ldr	r2, [r7, #0]
 800737c:	61da      	str	r2, [r3, #28]
}
 800737e:	bf00      	nop
 8007380:	3714      	adds	r7, #20
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr

0800738a <LL_TIM_EnableCounter>:
{
 800738a:	b480      	push	{r7}
 800738c:	b083      	sub	sp, #12
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f043 0201 	orr.w	r2, r3, #1
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	601a      	str	r2, [r3, #0]
}
 800739e:	bf00      	nop
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr

080073aa <LL_TIM_SetAutoReload>:
{
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
 80073b2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80073b4:	683a      	ldr	r2, [r7, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80073ba:	bf00      	nop
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <LL_TIM_CC_EnableChannel>:
{
 80073c6:	b480      	push	{r7}
 80073c8:	b083      	sub	sp, #12
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a1a      	ldr	r2, [r3, #32]
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	431a      	orrs	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	621a      	str	r2, [r3, #32]
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <LL_TIM_EnableAllOutputs>:
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073f4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	645a      	str	r2, [r3, #68]	; 0x44
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <_ZN3PWM6setTIMEP11TIM_TypeDef>:


#include "PWM.hpp"


void PWM::setTIM(TIM_TypeDef* pTIMx){
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
	mTIMx = pTIMx;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	683a      	ldr	r2, [r7, #0]
 8007416:	601a      	str	r2, [r3, #0]
}
 8007418:	bf00      	nop
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <_ZN3PWM5setCHEi>:

//void PWM::setCH(__IO uint32_t pCCR);

void PWM::setCH(int pCH){
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
	mCH = pCH;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	683a      	ldr	r2, [r7, #0]
 8007432:	605a      	str	r2, [r3, #4]
}
 8007434:	bf00      	nop
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <_ZN3PWM5fInitEi>:
	LL_TIM_EnableAllOutputs(mTIMx);// need
	//PWM TIM Init end

}

void PWM::fInit(int pTimReload){
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]

	mTimReload = pTimReload;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	683a      	ldr	r2, [r7, #0]
 800744e:	609a      	str	r2, [r3, #8]

	if(mCH==0){//error check
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d100      	bne.n	800745a <_ZN3PWM5fInitEi+0x1a>
		while(1){}
 8007458:	e7fe      	b.n	8007458 <_ZN3PWM5fInitEi+0x18>
	}

	//mREG Init
	if (mCH == 1){
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	2b01      	cmp	r3, #1
 8007460:	d105      	bne.n	800746e <_ZN3PWM5fInitEi+0x2e>
		mREG=&(mTIMx->CCR1);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	60da      	str	r2, [r3, #12]
	}
	if (mCH == 2){
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	2b02      	cmp	r3, #2
 8007474:	d105      	bne.n	8007482 <_ZN3PWM5fInitEi+0x42>
		mREG=&(mTIMx->CCR2);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	60da      	str	r2, [r3, #12]
	}
	if (mCH == 3){
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	2b03      	cmp	r3, #3
 8007488:	d105      	bne.n	8007496 <_ZN3PWM5fInitEi+0x56>
		mREG=&(mTIMx->CCR3);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	60da      	str	r2, [r3, #12]
	}
	if (mCH == 4){
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	2b04      	cmp	r3, #4
 800749c:	d105      	bne.n	80074aa <_ZN3PWM5fInitEi+0x6a>
		mREG=&(mTIMx->CCR4);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	60da      	str	r2, [r3, #12]
	}

	if(mREG==NULL){//error check
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d100      	bne.n	80074b4 <_ZN3PWM5fInitEi+0x74>
		while(1){}
 80074b2:	e7fe      	b.n	80074b2 <_ZN3PWM5fInitEi+0x72>
	}
	//mREG Init end

	//PWM Channel Init
	if(mTIMx==NULL){//error check
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d100      	bne.n	80074be <_ZN3PWM5fInitEi+0x7e>
		while(1){}
 80074bc:	e7fe      	b.n	80074bc <_ZN3PWM5fInitEi+0x7c>
	}
	if (mCH == 1){
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d105      	bne.n	80074d2 <_ZN3PWM5fInitEi+0x92>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH1);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2101      	movs	r1, #1
 80074cc:	4618      	mov	r0, r3
 80074ce:	f7ff ff7a 	bl	80073c6 <LL_TIM_CC_EnableChannel>
	}
	if (mCH == 2){
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d105      	bne.n	80074e6 <_ZN3PWM5fInitEi+0xa6>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH2);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2110      	movs	r1, #16
 80074e0:	4618      	mov	r0, r3
 80074e2:	f7ff ff70 	bl	80073c6 <LL_TIM_CC_EnableChannel>
	}
	if (mCH == 3){
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	2b03      	cmp	r3, #3
 80074ec:	d106      	bne.n	80074fc <_ZN3PWM5fInitEi+0xbc>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH3);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80074f6:	4618      	mov	r0, r3
 80074f8:	f7ff ff65 	bl	80073c6 <LL_TIM_CC_EnableChannel>
	}
	if (mCH == 4){
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	2b04      	cmp	r3, #4
 8007502:	d106      	bne.n	8007512 <_ZN3PWM5fInitEi+0xd2>
		LL_TIM_CC_EnableChannel(mTIMx, LL_TIM_CHANNEL_CH4);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800750c:	4618      	mov	r0, r3
 800750e:	f7ff ff5a 	bl	80073c6 <LL_TIM_CC_EnableChannel>
	}
	//PWM Channel Init end

	//PWM TIM Init
	LL_TIM_EnableCounter(mTIMx);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4618      	mov	r0, r3
 8007518:	f7ff ff37 	bl	800738a <LL_TIM_EnableCounter>

	//auto reload Init
	LL_TIM_SetAutoReload(mTIMx, pTimReload);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	4611      	mov	r1, r2
 8007524:	4618      	mov	r0, r3
 8007526:	f7ff ff40 	bl	80073aa <LL_TIM_SetAutoReload>

	//LL_TIM_GenerateEvent_UPDATE(TIM1);//
	LL_TIM_EnableAllOutputs(mTIMx);// need
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4618      	mov	r0, r3
 8007530:	f7ff ff5a 	bl	80073e8 <LL_TIM_EnableAllOutputs>
	//PWM TIM Init end

}
 8007534:	bf00      	nop
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <_ZN3PWM6f2DutyEf>:
void PWM::fDuty(float pfDuty){
	int pDuty = pfDuty * (float)mTimReload;
	WRITE_REG(*mREG, pDuty);
}

void PWM::f2Duty(float pfDuty){
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	ed87 0a00 	vstr	s0, [r7]
	int pDuty = (pfDuty + 1)/2 * (float)mTimReload;
 8007548:	edd7 7a00 	vldr	s15, [r7]
 800754c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007550:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007554:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007558:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	ee07 3a90 	vmov	s15, r3
 8007564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800756c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007570:	ee17 3a90 	vmov	r3, s15
 8007574:	60fb      	str	r3, [r7, #12]
	WRITE_REG(*mREG, pDuty);
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	601a      	str	r2, [r3, #0]
}
 800757e:	bf00      	nop
 8007580:	3714      	adds	r7, #20
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <LL_TIM_GetAutoReload>:
{
 800758a:	b480      	push	{r7}
 800758c:	b083      	sub	sp, #12
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->ARR));
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8007596:	4618      	mov	r0, r3
 8007598:	370c      	adds	r7, #12
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
	...

080075a4 <_ZN7TimInfoC1Ev>:


#include "TimInfo.hpp"


TimInfo::TimInfo() {
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	4a04      	ldr	r2, [pc, #16]	; (80075c0 <_ZN7TimInfoC1Ev+0x1c>)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4618      	mov	r0, r3
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	0800cab0 	.word	0x0800cab0

080075c4 <_ZN7TimInfoD1Ev>:

TimInfo::~TimInfo() {
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	4a04      	ldr	r2, [pc, #16]	; (80075e0 <_ZN7TimInfoD1Ev+0x1c>)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr
 80075e0:	0800cab0 	.word	0x0800cab0

080075e4 <_ZN7TimInfoD0Ev>:
TimInfo::~TimInfo() {
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
}
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7ff ffe9 	bl	80075c4 <_ZN7TimInfoD1Ev>
 80075f2:	2114      	movs	r1, #20
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f001 fd21 	bl	800903c <_ZdlPvj>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4618      	mov	r0, r3
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <_ZN7TimInfo4InitEP11TIM_TypeDef>:

void TimInfo::Init(TIM_TypeDef *pTIMx) {
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]

	if(pTIMx == NULL) {
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d100      	bne.n	8007616 <_ZN7TimInfo4InitEP11TIM_TypeDef+0x12>
		//null ptr error
		while(1){}
 8007614:	e7fe      	b.n	8007614 <_ZN7TimInfo4InitEP11TIM_TypeDef+0x10>
	}

	mReload = 0;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	609a      	str	r2, [r3, #8]
	mStartTime = 0;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	60da      	str	r2, [r3, #12]
	mStopTime = 0;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	611a      	str	r2, [r3, #16]

	mTIMx = pTIMx;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	605a      	str	r2, [r3, #4]
	mReload = LL_TIM_GetAutoReload(pTIMx);
 800762e:	6838      	ldr	r0, [r7, #0]
 8007630:	f7ff ffab 	bl	800758a <LL_TIM_GetAutoReload>
 8007634:	4603      	mov	r3, r0
 8007636:	461a      	mov	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	609a      	str	r2, [r3, #8]

}
 800763c:	bf00      	nop
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007654:	2b80      	cmp	r3, #128	; 0x80
 8007656:	bf0c      	ite	eq
 8007658:	2301      	moveq	r3, #1
 800765a:	2300      	movne	r3, #0
 800765c:	b2db      	uxtb	r3, r3
}
 800765e:	4618      	mov	r0, r3
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	460b      	mov	r3, r1
 8007674:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8007676:	78fa      	ldrb	r2, [r7, #3]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	605a      	str	r2, [r3, #4]
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
	for(int i = 0; *(str + i) != '/0'; i++){
		//LL_USART_TransmitData8(USART2, *(str + i));
	}
}

void UART::Transmit(std::string	pStr){
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
	const char* str = pStr.c_str();
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f001 fe75 	bl	8009380 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8007696:	60f8      	str	r0, [r7, #12]
	while(*str){ // forwhile
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d014      	beq.n	80076ca <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x42>
		while(!LL_USART_IsActiveFlag_TXE(USART2)){}; // ekej ne bude volno v Tx Bufferu
 80076a0:	480c      	ldr	r0, [pc, #48]	; (80076d4 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4c>)
 80076a2:	f7ff ffcf 	bl	8007644 <LL_USART_IsActiveFlag_TXE>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	bf0c      	ite	eq
 80076ac:	2301      	moveq	r3, #1
 80076ae:	2300      	movne	r3, #0
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d000      	beq.n	80076b8 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x30>
 80076b6:	e7f3      	b.n	80076a0 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x18>
		LL_USART_TransmitData8(USART2,*str++); // pedej znak k odesln
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	60fa      	str	r2, [r7, #12]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	4619      	mov	r1, r3
 80076c2:	4804      	ldr	r0, [pc, #16]	; (80076d4 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4c>)
 80076c4:	f7ff ffd1 	bl	800766a <LL_USART_TransmitData8>
	while(*str){ // forwhile
 80076c8:	e7e6      	b.n	8007698 <_ZN4UART8TransmitENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x10>
//		if(str + i){
//			LL_USART_TransmitData8(USART2, *(str + i));
//		}
////		HAL_Delay(20);
//	}
}
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	40004400 	.word	0x40004400

080076d8 <_ZN6UiCtrl9BtnToggleEv>:

UiCtrl::~UiCtrl() {
	// TODO Auto-generated destructor stub
}

void UiCtrl::BtnToggle(){
 80076d8:	b480      	push	{r7}
 80076da:	af00      	add	r7, sp, #0
	if(isONBtnState == true){//ON
 80076dc:	4b07      	ldr	r3, [pc, #28]	; (80076fc <_ZN6UiCtrl9BtnToggleEv+0x24>)
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d003      	beq.n	80076ec <_ZN6UiCtrl9BtnToggleEv+0x14>
		isONBtnState = false;//off
 80076e4:	4b05      	ldr	r3, [pc, #20]	; (80076fc <_ZN6UiCtrl9BtnToggleEv+0x24>)
 80076e6:	2200      	movs	r2, #0
 80076e8:	701a      	strb	r2, [r3, #0]
	} else {
		isONBtnState = true;//ON
	}
}
 80076ea:	e002      	b.n	80076f2 <_ZN6UiCtrl9BtnToggleEv+0x1a>
		isONBtnState = true;//ON
 80076ec:	4b03      	ldr	r3, [pc, #12]	; (80076fc <_ZN6UiCtrl9BtnToggleEv+0x24>)
 80076ee:	2201      	movs	r2, #1
 80076f0:	701a      	strb	r2, [r3, #0]
}
 80076f2:	bf00      	nop
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	200001fc 	.word	0x200001fc

08007700 <_ZN6UiCtrl9BtnActOFFEv>:

void UiCtrl::BtnActOFF(){
 8007700:	b480      	push	{r7}
 8007702:	af00      	add	r7, sp, #0
	isONBtnState = false;//off
 8007704:	4b03      	ldr	r3, [pc, #12]	; (8007714 <_ZN6UiCtrl9BtnActOFFEv+0x14>)
 8007706:	2200      	movs	r2, #0
 8007708:	701a      	strb	r2, [r3, #0]
}
 800770a:	bf00      	nop
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr
 8007714:	200001fc 	.word	0x200001fc

08007718 <_ZN6UiCtrl8getStateEv>:
void UiCtrl::BtnActON(){
	isONBtnState = true;//on
}


bool UiCtrl::getState(void){return isONBtnState;}
 8007718:	b480      	push	{r7}
 800771a:	af00      	add	r7, sp, #0
 800771c:	4b03      	ldr	r3, [pc, #12]	; (800772c <_ZN6UiCtrl8getStateEv+0x14>)
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	4618      	mov	r0, r3
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	200001fc 	.word	0x200001fc

08007730 <HAL_ADC_MspInit>:
  }

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b08a      	sub	sp, #40	; 0x28
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007738:	f107 0314 	add.w	r3, r7, #20
 800773c:	2200      	movs	r2, #0
 800773e:	601a      	str	r2, [r3, #0]
 8007740:	605a      	str	r2, [r3, #4]
 8007742:	609a      	str	r2, [r3, #8]
 8007744:	60da      	str	r2, [r3, #12]
 8007746:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a1b      	ldr	r2, [pc, #108]	; (80077bc <HAL_ADC_MspInit+0x8c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d12f      	bne.n	80077b2 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8007752:	2300      	movs	r3, #0
 8007754:	613b      	str	r3, [r7, #16]
 8007756:	4b1a      	ldr	r3, [pc, #104]	; (80077c0 <HAL_ADC_MspInit+0x90>)
 8007758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800775a:	4a19      	ldr	r2, [pc, #100]	; (80077c0 <HAL_ADC_MspInit+0x90>)
 800775c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007760:	6453      	str	r3, [r2, #68]	; 0x44
 8007762:	4b17      	ldr	r3, [pc, #92]	; (80077c0 <HAL_ADC_MspInit+0x90>)
 8007764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800776a:	613b      	str	r3, [r7, #16]
 800776c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800776e:	2300      	movs	r3, #0
 8007770:	60fb      	str	r3, [r7, #12]
 8007772:	4b13      	ldr	r3, [pc, #76]	; (80077c0 <HAL_ADC_MspInit+0x90>)
 8007774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007776:	4a12      	ldr	r2, [pc, #72]	; (80077c0 <HAL_ADC_MspInit+0x90>)
 8007778:	f043 0304 	orr.w	r3, r3, #4
 800777c:	6313      	str	r3, [r2, #48]	; 0x30
 800777e:	4b10      	ldr	r3, [pc, #64]	; (80077c0 <HAL_ADC_MspInit+0x90>)
 8007780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007782:	f003 0304 	and.w	r3, r3, #4
 8007786:	60fb      	str	r3, [r7, #12]
 8007788:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration    
    PC3     ------> ADC3_IN13 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800778a:	2308      	movs	r3, #8
 800778c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800778e:	2303      	movs	r3, #3
 8007790:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007792:	2300      	movs	r3, #0
 8007794:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007796:	f107 0314 	add.w	r3, r7, #20
 800779a:	4619      	mov	r1, r3
 800779c:	4809      	ldr	r0, [pc, #36]	; (80077c4 <HAL_ADC_MspInit+0x94>)
 800779e:	f7fa f973 	bl	8001a88 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 80077a2:	2200      	movs	r2, #0
 80077a4:	2102      	movs	r1, #2
 80077a6:	2012      	movs	r0, #18
 80077a8:	f7fa f937 	bl	8001a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80077ac:	2012      	movs	r0, #18
 80077ae:	f7fa f950 	bl	8001a52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80077b2:	bf00      	nop
 80077b4:	3728      	adds	r7, #40	; 0x28
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	40012200 	.word	0x40012200
 80077c0:	40023800 	.word	0x40023800
 80077c4:	40020800 	.word	0x40020800

080077c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80077cc:	f7f9 fbdc 	bl	8000f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80077d0:	f000 f804 	bl	80077dc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  cppwrapper();
 80077d4:	f000 f9be 	bl	8007b54 <cppwrapper>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80077d8:	e7fe      	b.n	80077d8 <main+0x10>
	...

080077dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b094      	sub	sp, #80	; 0x50
 80077e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80077e2:	f107 031c 	add.w	r3, r7, #28
 80077e6:	2234      	movs	r2, #52	; 0x34
 80077e8:	2100      	movs	r1, #0
 80077ea:	4618      	mov	r0, r3
 80077ec:	f003 f81c 	bl	800a828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80077f0:	f107 0308 	add.w	r3, r7, #8
 80077f4:	2200      	movs	r2, #0
 80077f6:	601a      	str	r2, [r3, #0]
 80077f8:	605a      	str	r2, [r3, #4]
 80077fa:	609a      	str	r2, [r3, #8]
 80077fc:	60da      	str	r2, [r3, #12]
 80077fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007800:	2300      	movs	r3, #0
 8007802:	607b      	str	r3, [r7, #4]
 8007804:	4b2c      	ldr	r3, [pc, #176]	; (80078b8 <SystemClock_Config+0xdc>)
 8007806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007808:	4a2b      	ldr	r2, [pc, #172]	; (80078b8 <SystemClock_Config+0xdc>)
 800780a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800780e:	6413      	str	r3, [r2, #64]	; 0x40
 8007810:	4b29      	ldr	r3, [pc, #164]	; (80078b8 <SystemClock_Config+0xdc>)
 8007812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007818:	607b      	str	r3, [r7, #4]
 800781a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800781c:	2300      	movs	r3, #0
 800781e:	603b      	str	r3, [r7, #0]
 8007820:	4b26      	ldr	r3, [pc, #152]	; (80078bc <SystemClock_Config+0xe0>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a25      	ldr	r2, [pc, #148]	; (80078bc <SystemClock_Config+0xe0>)
 8007826:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800782a:	6013      	str	r3, [r2, #0]
 800782c:	4b23      	ldr	r3, [pc, #140]	; (80078bc <SystemClock_Config+0xe0>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007834:	603b      	str	r3, [r7, #0]
 8007836:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007838:	2301      	movs	r3, #1
 800783a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800783c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007840:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007842:	2302      	movs	r3, #2
 8007844:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007846:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800784a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800784c:	2304      	movs	r3, #4
 800784e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8007850:	23b4      	movs	r3, #180	; 0xb4
 8007852:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007854:	2302      	movs	r3, #2
 8007856:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8007858:	2302      	movs	r3, #2
 800785a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800785c:	2302      	movs	r3, #2
 800785e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007860:	f107 031c 	add.w	r3, r7, #28
 8007864:	4618      	mov	r0, r3
 8007866:	f7fa fd73 	bl	8002350 <HAL_RCC_OscConfig>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8007870:	f000 f826 	bl	80078c0 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8007874:	f7fa fa9a 	bl	8001dac <HAL_PWREx_EnableOverDrive>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d001      	beq.n	8007882 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800787e:	f000 f81f 	bl	80078c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007882:	230f      	movs	r3, #15
 8007884:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007886:	2302      	movs	r3, #2
 8007888:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800788a:	2300      	movs	r3, #0
 800788c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800788e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007892:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007898:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800789a:	f107 0308 	add.w	r3, r7, #8
 800789e:	2105      	movs	r1, #5
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7fa fad3 	bl	8001e4c <HAL_RCC_ClockConfig>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d001      	beq.n	80078b0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80078ac:	f000 f808 	bl	80078c0 <Error_Handler>
  }
}
 80078b0:	bf00      	nop
 80078b2:	3750      	adds	r7, #80	; 0x50
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}
 80078b8:	40023800 	.word	0x40023800
 80078bc:	40007000 	.word	0x40007000

080078c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80078c0:	b480      	push	{r7}
 80078c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80078c4:	bf00      	nop
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
	...

080078d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078d6:	2300      	movs	r3, #0
 80078d8:	607b      	str	r3, [r7, #4]
 80078da:	4b10      	ldr	r3, [pc, #64]	; (800791c <HAL_MspInit+0x4c>)
 80078dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078de:	4a0f      	ldr	r2, [pc, #60]	; (800791c <HAL_MspInit+0x4c>)
 80078e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80078e4:	6453      	str	r3, [r2, #68]	; 0x44
 80078e6:	4b0d      	ldr	r3, [pc, #52]	; (800791c <HAL_MspInit+0x4c>)
 80078e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078ee:	607b      	str	r3, [r7, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80078f2:	2300      	movs	r3, #0
 80078f4:	603b      	str	r3, [r7, #0]
 80078f6:	4b09      	ldr	r3, [pc, #36]	; (800791c <HAL_MspInit+0x4c>)
 80078f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fa:	4a08      	ldr	r2, [pc, #32]	; (800791c <HAL_MspInit+0x4c>)
 80078fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007900:	6413      	str	r3, [r2, #64]	; 0x40
 8007902:	4b06      	ldr	r3, [pc, #24]	; (800791c <HAL_MspInit+0x4c>)
 8007904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800790a:	603b      	str	r3, [r7, #0]
 800790c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800790e:	2004      	movs	r0, #4
 8007910:	f7fa f878 	bl	8001a04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007914:	bf00      	nop
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}
 800791c:	40023800 	.word	0x40023800

08007920 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8007928:	4b07      	ldr	r3, [pc, #28]	; (8007948 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800792a:	695a      	ldr	r2, [r3, #20]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4013      	ands	r3, r2
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	429a      	cmp	r2, r3
 8007934:	bf0c      	ite	eq
 8007936:	2301      	moveq	r3, #1
 8007938:	2300      	movne	r3, #0
 800793a:	b2db      	uxtb	r3, r3
}
 800793c:	4618      	mov	r0, r3
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr
 8007948:	40013c00 	.word	0x40013c00

0800794c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8007954:	4a04      	ldr	r2, [pc, #16]	; (8007968 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6153      	str	r3, [r2, #20]
}
 800795a:	bf00      	nop
 800795c:	370c      	adds	r7, #12
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	40013c00 	.word	0x40013c00

0800796c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800796c:	b480      	push	{r7}
 800796e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007970:	bf00      	nop
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr

0800797a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800797a:	b480      	push	{r7}
 800797c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800797e:	e7fe      	b.n	800797e <HardFault_Handler+0x4>

08007980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007980:	b480      	push	{r7}
 8007982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007984:	e7fe      	b.n	8007984 <MemManage_Handler+0x4>

08007986 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007986:	b480      	push	{r7}
 8007988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800798a:	e7fe      	b.n	800798a <BusFault_Handler+0x4>

0800798c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800798c:	b480      	push	{r7}
 800798e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007990:	e7fe      	b.n	8007990 <UsageFault_Handler+0x4>

08007992 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007992:	b480      	push	{r7}
 8007994:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007996:	bf00      	nop
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80079a0:	b480      	push	{r7}
 80079a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80079a4:	bf00      	nop
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr

080079ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80079ae:	b480      	push	{r7}
 80079b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80079b2:	bf00      	nop
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80079c0:	f7f9 fb34 	bl	800102c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80079c4:	bf00      	nop
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
	HighFreqTask();
 80079cc:	f000 f90a 	bl	8007be4 <HighFreqTask>
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80079d0:	4802      	ldr	r0, [pc, #8]	; (80079dc <ADC_IRQHandler+0x14>)
 80079d2:	f7f9 fbb0 	bl	8001136 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80079d6:	bf00      	nop
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	2000312c 	.word	0x2000312c

080079e0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80079e0:	b480      	push	{r7}
 80079e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80079e4:	bf00      	nop
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr

080079ee <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80079ee:	b480      	push	{r7}
 80079f0:	af00      	add	r7, sp, #0
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80079f2:	bf00      	nop
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr

080079fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8007a00:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007a04:	f7ff ff8c 	bl	8007920 <LL_EXTI_IsActiveFlag_0_31>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d005      	beq.n	8007a1a <EXTI15_10_IRQHandler+0x1e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8007a0e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007a12:	f7ff ff9b 	bl	800794c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */
    BtnAct();
 8007a16:	f000 f8ef 	bl	8007bf8 <BtnAct>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007a1a:	bf00      	nop
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	af00      	add	r7, sp, #0
	return 1;
 8007a22:	2301      	movs	r3, #1
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr

08007a2e <_kill>:

int _kill(int pid, int sig)
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b082      	sub	sp, #8
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
 8007a36:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8007a38:	f002 fe98 	bl	800a76c <__errno>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	2316      	movs	r3, #22
 8007a40:	6013      	str	r3, [r2, #0]
	return -1;
 8007a42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3708      	adds	r7, #8
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <_exit>:

void _exit (int status)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8007a56:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f7ff ffe7 	bl	8007a2e <_kill>
	while (1) {}		/* Make sure we hang here */
 8007a60:	e7fe      	b.n	8007a60 <_exit+0x12>
	...

08007a64 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007a6c:	4b11      	ldr	r3, [pc, #68]	; (8007ab4 <_sbrk+0x50>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d102      	bne.n	8007a7a <_sbrk+0x16>
		heap_end = &end;
 8007a74:	4b0f      	ldr	r3, [pc, #60]	; (8007ab4 <_sbrk+0x50>)
 8007a76:	4a10      	ldr	r2, [pc, #64]	; (8007ab8 <_sbrk+0x54>)
 8007a78:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007a7a:	4b0e      	ldr	r3, [pc, #56]	; (8007ab4 <_sbrk+0x50>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007a80:	4b0c      	ldr	r3, [pc, #48]	; (8007ab4 <_sbrk+0x50>)
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4413      	add	r3, r2
 8007a88:	466a      	mov	r2, sp
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d907      	bls.n	8007a9e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007a8e:	f002 fe6d 	bl	800a76c <__errno>
 8007a92:	4602      	mov	r2, r0
 8007a94:	230c      	movs	r3, #12
 8007a96:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007a98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a9c:	e006      	b.n	8007aac <_sbrk+0x48>
	}

	heap_end += incr;
 8007a9e:	4b05      	ldr	r3, [pc, #20]	; (8007ab4 <_sbrk+0x50>)
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	4a03      	ldr	r2, [pc, #12]	; (8007ab4 <_sbrk+0x50>)
 8007aa8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	20000200 	.word	0x20000200
 8007ab8:	20003188 	.word	0x20003188

08007abc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007abc:	b480      	push	{r7}
 8007abe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007ac0:	4b16      	ldr	r3, [pc, #88]	; (8007b1c <SystemInit+0x60>)
 8007ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ac6:	4a15      	ldr	r2, [pc, #84]	; (8007b1c <SystemInit+0x60>)
 8007ac8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007acc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007ad0:	4b13      	ldr	r3, [pc, #76]	; (8007b20 <SystemInit+0x64>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a12      	ldr	r2, [pc, #72]	; (8007b20 <SystemInit+0x64>)
 8007ad6:	f043 0301 	orr.w	r3, r3, #1
 8007ada:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007adc:	4b10      	ldr	r3, [pc, #64]	; (8007b20 <SystemInit+0x64>)
 8007ade:	2200      	movs	r2, #0
 8007ae0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007ae2:	4b0f      	ldr	r3, [pc, #60]	; (8007b20 <SystemInit+0x64>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a0e      	ldr	r2, [pc, #56]	; (8007b20 <SystemInit+0x64>)
 8007ae8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007aec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007af0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007af2:	4b0b      	ldr	r3, [pc, #44]	; (8007b20 <SystemInit+0x64>)
 8007af4:	4a0b      	ldr	r2, [pc, #44]	; (8007b24 <SystemInit+0x68>)
 8007af6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007af8:	4b09      	ldr	r3, [pc, #36]	; (8007b20 <SystemInit+0x64>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a08      	ldr	r2, [pc, #32]	; (8007b20 <SystemInit+0x64>)
 8007afe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b02:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007b04:	4b06      	ldr	r3, [pc, #24]	; (8007b20 <SystemInit+0x64>)
 8007b06:	2200      	movs	r2, #0
 8007b08:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007b0a:	4b04      	ldr	r3, [pc, #16]	; (8007b1c <SystemInit+0x60>)
 8007b0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007b10:	609a      	str	r2, [r3, #8]
#endif
}
 8007b12:	bf00      	nop
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr
 8007b1c:	e000ed00 	.word	0xe000ed00
 8007b20:	40023800 	.word	0x40023800
 8007b24:	24003010 	.word	0x24003010

08007b28 <_ZNSt7__cxx119to_stringEi>:
  { return __gnu_cxx::__to_xstring<string>(&std::vsnprintf, 4 * sizeof(int),
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af02      	add	r7, sp, #8
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
					   "%d", __val); }
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	9300      	str	r3, [sp, #0]
 8007b38:	4b04      	ldr	r3, [pc, #16]	; (8007b4c <_ZNSt7__cxx119to_stringEi+0x24>)
 8007b3a:	2210      	movs	r2, #16
 8007b3c:	4904      	ldr	r1, [pc, #16]	; (8007b50 <_ZNSt7__cxx119to_stringEi+0x28>)
 8007b3e:	f7fc fba9 	bl	8004294 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	0800c9d8 	.word	0x0800c9d8
 8007b50:	0800b341 	.word	0x0800b341

08007b54 <cppwrapper>:

MotorCtrl M_Ctrl;



void cppwrapper(void){
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b094      	sub	sp, #80	; 0x50
 8007b58:	af00      	add	r7, sp, #0




	M_Ctrl.InitSystem();
 8007b5a:	481f      	ldr	r0, [pc, #124]	; (8007bd8 <cppwrapper+0x84>)
 8007b5c:	f7fe f877 	bl	8005c4e <_ZN9MotorCtrl10InitSystemEv>

	//debug
	std::string DbgStr;
 8007b60:	1d3b      	adds	r3, r7, #4
 8007b62:	4618      	mov	r0, r3
 8007b64:	f001 fbc1 	bl	80092ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	int Dbgint=3456;
 8007b68:	f44f 6358 	mov.w	r3, #3456	; 0xd80
 8007b6c:	64fb      	str	r3, [r7, #76]	; 0x4c
	DbgStr.append("testnum:");
 8007b6e:	1d3b      	adds	r3, r7, #4
 8007b70:	491a      	ldr	r1, [pc, #104]	; (8007bdc <cppwrapper+0x88>)
 8007b72:	4618      	mov	r0, r3
 8007b74:	f001 fbee 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
	DbgStr.append(std::to_string(Dbgint));
 8007b78:	f107 031c 	add.w	r3, r7, #28
 8007b7c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7ff ffd2 	bl	8007b28 <_ZNSt7__cxx119to_stringEi>
 8007b84:	f107 021c 	add.w	r2, r7, #28
 8007b88:	1d3b      	adds	r3, r7, #4
 8007b8a:	4611      	mov	r1, r2
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f001 fbdb 	bl	8009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8007b92:	f107 031c 	add.w	r3, r7, #28
 8007b96:	4618      	mov	r0, r3
 8007b98:	f001 fbae 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	DbgStr.append("\r\n");
 8007b9c:	1d3b      	adds	r3, r7, #4
 8007b9e:	4910      	ldr	r1, [pc, #64]	; (8007be0 <cppwrapper+0x8c>)
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f001 fbd7 	bl	8009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
	M_Ctrl.DbgUart(DbgStr);
 8007ba6:	1d3a      	adds	r2, r7, #4
 8007ba8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007bac:	4611      	mov	r1, r2
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f001 fbea 	bl	8009388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8007bb4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007bb8:	4619      	mov	r1, r3
 8007bba:	4807      	ldr	r0, [pc, #28]	; (8007bd8 <cppwrapper+0x84>)
 8007bbc:	f7fe fcb5 	bl	800652a <_ZN9MotorCtrl7DbgUartENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8007bc0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f001 fb97 	bl	80092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

	M_Ctrl.InitMotorInfo();
 8007bca:	4803      	ldr	r0, [pc, #12]	; (8007bd8 <cppwrapper+0x84>)
 8007bcc:	f7fe fa42 	bl	8006054 <_ZN9MotorCtrl13InitMotorInfoEv>
	M_Ctrl.InitPWM();
 8007bd0:	4801      	ldr	r0, [pc, #4]	; (8007bd8 <cppwrapper+0x84>)
 8007bd2:	f7fe f84d 	bl	8005c70 <_ZN9MotorCtrl7InitPWMEv>

	while(1){}
 8007bd6:	e7fe      	b.n	8007bd6 <cppwrapper+0x82>
 8007bd8:	20000204 	.word	0x20000204
 8007bdc:	0800c9dc 	.word	0x0800c9dc
 8007be0:	0800c9e8 	.word	0x0800c9e8

08007be4 <HighFreqTask>:

}

void HighFreqTask(){
 8007be4:	b580      	push	{r7, lr}
 8007be6:	af00      	add	r7, sp, #0
	M_Ctrl.HighFreqTask();
 8007be8:	4802      	ldr	r0, [pc, #8]	; (8007bf4 <HighFreqTask+0x10>)
 8007bea:	f7fe fb07 	bl	80061fc <_ZN9MotorCtrl12HighFreqTaskEv>
}
 8007bee:	bf00      	nop
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop
 8007bf4:	20000204 	.word	0x20000204

08007bf8 <BtnAct>:


void BtnAct(void) { //
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	af00      	add	r7, sp, #0
	M_Ctrl.BtnAct();
 8007bfc:	4802      	ldr	r0, [pc, #8]	; (8007c08 <BtnAct+0x10>)
 8007bfe:	f7fe fc6b 	bl	80064d8 <_ZN9MotorCtrl6BtnActEv>
}
 8007c02:	bf00      	nop
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	20000204 	.word	0x20000204

08007c0c <_Z41__static_initialization_and_destruction_0ii>:
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b082      	sub	sp, #8
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d107      	bne.n	8007c2c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d102      	bne.n	8007c2c <_Z41__static_initialization_and_destruction_0ii+0x20>
MotorCtrl M_Ctrl;
 8007c26:	4809      	ldr	r0, [pc, #36]	; (8007c4c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8007c28:	f7fd feaa 	bl	8005980 <_ZN9MotorCtrlC1Ev>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d107      	bne.n	8007c42 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d102      	bne.n	8007c42 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8007c3c:	4803      	ldr	r0, [pc, #12]	; (8007c4c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8007c3e:	f7fd fed1 	bl	80059e4 <_ZN9MotorCtrlD1Ev>
}
 8007c42:	bf00      	nop
 8007c44:	3708      	adds	r7, #8
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	20000204 	.word	0x20000204

08007c50 <_GLOBAL__sub_I_M_Ctrl>:
 8007c50:	b580      	push	{r7, lr}
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007c58:	2001      	movs	r0, #1
 8007c5a:	f7ff ffd7 	bl	8007c0c <_Z41__static_initialization_and_destruction_0ii>
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <_GLOBAL__sub_D_M_Ctrl>:
 8007c60:	b580      	push	{r7, lr}
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007c68:	2000      	movs	r0, #0
 8007c6a:	f7ff ffcf 	bl	8007c0c <_Z41__static_initialization_and_destruction_0ii>
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007c70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007ca8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007c74:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007c76:	e003      	b.n	8007c80 <LoopCopyDataInit>

08007c78 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007c78:	4b0c      	ldr	r3, [pc, #48]	; (8007cac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007c7a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007c7c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007c7e:	3104      	adds	r1, #4

08007c80 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007c80:	480b      	ldr	r0, [pc, #44]	; (8007cb0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007c82:	4b0c      	ldr	r3, [pc, #48]	; (8007cb4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007c84:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007c86:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007c88:	d3f6      	bcc.n	8007c78 <CopyDataInit>
  ldr  r2, =_sbss
 8007c8a:	4a0b      	ldr	r2, [pc, #44]	; (8007cb8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007c8c:	e002      	b.n	8007c94 <LoopFillZerobss>

08007c8e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007c8e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007c90:	f842 3b04 	str.w	r3, [r2], #4

08007c94 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007c94:	4b09      	ldr	r3, [pc, #36]	; (8007cbc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007c96:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007c98:	d3f9      	bcc.n	8007c8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007c9a:	f7ff ff0f 	bl	8007abc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007c9e:	f002 fd6b 	bl	800a778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007ca2:	f7ff fd91 	bl	80077c8 <main>
  bx  lr    
 8007ca6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007ca8:	2001ffff 	.word	0x2001ffff
  ldr  r3, =_sidata
 8007cac:	0800cfe8 	.word	0x0800cfe8
  ldr  r0, =_sdata
 8007cb0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007cb4:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8007cb8:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8007cbc:	20003188 	.word	0x20003188

08007cc0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007cc0:	e7fe      	b.n	8007cc0 <CAN1_RX0_IRQHandler>
	...

08007cc4 <__NVIC_GetPriorityGrouping>:
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007cc8:	4b04      	ldr	r3, [pc, #16]	; (8007cdc <__NVIC_GetPriorityGrouping+0x18>)
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	0a1b      	lsrs	r3, r3, #8
 8007cce:	f003 0307 	and.w	r3, r3, #7
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr
 8007cdc:	e000ed00 	.word	0xe000ed00

08007ce0 <__NVIC_EnableIRQ>:
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	db0d      	blt.n	8007d0e <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	f003 021f 	and.w	r2, r3, #31
 8007cfc:	4907      	ldr	r1, [pc, #28]	; (8007d1c <__NVIC_EnableIRQ+0x3c>)
 8007cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d02:	095b      	lsrs	r3, r3, #5
 8007d04:	2001      	movs	r0, #1
 8007d06:	fa00 f202 	lsl.w	r2, r0, r2
 8007d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007d0e:	bf00      	nop
 8007d10:	370c      	adds	r7, #12
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	e000e100 	.word	0xe000e100

08007d20 <__NVIC_SetPriority>:
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	4603      	mov	r3, r0
 8007d28:	6039      	str	r1, [r7, #0]
 8007d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	db0c      	blt.n	8007d4e <__NVIC_SetPriority+0x2e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	4a0e      	ldr	r2, [pc, #56]	; (8007d74 <__NVIC_SetPriority+0x54>)
 8007d3a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8007d3e:	4608      	mov	r0, r1
 8007d40:	011b      	lsls	r3, r3, #4
 8007d42:	b2d9      	uxtb	r1, r3
 8007d44:	1813      	adds	r3, r2, r0
 8007d46:	460a      	mov	r2, r1
 8007d48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007d4c:	e00c      	b.n	8007d68 <__NVIC_SetPriority+0x48>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	b2da      	uxtb	r2, r3
 8007d52:	4909      	ldr	r1, [pc, #36]	; (8007d78 <__NVIC_SetPriority+0x58>)
 8007d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	f003 030f 	and.w	r3, r3, #15
 8007d5e:	3b04      	subs	r3, #4
 8007d60:	0112      	lsls	r2, r2, #4
 8007d62:	b2d2      	uxtb	r2, r2
 8007d64:	440b      	add	r3, r1
 8007d66:	761a      	strb	r2, [r3, #24]
}
 8007d68:	bf00      	nop
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr
 8007d74:	e000e100 	.word	0xe000e100
 8007d78:	e000ed00 	.word	0xe000ed00

08007d7c <NVIC_EncodePriority>:
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b089      	sub	sp, #36	; 0x24
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	60f8      	str	r0, [r7, #12]
 8007d84:	60b9      	str	r1, [r7, #8]
 8007d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f003 0307 	and.w	r3, r3, #7
 8007d8e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	f1c3 0307 	rsb	r3, r3, #7
 8007d96:	2b04      	cmp	r3, #4
 8007d98:	bf28      	it	cs
 8007d9a:	2304      	movcs	r3, #4
 8007d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	3304      	adds	r3, #4
 8007da2:	2b06      	cmp	r3, #6
 8007da4:	d902      	bls.n	8007dac <NVIC_EncodePriority+0x30>
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	3b03      	subs	r3, #3
 8007daa:	e000      	b.n	8007dae <NVIC_EncodePriority+0x32>
 8007dac:	2300      	movs	r3, #0
 8007dae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	2201      	movs	r2, #1
 8007db4:	fa02 f303 	lsl.w	r3, r2, r3
 8007db8:	1e5a      	subs	r2, r3, #1
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	401a      	ands	r2, r3
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2101      	movs	r1, #1
 8007dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dca:	1e59      	subs	r1, r3, #1
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	400b      	ands	r3, r1
         );
 8007dd0:	4313      	orrs	r3, r2
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3724      	adds	r7, #36	; 0x24
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <LL_ADC_REG_SetSequencerRanks>:
{
 8007dde:	b490      	push	{r4, r7}
 8007de0:	b086      	sub	sp, #24
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	60f8      	str	r0, [r7, #12]
 8007de6:	60b9      	str	r1, [r7, #8]
 8007de8:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	332c      	adds	r3, #44	; 0x2c
 8007dee:	4619      	mov	r1, r3
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007df6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007dfa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	fa92 f2a2 	rbit	r2, r2
 8007e02:	613a      	str	r2, [r7, #16]
  return result;
 8007e04:	693a      	ldr	r2, [r7, #16]
 8007e06:	fab2 f282 	clz	r2, r2
 8007e0a:	b2d2      	uxtb	r2, r2
 8007e0c:	40d3      	lsrs	r3, r2
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	440b      	add	r3, r1
 8007e12:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8007e14:	6822      	ldr	r2, [r4, #0]
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	f003 031f 	and.w	r3, r3, #31
 8007e1c:	211f      	movs	r1, #31
 8007e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e22:	43db      	mvns	r3, r3
 8007e24:	401a      	ands	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f003 011f 	and.w	r1, r3, #31
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	f003 031f 	and.w	r3, r3, #31
 8007e32:	fa01 f303 	lsl.w	r3, r1, r3
 8007e36:	4313      	orrs	r3, r2
 8007e38:	6023      	str	r3, [r4, #0]
}
 8007e3a:	bf00      	nop
 8007e3c:	3718      	adds	r7, #24
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bc90      	pop	{r4, r7}
 8007e42:	4770      	bx	lr

08007e44 <LL_ADC_REG_SetFlagEndOfConversion>:
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	431a      	orrs	r2, r3
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	609a      	str	r2, [r3, #8]
}
 8007e5e:	bf00      	nop
 8007e60:	370c      	adds	r7, #12
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr

08007e6a <LL_ADC_INJ_SetSequencerRanks>:
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b087      	sub	sp, #28
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	60f8      	str	r0, [r7, #12]
 8007e72:	60b9      	str	r1, [r7, #8]
 8007e74:	607a      	str	r2, [r7, #4]
  register uint32_t tmpreg1 = (READ_BIT(ADCx->JSQR, ADC_JSQR_JL) >> ADC_JSQR_JL_Pos) + 1U;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e7a:	0d1b      	lsrs	r3, r3, #20
 8007e7c:	f003 0303 	and.w	r3, r3, #3
 8007e80:	3301      	adds	r3, #1
 8007e82:	617b      	str	r3, [r7, #20]
  MODIFY_REG(ADCx->JSQR,
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	b2d9      	uxtb	r1, r3
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	1acb      	subs	r3, r1, r3
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	3303      	adds	r3, #3
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	4619      	mov	r1, r3
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	440b      	add	r3, r1
 8007ea0:	211f      	movs	r1, #31
 8007ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ea6:	43db      	mvns	r3, r3
 8007ea8:	401a      	ands	r2, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f003 011f 	and.w	r1, r3, #31
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	b2d8      	uxtb	r0, r3
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	1ac3      	subs	r3, r0, r3
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	3303      	adds	r3, #3
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	4403      	add	r3, r0
 8007ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8007ecc:	431a      	orrs	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007ed2:	bf00      	nop
 8007ed4:	371c      	adds	r7, #28
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <LL_ADC_INJ_SetOffset>:
{
 8007ede:	b490      	push	{r4, r7}
 8007ee0:	b086      	sub	sp, #24
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	60f8      	str	r0, [r7, #12]
 8007ee6:	60b9      	str	r1, [r7, #8]
 8007ee8:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	3314      	adds	r3, #20
 8007eee:	4619      	mov	r1, r3
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007ef6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8007efa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007efc:	697a      	ldr	r2, [r7, #20]
 8007efe:	fa92 f2a2 	rbit	r2, r2
 8007f02:	613a      	str	r2, [r7, #16]
  return result;
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	fab2 f282 	clz	r2, r2
 8007f0a:	b2d2      	uxtb	r2, r2
 8007f0c:	40d3      	lsrs	r3, r2
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	440b      	add	r3, r1
 8007f12:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8007f14:	6823      	ldr	r3, [r4, #0]
 8007f16:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007f1a:	f023 030f 	bic.w	r3, r3, #15
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	6023      	str	r3, [r4, #0]
}
 8007f24:	bf00      	nop
 8007f26:	3718      	adds	r7, #24
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bc90      	pop	{r4, r7}
 8007f2c:	4770      	bx	lr

08007f2e <LL_ADC_SetChannelSamplingTime>:
{
 8007f2e:	b490      	push	{r4, r7}
 8007f30:	b08a      	sub	sp, #40	; 0x28
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	60f8      	str	r0, [r7, #12]
 8007f36:	60b9      	str	r1, [r7, #8]
 8007f38:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	330c      	adds	r3, #12
 8007f3e:	4619      	mov	r1, r3
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007f4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f4c:	697a      	ldr	r2, [r7, #20]
 8007f4e:	fa92 f2a2 	rbit	r2, r2
 8007f52:	613a      	str	r2, [r7, #16]
  return result;
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	fab2 f282 	clz	r2, r2
 8007f5a:	b2d2      	uxtb	r2, r2
 8007f5c:	40d3      	lsrs	r3, r2
 8007f5e:	009b      	lsls	r3, r3, #2
 8007f60:	440b      	add	r3, r1
 8007f62:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8007f64:	6822      	ldr	r2, [r4, #0]
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8007f6c:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8007f70:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f72:	69f9      	ldr	r1, [r7, #28]
 8007f74:	fa91 f1a1 	rbit	r1, r1
 8007f78:	61b9      	str	r1, [r7, #24]
  return result;
 8007f7a:	69b9      	ldr	r1, [r7, #24]
 8007f7c:	fab1 f181 	clz	r1, r1
 8007f80:	b2c9      	uxtb	r1, r1
 8007f82:	40cb      	lsrs	r3, r1
 8007f84:	2107      	movs	r1, #7
 8007f86:	fa01 f303 	lsl.w	r3, r1, r3
 8007f8a:	43db      	mvns	r3, r3
 8007f8c:	401a      	ands	r2, r3
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8007f94:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8007f98:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f9c:	fa91 f1a1 	rbit	r1, r1
 8007fa0:	6239      	str	r1, [r7, #32]
  return result;
 8007fa2:	6a39      	ldr	r1, [r7, #32]
 8007fa4:	fab1 f181 	clz	r1, r1
 8007fa8:	b2c9      	uxtb	r1, r1
 8007faa:	40cb      	lsrs	r3, r1
 8007fac:	6879      	ldr	r1, [r7, #4]
 8007fae:	fa01 f303 	lsl.w	r3, r1, r3
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	6023      	str	r3, [r4, #0]
}
 8007fb6:	bf00      	nop
 8007fb8:	3728      	adds	r7, #40	; 0x28
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bc90      	pop	{r4, r7}
 8007fbe:	4770      	bx	lr

08007fc0 <LL_ADC_INJ_StartConversionExtTrig>:
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b083      	sub	sp, #12
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	431a      	orrs	r2, r3
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	609a      	str	r2, [r3, #8]
}
 8007fd6:	bf00      	nop
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <LL_ADC_DisableIT_EOCS>:
  * @rmtoll CR1      EOCIE          LL_ADC_DisableIT_EOCS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b083      	sub	sp, #12
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	f023 0220 	bic.w	r2, r3, #32
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	605a      	str	r2, [r3, #4]
}
 8007ff6:	bf00      	nop
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <LL_ADC_DisableIT_JEOS>:
  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOS(ADC_TypeDef *ADCx)
{
 8008002:	b480      	push	{r7}
 8008004:	b083      	sub	sp, #12
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
  /* Note: on this STM32 serie, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	605a      	str	r2, [r3, #4]
}
 8008016:	bf00      	nop
 8008018:	370c      	adds	r7, #12
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr
	...

08008024 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800802c:	4b08      	ldr	r3, [pc, #32]	; (8008050 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800802e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4907      	ldr	r1, [pc, #28]	; (8008050 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008034:	4313      	orrs	r3, r2
 8008036:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008038:	4b05      	ldr	r3, [pc, #20]	; (8008050 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800803a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4013      	ands	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008042:	68fb      	ldr	r3, [r7, #12]
}
 8008044:	bf00      	nop
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	40023800 	.word	0x40023800

08008054 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8008054:	b480      	push	{r7}
 8008056:	b085      	sub	sp, #20
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800805c:	4b08      	ldr	r3, [pc, #32]	; (8008080 <LL_APB2_GRP1_EnableClock+0x2c>)
 800805e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4907      	ldr	r1, [pc, #28]	; (8008080 <LL_APB2_GRP1_EnableClock+0x2c>)
 8008064:	4313      	orrs	r3, r2
 8008066:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8008068:	4b05      	ldr	r3, [pc, #20]	; (8008080 <LL_APB2_GRP1_EnableClock+0x2c>)
 800806a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4013      	ands	r3, r2
 8008070:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008072:	68fb      	ldr	r3, [r7, #12]
}
 8008074:	bf00      	nop
 8008076:	3714      	adds	r7, #20
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr
 8008080:	40023800 	.word	0x40023800

08008084 <_ZN7ADCInit4InitEv>:
void MX_ADC3_Init(void);
ADC_HandleTypeDef hadc3;
//void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle);
//void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle);

void ADCInit::Init() {
 8008084:	b580      	push	{r7, lr}
 8008086:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8008088:	f000 f806 	bl	8008098 <_Z12MX_ADC1_Initv>
	MX_ADC2_Init();
 800808c:	f000 f91e 	bl	80082cc <_Z12MX_ADC2_Initv>
	MX_ADC3_Init();
 8008090:	f000 fa24 	bl	80084dc <_Z12MX_ADC3_Initv>
}
 8008094:	bf00      	nop
 8008096:	bd80      	pop	{r7, pc}

08008098 <_Z12MX_ADC1_Initv>:



/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b096      	sub	sp, #88	; 0x58
 800809c:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800809e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80080a2:	2200      	movs	r2, #0
 80080a4:	601a      	str	r2, [r3, #0]
 80080a6:	605a      	str	r2, [r3, #4]
 80080a8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80080aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80080ae:	2200      	movs	r2, #0
 80080b0:	601a      	str	r2, [r3, #0]
 80080b2:	605a      	str	r2, [r3, #4]
 80080b4:	609a      	str	r2, [r3, #8]
 80080b6:	60da      	str	r2, [r3, #12]
 80080b8:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80080ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80080be:	2200      	movs	r2, #0
 80080c0:	601a      	str	r2, [r3, #0]
 80080c2:	605a      	str	r2, [r3, #4]
 80080c4:	609a      	str	r2, [r3, #8]
 80080c6:	60da      	str	r2, [r3, #12]
  LL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};
 80080c8:	f107 0318 	add.w	r3, r7, #24
 80080cc:	2200      	movs	r2, #0
 80080ce:	601a      	str	r2, [r3, #0]
 80080d0:	605a      	str	r2, [r3, #4]
 80080d2:	609a      	str	r2, [r3, #8]
 80080d4:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080d6:	463b      	mov	r3, r7
 80080d8:	2200      	movs	r2, #0
 80080da:	601a      	str	r2, [r3, #0]
 80080dc:	605a      	str	r2, [r3, #4]
 80080de:	609a      	str	r2, [r3, #8]
 80080e0:	60da      	str	r2, [r3, #12]
 80080e2:	611a      	str	r2, [r3, #16]
 80080e4:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 80080e6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80080ea:	f7ff ffb3 	bl	8008054 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80080ee:	2004      	movs	r0, #4
 80080f0:	f7ff ff98 	bl	8008024 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80080f4:	2001      	movs	r0, #1
 80080f6:	f7ff ff95 	bl	8008024 <LL_AHB1_GRP1_EnableClock>
  PC1   ------> ADC1_IN11
  PC2   ------> ADC1_IN12
  PA0-WKUP   ------> ADC1_IN0
  PA1   ------> ADC1_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2;
 80080fa:	2307      	movs	r3, #7
 80080fc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80080fe:	2303      	movs	r3, #3
 8008100:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008102:	2300      	movs	r3, #0
 8008104:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008106:	463b      	mov	r3, r7
 8008108:	4619      	mov	r1, r3
 800810a:	4869      	ldr	r0, [pc, #420]	; (80082b0 <_Z12MX_ADC1_Initv+0x218>)
 800810c:	f7fa fec9 	bl	8002ea2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8008110:	2303      	movs	r3, #3
 8008112:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8008114:	2303      	movs	r3, #3
 8008116:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008118:	2300      	movs	r3, #0
 800811a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800811c:	463b      	mov	r3, r7
 800811e:	4619      	mov	r1, r3
 8008120:	4864      	ldr	r0, [pc, #400]	; (80082b4 <_Z12MX_ADC1_Initv+0x21c>)
 8008122:	f7fa febe 	bl	8002ea2 <LL_GPIO_Init>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8008126:	f7ff fdcd 	bl	8007cc4 <__NVIC_GetPriorityGrouping>
 800812a:	4603      	mov	r3, r0
 800812c:	2200      	movs	r2, #0
 800812e:	2102      	movs	r1, #2
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff fe23 	bl	8007d7c <NVIC_EncodePriority>
 8008136:	4603      	mov	r3, r0
 8008138:	4619      	mov	r1, r3
 800813a:	2012      	movs	r0, #18
 800813c:	f7ff fdf0 	bl	8007d20 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8008140:	2012      	movs	r0, #18
 8008142:	f7ff fdcd 	bl	8007ce0 <__NVIC_EnableIRQ>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8008146:	2300      	movs	r3, #0
 8008148:	64fb      	str	r3, [r7, #76]	; 0x4c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800814a:	2300      	movs	r3, #0
 800814c:	653b      	str	r3, [r7, #80]	; 0x50
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 800814e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008152:	657b      	str	r3, [r7, #84]	; 0x54
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8008154:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008158:	4619      	mov	r1, r3
 800815a:	4857      	ldr	r0, [pc, #348]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 800815c:	f7fa fbd4 	bl	8002908 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8008160:	2300      	movs	r3, #0
 8008162:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8008164:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008168:	63fb      	str	r3, [r7, #60]	; 0x3c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800816a:	2300      	movs	r3, #0
 800816c:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800816e:	2300      	movs	r3, #0
 8008170:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 8008172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008176:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8008178:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800817c:	4619      	mov	r1, r3
 800817e:	484e      	ldr	r0, [pc, #312]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008180:	f7fa fbee 	bl	8002960 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8008184:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008188:	484b      	ldr	r0, [pc, #300]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 800818a:	f7ff fe5b 	bl	8007e44 <LL_ADC_REG_SetFlagEndOfConversion>
  LL_ADC_DisableIT_EOCS(ADC1);
 800818e:	484a      	ldr	r0, [pc, #296]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008190:	f7ff ff27 	bl	8007fe2 <LL_ADC_DisableIT_EOCS>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8008194:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008198:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800819a:	2300      	movs	r3, #0
 800819c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800819e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80081a2:	4619      	mov	r1, r3
 80081a4:	4845      	ldr	r0, [pc, #276]	; (80082bc <_Z12MX_ADC1_Initv+0x224>)
 80081a6:	f7fa fb67 	bl	8002878 <LL_ADC_CommonInit>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80081aa:	4a45      	ldr	r2, [pc, #276]	; (80082c0 <_Z12MX_ADC1_Initv+0x228>)
 80081ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80081b0:	4841      	ldr	r0, [pc, #260]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 80081b2:	f7ff fe14 	bl	8007dde <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_28CYCLES);
 80081b6:	2202      	movs	r2, #2
 80081b8:	4941      	ldr	r1, [pc, #260]	; (80082c0 <_Z12MX_ADC1_Initv+0x228>)
 80081ba:	483f      	ldr	r0, [pc, #252]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 80081bc:	f7ff feb7 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_12);
 80081c0:	4a40      	ldr	r2, [pc, #256]	; (80082c4 <_Z12MX_ADC1_Initv+0x22c>)
 80081c2:	f240 2105 	movw	r1, #517	; 0x205
 80081c6:	483c      	ldr	r0, [pc, #240]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 80081c8:	f7ff fe09 	bl	8007dde <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_28CYCLES);
 80081cc:	2202      	movs	r2, #2
 80081ce:	493d      	ldr	r1, [pc, #244]	; (80082c4 <_Z12MX_ADC1_Initv+0x22c>)
 80081d0:	4839      	ldr	r0, [pc, #228]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 80081d2:	f7ff feac 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  /** Configure Injected Channel
  */
  ADC_INJ_InitStruct.TriggerSource = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 80081d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081da:	61bb      	str	r3, [r7, #24]
  ADC_INJ_InitStruct.SequencerLength = LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS;
 80081dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80081e0:	61fb      	str	r3, [r7, #28]
  ADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_1RANK;
 80081e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80081e6:	623b      	str	r3, [r7, #32]
  ADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;
 80081e8:	2300      	movs	r3, #0
 80081ea:	627b      	str	r3, [r7, #36]	; 0x24
  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);
 80081ec:	f107 0318 	add.w	r3, r7, #24
 80081f0:	4619      	mov	r1, r3
 80081f2:	4831      	ldr	r0, [pc, #196]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 80081f4:	f7fa fbfc 	bl	80029f0 <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC1);
 80081f8:	482f      	ldr	r0, [pc, #188]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 80081fa:	f7ff ff02 	bl	8008002 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_1, LL_ADC_CHANNEL_0);
 80081fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008202:	2101      	movs	r1, #1
 8008204:	482c      	ldr	r0, [pc, #176]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008206:	f7ff fe30 	bl	8007e6a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_3CYCLES);
 800820a:	2200      	movs	r2, #0
 800820c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008210:	4829      	ldr	r0, [pc, #164]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008212:	f7ff fe8c 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC1, LL_ADC_INJ_RANK_1, 0);
 8008216:	2200      	movs	r2, #0
 8008218:	2101      	movs	r1, #1
 800821a:	4827      	ldr	r0, [pc, #156]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 800821c:	f7ff fe5f 	bl	8007ede <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 8008220:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8008224:	4824      	ldr	r0, [pc, #144]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008226:	f7ff fecb 	bl	8007fc0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);
 800822a:	f107 0318 	add.w	r3, r7, #24
 800822e:	4619      	mov	r1, r3
 8008230:	4821      	ldr	r0, [pc, #132]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008232:	f7fa fbdd 	bl	80029f0 <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC1);
 8008236:	4820      	ldr	r0, [pc, #128]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008238:	f7ff fee3 	bl	8008002 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_2, LL_ADC_CHANNEL_11);
 800823c:	4a22      	ldr	r2, [pc, #136]	; (80082c8 <_Z12MX_ADC1_Initv+0x230>)
 800823e:	f241 1102 	movw	r1, #4354	; 0x1102
 8008242:	481d      	ldr	r0, [pc, #116]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008244:	f7ff fe11 	bl	8007e6a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 8008248:	2200      	movs	r2, #0
 800824a:	491f      	ldr	r1, [pc, #124]	; (80082c8 <_Z12MX_ADC1_Initv+0x230>)
 800824c:	481a      	ldr	r0, [pc, #104]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 800824e:	f7ff fe6e 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC1, LL_ADC_INJ_RANK_2, 0);
 8008252:	2200      	movs	r2, #0
 8008254:	f241 1102 	movw	r1, #4354	; 0x1102
 8008258:	4817      	ldr	r0, [pc, #92]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 800825a:	f7ff fe40 	bl	8007ede <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 800825e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8008262:	4815      	ldr	r0, [pc, #84]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008264:	f7ff feac 	bl	8007fc0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);
 8008268:	f107 0318 	add.w	r3, r7, #24
 800826c:	4619      	mov	r1, r3
 800826e:	4812      	ldr	r0, [pc, #72]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008270:	f7fa fbbe 	bl	80029f0 <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC1);
 8008274:	4810      	ldr	r0, [pc, #64]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008276:	f7ff fec4 	bl	8008002 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_3, LL_ADC_CHANNEL_10);
 800827a:	220a      	movs	r2, #10
 800827c:	f242 2103 	movw	r1, #8707	; 0x2203
 8008280:	480d      	ldr	r0, [pc, #52]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008282:	f7ff fdf2 	bl	8007e6a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_3CYCLES);
 8008286:	2200      	movs	r2, #0
 8008288:	210a      	movs	r1, #10
 800828a:	480b      	ldr	r0, [pc, #44]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 800828c:	f7ff fe4f 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC1, LL_ADC_INJ_RANK_3, 0);
 8008290:	2200      	movs	r2, #0
 8008292:	f242 2103 	movw	r1, #8707	; 0x2203
 8008296:	4808      	ldr	r0, [pc, #32]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 8008298:	f7ff fe21 	bl	8007ede <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);
 800829c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 80082a0:	4805      	ldr	r0, [pc, #20]	; (80082b8 <_Z12MX_ADC1_Initv+0x220>)
 80082a2:	f7ff fe8d 	bl	8007fc0 <LL_ADC_INJ_StartConversionExtTrig>

}
 80082a6:	bf00      	nop
 80082a8:	3758      	adds	r7, #88	; 0x58
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
 80082ae:	bf00      	nop
 80082b0:	40020800 	.word	0x40020800
 80082b4:	40020000 	.word	0x40020000
 80082b8:	40012000 	.word	0x40012000
 80082bc:	40012300 	.word	0x40012300
 80082c0:	02300001 	.word	0x02300001
 80082c4:	0060000c 	.word	0x0060000c
 80082c8:	0030000b 	.word	0x0030000b

080082cc <_Z12MX_ADC2_Initv>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b092      	sub	sp, #72	; 0x48
 80082d0:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80082d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80082d6:	2200      	movs	r2, #0
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	605a      	str	r2, [r3, #4]
 80082dc:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80082de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80082e2:	2200      	movs	r2, #0
 80082e4:	601a      	str	r2, [r3, #0]
 80082e6:	605a      	str	r2, [r3, #4]
 80082e8:	609a      	str	r2, [r3, #8]
 80082ea:	60da      	str	r2, [r3, #12]
 80082ec:	611a      	str	r2, [r3, #16]
  LL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};
 80082ee:	f107 0318 	add.w	r3, r7, #24
 80082f2:	2200      	movs	r2, #0
 80082f4:	601a      	str	r2, [r3, #0]
 80082f6:	605a      	str	r2, [r3, #4]
 80082f8:	609a      	str	r2, [r3, #8]
 80082fa:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082fc:	463b      	mov	r3, r7
 80082fe:	2200      	movs	r2, #0
 8008300:	601a      	str	r2, [r3, #0]
 8008302:	605a      	str	r2, [r3, #4]
 8008304:	609a      	str	r2, [r3, #8]
 8008306:	60da      	str	r2, [r3, #12]
 8008308:	611a      	str	r2, [r3, #16]
 800830a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC2);
 800830c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008310:	f7ff fea0 	bl	8008054 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8008314:	2004      	movs	r0, #4
 8008316:	f7ff fe85 	bl	8008024 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800831a:	2001      	movs	r0, #1
 800831c:	f7ff fe82 	bl	8008024 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8008320:	2002      	movs	r0, #2
 8008322:	f7ff fe7f 	bl	8008024 <LL_AHB1_GRP1_EnableClock>
  PC0   ------> ADC2_IN10
  PC1   ------> ADC2_IN11
  PA0-WKUP   ------> ADC2_IN0
  PB1   ------> ADC2_IN9
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8008326:	2303      	movs	r3, #3
 8008328:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800832a:	2303      	movs	r3, #3
 800832c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800832e:	2300      	movs	r3, #0
 8008330:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008332:	463b      	mov	r3, r7
 8008334:	4619      	mov	r1, r3
 8008336:	4863      	ldr	r0, [pc, #396]	; (80084c4 <_Z12MX_ADC2_Initv+0x1f8>)
 8008338:	f7fa fdb3 	bl	8002ea2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 800833c:	2301      	movs	r3, #1
 800833e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8008340:	2303      	movs	r3, #3
 8008342:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008344:	2300      	movs	r3, #0
 8008346:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008348:	463b      	mov	r3, r7
 800834a:	4619      	mov	r1, r3
 800834c:	485e      	ldr	r0, [pc, #376]	; (80084c8 <_Z12MX_ADC2_Initv+0x1fc>)
 800834e:	f7fa fda8 	bl	8002ea2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8008352:	2302      	movs	r3, #2
 8008354:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8008356:	2303      	movs	r3, #3
 8008358:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800835a:	2300      	movs	r3, #0
 800835c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800835e:	463b      	mov	r3, r7
 8008360:	4619      	mov	r1, r3
 8008362:	485a      	ldr	r0, [pc, #360]	; (80084cc <_Z12MX_ADC2_Initv+0x200>)
 8008364:	f7fa fd9d 	bl	8002ea2 <LL_GPIO_Init>

  /* ADC2 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8008368:	f7ff fcac 	bl	8007cc4 <__NVIC_GetPriorityGrouping>
 800836c:	4603      	mov	r3, r0
 800836e:	2200      	movs	r2, #0
 8008370:	2102      	movs	r1, #2
 8008372:	4618      	mov	r0, r3
 8008374:	f7ff fd02 	bl	8007d7c <NVIC_EncodePriority>
 8008378:	4603      	mov	r3, r0
 800837a:	4619      	mov	r1, r3
 800837c:	2012      	movs	r0, #18
 800837e:	f7ff fccf 	bl	8007d20 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8008382:	2012      	movs	r0, #18
 8008384:	f7ff fcac 	bl	8007ce0 <__NVIC_EnableIRQ>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8008388:	2300      	movs	r3, #0
 800838a:	63fb      	str	r3, [r7, #60]	; 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800838c:	2300      	movs	r3, #0
 800838e:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8008390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008394:	647b      	str	r3, [r7, #68]	; 0x44
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 8008396:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800839a:	4619      	mov	r1, r3
 800839c:	484c      	ldr	r0, [pc, #304]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 800839e:	f7fa fab3 	bl	8002908 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80083a2:	2300      	movs	r3, #0
 80083a4:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80083a6:	2300      	movs	r3, #0
 80083a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80083aa:	2300      	movs	r3, #0
 80083ac:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80083ae:	2300      	movs	r3, #0
 80083b0:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 80083b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80083b6:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 80083b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80083bc:	4619      	mov	r1, r3
 80083be:	4844      	ldr	r0, [pc, #272]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80083c0:	f7fa face 	bl	8002960 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC2, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 80083c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80083c8:	4841      	ldr	r0, [pc, #260]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80083ca:	f7ff fd3b 	bl	8007e44 <LL_ADC_REG_SetFlagEndOfConversion>
  LL_ADC_DisableIT_EOCS(ADC2);
 80083ce:	4840      	ldr	r0, [pc, #256]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80083d0:	f7ff fe07 	bl	8007fe2 <LL_ADC_DisableIT_EOCS>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_9);
 80083d4:	4a3f      	ldr	r2, [pc, #252]	; (80084d4 <_Z12MX_ADC2_Initv+0x208>)
 80083d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80083da:	483d      	ldr	r0, [pc, #244]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80083dc:	f7ff fcff 	bl	8007dde <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_3CYCLES);
 80083e0:	2200      	movs	r2, #0
 80083e2:	493c      	ldr	r1, [pc, #240]	; (80084d4 <_Z12MX_ADC2_Initv+0x208>)
 80083e4:	483a      	ldr	r0, [pc, #232]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80083e6:	f7ff fda2 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  /** Configure Injected Channel
  */
  ADC_INJ_InitStruct.TriggerSource = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 80083ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80083ee:	61bb      	str	r3, [r7, #24]
  ADC_INJ_InitStruct.SequencerLength = LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS;
 80083f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80083f4:	61fb      	str	r3, [r7, #28]
  ADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_1RANK;
 80083f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083fa:	623b      	str	r3, [r7, #32]
  ADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;
 80083fc:	2300      	movs	r3, #0
 80083fe:	627b      	str	r3, [r7, #36]	; 0x24
  LL_ADC_INJ_Init(ADC2, &ADC_INJ_InitStruct);
 8008400:	f107 0318 	add.w	r3, r7, #24
 8008404:	4619      	mov	r1, r3
 8008406:	4832      	ldr	r0, [pc, #200]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008408:	f7fa faf2 	bl	80029f0 <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC2);
 800840c:	4830      	ldr	r0, [pc, #192]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 800840e:	f7ff fdf8 	bl	8008002 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_1, LL_ADC_CHANNEL_0);
 8008412:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008416:	2101      	movs	r1, #1
 8008418:	482d      	ldr	r0, [pc, #180]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 800841a:	f7ff fd26 	bl	8007e6a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_3CYCLES);
 800841e:	2200      	movs	r2, #0
 8008420:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008424:	482a      	ldr	r0, [pc, #168]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008426:	f7ff fd82 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC2, LL_ADC_INJ_RANK_1, 0);
 800842a:	2200      	movs	r2, #0
 800842c:	2101      	movs	r1, #1
 800842e:	4828      	ldr	r0, [pc, #160]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008430:	f7ff fd55 	bl	8007ede <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC2, LL_ADC_INJ_TRIG_EXT_RISING);
 8008434:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8008438:	4825      	ldr	r0, [pc, #148]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 800843a:	f7ff fdc1 	bl	8007fc0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC2, &ADC_INJ_InitStruct);
 800843e:	f107 0318 	add.w	r3, r7, #24
 8008442:	4619      	mov	r1, r3
 8008444:	4822      	ldr	r0, [pc, #136]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008446:	f7fa fad3 	bl	80029f0 <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC2);
 800844a:	4821      	ldr	r0, [pc, #132]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 800844c:	f7ff fdd9 	bl	8008002 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_2, LL_ADC_CHANNEL_11);
 8008450:	4a21      	ldr	r2, [pc, #132]	; (80084d8 <_Z12MX_ADC2_Initv+0x20c>)
 8008452:	f241 1102 	movw	r1, #4354	; 0x1102
 8008456:	481e      	ldr	r0, [pc, #120]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008458:	f7ff fd07 	bl	8007e6a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_3CYCLES);
 800845c:	2200      	movs	r2, #0
 800845e:	491e      	ldr	r1, [pc, #120]	; (80084d8 <_Z12MX_ADC2_Initv+0x20c>)
 8008460:	481b      	ldr	r0, [pc, #108]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008462:	f7ff fd64 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC2, LL_ADC_INJ_RANK_2, 0);
 8008466:	2200      	movs	r2, #0
 8008468:	f241 1102 	movw	r1, #4354	; 0x1102
 800846c:	4818      	ldr	r0, [pc, #96]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 800846e:	f7ff fd36 	bl	8007ede <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC2, LL_ADC_INJ_TRIG_EXT_RISING);
 8008472:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8008476:	4816      	ldr	r0, [pc, #88]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008478:	f7ff fda2 	bl	8007fc0 <LL_ADC_INJ_StartConversionExtTrig>
  /** Configure Injected Channel
  */
  LL_ADC_INJ_Init(ADC2, &ADC_INJ_InitStruct);
 800847c:	f107 0318 	add.w	r3, r7, #24
 8008480:	4619      	mov	r1, r3
 8008482:	4813      	ldr	r0, [pc, #76]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008484:	f7fa fab4 	bl	80029f0 <LL_ADC_INJ_Init>
  LL_ADC_DisableIT_JEOS(ADC2);
 8008488:	4811      	ldr	r0, [pc, #68]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 800848a:	f7ff fdba 	bl	8008002 <LL_ADC_DisableIT_JEOS>
  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_3, LL_ADC_CHANNEL_10);
 800848e:	220a      	movs	r2, #10
 8008490:	f242 2103 	movw	r1, #8707	; 0x2203
 8008494:	480e      	ldr	r0, [pc, #56]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 8008496:	f7ff fce8 	bl	8007e6a <LL_ADC_INJ_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_3CYCLES);
 800849a:	2200      	movs	r2, #0
 800849c:	210a      	movs	r1, #10
 800849e:	480c      	ldr	r0, [pc, #48]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80084a0:	f7ff fd45 	bl	8007f2e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_INJ_SetOffset(ADC2, LL_ADC_INJ_RANK_3, 0);
 80084a4:	2200      	movs	r2, #0
 80084a6:	f242 2103 	movw	r1, #8707	; 0x2203
 80084aa:	4809      	ldr	r0, [pc, #36]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80084ac:	f7ff fd17 	bl	8007ede <LL_ADC_INJ_SetOffset>
  LL_ADC_INJ_StartConversionExtTrig(ADC2, LL_ADC_INJ_TRIG_EXT_RISING);
 80084b0:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 80084b4:	4806      	ldr	r0, [pc, #24]	; (80084d0 <_Z12MX_ADC2_Initv+0x204>)
 80084b6:	f7ff fd83 	bl	8007fc0 <LL_ADC_INJ_StartConversionExtTrig>

}
 80084ba:	bf00      	nop
 80084bc:	3748      	adds	r7, #72	; 0x48
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	40020800 	.word	0x40020800
 80084c8:	40020000 	.word	0x40020000
 80084cc:	40020400 	.word	0x40020400
 80084d0:	40012100 	.word	0x40012100
 80084d4:	03b00009 	.word	0x03b00009
 80084d8:	0030000b 	.word	0x0030000b

080084dc <_Z12MX_ADC3_Initv>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80084e2:	463b      	mov	r3, r7
 80084e4:	2200      	movs	r2, #0
 80084e6:	601a      	str	r2, [r3, #0]
 80084e8:	605a      	str	r2, [r3, #4]
 80084ea:	609a      	str	r2, [r3, #8]
 80084ec:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80084ee:	4b26      	ldr	r3, [pc, #152]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 80084f0:	4a26      	ldr	r2, [pc, #152]	; (800858c <_Z12MX_ADC3_Initv+0xb0>)
 80084f2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80084f4:	4b24      	ldr	r3, [pc, #144]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 80084f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80084fa:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80084fc:	4b22      	ldr	r3, [pc, #136]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 80084fe:	2200      	movs	r2, #0
 8008500:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8008502:	4b21      	ldr	r3, [pc, #132]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 8008504:	2201      	movs	r2, #1
 8008506:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8008508:	4b1f      	ldr	r3, [pc, #124]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 800850a:	2200      	movs	r2, #0
 800850c:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800850e:	4b1e      	ldr	r3, [pc, #120]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 8008510:	2200      	movs	r2, #0
 8008512:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008516:	4b1c      	ldr	r3, [pc, #112]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 8008518:	2200      	movs	r2, #0
 800851a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800851c:	4b1a      	ldr	r3, [pc, #104]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 800851e:	4a1c      	ldr	r2, [pc, #112]	; (8008590 <_Z12MX_ADC3_Initv+0xb4>)
 8008520:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008522:	4b19      	ldr	r3, [pc, #100]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 8008524:	2200      	movs	r2, #0
 8008526:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8008528:	4b17      	ldr	r3, [pc, #92]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 800852a:	2201      	movs	r2, #1
 800852c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800852e:	4b16      	ldr	r3, [pc, #88]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 8008530:	2200      	movs	r2, #0
 8008532:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008536:	4b14      	ldr	r3, [pc, #80]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 8008538:	2201      	movs	r2, #1
 800853a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800853c:	4812      	ldr	r0, [pc, #72]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 800853e:	f7f8 fdb7 	bl	80010b0 <HAL_ADC_Init>
 8008542:	4603      	mov	r3, r0
 8008544:	2b00      	cmp	r3, #0
 8008546:	bf14      	ite	ne
 8008548:	2301      	movne	r3, #1
 800854a:	2300      	moveq	r3, #0
 800854c:	b2db      	uxtb	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d001      	beq.n	8008556 <_Z12MX_ADC3_Initv+0x7a>
  {
	  ErrorHandler::ADC_Error_Handler();
 8008552:	f000 f81f 	bl	8008594 <_ZN12ErrorHandler17ADC_Error_HandlerEv>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8008556:	230d      	movs	r3, #13
 8008558:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800855a:	2301      	movs	r3, #1
 800855c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800855e:	2300      	movs	r3, #0
 8008560:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8008562:	463b      	mov	r3, r7
 8008564:	4619      	mov	r1, r3
 8008566:	4808      	ldr	r0, [pc, #32]	; (8008588 <_Z12MX_ADC3_Initv+0xac>)
 8008568:	f7f8 ff44 	bl	80013f4 <HAL_ADC_ConfigChannel>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	bf14      	ite	ne
 8008572:	2301      	movne	r3, #1
 8008574:	2300      	moveq	r3, #0
 8008576:	b2db      	uxtb	r3, r3
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <_Z12MX_ADC3_Initv+0xa4>
  {
	  ErrorHandler::ADC_Error_Handler();
 800857c:	f000 f80a 	bl	8008594 <_ZN12ErrorHandler17ADC_Error_HandlerEv>
  }

}
 8008580:	bf00      	nop
 8008582:	3710      	adds	r7, #16
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	2000312c 	.word	0x2000312c
 800858c:	40012200 	.word	0x40012200
 8008590:	0f000001 	.word	0x0f000001

08008594 <_ZN12ErrorHandler17ADC_Error_HandlerEv>:

ErrorHandler::~ErrorHandler() {
	// TODO Auto-generated destructor stub
}

void ErrorHandler::ADC_Error_Handler(){
 8008594:	b480      	push	{r7}
 8008596:	af00      	add	r7, sp, #0
	//ADC Error Handler
	  /* USER CODE BEGIN Error_Handler_Debug */
	while(1){}
 8008598:	e7fe      	b.n	8008598 <_ZN12ErrorHandler17ADC_Error_HandlerEv+0x4>
	...

0800859c <__NVIC_GetPriorityGrouping>:
{
 800859c:	b480      	push	{r7}
 800859e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80085a0:	4b04      	ldr	r3, [pc, #16]	; (80085b4 <__NVIC_GetPriorityGrouping+0x18>)
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	0a1b      	lsrs	r3, r3, #8
 80085a6:	f003 0307 	and.w	r3, r3, #7
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr
 80085b4:	e000ed00 	.word	0xe000ed00

080085b8 <__NVIC_EnableIRQ>:
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	4603      	mov	r3, r0
 80085c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80085c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	db0d      	blt.n	80085e6 <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80085ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	f003 021f 	and.w	r2, r3, #31
 80085d4:	4907      	ldr	r1, [pc, #28]	; (80085f4 <__NVIC_EnableIRQ+0x3c>)
 80085d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085da:	095b      	lsrs	r3, r3, #5
 80085dc:	2001      	movs	r0, #1
 80085de:	fa00 f202 	lsl.w	r2, r0, r2
 80085e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80085e6:	bf00      	nop
 80085e8:	370c      	adds	r7, #12
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr
 80085f2:	bf00      	nop
 80085f4:	e000e100 	.word	0xe000e100

080085f8 <__NVIC_SetPriority>:
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	4603      	mov	r3, r0
 8008600:	6039      	str	r1, [r7, #0]
 8008602:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008608:	2b00      	cmp	r3, #0
 800860a:	db0c      	blt.n	8008626 <__NVIC_SetPriority+0x2e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	b2db      	uxtb	r3, r3
 8008610:	4a0e      	ldr	r2, [pc, #56]	; (800864c <__NVIC_SetPriority+0x54>)
 8008612:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8008616:	4608      	mov	r0, r1
 8008618:	011b      	lsls	r3, r3, #4
 800861a:	b2d9      	uxtb	r1, r3
 800861c:	1813      	adds	r3, r2, r0
 800861e:	460a      	mov	r2, r1
 8008620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008624:	e00c      	b.n	8008640 <__NVIC_SetPriority+0x48>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	b2da      	uxtb	r2, r3
 800862a:	4909      	ldr	r1, [pc, #36]	; (8008650 <__NVIC_SetPriority+0x58>)
 800862c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008630:	b2db      	uxtb	r3, r3
 8008632:	f003 030f 	and.w	r3, r3, #15
 8008636:	3b04      	subs	r3, #4
 8008638:	0112      	lsls	r2, r2, #4
 800863a:	b2d2      	uxtb	r2, r2
 800863c:	440b      	add	r3, r1
 800863e:	761a      	strb	r2, [r3, #24]
}
 8008640:	bf00      	nop
 8008642:	370c      	adds	r7, #12
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr
 800864c:	e000e100 	.word	0xe000e100
 8008650:	e000ed00 	.word	0xe000ed00

08008654 <NVIC_EncodePriority>:
{
 8008654:	b480      	push	{r7}
 8008656:	b089      	sub	sp, #36	; 0x24
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f003 0307 	and.w	r3, r3, #7
 8008666:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	f1c3 0307 	rsb	r3, r3, #7
 800866e:	2b04      	cmp	r3, #4
 8008670:	bf28      	it	cs
 8008672:	2304      	movcs	r3, #4
 8008674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	3304      	adds	r3, #4
 800867a:	2b06      	cmp	r3, #6
 800867c:	d902      	bls.n	8008684 <NVIC_EncodePriority+0x30>
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	3b03      	subs	r3, #3
 8008682:	e000      	b.n	8008686 <NVIC_EncodePriority+0x32>
 8008684:	2300      	movs	r3, #0
 8008686:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	2201      	movs	r2, #1
 800868c:	fa02 f303 	lsl.w	r3, r2, r3
 8008690:	1e5a      	subs	r2, r3, #1
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	401a      	ands	r2, r3
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	2101      	movs	r1, #1
 800869e:	fa01 f303 	lsl.w	r3, r1, r3
 80086a2:	1e59      	subs	r1, r3, #1
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	400b      	ands	r3, r1
         );
 80086a8:	4313      	orrs	r3, r2
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3724      	adds	r7, #36	; 0x24
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
	...

080086b8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80086c2:	4a13      	ldr	r2, [pc, #76]	; (8008710 <LL_SYSCFG_SetEXTISource+0x58>)
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	3302      	adds	r3, #2
 80086ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	0c1b      	lsrs	r3, r3, #16
 80086d2:	43db      	mvns	r3, r3
 80086d4:	ea02 0103 	and.w	r1, r2, r3
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	0c1b      	lsrs	r3, r3, #16
 80086dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	fa93 f3a3 	rbit	r3, r3
 80086e4:	60bb      	str	r3, [r7, #8]
  return result;
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	fab3 f383 	clz	r3, r3
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	461a      	mov	r2, r3
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	fa03 f202 	lsl.w	r2, r3, r2
 80086f6:	4806      	ldr	r0, [pc, #24]	; (8008710 <LL_SYSCFG_SetEXTISource+0x58>)
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	430a      	orrs	r2, r1
 80086fe:	3302      	adds	r3, #2
 8008700:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8008704:	bf00      	nop
 8008706:	3714      	adds	r7, #20
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	40013800 	.word	0x40013800

08008714 <LL_GPIO_SetPinMode>:
{
 8008714:	b480      	push	{r7}
 8008716:	b089      	sub	sp, #36	; 0x24
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	60b9      	str	r1, [r7, #8]
 800871e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	fa93 f3a3 	rbit	r3, r3
 800872e:	613b      	str	r3, [r7, #16]
  return result;
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	fab3 f383 	clz	r3, r3
 8008736:	b2db      	uxtb	r3, r3
 8008738:	005b      	lsls	r3, r3, #1
 800873a:	2103      	movs	r1, #3
 800873c:	fa01 f303 	lsl.w	r3, r1, r3
 8008740:	43db      	mvns	r3, r3
 8008742:	401a      	ands	r2, r3
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	fa93 f3a3 	rbit	r3, r3
 800874e:	61bb      	str	r3, [r7, #24]
  return result;
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	fab3 f383 	clz	r3, r3
 8008756:	b2db      	uxtb	r3, r3
 8008758:	005b      	lsls	r3, r3, #1
 800875a:	6879      	ldr	r1, [r7, #4]
 800875c:	fa01 f303 	lsl.w	r3, r1, r3
 8008760:	431a      	orrs	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	601a      	str	r2, [r3, #0]
}
 8008766:	bf00      	nop
 8008768:	3724      	adds	r7, #36	; 0x24
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <LL_GPIO_SetPinPull>:
{
 8008772:	b480      	push	{r7}
 8008774:	b089      	sub	sp, #36	; 0x24
 8008776:	af00      	add	r7, sp, #0
 8008778:	60f8      	str	r0, [r7, #12]
 800877a:	60b9      	str	r1, [r7, #8]
 800877c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	fa93 f3a3 	rbit	r3, r3
 800878c:	613b      	str	r3, [r7, #16]
  return result;
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	fab3 f383 	clz	r3, r3
 8008794:	b2db      	uxtb	r3, r3
 8008796:	005b      	lsls	r3, r3, #1
 8008798:	2103      	movs	r1, #3
 800879a:	fa01 f303 	lsl.w	r3, r1, r3
 800879e:	43db      	mvns	r3, r3
 80087a0:	401a      	ands	r2, r3
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087a6:	69fb      	ldr	r3, [r7, #28]
 80087a8:	fa93 f3a3 	rbit	r3, r3
 80087ac:	61bb      	str	r3, [r7, #24]
  return result;
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	fab3 f383 	clz	r3, r3
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	005b      	lsls	r3, r3, #1
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	fa01 f303 	lsl.w	r3, r1, r3
 80087be:	431a      	orrs	r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	60da      	str	r2, [r3, #12]
}
 80087c4:	bf00      	nop
 80087c6:	3724      	adds	r7, #36	; 0x24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	041a      	lsls	r2, r3, #16
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	619a      	str	r2, [r3, #24]
}
 80087e2:	bf00      	nop
 80087e4:	370c      	adds	r7, #12
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
	...

080087f0 <LL_AHB1_GRP1_EnableClock>:
{
 80087f0:	b480      	push	{r7}
 80087f2:	b085      	sub	sp, #20
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80087f8:	4b08      	ldr	r3, [pc, #32]	; (800881c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80087fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	4907      	ldr	r1, [pc, #28]	; (800881c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008800:	4313      	orrs	r3, r2
 8008802:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008804:	4b05      	ldr	r3, [pc, #20]	; (800881c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	4013      	ands	r3, r2
 800880c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800880e:	68fb      	ldr	r3, [r7, #12]
}
 8008810:	bf00      	nop
 8008812:	3714      	adds	r7, #20
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr
 800881c:	40023800 	.word	0x40023800

08008820 <_ZN8GPIOInit4InitEv>:
	// TODO Auto-generated destructor stub
}

void MX_GPIO_Init(void);

void GPIOInit::Init() {
 8008820:	b580      	push	{r7, lr}
 8008822:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 8008824:	f000 f802 	bl	800882c <_Z12MX_GPIO_Initv>
}
 8008828:	bf00      	nop
 800882a:	bd80      	pop	{r7, pc}

0800882c <_Z12MX_GPIO_Initv>:

void MX_GPIO_Init(void)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b088      	sub	sp, #32
 8008830:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8008832:	f107 0318 	add.w	r3, r7, #24
 8008836:	2200      	movs	r2, #0
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800883c:	463b      	mov	r3, r7
 800883e:	2200      	movs	r2, #0
 8008840:	601a      	str	r2, [r3, #0]
 8008842:	605a      	str	r2, [r3, #4]
 8008844:	609a      	str	r2, [r3, #8]
 8008846:	60da      	str	r2, [r3, #12]
 8008848:	611a      	str	r2, [r3, #16]
 800884a:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800884c:	2004      	movs	r0, #4
 800884e:	f7ff ffcf 	bl	80087f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8008852:	2080      	movs	r0, #128	; 0x80
 8008854:	f7ff ffcc 	bl	80087f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008858:	2001      	movs	r0, #1
 800885a:	f7ff ffc9 	bl	80087f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800885e:	2002      	movs	r0, #2
 8008860:	f7ff ffc6 	bl	80087f0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8008864:	2120      	movs	r1, #32
 8008866:	482c      	ldr	r0, [pc, #176]	; (8008918 <_Z12MX_GPIO_Initv+0xec>)
 8008868:	f7ff ffb2 	bl	80087d0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12);
 800886c:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8008870:	482a      	ldr	r0, [pc, #168]	; (800891c <_Z12MX_GPIO_Initv+0xf0>)
 8008872:	f7ff ffad 	bl	80087d0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8008876:	492a      	ldr	r1, [pc, #168]	; (8008920 <_Z12MX_GPIO_Initv+0xf4>)
 8008878:	2002      	movs	r0, #2
 800887a:	f7ff ff1d 	bl	80086b8 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 800887e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008882:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8008884:	2301      	movs	r3, #1
 8008886:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8008888:	2300      	movs	r3, #0
 800888a:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800888c:	2302      	movs	r3, #2
 800888e:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8008890:	f107 0318 	add.w	r3, r7, #24
 8008894:	4618      	mov	r0, r3
 8008896:	f7fa f983 	bl	8002ba0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 800889a:	2200      	movs	r2, #0
 800889c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80088a0:	481e      	ldr	r0, [pc, #120]	; (800891c <_Z12MX_GPIO_Initv+0xf0>)
 80088a2:	f7ff ff66 	bl	8008772 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80088a6:	2200      	movs	r2, #0
 80088a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80088ac:	481b      	ldr	r0, [pc, #108]	; (800891c <_Z12MX_GPIO_Initv+0xf0>)
 80088ae:	f7ff ff31 	bl	8008714 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 80088b2:	2320      	movs	r3, #32
 80088b4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80088b6:	2301      	movs	r3, #1
 80088b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80088ba:	2300      	movs	r3, #0
 80088bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80088be:	2300      	movs	r3, #0
 80088c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80088c2:	2300      	movs	r3, #0
 80088c4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80088c6:	463b      	mov	r3, r7
 80088c8:	4619      	mov	r1, r3
 80088ca:	4813      	ldr	r0, [pc, #76]	; (8008918 <_Z12MX_GPIO_Initv+0xec>)
 80088cc:	f7fa fae9 	bl	8002ea2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80088d0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80088d4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80088d6:	2301      	movs	r3, #1
 80088d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80088da:	2300      	movs	r3, #0
 80088dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80088de:	2300      	movs	r3, #0
 80088e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80088e2:	2300      	movs	r3, #0
 80088e4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80088e6:	463b      	mov	r3, r7
 80088e8:	4619      	mov	r1, r3
 80088ea:	480c      	ldr	r0, [pc, #48]	; (800891c <_Z12MX_GPIO_Initv+0xf0>)
 80088ec:	f7fa fad9 	bl	8002ea2 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80088f0:	f7ff fe54 	bl	800859c <__NVIC_GetPriorityGrouping>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2200      	movs	r2, #0
 80088f8:	2100      	movs	r1, #0
 80088fa:	4618      	mov	r0, r3
 80088fc:	f7ff feaa 	bl	8008654 <NVIC_EncodePriority>
 8008900:	4603      	mov	r3, r0
 8008902:	4619      	mov	r1, r3
 8008904:	2028      	movs	r0, #40	; 0x28
 8008906:	f7ff fe77 	bl	80085f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800890a:	2028      	movs	r0, #40	; 0x28
 800890c:	f7ff fe54 	bl	80085b8 <__NVIC_EnableIRQ>

}
 8008910:	bf00      	nop
 8008912:	3720      	adds	r7, #32
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}
 8008918:	40020000 	.word	0x40020000
 800891c:	40020800 	.word	0x40020800
 8008920:	00f00003 	.word	0x00f00003

08008924 <__NVIC_GetPriorityGrouping>:
{
 8008924:	b480      	push	{r7}
 8008926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008928:	4b04      	ldr	r3, [pc, #16]	; (800893c <__NVIC_GetPriorityGrouping+0x18>)
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	0a1b      	lsrs	r3, r3, #8
 800892e:	f003 0307 	and.w	r3, r3, #7
}
 8008932:	4618      	mov	r0, r3
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr
 800893c:	e000ed00 	.word	0xe000ed00

08008940 <__NVIC_EnableIRQ>:
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	4603      	mov	r3, r0
 8008948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800894a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800894e:	2b00      	cmp	r3, #0
 8008950:	db0d      	blt.n	800896e <__NVIC_EnableIRQ+0x2e>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008956:	b2db      	uxtb	r3, r3
 8008958:	f003 021f 	and.w	r2, r3, #31
 800895c:	4907      	ldr	r1, [pc, #28]	; (800897c <__NVIC_EnableIRQ+0x3c>)
 800895e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008962:	095b      	lsrs	r3, r3, #5
 8008964:	2001      	movs	r0, #1
 8008966:	fa00 f202 	lsl.w	r2, r0, r2
 800896a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800896e:	bf00      	nop
 8008970:	370c      	adds	r7, #12
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	e000e100 	.word	0xe000e100

08008980 <__NVIC_SetPriority>:
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	4603      	mov	r3, r0
 8008988:	6039      	str	r1, [r7, #0]
 800898a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800898c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008990:	2b00      	cmp	r3, #0
 8008992:	db0c      	blt.n	80089ae <__NVIC_SetPriority+0x2e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	b2db      	uxtb	r3, r3
 8008998:	4a0e      	ldr	r2, [pc, #56]	; (80089d4 <__NVIC_SetPriority+0x54>)
 800899a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800899e:	4608      	mov	r0, r1
 80089a0:	011b      	lsls	r3, r3, #4
 80089a2:	b2d9      	uxtb	r1, r3
 80089a4:	1813      	adds	r3, r2, r0
 80089a6:	460a      	mov	r2, r1
 80089a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80089ac:	e00c      	b.n	80089c8 <__NVIC_SetPriority+0x48>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	4909      	ldr	r1, [pc, #36]	; (80089d8 <__NVIC_SetPriority+0x58>)
 80089b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	f003 030f 	and.w	r3, r3, #15
 80089be:	3b04      	subs	r3, #4
 80089c0:	0112      	lsls	r2, r2, #4
 80089c2:	b2d2      	uxtb	r2, r2
 80089c4:	440b      	add	r3, r1
 80089c6:	761a      	strb	r2, [r3, #24]
}
 80089c8:	bf00      	nop
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr
 80089d4:	e000e100 	.word	0xe000e100
 80089d8:	e000ed00 	.word	0xe000ed00

080089dc <NVIC_EncodePriority>:
{
 80089dc:	b480      	push	{r7}
 80089de:	b089      	sub	sp, #36	; 0x24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f003 0307 	and.w	r3, r3, #7
 80089ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	f1c3 0307 	rsb	r3, r3, #7
 80089f6:	2b04      	cmp	r3, #4
 80089f8:	bf28      	it	cs
 80089fa:	2304      	movcs	r3, #4
 80089fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	3304      	adds	r3, #4
 8008a02:	2b06      	cmp	r3, #6
 8008a04:	d902      	bls.n	8008a0c <NVIC_EncodePriority+0x30>
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	3b03      	subs	r3, #3
 8008a0a:	e000      	b.n	8008a0e <NVIC_EncodePriority+0x32>
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a10:	69bb      	ldr	r3, [r7, #24]
 8008a12:	2201      	movs	r2, #1
 8008a14:	fa02 f303 	lsl.w	r3, r2, r3
 8008a18:	1e5a      	subs	r2, r3, #1
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	401a      	ands	r2, r3
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	2101      	movs	r1, #1
 8008a26:	fa01 f303 	lsl.w	r3, r1, r3
 8008a2a:	1e59      	subs	r1, r3, #1
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	400b      	ands	r3, r1
         );
 8008a30:	4313      	orrs	r3, r2
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3724      	adds	r7, #36	; 0x24
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <LL_TIM_DisableARRPreload>:
{
 8008a3e:	b480      	push	{r7}
 8008a40:	b083      	sub	sp, #12
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1,TIM_CR1_ARPE);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	601a      	str	r2, [r3, #0]
}
 8008a52:	bf00      	nop
 8008a54:	370c      	adds	r7, #12
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
	...

08008a60 <LL_TIM_OC_DisableFast>:
{
 8008a60:	b4b0      	push	{r4, r5, r7}
 8008a62:	b083      	sub	sp, #12
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d01c      	beq.n	8008aaa <LL_TIM_OC_DisableFast+0x4a>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	d017      	beq.n	8008aa6 <LL_TIM_OC_DisableFast+0x46>
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	2b10      	cmp	r3, #16
 8008a7a:	d012      	beq.n	8008aa2 <LL_TIM_OC_DisableFast+0x42>
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	2b40      	cmp	r3, #64	; 0x40
 8008a80:	d00d      	beq.n	8008a9e <LL_TIM_OC_DisableFast+0x3e>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a88:	d007      	beq.n	8008a9a <LL_TIM_OC_DisableFast+0x3a>
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a90:	d101      	bne.n	8008a96 <LL_TIM_OC_DisableFast+0x36>
 8008a92:	2305      	movs	r3, #5
 8008a94:	e00a      	b.n	8008aac <LL_TIM_OC_DisableFast+0x4c>
 8008a96:	2306      	movs	r3, #6
 8008a98:	e008      	b.n	8008aac <LL_TIM_OC_DisableFast+0x4c>
 8008a9a:	2304      	movs	r3, #4
 8008a9c:	e006      	b.n	8008aac <LL_TIM_OC_DisableFast+0x4c>
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e004      	b.n	8008aac <LL_TIM_OC_DisableFast+0x4c>
 8008aa2:	2302      	movs	r3, #2
 8008aa4:	e002      	b.n	8008aac <LL_TIM_OC_DisableFast+0x4c>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e000      	b.n	8008aac <LL_TIM_OC_DisableFast+0x4c>
 8008aaa:	2300      	movs	r3, #0
 8008aac:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	3318      	adds	r3, #24
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	4629      	mov	r1, r5
 8008ab6:	4b09      	ldr	r3, [pc, #36]	; (8008adc <LL_TIM_OC_DisableFast+0x7c>)
 8008ab8:	5c5b      	ldrb	r3, [r3, r1]
 8008aba:	4413      	add	r3, r2
 8008abc:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8008abe:	6822      	ldr	r2, [r4, #0]
 8008ac0:	4629      	mov	r1, r5
 8008ac2:	4b07      	ldr	r3, [pc, #28]	; (8008ae0 <LL_TIM_OC_DisableFast+0x80>)
 8008ac4:	5c5b      	ldrb	r3, [r3, r1]
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	2304      	movs	r3, #4
 8008aca:	408b      	lsls	r3, r1
 8008acc:	43db      	mvns	r3, r3
 8008ace:	4013      	ands	r3, r2
 8008ad0:	6023      	str	r3, [r4, #0]
}
 8008ad2:	bf00      	nop
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bcb0      	pop	{r4, r5, r7}
 8008ada:	4770      	bx	lr
 8008adc:	0800cad0 	.word	0x0800cad0
 8008ae0:	0800cad8 	.word	0x0800cad8

08008ae4 <LL_TIM_OC_EnablePreload>:
{
 8008ae4:	b4b0      	push	{r4, r5, r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d01c      	beq.n	8008b2e <LL_TIM_OC_EnablePreload+0x4a>
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	d017      	beq.n	8008b2a <LL_TIM_OC_EnablePreload+0x46>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b10      	cmp	r3, #16
 8008afe:	d012      	beq.n	8008b26 <LL_TIM_OC_EnablePreload+0x42>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	2b40      	cmp	r3, #64	; 0x40
 8008b04:	d00d      	beq.n	8008b22 <LL_TIM_OC_EnablePreload+0x3e>
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b0c:	d007      	beq.n	8008b1e <LL_TIM_OC_EnablePreload+0x3a>
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b14:	d101      	bne.n	8008b1a <LL_TIM_OC_EnablePreload+0x36>
 8008b16:	2305      	movs	r3, #5
 8008b18:	e00a      	b.n	8008b30 <LL_TIM_OC_EnablePreload+0x4c>
 8008b1a:	2306      	movs	r3, #6
 8008b1c:	e008      	b.n	8008b30 <LL_TIM_OC_EnablePreload+0x4c>
 8008b1e:	2304      	movs	r3, #4
 8008b20:	e006      	b.n	8008b30 <LL_TIM_OC_EnablePreload+0x4c>
 8008b22:	2303      	movs	r3, #3
 8008b24:	e004      	b.n	8008b30 <LL_TIM_OC_EnablePreload+0x4c>
 8008b26:	2302      	movs	r3, #2
 8008b28:	e002      	b.n	8008b30 <LL_TIM_OC_EnablePreload+0x4c>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e000      	b.n	8008b30 <LL_TIM_OC_EnablePreload+0x4c>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	3318      	adds	r3, #24
 8008b36:	461a      	mov	r2, r3
 8008b38:	4629      	mov	r1, r5
 8008b3a:	4b09      	ldr	r3, [pc, #36]	; (8008b60 <LL_TIM_OC_EnablePreload+0x7c>)
 8008b3c:	5c5b      	ldrb	r3, [r3, r1]
 8008b3e:	4413      	add	r3, r2
 8008b40:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008b42:	6822      	ldr	r2, [r4, #0]
 8008b44:	4629      	mov	r1, r5
 8008b46:	4b07      	ldr	r3, [pc, #28]	; (8008b64 <LL_TIM_OC_EnablePreload+0x80>)
 8008b48:	5c5b      	ldrb	r3, [r3, r1]
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	2308      	movs	r3, #8
 8008b4e:	408b      	lsls	r3, r1
 8008b50:	4313      	orrs	r3, r2
 8008b52:	6023      	str	r3, [r4, #0]
}
 8008b54:	bf00      	nop
 8008b56:	370c      	adds	r7, #12
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bcb0      	pop	{r4, r5, r7}
 8008b5c:	4770      	bx	lr
 8008b5e:	bf00      	nop
 8008b60:	0800cad0 	.word	0x0800cad0
 8008b64:	0800cad8 	.word	0x0800cad8

08008b68 <LL_TIM_SetTriggerOutput>:
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	431a      	orrs	r2, r3
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	605a      	str	r2, [r3, #4]
}
 8008b82:	bf00      	nop
 8008b84:	370c      	adds	r7, #12
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr

08008b8e <LL_TIM_SetSlaveMode>:
{
 8008b8e:	b480      	push	{r7}
 8008b90:	b083      	sub	sp, #12
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
 8008b96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	f023 0207 	bic.w	r2, r3, #7
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	431a      	orrs	r2, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	609a      	str	r2, [r3, #8]
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <LL_TIM_SetTriggerInput>:
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	431a      	orrs	r2, r3
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	609a      	str	r2, [r3, #8]
}
 8008bce:	bf00      	nop
 8008bd0:	370c      	adds	r7, #12
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr

08008bda <LL_TIM_DisableMasterSlaveMode>:
{
 8008bda:	b480      	push	{r7}
 8008bdc:	b083      	sub	sp, #12
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	609a      	str	r2, [r3, #8]
}
 8008bee:	bf00      	nop
 8008bf0:	370c      	adds	r7, #12
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr

08008bfa <LL_TIM_DisableIT_TRIG>:
{
 8008bfa:	b480      	push	{r7}
 8008bfc:	b083      	sub	sp, #12
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	60da      	str	r2, [r3, #12]
}
 8008c0e:	bf00      	nop
 8008c10:	370c      	adds	r7, #12
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <LL_TIM_DisableDMAReq_TRIG>:
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b083      	sub	sp, #12
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	60da      	str	r2, [r3, #12]
}
 8008c2e:	bf00      	nop
 8008c30:	370c      	adds	r7, #12
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr
	...

08008c3c <LL_AHB1_GRP1_EnableClock>:
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8008c44:	4b08      	ldr	r3, [pc, #32]	; (8008c68 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4907      	ldr	r1, [pc, #28]	; (8008c68 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008c50:	4b05      	ldr	r3, [pc, #20]	; (8008c68 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008c52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4013      	ands	r3, r2
 8008c58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
}
 8008c5c:	bf00      	nop
 8008c5e:	3714      	adds	r7, #20
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr
 8008c68:	40023800 	.word	0x40023800

08008c6c <LL_APB2_GRP1_EnableClock>:
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8008c74:	4b08      	ldr	r3, [pc, #32]	; (8008c98 <LL_APB2_GRP1_EnableClock+0x2c>)
 8008c76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4907      	ldr	r1, [pc, #28]	; (8008c98 <LL_APB2_GRP1_EnableClock+0x2c>)
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8008c80:	4b05      	ldr	r3, [pc, #20]	; (8008c98 <LL_APB2_GRP1_EnableClock+0x2c>)
 8008c82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4013      	ands	r3, r2
 8008c88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
}
 8008c8c:	bf00      	nop
 8008c8e:	3714      	adds	r7, #20
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr
 8008c98:	40023800 	.word	0x40023800

08008c9c <_ZN7TIMInit4InitEv>:
}

void MX_TIM1_Init(void);


void TIMInit::Init() {
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	af00      	add	r7, sp, #0
	MX_TIM1_Init();
 8008ca0:	f000 f802 	bl	8008ca8 <_Z12MX_TIM1_Initv>
}
 8008ca4:	bf00      	nop
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <_Z12MX_TIM1_Initv>:

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b09a      	sub	sp, #104	; 0x68
 8008cac:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8008cae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	601a      	str	r2, [r3, #0]
 8008cb6:	605a      	str	r2, [r3, #4]
 8008cb8:	609a      	str	r2, [r3, #8]
 8008cba:	60da      	str	r2, [r3, #12]
 8008cbc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8008cbe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008cc2:	2220      	movs	r2, #32
 8008cc4:	2100      	movs	r1, #0
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f001 fdae 	bl	800a828 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8008ccc:	f107 031c 	add.w	r3, r7, #28
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	605a      	str	r2, [r3, #4]
 8008cd6:	609a      	str	r2, [r3, #8]
 8008cd8:	60da      	str	r2, [r3, #12]
 8008cda:	611a      	str	r2, [r3, #16]
 8008cdc:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008cde:	1d3b      	adds	r3, r7, #4
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	601a      	str	r2, [r3, #0]
 8008ce4:	605a      	str	r2, [r3, #4]
 8008ce6:	609a      	str	r2, [r3, #8]
 8008ce8:	60da      	str	r2, [r3, #12]
 8008cea:	611a      	str	r2, [r3, #16]
 8008cec:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8008cee:	2001      	movs	r0, #1
 8008cf0:	f7ff ffbc 	bl	8008c6c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008cf4:	2001      	movs	r0, #1
 8008cf6:	f7ff ffa1 	bl	8008c3c <LL_AHB1_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA6   ------> TIM1_BKIN
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8008cfa:	2340      	movs	r3, #64	; 0x40
 8008cfc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008cfe:	2302      	movs	r3, #2
 8008d00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8008d02:	2300      	movs	r3, #0
 8008d04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008d06:	2300      	movs	r3, #0
 8008d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8008d0a:	2302      	movs	r3, #2
 8008d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d12:	1d3b      	adds	r3, r7, #4
 8008d14:	4619      	mov	r1, r3
 8008d16:	4870      	ldr	r0, [pc, #448]	; (8008ed8 <_Z12MX_TIM1_Initv+0x230>)
 8008d18:	f7fa f8c3 	bl	8002ea2 <LL_GPIO_Init>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),4, 1));
 8008d1c:	f7ff fe02 	bl	8008924 <__NVIC_GetPriorityGrouping>
 8008d20:	4603      	mov	r3, r0
 8008d22:	2201      	movs	r2, #1
 8008d24:	2104      	movs	r1, #4
 8008d26:	4618      	mov	r0, r3
 8008d28:	f7ff fe58 	bl	80089dc <NVIC_EncodePriority>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	4619      	mov	r1, r3
 8008d30:	2018      	movs	r0, #24
 8008d32:	f7ff fe25 	bl	8008980 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8008d36:	2018      	movs	r0, #24
 8008d38:	f7ff fe02 	bl	8008940 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM1_UP_TIM10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8008d3c:	f7ff fdf2 	bl	8008924 <__NVIC_GetPriorityGrouping>
 8008d40:	4603      	mov	r3, r0
 8008d42:	2200      	movs	r2, #0
 8008d44:	2100      	movs	r1, #0
 8008d46:	4618      	mov	r0, r3
 8008d48:	f7ff fe48 	bl	80089dc <NVIC_EncodePriority>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	4619      	mov	r1, r3
 8008d50:	2019      	movs	r0, #25
 8008d52:	f7ff fe15 	bl	8008980 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8008d56:	2019      	movs	r0, #25
 8008d58:	f7ff fdf2 	bl	8008940 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 0;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_UP;
 8008d62:	2320      	movs	r3, #32
 8008d64:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_InitStruct.Autoreload = 4000;
 8008d66:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8008d6a:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV2;
 8008d6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d70:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_InitStruct.RepetitionCounter = 0;
 8008d72:	2300      	movs	r3, #0
 8008d74:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8008d78:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	4857      	ldr	r0, [pc, #348]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008d80:	f7fa faf4 	bl	800336c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8008d84:	4855      	ldr	r0, [pc, #340]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008d86:	f7ff fe5a 	bl	8008a3e <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 8008d8a:	2101      	movs	r1, #1
 8008d8c:	4853      	ldr	r0, [pc, #332]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008d8e:	f7ff fea9 	bl	8008ae4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8008d92:	2360      	movs	r3, #96	; 0x60
 8008d94:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8008d96:	2300      	movs	r3, #0
 8008d98:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8008da2:	2300      	movs	r3, #0
 8008da4:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8008da6:	2300      	movs	r3, #0
 8008da8:	64bb      	str	r3, [r7, #72]	; 0x48
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8008daa:	2300      	movs	r3, #0
 8008dac:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8008dae:	2300      	movs	r3, #0
 8008db0:	653b      	str	r3, [r7, #80]	; 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8008db2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008db6:	461a      	mov	r2, r3
 8008db8:	2101      	movs	r1, #1
 8008dba:	4848      	ldr	r0, [pc, #288]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008dbc:	f7fa fb70 	bl	80034a0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8008dc0:	2101      	movs	r1, #1
 8008dc2:	4846      	ldr	r0, [pc, #280]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008dc4:	f7ff fe4c 	bl	8008a60 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
 8008dc8:	2110      	movs	r1, #16
 8008dca:	4844      	ldr	r0, [pc, #272]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008dcc:	f7ff fe8a 	bl	8008ae4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8008dd8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008ddc:	461a      	mov	r2, r3
 8008dde:	2110      	movs	r1, #16
 8008de0:	483e      	ldr	r0, [pc, #248]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008de2:	f7fa fb5d 	bl	80034a0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);
 8008de6:	2110      	movs	r1, #16
 8008de8:	483c      	ldr	r0, [pc, #240]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008dea:	f7ff fe39 	bl	8008a60 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8008dee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008df2:	483a      	ldr	r0, [pc, #232]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008df4:	f7ff fe76 	bl	8008ae4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8008e00:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008e04:	461a      	mov	r2, r3
 8008e06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e0a:	4834      	ldr	r0, [pc, #208]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e0c:	f7fa fb48 	bl	80034a0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8008e10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e14:	4831      	ldr	r0, [pc, #196]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e16:	f7ff fe23 	bl	8008a60 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH4);
 8008e1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008e1e:	482f      	ldr	r0, [pc, #188]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e20:	f7ff fe60 	bl	8008ae4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8008e24:	2370      	movs	r3, #112	; 0x70
 8008e26:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8008e30:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008e34:	461a      	mov	r2, r3
 8008e36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008e3a:	4828      	ldr	r0, [pc, #160]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e3c:	f7fa fb30 	bl	80034a0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 8008e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008e44:	4825      	ldr	r0, [pc, #148]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e46:	f7ff fe0b 	bl	8008a60 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerInput(TIM1, LL_TIM_TS_ITR1);
 8008e4a:	2110      	movs	r1, #16
 8008e4c:	4823      	ldr	r0, [pc, #140]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e4e:	f7ff feb1 	bl	8008bb4 <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM1, LL_TIM_SLAVEMODE_TRIGGER);
 8008e52:	2106      	movs	r1, #6
 8008e54:	4821      	ldr	r0, [pc, #132]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e56:	f7ff fe9a 	bl	8008b8e <LL_TIM_SetSlaveMode>
  LL_TIM_DisableIT_TRIG(TIM1);
 8008e5a:	4820      	ldr	r0, [pc, #128]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e5c:	f7ff fecd 	bl	8008bfa <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM1);
 8008e60:	481e      	ldr	r0, [pc, #120]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e62:	f7ff feda 	bl	8008c1a <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8008e66:	2100      	movs	r1, #0
 8008e68:	481c      	ldr	r0, [pc, #112]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e6a:	f7ff fe7d 	bl	8008b68 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8008e6e:	481b      	ldr	r0, [pc, #108]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008e70:	f7ff feb3 	bl	8008bda <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_ENABLE;
 8008e74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e78:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_ENABLE;
 8008e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e7e:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_1;
 8008e80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008e84:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8008e90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8008e96:	2300      	movs	r3, #0
 8008e98:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8008e9a:	f107 031c 	add.w	r3, r7, #28
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	480e      	ldr	r0, [pc, #56]	; (8008edc <_Z12MX_TIM1_Initv+0x234>)
 8008ea2:	f7fa fb35 	bl	8003510 <LL_TIM_BDTR_Init>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008ea6:	2001      	movs	r0, #1
 8008ea8:	f7ff fec8 	bl	8008c3c <LL_AHB1_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8008eac:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8008eb0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008eb2:	2302      	movs	r3, #2
 8008eb4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8008eb6:	2302      	movs	r3, #2
 8008eb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8008ebe:	2302      	movs	r3, #2
 8008ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ec6:	1d3b      	adds	r3, r7, #4
 8008ec8:	4619      	mov	r1, r3
 8008eca:	4803      	ldr	r0, [pc, #12]	; (8008ed8 <_Z12MX_TIM1_Initv+0x230>)
 8008ecc:	f7f9 ffe9 	bl	8002ea2 <LL_GPIO_Init>

}
 8008ed0:	bf00      	nop
 8008ed2:	3768      	adds	r7, #104	; 0x68
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	40020000 	.word	0x40020000
 8008edc:	40010000 	.word	0x40010000

08008ee0 <LL_USART_Enable>:
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b083      	sub	sp, #12
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	68db      	ldr	r3, [r3, #12]
 8008eec:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	60da      	str	r2, [r3, #12]
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <LL_USART_ConfigAsyncMode>:
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	691b      	ldr	r3, [r3, #16]
 8008f0c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	695b      	ldr	r3, [r3, #20]
 8008f18:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	615a      	str	r2, [r3, #20]
}
 8008f20:	bf00      	nop
 8008f22:	370c      	adds	r7, #12
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <LL_AHB1_GRP1_EnableClock>:
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b085      	sub	sp, #20
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8008f34:	4b08      	ldr	r3, [pc, #32]	; (8008f58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008f36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4907      	ldr	r1, [pc, #28]	; (8008f58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008f40:	4b05      	ldr	r3, [pc, #20]	; (8008f58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4013      	ands	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
}
 8008f4c:	bf00      	nop
 8008f4e:	3714      	adds	r7, #20
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr
 8008f58:	40023800 	.word	0x40023800

08008f5c <LL_APB1_GRP1_EnableClock>:
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8008f64:	4b08      	ldr	r3, [pc, #32]	; (8008f88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008f66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4907      	ldr	r1, [pc, #28]	; (8008f88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8008f70:	4b05      	ldr	r3, [pc, #20]	; (8008f88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8008f72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4013      	ands	r3, r2
 8008f78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
}
 8008f7c:	bf00      	nop
 8008f7e:	3714      	adds	r7, #20
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr
 8008f88:	40023800 	.word	0x40023800

08008f8c <_ZN9USARTInit4InitEv>:
//UART_HandleTypeDef huart2;
//void MX_USART2_HAL_UART_Init(void);
//void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle);


void USARTInit::Init() {
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	af00      	add	r7, sp, #0
	MX_USART2_LL_UART_Init();
 8008f90:	f000 f802 	bl	8008f98 <_Z22MX_USART2_LL_UART_Initv>
	//MX_USART2_HAL_UART_Init();
}
 8008f94:	bf00      	nop
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <_Z22MX_USART2_LL_UART_Initv>:

void MX_USART2_LL_UART_Init(void)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b08e      	sub	sp, #56	; 0x38
 8008f9c:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8008f9e:	f107 031c 	add.w	r3, r7, #28
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	601a      	str	r2, [r3, #0]
 8008fa6:	605a      	str	r2, [r3, #4]
 8008fa8:	609a      	str	r2, [r3, #8]
 8008faa:	60da      	str	r2, [r3, #12]
 8008fac:	611a      	str	r2, [r3, #16]
 8008fae:	615a      	str	r2, [r3, #20]
 8008fb0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008fb2:	1d3b      	adds	r3, r7, #4
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	601a      	str	r2, [r3, #0]
 8008fb8:	605a      	str	r2, [r3, #4]
 8008fba:	609a      	str	r2, [r3, #8]
 8008fbc:	60da      	str	r2, [r3, #12]
 8008fbe:	611a      	str	r2, [r3, #16]
 8008fc0:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8008fc2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8008fc6:	f7ff ffc9 	bl	8008f5c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008fca:	2001      	movs	r0, #1
 8008fcc:	f7ff ffae 	bl	8008f2c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8008fd0:	230c      	movs	r3, #12
 8008fd2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008fd4:	2302      	movs	r3, #2
 8008fd6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008fd8:	2303      	movs	r3, #3
 8008fda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8008fe4:	2307      	movs	r3, #7
 8008fe6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fe8:	1d3b      	adds	r3, r7, #4
 8008fea:	4619      	mov	r1, r3
 8008fec:	4810      	ldr	r0, [pc, #64]	; (8009030 <_Z22MX_USART2_LL_UART_Initv+0x98>)
 8008fee:	f7f9 ff58 	bl	8002ea2 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8008ff2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8008ff6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8009000:	2300      	movs	r3, #0
 8009002:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8009004:	230c      	movs	r3, #12
 8009006:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8009008:	2300      	movs	r3, #0
 800900a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800900c:	2300      	movs	r3, #0
 800900e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8009010:	f107 031c 	add.w	r3, r7, #28
 8009014:	4619      	mov	r1, r3
 8009016:	4807      	ldr	r0, [pc, #28]	; (8009034 <_Z22MX_USART2_LL_UART_Initv+0x9c>)
 8009018:	f7fa fd58 	bl	8003acc <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800901c:	4805      	ldr	r0, [pc, #20]	; (8009034 <_Z22MX_USART2_LL_UART_Initv+0x9c>)
 800901e:	f7ff ff6f 	bl	8008f00 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8009022:	4804      	ldr	r0, [pc, #16]	; (8009034 <_Z22MX_USART2_LL_UART_Initv+0x9c>)
 8009024:	f7ff ff5c 	bl	8008ee0 <LL_USART_Enable>

}
 8009028:	bf00      	nop
 800902a:	3738      	adds	r7, #56	; 0x38
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}
 8009030:	40020000 	.word	0x40020000
 8009034:	40004400 	.word	0x40004400

08009038 <_ZdlPv>:
 8009038:	f001 bbca 	b.w	800a7d0 <free>

0800903c <_ZdlPvj>:
 800903c:	f7ff bffc 	b.w	8009038 <_ZdlPv>

08009040 <_Znwj>:
 8009040:	b510      	push	{r4, lr}
 8009042:	2800      	cmp	r0, #0
 8009044:	bf14      	ite	ne
 8009046:	4604      	movne	r4, r0
 8009048:	2401      	moveq	r4, #1
 800904a:	4620      	mov	r0, r4
 800904c:	f001 fbb8 	bl	800a7c0 <malloc>
 8009050:	b930      	cbnz	r0, 8009060 <_Znwj+0x20>
 8009052:	f000 f9a7 	bl	80093a4 <_ZSt15get_new_handlerv>
 8009056:	b908      	cbnz	r0, 800905c <_Znwj+0x1c>
 8009058:	f001 fb81 	bl	800a75e <abort>
 800905c:	4780      	blx	r0
 800905e:	e7f4      	b.n	800904a <_Znwj+0xa>
 8009060:	bd10      	pop	{r4, pc}

08009062 <_ZNSaIcEC1Ev>:
 8009062:	4770      	bx	lr

08009064 <_ZNSaIcED1Ev>:
 8009064:	4770      	bx	lr

08009066 <fmodl>:
 8009066:	f000 bb3b 	b.w	80096e0 <fmod>

0800906a <_ZSt17__throw_bad_allocv>:
 800906a:	b508      	push	{r3, lr}
 800906c:	f001 fb77 	bl	800a75e <abort>

08009070 <_ZSt19__throw_logic_errorPKc>:
 8009070:	b508      	push	{r3, lr}
 8009072:	f001 fb74 	bl	800a75e <abort>

08009076 <_ZSt20__throw_length_errorPKc>:
 8009076:	b508      	push	{r3, lr}
 8009078:	f001 fb71 	bl	800a75e <abort>

0800907c <_ZSt24__throw_out_of_range_fmtPKcz>:
 800907c:	b40f      	push	{r0, r1, r2, r3}
 800907e:	b580      	push	{r7, lr}
 8009080:	b082      	sub	sp, #8
 8009082:	af00      	add	r7, sp, #0
 8009084:	f107 0410 	add.w	r4, r7, #16
 8009088:	f854 5b04 	ldr.w	r5, [r4], #4
 800908c:	4628      	mov	r0, r5
 800908e:	f7f7 f90f 	bl	80002b0 <strlen>
 8009092:	f200 230e 	addw	r3, r0, #526	; 0x20e
 8009096:	f023 0307 	bic.w	r3, r3, #7
 800909a:	ebad 0d03 	sub.w	sp, sp, r3
 800909e:	f500 7100 	add.w	r1, r0, #512	; 0x200
 80090a2:	4623      	mov	r3, r4
 80090a4:	462a      	mov	r2, r5
 80090a6:	4668      	mov	r0, sp
 80090a8:	607c      	str	r4, [r7, #4]
 80090aa:	f000 f851 	bl	8009150 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 80090ae:	f001 fb56 	bl	800a75e <abort>
	...

080090b4 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b09c      	sub	sp, #112	; 0x70
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	1a0e      	subs	r6, r1, r0
 80090bc:	4680      	mov	r8, r0
 80090be:	2269      	movs	r2, #105	; 0x69
 80090c0:	490e      	ldr	r1, [pc, #56]	; (80090fc <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x48>)
 80090c2:	1d38      	adds	r0, r7, #4
 80090c4:	f001 fb8c 	bl	800a7e0 <memcpy>
 80090c8:	f106 0377 	add.w	r3, r6, #119	; 0x77
 80090cc:	f023 0307 	bic.w	r3, r3, #7
 80090d0:	ebad 0d03 	sub.w	sp, sp, r3
 80090d4:	466c      	mov	r4, sp
 80090d6:	2268      	movs	r2, #104	; 0x68
 80090d8:	1d39      	adds	r1, r7, #4
 80090da:	1c75      	adds	r5, r6, #1
 80090dc:	4620      	mov	r0, r4
 80090de:	f001 fb7f 	bl	800a7e0 <memcpy>
 80090e2:	4425      	add	r5, r4
 80090e4:	4632      	mov	r2, r6
 80090e6:	4641      	mov	r1, r8
 80090e8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80090ec:	f001 fb78 	bl	800a7e0 <memcpy>
 80090f0:	2300      	movs	r3, #0
 80090f2:	f885 3067 	strb.w	r3, [r5, #103]	; 0x67
 80090f6:	4620      	mov	r0, r4
 80090f8:	f7ff ffba 	bl	8009070 <_ZSt19__throw_logic_errorPKc>
 80090fc:	0800caea 	.word	0x0800caea

08009100 <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 8009100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009102:	af00      	add	r7, sp, #0
 8009104:	b086      	sub	sp, #24
 8009106:	466d      	mov	r5, sp
 8009108:	f105 040c 	add.w	r4, r5, #12
 800910c:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800914c <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x4c>
 8009110:	4623      	mov	r3, r4
 8009112:	f04f 0c0a 	mov.w	ip, #10
 8009116:	fbb2 f6fc 	udiv	r6, r2, ip
 800911a:	fb0c 2216 	mls	r2, ip, r6, r2
 800911e:	f81e 2002 	ldrb.w	r2, [lr, r2]
 8009122:	f803 2d01 	strb.w	r2, [r3, #-1]!
 8009126:	4632      	mov	r2, r6
 8009128:	2e00      	cmp	r6, #0
 800912a:	d1f4      	bne.n	8009116 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x16>
 800912c:	1ae4      	subs	r4, r4, r3
 800912e:	428c      	cmp	r4, r1
 8009130:	d808      	bhi.n	8009144 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x44>
 8009132:	f1c4 010c 	rsb	r1, r4, #12
 8009136:	4622      	mov	r2, r4
 8009138:	4429      	add	r1, r5
 800913a:	f001 fb51 	bl	800a7e0 <memcpy>
 800913e:	4620      	mov	r0, r4
 8009140:	46bd      	mov	sp, r7
 8009142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009144:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009148:	e7f9      	b.n	800913e <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x3e>
 800914a:	bf00      	nop
 800914c:	0800cadf 	.word	0x0800cadf

08009150 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 8009150:	3901      	subs	r1, #1
 8009152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009156:	4606      	mov	r6, r0
 8009158:	4615      	mov	r5, r2
 800915a:	1847      	adds	r7, r0, r1
 800915c:	4604      	mov	r4, r0
 800915e:	782a      	ldrb	r2, [r5, #0]
 8009160:	b392      	cbz	r2, 80091c8 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x78>
 8009162:	42bc      	cmp	r4, r7
 8009164:	d22c      	bcs.n	80091c0 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x70>
 8009166:	2a25      	cmp	r2, #37	; 0x25
 8009168:	d107      	bne.n	800917a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 800916a:	786a      	ldrb	r2, [r5, #1]
 800916c:	2a73      	cmp	r2, #115	; 0x73
 800916e:	d009      	beq.n	8009184 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x34>
 8009170:	2a7a      	cmp	r2, #122	; 0x7a
 8009172:	d012      	beq.n	800919a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x4a>
 8009174:	2a25      	cmp	r2, #37	; 0x25
 8009176:	d100      	bne.n	800917a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 8009178:	3501      	adds	r5, #1
 800917a:	782a      	ldrb	r2, [r5, #0]
 800917c:	7022      	strb	r2, [r4, #0]
 800917e:	3501      	adds	r5, #1
 8009180:	3401      	adds	r4, #1
 8009182:	e7ec      	b.n	800915e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 8009184:	1d19      	adds	r1, r3, #4
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	3b01      	subs	r3, #1
 800918a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800918e:	b1a2      	cbz	r2, 80091ba <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6a>
 8009190:	42bc      	cmp	r4, r7
 8009192:	d015      	beq.n	80091c0 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x70>
 8009194:	f804 2b01 	strb.w	r2, [r4], #1
 8009198:	e7f7      	b.n	800918a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3a>
 800919a:	78aa      	ldrb	r2, [r5, #2]
 800919c:	2a75      	cmp	r2, #117	; 0x75
 800919e:	d1ec      	bne.n	800917a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2a>
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	1b39      	subs	r1, r7, r4
 80091a4:	4620      	mov	r0, r4
 80091a6:	f103 0804 	add.w	r8, r3, #4
 80091aa:	f7ff ffa9 	bl	8009100 <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	dd06      	ble.n	80091c0 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x70>
 80091b2:	4404      	add	r4, r0
 80091b4:	3503      	adds	r5, #3
 80091b6:	4643      	mov	r3, r8
 80091b8:	e7d1      	b.n	800915e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 80091ba:	3502      	adds	r5, #2
 80091bc:	460b      	mov	r3, r1
 80091be:	e7ce      	b.n	800915e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0xe>
 80091c0:	4621      	mov	r1, r4
 80091c2:	4630      	mov	r0, r6
 80091c4:	f7ff ff76 	bl	80090b4 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 80091c8:	7022      	strb	r2, [r4, #0]
 80091ca:	1ba0      	subs	r0, r4, r6
 80091cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080091d0 <_ZNSt11char_traitsIcE4copyEPcPKcj>:
 80091d0:	b10a      	cbz	r2, 80091d6 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x6>
 80091d2:	f001 bb05 	b.w	800a7e0 <memcpy>
 80091d6:	4770      	bx	lr

080091d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
 80091d8:	6001      	str	r1, [r0, #0]
 80091da:	4770      	bx	lr

080091dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
 80091dc:	6800      	ldr	r0, [r0, #0]
 80091de:	4770      	bx	lr

080091e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
 80091e0:	3008      	adds	r0, #8
 80091e2:	4770      	bx	lr

080091e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
 80091e4:	6081      	str	r1, [r0, #8]
 80091e6:	4770      	bx	lr

080091e8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
 80091e8:	6803      	ldr	r3, [r0, #0]
 80091ea:	6041      	str	r1, [r0, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	545a      	strb	r2, [r3, r1]
 80091f0:	4770      	bx	lr
	...

080091f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 80091f4:	b508      	push	{r3, lr}
 80091f6:	680b      	ldr	r3, [r1, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	da02      	bge.n	8009202 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0xe>
 80091fc:	4809      	ldr	r0, [pc, #36]	; (8009224 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>)
 80091fe:	f7ff ff3a 	bl	8009076 <_ZSt20__throw_length_errorPKc>
 8009202:	4293      	cmp	r3, r2
 8009204:	d908      	bls.n	8009218 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 8009206:	0052      	lsls	r2, r2, #1
 8009208:	4293      	cmp	r3, r2
 800920a:	d205      	bcs.n	8009218 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x24>
 800920c:	2a00      	cmp	r2, #0
 800920e:	bfb6      	itet	lt
 8009210:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8009214:	600a      	strge	r2, [r1, #0]
 8009216:	600b      	strlt	r3, [r1, #0]
 8009218:	6808      	ldr	r0, [r1, #0]
 800921a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800921e:	3001      	adds	r0, #1
 8009220:	f7ff bf0e 	b.w	8009040 <_Znwj>
 8009224:	0800cb68 	.word	0x0800cb68

08009228 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8009228:	4603      	mov	r3, r0
 800922a:	f853 0b08 	ldr.w	r0, [r3], #8
 800922e:	4298      	cmp	r0, r3
 8009230:	d001      	beq.n	8009236 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 8009232:	f7ff bf01 	b.w	8009038 <_ZdlPv>
 8009236:	4770      	bx	lr

08009238 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 8009238:	b508      	push	{r3, lr}
 800923a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800923e:	6840      	ldr	r0, [r0, #4]
 8009240:	3901      	subs	r1, #1
 8009242:	1a09      	subs	r1, r1, r0
 8009244:	4291      	cmp	r1, r2
 8009246:	d202      	bcs.n	800924e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 8009248:	4618      	mov	r0, r3
 800924a:	f7ff ff14 	bl	8009076 <_ZSt20__throw_length_errorPKc>
 800924e:	bd08      	pop	{r3, pc}

08009250 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8009250:	2a01      	cmp	r2, #1
 8009252:	b510      	push	{r4, lr}
 8009254:	d102      	bne.n	800925c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 8009256:	780a      	ldrb	r2, [r1, #0]
 8009258:	7002      	strb	r2, [r0, #0]
 800925a:	bd10      	pop	{r4, pc}
 800925c:	f7ff ffb8 	bl	80091d0 <_ZNSt11char_traitsIcE4copyEPcPKcj>
 8009260:	e7fb      	b.n	800925a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

08009262 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 8009262:	b508      	push	{r3, lr}
 8009264:	1a52      	subs	r2, r2, r1
 8009266:	f7ff fff3 	bl	8009250 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800926a:	bd08      	pop	{r3, pc}

0800926c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800926c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8009270:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8009274:	4616      	mov	r6, r2
 8009276:	6842      	ldr	r2, [r0, #4]
 8009278:	469a      	mov	sl, r3
 800927a:	eba8 0306 	sub.w	r3, r8, r6
 800927e:	1a57      	subs	r7, r2, r1
 8009280:	4413      	add	r3, r2
 8009282:	6802      	ldr	r2, [r0, #0]
 8009284:	9301      	str	r3, [sp, #4]
 8009286:	f100 0308 	add.w	r3, r0, #8
 800928a:	429a      	cmp	r2, r3
 800928c:	460d      	mov	r5, r1
 800928e:	bf14      	ite	ne
 8009290:	6882      	ldrne	r2, [r0, #8]
 8009292:	220f      	moveq	r2, #15
 8009294:	a901      	add	r1, sp, #4
 8009296:	4604      	mov	r4, r0
 8009298:	f7ff ffac 	bl	80091f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800929c:	1bbf      	subs	r7, r7, r6
 800929e:	4681      	mov	r9, r0
 80092a0:	b11d      	cbz	r5, 80092aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 80092a2:	462a      	mov	r2, r5
 80092a4:	6821      	ldr	r1, [r4, #0]
 80092a6:	f7ff ffd3 	bl	8009250 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80092aa:	f1ba 0f00 	cmp.w	sl, #0
 80092ae:	d008      	beq.n	80092c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x56>
 80092b0:	f1b8 0f00 	cmp.w	r8, #0
 80092b4:	d005      	beq.n	80092c2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x56>
 80092b6:	4642      	mov	r2, r8
 80092b8:	4651      	mov	r1, sl
 80092ba:	eb09 0005 	add.w	r0, r9, r5
 80092be:	f7ff ffc7 	bl	8009250 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80092c2:	b147      	cbz	r7, 80092d6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x6a>
 80092c4:	6821      	ldr	r1, [r4, #0]
 80092c6:	442e      	add	r6, r5
 80092c8:	eb05 0008 	add.w	r0, r5, r8
 80092cc:	463a      	mov	r2, r7
 80092ce:	4431      	add	r1, r6
 80092d0:	4448      	add	r0, r9
 80092d2:	f7ff ffbd 	bl	8009250 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80092d6:	4620      	mov	r0, r4
 80092d8:	f7ff ffa6 	bl	8009228 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80092dc:	9b01      	ldr	r3, [sp, #4]
 80092de:	f8c4 9000 	str.w	r9, [r4]
 80092e2:	60a3      	str	r3, [r4, #8]
 80092e4:	b002      	add	sp, #8
 80092e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080092ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 80092ea:	f100 0208 	add.w	r2, r0, #8
 80092ee:	6002      	str	r2, [r0, #0]
 80092f0:	2200      	movs	r2, #0
 80092f2:	6042      	str	r2, [r0, #4]
 80092f4:	7202      	strb	r2, [r0, #8]
 80092f6:	4770      	bx	lr

080092f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 80092f8:	b510      	push	{r4, lr}
 80092fa:	4604      	mov	r4, r0
 80092fc:	f7ff ff94 	bl	8009228 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8009300:	4620      	mov	r0, r4
 8009302:	bd10      	pop	{r4, pc}

08009304 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 8009304:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009306:	4604      	mov	r4, r0
 8009308:	4626      	mov	r6, r4
 800930a:	6840      	ldr	r0, [r0, #4]
 800930c:	f856 3b08 	ldr.w	r3, [r6], #8
 8009310:	42b3      	cmp	r3, r6
 8009312:	bf18      	it	ne
 8009314:	68a6      	ldrne	r6, [r4, #8]
 8009316:	eb00 0502 	add.w	r5, r0, r2
 800931a:	bf08      	it	eq
 800931c:	260f      	moveq	r6, #15
 800931e:	42b5      	cmp	r5, r6
 8009320:	d80a      	bhi.n	8009338 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 8009322:	b112      	cbz	r2, 800932a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>
 8009324:	4418      	add	r0, r3
 8009326:	f7ff ff93 	bl	8009250 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	6065      	str	r5, [r4, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	4620      	mov	r0, r4
 8009332:	555a      	strb	r2, [r3, r5]
 8009334:	b002      	add	sp, #8
 8009336:	bd70      	pop	{r4, r5, r6, pc}
 8009338:	9200      	str	r2, [sp, #0]
 800933a:	460b      	mov	r3, r1
 800933c:	2200      	movs	r2, #0
 800933e:	4601      	mov	r1, r0
 8009340:	4620      	mov	r0, r4
 8009342:	f7ff ff93 	bl	800926c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 8009346:	e7f0      	b.n	800932a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>

08009348 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 8009348:	b508      	push	{r3, lr}
 800934a:	e9d1 1200 	ldrd	r1, r2, [r1]
 800934e:	f7ff ffd9 	bl	8009304 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8009352:	bd08      	pop	{r3, pc}

08009354 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 8009354:	b570      	push	{r4, r5, r6, lr}
 8009356:	4604      	mov	r4, r0
 8009358:	4608      	mov	r0, r1
 800935a:	460d      	mov	r5, r1
 800935c:	f7f6 ffa8 	bl	80002b0 <strlen>
 8009360:	4b06      	ldr	r3, [pc, #24]	; (800937c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 8009362:	4606      	mov	r6, r0
 8009364:	4602      	mov	r2, r0
 8009366:	2100      	movs	r1, #0
 8009368:	4620      	mov	r0, r4
 800936a:	f7ff ff65 	bl	8009238 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800936e:	4632      	mov	r2, r6
 8009370:	4629      	mov	r1, r5
 8009372:	4620      	mov	r0, r4
 8009374:	f7ff ffc6 	bl	8009304 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8009378:	bd70      	pop	{r4, r5, r6, pc}
 800937a:	bf00      	nop
 800937c:	0800cb53 	.word	0x0800cb53

08009380 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 8009380:	6800      	ldr	r0, [r0, #0]
 8009382:	4770      	bx	lr

08009384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
 8009384:	6001      	str	r1, [r0, #0]
 8009386:	4770      	bx	lr

08009388 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 8009388:	b510      	push	{r4, lr}
 800938a:	f100 0208 	add.w	r2, r0, #8
 800938e:	6002      	str	r2, [r0, #0]
 8009390:	e9d1 1200 	ldrd	r1, r2, [r1]
 8009394:	4604      	mov	r4, r0
 8009396:	f04f 0300 	mov.w	r3, #0
 800939a:	440a      	add	r2, r1
 800939c:	f7fb f8ce 	bl	800453c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 80093a0:	4620      	mov	r0, r4
 80093a2:	bd10      	pop	{r4, pc}

080093a4 <_ZSt15get_new_handlerv>:
 80093a4:	4b02      	ldr	r3, [pc, #8]	; (80093b0 <_ZSt15get_new_handlerv+0xc>)
 80093a6:	6818      	ldr	r0, [r3, #0]
 80093a8:	f3bf 8f5b 	dmb	ish
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	20003174 	.word	0x20003174
 80093b4:	00000000 	.word	0x00000000

080093b8 <cos>:
 80093b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093ba:	ec51 0b10 	vmov	r0, r1, d0
 80093be:	4a1e      	ldr	r2, [pc, #120]	; (8009438 <cos+0x80>)
 80093c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80093c4:	4293      	cmp	r3, r2
 80093c6:	dc06      	bgt.n	80093d6 <cos+0x1e>
 80093c8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8009430 <cos+0x78>
 80093cc:	f000 fcf4 	bl	8009db8 <__kernel_cos>
 80093d0:	ec51 0b10 	vmov	r0, r1, d0
 80093d4:	e007      	b.n	80093e6 <cos+0x2e>
 80093d6:	4a19      	ldr	r2, [pc, #100]	; (800943c <cos+0x84>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	dd09      	ble.n	80093f0 <cos+0x38>
 80093dc:	ee10 2a10 	vmov	r2, s0
 80093e0:	460b      	mov	r3, r1
 80093e2:	f7f6 ff71 	bl	80002c8 <__aeabi_dsub>
 80093e6:	ec41 0b10 	vmov	d0, r0, r1
 80093ea:	b005      	add	sp, #20
 80093ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80093f0:	4668      	mov	r0, sp
 80093f2:	f000 faed 	bl	80099d0 <__ieee754_rem_pio2>
 80093f6:	f000 0003 	and.w	r0, r0, #3
 80093fa:	2801      	cmp	r0, #1
 80093fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009400:	ed9d 0b00 	vldr	d0, [sp]
 8009404:	d007      	beq.n	8009416 <cos+0x5e>
 8009406:	2802      	cmp	r0, #2
 8009408:	d00e      	beq.n	8009428 <cos+0x70>
 800940a:	2800      	cmp	r0, #0
 800940c:	d0de      	beq.n	80093cc <cos+0x14>
 800940e:	2001      	movs	r0, #1
 8009410:	f001 f8da 	bl	800a5c8 <__kernel_sin>
 8009414:	e7dc      	b.n	80093d0 <cos+0x18>
 8009416:	f001 f8d7 	bl	800a5c8 <__kernel_sin>
 800941a:	ec53 2b10 	vmov	r2, r3, d0
 800941e:	ee10 0a10 	vmov	r0, s0
 8009422:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009426:	e7de      	b.n	80093e6 <cos+0x2e>
 8009428:	f000 fcc6 	bl	8009db8 <__kernel_cos>
 800942c:	e7f5      	b.n	800941a <cos+0x62>
 800942e:	bf00      	nop
	...
 8009438:	3fe921fb 	.word	0x3fe921fb
 800943c:	7fefffff 	.word	0x7fefffff

08009440 <fabs>:
 8009440:	ec51 0b10 	vmov	r0, r1, d0
 8009444:	ee10 2a10 	vmov	r2, s0
 8009448:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800944c:	ec43 2b10 	vmov	d0, r2, r3
 8009450:	4770      	bx	lr
 8009452:	0000      	movs	r0, r0
 8009454:	0000      	movs	r0, r0
	...

08009458 <floor>:
 8009458:	ec51 0b10 	vmov	r0, r1, d0
 800945c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009460:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009464:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009468:	2e13      	cmp	r6, #19
 800946a:	460c      	mov	r4, r1
 800946c:	ee10 5a10 	vmov	r5, s0
 8009470:	4680      	mov	r8, r0
 8009472:	dc34      	bgt.n	80094de <floor+0x86>
 8009474:	2e00      	cmp	r6, #0
 8009476:	da16      	bge.n	80094a6 <floor+0x4e>
 8009478:	a335      	add	r3, pc, #212	; (adr r3, 8009550 <floor+0xf8>)
 800947a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800947e:	f7f6 ff25 	bl	80002cc <__adddf3>
 8009482:	2200      	movs	r2, #0
 8009484:	2300      	movs	r3, #0
 8009486:	f7f7 fb67 	bl	8000b58 <__aeabi_dcmpgt>
 800948a:	b148      	cbz	r0, 80094a0 <floor+0x48>
 800948c:	2c00      	cmp	r4, #0
 800948e:	da59      	bge.n	8009544 <floor+0xec>
 8009490:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009494:	4a30      	ldr	r2, [pc, #192]	; (8009558 <floor+0x100>)
 8009496:	432b      	orrs	r3, r5
 8009498:	2500      	movs	r5, #0
 800949a:	42ab      	cmp	r3, r5
 800949c:	bf18      	it	ne
 800949e:	4614      	movne	r4, r2
 80094a0:	4621      	mov	r1, r4
 80094a2:	4628      	mov	r0, r5
 80094a4:	e025      	b.n	80094f2 <floor+0x9a>
 80094a6:	4f2d      	ldr	r7, [pc, #180]	; (800955c <floor+0x104>)
 80094a8:	4137      	asrs	r7, r6
 80094aa:	ea01 0307 	and.w	r3, r1, r7
 80094ae:	4303      	orrs	r3, r0
 80094b0:	d01f      	beq.n	80094f2 <floor+0x9a>
 80094b2:	a327      	add	r3, pc, #156	; (adr r3, 8009550 <floor+0xf8>)
 80094b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b8:	f7f6 ff08 	bl	80002cc <__adddf3>
 80094bc:	2200      	movs	r2, #0
 80094be:	2300      	movs	r3, #0
 80094c0:	f7f7 fb4a 	bl	8000b58 <__aeabi_dcmpgt>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d0eb      	beq.n	80094a0 <floor+0x48>
 80094c8:	2c00      	cmp	r4, #0
 80094ca:	bfbe      	ittt	lt
 80094cc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80094d0:	fa43 f606 	asrlt.w	r6, r3, r6
 80094d4:	19a4      	addlt	r4, r4, r6
 80094d6:	ea24 0407 	bic.w	r4, r4, r7
 80094da:	2500      	movs	r5, #0
 80094dc:	e7e0      	b.n	80094a0 <floor+0x48>
 80094de:	2e33      	cmp	r6, #51	; 0x33
 80094e0:	dd0b      	ble.n	80094fa <floor+0xa2>
 80094e2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80094e6:	d104      	bne.n	80094f2 <floor+0x9a>
 80094e8:	ee10 2a10 	vmov	r2, s0
 80094ec:	460b      	mov	r3, r1
 80094ee:	f7f6 feed 	bl	80002cc <__adddf3>
 80094f2:	ec41 0b10 	vmov	d0, r0, r1
 80094f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094fa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80094fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009502:	fa23 f707 	lsr.w	r7, r3, r7
 8009506:	4207      	tst	r7, r0
 8009508:	d0f3      	beq.n	80094f2 <floor+0x9a>
 800950a:	a311      	add	r3, pc, #68	; (adr r3, 8009550 <floor+0xf8>)
 800950c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009510:	f7f6 fedc 	bl	80002cc <__adddf3>
 8009514:	2200      	movs	r2, #0
 8009516:	2300      	movs	r3, #0
 8009518:	f7f7 fb1e 	bl	8000b58 <__aeabi_dcmpgt>
 800951c:	2800      	cmp	r0, #0
 800951e:	d0bf      	beq.n	80094a0 <floor+0x48>
 8009520:	2c00      	cmp	r4, #0
 8009522:	da02      	bge.n	800952a <floor+0xd2>
 8009524:	2e14      	cmp	r6, #20
 8009526:	d103      	bne.n	8009530 <floor+0xd8>
 8009528:	3401      	adds	r4, #1
 800952a:	ea25 0507 	bic.w	r5, r5, r7
 800952e:	e7b7      	b.n	80094a0 <floor+0x48>
 8009530:	2301      	movs	r3, #1
 8009532:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009536:	fa03 f606 	lsl.w	r6, r3, r6
 800953a:	4435      	add	r5, r6
 800953c:	4545      	cmp	r5, r8
 800953e:	bf38      	it	cc
 8009540:	18e4      	addcc	r4, r4, r3
 8009542:	e7f2      	b.n	800952a <floor+0xd2>
 8009544:	2500      	movs	r5, #0
 8009546:	462c      	mov	r4, r5
 8009548:	e7aa      	b.n	80094a0 <floor+0x48>
 800954a:	bf00      	nop
 800954c:	f3af 8000 	nop.w
 8009550:	8800759c 	.word	0x8800759c
 8009554:	7e37e43c 	.word	0x7e37e43c
 8009558:	bff00000 	.word	0xbff00000
 800955c:	000fffff 	.word	0x000fffff

08009560 <scalbn>:
 8009560:	b570      	push	{r4, r5, r6, lr}
 8009562:	ec55 4b10 	vmov	r4, r5, d0
 8009566:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800956a:	4606      	mov	r6, r0
 800956c:	462b      	mov	r3, r5
 800956e:	b9aa      	cbnz	r2, 800959c <scalbn+0x3c>
 8009570:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009574:	4323      	orrs	r3, r4
 8009576:	d03b      	beq.n	80095f0 <scalbn+0x90>
 8009578:	4b31      	ldr	r3, [pc, #196]	; (8009640 <scalbn+0xe0>)
 800957a:	4629      	mov	r1, r5
 800957c:	2200      	movs	r2, #0
 800957e:	ee10 0a10 	vmov	r0, s0
 8009582:	f7f7 f859 	bl	8000638 <__aeabi_dmul>
 8009586:	4b2f      	ldr	r3, [pc, #188]	; (8009644 <scalbn+0xe4>)
 8009588:	429e      	cmp	r6, r3
 800958a:	4604      	mov	r4, r0
 800958c:	460d      	mov	r5, r1
 800958e:	da12      	bge.n	80095b6 <scalbn+0x56>
 8009590:	a327      	add	r3, pc, #156	; (adr r3, 8009630 <scalbn+0xd0>)
 8009592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009596:	f7f7 f84f 	bl	8000638 <__aeabi_dmul>
 800959a:	e009      	b.n	80095b0 <scalbn+0x50>
 800959c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80095a0:	428a      	cmp	r2, r1
 80095a2:	d10c      	bne.n	80095be <scalbn+0x5e>
 80095a4:	ee10 2a10 	vmov	r2, s0
 80095a8:	4620      	mov	r0, r4
 80095aa:	4629      	mov	r1, r5
 80095ac:	f7f6 fe8e 	bl	80002cc <__adddf3>
 80095b0:	4604      	mov	r4, r0
 80095b2:	460d      	mov	r5, r1
 80095b4:	e01c      	b.n	80095f0 <scalbn+0x90>
 80095b6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80095ba:	460b      	mov	r3, r1
 80095bc:	3a36      	subs	r2, #54	; 0x36
 80095be:	4432      	add	r2, r6
 80095c0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80095c4:	428a      	cmp	r2, r1
 80095c6:	dd0b      	ble.n	80095e0 <scalbn+0x80>
 80095c8:	ec45 4b11 	vmov	d1, r4, r5
 80095cc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009638 <scalbn+0xd8>
 80095d0:	f001 f8b4 	bl	800a73c <copysign>
 80095d4:	a318      	add	r3, pc, #96	; (adr r3, 8009638 <scalbn+0xd8>)
 80095d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095da:	ec51 0b10 	vmov	r0, r1, d0
 80095de:	e7da      	b.n	8009596 <scalbn+0x36>
 80095e0:	2a00      	cmp	r2, #0
 80095e2:	dd08      	ble.n	80095f6 <scalbn+0x96>
 80095e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80095e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80095ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80095f0:	ec45 4b10 	vmov	d0, r4, r5
 80095f4:	bd70      	pop	{r4, r5, r6, pc}
 80095f6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80095fa:	da0d      	bge.n	8009618 <scalbn+0xb8>
 80095fc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009600:	429e      	cmp	r6, r3
 8009602:	ec45 4b11 	vmov	d1, r4, r5
 8009606:	dce1      	bgt.n	80095cc <scalbn+0x6c>
 8009608:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009630 <scalbn+0xd0>
 800960c:	f001 f896 	bl	800a73c <copysign>
 8009610:	a307      	add	r3, pc, #28	; (adr r3, 8009630 <scalbn+0xd0>)
 8009612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009616:	e7e0      	b.n	80095da <scalbn+0x7a>
 8009618:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800961c:	3236      	adds	r2, #54	; 0x36
 800961e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009622:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009626:	4620      	mov	r0, r4
 8009628:	4629      	mov	r1, r5
 800962a:	2200      	movs	r2, #0
 800962c:	4b06      	ldr	r3, [pc, #24]	; (8009648 <scalbn+0xe8>)
 800962e:	e7b2      	b.n	8009596 <scalbn+0x36>
 8009630:	c2f8f359 	.word	0xc2f8f359
 8009634:	01a56e1f 	.word	0x01a56e1f
 8009638:	8800759c 	.word	0x8800759c
 800963c:	7e37e43c 	.word	0x7e37e43c
 8009640:	43500000 	.word	0x43500000
 8009644:	ffff3cb0 	.word	0xffff3cb0
 8009648:	3c900000 	.word	0x3c900000
 800964c:	00000000 	.word	0x00000000

08009650 <sin>:
 8009650:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009652:	ec51 0b10 	vmov	r0, r1, d0
 8009656:	4a20      	ldr	r2, [pc, #128]	; (80096d8 <sin+0x88>)
 8009658:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800965c:	4293      	cmp	r3, r2
 800965e:	dc07      	bgt.n	8009670 <sin+0x20>
 8009660:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80096d0 <sin+0x80>
 8009664:	2000      	movs	r0, #0
 8009666:	f000 ffaf 	bl	800a5c8 <__kernel_sin>
 800966a:	ec51 0b10 	vmov	r0, r1, d0
 800966e:	e007      	b.n	8009680 <sin+0x30>
 8009670:	4a1a      	ldr	r2, [pc, #104]	; (80096dc <sin+0x8c>)
 8009672:	4293      	cmp	r3, r2
 8009674:	dd09      	ble.n	800968a <sin+0x3a>
 8009676:	ee10 2a10 	vmov	r2, s0
 800967a:	460b      	mov	r3, r1
 800967c:	f7f6 fe24 	bl	80002c8 <__aeabi_dsub>
 8009680:	ec41 0b10 	vmov	d0, r0, r1
 8009684:	b005      	add	sp, #20
 8009686:	f85d fb04 	ldr.w	pc, [sp], #4
 800968a:	4668      	mov	r0, sp
 800968c:	f000 f9a0 	bl	80099d0 <__ieee754_rem_pio2>
 8009690:	f000 0003 	and.w	r0, r0, #3
 8009694:	2801      	cmp	r0, #1
 8009696:	ed9d 1b02 	vldr	d1, [sp, #8]
 800969a:	ed9d 0b00 	vldr	d0, [sp]
 800969e:	d004      	beq.n	80096aa <sin+0x5a>
 80096a0:	2802      	cmp	r0, #2
 80096a2:	d005      	beq.n	80096b0 <sin+0x60>
 80096a4:	b970      	cbnz	r0, 80096c4 <sin+0x74>
 80096a6:	2001      	movs	r0, #1
 80096a8:	e7dd      	b.n	8009666 <sin+0x16>
 80096aa:	f000 fb85 	bl	8009db8 <__kernel_cos>
 80096ae:	e7dc      	b.n	800966a <sin+0x1a>
 80096b0:	2001      	movs	r0, #1
 80096b2:	f000 ff89 	bl	800a5c8 <__kernel_sin>
 80096b6:	ec53 2b10 	vmov	r2, r3, d0
 80096ba:	ee10 0a10 	vmov	r0, s0
 80096be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80096c2:	e7dd      	b.n	8009680 <sin+0x30>
 80096c4:	f000 fb78 	bl	8009db8 <__kernel_cos>
 80096c8:	e7f5      	b.n	80096b6 <sin+0x66>
 80096ca:	bf00      	nop
 80096cc:	f3af 8000 	nop.w
	...
 80096d8:	3fe921fb 	.word	0x3fe921fb
 80096dc:	7fefffff 	.word	0x7fefffff

080096e0 <fmod>:
 80096e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096e4:	ed2d 8b02 	vpush	{d8}
 80096e8:	b08b      	sub	sp, #44	; 0x2c
 80096ea:	ec55 4b10 	vmov	r4, r5, d0
 80096ee:	ec57 6b11 	vmov	r6, r7, d1
 80096f2:	f000 f859 	bl	80097a8 <__ieee754_fmod>
 80096f6:	4b2a      	ldr	r3, [pc, #168]	; (80097a0 <fmod+0xc0>)
 80096f8:	eeb0 8a40 	vmov.f32	s16, s0
 80096fc:	eef0 8a60 	vmov.f32	s17, s1
 8009700:	f993 8000 	ldrsb.w	r8, [r3]
 8009704:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8009708:	d030      	beq.n	800976c <fmod+0x8c>
 800970a:	4632      	mov	r2, r6
 800970c:	463b      	mov	r3, r7
 800970e:	4630      	mov	r0, r6
 8009710:	4639      	mov	r1, r7
 8009712:	f7f7 fa2b 	bl	8000b6c <__aeabi_dcmpun>
 8009716:	bb48      	cbnz	r0, 800976c <fmod+0x8c>
 8009718:	4622      	mov	r2, r4
 800971a:	462b      	mov	r3, r5
 800971c:	4620      	mov	r0, r4
 800971e:	4629      	mov	r1, r5
 8009720:	f7f7 fa24 	bl	8000b6c <__aeabi_dcmpun>
 8009724:	4681      	mov	r9, r0
 8009726:	bb08      	cbnz	r0, 800976c <fmod+0x8c>
 8009728:	2200      	movs	r2, #0
 800972a:	2300      	movs	r3, #0
 800972c:	4630      	mov	r0, r6
 800972e:	4639      	mov	r1, r7
 8009730:	f7f7 f9ea 	bl	8000b08 <__aeabi_dcmpeq>
 8009734:	b1d0      	cbz	r0, 800976c <fmod+0x8c>
 8009736:	2301      	movs	r3, #1
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	4b1a      	ldr	r3, [pc, #104]	; (80097a4 <fmod+0xc4>)
 800973c:	9301      	str	r3, [sp, #4]
 800973e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009742:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009746:	f8cd 9020 	str.w	r9, [sp, #32]
 800974a:	f1b8 0f00 	cmp.w	r8, #0
 800974e:	d116      	bne.n	800977e <fmod+0x9e>
 8009750:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009754:	4668      	mov	r0, sp
 8009756:	f001 f800 	bl	800a75a <matherr>
 800975a:	b1d8      	cbz	r0, 8009794 <fmod+0xb4>
 800975c:	9b08      	ldr	r3, [sp, #32]
 800975e:	b11b      	cbz	r3, 8009768 <fmod+0x88>
 8009760:	f001 f804 	bl	800a76c <__errno>
 8009764:	9b08      	ldr	r3, [sp, #32]
 8009766:	6003      	str	r3, [r0, #0]
 8009768:	ed9d 8b06 	vldr	d8, [sp, #24]
 800976c:	eeb0 0a48 	vmov.f32	s0, s16
 8009770:	eef0 0a68 	vmov.f32	s1, s17
 8009774:	b00b      	add	sp, #44	; 0x2c
 8009776:	ecbd 8b02 	vpop	{d8}
 800977a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800977e:	2200      	movs	r2, #0
 8009780:	2300      	movs	r3, #0
 8009782:	4610      	mov	r0, r2
 8009784:	4619      	mov	r1, r3
 8009786:	f7f7 f881 	bl	800088c <__aeabi_ddiv>
 800978a:	f1b8 0f02 	cmp.w	r8, #2
 800978e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009792:	d1df      	bne.n	8009754 <fmod+0x74>
 8009794:	f000 ffea 	bl	800a76c <__errno>
 8009798:	2321      	movs	r3, #33	; 0x21
 800979a:	6003      	str	r3, [r0, #0]
 800979c:	e7de      	b.n	800975c <fmod+0x7c>
 800979e:	bf00      	nop
 80097a0:	2000000c 	.word	0x2000000c
 80097a4:	0800cb80 	.word	0x0800cb80

080097a8 <__ieee754_fmod>:
 80097a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097ac:	ec53 2b11 	vmov	r2, r3, d1
 80097b0:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 80097b4:	ea5e 0402 	orrs.w	r4, lr, r2
 80097b8:	ec51 0b10 	vmov	r0, r1, d0
 80097bc:	461e      	mov	r6, r3
 80097be:	ee11 5a10 	vmov	r5, s2
 80097c2:	4694      	mov	ip, r2
 80097c4:	d00c      	beq.n	80097e0 <__ieee754_fmod+0x38>
 80097c6:	4c7a      	ldr	r4, [pc, #488]	; (80099b0 <__ieee754_fmod+0x208>)
 80097c8:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 80097cc:	45a0      	cmp	r8, r4
 80097ce:	4689      	mov	r9, r1
 80097d0:	dc06      	bgt.n	80097e0 <__ieee754_fmod+0x38>
 80097d2:	4254      	negs	r4, r2
 80097d4:	4314      	orrs	r4, r2
 80097d6:	4f77      	ldr	r7, [pc, #476]	; (80099b4 <__ieee754_fmod+0x20c>)
 80097d8:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 80097dc:	42bc      	cmp	r4, r7
 80097de:	d909      	bls.n	80097f4 <__ieee754_fmod+0x4c>
 80097e0:	f7f6 ff2a 	bl	8000638 <__aeabi_dmul>
 80097e4:	4602      	mov	r2, r0
 80097e6:	460b      	mov	r3, r1
 80097e8:	f7f7 f850 	bl	800088c <__aeabi_ddiv>
 80097ec:	ec41 0b10 	vmov	d0, r0, r1
 80097f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097f4:	45f0      	cmp	r8, lr
 80097f6:	ee10 2a10 	vmov	r2, s0
 80097fa:	4607      	mov	r7, r0
 80097fc:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 8009800:	dc0a      	bgt.n	8009818 <__ieee754_fmod+0x70>
 8009802:	dbf3      	blt.n	80097ec <__ieee754_fmod+0x44>
 8009804:	42a8      	cmp	r0, r5
 8009806:	d3f1      	bcc.n	80097ec <__ieee754_fmod+0x44>
 8009808:	d106      	bne.n	8009818 <__ieee754_fmod+0x70>
 800980a:	496b      	ldr	r1, [pc, #428]	; (80099b8 <__ieee754_fmod+0x210>)
 800980c:	0fe4      	lsrs	r4, r4, #31
 800980e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8009812:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009816:	e7e9      	b.n	80097ec <__ieee754_fmod+0x44>
 8009818:	4b68      	ldr	r3, [pc, #416]	; (80099bc <__ieee754_fmod+0x214>)
 800981a:	4598      	cmp	r8, r3
 800981c:	dc49      	bgt.n	80098b2 <__ieee754_fmod+0x10a>
 800981e:	f1b8 0f00 	cmp.w	r8, #0
 8009822:	d13d      	bne.n	80098a0 <__ieee754_fmod+0xf8>
 8009824:	4866      	ldr	r0, [pc, #408]	; (80099c0 <__ieee754_fmod+0x218>)
 8009826:	4611      	mov	r1, r2
 8009828:	2900      	cmp	r1, #0
 800982a:	dc36      	bgt.n	800989a <__ieee754_fmod+0xf2>
 800982c:	459e      	cmp	lr, r3
 800982e:	dc51      	bgt.n	80098d4 <__ieee754_fmod+0x12c>
 8009830:	f1be 0f00 	cmp.w	lr, #0
 8009834:	d145      	bne.n	80098c2 <__ieee754_fmod+0x11a>
 8009836:	4b62      	ldr	r3, [pc, #392]	; (80099c0 <__ieee754_fmod+0x218>)
 8009838:	4629      	mov	r1, r5
 800983a:	2900      	cmp	r1, #0
 800983c:	dc3e      	bgt.n	80098bc <__ieee754_fmod+0x114>
 800983e:	4961      	ldr	r1, [pc, #388]	; (80099c4 <__ieee754_fmod+0x21c>)
 8009840:	4288      	cmp	r0, r1
 8009842:	db4c      	blt.n	80098de <__ieee754_fmod+0x136>
 8009844:	f3c9 0113 	ubfx	r1, r9, #0, #20
 8009848:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800984c:	4a5d      	ldr	r2, [pc, #372]	; (80099c4 <__ieee754_fmod+0x21c>)
 800984e:	4293      	cmp	r3, r2
 8009850:	db59      	blt.n	8009906 <__ieee754_fmod+0x15e>
 8009852:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8009856:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800985a:	1ac0      	subs	r0, r0, r3
 800985c:	1b8a      	subs	r2, r1, r6
 800985e:	eba7 050c 	sub.w	r5, r7, ip
 8009862:	2800      	cmp	r0, #0
 8009864:	d166      	bne.n	8009934 <__ieee754_fmod+0x18c>
 8009866:	4567      	cmp	r7, ip
 8009868:	bf38      	it	cc
 800986a:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800986e:	2a00      	cmp	r2, #0
 8009870:	bfbc      	itt	lt
 8009872:	463d      	movlt	r5, r7
 8009874:	460a      	movlt	r2, r1
 8009876:	ea52 0105 	orrs.w	r1, r2, r5
 800987a:	d0c6      	beq.n	800980a <__ieee754_fmod+0x62>
 800987c:	494f      	ldr	r1, [pc, #316]	; (80099bc <__ieee754_fmod+0x214>)
 800987e:	428a      	cmp	r2, r1
 8009880:	dd6d      	ble.n	800995e <__ieee754_fmod+0x1b6>
 8009882:	4950      	ldr	r1, [pc, #320]	; (80099c4 <__ieee754_fmod+0x21c>)
 8009884:	428b      	cmp	r3, r1
 8009886:	db70      	blt.n	800996a <__ieee754_fmod+0x1c2>
 8009888:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800988c:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8009890:	4314      	orrs	r4, r2
 8009892:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 8009896:	4628      	mov	r0, r5
 8009898:	e7a8      	b.n	80097ec <__ieee754_fmod+0x44>
 800989a:	3801      	subs	r0, #1
 800989c:	0049      	lsls	r1, r1, #1
 800989e:	e7c3      	b.n	8009828 <__ieee754_fmod+0x80>
 80098a0:	4848      	ldr	r0, [pc, #288]	; (80099c4 <__ieee754_fmod+0x21c>)
 80098a2:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 80098a6:	0049      	lsls	r1, r1, #1
 80098a8:	2900      	cmp	r1, #0
 80098aa:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 80098ae:	dcfa      	bgt.n	80098a6 <__ieee754_fmod+0xfe>
 80098b0:	e7bc      	b.n	800982c <__ieee754_fmod+0x84>
 80098b2:	ea4f 5028 	mov.w	r0, r8, asr #20
 80098b6:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80098ba:	e7b7      	b.n	800982c <__ieee754_fmod+0x84>
 80098bc:	3b01      	subs	r3, #1
 80098be:	0049      	lsls	r1, r1, #1
 80098c0:	e7bb      	b.n	800983a <__ieee754_fmod+0x92>
 80098c2:	4b40      	ldr	r3, [pc, #256]	; (80099c4 <__ieee754_fmod+0x21c>)
 80098c4:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 80098c8:	0049      	lsls	r1, r1, #1
 80098ca:	2900      	cmp	r1, #0
 80098cc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80098d0:	dcfa      	bgt.n	80098c8 <__ieee754_fmod+0x120>
 80098d2:	e7b4      	b.n	800983e <__ieee754_fmod+0x96>
 80098d4:	ea4f 532e 	mov.w	r3, lr, asr #20
 80098d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80098dc:	e7af      	b.n	800983e <__ieee754_fmod+0x96>
 80098de:	1a0f      	subs	r7, r1, r0
 80098e0:	2f1f      	cmp	r7, #31
 80098e2:	dc0a      	bgt.n	80098fa <__ieee754_fmod+0x152>
 80098e4:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 80098e8:	fa08 f807 	lsl.w	r8, r8, r7
 80098ec:	fa22 f101 	lsr.w	r1, r2, r1
 80098f0:	ea41 0108 	orr.w	r1, r1, r8
 80098f4:	fa02 f707 	lsl.w	r7, r2, r7
 80098f8:	e7a8      	b.n	800984c <__ieee754_fmod+0xa4>
 80098fa:	4933      	ldr	r1, [pc, #204]	; (80099c8 <__ieee754_fmod+0x220>)
 80098fc:	1a09      	subs	r1, r1, r0
 80098fe:	fa02 f101 	lsl.w	r1, r2, r1
 8009902:	2700      	movs	r7, #0
 8009904:	e7a2      	b.n	800984c <__ieee754_fmod+0xa4>
 8009906:	eba2 0c03 	sub.w	ip, r2, r3
 800990a:	f1bc 0f1f 	cmp.w	ip, #31
 800990e:	dc0a      	bgt.n	8009926 <__ieee754_fmod+0x17e>
 8009910:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 8009914:	fa0e fe0c 	lsl.w	lr, lr, ip
 8009918:	fa25 f606 	lsr.w	r6, r5, r6
 800991c:	ea46 060e 	orr.w	r6, r6, lr
 8009920:	fa05 fc0c 	lsl.w	ip, r5, ip
 8009924:	e799      	b.n	800985a <__ieee754_fmod+0xb2>
 8009926:	4e28      	ldr	r6, [pc, #160]	; (80099c8 <__ieee754_fmod+0x220>)
 8009928:	1af6      	subs	r6, r6, r3
 800992a:	fa05 f606 	lsl.w	r6, r5, r6
 800992e:	f04f 0c00 	mov.w	ip, #0
 8009932:	e792      	b.n	800985a <__ieee754_fmod+0xb2>
 8009934:	4567      	cmp	r7, ip
 8009936:	bf38      	it	cc
 8009938:	f102 32ff 	addcc.w	r2, r2, #4294967295	; 0xffffffff
 800993c:	2a00      	cmp	r2, #0
 800993e:	da05      	bge.n	800994c <__ieee754_fmod+0x1a4>
 8009940:	0ffa      	lsrs	r2, r7, #31
 8009942:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009946:	007f      	lsls	r7, r7, #1
 8009948:	3801      	subs	r0, #1
 800994a:	e787      	b.n	800985c <__ieee754_fmod+0xb4>
 800994c:	ea52 0105 	orrs.w	r1, r2, r5
 8009950:	f43f af5b 	beq.w	800980a <__ieee754_fmod+0x62>
 8009954:	0fe9      	lsrs	r1, r5, #31
 8009956:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800995a:	006f      	lsls	r7, r5, #1
 800995c:	e7f4      	b.n	8009948 <__ieee754_fmod+0x1a0>
 800995e:	0fe8      	lsrs	r0, r5, #31
 8009960:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8009964:	006d      	lsls	r5, r5, #1
 8009966:	3b01      	subs	r3, #1
 8009968:	e789      	b.n	800987e <__ieee754_fmod+0xd6>
 800996a:	1ac9      	subs	r1, r1, r3
 800996c:	2914      	cmp	r1, #20
 800996e:	dc0a      	bgt.n	8009986 <__ieee754_fmod+0x1de>
 8009970:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 8009974:	fa02 f303 	lsl.w	r3, r2, r3
 8009978:	40cd      	lsrs	r5, r1
 800997a:	432b      	orrs	r3, r5
 800997c:	410a      	asrs	r2, r1
 800997e:	ea42 0104 	orr.w	r1, r2, r4
 8009982:	4618      	mov	r0, r3
 8009984:	e732      	b.n	80097ec <__ieee754_fmod+0x44>
 8009986:	291f      	cmp	r1, #31
 8009988:	dc07      	bgt.n	800999a <__ieee754_fmod+0x1f2>
 800998a:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800998e:	40cd      	lsrs	r5, r1
 8009990:	fa02 f303 	lsl.w	r3, r2, r3
 8009994:	432b      	orrs	r3, r5
 8009996:	4622      	mov	r2, r4
 8009998:	e7f1      	b.n	800997e <__ieee754_fmod+0x1d6>
 800999a:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800999e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80099a2:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80099a6:	33e2      	adds	r3, #226	; 0xe2
 80099a8:	fa42 f303 	asr.w	r3, r2, r3
 80099ac:	e7f3      	b.n	8009996 <__ieee754_fmod+0x1ee>
 80099ae:	bf00      	nop
 80099b0:	7fefffff 	.word	0x7fefffff
 80099b4:	7ff00000 	.word	0x7ff00000
 80099b8:	0800cb88 	.word	0x0800cb88
 80099bc:	000fffff 	.word	0x000fffff
 80099c0:	fffffbed 	.word	0xfffffbed
 80099c4:	fffffc02 	.word	0xfffffc02
 80099c8:	fffffbe2 	.word	0xfffffbe2
 80099cc:	00000000 	.word	0x00000000

080099d0 <__ieee754_rem_pio2>:
 80099d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d4:	ec57 6b10 	vmov	r6, r7, d0
 80099d8:	4bc3      	ldr	r3, [pc, #780]	; (8009ce8 <__ieee754_rem_pio2+0x318>)
 80099da:	b08d      	sub	sp, #52	; 0x34
 80099dc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80099e0:	4598      	cmp	r8, r3
 80099e2:	4604      	mov	r4, r0
 80099e4:	9704      	str	r7, [sp, #16]
 80099e6:	dc07      	bgt.n	80099f8 <__ieee754_rem_pio2+0x28>
 80099e8:	2200      	movs	r2, #0
 80099ea:	2300      	movs	r3, #0
 80099ec:	ed84 0b00 	vstr	d0, [r4]
 80099f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80099f4:	2500      	movs	r5, #0
 80099f6:	e027      	b.n	8009a48 <__ieee754_rem_pio2+0x78>
 80099f8:	4bbc      	ldr	r3, [pc, #752]	; (8009cec <__ieee754_rem_pio2+0x31c>)
 80099fa:	4598      	cmp	r8, r3
 80099fc:	dc75      	bgt.n	8009aea <__ieee754_rem_pio2+0x11a>
 80099fe:	9b04      	ldr	r3, [sp, #16]
 8009a00:	4dbb      	ldr	r5, [pc, #748]	; (8009cf0 <__ieee754_rem_pio2+0x320>)
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	ee10 0a10 	vmov	r0, s0
 8009a08:	a3a9      	add	r3, pc, #676	; (adr r3, 8009cb0 <__ieee754_rem_pio2+0x2e0>)
 8009a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0e:	4639      	mov	r1, r7
 8009a10:	dd36      	ble.n	8009a80 <__ieee754_rem_pio2+0xb0>
 8009a12:	f7f6 fc59 	bl	80002c8 <__aeabi_dsub>
 8009a16:	45a8      	cmp	r8, r5
 8009a18:	4606      	mov	r6, r0
 8009a1a:	460f      	mov	r7, r1
 8009a1c:	d018      	beq.n	8009a50 <__ieee754_rem_pio2+0x80>
 8009a1e:	a3a6      	add	r3, pc, #664	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x2e8>)
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	f7f6 fc50 	bl	80002c8 <__aeabi_dsub>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	460b      	mov	r3, r1
 8009a2c:	e9c4 2300 	strd	r2, r3, [r4]
 8009a30:	4630      	mov	r0, r6
 8009a32:	4639      	mov	r1, r7
 8009a34:	f7f6 fc48 	bl	80002c8 <__aeabi_dsub>
 8009a38:	a39f      	add	r3, pc, #636	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x2e8>)
 8009a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3e:	f7f6 fc43 	bl	80002c8 <__aeabi_dsub>
 8009a42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009a46:	2501      	movs	r5, #1
 8009a48:	4628      	mov	r0, r5
 8009a4a:	b00d      	add	sp, #52	; 0x34
 8009a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a50:	a39b      	add	r3, pc, #620	; (adr r3, 8009cc0 <__ieee754_rem_pio2+0x2f0>)
 8009a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a56:	f7f6 fc37 	bl	80002c8 <__aeabi_dsub>
 8009a5a:	a39b      	add	r3, pc, #620	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x2f8>)
 8009a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a60:	4606      	mov	r6, r0
 8009a62:	460f      	mov	r7, r1
 8009a64:	f7f6 fc30 	bl	80002c8 <__aeabi_dsub>
 8009a68:	4602      	mov	r2, r0
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	e9c4 2300 	strd	r2, r3, [r4]
 8009a70:	4630      	mov	r0, r6
 8009a72:	4639      	mov	r1, r7
 8009a74:	f7f6 fc28 	bl	80002c8 <__aeabi_dsub>
 8009a78:	a393      	add	r3, pc, #588	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x2f8>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	e7de      	b.n	8009a3e <__ieee754_rem_pio2+0x6e>
 8009a80:	f7f6 fc24 	bl	80002cc <__adddf3>
 8009a84:	45a8      	cmp	r8, r5
 8009a86:	4606      	mov	r6, r0
 8009a88:	460f      	mov	r7, r1
 8009a8a:	d016      	beq.n	8009aba <__ieee754_rem_pio2+0xea>
 8009a8c:	a38a      	add	r3, pc, #552	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x2e8>)
 8009a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a92:	f7f6 fc1b 	bl	80002cc <__adddf3>
 8009a96:	4602      	mov	r2, r0
 8009a98:	460b      	mov	r3, r1
 8009a9a:	e9c4 2300 	strd	r2, r3, [r4]
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	4639      	mov	r1, r7
 8009aa2:	f7f6 fc11 	bl	80002c8 <__aeabi_dsub>
 8009aa6:	a384      	add	r3, pc, #528	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x2e8>)
 8009aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aac:	f7f6 fc0e 	bl	80002cc <__adddf3>
 8009ab0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009ab4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009ab8:	e7c6      	b.n	8009a48 <__ieee754_rem_pio2+0x78>
 8009aba:	a381      	add	r3, pc, #516	; (adr r3, 8009cc0 <__ieee754_rem_pio2+0x2f0>)
 8009abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac0:	f7f6 fc04 	bl	80002cc <__adddf3>
 8009ac4:	a380      	add	r3, pc, #512	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x2f8>)
 8009ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aca:	4606      	mov	r6, r0
 8009acc:	460f      	mov	r7, r1
 8009ace:	f7f6 fbfd 	bl	80002cc <__adddf3>
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	460b      	mov	r3, r1
 8009ad6:	e9c4 2300 	strd	r2, r3, [r4]
 8009ada:	4630      	mov	r0, r6
 8009adc:	4639      	mov	r1, r7
 8009ade:	f7f6 fbf3 	bl	80002c8 <__aeabi_dsub>
 8009ae2:	a379      	add	r3, pc, #484	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x2f8>)
 8009ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae8:	e7e0      	b.n	8009aac <__ieee754_rem_pio2+0xdc>
 8009aea:	4b82      	ldr	r3, [pc, #520]	; (8009cf4 <__ieee754_rem_pio2+0x324>)
 8009aec:	4598      	cmp	r8, r3
 8009aee:	f300 80d0 	bgt.w	8009c92 <__ieee754_rem_pio2+0x2c2>
 8009af2:	f7ff fca5 	bl	8009440 <fabs>
 8009af6:	ec57 6b10 	vmov	r6, r7, d0
 8009afa:	ee10 0a10 	vmov	r0, s0
 8009afe:	a374      	add	r3, pc, #464	; (adr r3, 8009cd0 <__ieee754_rem_pio2+0x300>)
 8009b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b04:	4639      	mov	r1, r7
 8009b06:	f7f6 fd97 	bl	8000638 <__aeabi_dmul>
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	4b7a      	ldr	r3, [pc, #488]	; (8009cf8 <__ieee754_rem_pio2+0x328>)
 8009b0e:	f7f6 fbdd 	bl	80002cc <__adddf3>
 8009b12:	f7f7 f841 	bl	8000b98 <__aeabi_d2iz>
 8009b16:	4605      	mov	r5, r0
 8009b18:	f7f6 fd24 	bl	8000564 <__aeabi_i2d>
 8009b1c:	a364      	add	r3, pc, #400	; (adr r3, 8009cb0 <__ieee754_rem_pio2+0x2e0>)
 8009b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b26:	f7f6 fd87 	bl	8000638 <__aeabi_dmul>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	4630      	mov	r0, r6
 8009b30:	4639      	mov	r1, r7
 8009b32:	f7f6 fbc9 	bl	80002c8 <__aeabi_dsub>
 8009b36:	a360      	add	r3, pc, #384	; (adr r3, 8009cb8 <__ieee754_rem_pio2+0x2e8>)
 8009b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3c:	4682      	mov	sl, r0
 8009b3e:	468b      	mov	fp, r1
 8009b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b44:	f7f6 fd78 	bl	8000638 <__aeabi_dmul>
 8009b48:	2d1f      	cmp	r5, #31
 8009b4a:	4606      	mov	r6, r0
 8009b4c:	460f      	mov	r7, r1
 8009b4e:	dc0c      	bgt.n	8009b6a <__ieee754_rem_pio2+0x19a>
 8009b50:	1e6a      	subs	r2, r5, #1
 8009b52:	4b6a      	ldr	r3, [pc, #424]	; (8009cfc <__ieee754_rem_pio2+0x32c>)
 8009b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b58:	4543      	cmp	r3, r8
 8009b5a:	d006      	beq.n	8009b6a <__ieee754_rem_pio2+0x19a>
 8009b5c:	4632      	mov	r2, r6
 8009b5e:	463b      	mov	r3, r7
 8009b60:	4650      	mov	r0, sl
 8009b62:	4659      	mov	r1, fp
 8009b64:	f7f6 fbb0 	bl	80002c8 <__aeabi_dsub>
 8009b68:	e00e      	b.n	8009b88 <__ieee754_rem_pio2+0x1b8>
 8009b6a:	4632      	mov	r2, r6
 8009b6c:	463b      	mov	r3, r7
 8009b6e:	4650      	mov	r0, sl
 8009b70:	4659      	mov	r1, fp
 8009b72:	f7f6 fba9 	bl	80002c8 <__aeabi_dsub>
 8009b76:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009b7a:	9305      	str	r3, [sp, #20]
 8009b7c:	9a05      	ldr	r2, [sp, #20]
 8009b7e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	2b10      	cmp	r3, #16
 8009b86:	dc02      	bgt.n	8009b8e <__ieee754_rem_pio2+0x1be>
 8009b88:	e9c4 0100 	strd	r0, r1, [r4]
 8009b8c:	e039      	b.n	8009c02 <__ieee754_rem_pio2+0x232>
 8009b8e:	a34c      	add	r3, pc, #304	; (adr r3, 8009cc0 <__ieee754_rem_pio2+0x2f0>)
 8009b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b98:	f7f6 fd4e 	bl	8000638 <__aeabi_dmul>
 8009b9c:	4606      	mov	r6, r0
 8009b9e:	460f      	mov	r7, r1
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	4650      	mov	r0, sl
 8009ba6:	4659      	mov	r1, fp
 8009ba8:	f7f6 fb8e 	bl	80002c8 <__aeabi_dsub>
 8009bac:	4602      	mov	r2, r0
 8009bae:	460b      	mov	r3, r1
 8009bb0:	4680      	mov	r8, r0
 8009bb2:	4689      	mov	r9, r1
 8009bb4:	4650      	mov	r0, sl
 8009bb6:	4659      	mov	r1, fp
 8009bb8:	f7f6 fb86 	bl	80002c8 <__aeabi_dsub>
 8009bbc:	4632      	mov	r2, r6
 8009bbe:	463b      	mov	r3, r7
 8009bc0:	f7f6 fb82 	bl	80002c8 <__aeabi_dsub>
 8009bc4:	a340      	add	r3, pc, #256	; (adr r3, 8009cc8 <__ieee754_rem_pio2+0x2f8>)
 8009bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bca:	4606      	mov	r6, r0
 8009bcc:	460f      	mov	r7, r1
 8009bce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bd2:	f7f6 fd31 	bl	8000638 <__aeabi_dmul>
 8009bd6:	4632      	mov	r2, r6
 8009bd8:	463b      	mov	r3, r7
 8009bda:	f7f6 fb75 	bl	80002c8 <__aeabi_dsub>
 8009bde:	4602      	mov	r2, r0
 8009be0:	460b      	mov	r3, r1
 8009be2:	4606      	mov	r6, r0
 8009be4:	460f      	mov	r7, r1
 8009be6:	4640      	mov	r0, r8
 8009be8:	4649      	mov	r1, r9
 8009bea:	f7f6 fb6d 	bl	80002c8 <__aeabi_dsub>
 8009bee:	9a05      	ldr	r2, [sp, #20]
 8009bf0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009bf4:	1ad3      	subs	r3, r2, r3
 8009bf6:	2b31      	cmp	r3, #49	; 0x31
 8009bf8:	dc20      	bgt.n	8009c3c <__ieee754_rem_pio2+0x26c>
 8009bfa:	e9c4 0100 	strd	r0, r1, [r4]
 8009bfe:	46c2      	mov	sl, r8
 8009c00:	46cb      	mov	fp, r9
 8009c02:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009c06:	4650      	mov	r0, sl
 8009c08:	4642      	mov	r2, r8
 8009c0a:	464b      	mov	r3, r9
 8009c0c:	4659      	mov	r1, fp
 8009c0e:	f7f6 fb5b 	bl	80002c8 <__aeabi_dsub>
 8009c12:	463b      	mov	r3, r7
 8009c14:	4632      	mov	r2, r6
 8009c16:	f7f6 fb57 	bl	80002c8 <__aeabi_dsub>
 8009c1a:	9b04      	ldr	r3, [sp, #16]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009c22:	f6bf af11 	bge.w	8009a48 <__ieee754_rem_pio2+0x78>
 8009c26:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009c2a:	6063      	str	r3, [r4, #4]
 8009c2c:	f8c4 8000 	str.w	r8, [r4]
 8009c30:	60a0      	str	r0, [r4, #8]
 8009c32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c36:	60e3      	str	r3, [r4, #12]
 8009c38:	426d      	negs	r5, r5
 8009c3a:	e705      	b.n	8009a48 <__ieee754_rem_pio2+0x78>
 8009c3c:	a326      	add	r3, pc, #152	; (adr r3, 8009cd8 <__ieee754_rem_pio2+0x308>)
 8009c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c46:	f7f6 fcf7 	bl	8000638 <__aeabi_dmul>
 8009c4a:	4606      	mov	r6, r0
 8009c4c:	460f      	mov	r7, r1
 8009c4e:	4602      	mov	r2, r0
 8009c50:	460b      	mov	r3, r1
 8009c52:	4640      	mov	r0, r8
 8009c54:	4649      	mov	r1, r9
 8009c56:	f7f6 fb37 	bl	80002c8 <__aeabi_dsub>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	4682      	mov	sl, r0
 8009c60:	468b      	mov	fp, r1
 8009c62:	4640      	mov	r0, r8
 8009c64:	4649      	mov	r1, r9
 8009c66:	f7f6 fb2f 	bl	80002c8 <__aeabi_dsub>
 8009c6a:	4632      	mov	r2, r6
 8009c6c:	463b      	mov	r3, r7
 8009c6e:	f7f6 fb2b 	bl	80002c8 <__aeabi_dsub>
 8009c72:	a31b      	add	r3, pc, #108	; (adr r3, 8009ce0 <__ieee754_rem_pio2+0x310>)
 8009c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c78:	4606      	mov	r6, r0
 8009c7a:	460f      	mov	r7, r1
 8009c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c80:	f7f6 fcda 	bl	8000638 <__aeabi_dmul>
 8009c84:	4632      	mov	r2, r6
 8009c86:	463b      	mov	r3, r7
 8009c88:	f7f6 fb1e 	bl	80002c8 <__aeabi_dsub>
 8009c8c:	4606      	mov	r6, r0
 8009c8e:	460f      	mov	r7, r1
 8009c90:	e764      	b.n	8009b5c <__ieee754_rem_pio2+0x18c>
 8009c92:	4b1b      	ldr	r3, [pc, #108]	; (8009d00 <__ieee754_rem_pio2+0x330>)
 8009c94:	4598      	cmp	r8, r3
 8009c96:	dd35      	ble.n	8009d04 <__ieee754_rem_pio2+0x334>
 8009c98:	ee10 2a10 	vmov	r2, s0
 8009c9c:	463b      	mov	r3, r7
 8009c9e:	4630      	mov	r0, r6
 8009ca0:	4639      	mov	r1, r7
 8009ca2:	f7f6 fb11 	bl	80002c8 <__aeabi_dsub>
 8009ca6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009caa:	e9c4 0100 	strd	r0, r1, [r4]
 8009cae:	e6a1      	b.n	80099f4 <__ieee754_rem_pio2+0x24>
 8009cb0:	54400000 	.word	0x54400000
 8009cb4:	3ff921fb 	.word	0x3ff921fb
 8009cb8:	1a626331 	.word	0x1a626331
 8009cbc:	3dd0b461 	.word	0x3dd0b461
 8009cc0:	1a600000 	.word	0x1a600000
 8009cc4:	3dd0b461 	.word	0x3dd0b461
 8009cc8:	2e037073 	.word	0x2e037073
 8009ccc:	3ba3198a 	.word	0x3ba3198a
 8009cd0:	6dc9c883 	.word	0x6dc9c883
 8009cd4:	3fe45f30 	.word	0x3fe45f30
 8009cd8:	2e000000 	.word	0x2e000000
 8009cdc:	3ba3198a 	.word	0x3ba3198a
 8009ce0:	252049c1 	.word	0x252049c1
 8009ce4:	397b839a 	.word	0x397b839a
 8009ce8:	3fe921fb 	.word	0x3fe921fb
 8009cec:	4002d97b 	.word	0x4002d97b
 8009cf0:	3ff921fb 	.word	0x3ff921fb
 8009cf4:	413921fb 	.word	0x413921fb
 8009cf8:	3fe00000 	.word	0x3fe00000
 8009cfc:	0800cb98 	.word	0x0800cb98
 8009d00:	7fefffff 	.word	0x7fefffff
 8009d04:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009d08:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8009d0c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009d10:	4630      	mov	r0, r6
 8009d12:	460f      	mov	r7, r1
 8009d14:	f7f6 ff40 	bl	8000b98 <__aeabi_d2iz>
 8009d18:	f7f6 fc24 	bl	8000564 <__aeabi_i2d>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	460b      	mov	r3, r1
 8009d20:	4630      	mov	r0, r6
 8009d22:	4639      	mov	r1, r7
 8009d24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009d28:	f7f6 face 	bl	80002c8 <__aeabi_dsub>
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	4b1f      	ldr	r3, [pc, #124]	; (8009dac <__ieee754_rem_pio2+0x3dc>)
 8009d30:	f7f6 fc82 	bl	8000638 <__aeabi_dmul>
 8009d34:	460f      	mov	r7, r1
 8009d36:	4606      	mov	r6, r0
 8009d38:	f7f6 ff2e 	bl	8000b98 <__aeabi_d2iz>
 8009d3c:	f7f6 fc12 	bl	8000564 <__aeabi_i2d>
 8009d40:	4602      	mov	r2, r0
 8009d42:	460b      	mov	r3, r1
 8009d44:	4630      	mov	r0, r6
 8009d46:	4639      	mov	r1, r7
 8009d48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d4c:	f7f6 fabc 	bl	80002c8 <__aeabi_dsub>
 8009d50:	2200      	movs	r2, #0
 8009d52:	4b16      	ldr	r3, [pc, #88]	; (8009dac <__ieee754_rem_pio2+0x3dc>)
 8009d54:	f7f6 fc70 	bl	8000638 <__aeabi_dmul>
 8009d58:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d5c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009d60:	f04f 0803 	mov.w	r8, #3
 8009d64:	2600      	movs	r6, #0
 8009d66:	2700      	movs	r7, #0
 8009d68:	4632      	mov	r2, r6
 8009d6a:	463b      	mov	r3, r7
 8009d6c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009d70:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8009d74:	f7f6 fec8 	bl	8000b08 <__aeabi_dcmpeq>
 8009d78:	b9b0      	cbnz	r0, 8009da8 <__ieee754_rem_pio2+0x3d8>
 8009d7a:	4b0d      	ldr	r3, [pc, #52]	; (8009db0 <__ieee754_rem_pio2+0x3e0>)
 8009d7c:	9301      	str	r3, [sp, #4]
 8009d7e:	2302      	movs	r3, #2
 8009d80:	9300      	str	r3, [sp, #0]
 8009d82:	462a      	mov	r2, r5
 8009d84:	4643      	mov	r3, r8
 8009d86:	4621      	mov	r1, r4
 8009d88:	a806      	add	r0, sp, #24
 8009d8a:	f000 f8dd 	bl	8009f48 <__kernel_rem_pio2>
 8009d8e:	9b04      	ldr	r3, [sp, #16]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	4605      	mov	r5, r0
 8009d94:	f6bf ae58 	bge.w	8009a48 <__ieee754_rem_pio2+0x78>
 8009d98:	6863      	ldr	r3, [r4, #4]
 8009d9a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d9e:	6063      	str	r3, [r4, #4]
 8009da0:	68e3      	ldr	r3, [r4, #12]
 8009da2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009da6:	e746      	b.n	8009c36 <__ieee754_rem_pio2+0x266>
 8009da8:	46d0      	mov	r8, sl
 8009daa:	e7dd      	b.n	8009d68 <__ieee754_rem_pio2+0x398>
 8009dac:	41700000 	.word	0x41700000
 8009db0:	0800cc18 	.word	0x0800cc18
 8009db4:	00000000 	.word	0x00000000

08009db8 <__kernel_cos>:
 8009db8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dbc:	ec59 8b10 	vmov	r8, r9, d0
 8009dc0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8009dc4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8009dc8:	ed2d 8b02 	vpush	{d8}
 8009dcc:	eeb0 8a41 	vmov.f32	s16, s2
 8009dd0:	eef0 8a61 	vmov.f32	s17, s3
 8009dd4:	da07      	bge.n	8009de6 <__kernel_cos+0x2e>
 8009dd6:	ee10 0a10 	vmov	r0, s0
 8009dda:	4649      	mov	r1, r9
 8009ddc:	f7f6 fedc 	bl	8000b98 <__aeabi_d2iz>
 8009de0:	2800      	cmp	r0, #0
 8009de2:	f000 8089 	beq.w	8009ef8 <__kernel_cos+0x140>
 8009de6:	4642      	mov	r2, r8
 8009de8:	464b      	mov	r3, r9
 8009dea:	4640      	mov	r0, r8
 8009dec:	4649      	mov	r1, r9
 8009dee:	f7f6 fc23 	bl	8000638 <__aeabi_dmul>
 8009df2:	2200      	movs	r2, #0
 8009df4:	4b4e      	ldr	r3, [pc, #312]	; (8009f30 <__kernel_cos+0x178>)
 8009df6:	4604      	mov	r4, r0
 8009df8:	460d      	mov	r5, r1
 8009dfa:	f7f6 fc1d 	bl	8000638 <__aeabi_dmul>
 8009dfe:	a340      	add	r3, pc, #256	; (adr r3, 8009f00 <__kernel_cos+0x148>)
 8009e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e04:	4682      	mov	sl, r0
 8009e06:	468b      	mov	fp, r1
 8009e08:	4620      	mov	r0, r4
 8009e0a:	4629      	mov	r1, r5
 8009e0c:	f7f6 fc14 	bl	8000638 <__aeabi_dmul>
 8009e10:	a33d      	add	r3, pc, #244	; (adr r3, 8009f08 <__kernel_cos+0x150>)
 8009e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e16:	f7f6 fa59 	bl	80002cc <__adddf3>
 8009e1a:	4622      	mov	r2, r4
 8009e1c:	462b      	mov	r3, r5
 8009e1e:	f7f6 fc0b 	bl	8000638 <__aeabi_dmul>
 8009e22:	a33b      	add	r3, pc, #236	; (adr r3, 8009f10 <__kernel_cos+0x158>)
 8009e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e28:	f7f6 fa4e 	bl	80002c8 <__aeabi_dsub>
 8009e2c:	4622      	mov	r2, r4
 8009e2e:	462b      	mov	r3, r5
 8009e30:	f7f6 fc02 	bl	8000638 <__aeabi_dmul>
 8009e34:	a338      	add	r3, pc, #224	; (adr r3, 8009f18 <__kernel_cos+0x160>)
 8009e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3a:	f7f6 fa47 	bl	80002cc <__adddf3>
 8009e3e:	4622      	mov	r2, r4
 8009e40:	462b      	mov	r3, r5
 8009e42:	f7f6 fbf9 	bl	8000638 <__aeabi_dmul>
 8009e46:	a336      	add	r3, pc, #216	; (adr r3, 8009f20 <__kernel_cos+0x168>)
 8009e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4c:	f7f6 fa3c 	bl	80002c8 <__aeabi_dsub>
 8009e50:	4622      	mov	r2, r4
 8009e52:	462b      	mov	r3, r5
 8009e54:	f7f6 fbf0 	bl	8000638 <__aeabi_dmul>
 8009e58:	a333      	add	r3, pc, #204	; (adr r3, 8009f28 <__kernel_cos+0x170>)
 8009e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5e:	f7f6 fa35 	bl	80002cc <__adddf3>
 8009e62:	4622      	mov	r2, r4
 8009e64:	462b      	mov	r3, r5
 8009e66:	f7f6 fbe7 	bl	8000638 <__aeabi_dmul>
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	462b      	mov	r3, r5
 8009e6e:	f7f6 fbe3 	bl	8000638 <__aeabi_dmul>
 8009e72:	ec53 2b18 	vmov	r2, r3, d8
 8009e76:	4604      	mov	r4, r0
 8009e78:	460d      	mov	r5, r1
 8009e7a:	4640      	mov	r0, r8
 8009e7c:	4649      	mov	r1, r9
 8009e7e:	f7f6 fbdb 	bl	8000638 <__aeabi_dmul>
 8009e82:	460b      	mov	r3, r1
 8009e84:	4602      	mov	r2, r0
 8009e86:	4629      	mov	r1, r5
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f7f6 fa1d 	bl	80002c8 <__aeabi_dsub>
 8009e8e:	4b29      	ldr	r3, [pc, #164]	; (8009f34 <__kernel_cos+0x17c>)
 8009e90:	429e      	cmp	r6, r3
 8009e92:	4680      	mov	r8, r0
 8009e94:	4689      	mov	r9, r1
 8009e96:	dc11      	bgt.n	8009ebc <__kernel_cos+0x104>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	4650      	mov	r0, sl
 8009e9e:	4659      	mov	r1, fp
 8009ea0:	f7f6 fa12 	bl	80002c8 <__aeabi_dsub>
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	4924      	ldr	r1, [pc, #144]	; (8009f38 <__kernel_cos+0x180>)
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	2000      	movs	r0, #0
 8009eac:	f7f6 fa0c 	bl	80002c8 <__aeabi_dsub>
 8009eb0:	ecbd 8b02 	vpop	{d8}
 8009eb4:	ec41 0b10 	vmov	d0, r0, r1
 8009eb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebc:	4b1f      	ldr	r3, [pc, #124]	; (8009f3c <__kernel_cos+0x184>)
 8009ebe:	491e      	ldr	r1, [pc, #120]	; (8009f38 <__kernel_cos+0x180>)
 8009ec0:	429e      	cmp	r6, r3
 8009ec2:	bfcc      	ite	gt
 8009ec4:	4d1e      	ldrgt	r5, [pc, #120]	; (8009f40 <__kernel_cos+0x188>)
 8009ec6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8009eca:	2400      	movs	r4, #0
 8009ecc:	4622      	mov	r2, r4
 8009ece:	462b      	mov	r3, r5
 8009ed0:	2000      	movs	r0, #0
 8009ed2:	f7f6 f9f9 	bl	80002c8 <__aeabi_dsub>
 8009ed6:	4622      	mov	r2, r4
 8009ed8:	4606      	mov	r6, r0
 8009eda:	460f      	mov	r7, r1
 8009edc:	462b      	mov	r3, r5
 8009ede:	4650      	mov	r0, sl
 8009ee0:	4659      	mov	r1, fp
 8009ee2:	f7f6 f9f1 	bl	80002c8 <__aeabi_dsub>
 8009ee6:	4642      	mov	r2, r8
 8009ee8:	464b      	mov	r3, r9
 8009eea:	f7f6 f9ed 	bl	80002c8 <__aeabi_dsub>
 8009eee:	4602      	mov	r2, r0
 8009ef0:	460b      	mov	r3, r1
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	4639      	mov	r1, r7
 8009ef6:	e7d9      	b.n	8009eac <__kernel_cos+0xf4>
 8009ef8:	2000      	movs	r0, #0
 8009efa:	490f      	ldr	r1, [pc, #60]	; (8009f38 <__kernel_cos+0x180>)
 8009efc:	e7d8      	b.n	8009eb0 <__kernel_cos+0xf8>
 8009efe:	bf00      	nop
 8009f00:	be8838d4 	.word	0xbe8838d4
 8009f04:	bda8fae9 	.word	0xbda8fae9
 8009f08:	bdb4b1c4 	.word	0xbdb4b1c4
 8009f0c:	3e21ee9e 	.word	0x3e21ee9e
 8009f10:	809c52ad 	.word	0x809c52ad
 8009f14:	3e927e4f 	.word	0x3e927e4f
 8009f18:	19cb1590 	.word	0x19cb1590
 8009f1c:	3efa01a0 	.word	0x3efa01a0
 8009f20:	16c15177 	.word	0x16c15177
 8009f24:	3f56c16c 	.word	0x3f56c16c
 8009f28:	5555554c 	.word	0x5555554c
 8009f2c:	3fa55555 	.word	0x3fa55555
 8009f30:	3fe00000 	.word	0x3fe00000
 8009f34:	3fd33332 	.word	0x3fd33332
 8009f38:	3ff00000 	.word	0x3ff00000
 8009f3c:	3fe90000 	.word	0x3fe90000
 8009f40:	3fd20000 	.word	0x3fd20000
 8009f44:	00000000 	.word	0x00000000

08009f48 <__kernel_rem_pio2>:
 8009f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f4c:	ed2d 8b02 	vpush	{d8}
 8009f50:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009f54:	1ed4      	subs	r4, r2, #3
 8009f56:	9308      	str	r3, [sp, #32]
 8009f58:	9101      	str	r1, [sp, #4]
 8009f5a:	4bc5      	ldr	r3, [pc, #788]	; (800a270 <__kernel_rem_pio2+0x328>)
 8009f5c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8009f5e:	9009      	str	r0, [sp, #36]	; 0x24
 8009f60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009f64:	9304      	str	r3, [sp, #16]
 8009f66:	9b08      	ldr	r3, [sp, #32]
 8009f68:	3b01      	subs	r3, #1
 8009f6a:	9307      	str	r3, [sp, #28]
 8009f6c:	2318      	movs	r3, #24
 8009f6e:	fb94 f4f3 	sdiv	r4, r4, r3
 8009f72:	f06f 0317 	mvn.w	r3, #23
 8009f76:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8009f7a:	fb04 3303 	mla	r3, r4, r3, r3
 8009f7e:	eb03 0a02 	add.w	sl, r3, r2
 8009f82:	9b04      	ldr	r3, [sp, #16]
 8009f84:	9a07      	ldr	r2, [sp, #28]
 8009f86:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a260 <__kernel_rem_pio2+0x318>
 8009f8a:	eb03 0802 	add.w	r8, r3, r2
 8009f8e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009f90:	1aa7      	subs	r7, r4, r2
 8009f92:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009f96:	ae22      	add	r6, sp, #136	; 0x88
 8009f98:	2500      	movs	r5, #0
 8009f9a:	4545      	cmp	r5, r8
 8009f9c:	dd13      	ble.n	8009fc6 <__kernel_rem_pio2+0x7e>
 8009f9e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800a260 <__kernel_rem_pio2+0x318>
 8009fa2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8009fa6:	2600      	movs	r6, #0
 8009fa8:	9b04      	ldr	r3, [sp, #16]
 8009faa:	429e      	cmp	r6, r3
 8009fac:	dc32      	bgt.n	800a014 <__kernel_rem_pio2+0xcc>
 8009fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fb0:	9302      	str	r3, [sp, #8]
 8009fb2:	9b08      	ldr	r3, [sp, #32]
 8009fb4:	199d      	adds	r5, r3, r6
 8009fb6:	ab22      	add	r3, sp, #136	; 0x88
 8009fb8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009fbc:	9306      	str	r3, [sp, #24]
 8009fbe:	ec59 8b18 	vmov	r8, r9, d8
 8009fc2:	2700      	movs	r7, #0
 8009fc4:	e01f      	b.n	800a006 <__kernel_rem_pio2+0xbe>
 8009fc6:	42ef      	cmn	r7, r5
 8009fc8:	d407      	bmi.n	8009fda <__kernel_rem_pio2+0x92>
 8009fca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009fce:	f7f6 fac9 	bl	8000564 <__aeabi_i2d>
 8009fd2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009fd6:	3501      	adds	r5, #1
 8009fd8:	e7df      	b.n	8009f9a <__kernel_rem_pio2+0x52>
 8009fda:	ec51 0b18 	vmov	r0, r1, d8
 8009fde:	e7f8      	b.n	8009fd2 <__kernel_rem_pio2+0x8a>
 8009fe0:	9906      	ldr	r1, [sp, #24]
 8009fe2:	9d02      	ldr	r5, [sp, #8]
 8009fe4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8009fe8:	9106      	str	r1, [sp, #24]
 8009fea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8009fee:	9502      	str	r5, [sp, #8]
 8009ff0:	f7f6 fb22 	bl	8000638 <__aeabi_dmul>
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	460b      	mov	r3, r1
 8009ff8:	4640      	mov	r0, r8
 8009ffa:	4649      	mov	r1, r9
 8009ffc:	f7f6 f966 	bl	80002cc <__adddf3>
 800a000:	3701      	adds	r7, #1
 800a002:	4680      	mov	r8, r0
 800a004:	4689      	mov	r9, r1
 800a006:	9b07      	ldr	r3, [sp, #28]
 800a008:	429f      	cmp	r7, r3
 800a00a:	dde9      	ble.n	8009fe0 <__kernel_rem_pio2+0x98>
 800a00c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a010:	3601      	adds	r6, #1
 800a012:	e7c9      	b.n	8009fa8 <__kernel_rem_pio2+0x60>
 800a014:	9b04      	ldr	r3, [sp, #16]
 800a016:	aa0e      	add	r2, sp, #56	; 0x38
 800a018:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a01c:	930c      	str	r3, [sp, #48]	; 0x30
 800a01e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a020:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a024:	9c04      	ldr	r4, [sp, #16]
 800a026:	930b      	str	r3, [sp, #44]	; 0x2c
 800a028:	ab9a      	add	r3, sp, #616	; 0x268
 800a02a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800a02e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a032:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a036:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a03a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a03e:	ab9a      	add	r3, sp, #616	; 0x268
 800a040:	445b      	add	r3, fp
 800a042:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800a046:	2500      	movs	r5, #0
 800a048:	1b63      	subs	r3, r4, r5
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	dc78      	bgt.n	800a140 <__kernel_rem_pio2+0x1f8>
 800a04e:	4650      	mov	r0, sl
 800a050:	ec49 8b10 	vmov	d0, r8, r9
 800a054:	f7ff fa84 	bl	8009560 <scalbn>
 800a058:	ec57 6b10 	vmov	r6, r7, d0
 800a05c:	2200      	movs	r2, #0
 800a05e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a062:	ee10 0a10 	vmov	r0, s0
 800a066:	4639      	mov	r1, r7
 800a068:	f7f6 fae6 	bl	8000638 <__aeabi_dmul>
 800a06c:	ec41 0b10 	vmov	d0, r0, r1
 800a070:	f7ff f9f2 	bl	8009458 <floor>
 800a074:	2200      	movs	r2, #0
 800a076:	ec51 0b10 	vmov	r0, r1, d0
 800a07a:	4b7e      	ldr	r3, [pc, #504]	; (800a274 <__kernel_rem_pio2+0x32c>)
 800a07c:	f7f6 fadc 	bl	8000638 <__aeabi_dmul>
 800a080:	4602      	mov	r2, r0
 800a082:	460b      	mov	r3, r1
 800a084:	4630      	mov	r0, r6
 800a086:	4639      	mov	r1, r7
 800a088:	f7f6 f91e 	bl	80002c8 <__aeabi_dsub>
 800a08c:	460f      	mov	r7, r1
 800a08e:	4606      	mov	r6, r0
 800a090:	f7f6 fd82 	bl	8000b98 <__aeabi_d2iz>
 800a094:	9006      	str	r0, [sp, #24]
 800a096:	f7f6 fa65 	bl	8000564 <__aeabi_i2d>
 800a09a:	4602      	mov	r2, r0
 800a09c:	460b      	mov	r3, r1
 800a09e:	4630      	mov	r0, r6
 800a0a0:	4639      	mov	r1, r7
 800a0a2:	f7f6 f911 	bl	80002c8 <__aeabi_dsub>
 800a0a6:	f1ba 0f00 	cmp.w	sl, #0
 800a0aa:	4606      	mov	r6, r0
 800a0ac:	460f      	mov	r7, r1
 800a0ae:	dd6c      	ble.n	800a18a <__kernel_rem_pio2+0x242>
 800a0b0:	1e62      	subs	r2, r4, #1
 800a0b2:	ab0e      	add	r3, sp, #56	; 0x38
 800a0b4:	f1ca 0118 	rsb	r1, sl, #24
 800a0b8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a0bc:	9d06      	ldr	r5, [sp, #24]
 800a0be:	fa40 f301 	asr.w	r3, r0, r1
 800a0c2:	441d      	add	r5, r3
 800a0c4:	408b      	lsls	r3, r1
 800a0c6:	1ac0      	subs	r0, r0, r3
 800a0c8:	ab0e      	add	r3, sp, #56	; 0x38
 800a0ca:	9506      	str	r5, [sp, #24]
 800a0cc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a0d0:	f1ca 0317 	rsb	r3, sl, #23
 800a0d4:	fa40 f303 	asr.w	r3, r0, r3
 800a0d8:	9302      	str	r3, [sp, #8]
 800a0da:	9b02      	ldr	r3, [sp, #8]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	dd62      	ble.n	800a1a6 <__kernel_rem_pio2+0x25e>
 800a0e0:	9b06      	ldr	r3, [sp, #24]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	9306      	str	r3, [sp, #24]
 800a0e8:	4615      	mov	r5, r2
 800a0ea:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a0ee:	4294      	cmp	r4, r2
 800a0f0:	f300 8095 	bgt.w	800a21e <__kernel_rem_pio2+0x2d6>
 800a0f4:	f1ba 0f00 	cmp.w	sl, #0
 800a0f8:	dd07      	ble.n	800a10a <__kernel_rem_pio2+0x1c2>
 800a0fa:	f1ba 0f01 	cmp.w	sl, #1
 800a0fe:	f000 80a2 	beq.w	800a246 <__kernel_rem_pio2+0x2fe>
 800a102:	f1ba 0f02 	cmp.w	sl, #2
 800a106:	f000 80c1 	beq.w	800a28c <__kernel_rem_pio2+0x344>
 800a10a:	9b02      	ldr	r3, [sp, #8]
 800a10c:	2b02      	cmp	r3, #2
 800a10e:	d14a      	bne.n	800a1a6 <__kernel_rem_pio2+0x25e>
 800a110:	4632      	mov	r2, r6
 800a112:	463b      	mov	r3, r7
 800a114:	2000      	movs	r0, #0
 800a116:	4958      	ldr	r1, [pc, #352]	; (800a278 <__kernel_rem_pio2+0x330>)
 800a118:	f7f6 f8d6 	bl	80002c8 <__aeabi_dsub>
 800a11c:	4606      	mov	r6, r0
 800a11e:	460f      	mov	r7, r1
 800a120:	2d00      	cmp	r5, #0
 800a122:	d040      	beq.n	800a1a6 <__kernel_rem_pio2+0x25e>
 800a124:	4650      	mov	r0, sl
 800a126:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a268 <__kernel_rem_pio2+0x320>
 800a12a:	f7ff fa19 	bl	8009560 <scalbn>
 800a12e:	4630      	mov	r0, r6
 800a130:	4639      	mov	r1, r7
 800a132:	ec53 2b10 	vmov	r2, r3, d0
 800a136:	f7f6 f8c7 	bl	80002c8 <__aeabi_dsub>
 800a13a:	4606      	mov	r6, r0
 800a13c:	460f      	mov	r7, r1
 800a13e:	e032      	b.n	800a1a6 <__kernel_rem_pio2+0x25e>
 800a140:	2200      	movs	r2, #0
 800a142:	4b4e      	ldr	r3, [pc, #312]	; (800a27c <__kernel_rem_pio2+0x334>)
 800a144:	4640      	mov	r0, r8
 800a146:	4649      	mov	r1, r9
 800a148:	f7f6 fa76 	bl	8000638 <__aeabi_dmul>
 800a14c:	f7f6 fd24 	bl	8000b98 <__aeabi_d2iz>
 800a150:	f7f6 fa08 	bl	8000564 <__aeabi_i2d>
 800a154:	2200      	movs	r2, #0
 800a156:	4b4a      	ldr	r3, [pc, #296]	; (800a280 <__kernel_rem_pio2+0x338>)
 800a158:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a15c:	f7f6 fa6c 	bl	8000638 <__aeabi_dmul>
 800a160:	4602      	mov	r2, r0
 800a162:	460b      	mov	r3, r1
 800a164:	4640      	mov	r0, r8
 800a166:	4649      	mov	r1, r9
 800a168:	f7f6 f8ae 	bl	80002c8 <__aeabi_dsub>
 800a16c:	f7f6 fd14 	bl	8000b98 <__aeabi_d2iz>
 800a170:	ab0e      	add	r3, sp, #56	; 0x38
 800a172:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800a176:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800a17a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a17e:	f7f6 f8a5 	bl	80002cc <__adddf3>
 800a182:	3501      	adds	r5, #1
 800a184:	4680      	mov	r8, r0
 800a186:	4689      	mov	r9, r1
 800a188:	e75e      	b.n	800a048 <__kernel_rem_pio2+0x100>
 800a18a:	d105      	bne.n	800a198 <__kernel_rem_pio2+0x250>
 800a18c:	1e63      	subs	r3, r4, #1
 800a18e:	aa0e      	add	r2, sp, #56	; 0x38
 800a190:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a194:	15c3      	asrs	r3, r0, #23
 800a196:	e79f      	b.n	800a0d8 <__kernel_rem_pio2+0x190>
 800a198:	2200      	movs	r2, #0
 800a19a:	4b3a      	ldr	r3, [pc, #232]	; (800a284 <__kernel_rem_pio2+0x33c>)
 800a19c:	f7f6 fcd2 	bl	8000b44 <__aeabi_dcmpge>
 800a1a0:	2800      	cmp	r0, #0
 800a1a2:	d139      	bne.n	800a218 <__kernel_rem_pio2+0x2d0>
 800a1a4:	9002      	str	r0, [sp, #8]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	4639      	mov	r1, r7
 800a1ae:	f7f6 fcab 	bl	8000b08 <__aeabi_dcmpeq>
 800a1b2:	2800      	cmp	r0, #0
 800a1b4:	f000 80c7 	beq.w	800a346 <__kernel_rem_pio2+0x3fe>
 800a1b8:	1e65      	subs	r5, r4, #1
 800a1ba:	462b      	mov	r3, r5
 800a1bc:	2200      	movs	r2, #0
 800a1be:	9904      	ldr	r1, [sp, #16]
 800a1c0:	428b      	cmp	r3, r1
 800a1c2:	da6a      	bge.n	800a29a <__kernel_rem_pio2+0x352>
 800a1c4:	2a00      	cmp	r2, #0
 800a1c6:	f000 8088 	beq.w	800a2da <__kernel_rem_pio2+0x392>
 800a1ca:	ab0e      	add	r3, sp, #56	; 0x38
 800a1cc:	f1aa 0a18 	sub.w	sl, sl, #24
 800a1d0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	f000 80b4 	beq.w	800a342 <__kernel_rem_pio2+0x3fa>
 800a1da:	4650      	mov	r0, sl
 800a1dc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800a268 <__kernel_rem_pio2+0x320>
 800a1e0:	f7ff f9be 	bl	8009560 <scalbn>
 800a1e4:	00ec      	lsls	r4, r5, #3
 800a1e6:	ab72      	add	r3, sp, #456	; 0x1c8
 800a1e8:	191e      	adds	r6, r3, r4
 800a1ea:	ec59 8b10 	vmov	r8, r9, d0
 800a1ee:	f106 0a08 	add.w	sl, r6, #8
 800a1f2:	462f      	mov	r7, r5
 800a1f4:	2f00      	cmp	r7, #0
 800a1f6:	f280 80df 	bge.w	800a3b8 <__kernel_rem_pio2+0x470>
 800a1fa:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800a260 <__kernel_rem_pio2+0x318>
 800a1fe:	f04f 0a00 	mov.w	sl, #0
 800a202:	eba5 030a 	sub.w	r3, r5, sl
 800a206:	2b00      	cmp	r3, #0
 800a208:	f2c0 810a 	blt.w	800a420 <__kernel_rem_pio2+0x4d8>
 800a20c:	f8df b078 	ldr.w	fp, [pc, #120]	; 800a288 <__kernel_rem_pio2+0x340>
 800a210:	ec59 8b18 	vmov	r8, r9, d8
 800a214:	2700      	movs	r7, #0
 800a216:	e0f5      	b.n	800a404 <__kernel_rem_pio2+0x4bc>
 800a218:	2302      	movs	r3, #2
 800a21a:	9302      	str	r3, [sp, #8]
 800a21c:	e760      	b.n	800a0e0 <__kernel_rem_pio2+0x198>
 800a21e:	ab0e      	add	r3, sp, #56	; 0x38
 800a220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a224:	b94d      	cbnz	r5, 800a23a <__kernel_rem_pio2+0x2f2>
 800a226:	b12b      	cbz	r3, 800a234 <__kernel_rem_pio2+0x2ec>
 800a228:	a80e      	add	r0, sp, #56	; 0x38
 800a22a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a22e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a232:	2301      	movs	r3, #1
 800a234:	3201      	adds	r2, #1
 800a236:	461d      	mov	r5, r3
 800a238:	e759      	b.n	800a0ee <__kernel_rem_pio2+0x1a6>
 800a23a:	a80e      	add	r0, sp, #56	; 0x38
 800a23c:	1acb      	subs	r3, r1, r3
 800a23e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a242:	462b      	mov	r3, r5
 800a244:	e7f6      	b.n	800a234 <__kernel_rem_pio2+0x2ec>
 800a246:	1e62      	subs	r2, r4, #1
 800a248:	ab0e      	add	r3, sp, #56	; 0x38
 800a24a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a24e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a252:	a90e      	add	r1, sp, #56	; 0x38
 800a254:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a258:	e757      	b.n	800a10a <__kernel_rem_pio2+0x1c2>
 800a25a:	bf00      	nop
 800a25c:	f3af 8000 	nop.w
	...
 800a26c:	3ff00000 	.word	0x3ff00000
 800a270:	0800cd60 	.word	0x0800cd60
 800a274:	40200000 	.word	0x40200000
 800a278:	3ff00000 	.word	0x3ff00000
 800a27c:	3e700000 	.word	0x3e700000
 800a280:	41700000 	.word	0x41700000
 800a284:	3fe00000 	.word	0x3fe00000
 800a288:	0800cd20 	.word	0x0800cd20
 800a28c:	1e62      	subs	r2, r4, #1
 800a28e:	ab0e      	add	r3, sp, #56	; 0x38
 800a290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a294:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a298:	e7db      	b.n	800a252 <__kernel_rem_pio2+0x30a>
 800a29a:	a90e      	add	r1, sp, #56	; 0x38
 800a29c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a2a0:	3b01      	subs	r3, #1
 800a2a2:	430a      	orrs	r2, r1
 800a2a4:	e78b      	b.n	800a1be <__kernel_rem_pio2+0x276>
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a2ac:	2900      	cmp	r1, #0
 800a2ae:	d0fa      	beq.n	800a2a6 <__kernel_rem_pio2+0x35e>
 800a2b0:	9a08      	ldr	r2, [sp, #32]
 800a2b2:	4422      	add	r2, r4
 800a2b4:	00d2      	lsls	r2, r2, #3
 800a2b6:	a922      	add	r1, sp, #136	; 0x88
 800a2b8:	18e3      	adds	r3, r4, r3
 800a2ba:	9206      	str	r2, [sp, #24]
 800a2bc:	440a      	add	r2, r1
 800a2be:	9302      	str	r3, [sp, #8]
 800a2c0:	f10b 0108 	add.w	r1, fp, #8
 800a2c4:	f102 0308 	add.w	r3, r2, #8
 800a2c8:	1c66      	adds	r6, r4, #1
 800a2ca:	910a      	str	r1, [sp, #40]	; 0x28
 800a2cc:	2500      	movs	r5, #0
 800a2ce:	930d      	str	r3, [sp, #52]	; 0x34
 800a2d0:	9b02      	ldr	r3, [sp, #8]
 800a2d2:	42b3      	cmp	r3, r6
 800a2d4:	da04      	bge.n	800a2e0 <__kernel_rem_pio2+0x398>
 800a2d6:	461c      	mov	r4, r3
 800a2d8:	e6a6      	b.n	800a028 <__kernel_rem_pio2+0xe0>
 800a2da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e7e3      	b.n	800a2a8 <__kernel_rem_pio2+0x360>
 800a2e0:	9b06      	ldr	r3, [sp, #24]
 800a2e2:	18ef      	adds	r7, r5, r3
 800a2e4:	ab22      	add	r3, sp, #136	; 0x88
 800a2e6:	441f      	add	r7, r3
 800a2e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a2ee:	f7f6 f939 	bl	8000564 <__aeabi_i2d>
 800a2f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2f4:	461c      	mov	r4, r3
 800a2f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2f8:	e9c7 0100 	strd	r0, r1, [r7]
 800a2fc:	eb03 0b05 	add.w	fp, r3, r5
 800a300:	2700      	movs	r7, #0
 800a302:	f04f 0800 	mov.w	r8, #0
 800a306:	f04f 0900 	mov.w	r9, #0
 800a30a:	9b07      	ldr	r3, [sp, #28]
 800a30c:	429f      	cmp	r7, r3
 800a30e:	dd08      	ble.n	800a322 <__kernel_rem_pio2+0x3da>
 800a310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a312:	aa72      	add	r2, sp, #456	; 0x1c8
 800a314:	18eb      	adds	r3, r5, r3
 800a316:	4413      	add	r3, r2
 800a318:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800a31c:	3601      	adds	r6, #1
 800a31e:	3508      	adds	r5, #8
 800a320:	e7d6      	b.n	800a2d0 <__kernel_rem_pio2+0x388>
 800a322:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a326:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a32a:	f7f6 f985 	bl	8000638 <__aeabi_dmul>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4640      	mov	r0, r8
 800a334:	4649      	mov	r1, r9
 800a336:	f7f5 ffc9 	bl	80002cc <__adddf3>
 800a33a:	3701      	adds	r7, #1
 800a33c:	4680      	mov	r8, r0
 800a33e:	4689      	mov	r9, r1
 800a340:	e7e3      	b.n	800a30a <__kernel_rem_pio2+0x3c2>
 800a342:	3d01      	subs	r5, #1
 800a344:	e741      	b.n	800a1ca <__kernel_rem_pio2+0x282>
 800a346:	f1ca 0000 	rsb	r0, sl, #0
 800a34a:	ec47 6b10 	vmov	d0, r6, r7
 800a34e:	f7ff f907 	bl	8009560 <scalbn>
 800a352:	ec57 6b10 	vmov	r6, r7, d0
 800a356:	2200      	movs	r2, #0
 800a358:	4b99      	ldr	r3, [pc, #612]	; (800a5c0 <__kernel_rem_pio2+0x678>)
 800a35a:	ee10 0a10 	vmov	r0, s0
 800a35e:	4639      	mov	r1, r7
 800a360:	f7f6 fbf0 	bl	8000b44 <__aeabi_dcmpge>
 800a364:	b1f8      	cbz	r0, 800a3a6 <__kernel_rem_pio2+0x45e>
 800a366:	2200      	movs	r2, #0
 800a368:	4b96      	ldr	r3, [pc, #600]	; (800a5c4 <__kernel_rem_pio2+0x67c>)
 800a36a:	4630      	mov	r0, r6
 800a36c:	4639      	mov	r1, r7
 800a36e:	f7f6 f963 	bl	8000638 <__aeabi_dmul>
 800a372:	f7f6 fc11 	bl	8000b98 <__aeabi_d2iz>
 800a376:	4680      	mov	r8, r0
 800a378:	f7f6 f8f4 	bl	8000564 <__aeabi_i2d>
 800a37c:	2200      	movs	r2, #0
 800a37e:	4b90      	ldr	r3, [pc, #576]	; (800a5c0 <__kernel_rem_pio2+0x678>)
 800a380:	f7f6 f95a 	bl	8000638 <__aeabi_dmul>
 800a384:	460b      	mov	r3, r1
 800a386:	4602      	mov	r2, r0
 800a388:	4639      	mov	r1, r7
 800a38a:	4630      	mov	r0, r6
 800a38c:	f7f5 ff9c 	bl	80002c8 <__aeabi_dsub>
 800a390:	f7f6 fc02 	bl	8000b98 <__aeabi_d2iz>
 800a394:	1c65      	adds	r5, r4, #1
 800a396:	ab0e      	add	r3, sp, #56	; 0x38
 800a398:	f10a 0a18 	add.w	sl, sl, #24
 800a39c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a3a0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800a3a4:	e719      	b.n	800a1da <__kernel_rem_pio2+0x292>
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	4639      	mov	r1, r7
 800a3aa:	f7f6 fbf5 	bl	8000b98 <__aeabi_d2iz>
 800a3ae:	ab0e      	add	r3, sp, #56	; 0x38
 800a3b0:	4625      	mov	r5, r4
 800a3b2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a3b6:	e710      	b.n	800a1da <__kernel_rem_pio2+0x292>
 800a3b8:	ab0e      	add	r3, sp, #56	; 0x38
 800a3ba:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a3be:	f7f6 f8d1 	bl	8000564 <__aeabi_i2d>
 800a3c2:	4642      	mov	r2, r8
 800a3c4:	464b      	mov	r3, r9
 800a3c6:	f7f6 f937 	bl	8000638 <__aeabi_dmul>
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800a3d0:	4b7c      	ldr	r3, [pc, #496]	; (800a5c4 <__kernel_rem_pio2+0x67c>)
 800a3d2:	4640      	mov	r0, r8
 800a3d4:	4649      	mov	r1, r9
 800a3d6:	f7f6 f92f 	bl	8000638 <__aeabi_dmul>
 800a3da:	3f01      	subs	r7, #1
 800a3dc:	4680      	mov	r8, r0
 800a3de:	4689      	mov	r9, r1
 800a3e0:	e708      	b.n	800a1f4 <__kernel_rem_pio2+0x2ac>
 800a3e2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800a3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ea:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800a3ee:	f7f6 f923 	bl	8000638 <__aeabi_dmul>
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	4640      	mov	r0, r8
 800a3f8:	4649      	mov	r1, r9
 800a3fa:	f7f5 ff67 	bl	80002cc <__adddf3>
 800a3fe:	3701      	adds	r7, #1
 800a400:	4680      	mov	r8, r0
 800a402:	4689      	mov	r9, r1
 800a404:	9b04      	ldr	r3, [sp, #16]
 800a406:	429f      	cmp	r7, r3
 800a408:	dc01      	bgt.n	800a40e <__kernel_rem_pio2+0x4c6>
 800a40a:	45ba      	cmp	sl, r7
 800a40c:	dae9      	bge.n	800a3e2 <__kernel_rem_pio2+0x49a>
 800a40e:	ab4a      	add	r3, sp, #296	; 0x128
 800a410:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a414:	e9c3 8900 	strd	r8, r9, [r3]
 800a418:	f10a 0a01 	add.w	sl, sl, #1
 800a41c:	3e08      	subs	r6, #8
 800a41e:	e6f0      	b.n	800a202 <__kernel_rem_pio2+0x2ba>
 800a420:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a422:	2b03      	cmp	r3, #3
 800a424:	d85b      	bhi.n	800a4de <__kernel_rem_pio2+0x596>
 800a426:	e8df f003 	tbb	[pc, r3]
 800a42a:	264a      	.short	0x264a
 800a42c:	0226      	.short	0x0226
 800a42e:	ab9a      	add	r3, sp, #616	; 0x268
 800a430:	441c      	add	r4, r3
 800a432:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a436:	46a2      	mov	sl, r4
 800a438:	46ab      	mov	fp, r5
 800a43a:	f1bb 0f00 	cmp.w	fp, #0
 800a43e:	dc6c      	bgt.n	800a51a <__kernel_rem_pio2+0x5d2>
 800a440:	46a2      	mov	sl, r4
 800a442:	46ab      	mov	fp, r5
 800a444:	f1bb 0f01 	cmp.w	fp, #1
 800a448:	f300 8086 	bgt.w	800a558 <__kernel_rem_pio2+0x610>
 800a44c:	2000      	movs	r0, #0
 800a44e:	2100      	movs	r1, #0
 800a450:	2d01      	cmp	r5, #1
 800a452:	f300 80a0 	bgt.w	800a596 <__kernel_rem_pio2+0x64e>
 800a456:	9b02      	ldr	r3, [sp, #8]
 800a458:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800a45c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800a460:	2b00      	cmp	r3, #0
 800a462:	f040 809e 	bne.w	800a5a2 <__kernel_rem_pio2+0x65a>
 800a466:	9b01      	ldr	r3, [sp, #4]
 800a468:	e9c3 7800 	strd	r7, r8, [r3]
 800a46c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800a470:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a474:	e033      	b.n	800a4de <__kernel_rem_pio2+0x596>
 800a476:	3408      	adds	r4, #8
 800a478:	ab4a      	add	r3, sp, #296	; 0x128
 800a47a:	441c      	add	r4, r3
 800a47c:	462e      	mov	r6, r5
 800a47e:	2000      	movs	r0, #0
 800a480:	2100      	movs	r1, #0
 800a482:	2e00      	cmp	r6, #0
 800a484:	da3a      	bge.n	800a4fc <__kernel_rem_pio2+0x5b4>
 800a486:	9b02      	ldr	r3, [sp, #8]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d03d      	beq.n	800a508 <__kernel_rem_pio2+0x5c0>
 800a48c:	4602      	mov	r2, r0
 800a48e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a492:	9c01      	ldr	r4, [sp, #4]
 800a494:	e9c4 2300 	strd	r2, r3, [r4]
 800a498:	4602      	mov	r2, r0
 800a49a:	460b      	mov	r3, r1
 800a49c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800a4a0:	f7f5 ff12 	bl	80002c8 <__aeabi_dsub>
 800a4a4:	ae4c      	add	r6, sp, #304	; 0x130
 800a4a6:	2401      	movs	r4, #1
 800a4a8:	42a5      	cmp	r5, r4
 800a4aa:	da30      	bge.n	800a50e <__kernel_rem_pio2+0x5c6>
 800a4ac:	9b02      	ldr	r3, [sp, #8]
 800a4ae:	b113      	cbz	r3, 800a4b6 <__kernel_rem_pio2+0x56e>
 800a4b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	9b01      	ldr	r3, [sp, #4]
 800a4b8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a4bc:	e00f      	b.n	800a4de <__kernel_rem_pio2+0x596>
 800a4be:	ab9a      	add	r3, sp, #616	; 0x268
 800a4c0:	441c      	add	r4, r3
 800a4c2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	2d00      	cmp	r5, #0
 800a4cc:	da10      	bge.n	800a4f0 <__kernel_rem_pio2+0x5a8>
 800a4ce:	9b02      	ldr	r3, [sp, #8]
 800a4d0:	b113      	cbz	r3, 800a4d8 <__kernel_rem_pio2+0x590>
 800a4d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	9b01      	ldr	r3, [sp, #4]
 800a4da:	e9c3 0100 	strd	r0, r1, [r3]
 800a4de:	9b06      	ldr	r3, [sp, #24]
 800a4e0:	f003 0007 	and.w	r0, r3, #7
 800a4e4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800a4e8:	ecbd 8b02 	vpop	{d8}
 800a4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a4f4:	f7f5 feea 	bl	80002cc <__adddf3>
 800a4f8:	3d01      	subs	r5, #1
 800a4fa:	e7e6      	b.n	800a4ca <__kernel_rem_pio2+0x582>
 800a4fc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a500:	f7f5 fee4 	bl	80002cc <__adddf3>
 800a504:	3e01      	subs	r6, #1
 800a506:	e7bc      	b.n	800a482 <__kernel_rem_pio2+0x53a>
 800a508:	4602      	mov	r2, r0
 800a50a:	460b      	mov	r3, r1
 800a50c:	e7c1      	b.n	800a492 <__kernel_rem_pio2+0x54a>
 800a50e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a512:	f7f5 fedb 	bl	80002cc <__adddf3>
 800a516:	3401      	adds	r4, #1
 800a518:	e7c6      	b.n	800a4a8 <__kernel_rem_pio2+0x560>
 800a51a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800a51e:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a522:	4640      	mov	r0, r8
 800a524:	ec53 2b17 	vmov	r2, r3, d7
 800a528:	4649      	mov	r1, r9
 800a52a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a52e:	f7f5 fecd 	bl	80002cc <__adddf3>
 800a532:	4602      	mov	r2, r0
 800a534:	460b      	mov	r3, r1
 800a536:	4606      	mov	r6, r0
 800a538:	460f      	mov	r7, r1
 800a53a:	4640      	mov	r0, r8
 800a53c:	4649      	mov	r1, r9
 800a53e:	f7f5 fec3 	bl	80002c8 <__aeabi_dsub>
 800a542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a546:	f7f5 fec1 	bl	80002cc <__adddf3>
 800a54a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a54e:	e9ca 0100 	strd	r0, r1, [sl]
 800a552:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800a556:	e770      	b.n	800a43a <__kernel_rem_pio2+0x4f2>
 800a558:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800a55c:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a560:	4630      	mov	r0, r6
 800a562:	ec53 2b17 	vmov	r2, r3, d7
 800a566:	4639      	mov	r1, r7
 800a568:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a56c:	f7f5 feae 	bl	80002cc <__adddf3>
 800a570:	4602      	mov	r2, r0
 800a572:	460b      	mov	r3, r1
 800a574:	4680      	mov	r8, r0
 800a576:	4689      	mov	r9, r1
 800a578:	4630      	mov	r0, r6
 800a57a:	4639      	mov	r1, r7
 800a57c:	f7f5 fea4 	bl	80002c8 <__aeabi_dsub>
 800a580:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a584:	f7f5 fea2 	bl	80002cc <__adddf3>
 800a588:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a58c:	e9ca 0100 	strd	r0, r1, [sl]
 800a590:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800a594:	e756      	b.n	800a444 <__kernel_rem_pio2+0x4fc>
 800a596:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a59a:	f7f5 fe97 	bl	80002cc <__adddf3>
 800a59e:	3d01      	subs	r5, #1
 800a5a0:	e756      	b.n	800a450 <__kernel_rem_pio2+0x508>
 800a5a2:	9b01      	ldr	r3, [sp, #4]
 800a5a4:	9a01      	ldr	r2, [sp, #4]
 800a5a6:	601f      	str	r7, [r3, #0]
 800a5a8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800a5ac:	605c      	str	r4, [r3, #4]
 800a5ae:	609d      	str	r5, [r3, #8]
 800a5b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a5b4:	60d3      	str	r3, [r2, #12]
 800a5b6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a5ba:	6110      	str	r0, [r2, #16]
 800a5bc:	6153      	str	r3, [r2, #20]
 800a5be:	e78e      	b.n	800a4de <__kernel_rem_pio2+0x596>
 800a5c0:	41700000 	.word	0x41700000
 800a5c4:	3e700000 	.word	0x3e700000

0800a5c8 <__kernel_sin>:
 800a5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5cc:	ec55 4b10 	vmov	r4, r5, d0
 800a5d0:	b085      	sub	sp, #20
 800a5d2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a5d6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a5da:	ed8d 1b00 	vstr	d1, [sp]
 800a5de:	9002      	str	r0, [sp, #8]
 800a5e0:	da06      	bge.n	800a5f0 <__kernel_sin+0x28>
 800a5e2:	ee10 0a10 	vmov	r0, s0
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	f7f6 fad6 	bl	8000b98 <__aeabi_d2iz>
 800a5ec:	2800      	cmp	r0, #0
 800a5ee:	d051      	beq.n	800a694 <__kernel_sin+0xcc>
 800a5f0:	4622      	mov	r2, r4
 800a5f2:	462b      	mov	r3, r5
 800a5f4:	4620      	mov	r0, r4
 800a5f6:	4629      	mov	r1, r5
 800a5f8:	f7f6 f81e 	bl	8000638 <__aeabi_dmul>
 800a5fc:	4682      	mov	sl, r0
 800a5fe:	468b      	mov	fp, r1
 800a600:	4602      	mov	r2, r0
 800a602:	460b      	mov	r3, r1
 800a604:	4620      	mov	r0, r4
 800a606:	4629      	mov	r1, r5
 800a608:	f7f6 f816 	bl	8000638 <__aeabi_dmul>
 800a60c:	a341      	add	r3, pc, #260	; (adr r3, 800a714 <__kernel_sin+0x14c>)
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	4680      	mov	r8, r0
 800a614:	4689      	mov	r9, r1
 800a616:	4650      	mov	r0, sl
 800a618:	4659      	mov	r1, fp
 800a61a:	f7f6 f80d 	bl	8000638 <__aeabi_dmul>
 800a61e:	a33f      	add	r3, pc, #252	; (adr r3, 800a71c <__kernel_sin+0x154>)
 800a620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a624:	f7f5 fe50 	bl	80002c8 <__aeabi_dsub>
 800a628:	4652      	mov	r2, sl
 800a62a:	465b      	mov	r3, fp
 800a62c:	f7f6 f804 	bl	8000638 <__aeabi_dmul>
 800a630:	a33c      	add	r3, pc, #240	; (adr r3, 800a724 <__kernel_sin+0x15c>)
 800a632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a636:	f7f5 fe49 	bl	80002cc <__adddf3>
 800a63a:	4652      	mov	r2, sl
 800a63c:	465b      	mov	r3, fp
 800a63e:	f7f5 fffb 	bl	8000638 <__aeabi_dmul>
 800a642:	a33a      	add	r3, pc, #232	; (adr r3, 800a72c <__kernel_sin+0x164>)
 800a644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a648:	f7f5 fe3e 	bl	80002c8 <__aeabi_dsub>
 800a64c:	4652      	mov	r2, sl
 800a64e:	465b      	mov	r3, fp
 800a650:	f7f5 fff2 	bl	8000638 <__aeabi_dmul>
 800a654:	a337      	add	r3, pc, #220	; (adr r3, 800a734 <__kernel_sin+0x16c>)
 800a656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a65a:	f7f5 fe37 	bl	80002cc <__adddf3>
 800a65e:	9b02      	ldr	r3, [sp, #8]
 800a660:	4606      	mov	r6, r0
 800a662:	460f      	mov	r7, r1
 800a664:	b9db      	cbnz	r3, 800a69e <__kernel_sin+0xd6>
 800a666:	4602      	mov	r2, r0
 800a668:	460b      	mov	r3, r1
 800a66a:	4650      	mov	r0, sl
 800a66c:	4659      	mov	r1, fp
 800a66e:	f7f5 ffe3 	bl	8000638 <__aeabi_dmul>
 800a672:	a325      	add	r3, pc, #148	; (adr r3, 800a708 <__kernel_sin+0x140>)
 800a674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a678:	f7f5 fe26 	bl	80002c8 <__aeabi_dsub>
 800a67c:	4642      	mov	r2, r8
 800a67e:	464b      	mov	r3, r9
 800a680:	f7f5 ffda 	bl	8000638 <__aeabi_dmul>
 800a684:	4602      	mov	r2, r0
 800a686:	460b      	mov	r3, r1
 800a688:	4620      	mov	r0, r4
 800a68a:	4629      	mov	r1, r5
 800a68c:	f7f5 fe1e 	bl	80002cc <__adddf3>
 800a690:	4604      	mov	r4, r0
 800a692:	460d      	mov	r5, r1
 800a694:	ec45 4b10 	vmov	d0, r4, r5
 800a698:	b005      	add	sp, #20
 800a69a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a69e:	2200      	movs	r2, #0
 800a6a0:	4b1b      	ldr	r3, [pc, #108]	; (800a710 <__kernel_sin+0x148>)
 800a6a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6a6:	f7f5 ffc7 	bl	8000638 <__aeabi_dmul>
 800a6aa:	4632      	mov	r2, r6
 800a6ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6b0:	463b      	mov	r3, r7
 800a6b2:	4640      	mov	r0, r8
 800a6b4:	4649      	mov	r1, r9
 800a6b6:	f7f5 ffbf 	bl	8000638 <__aeabi_dmul>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	460b      	mov	r3, r1
 800a6be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6c2:	f7f5 fe01 	bl	80002c8 <__aeabi_dsub>
 800a6c6:	4652      	mov	r2, sl
 800a6c8:	465b      	mov	r3, fp
 800a6ca:	f7f5 ffb5 	bl	8000638 <__aeabi_dmul>
 800a6ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6d2:	f7f5 fdf9 	bl	80002c8 <__aeabi_dsub>
 800a6d6:	a30c      	add	r3, pc, #48	; (adr r3, 800a708 <__kernel_sin+0x140>)
 800a6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6dc:	4606      	mov	r6, r0
 800a6de:	460f      	mov	r7, r1
 800a6e0:	4640      	mov	r0, r8
 800a6e2:	4649      	mov	r1, r9
 800a6e4:	f7f5 ffa8 	bl	8000638 <__aeabi_dmul>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	4630      	mov	r0, r6
 800a6ee:	4639      	mov	r1, r7
 800a6f0:	f7f5 fdec 	bl	80002cc <__adddf3>
 800a6f4:	4602      	mov	r2, r0
 800a6f6:	460b      	mov	r3, r1
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	4629      	mov	r1, r5
 800a6fc:	f7f5 fde4 	bl	80002c8 <__aeabi_dsub>
 800a700:	e7c6      	b.n	800a690 <__kernel_sin+0xc8>
 800a702:	bf00      	nop
 800a704:	f3af 8000 	nop.w
 800a708:	55555549 	.word	0x55555549
 800a70c:	3fc55555 	.word	0x3fc55555
 800a710:	3fe00000 	.word	0x3fe00000
 800a714:	5acfd57c 	.word	0x5acfd57c
 800a718:	3de5d93a 	.word	0x3de5d93a
 800a71c:	8a2b9ceb 	.word	0x8a2b9ceb
 800a720:	3e5ae5e6 	.word	0x3e5ae5e6
 800a724:	57b1fe7d 	.word	0x57b1fe7d
 800a728:	3ec71de3 	.word	0x3ec71de3
 800a72c:	19c161d5 	.word	0x19c161d5
 800a730:	3f2a01a0 	.word	0x3f2a01a0
 800a734:	1110f8a6 	.word	0x1110f8a6
 800a738:	3f811111 	.word	0x3f811111

0800a73c <copysign>:
 800a73c:	ec51 0b10 	vmov	r0, r1, d0
 800a740:	ee11 0a90 	vmov	r0, s3
 800a744:	ee10 2a10 	vmov	r2, s0
 800a748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a74c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800a750:	ea41 0300 	orr.w	r3, r1, r0
 800a754:	ec43 2b10 	vmov	d0, r2, r3
 800a758:	4770      	bx	lr

0800a75a <matherr>:
 800a75a:	2000      	movs	r0, #0
 800a75c:	4770      	bx	lr

0800a75e <abort>:
 800a75e:	b508      	push	{r3, lr}
 800a760:	2006      	movs	r0, #6
 800a762:	f000 fda5 	bl	800b2b0 <raise>
 800a766:	2001      	movs	r0, #1
 800a768:	f7fd f971 	bl	8007a4e <_exit>

0800a76c <__errno>:
 800a76c:	4b01      	ldr	r3, [pc, #4]	; (800a774 <__errno+0x8>)
 800a76e:	6818      	ldr	r0, [r3, #0]
 800a770:	4770      	bx	lr
 800a772:	bf00      	nop
 800a774:	20000010 	.word	0x20000010

0800a778 <__libc_init_array>:
 800a778:	b570      	push	{r4, r5, r6, lr}
 800a77a:	4e0d      	ldr	r6, [pc, #52]	; (800a7b0 <__libc_init_array+0x38>)
 800a77c:	4c0d      	ldr	r4, [pc, #52]	; (800a7b4 <__libc_init_array+0x3c>)
 800a77e:	1ba4      	subs	r4, r4, r6
 800a780:	10a4      	asrs	r4, r4, #2
 800a782:	2500      	movs	r5, #0
 800a784:	42a5      	cmp	r5, r4
 800a786:	d109      	bne.n	800a79c <__libc_init_array+0x24>
 800a788:	4e0b      	ldr	r6, [pc, #44]	; (800a7b8 <__libc_init_array+0x40>)
 800a78a:	4c0c      	ldr	r4, [pc, #48]	; (800a7bc <__libc_init_array+0x44>)
 800a78c:	f002 f8c6 	bl	800c91c <_init>
 800a790:	1ba4      	subs	r4, r4, r6
 800a792:	10a4      	asrs	r4, r4, #2
 800a794:	2500      	movs	r5, #0
 800a796:	42a5      	cmp	r5, r4
 800a798:	d105      	bne.n	800a7a6 <__libc_init_array+0x2e>
 800a79a:	bd70      	pop	{r4, r5, r6, pc}
 800a79c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a7a0:	4798      	blx	r3
 800a7a2:	3501      	adds	r5, #1
 800a7a4:	e7ee      	b.n	800a784 <__libc_init_array+0xc>
 800a7a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a7aa:	4798      	blx	r3
 800a7ac:	3501      	adds	r5, #1
 800a7ae:	e7f2      	b.n	800a796 <__libc_init_array+0x1e>
 800a7b0:	0800cfd8 	.word	0x0800cfd8
 800a7b4:	0800cfd8 	.word	0x0800cfd8
 800a7b8:	0800cfd8 	.word	0x0800cfd8
 800a7bc:	0800cfe0 	.word	0x0800cfe0

0800a7c0 <malloc>:
 800a7c0:	4b02      	ldr	r3, [pc, #8]	; (800a7cc <malloc+0xc>)
 800a7c2:	4601      	mov	r1, r0
 800a7c4:	6818      	ldr	r0, [r3, #0]
 800a7c6:	f000 b885 	b.w	800a8d4 <_malloc_r>
 800a7ca:	bf00      	nop
 800a7cc:	20000010 	.word	0x20000010

0800a7d0 <free>:
 800a7d0:	4b02      	ldr	r3, [pc, #8]	; (800a7dc <free+0xc>)
 800a7d2:	4601      	mov	r1, r0
 800a7d4:	6818      	ldr	r0, [r3, #0]
 800a7d6:	f000 b82f 	b.w	800a838 <_free_r>
 800a7da:	bf00      	nop
 800a7dc:	20000010 	.word	0x20000010

0800a7e0 <memcpy>:
 800a7e0:	b510      	push	{r4, lr}
 800a7e2:	1e43      	subs	r3, r0, #1
 800a7e4:	440a      	add	r2, r1
 800a7e6:	4291      	cmp	r1, r2
 800a7e8:	d100      	bne.n	800a7ec <memcpy+0xc>
 800a7ea:	bd10      	pop	{r4, pc}
 800a7ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7f4:	e7f7      	b.n	800a7e6 <memcpy+0x6>

0800a7f6 <memmove>:
 800a7f6:	4288      	cmp	r0, r1
 800a7f8:	b510      	push	{r4, lr}
 800a7fa:	eb01 0302 	add.w	r3, r1, r2
 800a7fe:	d807      	bhi.n	800a810 <memmove+0x1a>
 800a800:	1e42      	subs	r2, r0, #1
 800a802:	4299      	cmp	r1, r3
 800a804:	d00a      	beq.n	800a81c <memmove+0x26>
 800a806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a80a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a80e:	e7f8      	b.n	800a802 <memmove+0xc>
 800a810:	4283      	cmp	r3, r0
 800a812:	d9f5      	bls.n	800a800 <memmove+0xa>
 800a814:	1881      	adds	r1, r0, r2
 800a816:	1ad2      	subs	r2, r2, r3
 800a818:	42d3      	cmn	r3, r2
 800a81a:	d100      	bne.n	800a81e <memmove+0x28>
 800a81c:	bd10      	pop	{r4, pc}
 800a81e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a822:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a826:	e7f7      	b.n	800a818 <memmove+0x22>

0800a828 <memset>:
 800a828:	4402      	add	r2, r0
 800a82a:	4603      	mov	r3, r0
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d100      	bne.n	800a832 <memset+0xa>
 800a830:	4770      	bx	lr
 800a832:	f803 1b01 	strb.w	r1, [r3], #1
 800a836:	e7f9      	b.n	800a82c <memset+0x4>

0800a838 <_free_r>:
 800a838:	b538      	push	{r3, r4, r5, lr}
 800a83a:	4605      	mov	r5, r0
 800a83c:	2900      	cmp	r1, #0
 800a83e:	d045      	beq.n	800a8cc <_free_r+0x94>
 800a840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a844:	1f0c      	subs	r4, r1, #4
 800a846:	2b00      	cmp	r3, #0
 800a848:	bfb8      	it	lt
 800a84a:	18e4      	addlt	r4, r4, r3
 800a84c:	f001 fbda 	bl	800c004 <__malloc_lock>
 800a850:	4a1f      	ldr	r2, [pc, #124]	; (800a8d0 <_free_r+0x98>)
 800a852:	6813      	ldr	r3, [r2, #0]
 800a854:	4610      	mov	r0, r2
 800a856:	b933      	cbnz	r3, 800a866 <_free_r+0x2e>
 800a858:	6063      	str	r3, [r4, #4]
 800a85a:	6014      	str	r4, [r2, #0]
 800a85c:	4628      	mov	r0, r5
 800a85e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a862:	f001 bbd0 	b.w	800c006 <__malloc_unlock>
 800a866:	42a3      	cmp	r3, r4
 800a868:	d90c      	bls.n	800a884 <_free_r+0x4c>
 800a86a:	6821      	ldr	r1, [r4, #0]
 800a86c:	1862      	adds	r2, r4, r1
 800a86e:	4293      	cmp	r3, r2
 800a870:	bf04      	itt	eq
 800a872:	681a      	ldreq	r2, [r3, #0]
 800a874:	685b      	ldreq	r3, [r3, #4]
 800a876:	6063      	str	r3, [r4, #4]
 800a878:	bf04      	itt	eq
 800a87a:	1852      	addeq	r2, r2, r1
 800a87c:	6022      	streq	r2, [r4, #0]
 800a87e:	6004      	str	r4, [r0, #0]
 800a880:	e7ec      	b.n	800a85c <_free_r+0x24>
 800a882:	4613      	mov	r3, r2
 800a884:	685a      	ldr	r2, [r3, #4]
 800a886:	b10a      	cbz	r2, 800a88c <_free_r+0x54>
 800a888:	42a2      	cmp	r2, r4
 800a88a:	d9fa      	bls.n	800a882 <_free_r+0x4a>
 800a88c:	6819      	ldr	r1, [r3, #0]
 800a88e:	1858      	adds	r0, r3, r1
 800a890:	42a0      	cmp	r0, r4
 800a892:	d10b      	bne.n	800a8ac <_free_r+0x74>
 800a894:	6820      	ldr	r0, [r4, #0]
 800a896:	4401      	add	r1, r0
 800a898:	1858      	adds	r0, r3, r1
 800a89a:	4282      	cmp	r2, r0
 800a89c:	6019      	str	r1, [r3, #0]
 800a89e:	d1dd      	bne.n	800a85c <_free_r+0x24>
 800a8a0:	6810      	ldr	r0, [r2, #0]
 800a8a2:	6852      	ldr	r2, [r2, #4]
 800a8a4:	605a      	str	r2, [r3, #4]
 800a8a6:	4401      	add	r1, r0
 800a8a8:	6019      	str	r1, [r3, #0]
 800a8aa:	e7d7      	b.n	800a85c <_free_r+0x24>
 800a8ac:	d902      	bls.n	800a8b4 <_free_r+0x7c>
 800a8ae:	230c      	movs	r3, #12
 800a8b0:	602b      	str	r3, [r5, #0]
 800a8b2:	e7d3      	b.n	800a85c <_free_r+0x24>
 800a8b4:	6820      	ldr	r0, [r4, #0]
 800a8b6:	1821      	adds	r1, r4, r0
 800a8b8:	428a      	cmp	r2, r1
 800a8ba:	bf04      	itt	eq
 800a8bc:	6811      	ldreq	r1, [r2, #0]
 800a8be:	6852      	ldreq	r2, [r2, #4]
 800a8c0:	6062      	str	r2, [r4, #4]
 800a8c2:	bf04      	itt	eq
 800a8c4:	1809      	addeq	r1, r1, r0
 800a8c6:	6021      	streq	r1, [r4, #0]
 800a8c8:	605c      	str	r4, [r3, #4]
 800a8ca:	e7c7      	b.n	800a85c <_free_r+0x24>
 800a8cc:	bd38      	pop	{r3, r4, r5, pc}
 800a8ce:	bf00      	nop
 800a8d0:	20003178 	.word	0x20003178

0800a8d4 <_malloc_r>:
 800a8d4:	b570      	push	{r4, r5, r6, lr}
 800a8d6:	1ccd      	adds	r5, r1, #3
 800a8d8:	f025 0503 	bic.w	r5, r5, #3
 800a8dc:	3508      	adds	r5, #8
 800a8de:	2d0c      	cmp	r5, #12
 800a8e0:	bf38      	it	cc
 800a8e2:	250c      	movcc	r5, #12
 800a8e4:	2d00      	cmp	r5, #0
 800a8e6:	4606      	mov	r6, r0
 800a8e8:	db01      	blt.n	800a8ee <_malloc_r+0x1a>
 800a8ea:	42a9      	cmp	r1, r5
 800a8ec:	d903      	bls.n	800a8f6 <_malloc_r+0x22>
 800a8ee:	230c      	movs	r3, #12
 800a8f0:	6033      	str	r3, [r6, #0]
 800a8f2:	2000      	movs	r0, #0
 800a8f4:	bd70      	pop	{r4, r5, r6, pc}
 800a8f6:	f001 fb85 	bl	800c004 <__malloc_lock>
 800a8fa:	4a21      	ldr	r2, [pc, #132]	; (800a980 <_malloc_r+0xac>)
 800a8fc:	6814      	ldr	r4, [r2, #0]
 800a8fe:	4621      	mov	r1, r4
 800a900:	b991      	cbnz	r1, 800a928 <_malloc_r+0x54>
 800a902:	4c20      	ldr	r4, [pc, #128]	; (800a984 <_malloc_r+0xb0>)
 800a904:	6823      	ldr	r3, [r4, #0]
 800a906:	b91b      	cbnz	r3, 800a910 <_malloc_r+0x3c>
 800a908:	4630      	mov	r0, r6
 800a90a:	f000 fc99 	bl	800b240 <_sbrk_r>
 800a90e:	6020      	str	r0, [r4, #0]
 800a910:	4629      	mov	r1, r5
 800a912:	4630      	mov	r0, r6
 800a914:	f000 fc94 	bl	800b240 <_sbrk_r>
 800a918:	1c43      	adds	r3, r0, #1
 800a91a:	d124      	bne.n	800a966 <_malloc_r+0x92>
 800a91c:	230c      	movs	r3, #12
 800a91e:	6033      	str	r3, [r6, #0]
 800a920:	4630      	mov	r0, r6
 800a922:	f001 fb70 	bl	800c006 <__malloc_unlock>
 800a926:	e7e4      	b.n	800a8f2 <_malloc_r+0x1e>
 800a928:	680b      	ldr	r3, [r1, #0]
 800a92a:	1b5b      	subs	r3, r3, r5
 800a92c:	d418      	bmi.n	800a960 <_malloc_r+0x8c>
 800a92e:	2b0b      	cmp	r3, #11
 800a930:	d90f      	bls.n	800a952 <_malloc_r+0x7e>
 800a932:	600b      	str	r3, [r1, #0]
 800a934:	50cd      	str	r5, [r1, r3]
 800a936:	18cc      	adds	r4, r1, r3
 800a938:	4630      	mov	r0, r6
 800a93a:	f001 fb64 	bl	800c006 <__malloc_unlock>
 800a93e:	f104 000b 	add.w	r0, r4, #11
 800a942:	1d23      	adds	r3, r4, #4
 800a944:	f020 0007 	bic.w	r0, r0, #7
 800a948:	1ac3      	subs	r3, r0, r3
 800a94a:	d0d3      	beq.n	800a8f4 <_malloc_r+0x20>
 800a94c:	425a      	negs	r2, r3
 800a94e:	50e2      	str	r2, [r4, r3]
 800a950:	e7d0      	b.n	800a8f4 <_malloc_r+0x20>
 800a952:	428c      	cmp	r4, r1
 800a954:	684b      	ldr	r3, [r1, #4]
 800a956:	bf16      	itet	ne
 800a958:	6063      	strne	r3, [r4, #4]
 800a95a:	6013      	streq	r3, [r2, #0]
 800a95c:	460c      	movne	r4, r1
 800a95e:	e7eb      	b.n	800a938 <_malloc_r+0x64>
 800a960:	460c      	mov	r4, r1
 800a962:	6849      	ldr	r1, [r1, #4]
 800a964:	e7cc      	b.n	800a900 <_malloc_r+0x2c>
 800a966:	1cc4      	adds	r4, r0, #3
 800a968:	f024 0403 	bic.w	r4, r4, #3
 800a96c:	42a0      	cmp	r0, r4
 800a96e:	d005      	beq.n	800a97c <_malloc_r+0xa8>
 800a970:	1a21      	subs	r1, r4, r0
 800a972:	4630      	mov	r0, r6
 800a974:	f000 fc64 	bl	800b240 <_sbrk_r>
 800a978:	3001      	adds	r0, #1
 800a97a:	d0cf      	beq.n	800a91c <_malloc_r+0x48>
 800a97c:	6025      	str	r5, [r4, #0]
 800a97e:	e7db      	b.n	800a938 <_malloc_r+0x64>
 800a980:	20003178 	.word	0x20003178
 800a984:	2000317c 	.word	0x2000317c

0800a988 <__cvt>:
 800a988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a98c:	ec55 4b10 	vmov	r4, r5, d0
 800a990:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a992:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a996:	2d00      	cmp	r5, #0
 800a998:	460e      	mov	r6, r1
 800a99a:	4691      	mov	r9, r2
 800a99c:	4619      	mov	r1, r3
 800a99e:	bfb8      	it	lt
 800a9a0:	4622      	movlt	r2, r4
 800a9a2:	462b      	mov	r3, r5
 800a9a4:	f027 0720 	bic.w	r7, r7, #32
 800a9a8:	bfbb      	ittet	lt
 800a9aa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a9ae:	461d      	movlt	r5, r3
 800a9b0:	2300      	movge	r3, #0
 800a9b2:	232d      	movlt	r3, #45	; 0x2d
 800a9b4:	bfb8      	it	lt
 800a9b6:	4614      	movlt	r4, r2
 800a9b8:	2f46      	cmp	r7, #70	; 0x46
 800a9ba:	700b      	strb	r3, [r1, #0]
 800a9bc:	d004      	beq.n	800a9c8 <__cvt+0x40>
 800a9be:	2f45      	cmp	r7, #69	; 0x45
 800a9c0:	d100      	bne.n	800a9c4 <__cvt+0x3c>
 800a9c2:	3601      	adds	r6, #1
 800a9c4:	2102      	movs	r1, #2
 800a9c6:	e000      	b.n	800a9ca <__cvt+0x42>
 800a9c8:	2103      	movs	r1, #3
 800a9ca:	ab03      	add	r3, sp, #12
 800a9cc:	9301      	str	r3, [sp, #4]
 800a9ce:	ab02      	add	r3, sp, #8
 800a9d0:	9300      	str	r3, [sp, #0]
 800a9d2:	4632      	mov	r2, r6
 800a9d4:	4653      	mov	r3, sl
 800a9d6:	ec45 4b10 	vmov	d0, r4, r5
 800a9da:	f000 fd4d 	bl	800b478 <_dtoa_r>
 800a9de:	2f47      	cmp	r7, #71	; 0x47
 800a9e0:	4680      	mov	r8, r0
 800a9e2:	d102      	bne.n	800a9ea <__cvt+0x62>
 800a9e4:	f019 0f01 	tst.w	r9, #1
 800a9e8:	d026      	beq.n	800aa38 <__cvt+0xb0>
 800a9ea:	2f46      	cmp	r7, #70	; 0x46
 800a9ec:	eb08 0906 	add.w	r9, r8, r6
 800a9f0:	d111      	bne.n	800aa16 <__cvt+0x8e>
 800a9f2:	f898 3000 	ldrb.w	r3, [r8]
 800a9f6:	2b30      	cmp	r3, #48	; 0x30
 800a9f8:	d10a      	bne.n	800aa10 <__cvt+0x88>
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	4620      	mov	r0, r4
 800aa00:	4629      	mov	r1, r5
 800aa02:	f7f6 f881 	bl	8000b08 <__aeabi_dcmpeq>
 800aa06:	b918      	cbnz	r0, 800aa10 <__cvt+0x88>
 800aa08:	f1c6 0601 	rsb	r6, r6, #1
 800aa0c:	f8ca 6000 	str.w	r6, [sl]
 800aa10:	f8da 3000 	ldr.w	r3, [sl]
 800aa14:	4499      	add	r9, r3
 800aa16:	2200      	movs	r2, #0
 800aa18:	2300      	movs	r3, #0
 800aa1a:	4620      	mov	r0, r4
 800aa1c:	4629      	mov	r1, r5
 800aa1e:	f7f6 f873 	bl	8000b08 <__aeabi_dcmpeq>
 800aa22:	b938      	cbnz	r0, 800aa34 <__cvt+0xac>
 800aa24:	2230      	movs	r2, #48	; 0x30
 800aa26:	9b03      	ldr	r3, [sp, #12]
 800aa28:	454b      	cmp	r3, r9
 800aa2a:	d205      	bcs.n	800aa38 <__cvt+0xb0>
 800aa2c:	1c59      	adds	r1, r3, #1
 800aa2e:	9103      	str	r1, [sp, #12]
 800aa30:	701a      	strb	r2, [r3, #0]
 800aa32:	e7f8      	b.n	800aa26 <__cvt+0x9e>
 800aa34:	f8cd 900c 	str.w	r9, [sp, #12]
 800aa38:	9b03      	ldr	r3, [sp, #12]
 800aa3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa3c:	eba3 0308 	sub.w	r3, r3, r8
 800aa40:	4640      	mov	r0, r8
 800aa42:	6013      	str	r3, [r2, #0]
 800aa44:	b004      	add	sp, #16
 800aa46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800aa4a <__exponent>:
 800aa4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa4c:	2900      	cmp	r1, #0
 800aa4e:	4604      	mov	r4, r0
 800aa50:	bfba      	itte	lt
 800aa52:	4249      	neglt	r1, r1
 800aa54:	232d      	movlt	r3, #45	; 0x2d
 800aa56:	232b      	movge	r3, #43	; 0x2b
 800aa58:	2909      	cmp	r1, #9
 800aa5a:	f804 2b02 	strb.w	r2, [r4], #2
 800aa5e:	7043      	strb	r3, [r0, #1]
 800aa60:	dd20      	ble.n	800aaa4 <__exponent+0x5a>
 800aa62:	f10d 0307 	add.w	r3, sp, #7
 800aa66:	461f      	mov	r7, r3
 800aa68:	260a      	movs	r6, #10
 800aa6a:	fb91 f5f6 	sdiv	r5, r1, r6
 800aa6e:	fb06 1115 	mls	r1, r6, r5, r1
 800aa72:	3130      	adds	r1, #48	; 0x30
 800aa74:	2d09      	cmp	r5, #9
 800aa76:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aa7a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800aa7e:	4629      	mov	r1, r5
 800aa80:	dc09      	bgt.n	800aa96 <__exponent+0x4c>
 800aa82:	3130      	adds	r1, #48	; 0x30
 800aa84:	3b02      	subs	r3, #2
 800aa86:	f802 1c01 	strb.w	r1, [r2, #-1]
 800aa8a:	42bb      	cmp	r3, r7
 800aa8c:	4622      	mov	r2, r4
 800aa8e:	d304      	bcc.n	800aa9a <__exponent+0x50>
 800aa90:	1a10      	subs	r0, r2, r0
 800aa92:	b003      	add	sp, #12
 800aa94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa96:	4613      	mov	r3, r2
 800aa98:	e7e7      	b.n	800aa6a <__exponent+0x20>
 800aa9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa9e:	f804 2b01 	strb.w	r2, [r4], #1
 800aaa2:	e7f2      	b.n	800aa8a <__exponent+0x40>
 800aaa4:	2330      	movs	r3, #48	; 0x30
 800aaa6:	4419      	add	r1, r3
 800aaa8:	7083      	strb	r3, [r0, #2]
 800aaaa:	1d02      	adds	r2, r0, #4
 800aaac:	70c1      	strb	r1, [r0, #3]
 800aaae:	e7ef      	b.n	800aa90 <__exponent+0x46>

0800aab0 <_printf_float>:
 800aab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aab4:	b08d      	sub	sp, #52	; 0x34
 800aab6:	460c      	mov	r4, r1
 800aab8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800aabc:	4616      	mov	r6, r2
 800aabe:	461f      	mov	r7, r3
 800aac0:	4605      	mov	r5, r0
 800aac2:	f001 fa91 	bl	800bfe8 <_localeconv_r>
 800aac6:	6803      	ldr	r3, [r0, #0]
 800aac8:	9304      	str	r3, [sp, #16]
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7f5 fbf0 	bl	80002b0 <strlen>
 800aad0:	2300      	movs	r3, #0
 800aad2:	930a      	str	r3, [sp, #40]	; 0x28
 800aad4:	f8d8 3000 	ldr.w	r3, [r8]
 800aad8:	9005      	str	r0, [sp, #20]
 800aada:	3307      	adds	r3, #7
 800aadc:	f023 0307 	bic.w	r3, r3, #7
 800aae0:	f103 0208 	add.w	r2, r3, #8
 800aae4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aae8:	f8d4 b000 	ldr.w	fp, [r4]
 800aaec:	f8c8 2000 	str.w	r2, [r8]
 800aaf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800aaf8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800aafc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ab00:	9307      	str	r3, [sp, #28]
 800ab02:	f8cd 8018 	str.w	r8, [sp, #24]
 800ab06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab0a:	4ba7      	ldr	r3, [pc, #668]	; (800ada8 <_printf_float+0x2f8>)
 800ab0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab10:	f7f6 f82c 	bl	8000b6c <__aeabi_dcmpun>
 800ab14:	bb70      	cbnz	r0, 800ab74 <_printf_float+0xc4>
 800ab16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab1a:	4ba3      	ldr	r3, [pc, #652]	; (800ada8 <_printf_float+0x2f8>)
 800ab1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab20:	f7f6 f806 	bl	8000b30 <__aeabi_dcmple>
 800ab24:	bb30      	cbnz	r0, 800ab74 <_printf_float+0xc4>
 800ab26:	2200      	movs	r2, #0
 800ab28:	2300      	movs	r3, #0
 800ab2a:	4640      	mov	r0, r8
 800ab2c:	4649      	mov	r1, r9
 800ab2e:	f7f5 fff5 	bl	8000b1c <__aeabi_dcmplt>
 800ab32:	b110      	cbz	r0, 800ab3a <_printf_float+0x8a>
 800ab34:	232d      	movs	r3, #45	; 0x2d
 800ab36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab3a:	4a9c      	ldr	r2, [pc, #624]	; (800adac <_printf_float+0x2fc>)
 800ab3c:	4b9c      	ldr	r3, [pc, #624]	; (800adb0 <_printf_float+0x300>)
 800ab3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ab42:	bf8c      	ite	hi
 800ab44:	4690      	movhi	r8, r2
 800ab46:	4698      	movls	r8, r3
 800ab48:	2303      	movs	r3, #3
 800ab4a:	f02b 0204 	bic.w	r2, fp, #4
 800ab4e:	6123      	str	r3, [r4, #16]
 800ab50:	6022      	str	r2, [r4, #0]
 800ab52:	f04f 0900 	mov.w	r9, #0
 800ab56:	9700      	str	r7, [sp, #0]
 800ab58:	4633      	mov	r3, r6
 800ab5a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ab5c:	4621      	mov	r1, r4
 800ab5e:	4628      	mov	r0, r5
 800ab60:	f000 f9e6 	bl	800af30 <_printf_common>
 800ab64:	3001      	adds	r0, #1
 800ab66:	f040 808d 	bne.w	800ac84 <_printf_float+0x1d4>
 800ab6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab6e:	b00d      	add	sp, #52	; 0x34
 800ab70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab74:	4642      	mov	r2, r8
 800ab76:	464b      	mov	r3, r9
 800ab78:	4640      	mov	r0, r8
 800ab7a:	4649      	mov	r1, r9
 800ab7c:	f7f5 fff6 	bl	8000b6c <__aeabi_dcmpun>
 800ab80:	b110      	cbz	r0, 800ab88 <_printf_float+0xd8>
 800ab82:	4a8c      	ldr	r2, [pc, #560]	; (800adb4 <_printf_float+0x304>)
 800ab84:	4b8c      	ldr	r3, [pc, #560]	; (800adb8 <_printf_float+0x308>)
 800ab86:	e7da      	b.n	800ab3e <_printf_float+0x8e>
 800ab88:	6861      	ldr	r1, [r4, #4]
 800ab8a:	1c4b      	adds	r3, r1, #1
 800ab8c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800ab90:	a80a      	add	r0, sp, #40	; 0x28
 800ab92:	d13e      	bne.n	800ac12 <_printf_float+0x162>
 800ab94:	2306      	movs	r3, #6
 800ab96:	6063      	str	r3, [r4, #4]
 800ab98:	2300      	movs	r3, #0
 800ab9a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ab9e:	ab09      	add	r3, sp, #36	; 0x24
 800aba0:	9300      	str	r3, [sp, #0]
 800aba2:	ec49 8b10 	vmov	d0, r8, r9
 800aba6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800abaa:	6022      	str	r2, [r4, #0]
 800abac:	f8cd a004 	str.w	sl, [sp, #4]
 800abb0:	6861      	ldr	r1, [r4, #4]
 800abb2:	4628      	mov	r0, r5
 800abb4:	f7ff fee8 	bl	800a988 <__cvt>
 800abb8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800abbc:	2b47      	cmp	r3, #71	; 0x47
 800abbe:	4680      	mov	r8, r0
 800abc0:	d109      	bne.n	800abd6 <_printf_float+0x126>
 800abc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abc4:	1cd8      	adds	r0, r3, #3
 800abc6:	db02      	blt.n	800abce <_printf_float+0x11e>
 800abc8:	6862      	ldr	r2, [r4, #4]
 800abca:	4293      	cmp	r3, r2
 800abcc:	dd47      	ble.n	800ac5e <_printf_float+0x1ae>
 800abce:	f1aa 0a02 	sub.w	sl, sl, #2
 800abd2:	fa5f fa8a 	uxtb.w	sl, sl
 800abd6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800abda:	9909      	ldr	r1, [sp, #36]	; 0x24
 800abdc:	d824      	bhi.n	800ac28 <_printf_float+0x178>
 800abde:	3901      	subs	r1, #1
 800abe0:	4652      	mov	r2, sl
 800abe2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800abe6:	9109      	str	r1, [sp, #36]	; 0x24
 800abe8:	f7ff ff2f 	bl	800aa4a <__exponent>
 800abec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abee:	1813      	adds	r3, r2, r0
 800abf0:	2a01      	cmp	r2, #1
 800abf2:	4681      	mov	r9, r0
 800abf4:	6123      	str	r3, [r4, #16]
 800abf6:	dc02      	bgt.n	800abfe <_printf_float+0x14e>
 800abf8:	6822      	ldr	r2, [r4, #0]
 800abfa:	07d1      	lsls	r1, r2, #31
 800abfc:	d501      	bpl.n	800ac02 <_printf_float+0x152>
 800abfe:	3301      	adds	r3, #1
 800ac00:	6123      	str	r3, [r4, #16]
 800ac02:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d0a5      	beq.n	800ab56 <_printf_float+0xa6>
 800ac0a:	232d      	movs	r3, #45	; 0x2d
 800ac0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac10:	e7a1      	b.n	800ab56 <_printf_float+0xa6>
 800ac12:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800ac16:	f000 8177 	beq.w	800af08 <_printf_float+0x458>
 800ac1a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ac1e:	d1bb      	bne.n	800ab98 <_printf_float+0xe8>
 800ac20:	2900      	cmp	r1, #0
 800ac22:	d1b9      	bne.n	800ab98 <_printf_float+0xe8>
 800ac24:	2301      	movs	r3, #1
 800ac26:	e7b6      	b.n	800ab96 <_printf_float+0xe6>
 800ac28:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800ac2c:	d119      	bne.n	800ac62 <_printf_float+0x1b2>
 800ac2e:	2900      	cmp	r1, #0
 800ac30:	6863      	ldr	r3, [r4, #4]
 800ac32:	dd0c      	ble.n	800ac4e <_printf_float+0x19e>
 800ac34:	6121      	str	r1, [r4, #16]
 800ac36:	b913      	cbnz	r3, 800ac3e <_printf_float+0x18e>
 800ac38:	6822      	ldr	r2, [r4, #0]
 800ac3a:	07d2      	lsls	r2, r2, #31
 800ac3c:	d502      	bpl.n	800ac44 <_printf_float+0x194>
 800ac3e:	3301      	adds	r3, #1
 800ac40:	440b      	add	r3, r1
 800ac42:	6123      	str	r3, [r4, #16]
 800ac44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac46:	65a3      	str	r3, [r4, #88]	; 0x58
 800ac48:	f04f 0900 	mov.w	r9, #0
 800ac4c:	e7d9      	b.n	800ac02 <_printf_float+0x152>
 800ac4e:	b913      	cbnz	r3, 800ac56 <_printf_float+0x1a6>
 800ac50:	6822      	ldr	r2, [r4, #0]
 800ac52:	07d0      	lsls	r0, r2, #31
 800ac54:	d501      	bpl.n	800ac5a <_printf_float+0x1aa>
 800ac56:	3302      	adds	r3, #2
 800ac58:	e7f3      	b.n	800ac42 <_printf_float+0x192>
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	e7f1      	b.n	800ac42 <_printf_float+0x192>
 800ac5e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800ac62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ac66:	4293      	cmp	r3, r2
 800ac68:	db05      	blt.n	800ac76 <_printf_float+0x1c6>
 800ac6a:	6822      	ldr	r2, [r4, #0]
 800ac6c:	6123      	str	r3, [r4, #16]
 800ac6e:	07d1      	lsls	r1, r2, #31
 800ac70:	d5e8      	bpl.n	800ac44 <_printf_float+0x194>
 800ac72:	3301      	adds	r3, #1
 800ac74:	e7e5      	b.n	800ac42 <_printf_float+0x192>
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	bfd4      	ite	le
 800ac7a:	f1c3 0302 	rsble	r3, r3, #2
 800ac7e:	2301      	movgt	r3, #1
 800ac80:	4413      	add	r3, r2
 800ac82:	e7de      	b.n	800ac42 <_printf_float+0x192>
 800ac84:	6823      	ldr	r3, [r4, #0]
 800ac86:	055a      	lsls	r2, r3, #21
 800ac88:	d407      	bmi.n	800ac9a <_printf_float+0x1ea>
 800ac8a:	6923      	ldr	r3, [r4, #16]
 800ac8c:	4642      	mov	r2, r8
 800ac8e:	4631      	mov	r1, r6
 800ac90:	4628      	mov	r0, r5
 800ac92:	47b8      	blx	r7
 800ac94:	3001      	adds	r0, #1
 800ac96:	d12b      	bne.n	800acf0 <_printf_float+0x240>
 800ac98:	e767      	b.n	800ab6a <_printf_float+0xba>
 800ac9a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ac9e:	f240 80dc 	bls.w	800ae5a <_printf_float+0x3aa>
 800aca2:	2200      	movs	r2, #0
 800aca4:	2300      	movs	r3, #0
 800aca6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800acaa:	f7f5 ff2d 	bl	8000b08 <__aeabi_dcmpeq>
 800acae:	2800      	cmp	r0, #0
 800acb0:	d033      	beq.n	800ad1a <_printf_float+0x26a>
 800acb2:	2301      	movs	r3, #1
 800acb4:	4a41      	ldr	r2, [pc, #260]	; (800adbc <_printf_float+0x30c>)
 800acb6:	4631      	mov	r1, r6
 800acb8:	4628      	mov	r0, r5
 800acba:	47b8      	blx	r7
 800acbc:	3001      	adds	r0, #1
 800acbe:	f43f af54 	beq.w	800ab6a <_printf_float+0xba>
 800acc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800acc6:	429a      	cmp	r2, r3
 800acc8:	db02      	blt.n	800acd0 <_printf_float+0x220>
 800acca:	6823      	ldr	r3, [r4, #0]
 800accc:	07d8      	lsls	r0, r3, #31
 800acce:	d50f      	bpl.n	800acf0 <_printf_float+0x240>
 800acd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acd4:	4631      	mov	r1, r6
 800acd6:	4628      	mov	r0, r5
 800acd8:	47b8      	blx	r7
 800acda:	3001      	adds	r0, #1
 800acdc:	f43f af45 	beq.w	800ab6a <_printf_float+0xba>
 800ace0:	f04f 0800 	mov.w	r8, #0
 800ace4:	f104 091a 	add.w	r9, r4, #26
 800ace8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acea:	3b01      	subs	r3, #1
 800acec:	4543      	cmp	r3, r8
 800acee:	dc09      	bgt.n	800ad04 <_printf_float+0x254>
 800acf0:	6823      	ldr	r3, [r4, #0]
 800acf2:	079b      	lsls	r3, r3, #30
 800acf4:	f100 8103 	bmi.w	800aefe <_printf_float+0x44e>
 800acf8:	68e0      	ldr	r0, [r4, #12]
 800acfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acfc:	4298      	cmp	r0, r3
 800acfe:	bfb8      	it	lt
 800ad00:	4618      	movlt	r0, r3
 800ad02:	e734      	b.n	800ab6e <_printf_float+0xbe>
 800ad04:	2301      	movs	r3, #1
 800ad06:	464a      	mov	r2, r9
 800ad08:	4631      	mov	r1, r6
 800ad0a:	4628      	mov	r0, r5
 800ad0c:	47b8      	blx	r7
 800ad0e:	3001      	adds	r0, #1
 800ad10:	f43f af2b 	beq.w	800ab6a <_printf_float+0xba>
 800ad14:	f108 0801 	add.w	r8, r8, #1
 800ad18:	e7e6      	b.n	800ace8 <_printf_float+0x238>
 800ad1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	dc2b      	bgt.n	800ad78 <_printf_float+0x2c8>
 800ad20:	2301      	movs	r3, #1
 800ad22:	4a26      	ldr	r2, [pc, #152]	; (800adbc <_printf_float+0x30c>)
 800ad24:	4631      	mov	r1, r6
 800ad26:	4628      	mov	r0, r5
 800ad28:	47b8      	blx	r7
 800ad2a:	3001      	adds	r0, #1
 800ad2c:	f43f af1d 	beq.w	800ab6a <_printf_float+0xba>
 800ad30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad32:	b923      	cbnz	r3, 800ad3e <_printf_float+0x28e>
 800ad34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad36:	b913      	cbnz	r3, 800ad3e <_printf_float+0x28e>
 800ad38:	6823      	ldr	r3, [r4, #0]
 800ad3a:	07d9      	lsls	r1, r3, #31
 800ad3c:	d5d8      	bpl.n	800acf0 <_printf_float+0x240>
 800ad3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad42:	4631      	mov	r1, r6
 800ad44:	4628      	mov	r0, r5
 800ad46:	47b8      	blx	r7
 800ad48:	3001      	adds	r0, #1
 800ad4a:	f43f af0e 	beq.w	800ab6a <_printf_float+0xba>
 800ad4e:	f04f 0900 	mov.w	r9, #0
 800ad52:	f104 0a1a 	add.w	sl, r4, #26
 800ad56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad58:	425b      	negs	r3, r3
 800ad5a:	454b      	cmp	r3, r9
 800ad5c:	dc01      	bgt.n	800ad62 <_printf_float+0x2b2>
 800ad5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad60:	e794      	b.n	800ac8c <_printf_float+0x1dc>
 800ad62:	2301      	movs	r3, #1
 800ad64:	4652      	mov	r2, sl
 800ad66:	4631      	mov	r1, r6
 800ad68:	4628      	mov	r0, r5
 800ad6a:	47b8      	blx	r7
 800ad6c:	3001      	adds	r0, #1
 800ad6e:	f43f aefc 	beq.w	800ab6a <_printf_float+0xba>
 800ad72:	f109 0901 	add.w	r9, r9, #1
 800ad76:	e7ee      	b.n	800ad56 <_printf_float+0x2a6>
 800ad78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	bfa8      	it	ge
 800ad80:	461a      	movge	r2, r3
 800ad82:	2a00      	cmp	r2, #0
 800ad84:	4691      	mov	r9, r2
 800ad86:	dd07      	ble.n	800ad98 <_printf_float+0x2e8>
 800ad88:	4613      	mov	r3, r2
 800ad8a:	4631      	mov	r1, r6
 800ad8c:	4642      	mov	r2, r8
 800ad8e:	4628      	mov	r0, r5
 800ad90:	47b8      	blx	r7
 800ad92:	3001      	adds	r0, #1
 800ad94:	f43f aee9 	beq.w	800ab6a <_printf_float+0xba>
 800ad98:	f104 031a 	add.w	r3, r4, #26
 800ad9c:	f04f 0b00 	mov.w	fp, #0
 800ada0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ada4:	9306      	str	r3, [sp, #24]
 800ada6:	e015      	b.n	800add4 <_printf_float+0x324>
 800ada8:	7fefffff 	.word	0x7fefffff
 800adac:	0800cd74 	.word	0x0800cd74
 800adb0:	0800cd70 	.word	0x0800cd70
 800adb4:	0800cd7c 	.word	0x0800cd7c
 800adb8:	0800cd78 	.word	0x0800cd78
 800adbc:	0800cd80 	.word	0x0800cd80
 800adc0:	2301      	movs	r3, #1
 800adc2:	9a06      	ldr	r2, [sp, #24]
 800adc4:	4631      	mov	r1, r6
 800adc6:	4628      	mov	r0, r5
 800adc8:	47b8      	blx	r7
 800adca:	3001      	adds	r0, #1
 800adcc:	f43f aecd 	beq.w	800ab6a <_printf_float+0xba>
 800add0:	f10b 0b01 	add.w	fp, fp, #1
 800add4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800add8:	ebaa 0309 	sub.w	r3, sl, r9
 800addc:	455b      	cmp	r3, fp
 800adde:	dcef      	bgt.n	800adc0 <_printf_float+0x310>
 800ade0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ade4:	429a      	cmp	r2, r3
 800ade6:	44d0      	add	r8, sl
 800ade8:	db15      	blt.n	800ae16 <_printf_float+0x366>
 800adea:	6823      	ldr	r3, [r4, #0]
 800adec:	07da      	lsls	r2, r3, #31
 800adee:	d412      	bmi.n	800ae16 <_printf_float+0x366>
 800adf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adf2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800adf4:	eba3 020a 	sub.w	r2, r3, sl
 800adf8:	eba3 0a01 	sub.w	sl, r3, r1
 800adfc:	4592      	cmp	sl, r2
 800adfe:	bfa8      	it	ge
 800ae00:	4692      	movge	sl, r2
 800ae02:	f1ba 0f00 	cmp.w	sl, #0
 800ae06:	dc0e      	bgt.n	800ae26 <_printf_float+0x376>
 800ae08:	f04f 0800 	mov.w	r8, #0
 800ae0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae10:	f104 091a 	add.w	r9, r4, #26
 800ae14:	e019      	b.n	800ae4a <_printf_float+0x39a>
 800ae16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae1a:	4631      	mov	r1, r6
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	47b8      	blx	r7
 800ae20:	3001      	adds	r0, #1
 800ae22:	d1e5      	bne.n	800adf0 <_printf_float+0x340>
 800ae24:	e6a1      	b.n	800ab6a <_printf_float+0xba>
 800ae26:	4653      	mov	r3, sl
 800ae28:	4642      	mov	r2, r8
 800ae2a:	4631      	mov	r1, r6
 800ae2c:	4628      	mov	r0, r5
 800ae2e:	47b8      	blx	r7
 800ae30:	3001      	adds	r0, #1
 800ae32:	d1e9      	bne.n	800ae08 <_printf_float+0x358>
 800ae34:	e699      	b.n	800ab6a <_printf_float+0xba>
 800ae36:	2301      	movs	r3, #1
 800ae38:	464a      	mov	r2, r9
 800ae3a:	4631      	mov	r1, r6
 800ae3c:	4628      	mov	r0, r5
 800ae3e:	47b8      	blx	r7
 800ae40:	3001      	adds	r0, #1
 800ae42:	f43f ae92 	beq.w	800ab6a <_printf_float+0xba>
 800ae46:	f108 0801 	add.w	r8, r8, #1
 800ae4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae4e:	1a9b      	subs	r3, r3, r2
 800ae50:	eba3 030a 	sub.w	r3, r3, sl
 800ae54:	4543      	cmp	r3, r8
 800ae56:	dcee      	bgt.n	800ae36 <_printf_float+0x386>
 800ae58:	e74a      	b.n	800acf0 <_printf_float+0x240>
 800ae5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae5c:	2a01      	cmp	r2, #1
 800ae5e:	dc01      	bgt.n	800ae64 <_printf_float+0x3b4>
 800ae60:	07db      	lsls	r3, r3, #31
 800ae62:	d53a      	bpl.n	800aeda <_printf_float+0x42a>
 800ae64:	2301      	movs	r3, #1
 800ae66:	4642      	mov	r2, r8
 800ae68:	4631      	mov	r1, r6
 800ae6a:	4628      	mov	r0, r5
 800ae6c:	47b8      	blx	r7
 800ae6e:	3001      	adds	r0, #1
 800ae70:	f43f ae7b 	beq.w	800ab6a <_printf_float+0xba>
 800ae74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae78:	4631      	mov	r1, r6
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	47b8      	blx	r7
 800ae7e:	3001      	adds	r0, #1
 800ae80:	f108 0801 	add.w	r8, r8, #1
 800ae84:	f43f ae71 	beq.w	800ab6a <_printf_float+0xba>
 800ae88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800ae90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae94:	2300      	movs	r3, #0
 800ae96:	f7f5 fe37 	bl	8000b08 <__aeabi_dcmpeq>
 800ae9a:	b9c8      	cbnz	r0, 800aed0 <_printf_float+0x420>
 800ae9c:	4653      	mov	r3, sl
 800ae9e:	4642      	mov	r2, r8
 800aea0:	4631      	mov	r1, r6
 800aea2:	4628      	mov	r0, r5
 800aea4:	47b8      	blx	r7
 800aea6:	3001      	adds	r0, #1
 800aea8:	d10e      	bne.n	800aec8 <_printf_float+0x418>
 800aeaa:	e65e      	b.n	800ab6a <_printf_float+0xba>
 800aeac:	2301      	movs	r3, #1
 800aeae:	4652      	mov	r2, sl
 800aeb0:	4631      	mov	r1, r6
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	47b8      	blx	r7
 800aeb6:	3001      	adds	r0, #1
 800aeb8:	f43f ae57 	beq.w	800ab6a <_printf_float+0xba>
 800aebc:	f108 0801 	add.w	r8, r8, #1
 800aec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aec2:	3b01      	subs	r3, #1
 800aec4:	4543      	cmp	r3, r8
 800aec6:	dcf1      	bgt.n	800aeac <_printf_float+0x3fc>
 800aec8:	464b      	mov	r3, r9
 800aeca:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aece:	e6de      	b.n	800ac8e <_printf_float+0x1de>
 800aed0:	f04f 0800 	mov.w	r8, #0
 800aed4:	f104 0a1a 	add.w	sl, r4, #26
 800aed8:	e7f2      	b.n	800aec0 <_printf_float+0x410>
 800aeda:	2301      	movs	r3, #1
 800aedc:	e7df      	b.n	800ae9e <_printf_float+0x3ee>
 800aede:	2301      	movs	r3, #1
 800aee0:	464a      	mov	r2, r9
 800aee2:	4631      	mov	r1, r6
 800aee4:	4628      	mov	r0, r5
 800aee6:	47b8      	blx	r7
 800aee8:	3001      	adds	r0, #1
 800aeea:	f43f ae3e 	beq.w	800ab6a <_printf_float+0xba>
 800aeee:	f108 0801 	add.w	r8, r8, #1
 800aef2:	68e3      	ldr	r3, [r4, #12]
 800aef4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aef6:	1a9b      	subs	r3, r3, r2
 800aef8:	4543      	cmp	r3, r8
 800aefa:	dcf0      	bgt.n	800aede <_printf_float+0x42e>
 800aefc:	e6fc      	b.n	800acf8 <_printf_float+0x248>
 800aefe:	f04f 0800 	mov.w	r8, #0
 800af02:	f104 0919 	add.w	r9, r4, #25
 800af06:	e7f4      	b.n	800aef2 <_printf_float+0x442>
 800af08:	2900      	cmp	r1, #0
 800af0a:	f43f ae8b 	beq.w	800ac24 <_printf_float+0x174>
 800af0e:	2300      	movs	r3, #0
 800af10:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800af14:	ab09      	add	r3, sp, #36	; 0x24
 800af16:	9300      	str	r3, [sp, #0]
 800af18:	ec49 8b10 	vmov	d0, r8, r9
 800af1c:	6022      	str	r2, [r4, #0]
 800af1e:	f8cd a004 	str.w	sl, [sp, #4]
 800af22:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800af26:	4628      	mov	r0, r5
 800af28:	f7ff fd2e 	bl	800a988 <__cvt>
 800af2c:	4680      	mov	r8, r0
 800af2e:	e648      	b.n	800abc2 <_printf_float+0x112>

0800af30 <_printf_common>:
 800af30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af34:	4691      	mov	r9, r2
 800af36:	461f      	mov	r7, r3
 800af38:	688a      	ldr	r2, [r1, #8]
 800af3a:	690b      	ldr	r3, [r1, #16]
 800af3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800af40:	4293      	cmp	r3, r2
 800af42:	bfb8      	it	lt
 800af44:	4613      	movlt	r3, r2
 800af46:	f8c9 3000 	str.w	r3, [r9]
 800af4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800af4e:	4606      	mov	r6, r0
 800af50:	460c      	mov	r4, r1
 800af52:	b112      	cbz	r2, 800af5a <_printf_common+0x2a>
 800af54:	3301      	adds	r3, #1
 800af56:	f8c9 3000 	str.w	r3, [r9]
 800af5a:	6823      	ldr	r3, [r4, #0]
 800af5c:	0699      	lsls	r1, r3, #26
 800af5e:	bf42      	ittt	mi
 800af60:	f8d9 3000 	ldrmi.w	r3, [r9]
 800af64:	3302      	addmi	r3, #2
 800af66:	f8c9 3000 	strmi.w	r3, [r9]
 800af6a:	6825      	ldr	r5, [r4, #0]
 800af6c:	f015 0506 	ands.w	r5, r5, #6
 800af70:	d107      	bne.n	800af82 <_printf_common+0x52>
 800af72:	f104 0a19 	add.w	sl, r4, #25
 800af76:	68e3      	ldr	r3, [r4, #12]
 800af78:	f8d9 2000 	ldr.w	r2, [r9]
 800af7c:	1a9b      	subs	r3, r3, r2
 800af7e:	42ab      	cmp	r3, r5
 800af80:	dc28      	bgt.n	800afd4 <_printf_common+0xa4>
 800af82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800af86:	6822      	ldr	r2, [r4, #0]
 800af88:	3300      	adds	r3, #0
 800af8a:	bf18      	it	ne
 800af8c:	2301      	movne	r3, #1
 800af8e:	0692      	lsls	r2, r2, #26
 800af90:	d42d      	bmi.n	800afee <_printf_common+0xbe>
 800af92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800af96:	4639      	mov	r1, r7
 800af98:	4630      	mov	r0, r6
 800af9a:	47c0      	blx	r8
 800af9c:	3001      	adds	r0, #1
 800af9e:	d020      	beq.n	800afe2 <_printf_common+0xb2>
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	68e5      	ldr	r5, [r4, #12]
 800afa4:	f8d9 2000 	ldr.w	r2, [r9]
 800afa8:	f003 0306 	and.w	r3, r3, #6
 800afac:	2b04      	cmp	r3, #4
 800afae:	bf08      	it	eq
 800afb0:	1aad      	subeq	r5, r5, r2
 800afb2:	68a3      	ldr	r3, [r4, #8]
 800afb4:	6922      	ldr	r2, [r4, #16]
 800afb6:	bf0c      	ite	eq
 800afb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800afbc:	2500      	movne	r5, #0
 800afbe:	4293      	cmp	r3, r2
 800afc0:	bfc4      	itt	gt
 800afc2:	1a9b      	subgt	r3, r3, r2
 800afc4:	18ed      	addgt	r5, r5, r3
 800afc6:	f04f 0900 	mov.w	r9, #0
 800afca:	341a      	adds	r4, #26
 800afcc:	454d      	cmp	r5, r9
 800afce:	d11a      	bne.n	800b006 <_printf_common+0xd6>
 800afd0:	2000      	movs	r0, #0
 800afd2:	e008      	b.n	800afe6 <_printf_common+0xb6>
 800afd4:	2301      	movs	r3, #1
 800afd6:	4652      	mov	r2, sl
 800afd8:	4639      	mov	r1, r7
 800afda:	4630      	mov	r0, r6
 800afdc:	47c0      	blx	r8
 800afde:	3001      	adds	r0, #1
 800afe0:	d103      	bne.n	800afea <_printf_common+0xba>
 800afe2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afea:	3501      	adds	r5, #1
 800afec:	e7c3      	b.n	800af76 <_printf_common+0x46>
 800afee:	18e1      	adds	r1, r4, r3
 800aff0:	1c5a      	adds	r2, r3, #1
 800aff2:	2030      	movs	r0, #48	; 0x30
 800aff4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aff8:	4422      	add	r2, r4
 800affa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800affe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b002:	3302      	adds	r3, #2
 800b004:	e7c5      	b.n	800af92 <_printf_common+0x62>
 800b006:	2301      	movs	r3, #1
 800b008:	4622      	mov	r2, r4
 800b00a:	4639      	mov	r1, r7
 800b00c:	4630      	mov	r0, r6
 800b00e:	47c0      	blx	r8
 800b010:	3001      	adds	r0, #1
 800b012:	d0e6      	beq.n	800afe2 <_printf_common+0xb2>
 800b014:	f109 0901 	add.w	r9, r9, #1
 800b018:	e7d8      	b.n	800afcc <_printf_common+0x9c>
	...

0800b01c <_printf_i>:
 800b01c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b020:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b024:	460c      	mov	r4, r1
 800b026:	7e09      	ldrb	r1, [r1, #24]
 800b028:	b085      	sub	sp, #20
 800b02a:	296e      	cmp	r1, #110	; 0x6e
 800b02c:	4617      	mov	r7, r2
 800b02e:	4606      	mov	r6, r0
 800b030:	4698      	mov	r8, r3
 800b032:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b034:	f000 80b3 	beq.w	800b19e <_printf_i+0x182>
 800b038:	d822      	bhi.n	800b080 <_printf_i+0x64>
 800b03a:	2963      	cmp	r1, #99	; 0x63
 800b03c:	d036      	beq.n	800b0ac <_printf_i+0x90>
 800b03e:	d80a      	bhi.n	800b056 <_printf_i+0x3a>
 800b040:	2900      	cmp	r1, #0
 800b042:	f000 80b9 	beq.w	800b1b8 <_printf_i+0x19c>
 800b046:	2958      	cmp	r1, #88	; 0x58
 800b048:	f000 8083 	beq.w	800b152 <_printf_i+0x136>
 800b04c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b050:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b054:	e032      	b.n	800b0bc <_printf_i+0xa0>
 800b056:	2964      	cmp	r1, #100	; 0x64
 800b058:	d001      	beq.n	800b05e <_printf_i+0x42>
 800b05a:	2969      	cmp	r1, #105	; 0x69
 800b05c:	d1f6      	bne.n	800b04c <_printf_i+0x30>
 800b05e:	6820      	ldr	r0, [r4, #0]
 800b060:	6813      	ldr	r3, [r2, #0]
 800b062:	0605      	lsls	r5, r0, #24
 800b064:	f103 0104 	add.w	r1, r3, #4
 800b068:	d52a      	bpl.n	800b0c0 <_printf_i+0xa4>
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	6011      	str	r1, [r2, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	da03      	bge.n	800b07a <_printf_i+0x5e>
 800b072:	222d      	movs	r2, #45	; 0x2d
 800b074:	425b      	negs	r3, r3
 800b076:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b07a:	486f      	ldr	r0, [pc, #444]	; (800b238 <_printf_i+0x21c>)
 800b07c:	220a      	movs	r2, #10
 800b07e:	e039      	b.n	800b0f4 <_printf_i+0xd8>
 800b080:	2973      	cmp	r1, #115	; 0x73
 800b082:	f000 809d 	beq.w	800b1c0 <_printf_i+0x1a4>
 800b086:	d808      	bhi.n	800b09a <_printf_i+0x7e>
 800b088:	296f      	cmp	r1, #111	; 0x6f
 800b08a:	d020      	beq.n	800b0ce <_printf_i+0xb2>
 800b08c:	2970      	cmp	r1, #112	; 0x70
 800b08e:	d1dd      	bne.n	800b04c <_printf_i+0x30>
 800b090:	6823      	ldr	r3, [r4, #0]
 800b092:	f043 0320 	orr.w	r3, r3, #32
 800b096:	6023      	str	r3, [r4, #0]
 800b098:	e003      	b.n	800b0a2 <_printf_i+0x86>
 800b09a:	2975      	cmp	r1, #117	; 0x75
 800b09c:	d017      	beq.n	800b0ce <_printf_i+0xb2>
 800b09e:	2978      	cmp	r1, #120	; 0x78
 800b0a0:	d1d4      	bne.n	800b04c <_printf_i+0x30>
 800b0a2:	2378      	movs	r3, #120	; 0x78
 800b0a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b0a8:	4864      	ldr	r0, [pc, #400]	; (800b23c <_printf_i+0x220>)
 800b0aa:	e055      	b.n	800b158 <_printf_i+0x13c>
 800b0ac:	6813      	ldr	r3, [r2, #0]
 800b0ae:	1d19      	adds	r1, r3, #4
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	6011      	str	r1, [r2, #0]
 800b0b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b0b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b0bc:	2301      	movs	r3, #1
 800b0be:	e08c      	b.n	800b1da <_printf_i+0x1be>
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	6011      	str	r1, [r2, #0]
 800b0c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b0c8:	bf18      	it	ne
 800b0ca:	b21b      	sxthne	r3, r3
 800b0cc:	e7cf      	b.n	800b06e <_printf_i+0x52>
 800b0ce:	6813      	ldr	r3, [r2, #0]
 800b0d0:	6825      	ldr	r5, [r4, #0]
 800b0d2:	1d18      	adds	r0, r3, #4
 800b0d4:	6010      	str	r0, [r2, #0]
 800b0d6:	0628      	lsls	r0, r5, #24
 800b0d8:	d501      	bpl.n	800b0de <_printf_i+0xc2>
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	e002      	b.n	800b0e4 <_printf_i+0xc8>
 800b0de:	0668      	lsls	r0, r5, #25
 800b0e0:	d5fb      	bpl.n	800b0da <_printf_i+0xbe>
 800b0e2:	881b      	ldrh	r3, [r3, #0]
 800b0e4:	4854      	ldr	r0, [pc, #336]	; (800b238 <_printf_i+0x21c>)
 800b0e6:	296f      	cmp	r1, #111	; 0x6f
 800b0e8:	bf14      	ite	ne
 800b0ea:	220a      	movne	r2, #10
 800b0ec:	2208      	moveq	r2, #8
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b0f4:	6865      	ldr	r5, [r4, #4]
 800b0f6:	60a5      	str	r5, [r4, #8]
 800b0f8:	2d00      	cmp	r5, #0
 800b0fa:	f2c0 8095 	blt.w	800b228 <_printf_i+0x20c>
 800b0fe:	6821      	ldr	r1, [r4, #0]
 800b100:	f021 0104 	bic.w	r1, r1, #4
 800b104:	6021      	str	r1, [r4, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d13d      	bne.n	800b186 <_printf_i+0x16a>
 800b10a:	2d00      	cmp	r5, #0
 800b10c:	f040 808e 	bne.w	800b22c <_printf_i+0x210>
 800b110:	4665      	mov	r5, ip
 800b112:	2a08      	cmp	r2, #8
 800b114:	d10b      	bne.n	800b12e <_printf_i+0x112>
 800b116:	6823      	ldr	r3, [r4, #0]
 800b118:	07db      	lsls	r3, r3, #31
 800b11a:	d508      	bpl.n	800b12e <_printf_i+0x112>
 800b11c:	6923      	ldr	r3, [r4, #16]
 800b11e:	6862      	ldr	r2, [r4, #4]
 800b120:	429a      	cmp	r2, r3
 800b122:	bfde      	ittt	le
 800b124:	2330      	movle	r3, #48	; 0x30
 800b126:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b12a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b12e:	ebac 0305 	sub.w	r3, ip, r5
 800b132:	6123      	str	r3, [r4, #16]
 800b134:	f8cd 8000 	str.w	r8, [sp]
 800b138:	463b      	mov	r3, r7
 800b13a:	aa03      	add	r2, sp, #12
 800b13c:	4621      	mov	r1, r4
 800b13e:	4630      	mov	r0, r6
 800b140:	f7ff fef6 	bl	800af30 <_printf_common>
 800b144:	3001      	adds	r0, #1
 800b146:	d14d      	bne.n	800b1e4 <_printf_i+0x1c8>
 800b148:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b14c:	b005      	add	sp, #20
 800b14e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b152:	4839      	ldr	r0, [pc, #228]	; (800b238 <_printf_i+0x21c>)
 800b154:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b158:	6813      	ldr	r3, [r2, #0]
 800b15a:	6821      	ldr	r1, [r4, #0]
 800b15c:	1d1d      	adds	r5, r3, #4
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	6015      	str	r5, [r2, #0]
 800b162:	060a      	lsls	r2, r1, #24
 800b164:	d50b      	bpl.n	800b17e <_printf_i+0x162>
 800b166:	07ca      	lsls	r2, r1, #31
 800b168:	bf44      	itt	mi
 800b16a:	f041 0120 	orrmi.w	r1, r1, #32
 800b16e:	6021      	strmi	r1, [r4, #0]
 800b170:	b91b      	cbnz	r3, 800b17a <_printf_i+0x15e>
 800b172:	6822      	ldr	r2, [r4, #0]
 800b174:	f022 0220 	bic.w	r2, r2, #32
 800b178:	6022      	str	r2, [r4, #0]
 800b17a:	2210      	movs	r2, #16
 800b17c:	e7b7      	b.n	800b0ee <_printf_i+0xd2>
 800b17e:	064d      	lsls	r5, r1, #25
 800b180:	bf48      	it	mi
 800b182:	b29b      	uxthmi	r3, r3
 800b184:	e7ef      	b.n	800b166 <_printf_i+0x14a>
 800b186:	4665      	mov	r5, ip
 800b188:	fbb3 f1f2 	udiv	r1, r3, r2
 800b18c:	fb02 3311 	mls	r3, r2, r1, r3
 800b190:	5cc3      	ldrb	r3, [r0, r3]
 800b192:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b196:	460b      	mov	r3, r1
 800b198:	2900      	cmp	r1, #0
 800b19a:	d1f5      	bne.n	800b188 <_printf_i+0x16c>
 800b19c:	e7b9      	b.n	800b112 <_printf_i+0xf6>
 800b19e:	6813      	ldr	r3, [r2, #0]
 800b1a0:	6825      	ldr	r5, [r4, #0]
 800b1a2:	6961      	ldr	r1, [r4, #20]
 800b1a4:	1d18      	adds	r0, r3, #4
 800b1a6:	6010      	str	r0, [r2, #0]
 800b1a8:	0628      	lsls	r0, r5, #24
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	d501      	bpl.n	800b1b2 <_printf_i+0x196>
 800b1ae:	6019      	str	r1, [r3, #0]
 800b1b0:	e002      	b.n	800b1b8 <_printf_i+0x19c>
 800b1b2:	066a      	lsls	r2, r5, #25
 800b1b4:	d5fb      	bpl.n	800b1ae <_printf_i+0x192>
 800b1b6:	8019      	strh	r1, [r3, #0]
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	6123      	str	r3, [r4, #16]
 800b1bc:	4665      	mov	r5, ip
 800b1be:	e7b9      	b.n	800b134 <_printf_i+0x118>
 800b1c0:	6813      	ldr	r3, [r2, #0]
 800b1c2:	1d19      	adds	r1, r3, #4
 800b1c4:	6011      	str	r1, [r2, #0]
 800b1c6:	681d      	ldr	r5, [r3, #0]
 800b1c8:	6862      	ldr	r2, [r4, #4]
 800b1ca:	2100      	movs	r1, #0
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	f7f5 f81f 	bl	8000210 <memchr>
 800b1d2:	b108      	cbz	r0, 800b1d8 <_printf_i+0x1bc>
 800b1d4:	1b40      	subs	r0, r0, r5
 800b1d6:	6060      	str	r0, [r4, #4]
 800b1d8:	6863      	ldr	r3, [r4, #4]
 800b1da:	6123      	str	r3, [r4, #16]
 800b1dc:	2300      	movs	r3, #0
 800b1de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1e2:	e7a7      	b.n	800b134 <_printf_i+0x118>
 800b1e4:	6923      	ldr	r3, [r4, #16]
 800b1e6:	462a      	mov	r2, r5
 800b1e8:	4639      	mov	r1, r7
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	47c0      	blx	r8
 800b1ee:	3001      	adds	r0, #1
 800b1f0:	d0aa      	beq.n	800b148 <_printf_i+0x12c>
 800b1f2:	6823      	ldr	r3, [r4, #0]
 800b1f4:	079b      	lsls	r3, r3, #30
 800b1f6:	d413      	bmi.n	800b220 <_printf_i+0x204>
 800b1f8:	68e0      	ldr	r0, [r4, #12]
 800b1fa:	9b03      	ldr	r3, [sp, #12]
 800b1fc:	4298      	cmp	r0, r3
 800b1fe:	bfb8      	it	lt
 800b200:	4618      	movlt	r0, r3
 800b202:	e7a3      	b.n	800b14c <_printf_i+0x130>
 800b204:	2301      	movs	r3, #1
 800b206:	464a      	mov	r2, r9
 800b208:	4639      	mov	r1, r7
 800b20a:	4630      	mov	r0, r6
 800b20c:	47c0      	blx	r8
 800b20e:	3001      	adds	r0, #1
 800b210:	d09a      	beq.n	800b148 <_printf_i+0x12c>
 800b212:	3501      	adds	r5, #1
 800b214:	68e3      	ldr	r3, [r4, #12]
 800b216:	9a03      	ldr	r2, [sp, #12]
 800b218:	1a9b      	subs	r3, r3, r2
 800b21a:	42ab      	cmp	r3, r5
 800b21c:	dcf2      	bgt.n	800b204 <_printf_i+0x1e8>
 800b21e:	e7eb      	b.n	800b1f8 <_printf_i+0x1dc>
 800b220:	2500      	movs	r5, #0
 800b222:	f104 0919 	add.w	r9, r4, #25
 800b226:	e7f5      	b.n	800b214 <_printf_i+0x1f8>
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d1ac      	bne.n	800b186 <_printf_i+0x16a>
 800b22c:	7803      	ldrb	r3, [r0, #0]
 800b22e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b232:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b236:	e76c      	b.n	800b112 <_printf_i+0xf6>
 800b238:	0800cd82 	.word	0x0800cd82
 800b23c:	0800cd93 	.word	0x0800cd93

0800b240 <_sbrk_r>:
 800b240:	b538      	push	{r3, r4, r5, lr}
 800b242:	4c06      	ldr	r4, [pc, #24]	; (800b25c <_sbrk_r+0x1c>)
 800b244:	2300      	movs	r3, #0
 800b246:	4605      	mov	r5, r0
 800b248:	4608      	mov	r0, r1
 800b24a:	6023      	str	r3, [r4, #0]
 800b24c:	f7fc fc0a 	bl	8007a64 <_sbrk>
 800b250:	1c43      	adds	r3, r0, #1
 800b252:	d102      	bne.n	800b25a <_sbrk_r+0x1a>
 800b254:	6823      	ldr	r3, [r4, #0]
 800b256:	b103      	cbz	r3, 800b25a <_sbrk_r+0x1a>
 800b258:	602b      	str	r3, [r5, #0]
 800b25a:	bd38      	pop	{r3, r4, r5, pc}
 800b25c:	20003184 	.word	0x20003184

0800b260 <_raise_r>:
 800b260:	291f      	cmp	r1, #31
 800b262:	b538      	push	{r3, r4, r5, lr}
 800b264:	4604      	mov	r4, r0
 800b266:	460d      	mov	r5, r1
 800b268:	d904      	bls.n	800b274 <_raise_r+0x14>
 800b26a:	2316      	movs	r3, #22
 800b26c:	6003      	str	r3, [r0, #0]
 800b26e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b272:	bd38      	pop	{r3, r4, r5, pc}
 800b274:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b276:	b112      	cbz	r2, 800b27e <_raise_r+0x1e>
 800b278:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b27c:	b94b      	cbnz	r3, 800b292 <_raise_r+0x32>
 800b27e:	4620      	mov	r0, r4
 800b280:	f000 f830 	bl	800b2e4 <_getpid_r>
 800b284:	462a      	mov	r2, r5
 800b286:	4601      	mov	r1, r0
 800b288:	4620      	mov	r0, r4
 800b28a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b28e:	f000 b817 	b.w	800b2c0 <_kill_r>
 800b292:	2b01      	cmp	r3, #1
 800b294:	d00a      	beq.n	800b2ac <_raise_r+0x4c>
 800b296:	1c59      	adds	r1, r3, #1
 800b298:	d103      	bne.n	800b2a2 <_raise_r+0x42>
 800b29a:	2316      	movs	r3, #22
 800b29c:	6003      	str	r3, [r0, #0]
 800b29e:	2001      	movs	r0, #1
 800b2a0:	e7e7      	b.n	800b272 <_raise_r+0x12>
 800b2a2:	2400      	movs	r4, #0
 800b2a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b2a8:	4628      	mov	r0, r5
 800b2aa:	4798      	blx	r3
 800b2ac:	2000      	movs	r0, #0
 800b2ae:	e7e0      	b.n	800b272 <_raise_r+0x12>

0800b2b0 <raise>:
 800b2b0:	4b02      	ldr	r3, [pc, #8]	; (800b2bc <raise+0xc>)
 800b2b2:	4601      	mov	r1, r0
 800b2b4:	6818      	ldr	r0, [r3, #0]
 800b2b6:	f7ff bfd3 	b.w	800b260 <_raise_r>
 800b2ba:	bf00      	nop
 800b2bc:	20000010 	.word	0x20000010

0800b2c0 <_kill_r>:
 800b2c0:	b538      	push	{r3, r4, r5, lr}
 800b2c2:	4c07      	ldr	r4, [pc, #28]	; (800b2e0 <_kill_r+0x20>)
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	4605      	mov	r5, r0
 800b2c8:	4608      	mov	r0, r1
 800b2ca:	4611      	mov	r1, r2
 800b2cc:	6023      	str	r3, [r4, #0]
 800b2ce:	f7fc fbae 	bl	8007a2e <_kill>
 800b2d2:	1c43      	adds	r3, r0, #1
 800b2d4:	d102      	bne.n	800b2dc <_kill_r+0x1c>
 800b2d6:	6823      	ldr	r3, [r4, #0]
 800b2d8:	b103      	cbz	r3, 800b2dc <_kill_r+0x1c>
 800b2da:	602b      	str	r3, [r5, #0]
 800b2dc:	bd38      	pop	{r3, r4, r5, pc}
 800b2de:	bf00      	nop
 800b2e0:	20003184 	.word	0x20003184

0800b2e4 <_getpid_r>:
 800b2e4:	f7fc bb9b 	b.w	8007a1e <_getpid>

0800b2e8 <_vsniprintf_r>:
 800b2e8:	b530      	push	{r4, r5, lr}
 800b2ea:	1e14      	subs	r4, r2, #0
 800b2ec:	4605      	mov	r5, r0
 800b2ee:	b09b      	sub	sp, #108	; 0x6c
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	da05      	bge.n	800b300 <_vsniprintf_r+0x18>
 800b2f4:	238b      	movs	r3, #139	; 0x8b
 800b2f6:	602b      	str	r3, [r5, #0]
 800b2f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2fc:	b01b      	add	sp, #108	; 0x6c
 800b2fe:	bd30      	pop	{r4, r5, pc}
 800b300:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b304:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b308:	bf14      	ite	ne
 800b30a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b30e:	4623      	moveq	r3, r4
 800b310:	9302      	str	r3, [sp, #8]
 800b312:	9305      	str	r3, [sp, #20]
 800b314:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b318:	9100      	str	r1, [sp, #0]
 800b31a:	9104      	str	r1, [sp, #16]
 800b31c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b320:	4602      	mov	r2, r0
 800b322:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b324:	4669      	mov	r1, sp
 800b326:	4628      	mov	r0, r5
 800b328:	f001 f9b2 	bl	800c690 <_svfiprintf_r>
 800b32c:	1c43      	adds	r3, r0, #1
 800b32e:	bfbc      	itt	lt
 800b330:	238b      	movlt	r3, #139	; 0x8b
 800b332:	602b      	strlt	r3, [r5, #0]
 800b334:	2c00      	cmp	r4, #0
 800b336:	d0e1      	beq.n	800b2fc <_vsniprintf_r+0x14>
 800b338:	9b00      	ldr	r3, [sp, #0]
 800b33a:	2200      	movs	r2, #0
 800b33c:	701a      	strb	r2, [r3, #0]
 800b33e:	e7dd      	b.n	800b2fc <_vsniprintf_r+0x14>

0800b340 <vsniprintf>:
 800b340:	b507      	push	{r0, r1, r2, lr}
 800b342:	9300      	str	r3, [sp, #0]
 800b344:	4613      	mov	r3, r2
 800b346:	460a      	mov	r2, r1
 800b348:	4601      	mov	r1, r0
 800b34a:	4803      	ldr	r0, [pc, #12]	; (800b358 <vsniprintf+0x18>)
 800b34c:	6800      	ldr	r0, [r0, #0]
 800b34e:	f7ff ffcb 	bl	800b2e8 <_vsniprintf_r>
 800b352:	b003      	add	sp, #12
 800b354:	f85d fb04 	ldr.w	pc, [sp], #4
 800b358:	20000010 	.word	0x20000010

0800b35c <quorem>:
 800b35c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b360:	6903      	ldr	r3, [r0, #16]
 800b362:	690c      	ldr	r4, [r1, #16]
 800b364:	42a3      	cmp	r3, r4
 800b366:	4680      	mov	r8, r0
 800b368:	f2c0 8082 	blt.w	800b470 <quorem+0x114>
 800b36c:	3c01      	subs	r4, #1
 800b36e:	f101 0714 	add.w	r7, r1, #20
 800b372:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800b376:	f100 0614 	add.w	r6, r0, #20
 800b37a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b37e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b382:	eb06 030c 	add.w	r3, r6, ip
 800b386:	3501      	adds	r5, #1
 800b388:	eb07 090c 	add.w	r9, r7, ip
 800b38c:	9301      	str	r3, [sp, #4]
 800b38e:	fbb0 f5f5 	udiv	r5, r0, r5
 800b392:	b395      	cbz	r5, 800b3fa <quorem+0x9e>
 800b394:	f04f 0a00 	mov.w	sl, #0
 800b398:	4638      	mov	r0, r7
 800b39a:	46b6      	mov	lr, r6
 800b39c:	46d3      	mov	fp, sl
 800b39e:	f850 2b04 	ldr.w	r2, [r0], #4
 800b3a2:	b293      	uxth	r3, r2
 800b3a4:	fb05 a303 	mla	r3, r5, r3, sl
 800b3a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	ebab 0303 	sub.w	r3, fp, r3
 800b3b2:	0c12      	lsrs	r2, r2, #16
 800b3b4:	f8de b000 	ldr.w	fp, [lr]
 800b3b8:	fb05 a202 	mla	r2, r5, r2, sl
 800b3bc:	fa13 f38b 	uxtah	r3, r3, fp
 800b3c0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b3c4:	fa1f fb82 	uxth.w	fp, r2
 800b3c8:	f8de 2000 	ldr.w	r2, [lr]
 800b3cc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b3d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3da:	4581      	cmp	r9, r0
 800b3dc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b3e0:	f84e 3b04 	str.w	r3, [lr], #4
 800b3e4:	d2db      	bcs.n	800b39e <quorem+0x42>
 800b3e6:	f856 300c 	ldr.w	r3, [r6, ip]
 800b3ea:	b933      	cbnz	r3, 800b3fa <quorem+0x9e>
 800b3ec:	9b01      	ldr	r3, [sp, #4]
 800b3ee:	3b04      	subs	r3, #4
 800b3f0:	429e      	cmp	r6, r3
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	d330      	bcc.n	800b458 <quorem+0xfc>
 800b3f6:	f8c8 4010 	str.w	r4, [r8, #16]
 800b3fa:	4640      	mov	r0, r8
 800b3fc:	f001 f81a 	bl	800c434 <__mcmp>
 800b400:	2800      	cmp	r0, #0
 800b402:	db25      	blt.n	800b450 <quorem+0xf4>
 800b404:	3501      	adds	r5, #1
 800b406:	4630      	mov	r0, r6
 800b408:	f04f 0c00 	mov.w	ip, #0
 800b40c:	f857 2b04 	ldr.w	r2, [r7], #4
 800b410:	f8d0 e000 	ldr.w	lr, [r0]
 800b414:	b293      	uxth	r3, r2
 800b416:	ebac 0303 	sub.w	r3, ip, r3
 800b41a:	0c12      	lsrs	r2, r2, #16
 800b41c:	fa13 f38e 	uxtah	r3, r3, lr
 800b420:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b424:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b428:	b29b      	uxth	r3, r3
 800b42a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b42e:	45b9      	cmp	r9, r7
 800b430:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b434:	f840 3b04 	str.w	r3, [r0], #4
 800b438:	d2e8      	bcs.n	800b40c <quorem+0xb0>
 800b43a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b43e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b442:	b92a      	cbnz	r2, 800b450 <quorem+0xf4>
 800b444:	3b04      	subs	r3, #4
 800b446:	429e      	cmp	r6, r3
 800b448:	461a      	mov	r2, r3
 800b44a:	d30b      	bcc.n	800b464 <quorem+0x108>
 800b44c:	f8c8 4010 	str.w	r4, [r8, #16]
 800b450:	4628      	mov	r0, r5
 800b452:	b003      	add	sp, #12
 800b454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b458:	6812      	ldr	r2, [r2, #0]
 800b45a:	3b04      	subs	r3, #4
 800b45c:	2a00      	cmp	r2, #0
 800b45e:	d1ca      	bne.n	800b3f6 <quorem+0x9a>
 800b460:	3c01      	subs	r4, #1
 800b462:	e7c5      	b.n	800b3f0 <quorem+0x94>
 800b464:	6812      	ldr	r2, [r2, #0]
 800b466:	3b04      	subs	r3, #4
 800b468:	2a00      	cmp	r2, #0
 800b46a:	d1ef      	bne.n	800b44c <quorem+0xf0>
 800b46c:	3c01      	subs	r4, #1
 800b46e:	e7ea      	b.n	800b446 <quorem+0xea>
 800b470:	2000      	movs	r0, #0
 800b472:	e7ee      	b.n	800b452 <quorem+0xf6>
 800b474:	0000      	movs	r0, r0
	...

0800b478 <_dtoa_r>:
 800b478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b47c:	ec57 6b10 	vmov	r6, r7, d0
 800b480:	b097      	sub	sp, #92	; 0x5c
 800b482:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b484:	9106      	str	r1, [sp, #24]
 800b486:	4604      	mov	r4, r0
 800b488:	920b      	str	r2, [sp, #44]	; 0x2c
 800b48a:	9312      	str	r3, [sp, #72]	; 0x48
 800b48c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b490:	e9cd 6700 	strd	r6, r7, [sp]
 800b494:	b93d      	cbnz	r5, 800b4a6 <_dtoa_r+0x2e>
 800b496:	2010      	movs	r0, #16
 800b498:	f7ff f992 	bl	800a7c0 <malloc>
 800b49c:	6260      	str	r0, [r4, #36]	; 0x24
 800b49e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b4a2:	6005      	str	r5, [r0, #0]
 800b4a4:	60c5      	str	r5, [r0, #12]
 800b4a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4a8:	6819      	ldr	r1, [r3, #0]
 800b4aa:	b151      	cbz	r1, 800b4c2 <_dtoa_r+0x4a>
 800b4ac:	685a      	ldr	r2, [r3, #4]
 800b4ae:	604a      	str	r2, [r1, #4]
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	4093      	lsls	r3, r2
 800b4b4:	608b      	str	r3, [r1, #8]
 800b4b6:	4620      	mov	r0, r4
 800b4b8:	f000 fdda 	bl	800c070 <_Bfree>
 800b4bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4be:	2200      	movs	r2, #0
 800b4c0:	601a      	str	r2, [r3, #0]
 800b4c2:	1e3b      	subs	r3, r7, #0
 800b4c4:	bfbb      	ittet	lt
 800b4c6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b4ca:	9301      	strlt	r3, [sp, #4]
 800b4cc:	2300      	movge	r3, #0
 800b4ce:	2201      	movlt	r2, #1
 800b4d0:	bfac      	ite	ge
 800b4d2:	f8c8 3000 	strge.w	r3, [r8]
 800b4d6:	f8c8 2000 	strlt.w	r2, [r8]
 800b4da:	4baf      	ldr	r3, [pc, #700]	; (800b798 <_dtoa_r+0x320>)
 800b4dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b4e0:	ea33 0308 	bics.w	r3, r3, r8
 800b4e4:	d114      	bne.n	800b510 <_dtoa_r+0x98>
 800b4e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4e8:	f242 730f 	movw	r3, #9999	; 0x270f
 800b4ec:	6013      	str	r3, [r2, #0]
 800b4ee:	9b00      	ldr	r3, [sp, #0]
 800b4f0:	b923      	cbnz	r3, 800b4fc <_dtoa_r+0x84>
 800b4f2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	f000 8542 	beq.w	800bf80 <_dtoa_r+0xb08>
 800b4fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4fe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800b7ac <_dtoa_r+0x334>
 800b502:	2b00      	cmp	r3, #0
 800b504:	f000 8544 	beq.w	800bf90 <_dtoa_r+0xb18>
 800b508:	f10b 0303 	add.w	r3, fp, #3
 800b50c:	f000 bd3e 	b.w	800bf8c <_dtoa_r+0xb14>
 800b510:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b514:	2200      	movs	r2, #0
 800b516:	2300      	movs	r3, #0
 800b518:	4630      	mov	r0, r6
 800b51a:	4639      	mov	r1, r7
 800b51c:	f7f5 faf4 	bl	8000b08 <__aeabi_dcmpeq>
 800b520:	4681      	mov	r9, r0
 800b522:	b168      	cbz	r0, 800b540 <_dtoa_r+0xc8>
 800b524:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b526:	2301      	movs	r3, #1
 800b528:	6013      	str	r3, [r2, #0]
 800b52a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f000 8524 	beq.w	800bf7a <_dtoa_r+0xb02>
 800b532:	4b9a      	ldr	r3, [pc, #616]	; (800b79c <_dtoa_r+0x324>)
 800b534:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b536:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800b53a:	6013      	str	r3, [r2, #0]
 800b53c:	f000 bd28 	b.w	800bf90 <_dtoa_r+0xb18>
 800b540:	aa14      	add	r2, sp, #80	; 0x50
 800b542:	a915      	add	r1, sp, #84	; 0x54
 800b544:	ec47 6b10 	vmov	d0, r6, r7
 800b548:	4620      	mov	r0, r4
 800b54a:	f000 ffea 	bl	800c522 <__d2b>
 800b54e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b552:	9004      	str	r0, [sp, #16]
 800b554:	2d00      	cmp	r5, #0
 800b556:	d07c      	beq.n	800b652 <_dtoa_r+0x1da>
 800b558:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b55c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800b560:	46b2      	mov	sl, r6
 800b562:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800b566:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b56a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b56e:	2200      	movs	r2, #0
 800b570:	4b8b      	ldr	r3, [pc, #556]	; (800b7a0 <_dtoa_r+0x328>)
 800b572:	4650      	mov	r0, sl
 800b574:	4659      	mov	r1, fp
 800b576:	f7f4 fea7 	bl	80002c8 <__aeabi_dsub>
 800b57a:	a381      	add	r3, pc, #516	; (adr r3, 800b780 <_dtoa_r+0x308>)
 800b57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b580:	f7f5 f85a 	bl	8000638 <__aeabi_dmul>
 800b584:	a380      	add	r3, pc, #512	; (adr r3, 800b788 <_dtoa_r+0x310>)
 800b586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58a:	f7f4 fe9f 	bl	80002cc <__adddf3>
 800b58e:	4606      	mov	r6, r0
 800b590:	4628      	mov	r0, r5
 800b592:	460f      	mov	r7, r1
 800b594:	f7f4 ffe6 	bl	8000564 <__aeabi_i2d>
 800b598:	a37d      	add	r3, pc, #500	; (adr r3, 800b790 <_dtoa_r+0x318>)
 800b59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59e:	f7f5 f84b 	bl	8000638 <__aeabi_dmul>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	4630      	mov	r0, r6
 800b5a8:	4639      	mov	r1, r7
 800b5aa:	f7f4 fe8f 	bl	80002cc <__adddf3>
 800b5ae:	4606      	mov	r6, r0
 800b5b0:	460f      	mov	r7, r1
 800b5b2:	f7f5 faf1 	bl	8000b98 <__aeabi_d2iz>
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	4682      	mov	sl, r0
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	4630      	mov	r0, r6
 800b5be:	4639      	mov	r1, r7
 800b5c0:	f7f5 faac 	bl	8000b1c <__aeabi_dcmplt>
 800b5c4:	b148      	cbz	r0, 800b5da <_dtoa_r+0x162>
 800b5c6:	4650      	mov	r0, sl
 800b5c8:	f7f4 ffcc 	bl	8000564 <__aeabi_i2d>
 800b5cc:	4632      	mov	r2, r6
 800b5ce:	463b      	mov	r3, r7
 800b5d0:	f7f5 fa9a 	bl	8000b08 <__aeabi_dcmpeq>
 800b5d4:	b908      	cbnz	r0, 800b5da <_dtoa_r+0x162>
 800b5d6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b5da:	f1ba 0f16 	cmp.w	sl, #22
 800b5de:	d859      	bhi.n	800b694 <_dtoa_r+0x21c>
 800b5e0:	4970      	ldr	r1, [pc, #448]	; (800b7a4 <_dtoa_r+0x32c>)
 800b5e2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b5e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5ee:	f7f5 fab3 	bl	8000b58 <__aeabi_dcmpgt>
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d050      	beq.n	800b698 <_dtoa_r+0x220>
 800b5f6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	930f      	str	r3, [sp, #60]	; 0x3c
 800b5fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b600:	1b5d      	subs	r5, r3, r5
 800b602:	f1b5 0801 	subs.w	r8, r5, #1
 800b606:	bf49      	itett	mi
 800b608:	f1c5 0301 	rsbmi	r3, r5, #1
 800b60c:	2300      	movpl	r3, #0
 800b60e:	9305      	strmi	r3, [sp, #20]
 800b610:	f04f 0800 	movmi.w	r8, #0
 800b614:	bf58      	it	pl
 800b616:	9305      	strpl	r3, [sp, #20]
 800b618:	f1ba 0f00 	cmp.w	sl, #0
 800b61c:	db3e      	blt.n	800b69c <_dtoa_r+0x224>
 800b61e:	2300      	movs	r3, #0
 800b620:	44d0      	add	r8, sl
 800b622:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b626:	9307      	str	r3, [sp, #28]
 800b628:	9b06      	ldr	r3, [sp, #24]
 800b62a:	2b09      	cmp	r3, #9
 800b62c:	f200 8090 	bhi.w	800b750 <_dtoa_r+0x2d8>
 800b630:	2b05      	cmp	r3, #5
 800b632:	bfc4      	itt	gt
 800b634:	3b04      	subgt	r3, #4
 800b636:	9306      	strgt	r3, [sp, #24]
 800b638:	9b06      	ldr	r3, [sp, #24]
 800b63a:	f1a3 0302 	sub.w	r3, r3, #2
 800b63e:	bfcc      	ite	gt
 800b640:	2500      	movgt	r5, #0
 800b642:	2501      	movle	r5, #1
 800b644:	2b03      	cmp	r3, #3
 800b646:	f200 808f 	bhi.w	800b768 <_dtoa_r+0x2f0>
 800b64a:	e8df f003 	tbb	[pc, r3]
 800b64e:	7f7d      	.short	0x7f7d
 800b650:	7131      	.short	0x7131
 800b652:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800b656:	441d      	add	r5, r3
 800b658:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b65c:	2820      	cmp	r0, #32
 800b65e:	dd13      	ble.n	800b688 <_dtoa_r+0x210>
 800b660:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b664:	9b00      	ldr	r3, [sp, #0]
 800b666:	fa08 f800 	lsl.w	r8, r8, r0
 800b66a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b66e:	fa23 f000 	lsr.w	r0, r3, r0
 800b672:	ea48 0000 	orr.w	r0, r8, r0
 800b676:	f7f4 ff65 	bl	8000544 <__aeabi_ui2d>
 800b67a:	2301      	movs	r3, #1
 800b67c:	4682      	mov	sl, r0
 800b67e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800b682:	3d01      	subs	r5, #1
 800b684:	9313      	str	r3, [sp, #76]	; 0x4c
 800b686:	e772      	b.n	800b56e <_dtoa_r+0xf6>
 800b688:	9b00      	ldr	r3, [sp, #0]
 800b68a:	f1c0 0020 	rsb	r0, r0, #32
 800b68e:	fa03 f000 	lsl.w	r0, r3, r0
 800b692:	e7f0      	b.n	800b676 <_dtoa_r+0x1fe>
 800b694:	2301      	movs	r3, #1
 800b696:	e7b1      	b.n	800b5fc <_dtoa_r+0x184>
 800b698:	900f      	str	r0, [sp, #60]	; 0x3c
 800b69a:	e7b0      	b.n	800b5fe <_dtoa_r+0x186>
 800b69c:	9b05      	ldr	r3, [sp, #20]
 800b69e:	eba3 030a 	sub.w	r3, r3, sl
 800b6a2:	9305      	str	r3, [sp, #20]
 800b6a4:	f1ca 0300 	rsb	r3, sl, #0
 800b6a8:	9307      	str	r3, [sp, #28]
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	930e      	str	r3, [sp, #56]	; 0x38
 800b6ae:	e7bb      	b.n	800b628 <_dtoa_r+0x1b0>
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	930a      	str	r3, [sp, #40]	; 0x28
 800b6b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	dd59      	ble.n	800b76e <_dtoa_r+0x2f6>
 800b6ba:	9302      	str	r3, [sp, #8]
 800b6bc:	4699      	mov	r9, r3
 800b6be:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	6072      	str	r2, [r6, #4]
 800b6c4:	2204      	movs	r2, #4
 800b6c6:	f102 0014 	add.w	r0, r2, #20
 800b6ca:	4298      	cmp	r0, r3
 800b6cc:	6871      	ldr	r1, [r6, #4]
 800b6ce:	d953      	bls.n	800b778 <_dtoa_r+0x300>
 800b6d0:	4620      	mov	r0, r4
 800b6d2:	f000 fc99 	bl	800c008 <_Balloc>
 800b6d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6d8:	6030      	str	r0, [r6, #0]
 800b6da:	f1b9 0f0e 	cmp.w	r9, #14
 800b6de:	f8d3 b000 	ldr.w	fp, [r3]
 800b6e2:	f200 80e6 	bhi.w	800b8b2 <_dtoa_r+0x43a>
 800b6e6:	2d00      	cmp	r5, #0
 800b6e8:	f000 80e3 	beq.w	800b8b2 <_dtoa_r+0x43a>
 800b6ec:	ed9d 7b00 	vldr	d7, [sp]
 800b6f0:	f1ba 0f00 	cmp.w	sl, #0
 800b6f4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800b6f8:	dd74      	ble.n	800b7e4 <_dtoa_r+0x36c>
 800b6fa:	4a2a      	ldr	r2, [pc, #168]	; (800b7a4 <_dtoa_r+0x32c>)
 800b6fc:	f00a 030f 	and.w	r3, sl, #15
 800b700:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b704:	ed93 7b00 	vldr	d7, [r3]
 800b708:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b70c:	06f0      	lsls	r0, r6, #27
 800b70e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800b712:	d565      	bpl.n	800b7e0 <_dtoa_r+0x368>
 800b714:	4b24      	ldr	r3, [pc, #144]	; (800b7a8 <_dtoa_r+0x330>)
 800b716:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b71a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b71e:	f7f5 f8b5 	bl	800088c <__aeabi_ddiv>
 800b722:	e9cd 0100 	strd	r0, r1, [sp]
 800b726:	f006 060f 	and.w	r6, r6, #15
 800b72a:	2503      	movs	r5, #3
 800b72c:	4f1e      	ldr	r7, [pc, #120]	; (800b7a8 <_dtoa_r+0x330>)
 800b72e:	e04c      	b.n	800b7ca <_dtoa_r+0x352>
 800b730:	2301      	movs	r3, #1
 800b732:	930a      	str	r3, [sp, #40]	; 0x28
 800b734:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b736:	4453      	add	r3, sl
 800b738:	f103 0901 	add.w	r9, r3, #1
 800b73c:	9302      	str	r3, [sp, #8]
 800b73e:	464b      	mov	r3, r9
 800b740:	2b01      	cmp	r3, #1
 800b742:	bfb8      	it	lt
 800b744:	2301      	movlt	r3, #1
 800b746:	e7ba      	b.n	800b6be <_dtoa_r+0x246>
 800b748:	2300      	movs	r3, #0
 800b74a:	e7b2      	b.n	800b6b2 <_dtoa_r+0x23a>
 800b74c:	2300      	movs	r3, #0
 800b74e:	e7f0      	b.n	800b732 <_dtoa_r+0x2ba>
 800b750:	2501      	movs	r5, #1
 800b752:	2300      	movs	r3, #0
 800b754:	9306      	str	r3, [sp, #24]
 800b756:	950a      	str	r5, [sp, #40]	; 0x28
 800b758:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b75c:	9302      	str	r3, [sp, #8]
 800b75e:	4699      	mov	r9, r3
 800b760:	2200      	movs	r2, #0
 800b762:	2312      	movs	r3, #18
 800b764:	920b      	str	r2, [sp, #44]	; 0x2c
 800b766:	e7aa      	b.n	800b6be <_dtoa_r+0x246>
 800b768:	2301      	movs	r3, #1
 800b76a:	930a      	str	r3, [sp, #40]	; 0x28
 800b76c:	e7f4      	b.n	800b758 <_dtoa_r+0x2e0>
 800b76e:	2301      	movs	r3, #1
 800b770:	9302      	str	r3, [sp, #8]
 800b772:	4699      	mov	r9, r3
 800b774:	461a      	mov	r2, r3
 800b776:	e7f5      	b.n	800b764 <_dtoa_r+0x2ec>
 800b778:	3101      	adds	r1, #1
 800b77a:	6071      	str	r1, [r6, #4]
 800b77c:	0052      	lsls	r2, r2, #1
 800b77e:	e7a2      	b.n	800b6c6 <_dtoa_r+0x24e>
 800b780:	636f4361 	.word	0x636f4361
 800b784:	3fd287a7 	.word	0x3fd287a7
 800b788:	8b60c8b3 	.word	0x8b60c8b3
 800b78c:	3fc68a28 	.word	0x3fc68a28
 800b790:	509f79fb 	.word	0x509f79fb
 800b794:	3fd34413 	.word	0x3fd34413
 800b798:	7ff00000 	.word	0x7ff00000
 800b79c:	0800cd81 	.word	0x0800cd81
 800b7a0:	3ff80000 	.word	0x3ff80000
 800b7a4:	0800cde0 	.word	0x0800cde0
 800b7a8:	0800cdb8 	.word	0x0800cdb8
 800b7ac:	0800cdad 	.word	0x0800cdad
 800b7b0:	07f1      	lsls	r1, r6, #31
 800b7b2:	d508      	bpl.n	800b7c6 <_dtoa_r+0x34e>
 800b7b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b7b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7bc:	f7f4 ff3c 	bl	8000638 <__aeabi_dmul>
 800b7c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b7c4:	3501      	adds	r5, #1
 800b7c6:	1076      	asrs	r6, r6, #1
 800b7c8:	3708      	adds	r7, #8
 800b7ca:	2e00      	cmp	r6, #0
 800b7cc:	d1f0      	bne.n	800b7b0 <_dtoa_r+0x338>
 800b7ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b7d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7d6:	f7f5 f859 	bl	800088c <__aeabi_ddiv>
 800b7da:	e9cd 0100 	strd	r0, r1, [sp]
 800b7de:	e01a      	b.n	800b816 <_dtoa_r+0x39e>
 800b7e0:	2502      	movs	r5, #2
 800b7e2:	e7a3      	b.n	800b72c <_dtoa_r+0x2b4>
 800b7e4:	f000 80a0 	beq.w	800b928 <_dtoa_r+0x4b0>
 800b7e8:	f1ca 0600 	rsb	r6, sl, #0
 800b7ec:	4b9f      	ldr	r3, [pc, #636]	; (800ba6c <_dtoa_r+0x5f4>)
 800b7ee:	4fa0      	ldr	r7, [pc, #640]	; (800ba70 <_dtoa_r+0x5f8>)
 800b7f0:	f006 020f 	and.w	r2, r6, #15
 800b7f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b800:	f7f4 ff1a 	bl	8000638 <__aeabi_dmul>
 800b804:	e9cd 0100 	strd	r0, r1, [sp]
 800b808:	1136      	asrs	r6, r6, #4
 800b80a:	2300      	movs	r3, #0
 800b80c:	2502      	movs	r5, #2
 800b80e:	2e00      	cmp	r6, #0
 800b810:	d17f      	bne.n	800b912 <_dtoa_r+0x49a>
 800b812:	2b00      	cmp	r3, #0
 800b814:	d1e1      	bne.n	800b7da <_dtoa_r+0x362>
 800b816:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b818:	2b00      	cmp	r3, #0
 800b81a:	f000 8087 	beq.w	800b92c <_dtoa_r+0x4b4>
 800b81e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b822:	2200      	movs	r2, #0
 800b824:	4b93      	ldr	r3, [pc, #588]	; (800ba74 <_dtoa_r+0x5fc>)
 800b826:	4630      	mov	r0, r6
 800b828:	4639      	mov	r1, r7
 800b82a:	f7f5 f977 	bl	8000b1c <__aeabi_dcmplt>
 800b82e:	2800      	cmp	r0, #0
 800b830:	d07c      	beq.n	800b92c <_dtoa_r+0x4b4>
 800b832:	f1b9 0f00 	cmp.w	r9, #0
 800b836:	d079      	beq.n	800b92c <_dtoa_r+0x4b4>
 800b838:	9b02      	ldr	r3, [sp, #8]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	dd35      	ble.n	800b8aa <_dtoa_r+0x432>
 800b83e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b842:	9308      	str	r3, [sp, #32]
 800b844:	4639      	mov	r1, r7
 800b846:	2200      	movs	r2, #0
 800b848:	4b8b      	ldr	r3, [pc, #556]	; (800ba78 <_dtoa_r+0x600>)
 800b84a:	4630      	mov	r0, r6
 800b84c:	f7f4 fef4 	bl	8000638 <__aeabi_dmul>
 800b850:	e9cd 0100 	strd	r0, r1, [sp]
 800b854:	9f02      	ldr	r7, [sp, #8]
 800b856:	3501      	adds	r5, #1
 800b858:	4628      	mov	r0, r5
 800b85a:	f7f4 fe83 	bl	8000564 <__aeabi_i2d>
 800b85e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b862:	f7f4 fee9 	bl	8000638 <__aeabi_dmul>
 800b866:	2200      	movs	r2, #0
 800b868:	4b84      	ldr	r3, [pc, #528]	; (800ba7c <_dtoa_r+0x604>)
 800b86a:	f7f4 fd2f 	bl	80002cc <__adddf3>
 800b86e:	4605      	mov	r5, r0
 800b870:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b874:	2f00      	cmp	r7, #0
 800b876:	d15d      	bne.n	800b934 <_dtoa_r+0x4bc>
 800b878:	2200      	movs	r2, #0
 800b87a:	4b81      	ldr	r3, [pc, #516]	; (800ba80 <_dtoa_r+0x608>)
 800b87c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b880:	f7f4 fd22 	bl	80002c8 <__aeabi_dsub>
 800b884:	462a      	mov	r2, r5
 800b886:	4633      	mov	r3, r6
 800b888:	e9cd 0100 	strd	r0, r1, [sp]
 800b88c:	f7f5 f964 	bl	8000b58 <__aeabi_dcmpgt>
 800b890:	2800      	cmp	r0, #0
 800b892:	f040 8288 	bne.w	800bda6 <_dtoa_r+0x92e>
 800b896:	462a      	mov	r2, r5
 800b898:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b89c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8a0:	f7f5 f93c 	bl	8000b1c <__aeabi_dcmplt>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	f040 827c 	bne.w	800bda2 <_dtoa_r+0x92a>
 800b8aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b8ae:	e9cd 2300 	strd	r2, r3, [sp]
 800b8b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	f2c0 8150 	blt.w	800bb5a <_dtoa_r+0x6e2>
 800b8ba:	f1ba 0f0e 	cmp.w	sl, #14
 800b8be:	f300 814c 	bgt.w	800bb5a <_dtoa_r+0x6e2>
 800b8c2:	4b6a      	ldr	r3, [pc, #424]	; (800ba6c <_dtoa_r+0x5f4>)
 800b8c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b8c8:	ed93 7b00 	vldr	d7, [r3]
 800b8cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b8d4:	f280 80d8 	bge.w	800ba88 <_dtoa_r+0x610>
 800b8d8:	f1b9 0f00 	cmp.w	r9, #0
 800b8dc:	f300 80d4 	bgt.w	800ba88 <_dtoa_r+0x610>
 800b8e0:	f040 825e 	bne.w	800bda0 <_dtoa_r+0x928>
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	4b66      	ldr	r3, [pc, #408]	; (800ba80 <_dtoa_r+0x608>)
 800b8e8:	ec51 0b17 	vmov	r0, r1, d7
 800b8ec:	f7f4 fea4 	bl	8000638 <__aeabi_dmul>
 800b8f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8f4:	f7f5 f926 	bl	8000b44 <__aeabi_dcmpge>
 800b8f8:	464f      	mov	r7, r9
 800b8fa:	464e      	mov	r6, r9
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	f040 8234 	bne.w	800bd6a <_dtoa_r+0x8f2>
 800b902:	2331      	movs	r3, #49	; 0x31
 800b904:	f10b 0501 	add.w	r5, fp, #1
 800b908:	f88b 3000 	strb.w	r3, [fp]
 800b90c:	f10a 0a01 	add.w	sl, sl, #1
 800b910:	e22f      	b.n	800bd72 <_dtoa_r+0x8fa>
 800b912:	07f2      	lsls	r2, r6, #31
 800b914:	d505      	bpl.n	800b922 <_dtoa_r+0x4aa>
 800b916:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b91a:	f7f4 fe8d 	bl	8000638 <__aeabi_dmul>
 800b91e:	3501      	adds	r5, #1
 800b920:	2301      	movs	r3, #1
 800b922:	1076      	asrs	r6, r6, #1
 800b924:	3708      	adds	r7, #8
 800b926:	e772      	b.n	800b80e <_dtoa_r+0x396>
 800b928:	2502      	movs	r5, #2
 800b92a:	e774      	b.n	800b816 <_dtoa_r+0x39e>
 800b92c:	f8cd a020 	str.w	sl, [sp, #32]
 800b930:	464f      	mov	r7, r9
 800b932:	e791      	b.n	800b858 <_dtoa_r+0x3e0>
 800b934:	4b4d      	ldr	r3, [pc, #308]	; (800ba6c <_dtoa_r+0x5f4>)
 800b936:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b93a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b93e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b940:	2b00      	cmp	r3, #0
 800b942:	d047      	beq.n	800b9d4 <_dtoa_r+0x55c>
 800b944:	4602      	mov	r2, r0
 800b946:	460b      	mov	r3, r1
 800b948:	2000      	movs	r0, #0
 800b94a:	494e      	ldr	r1, [pc, #312]	; (800ba84 <_dtoa_r+0x60c>)
 800b94c:	f7f4 ff9e 	bl	800088c <__aeabi_ddiv>
 800b950:	462a      	mov	r2, r5
 800b952:	4633      	mov	r3, r6
 800b954:	f7f4 fcb8 	bl	80002c8 <__aeabi_dsub>
 800b958:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b95c:	465d      	mov	r5, fp
 800b95e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b962:	f7f5 f919 	bl	8000b98 <__aeabi_d2iz>
 800b966:	4606      	mov	r6, r0
 800b968:	f7f4 fdfc 	bl	8000564 <__aeabi_i2d>
 800b96c:	4602      	mov	r2, r0
 800b96e:	460b      	mov	r3, r1
 800b970:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b974:	f7f4 fca8 	bl	80002c8 <__aeabi_dsub>
 800b978:	3630      	adds	r6, #48	; 0x30
 800b97a:	f805 6b01 	strb.w	r6, [r5], #1
 800b97e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b982:	e9cd 0100 	strd	r0, r1, [sp]
 800b986:	f7f5 f8c9 	bl	8000b1c <__aeabi_dcmplt>
 800b98a:	2800      	cmp	r0, #0
 800b98c:	d163      	bne.n	800ba56 <_dtoa_r+0x5de>
 800b98e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b992:	2000      	movs	r0, #0
 800b994:	4937      	ldr	r1, [pc, #220]	; (800ba74 <_dtoa_r+0x5fc>)
 800b996:	f7f4 fc97 	bl	80002c8 <__aeabi_dsub>
 800b99a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b99e:	f7f5 f8bd 	bl	8000b1c <__aeabi_dcmplt>
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	f040 80b7 	bne.w	800bb16 <_dtoa_r+0x69e>
 800b9a8:	eba5 030b 	sub.w	r3, r5, fp
 800b9ac:	429f      	cmp	r7, r3
 800b9ae:	f77f af7c 	ble.w	800b8aa <_dtoa_r+0x432>
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	4b30      	ldr	r3, [pc, #192]	; (800ba78 <_dtoa_r+0x600>)
 800b9b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b9ba:	f7f4 fe3d 	bl	8000638 <__aeabi_dmul>
 800b9be:	2200      	movs	r2, #0
 800b9c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b9c4:	4b2c      	ldr	r3, [pc, #176]	; (800ba78 <_dtoa_r+0x600>)
 800b9c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9ca:	f7f4 fe35 	bl	8000638 <__aeabi_dmul>
 800b9ce:	e9cd 0100 	strd	r0, r1, [sp]
 800b9d2:	e7c4      	b.n	800b95e <_dtoa_r+0x4e6>
 800b9d4:	462a      	mov	r2, r5
 800b9d6:	4633      	mov	r3, r6
 800b9d8:	f7f4 fe2e 	bl	8000638 <__aeabi_dmul>
 800b9dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b9e0:	eb0b 0507 	add.w	r5, fp, r7
 800b9e4:	465e      	mov	r6, fp
 800b9e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9ea:	f7f5 f8d5 	bl	8000b98 <__aeabi_d2iz>
 800b9ee:	4607      	mov	r7, r0
 800b9f0:	f7f4 fdb8 	bl	8000564 <__aeabi_i2d>
 800b9f4:	3730      	adds	r7, #48	; 0x30
 800b9f6:	4602      	mov	r2, r0
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9fe:	f7f4 fc63 	bl	80002c8 <__aeabi_dsub>
 800ba02:	f806 7b01 	strb.w	r7, [r6], #1
 800ba06:	42ae      	cmp	r6, r5
 800ba08:	e9cd 0100 	strd	r0, r1, [sp]
 800ba0c:	f04f 0200 	mov.w	r2, #0
 800ba10:	d126      	bne.n	800ba60 <_dtoa_r+0x5e8>
 800ba12:	4b1c      	ldr	r3, [pc, #112]	; (800ba84 <_dtoa_r+0x60c>)
 800ba14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ba18:	f7f4 fc58 	bl	80002cc <__adddf3>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	460b      	mov	r3, r1
 800ba20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba24:	f7f5 f898 	bl	8000b58 <__aeabi_dcmpgt>
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	d174      	bne.n	800bb16 <_dtoa_r+0x69e>
 800ba2c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ba30:	2000      	movs	r0, #0
 800ba32:	4914      	ldr	r1, [pc, #80]	; (800ba84 <_dtoa_r+0x60c>)
 800ba34:	f7f4 fc48 	bl	80002c8 <__aeabi_dsub>
 800ba38:	4602      	mov	r2, r0
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba40:	f7f5 f86c 	bl	8000b1c <__aeabi_dcmplt>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	f43f af30 	beq.w	800b8aa <_dtoa_r+0x432>
 800ba4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ba4e:	2b30      	cmp	r3, #48	; 0x30
 800ba50:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ba54:	d002      	beq.n	800ba5c <_dtoa_r+0x5e4>
 800ba56:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ba5a:	e04a      	b.n	800baf2 <_dtoa_r+0x67a>
 800ba5c:	4615      	mov	r5, r2
 800ba5e:	e7f4      	b.n	800ba4a <_dtoa_r+0x5d2>
 800ba60:	4b05      	ldr	r3, [pc, #20]	; (800ba78 <_dtoa_r+0x600>)
 800ba62:	f7f4 fde9 	bl	8000638 <__aeabi_dmul>
 800ba66:	e9cd 0100 	strd	r0, r1, [sp]
 800ba6a:	e7bc      	b.n	800b9e6 <_dtoa_r+0x56e>
 800ba6c:	0800cde0 	.word	0x0800cde0
 800ba70:	0800cdb8 	.word	0x0800cdb8
 800ba74:	3ff00000 	.word	0x3ff00000
 800ba78:	40240000 	.word	0x40240000
 800ba7c:	401c0000 	.word	0x401c0000
 800ba80:	40140000 	.word	0x40140000
 800ba84:	3fe00000 	.word	0x3fe00000
 800ba88:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ba8c:	465d      	mov	r5, fp
 800ba8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ba92:	4630      	mov	r0, r6
 800ba94:	4639      	mov	r1, r7
 800ba96:	f7f4 fef9 	bl	800088c <__aeabi_ddiv>
 800ba9a:	f7f5 f87d 	bl	8000b98 <__aeabi_d2iz>
 800ba9e:	4680      	mov	r8, r0
 800baa0:	f7f4 fd60 	bl	8000564 <__aeabi_i2d>
 800baa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800baa8:	f7f4 fdc6 	bl	8000638 <__aeabi_dmul>
 800baac:	4602      	mov	r2, r0
 800baae:	460b      	mov	r3, r1
 800bab0:	4630      	mov	r0, r6
 800bab2:	4639      	mov	r1, r7
 800bab4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800bab8:	f7f4 fc06 	bl	80002c8 <__aeabi_dsub>
 800babc:	f805 6b01 	strb.w	r6, [r5], #1
 800bac0:	eba5 060b 	sub.w	r6, r5, fp
 800bac4:	45b1      	cmp	r9, r6
 800bac6:	4602      	mov	r2, r0
 800bac8:	460b      	mov	r3, r1
 800baca:	d139      	bne.n	800bb40 <_dtoa_r+0x6c8>
 800bacc:	f7f4 fbfe 	bl	80002cc <__adddf3>
 800bad0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bad4:	4606      	mov	r6, r0
 800bad6:	460f      	mov	r7, r1
 800bad8:	f7f5 f83e 	bl	8000b58 <__aeabi_dcmpgt>
 800badc:	b9c8      	cbnz	r0, 800bb12 <_dtoa_r+0x69a>
 800bade:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bae2:	4630      	mov	r0, r6
 800bae4:	4639      	mov	r1, r7
 800bae6:	f7f5 f80f 	bl	8000b08 <__aeabi_dcmpeq>
 800baea:	b110      	cbz	r0, 800baf2 <_dtoa_r+0x67a>
 800baec:	f018 0f01 	tst.w	r8, #1
 800baf0:	d10f      	bne.n	800bb12 <_dtoa_r+0x69a>
 800baf2:	9904      	ldr	r1, [sp, #16]
 800baf4:	4620      	mov	r0, r4
 800baf6:	f000 fabb 	bl	800c070 <_Bfree>
 800bafa:	2300      	movs	r3, #0
 800bafc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bafe:	702b      	strb	r3, [r5, #0]
 800bb00:	f10a 0301 	add.w	r3, sl, #1
 800bb04:	6013      	str	r3, [r2, #0]
 800bb06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	f000 8241 	beq.w	800bf90 <_dtoa_r+0xb18>
 800bb0e:	601d      	str	r5, [r3, #0]
 800bb10:	e23e      	b.n	800bf90 <_dtoa_r+0xb18>
 800bb12:	f8cd a020 	str.w	sl, [sp, #32]
 800bb16:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bb1a:	2a39      	cmp	r2, #57	; 0x39
 800bb1c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800bb20:	d108      	bne.n	800bb34 <_dtoa_r+0x6bc>
 800bb22:	459b      	cmp	fp, r3
 800bb24:	d10a      	bne.n	800bb3c <_dtoa_r+0x6c4>
 800bb26:	9b08      	ldr	r3, [sp, #32]
 800bb28:	3301      	adds	r3, #1
 800bb2a:	9308      	str	r3, [sp, #32]
 800bb2c:	2330      	movs	r3, #48	; 0x30
 800bb2e:	f88b 3000 	strb.w	r3, [fp]
 800bb32:	465b      	mov	r3, fp
 800bb34:	781a      	ldrb	r2, [r3, #0]
 800bb36:	3201      	adds	r2, #1
 800bb38:	701a      	strb	r2, [r3, #0]
 800bb3a:	e78c      	b.n	800ba56 <_dtoa_r+0x5de>
 800bb3c:	461d      	mov	r5, r3
 800bb3e:	e7ea      	b.n	800bb16 <_dtoa_r+0x69e>
 800bb40:	2200      	movs	r2, #0
 800bb42:	4b9b      	ldr	r3, [pc, #620]	; (800bdb0 <_dtoa_r+0x938>)
 800bb44:	f7f4 fd78 	bl	8000638 <__aeabi_dmul>
 800bb48:	2200      	movs	r2, #0
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	4606      	mov	r6, r0
 800bb4e:	460f      	mov	r7, r1
 800bb50:	f7f4 ffda 	bl	8000b08 <__aeabi_dcmpeq>
 800bb54:	2800      	cmp	r0, #0
 800bb56:	d09a      	beq.n	800ba8e <_dtoa_r+0x616>
 800bb58:	e7cb      	b.n	800baf2 <_dtoa_r+0x67a>
 800bb5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb5c:	2a00      	cmp	r2, #0
 800bb5e:	f000 808b 	beq.w	800bc78 <_dtoa_r+0x800>
 800bb62:	9a06      	ldr	r2, [sp, #24]
 800bb64:	2a01      	cmp	r2, #1
 800bb66:	dc6e      	bgt.n	800bc46 <_dtoa_r+0x7ce>
 800bb68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bb6a:	2a00      	cmp	r2, #0
 800bb6c:	d067      	beq.n	800bc3e <_dtoa_r+0x7c6>
 800bb6e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bb72:	9f07      	ldr	r7, [sp, #28]
 800bb74:	9d05      	ldr	r5, [sp, #20]
 800bb76:	9a05      	ldr	r2, [sp, #20]
 800bb78:	2101      	movs	r1, #1
 800bb7a:	441a      	add	r2, r3
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	9205      	str	r2, [sp, #20]
 800bb80:	4498      	add	r8, r3
 800bb82:	f000 fb15 	bl	800c1b0 <__i2b>
 800bb86:	4606      	mov	r6, r0
 800bb88:	2d00      	cmp	r5, #0
 800bb8a:	dd0c      	ble.n	800bba6 <_dtoa_r+0x72e>
 800bb8c:	f1b8 0f00 	cmp.w	r8, #0
 800bb90:	dd09      	ble.n	800bba6 <_dtoa_r+0x72e>
 800bb92:	4545      	cmp	r5, r8
 800bb94:	9a05      	ldr	r2, [sp, #20]
 800bb96:	462b      	mov	r3, r5
 800bb98:	bfa8      	it	ge
 800bb9a:	4643      	movge	r3, r8
 800bb9c:	1ad2      	subs	r2, r2, r3
 800bb9e:	9205      	str	r2, [sp, #20]
 800bba0:	1aed      	subs	r5, r5, r3
 800bba2:	eba8 0803 	sub.w	r8, r8, r3
 800bba6:	9b07      	ldr	r3, [sp, #28]
 800bba8:	b1eb      	cbz	r3, 800bbe6 <_dtoa_r+0x76e>
 800bbaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d067      	beq.n	800bc80 <_dtoa_r+0x808>
 800bbb0:	b18f      	cbz	r7, 800bbd6 <_dtoa_r+0x75e>
 800bbb2:	4631      	mov	r1, r6
 800bbb4:	463a      	mov	r2, r7
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	f000 fb9a 	bl	800c2f0 <__pow5mult>
 800bbbc:	9a04      	ldr	r2, [sp, #16]
 800bbbe:	4601      	mov	r1, r0
 800bbc0:	4606      	mov	r6, r0
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	f000 fafd 	bl	800c1c2 <__multiply>
 800bbc8:	9904      	ldr	r1, [sp, #16]
 800bbca:	9008      	str	r0, [sp, #32]
 800bbcc:	4620      	mov	r0, r4
 800bbce:	f000 fa4f 	bl	800c070 <_Bfree>
 800bbd2:	9b08      	ldr	r3, [sp, #32]
 800bbd4:	9304      	str	r3, [sp, #16]
 800bbd6:	9b07      	ldr	r3, [sp, #28]
 800bbd8:	1bda      	subs	r2, r3, r7
 800bbda:	d004      	beq.n	800bbe6 <_dtoa_r+0x76e>
 800bbdc:	9904      	ldr	r1, [sp, #16]
 800bbde:	4620      	mov	r0, r4
 800bbe0:	f000 fb86 	bl	800c2f0 <__pow5mult>
 800bbe4:	9004      	str	r0, [sp, #16]
 800bbe6:	2101      	movs	r1, #1
 800bbe8:	4620      	mov	r0, r4
 800bbea:	f000 fae1 	bl	800c1b0 <__i2b>
 800bbee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bbf0:	4607      	mov	r7, r0
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	f000 81d0 	beq.w	800bf98 <_dtoa_r+0xb20>
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	4601      	mov	r1, r0
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	f000 fb77 	bl	800c2f0 <__pow5mult>
 800bc02:	9b06      	ldr	r3, [sp, #24]
 800bc04:	2b01      	cmp	r3, #1
 800bc06:	4607      	mov	r7, r0
 800bc08:	dc40      	bgt.n	800bc8c <_dtoa_r+0x814>
 800bc0a:	9b00      	ldr	r3, [sp, #0]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d139      	bne.n	800bc84 <_dtoa_r+0x80c>
 800bc10:	9b01      	ldr	r3, [sp, #4]
 800bc12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d136      	bne.n	800bc88 <_dtoa_r+0x810>
 800bc1a:	9b01      	ldr	r3, [sp, #4]
 800bc1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bc20:	0d1b      	lsrs	r3, r3, #20
 800bc22:	051b      	lsls	r3, r3, #20
 800bc24:	b12b      	cbz	r3, 800bc32 <_dtoa_r+0x7ba>
 800bc26:	9b05      	ldr	r3, [sp, #20]
 800bc28:	3301      	adds	r3, #1
 800bc2a:	9305      	str	r3, [sp, #20]
 800bc2c:	f108 0801 	add.w	r8, r8, #1
 800bc30:	2301      	movs	r3, #1
 800bc32:	9307      	str	r3, [sp, #28]
 800bc34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d12a      	bne.n	800bc90 <_dtoa_r+0x818>
 800bc3a:	2001      	movs	r0, #1
 800bc3c:	e030      	b.n	800bca0 <_dtoa_r+0x828>
 800bc3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bc40:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bc44:	e795      	b.n	800bb72 <_dtoa_r+0x6fa>
 800bc46:	9b07      	ldr	r3, [sp, #28]
 800bc48:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800bc4c:	42bb      	cmp	r3, r7
 800bc4e:	bfbf      	itttt	lt
 800bc50:	9b07      	ldrlt	r3, [sp, #28]
 800bc52:	9707      	strlt	r7, [sp, #28]
 800bc54:	1afa      	sublt	r2, r7, r3
 800bc56:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800bc58:	bfbb      	ittet	lt
 800bc5a:	189b      	addlt	r3, r3, r2
 800bc5c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800bc5e:	1bdf      	subge	r7, r3, r7
 800bc60:	2700      	movlt	r7, #0
 800bc62:	f1b9 0f00 	cmp.w	r9, #0
 800bc66:	bfb5      	itete	lt
 800bc68:	9b05      	ldrlt	r3, [sp, #20]
 800bc6a:	9d05      	ldrge	r5, [sp, #20]
 800bc6c:	eba3 0509 	sublt.w	r5, r3, r9
 800bc70:	464b      	movge	r3, r9
 800bc72:	bfb8      	it	lt
 800bc74:	2300      	movlt	r3, #0
 800bc76:	e77e      	b.n	800bb76 <_dtoa_r+0x6fe>
 800bc78:	9f07      	ldr	r7, [sp, #28]
 800bc7a:	9d05      	ldr	r5, [sp, #20]
 800bc7c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800bc7e:	e783      	b.n	800bb88 <_dtoa_r+0x710>
 800bc80:	9a07      	ldr	r2, [sp, #28]
 800bc82:	e7ab      	b.n	800bbdc <_dtoa_r+0x764>
 800bc84:	2300      	movs	r3, #0
 800bc86:	e7d4      	b.n	800bc32 <_dtoa_r+0x7ba>
 800bc88:	9b00      	ldr	r3, [sp, #0]
 800bc8a:	e7d2      	b.n	800bc32 <_dtoa_r+0x7ba>
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	9307      	str	r3, [sp, #28]
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800bc96:	6918      	ldr	r0, [r3, #16]
 800bc98:	f000 fa3c 	bl	800c114 <__hi0bits>
 800bc9c:	f1c0 0020 	rsb	r0, r0, #32
 800bca0:	4440      	add	r0, r8
 800bca2:	f010 001f 	ands.w	r0, r0, #31
 800bca6:	d047      	beq.n	800bd38 <_dtoa_r+0x8c0>
 800bca8:	f1c0 0320 	rsb	r3, r0, #32
 800bcac:	2b04      	cmp	r3, #4
 800bcae:	dd3b      	ble.n	800bd28 <_dtoa_r+0x8b0>
 800bcb0:	9b05      	ldr	r3, [sp, #20]
 800bcb2:	f1c0 001c 	rsb	r0, r0, #28
 800bcb6:	4403      	add	r3, r0
 800bcb8:	9305      	str	r3, [sp, #20]
 800bcba:	4405      	add	r5, r0
 800bcbc:	4480      	add	r8, r0
 800bcbe:	9b05      	ldr	r3, [sp, #20]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	dd05      	ble.n	800bcd0 <_dtoa_r+0x858>
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	9904      	ldr	r1, [sp, #16]
 800bcc8:	4620      	mov	r0, r4
 800bcca:	f000 fb5f 	bl	800c38c <__lshift>
 800bcce:	9004      	str	r0, [sp, #16]
 800bcd0:	f1b8 0f00 	cmp.w	r8, #0
 800bcd4:	dd05      	ble.n	800bce2 <_dtoa_r+0x86a>
 800bcd6:	4639      	mov	r1, r7
 800bcd8:	4642      	mov	r2, r8
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f000 fb56 	bl	800c38c <__lshift>
 800bce0:	4607      	mov	r7, r0
 800bce2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bce4:	b353      	cbz	r3, 800bd3c <_dtoa_r+0x8c4>
 800bce6:	4639      	mov	r1, r7
 800bce8:	9804      	ldr	r0, [sp, #16]
 800bcea:	f000 fba3 	bl	800c434 <__mcmp>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	da24      	bge.n	800bd3c <_dtoa_r+0x8c4>
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	220a      	movs	r2, #10
 800bcf6:	9904      	ldr	r1, [sp, #16]
 800bcf8:	4620      	mov	r0, r4
 800bcfa:	f000 f9d0 	bl	800c09e <__multadd>
 800bcfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd00:	9004      	str	r0, [sp, #16]
 800bd02:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	f000 814d 	beq.w	800bfa6 <_dtoa_r+0xb2e>
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	4631      	mov	r1, r6
 800bd10:	220a      	movs	r2, #10
 800bd12:	4620      	mov	r0, r4
 800bd14:	f000 f9c3 	bl	800c09e <__multadd>
 800bd18:	9b02      	ldr	r3, [sp, #8]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	4606      	mov	r6, r0
 800bd1e:	dc4f      	bgt.n	800bdc0 <_dtoa_r+0x948>
 800bd20:	9b06      	ldr	r3, [sp, #24]
 800bd22:	2b02      	cmp	r3, #2
 800bd24:	dd4c      	ble.n	800bdc0 <_dtoa_r+0x948>
 800bd26:	e011      	b.n	800bd4c <_dtoa_r+0x8d4>
 800bd28:	d0c9      	beq.n	800bcbe <_dtoa_r+0x846>
 800bd2a:	9a05      	ldr	r2, [sp, #20]
 800bd2c:	331c      	adds	r3, #28
 800bd2e:	441a      	add	r2, r3
 800bd30:	9205      	str	r2, [sp, #20]
 800bd32:	441d      	add	r5, r3
 800bd34:	4498      	add	r8, r3
 800bd36:	e7c2      	b.n	800bcbe <_dtoa_r+0x846>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	e7f6      	b.n	800bd2a <_dtoa_r+0x8b2>
 800bd3c:	f1b9 0f00 	cmp.w	r9, #0
 800bd40:	dc38      	bgt.n	800bdb4 <_dtoa_r+0x93c>
 800bd42:	9b06      	ldr	r3, [sp, #24]
 800bd44:	2b02      	cmp	r3, #2
 800bd46:	dd35      	ble.n	800bdb4 <_dtoa_r+0x93c>
 800bd48:	f8cd 9008 	str.w	r9, [sp, #8]
 800bd4c:	9b02      	ldr	r3, [sp, #8]
 800bd4e:	b963      	cbnz	r3, 800bd6a <_dtoa_r+0x8f2>
 800bd50:	4639      	mov	r1, r7
 800bd52:	2205      	movs	r2, #5
 800bd54:	4620      	mov	r0, r4
 800bd56:	f000 f9a2 	bl	800c09e <__multadd>
 800bd5a:	4601      	mov	r1, r0
 800bd5c:	4607      	mov	r7, r0
 800bd5e:	9804      	ldr	r0, [sp, #16]
 800bd60:	f000 fb68 	bl	800c434 <__mcmp>
 800bd64:	2800      	cmp	r0, #0
 800bd66:	f73f adcc 	bgt.w	800b902 <_dtoa_r+0x48a>
 800bd6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd6c:	465d      	mov	r5, fp
 800bd6e:	ea6f 0a03 	mvn.w	sl, r3
 800bd72:	f04f 0900 	mov.w	r9, #0
 800bd76:	4639      	mov	r1, r7
 800bd78:	4620      	mov	r0, r4
 800bd7a:	f000 f979 	bl	800c070 <_Bfree>
 800bd7e:	2e00      	cmp	r6, #0
 800bd80:	f43f aeb7 	beq.w	800baf2 <_dtoa_r+0x67a>
 800bd84:	f1b9 0f00 	cmp.w	r9, #0
 800bd88:	d005      	beq.n	800bd96 <_dtoa_r+0x91e>
 800bd8a:	45b1      	cmp	r9, r6
 800bd8c:	d003      	beq.n	800bd96 <_dtoa_r+0x91e>
 800bd8e:	4649      	mov	r1, r9
 800bd90:	4620      	mov	r0, r4
 800bd92:	f000 f96d 	bl	800c070 <_Bfree>
 800bd96:	4631      	mov	r1, r6
 800bd98:	4620      	mov	r0, r4
 800bd9a:	f000 f969 	bl	800c070 <_Bfree>
 800bd9e:	e6a8      	b.n	800baf2 <_dtoa_r+0x67a>
 800bda0:	2700      	movs	r7, #0
 800bda2:	463e      	mov	r6, r7
 800bda4:	e7e1      	b.n	800bd6a <_dtoa_r+0x8f2>
 800bda6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bdaa:	463e      	mov	r6, r7
 800bdac:	e5a9      	b.n	800b902 <_dtoa_r+0x48a>
 800bdae:	bf00      	nop
 800bdb0:	40240000 	.word	0x40240000
 800bdb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdb6:	f8cd 9008 	str.w	r9, [sp, #8]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	f000 80fa 	beq.w	800bfb4 <_dtoa_r+0xb3c>
 800bdc0:	2d00      	cmp	r5, #0
 800bdc2:	dd05      	ble.n	800bdd0 <_dtoa_r+0x958>
 800bdc4:	4631      	mov	r1, r6
 800bdc6:	462a      	mov	r2, r5
 800bdc8:	4620      	mov	r0, r4
 800bdca:	f000 fadf 	bl	800c38c <__lshift>
 800bdce:	4606      	mov	r6, r0
 800bdd0:	9b07      	ldr	r3, [sp, #28]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d04c      	beq.n	800be70 <_dtoa_r+0x9f8>
 800bdd6:	6871      	ldr	r1, [r6, #4]
 800bdd8:	4620      	mov	r0, r4
 800bdda:	f000 f915 	bl	800c008 <_Balloc>
 800bdde:	6932      	ldr	r2, [r6, #16]
 800bde0:	3202      	adds	r2, #2
 800bde2:	4605      	mov	r5, r0
 800bde4:	0092      	lsls	r2, r2, #2
 800bde6:	f106 010c 	add.w	r1, r6, #12
 800bdea:	300c      	adds	r0, #12
 800bdec:	f7fe fcf8 	bl	800a7e0 <memcpy>
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	4629      	mov	r1, r5
 800bdf4:	4620      	mov	r0, r4
 800bdf6:	f000 fac9 	bl	800c38c <__lshift>
 800bdfa:	9b00      	ldr	r3, [sp, #0]
 800bdfc:	f8cd b014 	str.w	fp, [sp, #20]
 800be00:	f003 0301 	and.w	r3, r3, #1
 800be04:	46b1      	mov	r9, r6
 800be06:	9307      	str	r3, [sp, #28]
 800be08:	4606      	mov	r6, r0
 800be0a:	4639      	mov	r1, r7
 800be0c:	9804      	ldr	r0, [sp, #16]
 800be0e:	f7ff faa5 	bl	800b35c <quorem>
 800be12:	4649      	mov	r1, r9
 800be14:	4605      	mov	r5, r0
 800be16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800be1a:	9804      	ldr	r0, [sp, #16]
 800be1c:	f000 fb0a 	bl	800c434 <__mcmp>
 800be20:	4632      	mov	r2, r6
 800be22:	9000      	str	r0, [sp, #0]
 800be24:	4639      	mov	r1, r7
 800be26:	4620      	mov	r0, r4
 800be28:	f000 fb1e 	bl	800c468 <__mdiff>
 800be2c:	68c3      	ldr	r3, [r0, #12]
 800be2e:	4602      	mov	r2, r0
 800be30:	bb03      	cbnz	r3, 800be74 <_dtoa_r+0x9fc>
 800be32:	4601      	mov	r1, r0
 800be34:	9008      	str	r0, [sp, #32]
 800be36:	9804      	ldr	r0, [sp, #16]
 800be38:	f000 fafc 	bl	800c434 <__mcmp>
 800be3c:	9a08      	ldr	r2, [sp, #32]
 800be3e:	4603      	mov	r3, r0
 800be40:	4611      	mov	r1, r2
 800be42:	4620      	mov	r0, r4
 800be44:	9308      	str	r3, [sp, #32]
 800be46:	f000 f913 	bl	800c070 <_Bfree>
 800be4a:	9b08      	ldr	r3, [sp, #32]
 800be4c:	b9a3      	cbnz	r3, 800be78 <_dtoa_r+0xa00>
 800be4e:	9a06      	ldr	r2, [sp, #24]
 800be50:	b992      	cbnz	r2, 800be78 <_dtoa_r+0xa00>
 800be52:	9a07      	ldr	r2, [sp, #28]
 800be54:	b982      	cbnz	r2, 800be78 <_dtoa_r+0xa00>
 800be56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800be5a:	d029      	beq.n	800beb0 <_dtoa_r+0xa38>
 800be5c:	9b00      	ldr	r3, [sp, #0]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	dd01      	ble.n	800be66 <_dtoa_r+0x9ee>
 800be62:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800be66:	9b05      	ldr	r3, [sp, #20]
 800be68:	1c5d      	adds	r5, r3, #1
 800be6a:	f883 8000 	strb.w	r8, [r3]
 800be6e:	e782      	b.n	800bd76 <_dtoa_r+0x8fe>
 800be70:	4630      	mov	r0, r6
 800be72:	e7c2      	b.n	800bdfa <_dtoa_r+0x982>
 800be74:	2301      	movs	r3, #1
 800be76:	e7e3      	b.n	800be40 <_dtoa_r+0x9c8>
 800be78:	9a00      	ldr	r2, [sp, #0]
 800be7a:	2a00      	cmp	r2, #0
 800be7c:	db04      	blt.n	800be88 <_dtoa_r+0xa10>
 800be7e:	d125      	bne.n	800becc <_dtoa_r+0xa54>
 800be80:	9a06      	ldr	r2, [sp, #24]
 800be82:	bb1a      	cbnz	r2, 800becc <_dtoa_r+0xa54>
 800be84:	9a07      	ldr	r2, [sp, #28]
 800be86:	bb0a      	cbnz	r2, 800becc <_dtoa_r+0xa54>
 800be88:	2b00      	cmp	r3, #0
 800be8a:	ddec      	ble.n	800be66 <_dtoa_r+0x9ee>
 800be8c:	2201      	movs	r2, #1
 800be8e:	9904      	ldr	r1, [sp, #16]
 800be90:	4620      	mov	r0, r4
 800be92:	f000 fa7b 	bl	800c38c <__lshift>
 800be96:	4639      	mov	r1, r7
 800be98:	9004      	str	r0, [sp, #16]
 800be9a:	f000 facb 	bl	800c434 <__mcmp>
 800be9e:	2800      	cmp	r0, #0
 800bea0:	dc03      	bgt.n	800beaa <_dtoa_r+0xa32>
 800bea2:	d1e0      	bne.n	800be66 <_dtoa_r+0x9ee>
 800bea4:	f018 0f01 	tst.w	r8, #1
 800bea8:	d0dd      	beq.n	800be66 <_dtoa_r+0x9ee>
 800beaa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800beae:	d1d8      	bne.n	800be62 <_dtoa_r+0x9ea>
 800beb0:	9b05      	ldr	r3, [sp, #20]
 800beb2:	9a05      	ldr	r2, [sp, #20]
 800beb4:	1c5d      	adds	r5, r3, #1
 800beb6:	2339      	movs	r3, #57	; 0x39
 800beb8:	7013      	strb	r3, [r2, #0]
 800beba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bebe:	2b39      	cmp	r3, #57	; 0x39
 800bec0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800bec4:	d04f      	beq.n	800bf66 <_dtoa_r+0xaee>
 800bec6:	3301      	adds	r3, #1
 800bec8:	7013      	strb	r3, [r2, #0]
 800beca:	e754      	b.n	800bd76 <_dtoa_r+0x8fe>
 800becc:	9a05      	ldr	r2, [sp, #20]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	f102 0501 	add.w	r5, r2, #1
 800bed4:	dd06      	ble.n	800bee4 <_dtoa_r+0xa6c>
 800bed6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800beda:	d0e9      	beq.n	800beb0 <_dtoa_r+0xa38>
 800bedc:	f108 0801 	add.w	r8, r8, #1
 800bee0:	9b05      	ldr	r3, [sp, #20]
 800bee2:	e7c2      	b.n	800be6a <_dtoa_r+0x9f2>
 800bee4:	9a02      	ldr	r2, [sp, #8]
 800bee6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800beea:	eba5 030b 	sub.w	r3, r5, fp
 800beee:	4293      	cmp	r3, r2
 800bef0:	d021      	beq.n	800bf36 <_dtoa_r+0xabe>
 800bef2:	2300      	movs	r3, #0
 800bef4:	220a      	movs	r2, #10
 800bef6:	9904      	ldr	r1, [sp, #16]
 800bef8:	4620      	mov	r0, r4
 800befa:	f000 f8d0 	bl	800c09e <__multadd>
 800befe:	45b1      	cmp	r9, r6
 800bf00:	9004      	str	r0, [sp, #16]
 800bf02:	f04f 0300 	mov.w	r3, #0
 800bf06:	f04f 020a 	mov.w	r2, #10
 800bf0a:	4649      	mov	r1, r9
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	d105      	bne.n	800bf1c <_dtoa_r+0xaa4>
 800bf10:	f000 f8c5 	bl	800c09e <__multadd>
 800bf14:	4681      	mov	r9, r0
 800bf16:	4606      	mov	r6, r0
 800bf18:	9505      	str	r5, [sp, #20]
 800bf1a:	e776      	b.n	800be0a <_dtoa_r+0x992>
 800bf1c:	f000 f8bf 	bl	800c09e <__multadd>
 800bf20:	4631      	mov	r1, r6
 800bf22:	4681      	mov	r9, r0
 800bf24:	2300      	movs	r3, #0
 800bf26:	220a      	movs	r2, #10
 800bf28:	4620      	mov	r0, r4
 800bf2a:	f000 f8b8 	bl	800c09e <__multadd>
 800bf2e:	4606      	mov	r6, r0
 800bf30:	e7f2      	b.n	800bf18 <_dtoa_r+0xaa0>
 800bf32:	f04f 0900 	mov.w	r9, #0
 800bf36:	2201      	movs	r2, #1
 800bf38:	9904      	ldr	r1, [sp, #16]
 800bf3a:	4620      	mov	r0, r4
 800bf3c:	f000 fa26 	bl	800c38c <__lshift>
 800bf40:	4639      	mov	r1, r7
 800bf42:	9004      	str	r0, [sp, #16]
 800bf44:	f000 fa76 	bl	800c434 <__mcmp>
 800bf48:	2800      	cmp	r0, #0
 800bf4a:	dcb6      	bgt.n	800beba <_dtoa_r+0xa42>
 800bf4c:	d102      	bne.n	800bf54 <_dtoa_r+0xadc>
 800bf4e:	f018 0f01 	tst.w	r8, #1
 800bf52:	d1b2      	bne.n	800beba <_dtoa_r+0xa42>
 800bf54:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf58:	2b30      	cmp	r3, #48	; 0x30
 800bf5a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800bf5e:	f47f af0a 	bne.w	800bd76 <_dtoa_r+0x8fe>
 800bf62:	4615      	mov	r5, r2
 800bf64:	e7f6      	b.n	800bf54 <_dtoa_r+0xadc>
 800bf66:	4593      	cmp	fp, r2
 800bf68:	d105      	bne.n	800bf76 <_dtoa_r+0xafe>
 800bf6a:	2331      	movs	r3, #49	; 0x31
 800bf6c:	f10a 0a01 	add.w	sl, sl, #1
 800bf70:	f88b 3000 	strb.w	r3, [fp]
 800bf74:	e6ff      	b.n	800bd76 <_dtoa_r+0x8fe>
 800bf76:	4615      	mov	r5, r2
 800bf78:	e79f      	b.n	800beba <_dtoa_r+0xa42>
 800bf7a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800bfe0 <_dtoa_r+0xb68>
 800bf7e:	e007      	b.n	800bf90 <_dtoa_r+0xb18>
 800bf80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf82:	f8df b060 	ldr.w	fp, [pc, #96]	; 800bfe4 <_dtoa_r+0xb6c>
 800bf86:	b11b      	cbz	r3, 800bf90 <_dtoa_r+0xb18>
 800bf88:	f10b 0308 	add.w	r3, fp, #8
 800bf8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bf8e:	6013      	str	r3, [r2, #0]
 800bf90:	4658      	mov	r0, fp
 800bf92:	b017      	add	sp, #92	; 0x5c
 800bf94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf98:	9b06      	ldr	r3, [sp, #24]
 800bf9a:	2b01      	cmp	r3, #1
 800bf9c:	f77f ae35 	ble.w	800bc0a <_dtoa_r+0x792>
 800bfa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bfa2:	9307      	str	r3, [sp, #28]
 800bfa4:	e649      	b.n	800bc3a <_dtoa_r+0x7c2>
 800bfa6:	9b02      	ldr	r3, [sp, #8]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	dc03      	bgt.n	800bfb4 <_dtoa_r+0xb3c>
 800bfac:	9b06      	ldr	r3, [sp, #24]
 800bfae:	2b02      	cmp	r3, #2
 800bfb0:	f73f aecc 	bgt.w	800bd4c <_dtoa_r+0x8d4>
 800bfb4:	465d      	mov	r5, fp
 800bfb6:	4639      	mov	r1, r7
 800bfb8:	9804      	ldr	r0, [sp, #16]
 800bfba:	f7ff f9cf 	bl	800b35c <quorem>
 800bfbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800bfc2:	f805 8b01 	strb.w	r8, [r5], #1
 800bfc6:	9a02      	ldr	r2, [sp, #8]
 800bfc8:	eba5 030b 	sub.w	r3, r5, fp
 800bfcc:	429a      	cmp	r2, r3
 800bfce:	ddb0      	ble.n	800bf32 <_dtoa_r+0xaba>
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	220a      	movs	r2, #10
 800bfd4:	9904      	ldr	r1, [sp, #16]
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	f000 f861 	bl	800c09e <__multadd>
 800bfdc:	9004      	str	r0, [sp, #16]
 800bfde:	e7ea      	b.n	800bfb6 <_dtoa_r+0xb3e>
 800bfe0:	0800cd80 	.word	0x0800cd80
 800bfe4:	0800cda4 	.word	0x0800cda4

0800bfe8 <_localeconv_r>:
 800bfe8:	4b04      	ldr	r3, [pc, #16]	; (800bffc <_localeconv_r+0x14>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	6a18      	ldr	r0, [r3, #32]
 800bfee:	4b04      	ldr	r3, [pc, #16]	; (800c000 <_localeconv_r+0x18>)
 800bff0:	2800      	cmp	r0, #0
 800bff2:	bf08      	it	eq
 800bff4:	4618      	moveq	r0, r3
 800bff6:	30f0      	adds	r0, #240	; 0xf0
 800bff8:	4770      	bx	lr
 800bffa:	bf00      	nop
 800bffc:	20000010 	.word	0x20000010
 800c000:	20000074 	.word	0x20000074

0800c004 <__malloc_lock>:
 800c004:	4770      	bx	lr

0800c006 <__malloc_unlock>:
 800c006:	4770      	bx	lr

0800c008 <_Balloc>:
 800c008:	b570      	push	{r4, r5, r6, lr}
 800c00a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c00c:	4604      	mov	r4, r0
 800c00e:	460e      	mov	r6, r1
 800c010:	b93d      	cbnz	r5, 800c022 <_Balloc+0x1a>
 800c012:	2010      	movs	r0, #16
 800c014:	f7fe fbd4 	bl	800a7c0 <malloc>
 800c018:	6260      	str	r0, [r4, #36]	; 0x24
 800c01a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c01e:	6005      	str	r5, [r0, #0]
 800c020:	60c5      	str	r5, [r0, #12]
 800c022:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c024:	68eb      	ldr	r3, [r5, #12]
 800c026:	b183      	cbz	r3, 800c04a <_Balloc+0x42>
 800c028:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c02a:	68db      	ldr	r3, [r3, #12]
 800c02c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c030:	b9b8      	cbnz	r0, 800c062 <_Balloc+0x5a>
 800c032:	2101      	movs	r1, #1
 800c034:	fa01 f506 	lsl.w	r5, r1, r6
 800c038:	1d6a      	adds	r2, r5, #5
 800c03a:	0092      	lsls	r2, r2, #2
 800c03c:	4620      	mov	r0, r4
 800c03e:	f000 fabf 	bl	800c5c0 <_calloc_r>
 800c042:	b160      	cbz	r0, 800c05e <_Balloc+0x56>
 800c044:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c048:	e00e      	b.n	800c068 <_Balloc+0x60>
 800c04a:	2221      	movs	r2, #33	; 0x21
 800c04c:	2104      	movs	r1, #4
 800c04e:	4620      	mov	r0, r4
 800c050:	f000 fab6 	bl	800c5c0 <_calloc_r>
 800c054:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c056:	60e8      	str	r0, [r5, #12]
 800c058:	68db      	ldr	r3, [r3, #12]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d1e4      	bne.n	800c028 <_Balloc+0x20>
 800c05e:	2000      	movs	r0, #0
 800c060:	bd70      	pop	{r4, r5, r6, pc}
 800c062:	6802      	ldr	r2, [r0, #0]
 800c064:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c068:	2300      	movs	r3, #0
 800c06a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c06e:	e7f7      	b.n	800c060 <_Balloc+0x58>

0800c070 <_Bfree>:
 800c070:	b570      	push	{r4, r5, r6, lr}
 800c072:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c074:	4606      	mov	r6, r0
 800c076:	460d      	mov	r5, r1
 800c078:	b93c      	cbnz	r4, 800c08a <_Bfree+0x1a>
 800c07a:	2010      	movs	r0, #16
 800c07c:	f7fe fba0 	bl	800a7c0 <malloc>
 800c080:	6270      	str	r0, [r6, #36]	; 0x24
 800c082:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c086:	6004      	str	r4, [r0, #0]
 800c088:	60c4      	str	r4, [r0, #12]
 800c08a:	b13d      	cbz	r5, 800c09c <_Bfree+0x2c>
 800c08c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c08e:	686a      	ldr	r2, [r5, #4]
 800c090:	68db      	ldr	r3, [r3, #12]
 800c092:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c096:	6029      	str	r1, [r5, #0]
 800c098:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c09c:	bd70      	pop	{r4, r5, r6, pc}

0800c09e <__multadd>:
 800c09e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0a2:	690d      	ldr	r5, [r1, #16]
 800c0a4:	461f      	mov	r7, r3
 800c0a6:	4606      	mov	r6, r0
 800c0a8:	460c      	mov	r4, r1
 800c0aa:	f101 0c14 	add.w	ip, r1, #20
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	f8dc 0000 	ldr.w	r0, [ip]
 800c0b4:	b281      	uxth	r1, r0
 800c0b6:	fb02 7101 	mla	r1, r2, r1, r7
 800c0ba:	0c0f      	lsrs	r7, r1, #16
 800c0bc:	0c00      	lsrs	r0, r0, #16
 800c0be:	fb02 7000 	mla	r0, r2, r0, r7
 800c0c2:	b289      	uxth	r1, r1
 800c0c4:	3301      	adds	r3, #1
 800c0c6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c0ca:	429d      	cmp	r5, r3
 800c0cc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c0d0:	f84c 1b04 	str.w	r1, [ip], #4
 800c0d4:	dcec      	bgt.n	800c0b0 <__multadd+0x12>
 800c0d6:	b1d7      	cbz	r7, 800c10e <__multadd+0x70>
 800c0d8:	68a3      	ldr	r3, [r4, #8]
 800c0da:	42ab      	cmp	r3, r5
 800c0dc:	dc12      	bgt.n	800c104 <__multadd+0x66>
 800c0de:	6861      	ldr	r1, [r4, #4]
 800c0e0:	4630      	mov	r0, r6
 800c0e2:	3101      	adds	r1, #1
 800c0e4:	f7ff ff90 	bl	800c008 <_Balloc>
 800c0e8:	6922      	ldr	r2, [r4, #16]
 800c0ea:	3202      	adds	r2, #2
 800c0ec:	f104 010c 	add.w	r1, r4, #12
 800c0f0:	4680      	mov	r8, r0
 800c0f2:	0092      	lsls	r2, r2, #2
 800c0f4:	300c      	adds	r0, #12
 800c0f6:	f7fe fb73 	bl	800a7e0 <memcpy>
 800c0fa:	4621      	mov	r1, r4
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	f7ff ffb7 	bl	800c070 <_Bfree>
 800c102:	4644      	mov	r4, r8
 800c104:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c108:	3501      	adds	r5, #1
 800c10a:	615f      	str	r7, [r3, #20]
 800c10c:	6125      	str	r5, [r4, #16]
 800c10e:	4620      	mov	r0, r4
 800c110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c114 <__hi0bits>:
 800c114:	0c02      	lsrs	r2, r0, #16
 800c116:	0412      	lsls	r2, r2, #16
 800c118:	4603      	mov	r3, r0
 800c11a:	b9b2      	cbnz	r2, 800c14a <__hi0bits+0x36>
 800c11c:	0403      	lsls	r3, r0, #16
 800c11e:	2010      	movs	r0, #16
 800c120:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c124:	bf04      	itt	eq
 800c126:	021b      	lsleq	r3, r3, #8
 800c128:	3008      	addeq	r0, #8
 800c12a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c12e:	bf04      	itt	eq
 800c130:	011b      	lsleq	r3, r3, #4
 800c132:	3004      	addeq	r0, #4
 800c134:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c138:	bf04      	itt	eq
 800c13a:	009b      	lsleq	r3, r3, #2
 800c13c:	3002      	addeq	r0, #2
 800c13e:	2b00      	cmp	r3, #0
 800c140:	db06      	blt.n	800c150 <__hi0bits+0x3c>
 800c142:	005b      	lsls	r3, r3, #1
 800c144:	d503      	bpl.n	800c14e <__hi0bits+0x3a>
 800c146:	3001      	adds	r0, #1
 800c148:	4770      	bx	lr
 800c14a:	2000      	movs	r0, #0
 800c14c:	e7e8      	b.n	800c120 <__hi0bits+0xc>
 800c14e:	2020      	movs	r0, #32
 800c150:	4770      	bx	lr

0800c152 <__lo0bits>:
 800c152:	6803      	ldr	r3, [r0, #0]
 800c154:	f013 0207 	ands.w	r2, r3, #7
 800c158:	4601      	mov	r1, r0
 800c15a:	d00b      	beq.n	800c174 <__lo0bits+0x22>
 800c15c:	07da      	lsls	r2, r3, #31
 800c15e:	d423      	bmi.n	800c1a8 <__lo0bits+0x56>
 800c160:	0798      	lsls	r0, r3, #30
 800c162:	bf49      	itett	mi
 800c164:	085b      	lsrmi	r3, r3, #1
 800c166:	089b      	lsrpl	r3, r3, #2
 800c168:	2001      	movmi	r0, #1
 800c16a:	600b      	strmi	r3, [r1, #0]
 800c16c:	bf5c      	itt	pl
 800c16e:	600b      	strpl	r3, [r1, #0]
 800c170:	2002      	movpl	r0, #2
 800c172:	4770      	bx	lr
 800c174:	b298      	uxth	r0, r3
 800c176:	b9a8      	cbnz	r0, 800c1a4 <__lo0bits+0x52>
 800c178:	0c1b      	lsrs	r3, r3, #16
 800c17a:	2010      	movs	r0, #16
 800c17c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c180:	bf04      	itt	eq
 800c182:	0a1b      	lsreq	r3, r3, #8
 800c184:	3008      	addeq	r0, #8
 800c186:	071a      	lsls	r2, r3, #28
 800c188:	bf04      	itt	eq
 800c18a:	091b      	lsreq	r3, r3, #4
 800c18c:	3004      	addeq	r0, #4
 800c18e:	079a      	lsls	r2, r3, #30
 800c190:	bf04      	itt	eq
 800c192:	089b      	lsreq	r3, r3, #2
 800c194:	3002      	addeq	r0, #2
 800c196:	07da      	lsls	r2, r3, #31
 800c198:	d402      	bmi.n	800c1a0 <__lo0bits+0x4e>
 800c19a:	085b      	lsrs	r3, r3, #1
 800c19c:	d006      	beq.n	800c1ac <__lo0bits+0x5a>
 800c19e:	3001      	adds	r0, #1
 800c1a0:	600b      	str	r3, [r1, #0]
 800c1a2:	4770      	bx	lr
 800c1a4:	4610      	mov	r0, r2
 800c1a6:	e7e9      	b.n	800c17c <__lo0bits+0x2a>
 800c1a8:	2000      	movs	r0, #0
 800c1aa:	4770      	bx	lr
 800c1ac:	2020      	movs	r0, #32
 800c1ae:	4770      	bx	lr

0800c1b0 <__i2b>:
 800c1b0:	b510      	push	{r4, lr}
 800c1b2:	460c      	mov	r4, r1
 800c1b4:	2101      	movs	r1, #1
 800c1b6:	f7ff ff27 	bl	800c008 <_Balloc>
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	6144      	str	r4, [r0, #20]
 800c1be:	6102      	str	r2, [r0, #16]
 800c1c0:	bd10      	pop	{r4, pc}

0800c1c2 <__multiply>:
 800c1c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c6:	4614      	mov	r4, r2
 800c1c8:	690a      	ldr	r2, [r1, #16]
 800c1ca:	6923      	ldr	r3, [r4, #16]
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	bfb8      	it	lt
 800c1d0:	460b      	movlt	r3, r1
 800c1d2:	4688      	mov	r8, r1
 800c1d4:	bfbc      	itt	lt
 800c1d6:	46a0      	movlt	r8, r4
 800c1d8:	461c      	movlt	r4, r3
 800c1da:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c1de:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c1e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c1e6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c1ea:	eb07 0609 	add.w	r6, r7, r9
 800c1ee:	42b3      	cmp	r3, r6
 800c1f0:	bfb8      	it	lt
 800c1f2:	3101      	addlt	r1, #1
 800c1f4:	f7ff ff08 	bl	800c008 <_Balloc>
 800c1f8:	f100 0514 	add.w	r5, r0, #20
 800c1fc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800c200:	462b      	mov	r3, r5
 800c202:	2200      	movs	r2, #0
 800c204:	4573      	cmp	r3, lr
 800c206:	d316      	bcc.n	800c236 <__multiply+0x74>
 800c208:	f104 0214 	add.w	r2, r4, #20
 800c20c:	f108 0114 	add.w	r1, r8, #20
 800c210:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800c214:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c218:	9300      	str	r3, [sp, #0]
 800c21a:	9b00      	ldr	r3, [sp, #0]
 800c21c:	9201      	str	r2, [sp, #4]
 800c21e:	4293      	cmp	r3, r2
 800c220:	d80c      	bhi.n	800c23c <__multiply+0x7a>
 800c222:	2e00      	cmp	r6, #0
 800c224:	dd03      	ble.n	800c22e <__multiply+0x6c>
 800c226:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d05d      	beq.n	800c2ea <__multiply+0x128>
 800c22e:	6106      	str	r6, [r0, #16]
 800c230:	b003      	add	sp, #12
 800c232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c236:	f843 2b04 	str.w	r2, [r3], #4
 800c23a:	e7e3      	b.n	800c204 <__multiply+0x42>
 800c23c:	f8b2 b000 	ldrh.w	fp, [r2]
 800c240:	f1bb 0f00 	cmp.w	fp, #0
 800c244:	d023      	beq.n	800c28e <__multiply+0xcc>
 800c246:	4689      	mov	r9, r1
 800c248:	46ac      	mov	ip, r5
 800c24a:	f04f 0800 	mov.w	r8, #0
 800c24e:	f859 4b04 	ldr.w	r4, [r9], #4
 800c252:	f8dc a000 	ldr.w	sl, [ip]
 800c256:	b2a3      	uxth	r3, r4
 800c258:	fa1f fa8a 	uxth.w	sl, sl
 800c25c:	fb0b a303 	mla	r3, fp, r3, sl
 800c260:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c264:	f8dc 4000 	ldr.w	r4, [ip]
 800c268:	4443      	add	r3, r8
 800c26a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c26e:	fb0b 840a 	mla	r4, fp, sl, r8
 800c272:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c276:	46e2      	mov	sl, ip
 800c278:	b29b      	uxth	r3, r3
 800c27a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c27e:	454f      	cmp	r7, r9
 800c280:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c284:	f84a 3b04 	str.w	r3, [sl], #4
 800c288:	d82b      	bhi.n	800c2e2 <__multiply+0x120>
 800c28a:	f8cc 8004 	str.w	r8, [ip, #4]
 800c28e:	9b01      	ldr	r3, [sp, #4]
 800c290:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800c294:	3204      	adds	r2, #4
 800c296:	f1ba 0f00 	cmp.w	sl, #0
 800c29a:	d020      	beq.n	800c2de <__multiply+0x11c>
 800c29c:	682b      	ldr	r3, [r5, #0]
 800c29e:	4689      	mov	r9, r1
 800c2a0:	46a8      	mov	r8, r5
 800c2a2:	f04f 0b00 	mov.w	fp, #0
 800c2a6:	f8b9 c000 	ldrh.w	ip, [r9]
 800c2aa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800c2ae:	fb0a 440c 	mla	r4, sl, ip, r4
 800c2b2:	445c      	add	r4, fp
 800c2b4:	46c4      	mov	ip, r8
 800c2b6:	b29b      	uxth	r3, r3
 800c2b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c2bc:	f84c 3b04 	str.w	r3, [ip], #4
 800c2c0:	f859 3b04 	ldr.w	r3, [r9], #4
 800c2c4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800c2c8:	0c1b      	lsrs	r3, r3, #16
 800c2ca:	fb0a b303 	mla	r3, sl, r3, fp
 800c2ce:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800c2d2:	454f      	cmp	r7, r9
 800c2d4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800c2d8:	d805      	bhi.n	800c2e6 <__multiply+0x124>
 800c2da:	f8c8 3004 	str.w	r3, [r8, #4]
 800c2de:	3504      	adds	r5, #4
 800c2e0:	e79b      	b.n	800c21a <__multiply+0x58>
 800c2e2:	46d4      	mov	ip, sl
 800c2e4:	e7b3      	b.n	800c24e <__multiply+0x8c>
 800c2e6:	46e0      	mov	r8, ip
 800c2e8:	e7dd      	b.n	800c2a6 <__multiply+0xe4>
 800c2ea:	3e01      	subs	r6, #1
 800c2ec:	e799      	b.n	800c222 <__multiply+0x60>
	...

0800c2f0 <__pow5mult>:
 800c2f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2f4:	4615      	mov	r5, r2
 800c2f6:	f012 0203 	ands.w	r2, r2, #3
 800c2fa:	4606      	mov	r6, r0
 800c2fc:	460f      	mov	r7, r1
 800c2fe:	d007      	beq.n	800c310 <__pow5mult+0x20>
 800c300:	3a01      	subs	r2, #1
 800c302:	4c21      	ldr	r4, [pc, #132]	; (800c388 <__pow5mult+0x98>)
 800c304:	2300      	movs	r3, #0
 800c306:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c30a:	f7ff fec8 	bl	800c09e <__multadd>
 800c30e:	4607      	mov	r7, r0
 800c310:	10ad      	asrs	r5, r5, #2
 800c312:	d035      	beq.n	800c380 <__pow5mult+0x90>
 800c314:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c316:	b93c      	cbnz	r4, 800c328 <__pow5mult+0x38>
 800c318:	2010      	movs	r0, #16
 800c31a:	f7fe fa51 	bl	800a7c0 <malloc>
 800c31e:	6270      	str	r0, [r6, #36]	; 0x24
 800c320:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c324:	6004      	str	r4, [r0, #0]
 800c326:	60c4      	str	r4, [r0, #12]
 800c328:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c32c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c330:	b94c      	cbnz	r4, 800c346 <__pow5mult+0x56>
 800c332:	f240 2171 	movw	r1, #625	; 0x271
 800c336:	4630      	mov	r0, r6
 800c338:	f7ff ff3a 	bl	800c1b0 <__i2b>
 800c33c:	2300      	movs	r3, #0
 800c33e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c342:	4604      	mov	r4, r0
 800c344:	6003      	str	r3, [r0, #0]
 800c346:	f04f 0800 	mov.w	r8, #0
 800c34a:	07eb      	lsls	r3, r5, #31
 800c34c:	d50a      	bpl.n	800c364 <__pow5mult+0x74>
 800c34e:	4639      	mov	r1, r7
 800c350:	4622      	mov	r2, r4
 800c352:	4630      	mov	r0, r6
 800c354:	f7ff ff35 	bl	800c1c2 <__multiply>
 800c358:	4639      	mov	r1, r7
 800c35a:	4681      	mov	r9, r0
 800c35c:	4630      	mov	r0, r6
 800c35e:	f7ff fe87 	bl	800c070 <_Bfree>
 800c362:	464f      	mov	r7, r9
 800c364:	106d      	asrs	r5, r5, #1
 800c366:	d00b      	beq.n	800c380 <__pow5mult+0x90>
 800c368:	6820      	ldr	r0, [r4, #0]
 800c36a:	b938      	cbnz	r0, 800c37c <__pow5mult+0x8c>
 800c36c:	4622      	mov	r2, r4
 800c36e:	4621      	mov	r1, r4
 800c370:	4630      	mov	r0, r6
 800c372:	f7ff ff26 	bl	800c1c2 <__multiply>
 800c376:	6020      	str	r0, [r4, #0]
 800c378:	f8c0 8000 	str.w	r8, [r0]
 800c37c:	4604      	mov	r4, r0
 800c37e:	e7e4      	b.n	800c34a <__pow5mult+0x5a>
 800c380:	4638      	mov	r0, r7
 800c382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c386:	bf00      	nop
 800c388:	0800cea8 	.word	0x0800cea8

0800c38c <__lshift>:
 800c38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c390:	460c      	mov	r4, r1
 800c392:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c396:	6923      	ldr	r3, [r4, #16]
 800c398:	6849      	ldr	r1, [r1, #4]
 800c39a:	eb0a 0903 	add.w	r9, sl, r3
 800c39e:	68a3      	ldr	r3, [r4, #8]
 800c3a0:	4607      	mov	r7, r0
 800c3a2:	4616      	mov	r6, r2
 800c3a4:	f109 0501 	add.w	r5, r9, #1
 800c3a8:	42ab      	cmp	r3, r5
 800c3aa:	db32      	blt.n	800c412 <__lshift+0x86>
 800c3ac:	4638      	mov	r0, r7
 800c3ae:	f7ff fe2b 	bl	800c008 <_Balloc>
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	4680      	mov	r8, r0
 800c3b6:	f100 0114 	add.w	r1, r0, #20
 800c3ba:	461a      	mov	r2, r3
 800c3bc:	4553      	cmp	r3, sl
 800c3be:	db2b      	blt.n	800c418 <__lshift+0x8c>
 800c3c0:	6920      	ldr	r0, [r4, #16]
 800c3c2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3c6:	f104 0314 	add.w	r3, r4, #20
 800c3ca:	f016 021f 	ands.w	r2, r6, #31
 800c3ce:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3d2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c3d6:	d025      	beq.n	800c424 <__lshift+0x98>
 800c3d8:	f1c2 0e20 	rsb	lr, r2, #32
 800c3dc:	2000      	movs	r0, #0
 800c3de:	681e      	ldr	r6, [r3, #0]
 800c3e0:	468a      	mov	sl, r1
 800c3e2:	4096      	lsls	r6, r2
 800c3e4:	4330      	orrs	r0, r6
 800c3e6:	f84a 0b04 	str.w	r0, [sl], #4
 800c3ea:	f853 0b04 	ldr.w	r0, [r3], #4
 800c3ee:	459c      	cmp	ip, r3
 800c3f0:	fa20 f00e 	lsr.w	r0, r0, lr
 800c3f4:	d814      	bhi.n	800c420 <__lshift+0x94>
 800c3f6:	6048      	str	r0, [r1, #4]
 800c3f8:	b108      	cbz	r0, 800c3fe <__lshift+0x72>
 800c3fa:	f109 0502 	add.w	r5, r9, #2
 800c3fe:	3d01      	subs	r5, #1
 800c400:	4638      	mov	r0, r7
 800c402:	f8c8 5010 	str.w	r5, [r8, #16]
 800c406:	4621      	mov	r1, r4
 800c408:	f7ff fe32 	bl	800c070 <_Bfree>
 800c40c:	4640      	mov	r0, r8
 800c40e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c412:	3101      	adds	r1, #1
 800c414:	005b      	lsls	r3, r3, #1
 800c416:	e7c7      	b.n	800c3a8 <__lshift+0x1c>
 800c418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c41c:	3301      	adds	r3, #1
 800c41e:	e7cd      	b.n	800c3bc <__lshift+0x30>
 800c420:	4651      	mov	r1, sl
 800c422:	e7dc      	b.n	800c3de <__lshift+0x52>
 800c424:	3904      	subs	r1, #4
 800c426:	f853 2b04 	ldr.w	r2, [r3], #4
 800c42a:	f841 2f04 	str.w	r2, [r1, #4]!
 800c42e:	459c      	cmp	ip, r3
 800c430:	d8f9      	bhi.n	800c426 <__lshift+0x9a>
 800c432:	e7e4      	b.n	800c3fe <__lshift+0x72>

0800c434 <__mcmp>:
 800c434:	6903      	ldr	r3, [r0, #16]
 800c436:	690a      	ldr	r2, [r1, #16]
 800c438:	1a9b      	subs	r3, r3, r2
 800c43a:	b530      	push	{r4, r5, lr}
 800c43c:	d10c      	bne.n	800c458 <__mcmp+0x24>
 800c43e:	0092      	lsls	r2, r2, #2
 800c440:	3014      	adds	r0, #20
 800c442:	3114      	adds	r1, #20
 800c444:	1884      	adds	r4, r0, r2
 800c446:	4411      	add	r1, r2
 800c448:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c44c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c450:	4295      	cmp	r5, r2
 800c452:	d003      	beq.n	800c45c <__mcmp+0x28>
 800c454:	d305      	bcc.n	800c462 <__mcmp+0x2e>
 800c456:	2301      	movs	r3, #1
 800c458:	4618      	mov	r0, r3
 800c45a:	bd30      	pop	{r4, r5, pc}
 800c45c:	42a0      	cmp	r0, r4
 800c45e:	d3f3      	bcc.n	800c448 <__mcmp+0x14>
 800c460:	e7fa      	b.n	800c458 <__mcmp+0x24>
 800c462:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c466:	e7f7      	b.n	800c458 <__mcmp+0x24>

0800c468 <__mdiff>:
 800c468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c46c:	460d      	mov	r5, r1
 800c46e:	4607      	mov	r7, r0
 800c470:	4611      	mov	r1, r2
 800c472:	4628      	mov	r0, r5
 800c474:	4614      	mov	r4, r2
 800c476:	f7ff ffdd 	bl	800c434 <__mcmp>
 800c47a:	1e06      	subs	r6, r0, #0
 800c47c:	d108      	bne.n	800c490 <__mdiff+0x28>
 800c47e:	4631      	mov	r1, r6
 800c480:	4638      	mov	r0, r7
 800c482:	f7ff fdc1 	bl	800c008 <_Balloc>
 800c486:	2301      	movs	r3, #1
 800c488:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c48c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c490:	bfa4      	itt	ge
 800c492:	4623      	movge	r3, r4
 800c494:	462c      	movge	r4, r5
 800c496:	4638      	mov	r0, r7
 800c498:	6861      	ldr	r1, [r4, #4]
 800c49a:	bfa6      	itte	ge
 800c49c:	461d      	movge	r5, r3
 800c49e:	2600      	movge	r6, #0
 800c4a0:	2601      	movlt	r6, #1
 800c4a2:	f7ff fdb1 	bl	800c008 <_Balloc>
 800c4a6:	692b      	ldr	r3, [r5, #16]
 800c4a8:	60c6      	str	r6, [r0, #12]
 800c4aa:	6926      	ldr	r6, [r4, #16]
 800c4ac:	f105 0914 	add.w	r9, r5, #20
 800c4b0:	f104 0214 	add.w	r2, r4, #20
 800c4b4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c4b8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c4bc:	f100 0514 	add.w	r5, r0, #20
 800c4c0:	f04f 0e00 	mov.w	lr, #0
 800c4c4:	f852 ab04 	ldr.w	sl, [r2], #4
 800c4c8:	f859 4b04 	ldr.w	r4, [r9], #4
 800c4cc:	fa1e f18a 	uxtah	r1, lr, sl
 800c4d0:	b2a3      	uxth	r3, r4
 800c4d2:	1ac9      	subs	r1, r1, r3
 800c4d4:	0c23      	lsrs	r3, r4, #16
 800c4d6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c4da:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c4de:	b289      	uxth	r1, r1
 800c4e0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c4e4:	45c8      	cmp	r8, r9
 800c4e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c4ea:	4694      	mov	ip, r2
 800c4ec:	f845 3b04 	str.w	r3, [r5], #4
 800c4f0:	d8e8      	bhi.n	800c4c4 <__mdiff+0x5c>
 800c4f2:	45bc      	cmp	ip, r7
 800c4f4:	d304      	bcc.n	800c500 <__mdiff+0x98>
 800c4f6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c4fa:	b183      	cbz	r3, 800c51e <__mdiff+0xb6>
 800c4fc:	6106      	str	r6, [r0, #16]
 800c4fe:	e7c5      	b.n	800c48c <__mdiff+0x24>
 800c500:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c504:	fa1e f381 	uxtah	r3, lr, r1
 800c508:	141a      	asrs	r2, r3, #16
 800c50a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c50e:	b29b      	uxth	r3, r3
 800c510:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c514:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c518:	f845 3b04 	str.w	r3, [r5], #4
 800c51c:	e7e9      	b.n	800c4f2 <__mdiff+0x8a>
 800c51e:	3e01      	subs	r6, #1
 800c520:	e7e9      	b.n	800c4f6 <__mdiff+0x8e>

0800c522 <__d2b>:
 800c522:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c526:	460e      	mov	r6, r1
 800c528:	2101      	movs	r1, #1
 800c52a:	ec59 8b10 	vmov	r8, r9, d0
 800c52e:	4615      	mov	r5, r2
 800c530:	f7ff fd6a 	bl	800c008 <_Balloc>
 800c534:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c538:	4607      	mov	r7, r0
 800c53a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c53e:	bb34      	cbnz	r4, 800c58e <__d2b+0x6c>
 800c540:	9301      	str	r3, [sp, #4]
 800c542:	f1b8 0300 	subs.w	r3, r8, #0
 800c546:	d027      	beq.n	800c598 <__d2b+0x76>
 800c548:	a802      	add	r0, sp, #8
 800c54a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c54e:	f7ff fe00 	bl	800c152 <__lo0bits>
 800c552:	9900      	ldr	r1, [sp, #0]
 800c554:	b1f0      	cbz	r0, 800c594 <__d2b+0x72>
 800c556:	9a01      	ldr	r2, [sp, #4]
 800c558:	f1c0 0320 	rsb	r3, r0, #32
 800c55c:	fa02 f303 	lsl.w	r3, r2, r3
 800c560:	430b      	orrs	r3, r1
 800c562:	40c2      	lsrs	r2, r0
 800c564:	617b      	str	r3, [r7, #20]
 800c566:	9201      	str	r2, [sp, #4]
 800c568:	9b01      	ldr	r3, [sp, #4]
 800c56a:	61bb      	str	r3, [r7, #24]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	bf14      	ite	ne
 800c570:	2102      	movne	r1, #2
 800c572:	2101      	moveq	r1, #1
 800c574:	6139      	str	r1, [r7, #16]
 800c576:	b1c4      	cbz	r4, 800c5aa <__d2b+0x88>
 800c578:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c57c:	4404      	add	r4, r0
 800c57e:	6034      	str	r4, [r6, #0]
 800c580:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c584:	6028      	str	r0, [r5, #0]
 800c586:	4638      	mov	r0, r7
 800c588:	b003      	add	sp, #12
 800c58a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c58e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c592:	e7d5      	b.n	800c540 <__d2b+0x1e>
 800c594:	6179      	str	r1, [r7, #20]
 800c596:	e7e7      	b.n	800c568 <__d2b+0x46>
 800c598:	a801      	add	r0, sp, #4
 800c59a:	f7ff fdda 	bl	800c152 <__lo0bits>
 800c59e:	9b01      	ldr	r3, [sp, #4]
 800c5a0:	617b      	str	r3, [r7, #20]
 800c5a2:	2101      	movs	r1, #1
 800c5a4:	6139      	str	r1, [r7, #16]
 800c5a6:	3020      	adds	r0, #32
 800c5a8:	e7e5      	b.n	800c576 <__d2b+0x54>
 800c5aa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c5ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c5b2:	6030      	str	r0, [r6, #0]
 800c5b4:	6918      	ldr	r0, [r3, #16]
 800c5b6:	f7ff fdad 	bl	800c114 <__hi0bits>
 800c5ba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c5be:	e7e1      	b.n	800c584 <__d2b+0x62>

0800c5c0 <_calloc_r>:
 800c5c0:	b538      	push	{r3, r4, r5, lr}
 800c5c2:	fb02 f401 	mul.w	r4, r2, r1
 800c5c6:	4621      	mov	r1, r4
 800c5c8:	f7fe f984 	bl	800a8d4 <_malloc_r>
 800c5cc:	4605      	mov	r5, r0
 800c5ce:	b118      	cbz	r0, 800c5d8 <_calloc_r+0x18>
 800c5d0:	4622      	mov	r2, r4
 800c5d2:	2100      	movs	r1, #0
 800c5d4:	f7fe f928 	bl	800a828 <memset>
 800c5d8:	4628      	mov	r0, r5
 800c5da:	bd38      	pop	{r3, r4, r5, pc}

0800c5dc <__ssputs_r>:
 800c5dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5e0:	688e      	ldr	r6, [r1, #8]
 800c5e2:	429e      	cmp	r6, r3
 800c5e4:	4682      	mov	sl, r0
 800c5e6:	460c      	mov	r4, r1
 800c5e8:	4690      	mov	r8, r2
 800c5ea:	4699      	mov	r9, r3
 800c5ec:	d837      	bhi.n	800c65e <__ssputs_r+0x82>
 800c5ee:	898a      	ldrh	r2, [r1, #12]
 800c5f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c5f4:	d031      	beq.n	800c65a <__ssputs_r+0x7e>
 800c5f6:	6825      	ldr	r5, [r4, #0]
 800c5f8:	6909      	ldr	r1, [r1, #16]
 800c5fa:	1a6f      	subs	r7, r5, r1
 800c5fc:	6965      	ldr	r5, [r4, #20]
 800c5fe:	2302      	movs	r3, #2
 800c600:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c604:	fb95 f5f3 	sdiv	r5, r5, r3
 800c608:	f109 0301 	add.w	r3, r9, #1
 800c60c:	443b      	add	r3, r7
 800c60e:	429d      	cmp	r5, r3
 800c610:	bf38      	it	cc
 800c612:	461d      	movcc	r5, r3
 800c614:	0553      	lsls	r3, r2, #21
 800c616:	d530      	bpl.n	800c67a <__ssputs_r+0x9e>
 800c618:	4629      	mov	r1, r5
 800c61a:	f7fe f95b 	bl	800a8d4 <_malloc_r>
 800c61e:	4606      	mov	r6, r0
 800c620:	b950      	cbnz	r0, 800c638 <__ssputs_r+0x5c>
 800c622:	230c      	movs	r3, #12
 800c624:	f8ca 3000 	str.w	r3, [sl]
 800c628:	89a3      	ldrh	r3, [r4, #12]
 800c62a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c62e:	81a3      	strh	r3, [r4, #12]
 800c630:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c638:	463a      	mov	r2, r7
 800c63a:	6921      	ldr	r1, [r4, #16]
 800c63c:	f7fe f8d0 	bl	800a7e0 <memcpy>
 800c640:	89a3      	ldrh	r3, [r4, #12]
 800c642:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c646:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c64a:	81a3      	strh	r3, [r4, #12]
 800c64c:	6126      	str	r6, [r4, #16]
 800c64e:	6165      	str	r5, [r4, #20]
 800c650:	443e      	add	r6, r7
 800c652:	1bed      	subs	r5, r5, r7
 800c654:	6026      	str	r6, [r4, #0]
 800c656:	60a5      	str	r5, [r4, #8]
 800c658:	464e      	mov	r6, r9
 800c65a:	454e      	cmp	r6, r9
 800c65c:	d900      	bls.n	800c660 <__ssputs_r+0x84>
 800c65e:	464e      	mov	r6, r9
 800c660:	4632      	mov	r2, r6
 800c662:	4641      	mov	r1, r8
 800c664:	6820      	ldr	r0, [r4, #0]
 800c666:	f7fe f8c6 	bl	800a7f6 <memmove>
 800c66a:	68a3      	ldr	r3, [r4, #8]
 800c66c:	1b9b      	subs	r3, r3, r6
 800c66e:	60a3      	str	r3, [r4, #8]
 800c670:	6823      	ldr	r3, [r4, #0]
 800c672:	441e      	add	r6, r3
 800c674:	6026      	str	r6, [r4, #0]
 800c676:	2000      	movs	r0, #0
 800c678:	e7dc      	b.n	800c634 <__ssputs_r+0x58>
 800c67a:	462a      	mov	r2, r5
 800c67c:	f000 f912 	bl	800c8a4 <_realloc_r>
 800c680:	4606      	mov	r6, r0
 800c682:	2800      	cmp	r0, #0
 800c684:	d1e2      	bne.n	800c64c <__ssputs_r+0x70>
 800c686:	6921      	ldr	r1, [r4, #16]
 800c688:	4650      	mov	r0, sl
 800c68a:	f7fe f8d5 	bl	800a838 <_free_r>
 800c68e:	e7c8      	b.n	800c622 <__ssputs_r+0x46>

0800c690 <_svfiprintf_r>:
 800c690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c694:	461d      	mov	r5, r3
 800c696:	898b      	ldrh	r3, [r1, #12]
 800c698:	061f      	lsls	r7, r3, #24
 800c69a:	b09d      	sub	sp, #116	; 0x74
 800c69c:	4680      	mov	r8, r0
 800c69e:	460c      	mov	r4, r1
 800c6a0:	4616      	mov	r6, r2
 800c6a2:	d50f      	bpl.n	800c6c4 <_svfiprintf_r+0x34>
 800c6a4:	690b      	ldr	r3, [r1, #16]
 800c6a6:	b96b      	cbnz	r3, 800c6c4 <_svfiprintf_r+0x34>
 800c6a8:	2140      	movs	r1, #64	; 0x40
 800c6aa:	f7fe f913 	bl	800a8d4 <_malloc_r>
 800c6ae:	6020      	str	r0, [r4, #0]
 800c6b0:	6120      	str	r0, [r4, #16]
 800c6b2:	b928      	cbnz	r0, 800c6c0 <_svfiprintf_r+0x30>
 800c6b4:	230c      	movs	r3, #12
 800c6b6:	f8c8 3000 	str.w	r3, [r8]
 800c6ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6be:	e0c8      	b.n	800c852 <_svfiprintf_r+0x1c2>
 800c6c0:	2340      	movs	r3, #64	; 0x40
 800c6c2:	6163      	str	r3, [r4, #20]
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c6c8:	2320      	movs	r3, #32
 800c6ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c6ce:	2330      	movs	r3, #48	; 0x30
 800c6d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c6d4:	9503      	str	r5, [sp, #12]
 800c6d6:	f04f 0b01 	mov.w	fp, #1
 800c6da:	4637      	mov	r7, r6
 800c6dc:	463d      	mov	r5, r7
 800c6de:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c6e2:	b10b      	cbz	r3, 800c6e8 <_svfiprintf_r+0x58>
 800c6e4:	2b25      	cmp	r3, #37	; 0x25
 800c6e6:	d13e      	bne.n	800c766 <_svfiprintf_r+0xd6>
 800c6e8:	ebb7 0a06 	subs.w	sl, r7, r6
 800c6ec:	d00b      	beq.n	800c706 <_svfiprintf_r+0x76>
 800c6ee:	4653      	mov	r3, sl
 800c6f0:	4632      	mov	r2, r6
 800c6f2:	4621      	mov	r1, r4
 800c6f4:	4640      	mov	r0, r8
 800c6f6:	f7ff ff71 	bl	800c5dc <__ssputs_r>
 800c6fa:	3001      	adds	r0, #1
 800c6fc:	f000 80a4 	beq.w	800c848 <_svfiprintf_r+0x1b8>
 800c700:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c702:	4453      	add	r3, sl
 800c704:	9309      	str	r3, [sp, #36]	; 0x24
 800c706:	783b      	ldrb	r3, [r7, #0]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	f000 809d 	beq.w	800c848 <_svfiprintf_r+0x1b8>
 800c70e:	2300      	movs	r3, #0
 800c710:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c714:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c718:	9304      	str	r3, [sp, #16]
 800c71a:	9307      	str	r3, [sp, #28]
 800c71c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c720:	931a      	str	r3, [sp, #104]	; 0x68
 800c722:	462f      	mov	r7, r5
 800c724:	2205      	movs	r2, #5
 800c726:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c72a:	4850      	ldr	r0, [pc, #320]	; (800c86c <_svfiprintf_r+0x1dc>)
 800c72c:	f7f3 fd70 	bl	8000210 <memchr>
 800c730:	9b04      	ldr	r3, [sp, #16]
 800c732:	b9d0      	cbnz	r0, 800c76a <_svfiprintf_r+0xda>
 800c734:	06d9      	lsls	r1, r3, #27
 800c736:	bf44      	itt	mi
 800c738:	2220      	movmi	r2, #32
 800c73a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c73e:	071a      	lsls	r2, r3, #28
 800c740:	bf44      	itt	mi
 800c742:	222b      	movmi	r2, #43	; 0x2b
 800c744:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c748:	782a      	ldrb	r2, [r5, #0]
 800c74a:	2a2a      	cmp	r2, #42	; 0x2a
 800c74c:	d015      	beq.n	800c77a <_svfiprintf_r+0xea>
 800c74e:	9a07      	ldr	r2, [sp, #28]
 800c750:	462f      	mov	r7, r5
 800c752:	2000      	movs	r0, #0
 800c754:	250a      	movs	r5, #10
 800c756:	4639      	mov	r1, r7
 800c758:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c75c:	3b30      	subs	r3, #48	; 0x30
 800c75e:	2b09      	cmp	r3, #9
 800c760:	d94d      	bls.n	800c7fe <_svfiprintf_r+0x16e>
 800c762:	b1b8      	cbz	r0, 800c794 <_svfiprintf_r+0x104>
 800c764:	e00f      	b.n	800c786 <_svfiprintf_r+0xf6>
 800c766:	462f      	mov	r7, r5
 800c768:	e7b8      	b.n	800c6dc <_svfiprintf_r+0x4c>
 800c76a:	4a40      	ldr	r2, [pc, #256]	; (800c86c <_svfiprintf_r+0x1dc>)
 800c76c:	1a80      	subs	r0, r0, r2
 800c76e:	fa0b f000 	lsl.w	r0, fp, r0
 800c772:	4318      	orrs	r0, r3
 800c774:	9004      	str	r0, [sp, #16]
 800c776:	463d      	mov	r5, r7
 800c778:	e7d3      	b.n	800c722 <_svfiprintf_r+0x92>
 800c77a:	9a03      	ldr	r2, [sp, #12]
 800c77c:	1d11      	adds	r1, r2, #4
 800c77e:	6812      	ldr	r2, [r2, #0]
 800c780:	9103      	str	r1, [sp, #12]
 800c782:	2a00      	cmp	r2, #0
 800c784:	db01      	blt.n	800c78a <_svfiprintf_r+0xfa>
 800c786:	9207      	str	r2, [sp, #28]
 800c788:	e004      	b.n	800c794 <_svfiprintf_r+0x104>
 800c78a:	4252      	negs	r2, r2
 800c78c:	f043 0302 	orr.w	r3, r3, #2
 800c790:	9207      	str	r2, [sp, #28]
 800c792:	9304      	str	r3, [sp, #16]
 800c794:	783b      	ldrb	r3, [r7, #0]
 800c796:	2b2e      	cmp	r3, #46	; 0x2e
 800c798:	d10c      	bne.n	800c7b4 <_svfiprintf_r+0x124>
 800c79a:	787b      	ldrb	r3, [r7, #1]
 800c79c:	2b2a      	cmp	r3, #42	; 0x2a
 800c79e:	d133      	bne.n	800c808 <_svfiprintf_r+0x178>
 800c7a0:	9b03      	ldr	r3, [sp, #12]
 800c7a2:	1d1a      	adds	r2, r3, #4
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	9203      	str	r2, [sp, #12]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	bfb8      	it	lt
 800c7ac:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c7b0:	3702      	adds	r7, #2
 800c7b2:	9305      	str	r3, [sp, #20]
 800c7b4:	4d2e      	ldr	r5, [pc, #184]	; (800c870 <_svfiprintf_r+0x1e0>)
 800c7b6:	7839      	ldrb	r1, [r7, #0]
 800c7b8:	2203      	movs	r2, #3
 800c7ba:	4628      	mov	r0, r5
 800c7bc:	f7f3 fd28 	bl	8000210 <memchr>
 800c7c0:	b138      	cbz	r0, 800c7d2 <_svfiprintf_r+0x142>
 800c7c2:	2340      	movs	r3, #64	; 0x40
 800c7c4:	1b40      	subs	r0, r0, r5
 800c7c6:	fa03 f000 	lsl.w	r0, r3, r0
 800c7ca:	9b04      	ldr	r3, [sp, #16]
 800c7cc:	4303      	orrs	r3, r0
 800c7ce:	3701      	adds	r7, #1
 800c7d0:	9304      	str	r3, [sp, #16]
 800c7d2:	7839      	ldrb	r1, [r7, #0]
 800c7d4:	4827      	ldr	r0, [pc, #156]	; (800c874 <_svfiprintf_r+0x1e4>)
 800c7d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c7da:	2206      	movs	r2, #6
 800c7dc:	1c7e      	adds	r6, r7, #1
 800c7de:	f7f3 fd17 	bl	8000210 <memchr>
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	d038      	beq.n	800c858 <_svfiprintf_r+0x1c8>
 800c7e6:	4b24      	ldr	r3, [pc, #144]	; (800c878 <_svfiprintf_r+0x1e8>)
 800c7e8:	bb13      	cbnz	r3, 800c830 <_svfiprintf_r+0x1a0>
 800c7ea:	9b03      	ldr	r3, [sp, #12]
 800c7ec:	3307      	adds	r3, #7
 800c7ee:	f023 0307 	bic.w	r3, r3, #7
 800c7f2:	3308      	adds	r3, #8
 800c7f4:	9303      	str	r3, [sp, #12]
 800c7f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7f8:	444b      	add	r3, r9
 800c7fa:	9309      	str	r3, [sp, #36]	; 0x24
 800c7fc:	e76d      	b.n	800c6da <_svfiprintf_r+0x4a>
 800c7fe:	fb05 3202 	mla	r2, r5, r2, r3
 800c802:	2001      	movs	r0, #1
 800c804:	460f      	mov	r7, r1
 800c806:	e7a6      	b.n	800c756 <_svfiprintf_r+0xc6>
 800c808:	2300      	movs	r3, #0
 800c80a:	3701      	adds	r7, #1
 800c80c:	9305      	str	r3, [sp, #20]
 800c80e:	4619      	mov	r1, r3
 800c810:	250a      	movs	r5, #10
 800c812:	4638      	mov	r0, r7
 800c814:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c818:	3a30      	subs	r2, #48	; 0x30
 800c81a:	2a09      	cmp	r2, #9
 800c81c:	d903      	bls.n	800c826 <_svfiprintf_r+0x196>
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d0c8      	beq.n	800c7b4 <_svfiprintf_r+0x124>
 800c822:	9105      	str	r1, [sp, #20]
 800c824:	e7c6      	b.n	800c7b4 <_svfiprintf_r+0x124>
 800c826:	fb05 2101 	mla	r1, r5, r1, r2
 800c82a:	2301      	movs	r3, #1
 800c82c:	4607      	mov	r7, r0
 800c82e:	e7f0      	b.n	800c812 <_svfiprintf_r+0x182>
 800c830:	ab03      	add	r3, sp, #12
 800c832:	9300      	str	r3, [sp, #0]
 800c834:	4622      	mov	r2, r4
 800c836:	4b11      	ldr	r3, [pc, #68]	; (800c87c <_svfiprintf_r+0x1ec>)
 800c838:	a904      	add	r1, sp, #16
 800c83a:	4640      	mov	r0, r8
 800c83c:	f7fe f938 	bl	800aab0 <_printf_float>
 800c840:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800c844:	4681      	mov	r9, r0
 800c846:	d1d6      	bne.n	800c7f6 <_svfiprintf_r+0x166>
 800c848:	89a3      	ldrh	r3, [r4, #12]
 800c84a:	065b      	lsls	r3, r3, #25
 800c84c:	f53f af35 	bmi.w	800c6ba <_svfiprintf_r+0x2a>
 800c850:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c852:	b01d      	add	sp, #116	; 0x74
 800c854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c858:	ab03      	add	r3, sp, #12
 800c85a:	9300      	str	r3, [sp, #0]
 800c85c:	4622      	mov	r2, r4
 800c85e:	4b07      	ldr	r3, [pc, #28]	; (800c87c <_svfiprintf_r+0x1ec>)
 800c860:	a904      	add	r1, sp, #16
 800c862:	4640      	mov	r0, r8
 800c864:	f7fe fbda 	bl	800b01c <_printf_i>
 800c868:	e7ea      	b.n	800c840 <_svfiprintf_r+0x1b0>
 800c86a:	bf00      	nop
 800c86c:	0800ceb4 	.word	0x0800ceb4
 800c870:	0800ceba 	.word	0x0800ceba
 800c874:	0800cebe 	.word	0x0800cebe
 800c878:	0800aab1 	.word	0x0800aab1
 800c87c:	0800c5dd 	.word	0x0800c5dd

0800c880 <__ascii_mbtowc>:
 800c880:	b082      	sub	sp, #8
 800c882:	b901      	cbnz	r1, 800c886 <__ascii_mbtowc+0x6>
 800c884:	a901      	add	r1, sp, #4
 800c886:	b142      	cbz	r2, 800c89a <__ascii_mbtowc+0x1a>
 800c888:	b14b      	cbz	r3, 800c89e <__ascii_mbtowc+0x1e>
 800c88a:	7813      	ldrb	r3, [r2, #0]
 800c88c:	600b      	str	r3, [r1, #0]
 800c88e:	7812      	ldrb	r2, [r2, #0]
 800c890:	1c10      	adds	r0, r2, #0
 800c892:	bf18      	it	ne
 800c894:	2001      	movne	r0, #1
 800c896:	b002      	add	sp, #8
 800c898:	4770      	bx	lr
 800c89a:	4610      	mov	r0, r2
 800c89c:	e7fb      	b.n	800c896 <__ascii_mbtowc+0x16>
 800c89e:	f06f 0001 	mvn.w	r0, #1
 800c8a2:	e7f8      	b.n	800c896 <__ascii_mbtowc+0x16>

0800c8a4 <_realloc_r>:
 800c8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8a6:	4607      	mov	r7, r0
 800c8a8:	4614      	mov	r4, r2
 800c8aa:	460e      	mov	r6, r1
 800c8ac:	b921      	cbnz	r1, 800c8b8 <_realloc_r+0x14>
 800c8ae:	4611      	mov	r1, r2
 800c8b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c8b4:	f7fe b80e 	b.w	800a8d4 <_malloc_r>
 800c8b8:	b922      	cbnz	r2, 800c8c4 <_realloc_r+0x20>
 800c8ba:	f7fd ffbd 	bl	800a838 <_free_r>
 800c8be:	4625      	mov	r5, r4
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8c4:	f000 f821 	bl	800c90a <_malloc_usable_size_r>
 800c8c8:	42a0      	cmp	r0, r4
 800c8ca:	d20f      	bcs.n	800c8ec <_realloc_r+0x48>
 800c8cc:	4621      	mov	r1, r4
 800c8ce:	4638      	mov	r0, r7
 800c8d0:	f7fe f800 	bl	800a8d4 <_malloc_r>
 800c8d4:	4605      	mov	r5, r0
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	d0f2      	beq.n	800c8c0 <_realloc_r+0x1c>
 800c8da:	4631      	mov	r1, r6
 800c8dc:	4622      	mov	r2, r4
 800c8de:	f7fd ff7f 	bl	800a7e0 <memcpy>
 800c8e2:	4631      	mov	r1, r6
 800c8e4:	4638      	mov	r0, r7
 800c8e6:	f7fd ffa7 	bl	800a838 <_free_r>
 800c8ea:	e7e9      	b.n	800c8c0 <_realloc_r+0x1c>
 800c8ec:	4635      	mov	r5, r6
 800c8ee:	e7e7      	b.n	800c8c0 <_realloc_r+0x1c>

0800c8f0 <__ascii_wctomb>:
 800c8f0:	b149      	cbz	r1, 800c906 <__ascii_wctomb+0x16>
 800c8f2:	2aff      	cmp	r2, #255	; 0xff
 800c8f4:	bf85      	ittet	hi
 800c8f6:	238a      	movhi	r3, #138	; 0x8a
 800c8f8:	6003      	strhi	r3, [r0, #0]
 800c8fa:	700a      	strbls	r2, [r1, #0]
 800c8fc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c900:	bf98      	it	ls
 800c902:	2001      	movls	r0, #1
 800c904:	4770      	bx	lr
 800c906:	4608      	mov	r0, r1
 800c908:	4770      	bx	lr

0800c90a <_malloc_usable_size_r>:
 800c90a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c90e:	1f18      	subs	r0, r3, #4
 800c910:	2b00      	cmp	r3, #0
 800c912:	bfbc      	itt	lt
 800c914:	580b      	ldrlt	r3, [r1, r0]
 800c916:	18c0      	addlt	r0, r0, r3
 800c918:	4770      	bx	lr
	...

0800c91c <_init>:
 800c91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c91e:	bf00      	nop
 800c920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c922:	bc08      	pop	{r3}
 800c924:	469e      	mov	lr, r3
 800c926:	4770      	bx	lr

0800c928 <_fini>:
 800c928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92a:	bf00      	nop
 800c92c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c92e:	bc08      	pop	{r3}
 800c930:	469e      	mov	lr, r3
 800c932:	4770      	bx	lr
