
GRUZIK3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1c0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  0800f3a0  0800f3a0  000103a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f95c  0800f95c  000111d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f95c  0800f95c  0001095c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f964  0800f964  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f964  0800f964  00010964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f968  0800f968  00010968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800f96c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000794  200001d8  0800fb44  000111d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000096c  0800fb44  0001196c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021e8a  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004616  00000000  00000000  00033092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d00  00000000  00000000  000376a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001676  00000000  00000000  000393a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005ab5  00000000  00000000  0003aa1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026353  00000000  00000000  000404d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b0ab  00000000  00000000  00066826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001818d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008fbc  00000000  00000000  00181914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0018a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f388 	.word	0x0800f388

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800f388 	.word	0x0800f388

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9a0 	b.w	8001050 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	460c      	mov	r4, r1
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d14e      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da0:	4694      	mov	ip, r2
 8000da2:	458c      	cmp	ip, r1
 8000da4:	4686      	mov	lr, r0
 8000da6:	fab2 f282 	clz	r2, r2
 8000daa:	d962      	bls.n	8000e72 <__udivmoddi4+0xde>
 8000dac:	b14a      	cbz	r2, 8000dc2 <__udivmoddi4+0x2e>
 8000dae:	f1c2 0320 	rsb	r3, r2, #32
 8000db2:	4091      	lsls	r1, r2
 8000db4:	fa20 f303 	lsr.w	r3, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	4319      	orrs	r1, r3
 8000dbe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f f68c 	uxth.w	r6, ip
 8000dca:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dd2:	fb07 1114 	mls	r1, r7, r4, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb04 f106 	mul.w	r1, r4, r6
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dea:	f080 8112 	bcs.w	8001012 <__udivmoddi4+0x27e>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 810f 	bls.w	8001012 <__udivmoddi4+0x27e>
 8000df4:	3c02      	subs	r4, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a59      	subs	r1, r3, r1
 8000dfa:	fa1f f38e 	uxth.w	r3, lr
 8000dfe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e02:	fb07 1110 	mls	r1, r7, r0, r1
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f606 	mul.w	r6, r0, r6
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x94>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e1a:	f080 80fc 	bcs.w	8001016 <__udivmoddi4+0x282>
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	f240 80f9 	bls.w	8001016 <__udivmoddi4+0x282>
 8000e24:	4463      	add	r3, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11d      	cbz	r5, 8000e3a <__udivmoddi4+0xa6>
 8000e32:	40d3      	lsrs	r3, r2
 8000e34:	2200      	movs	r2, #0
 8000e36:	e9c5 3200 	strd	r3, r2, [r5]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d905      	bls.n	8000e4e <__udivmoddi4+0xba>
 8000e42:	b10d      	cbz	r5, 8000e48 <__udivmoddi4+0xb4>
 8000e44:	e9c5 0100 	strd	r0, r1, [r5]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4608      	mov	r0, r1
 8000e4c:	e7f5      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e4e:	fab3 f183 	clz	r1, r3
 8000e52:	2900      	cmp	r1, #0
 8000e54:	d146      	bne.n	8000ee4 <__udivmoddi4+0x150>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d302      	bcc.n	8000e60 <__udivmoddi4+0xcc>
 8000e5a:	4290      	cmp	r0, r2
 8000e5c:	f0c0 80f0 	bcc.w	8001040 <__udivmoddi4+0x2ac>
 8000e60:	1a86      	subs	r6, r0, r2
 8000e62:	eb64 0303 	sbc.w	r3, r4, r3
 8000e66:	2001      	movs	r0, #1
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d0e6      	beq.n	8000e3a <__udivmoddi4+0xa6>
 8000e6c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e70:	e7e3      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	f040 8090 	bne.w	8000f98 <__udivmoddi4+0x204>
 8000e78:	eba1 040c 	sub.w	r4, r1, ip
 8000e7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e80:	fa1f f78c 	uxth.w	r7, ip
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e8e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e96:	fb07 f006 	mul.w	r0, r7, r6
 8000e9a:	4298      	cmp	r0, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x11c>
 8000e9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x11a>
 8000ea8:	4298      	cmp	r0, r3
 8000eaa:	f200 80cd 	bhi.w	8001048 <__udivmoddi4+0x2b4>
 8000eae:	4626      	mov	r6, r4
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	fa1f f38e 	uxth.w	r3, lr
 8000eb6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eba:	fb08 4410 	mls	r4, r8, r0, r4
 8000ebe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ec2:	fb00 f707 	mul.w	r7, r0, r7
 8000ec6:	429f      	cmp	r7, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x148>
 8000eca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ece:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed2:	d202      	bcs.n	8000eda <__udivmoddi4+0x146>
 8000ed4:	429f      	cmp	r7, r3
 8000ed6:	f200 80b0 	bhi.w	800103a <__udivmoddi4+0x2a6>
 8000eda:	4620      	mov	r0, r4
 8000edc:	1bdb      	subs	r3, r3, r7
 8000ede:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ee2:	e7a5      	b.n	8000e30 <__udivmoddi4+0x9c>
 8000ee4:	f1c1 0620 	rsb	r6, r1, #32
 8000ee8:	408b      	lsls	r3, r1
 8000eea:	fa22 f706 	lsr.w	r7, r2, r6
 8000eee:	431f      	orrs	r7, r3
 8000ef0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ef4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ef8:	ea43 030c 	orr.w	r3, r3, ip
 8000efc:	40f4      	lsrs	r4, r6
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	0c38      	lsrs	r0, r7, #16
 8000f04:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f08:	fbb4 fef0 	udiv	lr, r4, r0
 8000f0c:	fa1f fc87 	uxth.w	ip, r7
 8000f10:	fb00 441e 	mls	r4, r0, lr, r4
 8000f14:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f18:	fb0e f90c 	mul.w	r9, lr, ip
 8000f1c:	45a1      	cmp	r9, r4
 8000f1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f22:	d90a      	bls.n	8000f3a <__udivmoddi4+0x1a6>
 8000f24:	193c      	adds	r4, r7, r4
 8000f26:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f2a:	f080 8084 	bcs.w	8001036 <__udivmoddi4+0x2a2>
 8000f2e:	45a1      	cmp	r9, r4
 8000f30:	f240 8081 	bls.w	8001036 <__udivmoddi4+0x2a2>
 8000f34:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f38:	443c      	add	r4, r7
 8000f3a:	eba4 0409 	sub.w	r4, r4, r9
 8000f3e:	fa1f f983 	uxth.w	r9, r3
 8000f42:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f46:	fb00 4413 	mls	r4, r0, r3, r4
 8000f4a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f4e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x1d2>
 8000f56:	193c      	adds	r4, r7, r4
 8000f58:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f5c:	d267      	bcs.n	800102e <__udivmoddi4+0x29a>
 8000f5e:	45a4      	cmp	ip, r4
 8000f60:	d965      	bls.n	800102e <__udivmoddi4+0x29a>
 8000f62:	3b02      	subs	r3, #2
 8000f64:	443c      	add	r4, r7
 8000f66:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f6a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f6e:	eba4 040c 	sub.w	r4, r4, ip
 8000f72:	429c      	cmp	r4, r3
 8000f74:	46ce      	mov	lr, r9
 8000f76:	469c      	mov	ip, r3
 8000f78:	d351      	bcc.n	800101e <__udivmoddi4+0x28a>
 8000f7a:	d04e      	beq.n	800101a <__udivmoddi4+0x286>
 8000f7c:	b155      	cbz	r5, 8000f94 <__udivmoddi4+0x200>
 8000f7e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f82:	eb64 040c 	sbc.w	r4, r4, ip
 8000f86:	fa04 f606 	lsl.w	r6, r4, r6
 8000f8a:	40cb      	lsrs	r3, r1
 8000f8c:	431e      	orrs	r6, r3
 8000f8e:	40cc      	lsrs	r4, r1
 8000f90:	e9c5 6400 	strd	r6, r4, [r5]
 8000f94:	2100      	movs	r1, #0
 8000f96:	e750      	b.n	8000e3a <__udivmoddi4+0xa6>
 8000f98:	f1c2 0320 	rsb	r3, r2, #32
 8000f9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000fa0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fa8:	4094      	lsls	r4, r2
 8000faa:	430c      	orrs	r4, r1
 8000fac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fb0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fb4:	fa1f f78c 	uxth.w	r7, ip
 8000fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fbc:	fb08 3110 	mls	r1, r8, r0, r3
 8000fc0:	0c23      	lsrs	r3, r4, #16
 8000fc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fc6:	fb00 f107 	mul.w	r1, r0, r7
 8000fca:	4299      	cmp	r1, r3
 8000fcc:	d908      	bls.n	8000fe0 <__udivmoddi4+0x24c>
 8000fce:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fd6:	d22c      	bcs.n	8001032 <__udivmoddi4+0x29e>
 8000fd8:	4299      	cmp	r1, r3
 8000fda:	d92a      	bls.n	8001032 <__udivmoddi4+0x29e>
 8000fdc:	3802      	subs	r0, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	1a5b      	subs	r3, r3, r1
 8000fe2:	b2a4      	uxth	r4, r4
 8000fe4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fe8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ff0:	fb01 f307 	mul.w	r3, r1, r7
 8000ff4:	42a3      	cmp	r3, r4
 8000ff6:	d908      	bls.n	800100a <__udivmoddi4+0x276>
 8000ff8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ffc:	f101 36ff 	add.w	r6, r1, #4294967295
 8001000:	d213      	bcs.n	800102a <__udivmoddi4+0x296>
 8001002:	42a3      	cmp	r3, r4
 8001004:	d911      	bls.n	800102a <__udivmoddi4+0x296>
 8001006:	3902      	subs	r1, #2
 8001008:	4464      	add	r4, ip
 800100a:	1ae4      	subs	r4, r4, r3
 800100c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001010:	e739      	b.n	8000e86 <__udivmoddi4+0xf2>
 8001012:	4604      	mov	r4, r0
 8001014:	e6f0      	b.n	8000df8 <__udivmoddi4+0x64>
 8001016:	4608      	mov	r0, r1
 8001018:	e706      	b.n	8000e28 <__udivmoddi4+0x94>
 800101a:	45c8      	cmp	r8, r9
 800101c:	d2ae      	bcs.n	8000f7c <__udivmoddi4+0x1e8>
 800101e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001022:	eb63 0c07 	sbc.w	ip, r3, r7
 8001026:	3801      	subs	r0, #1
 8001028:	e7a8      	b.n	8000f7c <__udivmoddi4+0x1e8>
 800102a:	4631      	mov	r1, r6
 800102c:	e7ed      	b.n	800100a <__udivmoddi4+0x276>
 800102e:	4603      	mov	r3, r0
 8001030:	e799      	b.n	8000f66 <__udivmoddi4+0x1d2>
 8001032:	4630      	mov	r0, r6
 8001034:	e7d4      	b.n	8000fe0 <__udivmoddi4+0x24c>
 8001036:	46d6      	mov	lr, sl
 8001038:	e77f      	b.n	8000f3a <__udivmoddi4+0x1a6>
 800103a:	4463      	add	r3, ip
 800103c:	3802      	subs	r0, #2
 800103e:	e74d      	b.n	8000edc <__udivmoddi4+0x148>
 8001040:	4606      	mov	r6, r0
 8001042:	4623      	mov	r3, r4
 8001044:	4608      	mov	r0, r1
 8001046:	e70f      	b.n	8000e68 <__udivmoddi4+0xd4>
 8001048:	3e02      	subs	r6, #2
 800104a:	4463      	add	r3, ip
 800104c:	e730      	b.n	8000eb0 <__udivmoddi4+0x11c>
 800104e:	bf00      	nop

08001050 <__aeabi_idiv0>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <LowPassFilter_Init>:
 */
#include "main.h"
#include"LowPassFilter.h"

void LowPassFilter_Init(LowPassFilter_t *LPF, float alpha)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	ed87 0a00 	vstr	s0, [r7]
	LPF->alpha = alpha;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	601a      	str	r2, [r3, #0]
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <LowPassFilter_Update>:
float LowPassFilter_Update(LowPassFilter_t *LPF, float input)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
 800107a:	ed87 0a00 	vstr	s0, [r7]
	/*Standard low pass filter*/
	LPF->output = LPF->alpha * input + (1.0f - LPF->alpha) * LPF->output;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	ed93 7a00 	vldr	s14, [r3]
 8001084:	edd7 7a00 	vldr	s15, [r7]
 8001088:	ee27 7a27 	vmul.f32	s14, s14, s15
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	edd3 7a00 	vldr	s15, [r3]
 8001092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001096:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	edd3 7a01 	vldr	s15, [r3, #4]
 80010a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	edc3 7a01 	vstr	s15, [r3, #4]

	/*IIR filter*/
	//LPF->output = (1.0f - LPF->alpha) * input + LPF->alpha * LPF->output;

	return LPF->output;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	ee07 3a90 	vmov	s15, r3
}
 80010b6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <RB_Write>:
 */
#include "main.h"
#include "RingBuffer.h"

RB_Status RB_Write(RingBuffer_t *Buf, uint8_t value)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
	uint8_t HeadTmp = (Buf->Head + 1) % RING_BUFFER_SIZE;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	881b      	ldrh	r3, [r3, #0]
 80010d4:	3301      	adds	r3, #1
 80010d6:	425a      	negs	r2, r3
 80010d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010dc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80010e0:	bf58      	it	pl
 80010e2:	4253      	negpl	r3, r2
 80010e4:	73fb      	strb	r3, [r7, #15]

	if(HeadTmp == Buf->Tail)
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	885b      	ldrh	r3, [r3, #2]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d101      	bne.n	80010f6 <RB_Write+0x32>
	{
		return RB_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00b      	b.n	800110e <RB_Write+0x4a>
	}

	Buf->Buffer[Buf->Head] = value;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4413      	add	r3, r2
 8001100:	78fa      	ldrb	r2, [r7, #3]
 8001102:	711a      	strb	r2, [r3, #4]

	Buf->Head = HeadTmp;
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	b29a      	uxth	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	3714      	adds	r7, #20
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <RB_Read>:

RB_Status RB_Read(RingBuffer_t *Buf, uint8_t *value)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	6039      	str	r1, [r7, #0]
	if(Buf->Head == Buf->Tail)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	881a      	ldrh	r2, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	885b      	ldrh	r3, [r3, #2]
 800112c:	429a      	cmp	r2, r3
 800112e:	d101      	bne.n	8001134 <RB_Read+0x1a>
	{
		return RB_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e015      	b.n	8001160 <RB_Read+0x46>
	}

	*value = Buf->Buffer[Buf->Tail];
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	885b      	ldrh	r3, [r3, #2]
 8001138:	461a      	mov	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	791a      	ldrb	r2, [r3, #4]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	701a      	strb	r2, [r3, #0]

	Buf->Tail = (Buf->Tail + 1) % RING_BUFFER_SIZE;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	885b      	ldrh	r3, [r3, #2]
 8001148:	3301      	adds	r3, #1
 800114a:	425a      	negs	r2, r3
 800114c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001150:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001154:	bf58      	it	pl
 8001156:	4253      	negpl	r3, r2
 8001158:	b29a      	uxth	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <Parser_TakeLine>:
#include "SimpleParser.h"
#include "Line_Follower.h"
char My_Name[32] = "GRUZIK3.0";

void Parser_TakeLine(RingBuffer_t *Buf, uint8_t *ReceivedData)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
	uint8_t Tmp;
	uint8_t i = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]
	do
	{
		RB_Read(Buf, &Tmp);
 800117a:	f107 030e 	add.w	r3, r7, #14
 800117e:	4619      	mov	r1, r3
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff ffca 	bl	800111a <RB_Read>

		if(Tmp == ENDLINE)
 8001186:	7bbb      	ldrb	r3, [r7, #14]
 8001188:	2b0a      	cmp	r3, #10
 800118a:	d105      	bne.n	8001198 <Parser_TakeLine+0x2c>
		{
			ReceivedData[i] = 0;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	4413      	add	r3, r2
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
 8001196:	e004      	b.n	80011a2 <Parser_TakeLine+0x36>

		}

		else
		{
			ReceivedData[i] = Tmp;
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	4413      	add	r3, r2
 800119e:	7bba      	ldrb	r2, [r7, #14]
 80011a0:	701a      	strb	r2, [r3, #0]
		}
		i++;
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	3301      	adds	r3, #1
 80011a6:	73fb      	strb	r3, [r7, #15]

	} while(Tmp != ENDLINE);
 80011a8:	7bbb      	ldrb	r3, [r7, #14]
 80011aa:	2b0a      	cmp	r3, #10
 80011ac:	d1e5      	bne.n	800117a <Parser_TakeLine+0xe>

}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <kp_change>:

static void kp_change(LineFollower_t *LF)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80011c0:	490f      	ldr	r1, [pc, #60]	@ (8001200 <kp_change+0x48>)
 80011c2:	2000      	movs	r0, #0
 80011c4:	f00b fb50 	bl	800c868 <strtok>
 80011c8:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d011      	beq.n	80011f6 <kp_change+0x3e>
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	f7ff f884 	bl	80002e0 <strlen>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b1f      	cmp	r3, #31
 80011dc:	d80b      	bhi.n	80011f6 <kp_change+0x3e>
	{
		LF->Kp = atof(ParsePointer);
 80011de:	68f8      	ldr	r0, [r7, #12]
 80011e0:	f009 ff98 	bl	800b114 <atof>
 80011e4:	ec53 2b10 	vmov	r2, r3, d0
 80011e8:	4610      	mov	r0, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	f7ff fd34 	bl	8000c58 <__aeabi_d2f>
 80011f0:	4602      	mov	r2, r0
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	601a      	str	r2, [r3, #0]
	}

}
 80011f6:	bf00      	nop
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	0800f3a0 	.word	0x0800f3a0

08001204 <kd_change>:
static void kd_change(LineFollower_t *LF)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 800120c:	490f      	ldr	r1, [pc, #60]	@ (800124c <kd_change+0x48>)
 800120e:	2000      	movs	r0, #0
 8001210:	f00b fb2a 	bl	800c868 <strtok>
 8001214:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d011      	beq.n	8001242 <kd_change+0x3e>
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f7ff f85e 	bl	80002e0 <strlen>
 8001224:	4603      	mov	r3, r0
 8001226:	2b1f      	cmp	r3, #31
 8001228:	d80b      	bhi.n	8001242 <kd_change+0x3e>
	{
		LF->Kd = atof(ParsePointer);
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f009 ff72 	bl	800b114 <atof>
 8001230:	ec53 2b10 	vmov	r2, r3, d0
 8001234:	4610      	mov	r0, r2
 8001236:	4619      	mov	r1, r3
 8001238:	f7ff fd0e 	bl	8000c58 <__aeabi_d2f>
 800123c:	4602      	mov	r2, r0
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	605a      	str	r2, [r3, #4]
	}
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	0800f3a0 	.word	0x0800f3a0

08001250 <Base_speed_change>:
static void Base_speed_change(LineFollower_t *LF)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001258:	4915      	ldr	r1, [pc, #84]	@ (80012b0 <Base_speed_change+0x60>)
 800125a:	2000      	movs	r0, #0
 800125c:	f00b fb04 	bl	800c868 <strtok>
 8001260:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d01d      	beq.n	80012a6 <Base_speed_change+0x56>
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f7ff f838 	bl	80002e0 <strlen>
 8001270:	4603      	mov	r3, r0
 8001272:	2b1f      	cmp	r3, #31
 8001274:	d817      	bhi.n	80012a6 <Base_speed_change+0x56>
	{
		LF->Base_speed_R = atof(ParsePointer);
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f009 ff4c 	bl	800b114 <atof>
 800127c:	ec53 2b10 	vmov	r2, r3, d0
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fca0 	bl	8000bc8 <__aeabi_d2iz>
 8001288:	4602      	mov	r2, r0
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	609a      	str	r2, [r3, #8]
		LF->Base_speed_L = atof(ParsePointer);
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	f009 ff40 	bl	800b114 <atof>
 8001294:	ec53 2b10 	vmov	r2, r3, d0
 8001298:	4610      	mov	r0, r2
 800129a:	4619      	mov	r1, r3
 800129c:	f7ff fc94 	bl	8000bc8 <__aeabi_d2iz>
 80012a0:	4602      	mov	r2, r0
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	60da      	str	r2, [r3, #12]
	}
}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	0800f3a0 	.word	0x0800f3a0

080012b4 <Max_speed_change>:

static void Max_speed_change(LineFollower_t *LF)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80012bc:	4915      	ldr	r1, [pc, #84]	@ (8001314 <Max_speed_change+0x60>)
 80012be:	2000      	movs	r0, #0
 80012c0:	f00b fad2 	bl	800c868 <strtok>
 80012c4:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d01d      	beq.n	800130a <Max_speed_change+0x56>
 80012ce:	68f8      	ldr	r0, [r7, #12]
 80012d0:	f7ff f806 	bl	80002e0 <strlen>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b1f      	cmp	r3, #31
 80012d8:	d817      	bhi.n	800130a <Max_speed_change+0x56>
	{
		LF->Max_speed_R = atof(ParsePointer);
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f009 ff1a 	bl	800b114 <atof>
 80012e0:	ec53 2b10 	vmov	r2, r3, d0
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fc6e 	bl	8000bc8 <__aeabi_d2iz>
 80012ec:	4602      	mov	r2, r0
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	611a      	str	r2, [r3, #16]
		LF->Max_speed_L = atof(ParsePointer);
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f009 ff0e 	bl	800b114 <atof>
 80012f8:	ec53 2b10 	vmov	r2, r3, d0
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff fc62 	bl	8000bc8 <__aeabi_d2iz>
 8001304:	4602      	mov	r2, r0
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	615a      	str	r2, [r3, #20]
	}
}
 800130a:	bf00      	nop
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	0800f3a0 	.word	0x0800f3a0

08001318 <Sharp_bend_speed_right_change>:
static void Sharp_bend_speed_right_change(LineFollower_t *LF)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001320:	490f      	ldr	r1, [pc, #60]	@ (8001360 <Sharp_bend_speed_right_change+0x48>)
 8001322:	2000      	movs	r0, #0
 8001324:	f00b faa0 	bl	800c868 <strtok>
 8001328:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d011      	beq.n	8001356 <Sharp_bend_speed_right_change+0x3e>
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	f7fe ffd4 	bl	80002e0 <strlen>
 8001338:	4603      	mov	r3, r0
 800133a:	2b1f      	cmp	r3, #31
 800133c:	d80b      	bhi.n	8001356 <Sharp_bend_speed_right_change+0x3e>
	{
	LF->Sharp_bend_speed_right = atof(ParsePointer);
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f009 fee8 	bl	800b114 <atof>
 8001344:	ec53 2b10 	vmov	r2, r3, d0
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fc3c 	bl	8000bc8 <__aeabi_d2iz>
 8001350:	4602      	mov	r2, r0
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	619a      	str	r2, [r3, #24]
	}
}
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	0800f3a0 	.word	0x0800f3a0

08001364 <Sharp_bend_speed_left_change>:
static void Sharp_bend_speed_left_change(LineFollower_t *LF)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 800136c:	490f      	ldr	r1, [pc, #60]	@ (80013ac <Sharp_bend_speed_left_change+0x48>)
 800136e:	2000      	movs	r0, #0
 8001370:	f00b fa7a 	bl	800c868 <strtok>
 8001374:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d011      	beq.n	80013a2 <Sharp_bend_speed_left_change+0x3e>
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f7fe ffae 	bl	80002e0 <strlen>
 8001384:	4603      	mov	r3, r0
 8001386:	2b1f      	cmp	r3, #31
 8001388:	d80b      	bhi.n	80013a2 <Sharp_bend_speed_left_change+0x3e>
	{
	LF->Sharp_bend_speed_left = atof(ParsePointer);
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f009 fec2 	bl	800b114 <atof>
 8001390:	ec53 2b10 	vmov	r2, r3, d0
 8001394:	4610      	mov	r0, r2
 8001396:	4619      	mov	r1, r3
 8001398:	f7ff fc16 	bl	8000bc8 <__aeabi_d2iz>
 800139c:	4602      	mov	r2, r0
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	61da      	str	r2, [r3, #28]
	}
}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	0800f3a0 	.word	0x0800f3a0

080013b0 <Bend_speed_right_change>:
static void Bend_speed_right_change(LineFollower_t *LF)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80013b8:	490f      	ldr	r1, [pc, #60]	@ (80013f8 <Bend_speed_right_change+0x48>)
 80013ba:	2000      	movs	r0, #0
 80013bc:	f00b fa54 	bl	800c868 <strtok>
 80013c0:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d011      	beq.n	80013ee <Bend_speed_right_change+0x3e>
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7fe ff88 	bl	80002e0 <strlen>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b1f      	cmp	r3, #31
 80013d4:	d80b      	bhi.n	80013ee <Bend_speed_right_change+0x3e>
	{
	LF->Bend_speed_right = atof(ParsePointer);
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f009 fe9c 	bl	800b114 <atof>
 80013dc:	ec53 2b10 	vmov	r2, r3, d0
 80013e0:	4610      	mov	r0, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	f7ff fbf0 	bl	8000bc8 <__aeabi_d2iz>
 80013e8:	4602      	mov	r2, r0
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	621a      	str	r2, [r3, #32]
	}
}
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	0800f3a0 	.word	0x0800f3a0

080013fc <Bend_speed_left_change>:
static void Bend_speed_left_change(LineFollower_t *LF)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001404:	490f      	ldr	r1, [pc, #60]	@ (8001444 <Bend_speed_left_change+0x48>)
 8001406:	2000      	movs	r0, #0
 8001408:	f00b fa2e 	bl	800c868 <strtok>
 800140c:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d011      	beq.n	800143a <Bend_speed_left_change+0x3e>
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	f7fe ff62 	bl	80002e0 <strlen>
 800141c:	4603      	mov	r3, r0
 800141e:	2b1f      	cmp	r3, #31
 8001420:	d80b      	bhi.n	800143a <Bend_speed_left_change+0x3e>
	{
	LF->Bend_speed_left = atof(ParsePointer);
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f009 fe76 	bl	800b114 <atof>
 8001428:	ec53 2b10 	vmov	r2, r3, d0
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f7ff fbca 	bl	8000bc8 <__aeabi_d2iz>
 8001434:	4602      	mov	r2, r0
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	625a      	str	r2, [r3, #36]	@ 0x24
	}
}
 800143a:	bf00      	nop
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	0800f3a0 	.word	0x0800f3a0

08001448 <App_Controll>:
static void App_Controll(char RxData, LineFollower_t *LineFollower)
{
 8001448:	b5b0      	push	{r4, r5, r7, lr}
 800144a:	b0a6      	sub	sp, #152	@ 0x98
 800144c:	af02      	add	r7, sp, #8
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
	/*Stop robot*/
	if(RxData == 'N')
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	2b4e      	cmp	r3, #78	@ 0x4e
 8001458:	d14a      	bne.n	80014f0 <App_Controll+0xa8>
	{
		uint8_t buffer[128];
		/*Stop GRUZIK2.0 and turn off the LED*/
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	2140      	movs	r1, #64	@ 0x40
 800145e:	485c      	ldr	r0, [pc, #368]	@ (80015d0 <App_Controll+0x188>)
 8001460:	f004 fe44 	bl	80060ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	2120      	movs	r1, #32
 8001468:	4859      	ldr	r0, [pc, #356]	@ (80015d0 <App_Controll+0x188>)
 800146a:	f004 fe3f 	bl	80060ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	2140      	movs	r1, #64	@ 0x40
 8001472:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001476:	f004 fe39 	bl	80060ec <HAL_GPIO_WritePin>

		/*Send battery voltage*/
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f888 	bl	8000594 <__aeabi_i2d>
 8001484:	a34a      	add	r3, pc, #296	@ (adr r3, 80015b0 <App_Controll+0x168>)
 8001486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148a:	f7ff f8ed 	bl	8000668 <__aeabi_dmul>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	4610      	mov	r0, r2
 8001494:	4619      	mov	r1, r3
 8001496:	a348      	add	r3, pc, #288	@ (adr r3, 80015b8 <App_Controll+0x170>)
 8001498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149c:	f7ff fa0e 	bl	80008bc <__aeabi_ddiv>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	f7ff fbd6 	bl	8000c58 <__aeabi_d2f>
 80014ac:	4602      	mov	r2, r0
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	629a      	str	r2, [r3, #40]	@ 0x28
		sprintf((char*)buffer, "ADC_Value = %d \r\n Battery_Voltage = %0.2f V \r\n", LineFollower->Adc_Value, LineFollower->battery_voltage);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80014b6:	461c      	mov	r4, r3
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff f87b 	bl	80005b8 <__aeabi_f2d>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	f107 000c 	add.w	r0, r7, #12
 80014ca:	e9cd 2300 	strd	r2, r3, [sp]
 80014ce:	4622      	mov	r2, r4
 80014d0:	4940      	ldr	r1, [pc, #256]	@ (80015d4 <App_Controll+0x18c>)
 80014d2:	f00b f94b 	bl	800c76c <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80014d6:	f107 030c 	add.w	r3, r7, #12
 80014da:	4618      	mov	r0, r3
 80014dc:	f7fe ff00 	bl	80002e0 <strlen>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	f107 010c 	add.w	r1, r7, #12
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	483b      	ldr	r0, [pc, #236]	@ (80015d8 <App_Controll+0x190>)
 80014ec:	f007 fd18 	bl	8008f20 <HAL_UART_Transmit>
	}
	/*Start robot*/
	if (RxData == 'Y')
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	2b59      	cmp	r3, #89	@ 0x59
 80014f4:	f040 810a 	bne.w	800170c <App_Controll+0x2c4>
		/*Proportional to battery percentage boost for motors
		 * to keep roughly same speed as with full battery*/
		float battery_percentage;
		uint8_t buffer[128];
		//Calculate battery percentage based on battery voltage
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f849 	bl	8000594 <__aeabi_i2d>
 8001502:	a32b      	add	r3, pc, #172	@ (adr r3, 80015b0 <App_Controll+0x168>)
 8001504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001508:	f7ff f8ae 	bl	8000668 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	a328      	add	r3, pc, #160	@ (adr r3, 80015b8 <App_Controll+0x170>)
 8001516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151a:	f7ff f9cf 	bl	80008bc <__aeabi_ddiv>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f7ff fb97 	bl	8000c58 <__aeabi_d2f>
 800152a:	4602      	mov	r2, r0
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	629a      	str	r2, [r3, #40]	@ 0x28

		//Full battery voltage in working line follower is about 8.24V
		battery_percentage = (LineFollower->battery_voltage / 8.24) * 100;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff f83f 	bl	80005b8 <__aeabi_f2d>
 800153a:	a321      	add	r3, pc, #132	@ (adr r3, 80015c0 <App_Controll+0x178>)
 800153c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001540:	f7ff f9bc 	bl	80008bc <__aeabi_ddiv>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4610      	mov	r0, r2
 800154a:	4619      	mov	r1, r3
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	4b22      	ldr	r3, [pc, #136]	@ (80015dc <App_Controll+0x194>)
 8001552:	f7ff f889 	bl	8000668 <__aeabi_dmul>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4610      	mov	r0, r2
 800155c:	4619      	mov	r1, r3
 800155e:	f7ff fb7b 	bl	8000c58 <__aeabi_d2f>
 8001562:	4603      	mov	r3, r0
 8001564:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

		/*To don't damage 2s LiPo battery Line follower can't start with battery below 7.2V*/
		if (LineFollower->battery_voltage < 7.2)
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff f823 	bl	80005b8 <__aeabi_f2d>
 8001572:	a315      	add	r3, pc, #84	@ (adr r3, 80015c8 <App_Controll+0x180>)
 8001574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001578:	f7ff fae8 	bl	8000b4c <__aeabi_dcmplt>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d032      	beq.n	80015e8 <App_Controll+0x1a0>
		{
			sprintf((char*)buffer, "! Low Battery !\r\n");
 8001582:	f107 030c 	add.w	r3, r7, #12
 8001586:	4916      	ldr	r1, [pc, #88]	@ (80015e0 <App_Controll+0x198>)
 8001588:	4618      	mov	r0, r3
 800158a:	f00b f8ef 	bl	800c76c <siprintf>
			HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 800158e:	f107 030c 	add.w	r3, r7, #12
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe fea4 	bl	80002e0 <strlen>
 8001598:	4603      	mov	r3, r0
 800159a:	b29a      	uxth	r2, r3
 800159c:	f107 010c 	add.w	r1, r7, #12
 80015a0:	2364      	movs	r3, #100	@ 0x64
 80015a2:	480d      	ldr	r0, [pc, #52]	@ (80015d8 <App_Controll+0x190>)
 80015a4:	f007 fcbc 	bl	8008f20 <HAL_UART_Transmit>
 80015a8:	e32f      	b.n	8001c0a <App_Controll+0x7c2>
 80015aa:	bf00      	nop
 80015ac:	f3af 8000 	nop.w
 80015b0:	9999999a 	.word	0x9999999a
 80015b4:	40209999 	.word	0x40209999
 80015b8:	00000000 	.word	0x00000000
 80015bc:	40adee00 	.word	0x40adee00
 80015c0:	47ae147b 	.word	0x47ae147b
 80015c4:	40207ae1 	.word	0x40207ae1
 80015c8:	cccccccd 	.word	0xcccccccd
 80015cc:	401ccccc 	.word	0x401ccccc
 80015d0:	48000800 	.word	0x48000800
 80015d4:	0800f3a4 	.word	0x0800f3a4
 80015d8:	20000788 	.word	0x20000788
 80015dc:	40590000 	.word	0x40590000
 80015e0:	0800f3d4 	.word	0x0800f3d4
 80015e4:	42c80000 	.word	0x42c80000
			return;
		}
		/*Motor speed*/
		LineFollower->Speed_level = ((100 - battery_percentage + 100) / 100) - LineFollower->Speed_offset;
 80015e8:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 80015e4 <App_Controll+0x19c>
 80015ec:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80015f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f4:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 80015e4 <App_Controll+0x19c>
 80015f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015fc:	ed5f 6a07 	vldr	s13, [pc, #-28]	@ 80015e4 <App_Controll+0x19c>
 8001600:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800160a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

		if(LineFollower->Speed_level < 1)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800161a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800161e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	d503      	bpl.n	8001630 <App_Controll+0x1e8>
		{
			LineFollower->Speed_level = 1;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800162e:	631a      	str	r2, [r3, #48]	@ 0x30
		}

		/*Send battery data*/
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ffad 	bl	8000594 <__aeabi_i2d>
 800163a:	a3b9      	add	r3, pc, #740	@ (adr r3, 8001920 <App_Controll+0x4d8>)
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	f7ff f812 	bl	8000668 <__aeabi_dmul>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	a3b6      	add	r3, pc, #728	@ (adr r3, 8001928 <App_Controll+0x4e0>)
 800164e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001652:	f7ff f933 	bl	80008bc <__aeabi_ddiv>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4610      	mov	r0, r2
 800165c:	4619      	mov	r1, r3
 800165e:	f7ff fafb 	bl	8000c58 <__aeabi_d2f>
 8001662:	4602      	mov	r2, r0
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	629a      	str	r2, [r3, #40]	@ 0x28
		sprintf((char*)buffer, "ADC_Value = %d \r\n Battery_Voltage = %0.2f V \r\n", LineFollower->Adc_Value, LineFollower->battery_voltage);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800166c:	461c      	mov	r4, r3
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001672:	4618      	mov	r0, r3
 8001674:	f7fe ffa0 	bl	80005b8 <__aeabi_f2d>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	f107 000c 	add.w	r0, r7, #12
 8001680:	e9cd 2300 	strd	r2, r3, [sp]
 8001684:	4622      	mov	r2, r4
 8001686:	499c      	ldr	r1, [pc, #624]	@ (80018f8 <App_Controll+0x4b0>)
 8001688:	f00b f870 	bl	800c76c <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 800168c:	f107 030c 	add.w	r3, r7, #12
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe fe25 	bl	80002e0 <strlen>
 8001696:	4603      	mov	r3, r0
 8001698:	b29a      	uxth	r2, r3
 800169a:	f107 010c 	add.w	r1, r7, #12
 800169e:	2364      	movs	r3, #100	@ 0x64
 80016a0:	4896      	ldr	r0, [pc, #600]	@ (80018fc <App_Controll+0x4b4>)
 80016a2:	f007 fc3d 	bl	8008f20 <HAL_UART_Transmit>


		sprintf((char*)buffer, "Percentage = %0.2f \r\n Speed_level = %0.2f \r\n", battery_percentage, LineFollower->Speed_level);
 80016a6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80016aa:	f7fe ff85 	bl	80005b8 <__aeabi_f2d>
 80016ae:	4604      	mov	r4, r0
 80016b0:	460d      	mov	r5, r1
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7fe ff7e 	bl	80005b8 <__aeabi_f2d>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	f107 000c 	add.w	r0, r7, #12
 80016c4:	e9cd 2300 	strd	r2, r3, [sp]
 80016c8:	4622      	mov	r2, r4
 80016ca:	462b      	mov	r3, r5
 80016cc:	498c      	ldr	r1, [pc, #560]	@ (8001900 <App_Controll+0x4b8>)
 80016ce:	f00b f84d 	bl	800c76c <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe fe02 	bl	80002e0 <strlen>
 80016dc:	4603      	mov	r3, r0
 80016de:	b29a      	uxth	r2, r3
 80016e0:	f107 010c 	add.w	r1, r7, #12
 80016e4:	2364      	movs	r3, #100	@ 0x64
 80016e6:	4885      	ldr	r0, [pc, #532]	@ (80018fc <App_Controll+0x4b4>)
 80016e8:	f007 fc1a 	bl	8008f20 <HAL_UART_Transmit>

		/*Stop LineFollower and turn on the LED*/
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80016ec:	2201      	movs	r2, #1
 80016ee:	2140      	movs	r1, #64	@ 0x40
 80016f0:	4884      	ldr	r0, [pc, #528]	@ (8001904 <App_Controll+0x4bc>)
 80016f2:	f004 fcfb 	bl	80060ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 80016f6:	2201      	movs	r2, #1
 80016f8:	2120      	movs	r1, #32
 80016fa:	4882      	ldr	r0, [pc, #520]	@ (8001904 <App_Controll+0x4bc>)
 80016fc:	f004 fcf6 	bl	80060ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001700:	2201      	movs	r2, #1
 8001702:	2140      	movs	r1, #64	@ 0x40
 8001704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001708:	f004 fcf0 	bl	80060ec <HAL_GPIO_WritePin>
	}
	/*LOW mode*/
	if(RxData == 'a')
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	2b61      	cmp	r3, #97	@ 0x61
 8001710:	d11f      	bne.n	8001752 <App_Controll+0x30a>
	{
		LineFollower->Base_speed_R = 85;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	2255      	movs	r2, #85	@ 0x55
 8001716:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 85;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	2255      	movs	r2, #85	@ 0x55
 800171c:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 100;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	2264      	movs	r2, #100	@ 0x64
 8001722:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 100;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	2264      	movs	r2, #100	@ 0x64
 8001728:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001730:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	2246      	movs	r2, #70	@ 0x46
 8001736:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 800173e:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 80;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	2250      	movs	r2, #80	@ 0x50
 8001744:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	4a6f      	ldr	r2, [pc, #444]	@ (8001908 <App_Controll+0x4c0>)
 800174a:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.07;
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	4a6f      	ldr	r2, [pc, #444]	@ (800190c <App_Controll+0x4c4>)
 8001750:	605a      	str	r2, [r3, #4]
	}
	/*LOW+ mode*/
	if(RxData == 'd')
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b64      	cmp	r3, #100	@ 0x64
 8001756:	d11f      	bne.n	8001798 <App_Controll+0x350>
	{
		LineFollower->Base_speed_R = 105;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	2269      	movs	r2, #105	@ 0x69
 800175c:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 105;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	2269      	movs	r2, #105	@ 0x69
 8001762:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 152;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	2298      	movs	r2, #152	@ 0x98
 8001768:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 152;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	2298      	movs	r2, #152	@ 0x98
 800176e:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -30;
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	f06f 021d 	mvn.w	r2, #29
 8001776:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 100;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	2264      	movs	r2, #100	@ 0x64
 800177c:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -40;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001784:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 80;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	2250      	movs	r2, #80	@ 0x50
 800178a:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	4a5e      	ldr	r2, [pc, #376]	@ (8001908 <App_Controll+0x4c0>)
 8001790:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.08;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	4a5e      	ldr	r2, [pc, #376]	@ (8001910 <App_Controll+0x4c8>)
 8001796:	605a      	str	r2, [r3, #4]
	}
	/*Medium mode*/
	if(RxData == 'b')
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	2b62      	cmp	r3, #98	@ 0x62
 800179c:	d11f      	bne.n	80017de <App_Controll+0x396>
	{
		LineFollower->Base_speed_R = 105;
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	2269      	movs	r2, #105	@ 0x69
 80017a2:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 105;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	2269      	movs	r2, #105	@ 0x69
 80017a8:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 185;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	22b9      	movs	r2, #185	@ 0xb9
 80017ae:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 185;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	22b9      	movs	r2, #185	@ 0xb9
 80017b4:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -30;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	f06f 021d 	mvn.w	r2, #29
 80017bc:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 90;
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	225a      	movs	r2, #90	@ 0x5a
 80017c2:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -40;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 80017ca:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 80;
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	2250      	movs	r2, #80	@ 0x50
 80017d0:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001908 <App_Controll+0x4c0>)
 80017d6:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.09;
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	4a4e      	ldr	r2, [pc, #312]	@ (8001914 <App_Controll+0x4cc>)
 80017dc:	605a      	str	r2, [r3, #4]
	}
	/*Medium+ mode*/
	if(RxData == 'e')
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	2b65      	cmp	r3, #101	@ 0x65
 80017e2:	d11f      	bne.n	8001824 <App_Controll+0x3dc>
	{
		LineFollower->Base_speed_R = 120;
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	2278      	movs	r2, #120	@ 0x78
 80017e8:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 120;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	2278      	movs	r2, #120	@ 0x78
 80017ee:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 120;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	2278      	movs	r2, #120	@ 0x78
 80017f4:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 120;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	2278      	movs	r2, #120	@ 0x78
 80017fa:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001802:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 92;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	225c      	movs	r2, #92	@ 0x5c
 8001808:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001810:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 30;//110
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	221e      	movs	r2, #30
 8001816:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	4a3b      	ldr	r2, [pc, #236]	@ (8001908 <App_Controll+0x4c0>)
 800181c:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.2;//0.25
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	4a3d      	ldr	r2, [pc, #244]	@ (8001918 <App_Controll+0x4d0>)
 8001822:	605a      	str	r2, [r3, #4]
	}
	/*HIGH mode*/
	if(RxData == 'c')
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	2b63      	cmp	r3, #99	@ 0x63
 8001828:	d11f      	bne.n	800186a <App_Controll+0x422>
	{
		LineFollower->Base_speed_R = 125;
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	227d      	movs	r2, #125	@ 0x7d
 800182e:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 125;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	227d      	movs	r2, #125	@ 0x7d
 8001834:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 130;//125
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	2282      	movs	r2, #130	@ 0x82
 800183a:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 130;//125
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	2282      	movs	r2, #130	@ 0x82
 8001840:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001848:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 92; //88
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	225c      	movs	r2, #92	@ 0x5c
 800184e:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001856:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 30;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	221e      	movs	r2, #30
 800185c:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	4a29      	ldr	r2, [pc, #164]	@ (8001908 <App_Controll+0x4c0>)
 8001862:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.175;//0.2
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	4a2d      	ldr	r2, [pc, #180]	@ (800191c <App_Controll+0x4d4>)
 8001868:	605a      	str	r2, [r3, #4]
	}
	/*HIGH+ mode*/ /*For now it's just HIGH*/
	if(RxData == 'f')
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	2b66      	cmp	r3, #102	@ 0x66
 800186e:	d11f      	bne.n	80018b0 <App_Controll+0x468>
	{
		LineFollower->Base_speed_R = 130;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	2282      	movs	r2, #130	@ 0x82
 8001874:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 130;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	2282      	movs	r2, #130	@ 0x82
 800187a:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 130;
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	2282      	movs	r2, #130	@ 0x82
 8001880:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 130;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	2282      	movs	r2, #130	@ 0x82
 8001886:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -70;
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 800188e:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 92; //88
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	225c      	movs	r2, #92	@ 0x5c
 8001894:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -50;
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 800189c:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 30;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	221e      	movs	r2, #30
 80018a2:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	4a18      	ldr	r2, [pc, #96]	@ (8001908 <App_Controll+0x4c0>)
 80018a8:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.175;//0.2
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	4a1b      	ldr	r2, [pc, #108]	@ (800191c <App_Controll+0x4d4>)
 80018ae:	605a      	str	r2, [r3, #4]
	}
	/*TRUBO mode*/
	if(RxData == 'i')
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b69      	cmp	r3, #105	@ 0x69
 80018b4:	d13c      	bne.n	8001930 <App_Controll+0x4e8>
	{
		LineFollower->Base_speed_R = 135;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	2287      	movs	r2, #135	@ 0x87
 80018ba:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 135;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	2287      	movs	r2, #135	@ 0x87
 80018c0:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 135;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	2287      	movs	r2, #135	@ 0x87
 80018c6:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 135;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	2287      	movs	r2, #135	@ 0x87
 80018cc:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -60; //-65
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80018d4:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	2246      	movs	r2, #70	@ 0x46
 80018da:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -60;
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80018e2:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 110;
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	226e      	movs	r2, #110	@ 0x6e
 80018e8:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	4a06      	ldr	r2, [pc, #24]	@ (8001908 <App_Controll+0x4c0>)
 80018ee:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.2;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	4a09      	ldr	r2, [pc, #36]	@ (8001918 <App_Controll+0x4d0>)
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	e01b      	b.n	8001930 <App_Controll+0x4e8>
 80018f8:	0800f3a4 	.word	0x0800f3a4
 80018fc:	20000788 	.word	0x20000788
 8001900:	0800f3e8 	.word	0x0800f3e8
 8001904:	48000800 	.word	0x48000800
 8001908:	3c75c28f 	.word	0x3c75c28f
 800190c:	3d8f5c29 	.word	0x3d8f5c29
 8001910:	3da3d70a 	.word	0x3da3d70a
 8001914:	3db851ec 	.word	0x3db851ec
 8001918:	3e4ccccd 	.word	0x3e4ccccd
 800191c:	3e333333 	.word	0x3e333333
 8001920:	9999999a 	.word	0x9999999a
 8001924:	40209999 	.word	0x40209999
 8001928:	00000000 	.word	0x00000000
 800192c:	40adee00 	.word	0x40adee00
	}
	/*TRUBO+ mode*/
	if(RxData == 'j')
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	2b6a      	cmp	r3, #106	@ 0x6a
 8001934:	d11f      	bne.n	8001976 <App_Controll+0x52e>
	{
	   LineFollower->Base_speed_R = 140;
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	228c      	movs	r2, #140	@ 0x8c
 800193a:	609a      	str	r2, [r3, #8]
	   LineFollower->Base_speed_L = 140;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	228c      	movs	r2, #140	@ 0x8c
 8001940:	60da      	str	r2, [r3, #12]
	   LineFollower->Max_speed_L = 140;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	228c      	movs	r2, #140	@ 0x8c
 8001946:	615a      	str	r2, [r3, #20]
	   LineFollower->Max_speed_R = 140;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	228c      	movs	r2, #140	@ 0x8c
 800194c:	611a      	str	r2, [r3, #16]
	   LineFollower->Sharp_bend_speed_right = -60;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001954:	619a      	str	r2, [r3, #24]
	   LineFollower->Sharp_bend_speed_left = 70;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	2246      	movs	r2, #70	@ 0x46
 800195a:	61da      	str	r2, [r3, #28]
	   LineFollower->Bend_speed_right = -60;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001962:	621a      	str	r2, [r3, #32]
	   LineFollower->Bend_speed_left = 110;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	226e      	movs	r2, #110	@ 0x6e
 8001968:	625a      	str	r2, [r3, #36]	@ 0x24
	   LineFollower->Kp = 0.015;
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	4a8e      	ldr	r2, [pc, #568]	@ (8001ba8 <App_Controll+0x760>)
 800196e:	601a      	str	r2, [r3, #0]
	   LineFollower->Kd = 0.2;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	4a8e      	ldr	r2, [pc, #568]	@ (8001bac <App_Controll+0x764>)
 8001974:	605a      	str	r2, [r3, #4]
	}
	/*ULTRA mode*/
	if(RxData == 'k')
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b6b      	cmp	r3, #107	@ 0x6b
 800197a:	d11f      	bne.n	80019bc <App_Controll+0x574>
	{
		LineFollower->Base_speed_R = 145;
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	2291      	movs	r2, #145	@ 0x91
 8001980:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 145;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	2291      	movs	r2, #145	@ 0x91
 8001986:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 145;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	2291      	movs	r2, #145	@ 0x91
 800198c:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 145;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	2291      	movs	r2, #145	@ 0x91
 8001992:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -60;//-70
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 800199a:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 70;//88
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	2246      	movs	r2, #70	@ 0x46
 80019a0:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -60;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019a8:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 110;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	226e      	movs	r2, #110	@ 0x6e
 80019ae:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	4a7d      	ldr	r2, [pc, #500]	@ (8001ba8 <App_Controll+0x760>)
 80019b4:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.22;     //Jeli sie gubi wylaturje itd mozna zwikszy jesli sobie radzi to mozna obniyc i zwikszyc pynno
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	4a7d      	ldr	r2, [pc, #500]	@ (8001bb0 <App_Controll+0x768>)
 80019ba:	605a      	str	r2, [r3, #4]
	 }
	 /*ULTRA+ mode*/
	 if(RxData == 'l')
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	2b6c      	cmp	r3, #108	@ 0x6c
 80019c0:	d11f      	bne.n	8001a02 <App_Controll+0x5ba>
	 {
		LineFollower->Base_speed_R = 150;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	2296      	movs	r2, #150	@ 0x96
 80019c6:	609a      	str	r2, [r3, #8]
		LineFollower->Base_speed_L = 150;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	2296      	movs	r2, #150	@ 0x96
 80019cc:	60da      	str	r2, [r3, #12]
		LineFollower->Max_speed_L = 150;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2296      	movs	r2, #150	@ 0x96
 80019d2:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_R = 150;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	2296      	movs	r2, #150	@ 0x96
 80019d8:	611a      	str	r2, [r3, #16]
		LineFollower->Sharp_bend_speed_right = -55;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	f06f 0236 	mvn.w	r2, #54	@ 0x36
 80019e0:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_left = 75;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	224b      	movs	r2, #75	@ 0x4b
 80019e6:	61da      	str	r2, [r3, #28]
		LineFollower->Bend_speed_right = -60;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019ee:	621a      	str	r2, [r3, #32]
		LineFollower->Bend_speed_left = 120;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	2278      	movs	r2, #120	@ 0x78
 80019f4:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Kp = 0.015;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	4a6b      	ldr	r2, [pc, #428]	@ (8001ba8 <App_Controll+0x760>)
 80019fa:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.23;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	4a6d      	ldr	r2, [pc, #436]	@ (8001bb4 <App_Controll+0x76c>)
 8001a00:	605a      	str	r2, [r3, #4]
	  }
	  /*EXTREME mode*/
	  if(RxData == 'm')
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	2b6d      	cmp	r3, #109	@ 0x6d
 8001a06:	d11f      	bne.n	8001a48 <App_Controll+0x600>
	  {
		 LineFollower->Base_speed_R = 155;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	229b      	movs	r2, #155	@ 0x9b
 8001a0c:	609a      	str	r2, [r3, #8]
		 LineFollower->Base_speed_L = 155;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	229b      	movs	r2, #155	@ 0x9b
 8001a12:	60da      	str	r2, [r3, #12]
		 LineFollower->Max_speed_L = 155;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	229b      	movs	r2, #155	@ 0x9b
 8001a18:	615a      	str	r2, [r3, #20]
		 LineFollower->Max_speed_R = 155;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	229b      	movs	r2, #155	@ 0x9b
 8001a1e:	611a      	str	r2, [r3, #16]
		 LineFollower->Sharp_bend_speed_right = -70;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001a26:	619a      	str	r2, [r3, #24]
		 LineFollower->Sharp_bend_speed_left = 85;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	2255      	movs	r2, #85	@ 0x55
 8001a2c:	61da      	str	r2, [r3, #28]
		 LineFollower->Bend_speed_right = -50;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001a34:	621a      	str	r2, [r3, #32]
		 LineFollower->Bend_speed_left = 30;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	221e      	movs	r2, #30
 8001a3a:	625a      	str	r2, [r3, #36]	@ 0x24
		 LineFollower->Kp = 0.015;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ba8 <App_Controll+0x760>)
 8001a40:	601a      	str	r2, [r3, #0]
		 LineFollower->Kd = 0.265;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	4a5c      	ldr	r2, [pc, #368]	@ (8001bb8 <App_Controll+0x770>)
 8001a46:	605a      	str	r2, [r3, #4]
	  }

 	  /*EXTREME+ mode*/
 	  if(RxData == 'n')
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	2b6e      	cmp	r3, #110	@ 0x6e
 8001a4c:	d11f      	bne.n	8001a8e <App_Controll+0x646>
 	  {
 	    LineFollower->Base_speed_R = 160;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	22a0      	movs	r2, #160	@ 0xa0
 8001a52:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 160;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	22a0      	movs	r2, #160	@ 0xa0
 8001a58:	60da      	str	r2, [r3, #12]
 	    LineFollower->Max_speed_L = 160;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	22a0      	movs	r2, #160	@ 0xa0
 8001a5e:	615a      	str	r2, [r3, #20]
 	  	LineFollower->Max_speed_R = 160;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	22a0      	movs	r2, #160	@ 0xa0
 8001a64:	611a      	str	r2, [r3, #16]
 	 	LineFollower->Sharp_bend_speed_right = -70;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001a6c:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 85;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	2255      	movs	r2, #85	@ 0x55
 8001a72:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001a7a:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 30;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	221e      	movs	r2, #30
 8001a80:	625a      	str	r2, [r3, #36]	@ 0x24
 		LineFollower->Kp = 0.015;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	4a48      	ldr	r2, [pc, #288]	@ (8001ba8 <App_Controll+0x760>)
 8001a86:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 0.265;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	4a4b      	ldr	r2, [pc, #300]	@ (8001bb8 <App_Controll+0x770>)
 8001a8c:	605a      	str	r2, [r3, #4]
 	  }
 	  /*SPECIAL mode*/
 	  if(RxData == 'h')
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	2b68      	cmp	r3, #104	@ 0x68
 8001a92:	d11f      	bne.n	8001ad4 <App_Controll+0x68c>
 	  {
 	    LineFollower->Base_speed_R = 135;
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	2287      	movs	r2, #135	@ 0x87
 8001a98:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 135;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	2287      	movs	r2, #135	@ 0x87
 8001a9e:	60da      	str	r2, [r3, #12]
 	    LineFollower->Max_speed_L = 135;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2287      	movs	r2, #135	@ 0x87
 8001aa4:	615a      	str	r2, [r3, #20]
 	    LineFollower->Max_speed_R = 135;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	2287      	movs	r2, #135	@ 0x87
 8001aaa:	611a      	str	r2, [r3, #16]
 	 	LineFollower->Sharp_bend_speed_right = -66;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	f06f 0241 	mvn.w	r2, #65	@ 0x41
 8001ab2:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 92;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	225c      	movs	r2, #92	@ 0x5c
 8001ab8:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001ac0:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 30;
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	221e      	movs	r2, #30
 8001ac6:	625a      	str	r2, [r3, #36]	@ 0x24
 		LineFollower->Kp = 0.015;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	4a37      	ldr	r2, [pc, #220]	@ (8001ba8 <App_Controll+0x760>)
 8001acc:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 0.2;
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4a36      	ldr	r2, [pc, #216]	@ (8001bac <App_Controll+0x764>)
 8001ad2:	605a      	str	r2, [r3, #4]
 	  }
 	  /*RA-1-final-slower*/
 	  if(RxData == 'o')
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	2b6f      	cmp	r3, #111	@ 0x6f
 8001ad8:	d11f      	bne.n	8001b1a <App_Controll+0x6d2>
 	  {
 	    LineFollower->Base_speed_R = 143;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	228f      	movs	r2, #143	@ 0x8f
 8001ade:	609a      	str	r2, [r3, #8]
 	    LineFollower->Base_speed_L = 143;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	228f      	movs	r2, #143	@ 0x8f
 8001ae4:	60da      	str	r2, [r3, #12]
 	   	LineFollower->Max_speed_L = 182;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	22b6      	movs	r2, #182	@ 0xb6
 8001aea:	615a      	str	r2, [r3, #20]
 	  	LineFollower->Max_speed_R = 182;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	22b6      	movs	r2, #182	@ 0xb6
 8001af0:	611a      	str	r2, [r3, #16]
 	  	LineFollower->Sharp_bend_speed_right = -76;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001af8:	619a      	str	r2, [r3, #24]
 		LineFollower->Sharp_bend_speed_left = 90;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	225a      	movs	r2, #90	@ 0x5a
 8001afe:	61da      	str	r2, [r3, #28]
 		LineFollower->Bend_speed_right = -50;
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b06:	621a      	str	r2, [r3, #32]
 		LineFollower->Bend_speed_left = 100;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	2264      	movs	r2, #100	@ 0x64
 8001b0c:	625a      	str	r2, [r3, #36]	@ 0x24
 		LineFollower->Kp = 0.02;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	4a2a      	ldr	r2, [pc, #168]	@ (8001bbc <App_Controll+0x774>)
 8001b12:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 350;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	4a2a      	ldr	r2, [pc, #168]	@ (8001bc0 <App_Controll+0x778>)
 8001b18:	605a      	str	r2, [r3, #4]
 	   }
 	   /*RA-2-eliminations-faster*/
 	   if(RxData == 'u')
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	2b75      	cmp	r3, #117	@ 0x75
 8001b1e:	d11f      	bne.n	8001b60 <App_Controll+0x718>
 	   {
 	     LineFollower->Base_speed_R = 153;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2299      	movs	r2, #153	@ 0x99
 8001b24:	609a      	str	r2, [r3, #8]
 	     LineFollower->Base_speed_L = 153;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	2299      	movs	r2, #153	@ 0x99
 8001b2a:	60da      	str	r2, [r3, #12]
 	     LineFollower->Max_speed_L = 187;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	22bb      	movs	r2, #187	@ 0xbb
 8001b30:	615a      	str	r2, [r3, #20]
 	   	 LineFollower->Max_speed_R = 187;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	22bb      	movs	r2, #187	@ 0xbb
 8001b36:	611a      	str	r2, [r3, #16]
 	  	 LineFollower->Sharp_bend_speed_right = -76;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001b3e:	619a      	str	r2, [r3, #24]
 	 	 LineFollower->Sharp_bend_speed_left = 90;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	225a      	movs	r2, #90	@ 0x5a
 8001b44:	61da      	str	r2, [r3, #28]
 	 	 LineFollower->Bend_speed_right = -50;
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b4c:	621a      	str	r2, [r3, #32]
 	 	 LineFollower->Bend_speed_left = 100;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2264      	movs	r2, #100	@ 0x64
 8001b52:	625a      	str	r2, [r3, #36]	@ 0x24
 	 	 LineFollower->Kp = 0.02;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	4a19      	ldr	r2, [pc, #100]	@ (8001bbc <App_Controll+0x774>)
 8001b58:	601a      	str	r2, [r3, #0]
 	 	 LineFollower->Kd = 350;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	4a18      	ldr	r2, [pc, #96]	@ (8001bc0 <App_Controll+0x778>)
 8001b5e:	605a      	str	r2, [r3, #4]
 	   }
 	  /*Gruzik2.1 Robo Comp 2024r 1*/
 	  if(RxData == 'p')
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	2b70      	cmp	r3, #112	@ 0x70
 8001b64:	d12e      	bne.n	8001bc4 <App_Controll+0x77c>
 	  {
 		 LineFollower->Base_speed_R = 143;
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	228f      	movs	r2, #143	@ 0x8f
 8001b6a:	609a      	str	r2, [r3, #8]
 		 LineFollower->Base_speed_L = 143;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	228f      	movs	r2, #143	@ 0x8f
 8001b70:	60da      	str	r2, [r3, #12]
 		 LineFollower->Max_speed_L = 182;
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	22b6      	movs	r2, #182	@ 0xb6
 8001b76:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_R = 182;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	22b6      	movs	r2, #182	@ 0xb6
 8001b7c:	611a      	str	r2, [r3, #16]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001b84:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	225a      	movs	r2, #90	@ 0x5a
 8001b8a:	61da      	str	r2, [r3, #28]
 		 LineFollower->Bend_speed_right = -40;//40
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001b92:	621a      	str	r2, [r3, #32]
 		 LineFollower->Bend_speed_left = 110;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	226e      	movs	r2, #110	@ 0x6e
 8001b98:	625a      	str	r2, [r3, #36]	@ 0x24
 		 LineFollower->Kp = 0.02;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	4a07      	ldr	r2, [pc, #28]	@ (8001bbc <App_Controll+0x774>)
 8001b9e:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	4a07      	ldr	r2, [pc, #28]	@ (8001bc0 <App_Controll+0x778>)
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	e00d      	b.n	8001bc4 <App_Controll+0x77c>
 8001ba8:	3c75c28f 	.word	0x3c75c28f
 8001bac:	3e4ccccd 	.word	0x3e4ccccd
 8001bb0:	3e6147ae 	.word	0x3e6147ae
 8001bb4:	3e6b851f 	.word	0x3e6b851f
 8001bb8:	3e87ae14 	.word	0x3e87ae14
 8001bbc:	3ca3d70a 	.word	0x3ca3d70a
 8001bc0:	43af0000 	.word	0x43af0000
 	  }
 	  /*Gruzik2.1 Robo Comp 2024 2*/
 	  if(RxData == 'r')
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	2b72      	cmp	r3, #114	@ 0x72
 8001bc8:	d11f      	bne.n	8001c0a <App_Controll+0x7c2>
 	  {
 		 LineFollower->Base_speed_R = 153;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	2299      	movs	r2, #153	@ 0x99
 8001bce:	609a      	str	r2, [r3, #8]
 		 LineFollower->Base_speed_L = 153;
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	2299      	movs	r2, #153	@ 0x99
 8001bd4:	60da      	str	r2, [r3, #12]
 		 LineFollower->Max_speed_L = 187;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	22bb      	movs	r2, #187	@ 0xbb
 8001bda:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_R = 187;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	22bb      	movs	r2, #187	@ 0xbb
 8001be0:	611a      	str	r2, [r3, #16]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001be8:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	225a      	movs	r2, #90	@ 0x5a
 8001bee:	61da      	str	r2, [r3, #28]
 		 LineFollower->Bend_speed_right = -40;//40
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001bf6:	621a      	str	r2, [r3, #32]
 		 LineFollower->Bend_speed_left = 110;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	226e      	movs	r2, #110	@ 0x6e
 8001bfc:	625a      	str	r2, [r3, #36]	@ 0x24
 		 LineFollower->Kp = 0.02;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	4a03      	ldr	r2, [pc, #12]	@ (8001c10 <App_Controll+0x7c8>)
 8001c02:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	4a03      	ldr	r2, [pc, #12]	@ (8001c14 <App_Controll+0x7cc>)
 8001c08:	605a      	str	r2, [r3, #4]
 	   }
}
 8001c0a:	3790      	adds	r7, #144	@ 0x90
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c10:	3ca3d70a 	.word	0x3ca3d70a
 8001c14:	43af0000 	.word	0x43af0000

08001c18 <Mode_change>:

static void Mode_change(LineFollower_t *LF)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001c20:	490c      	ldr	r1, [pc, #48]	@ (8001c54 <Mode_change+0x3c>)
 8001c22:	2000      	movs	r0, #0
 8001c24:	f00a fe20 	bl	800c868 <strtok>
 8001c28:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 2)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00b      	beq.n	8001c4a <Mode_change+0x32>
 8001c32:	68f8      	ldr	r0, [r7, #12]
 8001c34:	f7fe fb54 	bl	80002e0 <strlen>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d805      	bhi.n	8001c4a <Mode_change+0x32>
	{
		App_Controll(ParsePointer[0], LF);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fbff 	bl	8001448 <App_Controll>
	}
}
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	0800f3a0 	.word	0x0800f3a0

08001c58 <Parser_Parse>:
void Parser_Parse(uint8_t *ReceivedData, LineFollower_t *LineFollower)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
	char *ParsePointer = strtok((char*)ReceivedData, "=");
 8001c62:	4935      	ldr	r1, [pc, #212]	@ (8001d38 <Parser_Parse+0xe0>)
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f00a fdff 	bl	800c868 <strtok>
 8001c6a:	60f8      	str	r0, [r7, #12]

	if(!strcmp("Kp",ParsePointer))
 8001c6c:	68f9      	ldr	r1, [r7, #12]
 8001c6e:	4833      	ldr	r0, [pc, #204]	@ (8001d3c <Parser_Parse+0xe4>)
 8001c70:	f7fe fad6 	bl	8000220 <strcmp>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d103      	bne.n	8001c82 <Parser_Parse+0x2a>
	{
		kp_change(LineFollower);
 8001c7a:	6838      	ldr	r0, [r7, #0]
 8001c7c:	f7ff fa9c 	bl	80011b8 <kp_change>
	}
	else if(!strcmp("Mode",ParsePointer))
	{
		Mode_change(LineFollower);
	}
}
 8001c80:	e056      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Kd",ParsePointer))
 8001c82:	68f9      	ldr	r1, [r7, #12]
 8001c84:	482e      	ldr	r0, [pc, #184]	@ (8001d40 <Parser_Parse+0xe8>)
 8001c86:	f7fe facb 	bl	8000220 <strcmp>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d103      	bne.n	8001c98 <Parser_Parse+0x40>
		kd_change(LineFollower);
 8001c90:	6838      	ldr	r0, [r7, #0]
 8001c92:	f7ff fab7 	bl	8001204 <kd_change>
}
 8001c96:	e04b      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Base_speed",ParsePointer))
 8001c98:	68f9      	ldr	r1, [r7, #12]
 8001c9a:	482a      	ldr	r0, [pc, #168]	@ (8001d44 <Parser_Parse+0xec>)
 8001c9c:	f7fe fac0 	bl	8000220 <strcmp>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d103      	bne.n	8001cae <Parser_Parse+0x56>
		Base_speed_change(LineFollower);
 8001ca6:	6838      	ldr	r0, [r7, #0]
 8001ca8:	f7ff fad2 	bl	8001250 <Base_speed_change>
}
 8001cac:	e040      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Max_speed",ParsePointer))
 8001cae:	68f9      	ldr	r1, [r7, #12]
 8001cb0:	4825      	ldr	r0, [pc, #148]	@ (8001d48 <Parser_Parse+0xf0>)
 8001cb2:	f7fe fab5 	bl	8000220 <strcmp>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d103      	bne.n	8001cc4 <Parser_Parse+0x6c>
		Max_speed_change(LineFollower);
 8001cbc:	6838      	ldr	r0, [r7, #0]
 8001cbe:	f7ff faf9 	bl	80012b4 <Max_speed_change>
}
 8001cc2:	e035      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Sharp_bend_speed_right",ParsePointer))
 8001cc4:	68f9      	ldr	r1, [r7, #12]
 8001cc6:	4821      	ldr	r0, [pc, #132]	@ (8001d4c <Parser_Parse+0xf4>)
 8001cc8:	f7fe faaa 	bl	8000220 <strcmp>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d103      	bne.n	8001cda <Parser_Parse+0x82>
		Sharp_bend_speed_right_change(LineFollower);
 8001cd2:	6838      	ldr	r0, [r7, #0]
 8001cd4:	f7ff fb20 	bl	8001318 <Sharp_bend_speed_right_change>
}
 8001cd8:	e02a      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Sharp_bend_speed_left",ParsePointer))
 8001cda:	68f9      	ldr	r1, [r7, #12]
 8001cdc:	481c      	ldr	r0, [pc, #112]	@ (8001d50 <Parser_Parse+0xf8>)
 8001cde:	f7fe fa9f 	bl	8000220 <strcmp>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d103      	bne.n	8001cf0 <Parser_Parse+0x98>
		Sharp_bend_speed_left_change(LineFollower);
 8001ce8:	6838      	ldr	r0, [r7, #0]
 8001cea:	f7ff fb3b 	bl	8001364 <Sharp_bend_speed_left_change>
}
 8001cee:	e01f      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Bend_speed_right",ParsePointer))
 8001cf0:	68f9      	ldr	r1, [r7, #12]
 8001cf2:	4818      	ldr	r0, [pc, #96]	@ (8001d54 <Parser_Parse+0xfc>)
 8001cf4:	f7fe fa94 	bl	8000220 <strcmp>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d103      	bne.n	8001d06 <Parser_Parse+0xae>
		Bend_speed_right_change(LineFollower);
 8001cfe:	6838      	ldr	r0, [r7, #0]
 8001d00:	f7ff fb56 	bl	80013b0 <Bend_speed_right_change>
}
 8001d04:	e014      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Bend_speed_left",ParsePointer))
 8001d06:	68f9      	ldr	r1, [r7, #12]
 8001d08:	4813      	ldr	r0, [pc, #76]	@ (8001d58 <Parser_Parse+0x100>)
 8001d0a:	f7fe fa89 	bl	8000220 <strcmp>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d103      	bne.n	8001d1c <Parser_Parse+0xc4>
		Bend_speed_left_change(LineFollower);
 8001d14:	6838      	ldr	r0, [r7, #0]
 8001d16:	f7ff fb71 	bl	80013fc <Bend_speed_left_change>
}
 8001d1a:	e009      	b.n	8001d30 <Parser_Parse+0xd8>
	else if(!strcmp("Mode",ParsePointer))
 8001d1c:	68f9      	ldr	r1, [r7, #12]
 8001d1e:	480f      	ldr	r0, [pc, #60]	@ (8001d5c <Parser_Parse+0x104>)
 8001d20:	f7fe fa7e 	bl	8000220 <strcmp>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d102      	bne.n	8001d30 <Parser_Parse+0xd8>
		Mode_change(LineFollower);
 8001d2a:	6838      	ldr	r0, [r7, #0]
 8001d2c:	f7ff ff74 	bl	8001c18 <Mode_change>
}
 8001d30:	bf00      	nop
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	0800f418 	.word	0x0800f418
 8001d3c:	0800f41c 	.word	0x0800f41c
 8001d40:	0800f420 	.word	0x0800f420
 8001d44:	0800f424 	.word	0x0800f424
 8001d48:	0800f430 	.word	0x0800f430
 8001d4c:	0800f43c 	.word	0x0800f43c
 8001d50:	0800f454 	.word	0x0800f454
 8001d54:	0800f46c 	.word	0x0800f46c
 8001d58:	0800f480 	.word	0x0800f480
 8001d5c:	0800f490 	.word	0x0800f490

08001d60 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08c      	sub	sp, #48	@ 0x30
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	2220      	movs	r2, #32
 8001d76:	2100      	movs	r1, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f00a fd5a 	bl	800c832 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001d7e:	4b32      	ldr	r3, [pc, #200]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001d80:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d84:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d86:	4b30      	ldr	r3, [pc, #192]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001d88:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001d8c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d94:	4b2c      	ldr	r3, [pc, #176]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001da0:	4b29      	ldr	r3, [pc, #164]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001da6:	4b28      	ldr	r3, [pc, #160]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001da8:	2204      	movs	r2, #4
 8001daa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001dac:	4b26      	ldr	r3, [pc, #152]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001db2:	4b25      	ldr	r3, [pc, #148]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001db4:	2201      	movs	r2, #1
 8001db6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001db8:	4b23      	ldr	r3, [pc, #140]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dbe:	4b22      	ldr	r3, [pc, #136]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dc6:	4b20      	ldr	r3, [pc, #128]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001dda:	4b1b      	ldr	r3, [pc, #108]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001de0:	4b19      	ldr	r3, [pc, #100]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001de8:	4817      	ldr	r0, [pc, #92]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001dea:	f002 fa5d 	bl	80042a8 <HAL_ADC_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001df4:	f001 f8da 	bl	8002fac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001dfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e00:	4619      	mov	r1, r3
 8001e02:	4811      	ldr	r0, [pc, #68]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001e04:	f003 fa8e 	bl	8005324 <HAL_ADCEx_MultiModeConfigChannel>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001e0e:	f001 f8cd 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001e12:	4b0e      	ldr	r3, [pc, #56]	@ (8001e4c <MX_ADC1_Init+0xec>)
 8001e14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e16:	2306      	movs	r3, #6
 8001e18:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001e1a:	2307      	movs	r3, #7
 8001e1c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e1e:	237f      	movs	r3, #127	@ 0x7f
 8001e20:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e22:	2304      	movs	r3, #4
 8001e24:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4806      	ldr	r0, [pc, #24]	@ (8001e48 <MX_ADC1_Init+0xe8>)
 8001e30:	f002 fce8 	bl	8004804 <HAL_ADC_ConfigChannel>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001e3a:	f001 f8b7 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e3e:	bf00      	nop
 8001e40:	3730      	adds	r7, #48	@ 0x30
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	200001f4 	.word	0x200001f4
 8001e4c:	08600004 	.word	0x08600004

08001e50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b09e      	sub	sp, #120	@ 0x78
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e68:	f107 0310 	add.w	r3, r7, #16
 8001e6c:	2254      	movs	r2, #84	@ 0x54
 8001e6e:	2100      	movs	r1, #0
 8001e70:	4618      	mov	r0, r3
 8001e72:	f00a fcde 	bl	800c832 <memset>
  if(adcHandle->Instance==ADC1)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e7e:	d15f      	bne.n	8001f40 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001e80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e84:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001e86:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001e8a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e8c:	f107 0310 	add.w	r3, r7, #16
 8001e90:	4618      	mov	r0, r3
 8001e92:	f005 f867 	bl	8006f64 <HAL_RCCEx_PeriphCLKConfig>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001e9c:	f001 f886 	bl	8002fac <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001ea0:	4b29      	ldr	r3, [pc, #164]	@ (8001f48 <HAL_ADC_MspInit+0xf8>)
 8001ea2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea4:	4a28      	ldr	r2, [pc, #160]	@ (8001f48 <HAL_ADC_MspInit+0xf8>)
 8001ea6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001eaa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eac:	4b26      	ldr	r3, [pc, #152]	@ (8001f48 <HAL_ADC_MspInit+0xf8>)
 8001eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb8:	4b23      	ldr	r3, [pc, #140]	@ (8001f48 <HAL_ADC_MspInit+0xf8>)
 8001eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebc:	4a22      	ldr	r2, [pc, #136]	@ (8001f48 <HAL_ADC_MspInit+0xf8>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec4:	4b20      	ldr	r3, [pc, #128]	@ (8001f48 <HAL_ADC_MspInit+0xf8>)
 8001ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001edc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ee6:	f003 ff67 	bl	8005db8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001eea:	4b18      	ldr	r3, [pc, #96]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001eec:	4a18      	ldr	r2, [pc, #96]	@ (8001f50 <HAL_ADC_MspInit+0x100>)
 8001eee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001ef0:	4b16      	ldr	r3, [pc, #88]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001ef2:	2205      	movs	r2, #5
 8001ef4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ef6:	4b15      	ldr	r3, [pc, #84]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001efc:	4b13      	ldr	r3, [pc, #76]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f02:	4b12      	ldr	r3, [pc, #72]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f04:	2280      	movs	r2, #128	@ 0x80
 8001f06:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f08:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f0e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f10:	4b0e      	ldr	r3, [pc, #56]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f16:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f18:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f24:	4809      	ldr	r0, [pc, #36]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f26:	f003 fc15 	bl	8005754 <HAL_DMA_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001f30:	f001 f83c 	bl	8002fac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a05      	ldr	r2, [pc, #20]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f38:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f3a:	4a04      	ldr	r2, [pc, #16]	@ (8001f4c <HAL_ADC_MspInit+0xfc>)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001f40:	bf00      	nop
 8001f42:	3778      	adds	r7, #120	@ 0x78
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	20000260 	.word	0x20000260
 8001f50:	40020008 	.word	0x40020008

08001f54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001f5a:	4b16      	ldr	r3, [pc, #88]	@ (8001fb4 <MX_DMA_Init+0x60>)
 8001f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f5e:	4a15      	ldr	r2, [pc, #84]	@ (8001fb4 <MX_DMA_Init+0x60>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f66:	4b13      	ldr	r3, [pc, #76]	@ (8001fb4 <MX_DMA_Init+0x60>)
 8001f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <MX_DMA_Init+0x60>)
 8001f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f76:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb4 <MX_DMA_Init+0x60>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <MX_DMA_Init+0x60>)
 8001f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	200b      	movs	r0, #11
 8001f90:	f003 fbab 	bl	80056ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f94:	200b      	movs	r0, #11
 8001f96:	f003 fbc2 	bl	800571e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	200c      	movs	r0, #12
 8001fa0:	f003 fba3 	bl	80056ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001fa4:	200c      	movs	r0, #12
 8001fa6:	f003 fbba 	bl	800571e <HAL_NVIC_EnableIRQ>

}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000

08001fb8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b08a      	sub	sp, #40	@ 0x28
 8001fbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbe:	f107 0314 	add.w	r3, r7, #20
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]
 8001fc6:	605a      	str	r2, [r3, #4]
 8001fc8:	609a      	str	r2, [r3, #8]
 8001fca:	60da      	str	r2, [r3, #12]
 8001fcc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fce:	4b5a      	ldr	r3, [pc, #360]	@ (8002138 <MX_GPIO_Init+0x180>)
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd2:	4a59      	ldr	r2, [pc, #356]	@ (8002138 <MX_GPIO_Init+0x180>)
 8001fd4:	f043 0304 	orr.w	r3, r3, #4
 8001fd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fda:	4b57      	ldr	r3, [pc, #348]	@ (8002138 <MX_GPIO_Init+0x180>)
 8001fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fde:	f003 0304 	and.w	r3, r3, #4
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fe6:	4b54      	ldr	r3, [pc, #336]	@ (8002138 <MX_GPIO_Init+0x180>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fea:	4a53      	ldr	r2, [pc, #332]	@ (8002138 <MX_GPIO_Init+0x180>)
 8001fec:	f043 0320 	orr.w	r3, r3, #32
 8001ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ff2:	4b51      	ldr	r3, [pc, #324]	@ (8002138 <MX_GPIO_Init+0x180>)
 8001ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff6:	f003 0320 	and.w	r3, r3, #32
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8002138 <MX_GPIO_Init+0x180>)
 8002000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002002:	4a4d      	ldr	r2, [pc, #308]	@ (8002138 <MX_GPIO_Init+0x180>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800200a:	4b4b      	ldr	r3, [pc, #300]	@ (8002138 <MX_GPIO_Init+0x180>)
 800200c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002016:	4b48      	ldr	r3, [pc, #288]	@ (8002138 <MX_GPIO_Init+0x180>)
 8002018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800201a:	4a47      	ldr	r2, [pc, #284]	@ (8002138 <MX_GPIO_Init+0x180>)
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002022:	4b45      	ldr	r3, [pc, #276]	@ (8002138 <MX_GPIO_Init+0x180>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800202e:	4b42      	ldr	r3, [pc, #264]	@ (8002138 <MX_GPIO_Init+0x180>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002032:	4a41      	ldr	r2, [pc, #260]	@ (8002138 <MX_GPIO_Init+0x180>)
 8002034:	f043 0308 	orr.w	r3, r3, #8
 8002038:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800203a:	4b3f      	ldr	r3, [pc, #252]	@ (8002138 <MX_GPIO_Init+0x180>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LEDON_Pin|Motor_R_A_Pin|Motor_R_B_Pin|LED_2_Pin
 8002046:	2200      	movs	r2, #0
 8002048:	f242 017c 	movw	r1, #8316	@ 0x207c
 800204c:	483b      	ldr	r0, [pc, #236]	@ (800213c <MX_GPIO_Init+0x184>)
 800204e:	f004 f84d 	bl	80060ec <HAL_GPIO_WritePin>
                          |LED_1_Pin|Motor_STBY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_4_Pin|LED_3_Pin|Motor_L_A_Pin|Motor_L_B_Pin, GPIO_PIN_RESET);
 8002052:	2200      	movs	r2, #0
 8002054:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8002058:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800205c:	f004 f846 	bl	80060ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8002060:	2200      	movs	r2, #0
 8002062:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002066:	4836      	ldr	r0, [pc, #216]	@ (8002140 <MX_GPIO_Init+0x188>)
 8002068:	f004 f840 	bl	80060ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEDON_Pin Motor_R_A_Pin Motor_R_B_Pin LED_2_Pin
                           LED_1_Pin Motor_STBY_Pin */
  GPIO_InitStruct.Pin = LEDON_Pin|Motor_R_A_Pin|Motor_R_B_Pin|LED_2_Pin
 800206c:	f242 037c 	movw	r3, #8316	@ 0x207c
 8002070:	617b      	str	r3, [r7, #20]
                          |LED_1_Pin|Motor_STBY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002072:	2301      	movs	r3, #1
 8002074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	4619      	mov	r1, r3
 8002084:	482d      	ldr	r0, [pc, #180]	@ (800213c <MX_GPIO_Init+0x184>)
 8002086:	f003 fe97 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR11_Pin SENSOR12_Pin SENSOR10_Pin */
  GPIO_InitStruct.Pin = SENSOR11_Pin|SENSOR12_Pin|SENSOR10_Pin;
 800208a:	f248 0330 	movw	r3, #32816	@ 0x8030
 800208e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002090:	2300      	movs	r3, #0
 8002092:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	4619      	mov	r1, r3
 800209e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a2:	f003 fe89 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin Motor_L_A_Pin Motor_L_B_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|Motor_L_A_Pin|Motor_L_B_Pin;
 80020a6:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80020aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ac:	2301      	movs	r3, #1
 80020ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020c2:	f003 fe79 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80020c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	2300      	movs	r3, #0
 80020d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80020d8:	f107 0314 	add.w	r3, r7, #20
 80020dc:	4619      	mov	r1, r3
 80020de:	4818      	ldr	r0, [pc, #96]	@ (8002140 <MX_GPIO_Init+0x188>)
 80020e0:	f003 fe6a 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR9_Pin SENSOR8_Pin SENSOR7_Pin */
  GPIO_InitStruct.Pin = SENSOR9_Pin|SENSOR8_Pin|SENSOR7_Pin;
 80020e4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80020e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f2:	f107 0314 	add.w	r3, r7, #20
 80020f6:	4619      	mov	r1, r3
 80020f8:	4810      	ldr	r0, [pc, #64]	@ (800213c <MX_GPIO_Init+0x184>)
 80020fa:	f003 fe5d 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SENSOR6_Pin */
  GPIO_InitStruct.Pin = SENSOR6_Pin;
 80020fe:	2304      	movs	r3, #4
 8002100:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR6_GPIO_Port, &GPIO_InitStruct);
 800210a:	f107 0314 	add.w	r3, r7, #20
 800210e:	4619      	mov	r1, r3
 8002110:	480c      	ldr	r0, [pc, #48]	@ (8002144 <MX_GPIO_Init+0x18c>)
 8002112:	f003 fe51 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR5_Pin SENSOR4_Pin SENSOR3_Pin SENSOR2_Pin
                           SENSOR1_Pin */
  GPIO_InitStruct.Pin = SENSOR5_Pin|SENSOR4_Pin|SENSOR3_Pin|SENSOR2_Pin
 8002116:	f44f 733c 	mov.w	r3, #752	@ 0x2f0
 800211a:	617b      	str	r3, [r7, #20]
                          |SENSOR1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800211c:	2300      	movs	r3, #0
 800211e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	4619      	mov	r1, r3
 800212a:	4805      	ldr	r0, [pc, #20]	@ (8002140 <MX_GPIO_Init+0x188>)
 800212c:	f003 fe44 	bl	8005db8 <HAL_GPIO_Init>

}
 8002130:	bf00      	nop
 8002132:	3728      	adds	r7, #40	@ 0x28
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40021000 	.word	0x40021000
 800213c:	48000800 	.word	0x48000800
 8002140:	48000400 	.word	0x48000400
 8002144:	48000c00 	.word	0x48000c00

08002148 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800214c:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <MX_I2C3_Init+0x74>)
 800214e:	4a1c      	ldr	r2, [pc, #112]	@ (80021c0 <MX_I2C3_Init+0x78>)
 8002150:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x40621236;
 8002152:	4b1a      	ldr	r3, [pc, #104]	@ (80021bc <MX_I2C3_Init+0x74>)
 8002154:	4a1b      	ldr	r2, [pc, #108]	@ (80021c4 <MX_I2C3_Init+0x7c>)
 8002156:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002158:	4b18      	ldr	r3, [pc, #96]	@ (80021bc <MX_I2C3_Init+0x74>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800215e:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <MX_I2C3_Init+0x74>)
 8002160:	2201      	movs	r2, #1
 8002162:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002164:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <MX_I2C3_Init+0x74>)
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800216a:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <MX_I2C3_Init+0x74>)
 800216c:	2200      	movs	r2, #0
 800216e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002170:	4b12      	ldr	r3, [pc, #72]	@ (80021bc <MX_I2C3_Init+0x74>)
 8002172:	2200      	movs	r2, #0
 8002174:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <MX_I2C3_Init+0x74>)
 8002178:	2200      	movs	r2, #0
 800217a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800217c:	4b0f      	ldr	r3, [pc, #60]	@ (80021bc <MX_I2C3_Init+0x74>)
 800217e:	2200      	movs	r2, #0
 8002180:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002182:	480e      	ldr	r0, [pc, #56]	@ (80021bc <MX_I2C3_Init+0x74>)
 8002184:	f003 ffca 	bl	800611c <HAL_I2C_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800218e:	f000 ff0d 	bl	8002fac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002192:	2100      	movs	r1, #0
 8002194:	4809      	ldr	r0, [pc, #36]	@ (80021bc <MX_I2C3_Init+0x74>)
 8002196:	f004 f85c 	bl	8006252 <HAL_I2CEx_ConfigAnalogFilter>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80021a0:	f000 ff04 	bl	8002fac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80021a4:	2100      	movs	r1, #0
 80021a6:	4805      	ldr	r0, [pc, #20]	@ (80021bc <MX_I2C3_Init+0x74>)
 80021a8:	f004 f89e 	bl	80062e8 <HAL_I2CEx_ConfigDigitalFilter>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80021b2:	f000 fefb 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200002c0 	.word	0x200002c0
 80021c0:	40007800 	.word	0x40007800
 80021c4:	40621236 	.word	0x40621236

080021c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b09e      	sub	sp, #120	@ 0x78
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
 80021de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	2254      	movs	r2, #84	@ 0x54
 80021e6:	2100      	movs	r1, #0
 80021e8:	4618      	mov	r0, r3
 80021ea:	f00a fb22 	bl	800c832 <memset>
  if(i2cHandle->Instance==I2C3)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002270 <HAL_I2C_MspInit+0xa8>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d137      	bne.n	8002268 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80021f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021fc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80021fe:	2300      	movs	r3, #0
 8002200:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002202:	f107 0310 	add.w	r3, r7, #16
 8002206:	4618      	mov	r0, r3
 8002208:	f004 feac 	bl	8006f64 <HAL_RCCEx_PeriphCLKConfig>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002212:	f000 fecb 	bl	8002fac <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002216:	4b17      	ldr	r3, [pc, #92]	@ (8002274 <HAL_I2C_MspInit+0xac>)
 8002218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221a:	4a16      	ldr	r2, [pc, #88]	@ (8002274 <HAL_I2C_MspInit+0xac>)
 800221c:	f043 0304 	orr.w	r3, r3, #4
 8002220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002222:	4b14      	ldr	r3, [pc, #80]	@ (8002274 <HAL_I2C_MspInit+0xac>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002226:	f003 0304 	and.w	r3, r3, #4
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800222e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002232:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002234:	2312      	movs	r3, #18
 8002236:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223c:	2300      	movs	r3, #0
 800223e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8002240:	2308      	movs	r3, #8
 8002242:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002244:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002248:	4619      	mov	r1, r3
 800224a:	480b      	ldr	r0, [pc, #44]	@ (8002278 <HAL_I2C_MspInit+0xb0>)
 800224c:	f003 fdb4 	bl	8005db8 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002250:	4b08      	ldr	r3, [pc, #32]	@ (8002274 <HAL_I2C_MspInit+0xac>)
 8002252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002254:	4a07      	ldr	r2, [pc, #28]	@ (8002274 <HAL_I2C_MspInit+0xac>)
 8002256:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800225a:	6593      	str	r3, [r2, #88]	@ 0x58
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <HAL_I2C_MspInit+0xac>)
 800225e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002260:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002268:	bf00      	nop
 800226a:	3778      	adds	r7, #120	@ 0x78
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40007800 	.word	0x40007800
 8002274:	40021000 	.word	0x40021000
 8002278:	48000800 	.word	0x48000800

0800227c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002280:	f001 fd83 	bl	8003d8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002284:	f000 f8e2 	bl	800244c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002288:	f7ff fe96 	bl	8001fb8 <MX_GPIO_Init>
  MX_DMA_Init();
 800228c:	f7ff fe62 	bl	8001f54 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002290:	f001 fca8 	bl	8003be4 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8002294:	f7ff fd64 	bl	8001d60 <MX_ADC1_Init>
  MX_I2C3_Init();
 8002298:	f7ff ff56 	bl	8002148 <MX_I2C3_Init>
  MX_SPI2_Init();
 800229c:	f000 ffc8 	bl	8003230 <MX_SPI2_Init>
  MX_TIM1_Init();
 80022a0:	f001 f99c 	bl	80035dc <MX_TIM1_Init>
  MX_TIM2_Init();
 80022a4:	f001 f9f4 	bl	8003690 <MX_TIM2_Init>
  MX_TIM4_Init();
 80022a8:	f001 fac2 	bl	8003830 <MX_TIM4_Init>
  MX_TIM3_Init();
 80022ac:	f001 fa72 	bl	8003794 <MX_TIM3_Init>
  MX_TIM5_Init();
 80022b0:	f001 fb14 	bl	80038dc <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&GRUZIK.Adc_Value, 1);
 80022b4:	2201      	movs	r2, #1
 80022b6:	494a      	ldr	r1, [pc, #296]	@ (80023e0 <main+0x164>)
 80022b8:	484a      	ldr	r0, [pc, #296]	@ (80023e4 <main+0x168>)
 80022ba:	f002 f9b1 	bl	8004620 <HAL_ADC_Start_DMA>

  	/*Set initial values for PID*/
    GRUZIK.Kp = 0.02;
 80022be:	4b4a      	ldr	r3, [pc, #296]	@ (80023e8 <main+0x16c>)
 80022c0:	4a4a      	ldr	r2, [pc, #296]	@ (80023ec <main+0x170>)
 80022c2:	601a      	str	r2, [r3, #0]
  	GRUZIK.Kd = 0.1;
 80022c4:	4b48      	ldr	r3, [pc, #288]	@ (80023e8 <main+0x16c>)
 80022c6:	4a4a      	ldr	r2, [pc, #296]	@ (80023f0 <main+0x174>)
 80022c8:	605a      	str	r2, [r3, #4]
  	GRUZIK.Speed_offset = 0.014;
 80022ca:	4b47      	ldr	r3, [pc, #284]	@ (80023e8 <main+0x16c>)
 80022cc:	4a49      	ldr	r2, [pc, #292]	@ (80023f4 <main+0x178>)
 80022ce:	635a      	str	r2, [r3, #52]	@ 0x34

  	GRUZIK.Base_speed_R = 120;
 80022d0:	4b45      	ldr	r3, [pc, #276]	@ (80023e8 <main+0x16c>)
 80022d2:	2278      	movs	r2, #120	@ 0x78
 80022d4:	609a      	str	r2, [r3, #8]
  	GRUZIK.Base_speed_L = 120;
 80022d6:	4b44      	ldr	r3, [pc, #272]	@ (80023e8 <main+0x16c>)
 80022d8:	2278      	movs	r2, #120	@ 0x78
 80022da:	60da      	str	r2, [r3, #12]
  	GRUZIK.Max_speed_R = 120;
 80022dc:	4b42      	ldr	r3, [pc, #264]	@ (80023e8 <main+0x16c>)
 80022de:	2278      	movs	r2, #120	@ 0x78
 80022e0:	611a      	str	r2, [r3, #16]
  	GRUZIK.Max_speed_L = 120;
 80022e2:	4b41      	ldr	r3, [pc, #260]	@ (80023e8 <main+0x16c>)
 80022e4:	2278      	movs	r2, #120	@ 0x78
 80022e6:	615a      	str	r2, [r3, #20]

  	/*Sharp turn speed*/
  	GRUZIK.Sharp_bend_speed_right=-70;
 80022e8:	4b3f      	ldr	r3, [pc, #252]	@ (80023e8 <main+0x16c>)
 80022ea:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 80022ee:	619a      	str	r2, [r3, #24]
  	GRUZIK.Sharp_bend_speed_left=85;
 80022f0:	4b3d      	ldr	r3, [pc, #244]	@ (80023e8 <main+0x16c>)
 80022f2:	2255      	movs	r2, #85	@ 0x55
 80022f4:	61da      	str	r2, [r3, #28]
  	GRUZIK.Bend_speed_right=-50;
 80022f6:	4b3c      	ldr	r3, [pc, #240]	@ (80023e8 <main+0x16c>)
 80022f8:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 80022fc:	621a      	str	r2, [r3, #32]
  	GRUZIK.Bend_speed_left=110;
 80022fe:	4b3a      	ldr	r3, [pc, #232]	@ (80023e8 <main+0x16c>)
 8002300:	226e      	movs	r2, #110	@ 0x6e
 8002302:	625a      	str	r2, [r3, #36]	@ 0x24

    /*Start receiving data from Blue tooth*/
    HAL_UART_Receive_IT(&hlpuart1, &RxData, 1);
 8002304:	2201      	movs	r2, #1
 8002306:	493c      	ldr	r1, [pc, #240]	@ (80023f8 <main+0x17c>)
 8002308:	483c      	ldr	r0, [pc, #240]	@ (80023fc <main+0x180>)
 800230a:	f006 fe97 	bl	800903c <HAL_UART_Receive_IT>

    /*encoders*/
    HAL_TIM_Base_Start_IT(&htim5);// 100
 800230e:	483c      	ldr	r0, [pc, #240]	@ (8002400 <main+0x184>)
 8002310:	f005 f978 	bl	8007604 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Left Encoder
 8002314:	213c      	movs	r1, #60	@ 0x3c
 8002316:	483b      	ldr	r0, [pc, #236]	@ (8002404 <main+0x188>)
 8002318:	f005 fc06 	bl	8007b28 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Right Encoder
 800231c:	213c      	movs	r1, #60	@ 0x3c
 800231e:	483a      	ldr	r0, [pc, #232]	@ (8002408 <main+0x18c>)
 8002320:	f005 fc02 	bl	8007b28 <HAL_TIM_Encoder_Start>

    //         Motor     KP    KI
    Motor_Init(&Motor_R, 0.1, 0.2);//0.1 0.2
 8002324:	eddf 0a39 	vldr	s1, [pc, #228]	@ 800240c <main+0x190>
 8002328:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8002410 <main+0x194>
 800232c:	4839      	ldr	r0, [pc, #228]	@ (8002414 <main+0x198>)
 800232e:	f000 feef 	bl	8003110 <Motor_Init>
    Motor_Init(&Motor_L, 0.1, 0.2);
 8002332:	eddf 0a36 	vldr	s1, [pc, #216]	@ 800240c <main+0x190>
 8002336:	ed9f 0a36 	vldr	s0, [pc, #216]	@ 8002410 <main+0x194>
 800233a:	4837      	ldr	r0, [pc, #220]	@ (8002418 <main+0x19c>)
 800233c:	f000 fee8 	bl	8003110 <Motor_Init>
    LowPassFilter_Init(&Motor_R.EncoderRpmFilter, LOW_PASS_FILTER_ALPHA);
 8002340:	ed9f 0a36 	vldr	s0, [pc, #216]	@ 800241c <main+0x1a0>
 8002344:	4836      	ldr	r0, [pc, #216]	@ (8002420 <main+0x1a4>)
 8002346:	f7fe fe85 	bl	8001054 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_L.EncoderRpmFilter, LOW_PASS_FILTER_ALPHA);
 800234a:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 800241c <main+0x1a0>
 800234e:	4835      	ldr	r0, [pc, #212]	@ (8002424 <main+0x1a8>)
 8002350:	f7fe fe80 	bl	8001054 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_L.MetersPerSecondLPF, LOW_PASS_FILTER_ALPHA);
 8002354:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 800241c <main+0x1a0>
 8002358:	4833      	ldr	r0, [pc, #204]	@ (8002428 <main+0x1ac>)
 800235a:	f7fe fe7b 	bl	8001054 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_R.MetersPerSecondLPF, LOW_PASS_FILTER_ALPHA);
 800235e:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 800241c <main+0x1a0>
 8002362:	4832      	ldr	r0, [pc, #200]	@ (800242c <main+0x1b0>)
 8002364:	f7fe fe76 	bl	8001054 <LowPassFilter_Init>

	/*Start timers and PWM on channels*/
	HAL_TIM_Base_Start_IT(&htim3);
 8002368:	4831      	ldr	r0, [pc, #196]	@ (8002430 <main+0x1b4>)
 800236a:	f005 f94b 	bl	8007604 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);//right pwm
 800236e:	2100      	movs	r1, #0
 8002370:	4830      	ldr	r0, [pc, #192]	@ (8002434 <main+0x1b8>)
 8002372:	f005 fa21 	bl	80077b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);//left pwm
 8002376:	210c      	movs	r1, #12
 8002378:	482e      	ldr	r0, [pc, #184]	@ (8002434 <main+0x1b8>)
 800237a:	f005 fa1d 	bl	80077b8 <HAL_TIM_PWM_Start>
//	myMpuConfig.Gyro_Full_Scale = FS_SEL_500;
//	myMpuConfig.Sleep_Mode_Bit = 0;  //1: sleep mode, 0: normal mode
//	MPU6050_Config(&myMpuConfig);

    /*LED diodes initial set*/
    HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 800237e:	2201      	movs	r2, #1
 8002380:	2140      	movs	r1, #64	@ 0x40
 8002382:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002386:	f003 feb1 	bl	80060ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 800238a:	2201      	movs	r2, #1
 800238c:	2180      	movs	r1, #128	@ 0x80
 800238e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002392:	f003 feab 	bl	80060ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8002396:	2201      	movs	r2, #1
 8002398:	2110      	movs	r1, #16
 800239a:	4827      	ldr	r0, [pc, #156]	@ (8002438 <main+0x1bc>)
 800239c:	f003 fea6 	bl	80060ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 80023a0:	2201      	movs	r2, #1
 80023a2:	2120      	movs	r1, #32
 80023a4:	4824      	ldr	r0, [pc, #144]	@ (8002438 <main+0x1bc>)
 80023a6:	f003 fea1 	bl	80060ec <HAL_GPIO_WritePin>

    /*last sensor out of the tape timer*/
    LastEndTimer = HAL_GetTick();
 80023aa:	f001 fd53 	bl	8003e54 <HAL_GetTick>
 80023ae:	4603      	mov	r3, r0
 80023b0:	4a22      	ldr	r2, [pc, #136]	@ (800243c <main+0x1c0>)
 80023b2:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  PID_control();
 80023b4:	f000 fd4a 	bl	8002e4c <PID_control>

	  /*If there is a message form Bluetooth Parser it*/
	  if(ReceivedLines > 0)
 80023b8:	4b21      	ldr	r3, [pc, #132]	@ (8002440 <main+0x1c4>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f9      	beq.n	80023b4 <main+0x138>
	  {
		  Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 80023c0:	4920      	ldr	r1, [pc, #128]	@ (8002444 <main+0x1c8>)
 80023c2:	4821      	ldr	r0, [pc, #132]	@ (8002448 <main+0x1cc>)
 80023c4:	f7fe fed2 	bl	800116c <Parser_TakeLine>
		  Parser_Parse(ReceivedData,&GRUZIK);
 80023c8:	4907      	ldr	r1, [pc, #28]	@ (80023e8 <main+0x16c>)
 80023ca:	481e      	ldr	r0, [pc, #120]	@ (8002444 <main+0x1c8>)
 80023cc:	f7ff fc44 	bl	8001c58 <Parser_Parse>

		  ReceivedLines--;
 80023d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002440 <main+0x1c4>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	3b01      	subs	r3, #1
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	4b19      	ldr	r3, [pc, #100]	@ (8002440 <main+0x1c4>)
 80023da:	701a      	strb	r2, [r3, #0]
	  PID_control();
 80023dc:	e7ea      	b.n	80023b4 <main+0x138>
 80023de:	bf00      	nop
 80023e0:	20000340 	.word	0x20000340
 80023e4:	200001f4 	.word	0x200001f4
 80023e8:	20000314 	.word	0x20000314
 80023ec:	3ca3d70a 	.word	0x3ca3d70a
 80023f0:	3dcccccd 	.word	0x3dcccccd
 80023f4:	3c656042 	.word	0x3c656042
 80023f8:	200004d8 	.word	0x200004d8
 80023fc:	20000788 	.word	0x20000788
 8002400:	200006dc 	.word	0x200006dc
 8002404:	20000690 	.word	0x20000690
 8002408:	200005ac 	.word	0x200005ac
 800240c:	3e4ccccd 	.word	0x3e4ccccd
 8002410:	3dcccccd 	.word	0x3dcccccd
 8002414:	200003e4 	.word	0x200003e4
 8002418:	2000034c 	.word	0x2000034c
 800241c:	3f333333 	.word	0x3f333333
 8002420:	20000418 	.word	0x20000418
 8002424:	20000380 	.word	0x20000380
 8002428:	20000388 	.word	0x20000388
 800242c:	20000420 	.word	0x20000420
 8002430:	20000644 	.word	0x20000644
 8002434:	200005f8 	.word	0x200005f8
 8002438:	48000800 	.word	0x48000800
 800243c:	200004d4 	.word	0x200004d4
 8002440:	20000540 	.word	0x20000540
 8002444:	20000520 	.word	0x20000520
 8002448:	200004dc 	.word	0x200004dc

0800244c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b094      	sub	sp, #80	@ 0x50
 8002450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002452:	f107 0318 	add.w	r3, r7, #24
 8002456:	2238      	movs	r2, #56	@ 0x38
 8002458:	2100      	movs	r1, #0
 800245a:	4618      	mov	r0, r3
 800245c:	f00a f9e9 	bl	800c832 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002460:	1d3b      	adds	r3, r7, #4
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	60da      	str	r2, [r3, #12]
 800246c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800246e:	2000      	movs	r0, #0
 8002470:	f003 ff96 	bl	80063a0 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002474:	f003 ff84 	bl	8006380 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002478:	4b20      	ldr	r3, [pc, #128]	@ (80024fc <SystemClock_Config+0xb0>)
 800247a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800247e:	4a1f      	ldr	r2, [pc, #124]	@ (80024fc <SystemClock_Config+0xb0>)
 8002480:	f023 0318 	bic.w	r3, r3, #24
 8002484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002488:	2306      	movs	r3, #6
 800248a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800248c:	2301      	movs	r3, #1
 800248e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002490:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002494:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002496:	2340      	movs	r3, #64	@ 0x40
 8002498:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800249a:	2302      	movs	r3, #2
 800249c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800249e:	2302      	movs	r3, #2
 80024a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80024a2:	2304      	movs	r3, #4
 80024a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80024a6:	2355      	movs	r3, #85	@ 0x55
 80024a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024aa:	2302      	movs	r3, #2
 80024ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80024ae:	2302      	movs	r3, #2
 80024b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80024b2:	2302      	movs	r3, #2
 80024b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b6:	f107 0318 	add.w	r3, r7, #24
 80024ba:	4618      	mov	r0, r3
 80024bc:	f004 f824 	bl	8006508 <HAL_RCC_OscConfig>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80024c6:	f000 fd71 	bl	8002fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024ca:	230f      	movs	r3, #15
 80024cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ce:	2303      	movs	r3, #3
 80024d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80024de:	1d3b      	adds	r3, r7, #4
 80024e0:	2104      	movs	r1, #4
 80024e2:	4618      	mov	r0, r3
 80024e4:	f004 fb22 	bl	8006b2c <HAL_RCC_ClockConfig>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80024ee:	f000 fd5d 	bl	8002fac <Error_Handler>
  }
}
 80024f2:	bf00      	nop
 80024f4:	3750      	adds	r7, #80	@ 0x50
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40021000 	.word	0x40021000

08002500 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/*Interrupts*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
	if(huart->Instance == LPUART1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0f      	ldr	r2, [pc, #60]	@ (800254c <HAL_UART_RxCpltCallback+0x4c>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d117      	bne.n	8002542 <HAL_UART_RxCpltCallback+0x42>
	{
		if(RB_Write(&ReceiveBuffer, RxData) == RB_OK)
 8002512:	4b0f      	ldr	r3, [pc, #60]	@ (8002550 <HAL_UART_RxCpltCallback+0x50>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	4619      	mov	r1, r3
 8002518:	480e      	ldr	r0, [pc, #56]	@ (8002554 <HAL_UART_RxCpltCallback+0x54>)
 800251a:	f7fe fdd3 	bl	80010c4 <RB_Write>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d109      	bne.n	8002538 <HAL_UART_RxCpltCallback+0x38>
		{
			if(RxData == ENDLINE)
 8002524:	4b0a      	ldr	r3, [pc, #40]	@ (8002550 <HAL_UART_RxCpltCallback+0x50>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b0a      	cmp	r3, #10
 800252a:	d105      	bne.n	8002538 <HAL_UART_RxCpltCallback+0x38>
			{
				ReceivedLines++;
 800252c:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <HAL_UART_RxCpltCallback+0x58>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	3301      	adds	r3, #1
 8002532:	b2da      	uxtb	r2, r3
 8002534:	4b08      	ldr	r3, [pc, #32]	@ (8002558 <HAL_UART_RxCpltCallback+0x58>)
 8002536:	701a      	strb	r2, [r3, #0]
			}
		}
    	HAL_UART_Receive_IT(&hlpuart1,&RxData, 1);
 8002538:	2201      	movs	r2, #1
 800253a:	4905      	ldr	r1, [pc, #20]	@ (8002550 <HAL_UART_RxCpltCallback+0x50>)
 800253c:	4807      	ldr	r0, [pc, #28]	@ (800255c <HAL_UART_RxCpltCallback+0x5c>)
 800253e:	f006 fd7d 	bl	800903c <HAL_UART_Receive_IT>
	}
}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40008000 	.word	0x40008000
 8002550:	200004d8 	.word	0x200004d8
 8002554:	200004dc 	.word	0x200004dc
 8002558:	20000540 	.word	0x20000540
 800255c:	20000788 	.word	0x20000788

08002560 <HAL_TIM_PeriodElapsedCallback>:
/*Encoders reading at 1KHz */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM5)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0f      	ldr	r2, [pc, #60]	@ (80025ac <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d117      	bne.n	80025a2 <HAL_TIM_PeriodElapsedCallback+0x42>
	{
		/*Save last values*/
		Motor_L.EncoderPreviousValue = Motor_L.EncoderValue;
 8002572:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a0e      	ldr	r2, [pc, #56]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002578:	6053      	str	r3, [r2, #4]
		Motor_R.EncoderPreviousValue = Motor_R.EncoderValue;
 800257a:	4b0e      	ldr	r3, [pc, #56]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a0d      	ldr	r2, [pc, #52]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002580:	6053      	str	r3, [r2, #4]
		/*Get Encoder values*/
		Motor_L.EncoderValue = __HAL_TIM_GET_COUNTER(&htim4);
 8002582:	4b0d      	ldr	r3, [pc, #52]	@ (80025b8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002588:	4a09      	ldr	r2, [pc, #36]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800258a:	6013      	str	r3, [r2, #0]
		Motor_R.EncoderValue = __HAL_TIM_GET_COUNTER(&htim1);
 800258c:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002592:	4a08      	ldr	r2, [pc, #32]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002594:	6013      	str	r3, [r2, #0]

	    Motor_CalculateSpeed(&Motor_R);
 8002596:	4807      	ldr	r0, [pc, #28]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002598:	f000 fd0e 	bl	8002fb8 <Motor_CalculateSpeed>
	    Motor_CalculateSpeed(&Motor_L);
 800259c:	4804      	ldr	r0, [pc, #16]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800259e:	f000 fd0b 	bl	8002fb8 <Motor_CalculateSpeed>
//	    if(Yaw < -180)
//	    {
//	    	Yaw = 180;
//	    }
	}
}
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40000c00 	.word	0x40000c00
 80025b0:	2000034c 	.word	0x2000034c
 80025b4:	200003e4 	.word	0x200003e4
 80025b8:	20000690 	.word	0x20000690
 80025bc:	200005ac 	.word	0x200005ac

080025c0 <delay_us>:
/*Functions*/
void delay_us (uint16_t us) //Blocking function
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
 80025ca:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <delay_us+0x30>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2200      	movs	r2, #0
 80025d0:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // wait for the counter to reach the us input in the parameter
 80025d2:	bf00      	nop
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <delay_us+0x30>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025da:	88fb      	ldrh	r3, [r7, #6]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d3f9      	bcc.n	80025d4 <delay_us+0x14>
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000644 	.word	0x20000644

080025f4 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b088      	sub	sp, #32
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002600:	f107 030c 	add.w	r3, r7, #12
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8002610:	887b      	ldrh	r3, [r7, #2]
 8002612:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002614:	2301      	movs	r3, #1
 8002616:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002618:	2300      	movs	r3, #0
 800261a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800261c:	f107 030c 	add.w	r3, r7, #12
 8002620:	4619      	mov	r1, r3
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f003 fbc8 	bl	8005db8 <HAL_GPIO_Init>
}
 8002628:	bf00      	nop
 800262a:	3720      	adds	r7, #32
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b088      	sub	sp, #32
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800263c:	f107 030c 	add.w	r3, r7, #12
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
 800264a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800264c:	887b      	ldrh	r3, [r7, #2]
 800264e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002650:	2300      	movs	r3, #0
 8002652:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002654:	2301      	movs	r3, #1
 8002656:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8002658:	f107 030c 	add.w	r3, r7, #12
 800265c:	4619      	mov	r1, r3
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f003 fbaa 	bl	8005db8 <HAL_GPIO_Init>
}
 8002664:	bf00      	nop
 8002666:	3720      	adds	r7, #32
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <motor_control>:


void motor_control (double pos_right, double pos_left)

{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	ed87 0b02 	vstr	d0, [r7, #8]
 8002676:	ed87 1b00 	vstr	d1, [r7]
	#ifdef PI_MOTOR_SPEED_REGULATION
	{
		if (pos_left < 0 )
 800267a:	f04f 0200 	mov.w	r2, #0
 800267e:	f04f 0300 	mov.w	r3, #0
 8002682:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002686:	f7fe fa61 	bl	8000b4c <__aeabi_dcmplt>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d034      	beq.n	80026fa <motor_control+0x8e>
		{
			Motor_L.set_speed = pos_left * -1;
 8002690:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002694:	f7fe fae0 	bl	8000c58 <__aeabi_d2f>
 8002698:	4603      	mov	r3, r0
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eef1 7a67 	vneg.f32	s15, s15
 80026a2:	4b63      	ldr	r3, [pc, #396]	@ (8002830 <motor_control+0x1c4>)
 80026a4:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
			PI_Loop(&Motor_L);
 80026a8:	4861      	ldr	r0, [pc, #388]	@ (8002830 <motor_control+0x1c4>)
 80026aa:	f000 fd47 	bl	800313c <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_4, (uint32_t)((ARR*Motor_L.speed) * GRUZIK.Speed_level));//PWM_L
 80026ae:	4b61      	ldr	r3, [pc, #388]	@ (8002834 <motor_control+0x1c8>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	ee07 3a90 	vmov	s15, r3
 80026b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002830 <motor_control+0x1c4>)
 80026bc:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80026c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002838 <motor_control+0x1cc>)
 80026c6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80026ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ce:	4b5b      	ldr	r3, [pc, #364]	@ (800283c <motor_control+0x1d0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026d6:	ee17 2a90 	vmov	r2, s15
 80026da:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(Motor_L_A_GPIO_Port, Motor_L_B_Pin, GPIO_PIN_SET);
 80026dc:	2201      	movs	r2, #1
 80026de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026e6:	f003 fd01 	bl	80060ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_L_B_GPIO_Port, Motor_L_A_Pin, GPIO_PIN_RESET);
 80026ea:	2200      	movs	r2, #0
 80026ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026f4:	f003 fcfa 	bl	80060ec <HAL_GPIO_WritePin>
 80026f8:	e02e      	b.n	8002758 <motor_control+0xec>

		}
		else
		{
			Motor_L.set_speed = pos_left;
 80026fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026fe:	f7fe faab 	bl	8000c58 <__aeabi_d2f>
 8002702:	4603      	mov	r3, r0
 8002704:	4a4a      	ldr	r2, [pc, #296]	@ (8002830 <motor_control+0x1c4>)
 8002706:	64d3      	str	r3, [r2, #76]	@ 0x4c
			PI_Loop(&Motor_L);
 8002708:	4849      	ldr	r0, [pc, #292]	@ (8002830 <motor_control+0x1c4>)
 800270a:	f000 fd17 	bl	800313c <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_4, (uint32_t)((ARR*Motor_L.speed) * GRUZIK.Speed_level));//PWM_L
 800270e:	4b49      	ldr	r3, [pc, #292]	@ (8002834 <motor_control+0x1c8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	ee07 3a90 	vmov	s15, r3
 8002716:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800271a:	4b45      	ldr	r3, [pc, #276]	@ (8002830 <motor_control+0x1c4>)
 800271c:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8002720:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002724:	4b44      	ldr	r3, [pc, #272]	@ (8002838 <motor_control+0x1cc>)
 8002726:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800272a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800272e:	4b43      	ldr	r3, [pc, #268]	@ (800283c <motor_control+0x1d0>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002736:	ee17 2a90 	vmov	r2, s15
 800273a:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(Motor_L_A_GPIO_Port, Motor_L_B_Pin, GPIO_PIN_RESET);
 800273c:	2200      	movs	r2, #0
 800273e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002742:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002746:	f003 fcd1 	bl	80060ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_L_B_GPIO_Port, Motor_L_A_Pin, GPIO_PIN_SET);
 800274a:	2201      	movs	r2, #1
 800274c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002754:	f003 fcca 	bl	80060ec <HAL_GPIO_WritePin>
		}
		if (pos_right < 0 )
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	f04f 0300 	mov.w	r3, #0
 8002760:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002764:	f7fe f9f2 	bl	8000b4c <__aeabi_dcmplt>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d030      	beq.n	80027d0 <motor_control+0x164>
		{
			Motor_R.set_speed = pos_right * -1;
 800276e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002772:	f7fe fa71 	bl	8000c58 <__aeabi_d2f>
 8002776:	4603      	mov	r3, r0
 8002778:	ee07 3a90 	vmov	s15, r3
 800277c:	eef1 7a67 	vneg.f32	s15, s15
 8002780:	4b2f      	ldr	r3, [pc, #188]	@ (8002840 <motor_control+0x1d4>)
 8002782:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
			PI_Loop(&Motor_R);
 8002786:	482e      	ldr	r0, [pc, #184]	@ (8002840 <motor_control+0x1d4>)
 8002788:	f000 fcd8 	bl	800313c <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_1, (uint32_t)((ARR*Motor_R.speed) * GRUZIK.Speed_level));//PWM_R
 800278c:	4b29      	ldr	r3, [pc, #164]	@ (8002834 <motor_control+0x1c8>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	ee07 3a90 	vmov	s15, r3
 8002794:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002798:	4b29      	ldr	r3, [pc, #164]	@ (8002840 <motor_control+0x1d4>)
 800279a:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800279e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027a2:	4b25      	ldr	r3, [pc, #148]	@ (8002838 <motor_control+0x1cc>)
 80027a4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80027a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ac:	4b23      	ldr	r3, [pc, #140]	@ (800283c <motor_control+0x1d0>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027b4:	ee17 2a90 	vmov	r2, s15
 80027b8:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_GPIO_WritePin(Motor_R_A_GPIO_Port, Motor_R_A_Pin, GPIO_PIN_SET);
 80027ba:	2201      	movs	r2, #1
 80027bc:	2104      	movs	r1, #4
 80027be:	4821      	ldr	r0, [pc, #132]	@ (8002844 <motor_control+0x1d8>)
 80027c0:	f003 fc94 	bl	80060ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_RESET);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2108      	movs	r1, #8
 80027c8:	481e      	ldr	r0, [pc, #120]	@ (8002844 <motor_control+0x1d8>)
 80027ca:	f003 fc8f 	bl	80060ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_SET);
		}
	}
	#endif

}
 80027ce:	e02a      	b.n	8002826 <motor_control+0x1ba>
			Motor_R.set_speed = pos_right;
 80027d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80027d4:	f7fe fa40 	bl	8000c58 <__aeabi_d2f>
 80027d8:	4603      	mov	r3, r0
 80027da:	4a19      	ldr	r2, [pc, #100]	@ (8002840 <motor_control+0x1d4>)
 80027dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
			PI_Loop(&Motor_R);
 80027de:	4818      	ldr	r0, [pc, #96]	@ (8002840 <motor_control+0x1d4>)
 80027e0:	f000 fcac 	bl	800313c <PI_Loop>
			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_1, (uint32_t)((ARR*Motor_R.speed) * GRUZIK.Speed_level));//PWM_R
 80027e4:	4b13      	ldr	r3, [pc, #76]	@ (8002834 <motor_control+0x1c8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	ee07 3a90 	vmov	s15, r3
 80027ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027f0:	4b13      	ldr	r3, [pc, #76]	@ (8002840 <motor_control+0x1d4>)
 80027f2:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80027f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002838 <motor_control+0x1cc>)
 80027fc:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002804:	4b0d      	ldr	r3, [pc, #52]	@ (800283c <motor_control+0x1d0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800280c:	ee17 2a90 	vmov	r2, s15
 8002810:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_GPIO_WritePin(Motor_R_A_GPIO_Port, Motor_R_A_Pin, GPIO_PIN_RESET);
 8002812:	2200      	movs	r2, #0
 8002814:	2104      	movs	r1, #4
 8002816:	480b      	ldr	r0, [pc, #44]	@ (8002844 <motor_control+0x1d8>)
 8002818:	f003 fc68 	bl	80060ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_SET);
 800281c:	2201      	movs	r2, #1
 800281e:	2108      	movs	r1, #8
 8002820:	4808      	ldr	r0, [pc, #32]	@ (8002844 <motor_control+0x1d8>)
 8002822:	f003 fc63 	bl	80060ec <HAL_GPIO_WritePin>
}
 8002826:	bf00      	nop
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	2000034c 	.word	0x2000034c
 8002834:	20000000 	.word	0x20000000
 8002838:	20000314 	.word	0x20000314
 800283c:	200005f8 	.word	0x200005f8
 8002840:	200003e4 	.word	0x200003e4
 8002844:	48000800 	.word	0x48000800

08002848 <sharp_turn>:


void sharp_turn ()
{
 8002848:	b5b0      	push	{r4, r5, r7, lr}
 800284a:	af00      	add	r7, sp, #0

	if (Last_idle < 25)
 800284c:	4b30      	ldr	r3, [pc, #192]	@ (8002910 <sharp_turn+0xc8>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b18      	cmp	r3, #24
 8002852:	dc2d      	bgt.n	80028b0 <sharp_turn+0x68>
	{
		if (Last_end == 1)
 8002854:	4b2f      	ldr	r3, [pc, #188]	@ (8002914 <sharp_turn+0xcc>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d114      	bne.n	8002886 <sharp_turn+0x3e>
			motor_control(GRUZIK.Sharp_bend_speed_right, GRUZIK.Sharp_bend_speed_left);
 800285c:	4b2e      	ldr	r3, [pc, #184]	@ (8002918 <sharp_turn+0xd0>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	4618      	mov	r0, r3
 8002862:	f7fd fe97 	bl	8000594 <__aeabi_i2d>
 8002866:	4604      	mov	r4, r0
 8002868:	460d      	mov	r5, r1
 800286a:	4b2b      	ldr	r3, [pc, #172]	@ (8002918 <sharp_turn+0xd0>)
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	4618      	mov	r0, r3
 8002870:	f7fd fe90 	bl	8000594 <__aeabi_i2d>
 8002874:	4602      	mov	r2, r0
 8002876:	460b      	mov	r3, r1
 8002878:	ec43 2b11 	vmov	d1, r2, r3
 800287c:	ec45 4b10 	vmov	d0, r4, r5
 8002880:	f7ff fef4 	bl	800266c <motor_control>
		if (Last_end == 1)
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
		else
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
	}
}
 8002884:	e041      	b.n	800290a <sharp_turn+0xc2>
			motor_control(GRUZIK.Sharp_bend_speed_left, GRUZIK.Sharp_bend_speed_right);
 8002886:	4b24      	ldr	r3, [pc, #144]	@ (8002918 <sharp_turn+0xd0>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4618      	mov	r0, r3
 800288c:	f7fd fe82 	bl	8000594 <__aeabi_i2d>
 8002890:	4604      	mov	r4, r0
 8002892:	460d      	mov	r5, r1
 8002894:	4b20      	ldr	r3, [pc, #128]	@ (8002918 <sharp_turn+0xd0>)
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fd fe7b 	bl	8000594 <__aeabi_i2d>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	ec43 2b11 	vmov	d1, r2, r3
 80028a6:	ec45 4b10 	vmov	d0, r4, r5
 80028aa:	f7ff fedf 	bl	800266c <motor_control>
}
 80028ae:	e02c      	b.n	800290a <sharp_turn+0xc2>
		if (Last_end == 1)
 80028b0:	4b18      	ldr	r3, [pc, #96]	@ (8002914 <sharp_turn+0xcc>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d114      	bne.n	80028e2 <sharp_turn+0x9a>
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
 80028b8:	4b17      	ldr	r3, [pc, #92]	@ (8002918 <sharp_turn+0xd0>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7fd fe69 	bl	8000594 <__aeabi_i2d>
 80028c2:	4604      	mov	r4, r0
 80028c4:	460d      	mov	r5, r1
 80028c6:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <sharp_turn+0xd0>)
 80028c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fd fe62 	bl	8000594 <__aeabi_i2d>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	ec43 2b11 	vmov	d1, r2, r3
 80028d8:	ec45 4b10 	vmov	d0, r4, r5
 80028dc:	f7ff fec6 	bl	800266c <motor_control>
}
 80028e0:	e013      	b.n	800290a <sharp_turn+0xc2>
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
 80028e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002918 <sharp_turn+0xd0>)
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7fd fe54 	bl	8000594 <__aeabi_i2d>
 80028ec:	4604      	mov	r4, r0
 80028ee:	460d      	mov	r5, r1
 80028f0:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <sharp_turn+0xd0>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7fd fe4d 	bl	8000594 <__aeabi_i2d>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	ec43 2b11 	vmov	d1, r2, r3
 8002902:	ec45 4b10 	vmov	d0, r4, r5
 8002906:	f7ff feb1 	bl	800266c <motor_control>
}
 800290a:	bf00      	nop
 800290c:	bdb0      	pop	{r4, r5, r7, pc}
 800290e:	bf00      	nop
 8002910:	200004cc 	.word	0x200004cc
 8002914:	200004c8 	.word	0x200004c8
 8002918:	20000314 	.word	0x20000314

0800291c <QTR8_read>:
int QTR8_read ()
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 1);
 8002922:	2201      	movs	r2, #1
 8002924:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002928:	48bd      	ldr	r0, [pc, #756]	@ (8002c20 <QTR8_read+0x304>)
 800292a:	f003 fbdf 	bl	80060ec <HAL_GPIO_WritePin>

	Set_Pin_Output(SENSOR1_GPIO_Port, SENSOR1_Pin);
 800292e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002932:	48bc      	ldr	r0, [pc, #752]	@ (8002c24 <QTR8_read+0x308>)
 8002934:	f7ff fe5e 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR2_GPIO_Port, SENSOR2_Pin);
 8002938:	2180      	movs	r1, #128	@ 0x80
 800293a:	48ba      	ldr	r0, [pc, #744]	@ (8002c24 <QTR8_read+0x308>)
 800293c:	f7ff fe5a 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR3_GPIO_Port, SENSOR3_Pin);
 8002940:	2140      	movs	r1, #64	@ 0x40
 8002942:	48b8      	ldr	r0, [pc, #736]	@ (8002c24 <QTR8_read+0x308>)
 8002944:	f7ff fe56 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR4_GPIO_Port, SENSOR4_Pin);
 8002948:	2120      	movs	r1, #32
 800294a:	48b6      	ldr	r0, [pc, #728]	@ (8002c24 <QTR8_read+0x308>)
 800294c:	f7ff fe52 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR5_GPIO_Port, SENSOR5_Pin);
 8002950:	2110      	movs	r1, #16
 8002952:	48b4      	ldr	r0, [pc, #720]	@ (8002c24 <QTR8_read+0x308>)
 8002954:	f7ff fe4e 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR6_GPIO_Port, SENSOR6_Pin);
 8002958:	2104      	movs	r1, #4
 800295a:	48b3      	ldr	r0, [pc, #716]	@ (8002c28 <QTR8_read+0x30c>)
 800295c:	f7ff fe4a 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR7_GPIO_Port, SENSOR7_Pin);
 8002960:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002964:	48ae      	ldr	r0, [pc, #696]	@ (8002c20 <QTR8_read+0x304>)
 8002966:	f7ff fe45 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR8_GPIO_Port, SENSOR8_Pin);
 800296a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800296e:	48ac      	ldr	r0, [pc, #688]	@ (8002c20 <QTR8_read+0x304>)
 8002970:	f7ff fe40 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR9_GPIO_Port, SENSOR9_Pin);
 8002974:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002978:	48a9      	ldr	r0, [pc, #676]	@ (8002c20 <QTR8_read+0x304>)
 800297a:	f7ff fe3b 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR10_GPIO_Port, SENSOR10_Pin);
 800297e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002986:	f7ff fe35 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR11_GPIO_Port, SENSOR11_Pin);
 800298a:	2110      	movs	r1, #16
 800298c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002990:	f7ff fe30 	bl	80025f4 <Set_Pin_Output>
	Set_Pin_Output(SENSOR12_GPIO_Port, SENSOR12_Pin);
 8002994:	2120      	movs	r1, #32
 8002996:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800299a:	f7ff fe2b 	bl	80025f4 <Set_Pin_Output>

	HAL_GPIO_WritePin (SENSOR1_GPIO_Port, SENSOR1_Pin, 1);
 800299e:	2201      	movs	r2, #1
 80029a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80029a4:	489f      	ldr	r0, [pc, #636]	@ (8002c24 <QTR8_read+0x308>)
 80029a6:	f003 fba1 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR2_GPIO_Port, SENSOR2_Pin, 1);
 80029aa:	2201      	movs	r2, #1
 80029ac:	2180      	movs	r1, #128	@ 0x80
 80029ae:	489d      	ldr	r0, [pc, #628]	@ (8002c24 <QTR8_read+0x308>)
 80029b0:	f003 fb9c 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR3_GPIO_Port, SENSOR3_Pin, 1);
 80029b4:	2201      	movs	r2, #1
 80029b6:	2140      	movs	r1, #64	@ 0x40
 80029b8:	489a      	ldr	r0, [pc, #616]	@ (8002c24 <QTR8_read+0x308>)
 80029ba:	f003 fb97 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR4_GPIO_Port, SENSOR4_Pin, 1);
 80029be:	2201      	movs	r2, #1
 80029c0:	2120      	movs	r1, #32
 80029c2:	4898      	ldr	r0, [pc, #608]	@ (8002c24 <QTR8_read+0x308>)
 80029c4:	f003 fb92 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR5_GPIO_Port, SENSOR5_Pin, 1);
 80029c8:	2201      	movs	r2, #1
 80029ca:	2110      	movs	r1, #16
 80029cc:	4895      	ldr	r0, [pc, #596]	@ (8002c24 <QTR8_read+0x308>)
 80029ce:	f003 fb8d 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR6_GPIO_Port, SENSOR6_Pin, 1);
 80029d2:	2201      	movs	r2, #1
 80029d4:	2104      	movs	r1, #4
 80029d6:	4894      	ldr	r0, [pc, #592]	@ (8002c28 <QTR8_read+0x30c>)
 80029d8:	f003 fb88 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR7_GPIO_Port, SENSOR7_Pin, 1);
 80029dc:	2201      	movs	r2, #1
 80029de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80029e2:	488f      	ldr	r0, [pc, #572]	@ (8002c20 <QTR8_read+0x304>)
 80029e4:	f003 fb82 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR8_GPIO_Port, SENSOR8_Pin, 1);
 80029e8:	2201      	movs	r2, #1
 80029ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80029ee:	488c      	ldr	r0, [pc, #560]	@ (8002c20 <QTR8_read+0x304>)
 80029f0:	f003 fb7c 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR9_GPIO_Port, SENSOR9_Pin, 1);
 80029f4:	2201      	movs	r2, #1
 80029f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029fa:	4889      	ldr	r0, [pc, #548]	@ (8002c20 <QTR8_read+0x304>)
 80029fc:	f003 fb76 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR10_GPIO_Port, SENSOR10_Pin, 1);
 8002a00:	2201      	movs	r2, #1
 8002a02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a0a:	f003 fb6f 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR11_GPIO_Port, SENSOR11_Pin, 1);
 8002a0e:	2201      	movs	r2, #1
 8002a10:	2110      	movs	r1, #16
 8002a12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a16:	f003 fb69 	bl	80060ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR12_GPIO_Port, SENSOR12_Pin, 1);
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	2120      	movs	r1, #32
 8002a1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a22:	f003 fb63 	bl	80060ec <HAL_GPIO_WritePin>

	delay_us(10);
 8002a26:	200a      	movs	r0, #10
 8002a28:	f7ff fdca 	bl	80025c0 <delay_us>

	Set_Pin_Input(SENSOR1_GPIO_Port, SENSOR1_Pin);
 8002a2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a30:	487c      	ldr	r0, [pc, #496]	@ (8002c24 <QTR8_read+0x308>)
 8002a32:	f7ff fdfd 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR2_GPIO_Port, SENSOR2_Pin);
 8002a36:	2180      	movs	r1, #128	@ 0x80
 8002a38:	487a      	ldr	r0, [pc, #488]	@ (8002c24 <QTR8_read+0x308>)
 8002a3a:	f7ff fdf9 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR3_GPIO_Port, SENSOR3_Pin);
 8002a3e:	2140      	movs	r1, #64	@ 0x40
 8002a40:	4878      	ldr	r0, [pc, #480]	@ (8002c24 <QTR8_read+0x308>)
 8002a42:	f7ff fdf5 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR4_GPIO_Port, SENSOR4_Pin);
 8002a46:	2120      	movs	r1, #32
 8002a48:	4876      	ldr	r0, [pc, #472]	@ (8002c24 <QTR8_read+0x308>)
 8002a4a:	f7ff fdf1 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR5_GPIO_Port, SENSOR5_Pin);
 8002a4e:	2110      	movs	r1, #16
 8002a50:	4874      	ldr	r0, [pc, #464]	@ (8002c24 <QTR8_read+0x308>)
 8002a52:	f7ff fded 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR6_GPIO_Port, SENSOR6_Pin);
 8002a56:	2104      	movs	r1, #4
 8002a58:	4873      	ldr	r0, [pc, #460]	@ (8002c28 <QTR8_read+0x30c>)
 8002a5a:	f7ff fde9 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR7_GPIO_Port, SENSOR7_Pin);
 8002a5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a62:	486f      	ldr	r0, [pc, #444]	@ (8002c20 <QTR8_read+0x304>)
 8002a64:	f7ff fde4 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR8_GPIO_Port, SENSOR8_Pin);
 8002a68:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002a6c:	486c      	ldr	r0, [pc, #432]	@ (8002c20 <QTR8_read+0x304>)
 8002a6e:	f7ff fddf 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR9_GPIO_Port, SENSOR9_Pin);
 8002a72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a76:	486a      	ldr	r0, [pc, #424]	@ (8002c20 <QTR8_read+0x304>)
 8002a78:	f7ff fdda 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR10_GPIO_Port, SENSOR10_Pin);
 8002a7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a84:	f7ff fdd4 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR11_GPIO_Port, SENSOR11_Pin);
 8002a88:	2110      	movs	r1, #16
 8002a8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a8e:	f7ff fdcf 	bl	8002630 <Set_Pin_Input>
	Set_Pin_Input(SENSOR12_GPIO_Port, SENSOR12_Pin);
 8002a92:	2120      	movs	r1, #32
 8002a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a98:	f7ff fdca 	bl	8002630 <Set_Pin_Input>

	// Threshold
	 delay_us(4500);
 8002a9c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002aa0:	f7ff fd8e 	bl	80025c0 <delay_us>
//	 uint8_t Message[124];
//	 sprintf((char*)Message,"S1: %d S2: %d S3: %d S4: %d S5: %d S6: %d S7: %d S8: %d S9: %d S10: %d S11: %d S12: %d \n\r", sensory[0],sensory[1],sensory[2],sensory[3],sensory[4],sensory[5],sensory[6],sensory[7],
//			 sensory[8],sensory[9],sensory[10],sensory[11]);
//	 HAL_UART_Transmit(&hlpuart1, Message, strlen((char*)Message), 100);

	Sensors_read = 0x00000000;
 8002aa4:	4b61      	ldr	r3, [pc, #388]	@ (8002c2c <QTR8_read+0x310>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
	int pos = 0;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	607b      	str	r3, [r7, #4]
  int active = 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	603b      	str	r3, [r7, #0]

	if (HAL_GPIO_ReadPin(SENSOR1_GPIO_Port, SENSOR1_Pin)) { // LEFT SIDE
 8002ab2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ab6:	485b      	ldr	r0, [pc, #364]	@ (8002c24 <QTR8_read+0x308>)
 8002ab8:	f003 fb00 	bl	80060bc <HAL_GPIO_ReadPin>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d01c      	beq.n	8002afc <QTR8_read+0x1e0>
		Sensors_read |= 0x000000000001;
 8002ac2:	4b5a      	ldr	r3, [pc, #360]	@ (8002c2c <QTR8_read+0x310>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	4a58      	ldr	r2, [pc, #352]	@ (8002c2c <QTR8_read+0x310>)
 8002acc:	6013      	str	r3, [r2, #0]
		pos += 1000 * SENSOR_SCALE;//1000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002ad4:	607b      	str	r3, [r7, #4]
		active++;
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	603b      	str	r3, [r7, #0]
		if(HAL_GetTick() > (LastEndTimer + 50))
 8002adc:	f001 f9ba 	bl	8003e54 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b53      	ldr	r3, [pc, #332]	@ (8002c30 <QTR8_read+0x314>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	3332      	adds	r3, #50	@ 0x32
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d907      	bls.n	8002afc <QTR8_read+0x1e0>
		{
			LastEndTimer = HAL_GetTick();
 8002aec:	f001 f9b2 	bl	8003e54 <HAL_GetTick>
 8002af0:	4603      	mov	r3, r0
 8002af2:	4a4f      	ldr	r2, [pc, #316]	@ (8002c30 <QTR8_read+0x314>)
 8002af4:	6013      	str	r3, [r2, #0]
			Last_end = 1;
 8002af6:	4b4f      	ldr	r3, [pc, #316]	@ (8002c34 <QTR8_read+0x318>)
 8002af8:	2201      	movs	r2, #1
 8002afa:	601a      	str	r2, [r3, #0]
		}
	}
	if (HAL_GPIO_ReadPin(SENSOR2_GPIO_Port, SENSOR2_Pin)) {
 8002afc:	2180      	movs	r1, #128	@ 0x80
 8002afe:	4849      	ldr	r0, [pc, #292]	@ (8002c24 <QTR8_read+0x308>)
 8002b00:	f003 fadc 	bl	80060bc <HAL_GPIO_ReadPin>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00c      	beq.n	8002b24 <QTR8_read+0x208>
		Sensors_read |= 0x000000000010;
 8002b0a:	4b48      	ldr	r3, [pc, #288]	@ (8002c2c <QTR8_read+0x310>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f043 0310 	orr.w	r3, r3, #16
 8002b12:	4a46      	ldr	r2, [pc, #280]	@ (8002c2c <QTR8_read+0x310>)
 8002b14:	6013      	str	r3, [r2, #0]
		pos += 2000 * SENSOR_SCALE;//2000
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002b1c:	607b      	str	r3, [r7, #4]
    active++;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	3301      	adds	r3, #1
 8002b22:	603b      	str	r3, [r7, #0]
    	//Last_end = 1;//1
  }
	if (HAL_GPIO_ReadPin(SENSOR3_GPIO_Port, SENSOR3_Pin)) {
 8002b24:	2140      	movs	r1, #64	@ 0x40
 8002b26:	483f      	ldr	r0, [pc, #252]	@ (8002c24 <QTR8_read+0x308>)
 8002b28:	f003 fac8 	bl	80060bc <HAL_GPIO_ReadPin>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00c      	beq.n	8002b4c <QTR8_read+0x230>
		Sensors_read |= 0x000000000100;
 8002b32:	4b3e      	ldr	r3, [pc, #248]	@ (8002c2c <QTR8_read+0x310>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b3a:	4a3c      	ldr	r2, [pc, #240]	@ (8002c2c <QTR8_read+0x310>)
 8002b3c:	6013      	str	r3, [r2, #0]
		pos += 3000 * SENSOR_SCALE;//3000
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8002b44:	607b      	str	r3, [r7, #4]
    active++;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	603b      	str	r3, [r7, #0]
    	//Last_end = 1;//1
  }
	if (HAL_GPIO_ReadPin(SENSOR4_GPIO_Port, SENSOR4_Pin)) {
 8002b4c:	2120      	movs	r1, #32
 8002b4e:	4835      	ldr	r0, [pc, #212]	@ (8002c24 <QTR8_read+0x308>)
 8002b50:	f003 fab4 	bl	80060bc <HAL_GPIO_ReadPin>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00c      	beq.n	8002b74 <QTR8_read+0x258>
		Sensors_read |= 0x000000001000;
 8002b5a:	4b34      	ldr	r3, [pc, #208]	@ (8002c2c <QTR8_read+0x310>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b62:	4a32      	ldr	r2, [pc, #200]	@ (8002c2c <QTR8_read+0x310>)
 8002b64:	6013      	str	r3, [r2, #0]
		pos += 4000 * SENSOR_SCALE;//4000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 8002b6c:	607b      	str	r3, [r7, #4]
    active++;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	3301      	adds	r3, #1
 8002b72:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR5_GPIO_Port, SENSOR5_Pin)) {
 8002b74:	2110      	movs	r1, #16
 8002b76:	482b      	ldr	r0, [pc, #172]	@ (8002c24 <QTR8_read+0x308>)
 8002b78:	f003 faa0 	bl	80060bc <HAL_GPIO_ReadPin>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00d      	beq.n	8002b9e <QTR8_read+0x282>
		Sensors_read |= 0x000000010000;
 8002b82:	4b2a      	ldr	r3, [pc, #168]	@ (8002c2c <QTR8_read+0x310>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b8a:	4a28      	ldr	r2, [pc, #160]	@ (8002c2c <QTR8_read+0x310>)
 8002b8c:	6013      	str	r3, [r2, #0]
		pos += 5000 * SENSOR_SCALE;//5000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002b94:	3308      	adds	r3, #8
 8002b96:	607b      	str	r3, [r7, #4]
    active++;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR6_GPIO_Port, SENSOR6_Pin)) {
 8002b9e:	2104      	movs	r1, #4
 8002ba0:	4821      	ldr	r0, [pc, #132]	@ (8002c28 <QTR8_read+0x30c>)
 8002ba2:	f003 fa8b 	bl	80060bc <HAL_GPIO_ReadPin>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00d      	beq.n	8002bc8 <QTR8_read+0x2ac>
		Sensors_read |= 0x000000100000;
 8002bac:	4b1f      	ldr	r3, [pc, #124]	@ (8002c2c <QTR8_read+0x310>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c2c <QTR8_read+0x310>)
 8002bb6:	6013      	str	r3, [r2, #0]
		pos += 6000 * SENSOR_SCALE;//6000
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 8002bbe:	3310      	adds	r3, #16
 8002bc0:	607b      	str	r3, [r7, #4]
    active++;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR7_GPIO_Port, SENSOR7_Pin)) {
 8002bc8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002bcc:	4814      	ldr	r0, [pc, #80]	@ (8002c20 <QTR8_read+0x304>)
 8002bce:	f003 fa75 	bl	80060bc <HAL_GPIO_ReadPin>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00d      	beq.n	8002bf4 <QTR8_read+0x2d8>
		Sensors_read |= 0x000001000000;
 8002bd8:	4b14      	ldr	r3, [pc, #80]	@ (8002c2c <QTR8_read+0x310>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002be0:	4a12      	ldr	r2, [pc, #72]	@ (8002c2c <QTR8_read+0x310>)
 8002be2:	6013      	str	r3, [r2, #0]
		pos += 7000 * SENSOR_SCALE;//7000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f503 53da 	add.w	r3, r3, #6976	@ 0x1b40
 8002bea:	3318      	adds	r3, #24
 8002bec:	607b      	str	r3, [r7, #4]
    active++;
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR8_GPIO_Port, SENSOR8_Pin)) {
 8002bf4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002bf8:	4809      	ldr	r0, [pc, #36]	@ (8002c20 <QTR8_read+0x304>)
 8002bfa:	f003 fa5f 	bl	80060bc <HAL_GPIO_ReadPin>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d019      	beq.n	8002c38 <QTR8_read+0x31c>
		Sensors_read |= 0x000010000000;
 8002c04:	4b09      	ldr	r3, [pc, #36]	@ (8002c2c <QTR8_read+0x310>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c0c:	4a07      	ldr	r2, [pc, #28]	@ (8002c2c <QTR8_read+0x310>)
 8002c0e:	6013      	str	r3, [r2, #0]
		pos += 8000 * SENSOR_SCALE;//8000
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8002c16:	607b      	str	r3, [r7, #4]
    active++;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	603b      	str	r3, [r7, #0]
 8002c1e:	e00b      	b.n	8002c38 <QTR8_read+0x31c>
 8002c20:	48000800 	.word	0x48000800
 8002c24:	48000400 	.word	0x48000400
 8002c28:	48000c00 	.word	0x48000c00
 8002c2c:	2000047c 	.word	0x2000047c
 8002c30:	200004d4 	.word	0x200004d4
 8002c34:	200004c8 	.word	0x200004c8
  }
  if (HAL_GPIO_ReadPin(SENSOR9_GPIO_Port, SENSOR9_Pin)) {
 8002c38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002c3c:	4841      	ldr	r0, [pc, #260]	@ (8002d44 <QTR8_read+0x428>)
 8002c3e:	f003 fa3d 	bl	80060bc <HAL_GPIO_ReadPin>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00b      	beq.n	8002c60 <QTR8_read+0x344>
	   Sensors_read |= 0x000100000000;
 8002c48:	4b3f      	ldr	r3, [pc, #252]	@ (8002d48 <QTR8_read+0x42c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a3e      	ldr	r2, [pc, #248]	@ (8002d48 <QTR8_read+0x42c>)
 8002c4e:	6013      	str	r3, [r2, #0]
	   pos += 9000 * SENSOR_SCALE;//8000
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 8002c56:	3328      	adds	r3, #40	@ 0x28
 8002c58:	607b      	str	r3, [r7, #4]
	active++;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	603b      	str	r3, [r7, #0]

  }
  if (HAL_GPIO_ReadPin(SENSOR10_GPIO_Port, SENSOR10_Pin)) {
 8002c60:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c68:	f003 fa28 	bl	80060bc <HAL_GPIO_ReadPin>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00b      	beq.n	8002c8a <QTR8_read+0x36e>
	   Sensors_read |= 0x001000000000;
 8002c72:	4b35      	ldr	r3, [pc, #212]	@ (8002d48 <QTR8_read+0x42c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a34      	ldr	r2, [pc, #208]	@ (8002d48 <QTR8_read+0x42c>)
 8002c78:	6013      	str	r3, [r2, #0]
	   pos += 10000 * SENSOR_SCALE;//8000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002c80:	3310      	adds	r3, #16
 8002c82:	607b      	str	r3, [r7, #4]
    active++;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	603b      	str	r3, [r7, #0]
	  // Last_end = 0;//0
  }
  if (HAL_GPIO_ReadPin(SENSOR11_GPIO_Port, SENSOR11_Pin)) {
 8002c8a:	2110      	movs	r1, #16
 8002c8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c90:	f003 fa14 	bl	80060bc <HAL_GPIO_ReadPin>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00b      	beq.n	8002cb2 <QTR8_read+0x396>
	   Sensors_read |= 0x010000000000;
 8002c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002d48 <QTR8_read+0x42c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8002d48 <QTR8_read+0x42c>)
 8002ca0:	6013      	str	r3, [r2, #0]
	   pos += 11000 * SENSOR_SCALE;//8000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8002ca8:	3338      	adds	r3, #56	@ 0x38
 8002caa:	607b      	str	r3, [r7, #4]
    active++;
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	603b      	str	r3, [r7, #0]
	  // Last_end = 0;//0
  }
  if (HAL_GPIO_ReadPin(SENSOR12_GPIO_Port, SENSOR12_Pin)) { // RIGH SIDE
 8002cb2:	2120      	movs	r1, #32
 8002cb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cb8:	f003 fa00 	bl	80060bc <HAL_GPIO_ReadPin>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d01b      	beq.n	8002cfa <QTR8_read+0x3de>
	   Sensors_read |= 0x100000000000;
 8002cc2:	4b21      	ldr	r3, [pc, #132]	@ (8002d48 <QTR8_read+0x42c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a20      	ldr	r2, [pc, #128]	@ (8002d48 <QTR8_read+0x42c>)
 8002cc8:	6013      	str	r3, [r2, #0]
	   pos += 12000 * SENSOR_SCALE;//8000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f503 533b 	add.w	r3, r3, #11968	@ 0x2ec0
 8002cd0:	3320      	adds	r3, #32
 8002cd2:	607b      	str	r3, [r7, #4]
       active++;
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	603b      	str	r3, [r7, #0]

        if(HAL_GetTick() > (LastEndTimer + 50))
 8002cda:	f001 f8bb 	bl	8003e54 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d4c <QTR8_read+0x430>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	3332      	adds	r3, #50	@ 0x32
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d907      	bls.n	8002cfa <QTR8_read+0x3de>
		{
			LastEndTimer = HAL_GetTick();
 8002cea:	f001 f8b3 	bl	8003e54 <HAL_GetTick>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	4a16      	ldr	r2, [pc, #88]	@ (8002d4c <QTR8_read+0x430>)
 8002cf2:	6013      	str	r3, [r2, #0]
			Last_end = 0;
 8002cf4:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <QTR8_read+0x434>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
		}
  }

  HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 0);
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002d00:	4810      	ldr	r0, [pc, #64]	@ (8002d44 <QTR8_read+0x428>)
 8002d02:	f003 f9f3 	bl	80060ec <HAL_GPIO_WritePin>

  actives = active;
 8002d06:	4a13      	ldr	r2, [pc, #76]	@ (8002d54 <QTR8_read+0x438>)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	6013      	str	r3, [r2, #0]
	Position = pos/active;
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	fb92 f3f3 	sdiv	r3, r2, r3
 8002d14:	4a10      	ldr	r2, [pc, #64]	@ (8002d58 <QTR8_read+0x43c>)
 8002d16:	6013      	str	r3, [r2, #0]

	if (actives == 0)
 8002d18:	4b0e      	ldr	r3, [pc, #56]	@ (8002d54 <QTR8_read+0x438>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d105      	bne.n	8002d2c <QTR8_read+0x410>
		Last_idle++;
 8002d20:	4b0e      	ldr	r3, [pc, #56]	@ (8002d5c <QTR8_read+0x440>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	3301      	adds	r3, #1
 8002d26:	4a0d      	ldr	r2, [pc, #52]	@ (8002d5c <QTR8_read+0x440>)
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	e002      	b.n	8002d32 <QTR8_read+0x416>
	else
		Last_idle = 0;
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d5c <QTR8_read+0x440>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]

	return pos/active;
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	48000800 	.word	0x48000800
 8002d48:	2000047c 	.word	0x2000047c
 8002d4c:	200004d4 	.word	0x200004d4
 8002d50:	200004c8 	.word	0x200004c8
 8002d54:	200004d0 	.word	0x200004d0
 8002d58:	20000480 	.word	0x20000480
 8002d5c:	200004cc 	.word	0x200004cc

08002d60 <forward_brake>:


void forward_brake(int pos_right, int pos_left)
{
 8002d60:	b5b0      	push	{r4, r5, r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
	if (actives == 0)
 8002d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002da0 <forward_brake+0x40>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <forward_brake+0x18>
		sharp_turn();
 8002d72:	f7ff fd69 	bl	8002848 <sharp_turn>
	else
	  motor_control(pos_right, pos_left);
}
 8002d76:	e00f      	b.n	8002d98 <forward_brake+0x38>
	  motor_control(pos_right, pos_left);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7fd fc0b 	bl	8000594 <__aeabi_i2d>
 8002d7e:	4604      	mov	r4, r0
 8002d80:	460d      	mov	r5, r1
 8002d82:	6838      	ldr	r0, [r7, #0]
 8002d84:	f7fd fc06 	bl	8000594 <__aeabi_i2d>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	ec43 2b11 	vmov	d1, r2, r3
 8002d90:	ec45 4b10 	vmov	d0, r4, r5
 8002d94:	f7ff fc6a 	bl	800266c <motor_control>
}
 8002d98:	bf00      	nop
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002da0:	200004d0 	.word	0x200004d0

08002da4 <past_errors>:

void past_errors (int error)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  for (int i = 9; i > 0; i--)
 8002dac:	2309      	movs	r3, #9
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	e00b      	b.n	8002dca <past_errors+0x26>
      Errors[i] = Errors[i-1];
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	3b01      	subs	r3, #1
 8002db6:	4a0b      	ldr	r2, [pc, #44]	@ (8002de4 <past_errors+0x40>)
 8002db8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002dbc:	4909      	ldr	r1, [pc, #36]	@ (8002de4 <past_errors+0x40>)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 9; i > 0; i--)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	dcf0      	bgt.n	8002db2 <past_errors+0xe>
  Errors[0] = error;
 8002dd0:	4a04      	ldr	r2, [pc, #16]	@ (8002de4 <past_errors+0x40>)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6013      	str	r3, [r2, #0]
}
 8002dd6:	bf00      	nop
 8002dd8:	3714      	adds	r7, #20
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	200004a0 	.word	0x200004a0

08002de8 <errors_sum>:

int errors_sum (int index, int abs)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  int sum = 0;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8002df6:	2300      	movs	r3, #0
 8002df8:	60bb      	str	r3, [r7, #8]
 8002dfa:	e01a      	b.n	8002e32 <errors_sum+0x4a>
  {
    if (abs == 1 && Errors[i] < 0)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d10d      	bne.n	8002e1e <errors_sum+0x36>
 8002e02:	4a11      	ldr	r2, [pc, #68]	@ (8002e48 <errors_sum+0x60>)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	da07      	bge.n	8002e1e <errors_sum+0x36>
      sum += -Errors[i];
 8002e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e48 <errors_sum+0x60>)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	e006      	b.n	8002e2c <errors_sum+0x44>
    else
      sum += Errors[i];
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e48 <errors_sum+0x60>)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	4413      	add	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	60bb      	str	r3, [r7, #8]
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	dbe0      	blt.n	8002dfc <errors_sum+0x14>
  }
  return sum;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	200004a0 	.word	0x200004a0

08002e4c <PID_control>:

void PID_control()
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
  uint16_t position = QTR8_read();
 8002e52:	f7ff fd63 	bl	800291c <QTR8_read>
 8002e56:	4603      	mov	r3, r0
 8002e58:	81fb      	strh	r3, [r7, #14]
  int error = (6500 * SENSOR_SCALE) - position;
 8002e5a:	89fb      	ldrh	r3, [r7, #14]
 8002e5c:	f5c3 53cb 	rsb	r3, r3, #6496	@ 0x1960
 8002e60:	3304      	adds	r3, #4
 8002e62:	60bb      	str	r3, [r7, #8]
  past_errors(error);
 8002e64:	68b8      	ldr	r0, [r7, #8]
 8002e66:	f7ff ff9d 	bl	8002da4 <past_errors>

  P = error;
 8002e6a:	4a48      	ldr	r2, [pc, #288]	@ (8002f8c <PID_control+0x140>)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	6013      	str	r3, [r2, #0]
  I = errors_sum(5, 0);
 8002e70:	2100      	movs	r1, #0
 8002e72:	2005      	movs	r0, #5
 8002e74:	f7ff ffb8 	bl	8002de8 <errors_sum>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	4a45      	ldr	r2, [pc, #276]	@ (8002f90 <PID_control+0x144>)
 8002e7c:	6013      	str	r3, [r2, #0]
  D = error - Last_error;
 8002e7e:	4b45      	ldr	r3, [pc, #276]	@ (8002f94 <PID_control+0x148>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	4a44      	ldr	r2, [pc, #272]	@ (8002f98 <PID_control+0x14c>)
 8002e88:	6013      	str	r3, [r2, #0]
  R = errors_sum(5, 1);
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	2005      	movs	r0, #5
 8002e8e:	f7ff ffab 	bl	8002de8 <errors_sum>
 8002e92:	4603      	mov	r3, r0
 8002e94:	4a41      	ldr	r2, [pc, #260]	@ (8002f9c <PID_control+0x150>)
 8002e96:	6013      	str	r3, [r2, #0]
  Last_error = error;
 8002e98:	4a3e      	ldr	r2, [pc, #248]	@ (8002f94 <PID_control+0x148>)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	6013      	str	r3, [r2, #0]

  int motorspeed = P*GRUZIK.Kp + I*Ki + D*GRUZIK.Kd;
 8002e9e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f8c <PID_control+0x140>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	ee07 3a90 	vmov	s15, r3
 8002ea6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eaa:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa0 <PID_control+0x154>)
 8002eac:	edd3 7a00 	vldr	s15, [r3]
 8002eb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002eb4:	4b36      	ldr	r3, [pc, #216]	@ (8002f90 <PID_control+0x144>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	ee07 3a90 	vmov	s15, r3
 8002ebc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ec0:	4b38      	ldr	r3, [pc, #224]	@ (8002fa4 <PID_control+0x158>)
 8002ec2:	edd3 7a00 	vldr	s15, [r3]
 8002ec6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ece:	4b32      	ldr	r3, [pc, #200]	@ (8002f98 <PID_control+0x14c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	ee07 3a90 	vmov	s15, r3
 8002ed6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002eda:	4b31      	ldr	r3, [pc, #196]	@ (8002fa0 <PID_control+0x154>)
 8002edc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ee0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ee8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eec:	ee17 3a90 	vmov	r3, s15
 8002ef0:	607b      	str	r3, [r7, #4]

  int motorspeedl = GRUZIK.Base_speed_L + motorspeed - R*Kr;
 8002ef2:	4b2b      	ldr	r3, [pc, #172]	@ (8002fa0 <PID_control+0x154>)
 8002ef4:	68da      	ldr	r2, [r3, #12]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	ee07 3a90 	vmov	s15, r3
 8002efe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f02:	4b26      	ldr	r3, [pc, #152]	@ (8002f9c <PID_control+0x150>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	ee07 3a90 	vmov	s15, r3
 8002f0a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f0e:	4b26      	ldr	r3, [pc, #152]	@ (8002fa8 <PID_control+0x15c>)
 8002f10:	edd3 7a00 	vldr	s15, [r3]
 8002f14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f20:	ee17 3a90 	vmov	r3, s15
 8002f24:	617b      	str	r3, [r7, #20]
  int motorspeedr = GRUZIK.Base_speed_R - motorspeed - R*Kr;
 8002f26:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa0 <PID_control+0x154>)
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	ee07 3a90 	vmov	s15, r3
 8002f32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f36:	4b19      	ldr	r3, [pc, #100]	@ (8002f9c <PID_control+0x150>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	ee07 3a90 	vmov	s15, r3
 8002f3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f42:	4b19      	ldr	r3, [pc, #100]	@ (8002fa8 <PID_control+0x15c>)
 8002f44:	edd3 7a00 	vldr	s15, [r3]
 8002f48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f54:	ee17 3a90 	vmov	r3, s15
 8002f58:	613b      	str	r3, [r7, #16]

  if (motorspeedl > GRUZIK.Max_speed_L)
 8002f5a:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <PID_control+0x154>)
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	dd02      	ble.n	8002f6a <PID_control+0x11e>
    motorspeedl = GRUZIK.Max_speed_L;
 8002f64:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa0 <PID_control+0x154>)
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	617b      	str	r3, [r7, #20]
  if (motorspeedr > GRUZIK.Max_speed_R)
 8002f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa0 <PID_control+0x154>)
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	dd02      	ble.n	8002f7a <PID_control+0x12e>
    motorspeedr = GRUZIK.Max_speed_R;
 8002f74:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa0 <PID_control+0x154>)
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	613b      	str	r3, [r7, #16]

	forward_brake(motorspeedr, motorspeedl);
 8002f7a:	6979      	ldr	r1, [r7, #20]
 8002f7c:	6938      	ldr	r0, [r7, #16]
 8002f7e:	f7ff feef 	bl	8002d60 <forward_brake>
}
 8002f82:	bf00      	nop
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	2000048c 	.word	0x2000048c
 8002f90:	20000490 	.word	0x20000490
 8002f94:	2000049c 	.word	0x2000049c
 8002f98:	20000494 	.word	0x20000494
 8002f9c:	20000498 	.word	0x20000498
 8002fa0:	20000314 	.word	0x20000314
 8002fa4:	20000484 	.word	0x20000484
 8002fa8:	20000488 	.word	0x20000488

08002fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fb0:	b672      	cpsid	i
}
 8002fb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fb4:	bf00      	nop
 8002fb6:	e7fd      	b.n	8002fb4 <Error_Handler+0x8>

08002fb8 <Motor_CalculateSpeed>:

#include "main.h"
#include "motor.h"
#include "LowPassFilter.h"
void Motor_CalculateSpeed(motor_t *motor)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
	//How many impulses did we get ?
	int impulses;
	impulses = (int32_t)motor->EncoderValue - (int32_t)motor->EncoderPreviousValue;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	60fb      	str	r3, [r7, #12]

	/*Distance traveled in 0.001s (One cycle)*/
	motor->DistanceInMeasurement = ((float)impulses * WHEEL_CIRCUMFERENCE) / (IMPULSES_PER_ROTATION * GEAR_RATIO);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	ee07 3a90 	vmov	s15, r3
 8002fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fd8:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80030ec <Motor_CalculateSpeed+0x134>
 8002fdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002fe0:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80030f0 <Motor_CalculateSpeed+0x138>
 8002fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	/*Whole distance wheel has traveled*/
	motor->DistanceTraveled = motor->DistanceTraveled + motor->DistanceInMeasurement;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002ffa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

	/*Get meters per second*/
	/* m/s = m/ms * 1000 */
	motor->MetersPerSecond = motor->DistanceInMeasurement * -1000.0f; // 1s = 1000ms
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800300a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80030f4 <Motor_CalculateSpeed+0x13c>
 800300e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	LowPassFilter_Update(&motor->MetersPerSecondLPF, motor->MetersPerSecond);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003024:	eeb0 0a67 	vmov.f32	s0, s15
 8003028:	4610      	mov	r0, r2
 800302a:	f7fe f822 	bl	8001072 <LowPassFilter_Update>


    //How many times motor has rotated ?
	motor->NumberOfRotations = (float)impulses / 20000.0f;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	ee07 3a90 	vmov	s15, r3
 8003034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003038:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 80030f0 <Motor_CalculateSpeed+0x138>
 800303c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	//Rotations per minute based on period and impulses
	motor->RPM = motor->NumberOfRotations * -60000.0f; //rotates per minute
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800304c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80030f8 <Motor_CalculateSpeed+0x140>
 8003050:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	edc3 7a02 	vstr	s15, [r3, #8]

	/*I know some of them are "magic values" other way it doesn't want to work*/

	if((motor->RPM >= 5000) || (motor->RPM <= -5000)) // |max| = 5000 Other readings are trash
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003060:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80030fc <Motor_CalculateSpeed+0x144>
 8003064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306c:	da09      	bge.n	8003082 <Motor_CalculateSpeed+0xca>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	edd3 7a02 	vldr	s15, [r3, #8]
 8003074:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003100 <Motor_CalculateSpeed+0x148>
 8003078:	eef4 7ac7 	vcmpe.f32	s15, s14
 800307c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003080:	d803      	bhi.n	800308a <Motor_CalculateSpeed+0xd2>
	{
		motor->RPM = motor->PreviousRPM;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	609a      	str	r2, [r3, #8]
	}
	//Motor_SavePreviousRPMs(motor, motor->RPM);
	LowPassFilter_Update(&motor->EncoderRpmFilter, motor->RPM);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	edd3 7a02 	vldr	s15, [r3, #8]
 8003096:	eeb0 0a67 	vmov.f32	s0, s15
 800309a:	4610      	mov	r0, r2
 800309c:	f7fd ffe9 	bl	8001072 <LowPassFilter_Update>
	motor->MetersPerHour = motor->EncoderRpmFilter.output / RPM_TO_MH;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80030a6:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8003104 <Motor_CalculateSpeed+0x14c>
 80030aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	//motor->MetersPerHour = motor->RPM / RPM_TO_MH;
	motor->KilometersPerHour = motor->MetersPerHour / 1000;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80030ba:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003108 <Motor_CalculateSpeed+0x150>
 80030be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	motor->MetersPerSecond = motor->MetersPerHour / 3600;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80030ce:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 800310c <Motor_CalculateSpeed+0x154>
 80030d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	motor->PreviousRPM = motor->EncoderRpmFilter.output;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	60da      	str	r2, [r3, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	3da3d70a 	.word	0x3da3d70a
 80030f0:	469c4000 	.word	0x469c4000
 80030f4:	c47a0000 	.word	0xc47a0000
 80030f8:	c76a6000 	.word	0xc76a6000
 80030fc:	459c4000 	.word	0x459c4000
 8003100:	c59c4000 	.word	0xc59c4000
 8003104:	3e555555 	.word	0x3e555555
 8003108:	447a0000 	.word	0x447a0000
 800310c:	45610000 	.word	0x45610000

08003110 <Motor_Init>:

void Motor_Init(motor_t *motor, float Kp, float Ki)
{
 8003110:	b480      	push	{r7}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	ed87 0a02 	vstr	s0, [r7, #8]
 800311c:	edc7 0a01 	vstr	s1, [r7, #4]
	motor->kp = Kp;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	motor->ki = Ki;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8003130:	bf00      	nop
 8003132:	3714      	adds	r7, #20
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <PI_Loop>:

void PI_Loop(motor_t *motor)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
	motor->current_speed = motor->MetersPerSecond * 23; // From m/s to bananas per second //65
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800314a:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800314e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	//Get absolute speed
	if(motor->current_speed < 0)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800315e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003166:	d507      	bpl.n	8003178 <PI_Loop+0x3c>
	{
		motor->current_speed = motor->current_speed * -1;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800316e:	eef1 7a67 	vneg.f32	s15, s15
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	}

	//Get the difference between speed that we need and actual speed
	motor->error =  motor->set_speed - motor->current_speed;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8003184:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

	//Add current error to previous errors
	motor->Error_sum = motor->Error_sum +motor->P;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	ed93 7a21 	vldr	s14, [r3, #132]	@ 0x84
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800319a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
	if(motor->Error_sum > 100)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 80031aa:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003220 <PI_Loop+0xe4>
 80031ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b6:	dd04      	ble.n	80031c2 <PI_Loop+0x86>
	{
		motor->Error_sum = 100;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003224 <PI_Loop+0xe8>)
 80031bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80031c0:	e00d      	b.n	80031de <PI_Loop+0xa2>
	}
	else if(motor->Error_sum < -100)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 80031c8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8003228 <PI_Loop+0xec>
 80031cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d4:	d503      	bpl.n	80031de <PI_Loop+0xa2>
	{
		motor->Error_sum = -100;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a14      	ldr	r2, [pc, #80]	@ (800322c <PI_Loop+0xf0>)
 80031da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	}

	//Calculate new speed with PI parameters
	motor->speed = motor->set_speed + (motor->error * motor->kp) + (motor->Error_sum *motor->ki);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80031f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	edd3 6a21 	vldr	s13, [r3, #132]	@ 0x84
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003204:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003208:	ee77 7a27 	vadd.f32	s15, s14, s15
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

}
 8003212:	bf00      	nop
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	42c80000 	.word	0x42c80000
 8003224:	42c80000 	.word	0x42c80000
 8003228:	c2c80000 	.word	0xc2c80000
 800322c:	c2c80000 	.word	0xc2c80000

08003230 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003234:	4b1b      	ldr	r3, [pc, #108]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003236:	4a1c      	ldr	r2, [pc, #112]	@ (80032a8 <MX_SPI2_Init+0x78>)
 8003238:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800323a:	4b1a      	ldr	r3, [pc, #104]	@ (80032a4 <MX_SPI2_Init+0x74>)
 800323c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003240:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003242:	4b18      	ldr	r3, [pc, #96]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003244:	2200      	movs	r2, #0
 8003246:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8003248:	4b16      	ldr	r3, [pc, #88]	@ (80032a4 <MX_SPI2_Init+0x74>)
 800324a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800324e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003250:	4b14      	ldr	r3, [pc, #80]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003252:	2200      	movs	r2, #0
 8003254:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003256:	4b13      	ldr	r3, [pc, #76]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003258:	2200      	movs	r2, #0
 800325a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800325c:	4b11      	ldr	r3, [pc, #68]	@ (80032a4 <MX_SPI2_Init+0x74>)
 800325e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003262:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003264:	4b0f      	ldr	r3, [pc, #60]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003266:	2208      	movs	r2, #8
 8003268:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800326a:	4b0e      	ldr	r3, [pc, #56]	@ (80032a4 <MX_SPI2_Init+0x74>)
 800326c:	2200      	movs	r2, #0
 800326e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003270:	4b0c      	ldr	r3, [pc, #48]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003272:	2200      	movs	r2, #0
 8003274:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003276:	4b0b      	ldr	r3, [pc, #44]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003278:	2200      	movs	r2, #0
 800327a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800327c:	4b09      	ldr	r3, [pc, #36]	@ (80032a4 <MX_SPI2_Init+0x74>)
 800327e:	2207      	movs	r2, #7
 8003280:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003282:	4b08      	ldr	r3, [pc, #32]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003288:	4b06      	ldr	r3, [pc, #24]	@ (80032a4 <MX_SPI2_Init+0x74>)
 800328a:	2208      	movs	r2, #8
 800328c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800328e:	4805      	ldr	r0, [pc, #20]	@ (80032a4 <MX_SPI2_Init+0x74>)
 8003290:	f004 f8b6 	bl	8007400 <HAL_SPI_Init>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800329a:	f7ff fe87 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20000544 	.word	0x20000544
 80032a8:	40003800 	.word	0x40003800

080032ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b08a      	sub	sp, #40	@ 0x28
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b4:	f107 0314 	add.w	r3, r7, #20
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	609a      	str	r2, [r3, #8]
 80032c0:	60da      	str	r2, [r3, #12]
 80032c2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a17      	ldr	r2, [pc, #92]	@ (8003328 <HAL_SPI_MspInit+0x7c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d128      	bne.n	8003320 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80032ce:	4b17      	ldr	r3, [pc, #92]	@ (800332c <HAL_SPI_MspInit+0x80>)
 80032d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d2:	4a16      	ldr	r2, [pc, #88]	@ (800332c <HAL_SPI_MspInit+0x80>)
 80032d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80032da:	4b14      	ldr	r3, [pc, #80]	@ (800332c <HAL_SPI_MspInit+0x80>)
 80032dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032e2:	613b      	str	r3, [r7, #16]
 80032e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e6:	4b11      	ldr	r3, [pc, #68]	@ (800332c <HAL_SPI_MspInit+0x80>)
 80032e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ea:	4a10      	ldr	r2, [pc, #64]	@ (800332c <HAL_SPI_MspInit+0x80>)
 80032ec:	f043 0302 	orr.w	r3, r3, #2
 80032f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032f2:	4b0e      	ldr	r3, [pc, #56]	@ (800332c <HAL_SPI_MspInit+0x80>)
 80032f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80032fe:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003304:	2302      	movs	r3, #2
 8003306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003308:	2300      	movs	r3, #0
 800330a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800330c:	2300      	movs	r3, #0
 800330e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003310:	2305      	movs	r3, #5
 8003312:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003314:	f107 0314 	add.w	r3, r7, #20
 8003318:	4619      	mov	r1, r3
 800331a:	4805      	ldr	r0, [pc, #20]	@ (8003330 <HAL_SPI_MspInit+0x84>)
 800331c:	f002 fd4c 	bl	8005db8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003320:	bf00      	nop
 8003322:	3728      	adds	r7, #40	@ 0x28
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40003800 	.word	0x40003800
 800332c:	40021000 	.word	0x40021000
 8003330:	48000400 	.word	0x48000400

08003334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800333a:	4b0f      	ldr	r3, [pc, #60]	@ (8003378 <HAL_MspInit+0x44>)
 800333c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800333e:	4a0e      	ldr	r2, [pc, #56]	@ (8003378 <HAL_MspInit+0x44>)
 8003340:	f043 0301 	orr.w	r3, r3, #1
 8003344:	6613      	str	r3, [r2, #96]	@ 0x60
 8003346:	4b0c      	ldr	r3, [pc, #48]	@ (8003378 <HAL_MspInit+0x44>)
 8003348:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	607b      	str	r3, [r7, #4]
 8003350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003352:	4b09      	ldr	r3, [pc, #36]	@ (8003378 <HAL_MspInit+0x44>)
 8003354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003356:	4a08      	ldr	r2, [pc, #32]	@ (8003378 <HAL_MspInit+0x44>)
 8003358:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800335c:	6593      	str	r3, [r2, #88]	@ 0x58
 800335e:	4b06      	ldr	r3, [pc, #24]	@ (8003378 <HAL_MspInit+0x44>)
 8003360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800336a:	f003 f8bd 	bl	80064e8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800336e:	bf00      	nop
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	40021000 	.word	0x40021000

0800337c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003380:	bf00      	nop
 8003382:	e7fd      	b.n	8003380 <NMI_Handler+0x4>

08003384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <HardFault_Handler+0x4>

0800338c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <MemManage_Handler+0x4>

08003394 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003398:	bf00      	nop
 800339a:	e7fd      	b.n	8003398 <BusFault_Handler+0x4>

0800339c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a0:	bf00      	nop
 80033a2:	e7fd      	b.n	80033a0 <UsageFault_Handler+0x4>

080033a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033a8:	bf00      	nop
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b2:	b480      	push	{r7}
 80033b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d2:	f000 fd2d 	bl	8003e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033e0:	4802      	ldr	r0, [pc, #8]	@ (80033ec <DMA1_Channel1_IRQHandler+0x10>)
 80033e2:	f002 fb9a 	bl	8005b1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	20000260 	.word	0x20000260

080033f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 80033f4:	4802      	ldr	r0, [pc, #8]	@ (8003400 <DMA1_Channel2_IRQHandler+0x10>)
 80033f6:	f002 fb90 	bl	8005b1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80033fa:	bf00      	nop
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	20000728 	.word	0x20000728

08003404 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003408:	4802      	ldr	r0, [pc, #8]	@ (8003414 <TIM5_IRQHandler+0x10>)
 800340a:	f004 fc1b 	bl	8007c44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800340e:	bf00      	nop
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	200006dc 	.word	0x200006dc

08003418 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800341c:	4802      	ldr	r0, [pc, #8]	@ (8003428 <LPUART1_IRQHandler+0x10>)
 800341e:	f005 fe59 	bl	80090d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003422:	bf00      	nop
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	20000788 	.word	0x20000788

0800342c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  return 1;
 8003430:	2301      	movs	r3, #1
}
 8003432:	4618      	mov	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <_kill>:

int _kill(int pid, int sig)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003446:	f009 fab5 	bl	800c9b4 <__errno>
 800344a:	4603      	mov	r3, r0
 800344c:	2216      	movs	r2, #22
 800344e:	601a      	str	r2, [r3, #0]
  return -1;
 8003450:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <_exit>:

void _exit (int status)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003464:	f04f 31ff 	mov.w	r1, #4294967295
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff ffe7 	bl	800343c <_kill>
  while (1) {}    /* Make sure we hang here */
 800346e:	bf00      	nop
 8003470:	e7fd      	b.n	800346e <_exit+0x12>

08003472 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b086      	sub	sp, #24
 8003476:	af00      	add	r7, sp, #0
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
 8003482:	e00a      	b.n	800349a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003484:	f3af 8000 	nop.w
 8003488:	4601      	mov	r1, r0
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	60ba      	str	r2, [r7, #8]
 8003490:	b2ca      	uxtb	r2, r1
 8003492:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	3301      	adds	r3, #1
 8003498:	617b      	str	r3, [r7, #20]
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	dbf0      	blt.n	8003484 <_read+0x12>
  }

  return len;
 80034a2:	687b      	ldr	r3, [r7, #4]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034b8:	2300      	movs	r3, #0
 80034ba:	617b      	str	r3, [r7, #20]
 80034bc:	e009      	b.n	80034d2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	1c5a      	adds	r2, r3, #1
 80034c2:	60ba      	str	r2, [r7, #8]
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	3301      	adds	r3, #1
 80034d0:	617b      	str	r3, [r7, #20]
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	dbf1      	blt.n	80034be <_write+0x12>
  }
  return len;
 80034da:	687b      	ldr	r3, [r7, #4]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3718      	adds	r7, #24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <_close>:

int _close(int file)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800350c:	605a      	str	r2, [r3, #4]
  return 0;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <_isatty>:

int _isatty(int file)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003524:	2301      	movs	r3, #1
}
 8003526:	4618      	mov	r0, r3
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003532:	b480      	push	{r7}
 8003534:	b085      	sub	sp, #20
 8003536:	af00      	add	r7, sp, #0
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3714      	adds	r7, #20
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003554:	4a14      	ldr	r2, [pc, #80]	@ (80035a8 <_sbrk+0x5c>)
 8003556:	4b15      	ldr	r3, [pc, #84]	@ (80035ac <_sbrk+0x60>)
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003560:	4b13      	ldr	r3, [pc, #76]	@ (80035b0 <_sbrk+0x64>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d102      	bne.n	800356e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003568:	4b11      	ldr	r3, [pc, #68]	@ (80035b0 <_sbrk+0x64>)
 800356a:	4a12      	ldr	r2, [pc, #72]	@ (80035b4 <_sbrk+0x68>)
 800356c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <_sbrk+0x64>)
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4413      	add	r3, r2
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	429a      	cmp	r2, r3
 800357a:	d207      	bcs.n	800358c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800357c:	f009 fa1a 	bl	800c9b4 <__errno>
 8003580:	4603      	mov	r3, r0
 8003582:	220c      	movs	r2, #12
 8003584:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003586:	f04f 33ff 	mov.w	r3, #4294967295
 800358a:	e009      	b.n	80035a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800358c:	4b08      	ldr	r3, [pc, #32]	@ (80035b0 <_sbrk+0x64>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003592:	4b07      	ldr	r3, [pc, #28]	@ (80035b0 <_sbrk+0x64>)
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4413      	add	r3, r2
 800359a:	4a05      	ldr	r2, [pc, #20]	@ (80035b0 <_sbrk+0x64>)
 800359c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800359e:	68fb      	ldr	r3, [r7, #12]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20020000 	.word	0x20020000
 80035ac:	00000400 	.word	0x00000400
 80035b0:	200005a8 	.word	0x200005a8
 80035b4:	20000970 	.word	0x20000970

080035b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80035bc:	4b06      	ldr	r3, [pc, #24]	@ (80035d8 <SystemInit+0x20>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c2:	4a05      	ldr	r2, [pc, #20]	@ (80035d8 <SystemInit+0x20>)
 80035c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035cc:	bf00      	nop
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
DMA_HandleTypeDef hdma_tim4_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08c      	sub	sp, #48	@ 0x30
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80035e2:	f107 030c 	add.w	r3, r7, #12
 80035e6:	2224      	movs	r2, #36	@ 0x24
 80035e8:	2100      	movs	r1, #0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f009 f921 	bl	800c832 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035f0:	463b      	mov	r3, r7
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	605a      	str	r2, [r3, #4]
 80035f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80035fa:	4b23      	ldr	r3, [pc, #140]	@ (8003688 <MX_TIM1_Init+0xac>)
 80035fc:	4a23      	ldr	r2, [pc, #140]	@ (800368c <MX_TIM1_Init+0xb0>)
 80035fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003600:	4b21      	ldr	r3, [pc, #132]	@ (8003688 <MX_TIM1_Init+0xac>)
 8003602:	2200      	movs	r2, #0
 8003604:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003606:	4b20      	ldr	r3, [pc, #128]	@ (8003688 <MX_TIM1_Init+0xac>)
 8003608:	2200      	movs	r2, #0
 800360a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 800360c:	4b1e      	ldr	r3, [pc, #120]	@ (8003688 <MX_TIM1_Init+0xac>)
 800360e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003612:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003614:	4b1c      	ldr	r3, [pc, #112]	@ (8003688 <MX_TIM1_Init+0xac>)
 8003616:	2200      	movs	r2, #0
 8003618:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800361a:	4b1b      	ldr	r3, [pc, #108]	@ (8003688 <MX_TIM1_Init+0xac>)
 800361c:	2200      	movs	r2, #0
 800361e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003620:	4b19      	ldr	r3, [pc, #100]	@ (8003688 <MX_TIM1_Init+0xac>)
 8003622:	2200      	movs	r2, #0
 8003624:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003626:	2303      	movs	r3, #3
 8003628:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800362a:	2300      	movs	r3, #0
 800362c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800362e:	2301      	movs	r3, #1
 8003630:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003632:	2300      	movs	r3, #0
 8003634:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003636:	2300      	movs	r3, #0
 8003638:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800363a:	2300      	movs	r3, #0
 800363c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800363e:	2301      	movs	r3, #1
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003642:	2300      	movs	r3, #0
 8003644:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003646:	2300      	movs	r3, #0
 8003648:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800364a:	f107 030c 	add.w	r3, r7, #12
 800364e:	4619      	mov	r1, r3
 8003650:	480d      	ldr	r0, [pc, #52]	@ (8003688 <MX_TIM1_Init+0xac>)
 8003652:	f004 f9c3 	bl	80079dc <HAL_TIM_Encoder_Init>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800365c:	f7ff fca6 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003660:	2300      	movs	r3, #0
 8003662:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003664:	2300      	movs	r3, #0
 8003666:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003668:	2300      	movs	r3, #0
 800366a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800366c:	463b      	mov	r3, r7
 800366e:	4619      	mov	r1, r3
 8003670:	4805      	ldr	r0, [pc, #20]	@ (8003688 <MX_TIM1_Init+0xac>)
 8003672:	f005 fb29 	bl	8008cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800367c:	f7ff fc96 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003680:	bf00      	nop
 8003682:	3730      	adds	r7, #48	@ 0x30
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	200005ac 	.word	0x200005ac
 800368c:	40012c00 	.word	0x40012c00

08003690 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b08e      	sub	sp, #56	@ 0x38
 8003694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003696:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800369a:	2200      	movs	r2, #0
 800369c:	601a      	str	r2, [r3, #0]
 800369e:	605a      	str	r2, [r3, #4]
 80036a0:	609a      	str	r2, [r3, #8]
 80036a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036a4:	f107 031c 	add.w	r3, r7, #28
 80036a8:	2200      	movs	r2, #0
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	605a      	str	r2, [r3, #4]
 80036ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036b0:	463b      	mov	r3, r7
 80036b2:	2200      	movs	r2, #0
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	605a      	str	r2, [r3, #4]
 80036b8:	609a      	str	r2, [r3, #8]
 80036ba:	60da      	str	r2, [r3, #12]
 80036bc:	611a      	str	r2, [r3, #16]
 80036be:	615a      	str	r2, [r3, #20]
 80036c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80036c2:	4b33      	ldr	r3, [pc, #204]	@ (8003790 <MX_TIM2_Init+0x100>)
 80036c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80036c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80036ca:	4b31      	ldr	r3, [pc, #196]	@ (8003790 <MX_TIM2_Init+0x100>)
 80036cc:	22a9      	movs	r2, #169	@ 0xa9
 80036ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036d0:	4b2f      	ldr	r3, [pc, #188]	@ (8003790 <MX_TIM2_Init+0x100>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80036d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003790 <MX_TIM2_Init+0x100>)
 80036d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80036dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036de:	4b2c      	ldr	r3, [pc, #176]	@ (8003790 <MX_TIM2_Init+0x100>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003790 <MX_TIM2_Init+0x100>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80036ea:	4829      	ldr	r0, [pc, #164]	@ (8003790 <MX_TIM2_Init+0x100>)
 80036ec:	f003 ff33 	bl	8007556 <HAL_TIM_Base_Init>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80036f6:	f7ff fc59 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003700:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003704:	4619      	mov	r1, r3
 8003706:	4822      	ldr	r0, [pc, #136]	@ (8003790 <MX_TIM2_Init+0x100>)
 8003708:	f004 fd00 	bl	800810c <HAL_TIM_ConfigClockSource>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003712:	f7ff fc4b 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003716:	481e      	ldr	r0, [pc, #120]	@ (8003790 <MX_TIM2_Init+0x100>)
 8003718:	f003 ffec 	bl	80076f4 <HAL_TIM_PWM_Init>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003722:	f7ff fc43 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003726:	2300      	movs	r3, #0
 8003728:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800372a:	2300      	movs	r3, #0
 800372c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800372e:	f107 031c 	add.w	r3, r7, #28
 8003732:	4619      	mov	r1, r3
 8003734:	4816      	ldr	r0, [pc, #88]	@ (8003790 <MX_TIM2_Init+0x100>)
 8003736:	f005 fac7 	bl	8008cc8 <HAL_TIMEx_MasterConfigSynchronization>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003740:	f7ff fc34 	bl	8002fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003744:	2360      	movs	r3, #96	@ 0x60
 8003746:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800374c:	2300      	movs	r3, #0
 800374e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003750:	2300      	movs	r3, #0
 8003752:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003754:	463b      	mov	r3, r7
 8003756:	2200      	movs	r2, #0
 8003758:	4619      	mov	r1, r3
 800375a:	480d      	ldr	r0, [pc, #52]	@ (8003790 <MX_TIM2_Init+0x100>)
 800375c:	f004 fbc2 	bl	8007ee4 <HAL_TIM_PWM_ConfigChannel>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003766:	f7ff fc21 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800376a:	463b      	mov	r3, r7
 800376c:	220c      	movs	r2, #12
 800376e:	4619      	mov	r1, r3
 8003770:	4807      	ldr	r0, [pc, #28]	@ (8003790 <MX_TIM2_Init+0x100>)
 8003772:	f004 fbb7 	bl	8007ee4 <HAL_TIM_PWM_ConfigChannel>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800377c:	f7ff fc16 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003780:	4803      	ldr	r0, [pc, #12]	@ (8003790 <MX_TIM2_Init+0x100>)
 8003782:	f000 f9e9 	bl	8003b58 <HAL_TIM_MspPostInit>

}
 8003786:	bf00      	nop
 8003788:	3738      	adds	r7, #56	@ 0x38
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	200005f8 	.word	0x200005f8

08003794 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b088      	sub	sp, #32
 8003798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800379a:	f107 0310 	add.w	r3, r7, #16
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	605a      	str	r2, [r3, #4]
 80037a4:	609a      	str	r2, [r3, #8]
 80037a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037a8:	1d3b      	adds	r3, r7, #4
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	605a      	str	r2, [r3, #4]
 80037b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80037b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037b4:	4a1d      	ldr	r2, [pc, #116]	@ (800382c <MX_TIM3_Init+0x98>)
 80037b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 80037b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037ba:	22a9      	movs	r2, #169	@ 0xa9
 80037bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037be:	4b1a      	ldr	r3, [pc, #104]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80037c4:	4b18      	ldr	r3, [pc, #96]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037cc:	4b16      	ldr	r3, [pc, #88]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037d2:	4b15      	ldr	r3, [pc, #84]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80037d8:	4813      	ldr	r0, [pc, #76]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037da:	f003 febc 	bl	8007556 <HAL_TIM_Base_Init>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80037e4:	f7ff fbe2 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80037ee:	f107 0310 	add.w	r3, r7, #16
 80037f2:	4619      	mov	r1, r3
 80037f4:	480c      	ldr	r0, [pc, #48]	@ (8003828 <MX_TIM3_Init+0x94>)
 80037f6:	f004 fc89 	bl	800810c <HAL_TIM_ConfigClockSource>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003800:	f7ff fbd4 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003804:	2300      	movs	r3, #0
 8003806:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003808:	2300      	movs	r3, #0
 800380a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800380c:	1d3b      	adds	r3, r7, #4
 800380e:	4619      	mov	r1, r3
 8003810:	4805      	ldr	r0, [pc, #20]	@ (8003828 <MX_TIM3_Init+0x94>)
 8003812:	f005 fa59 	bl	8008cc8 <HAL_TIMEx_MasterConfigSynchronization>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d001      	beq.n	8003820 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800381c:	f7ff fbc6 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003820:	bf00      	nop
 8003822:	3720      	adds	r7, #32
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	20000644 	.word	0x20000644
 800382c:	40000400 	.word	0x40000400

08003830 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08c      	sub	sp, #48	@ 0x30
 8003834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003836:	f107 030c 	add.w	r3, r7, #12
 800383a:	2224      	movs	r2, #36	@ 0x24
 800383c:	2100      	movs	r1, #0
 800383e:	4618      	mov	r0, r3
 8003840:	f008 fff7 	bl	800c832 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003844:	463b      	mov	r3, r7
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	605a      	str	r2, [r3, #4]
 800384c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800384e:	4b21      	ldr	r3, [pc, #132]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 8003850:	4a21      	ldr	r2, [pc, #132]	@ (80038d8 <MX_TIM4_Init+0xa8>)
 8003852:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003854:	4b1f      	ldr	r3, [pc, #124]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 8003856:	2200      	movs	r2, #0
 8003858:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800385a:	4b1e      	ldr	r3, [pc, #120]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 800385c:	2200      	movs	r2, #0
 800385e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8003860:	4b1c      	ldr	r3, [pc, #112]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 8003862:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003866:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003868:	4b1a      	ldr	r3, [pc, #104]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 800386a:	2200      	movs	r2, #0
 800386c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800386e:	4b19      	ldr	r3, [pc, #100]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 8003870:	2200      	movs	r2, #0
 8003872:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003874:	2303      	movs	r3, #3
 8003876:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003878:	2300      	movs	r3, #0
 800387a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800387c:	2301      	movs	r3, #1
 800387e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003880:	2300      	movs	r3, #0
 8003882:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003884:	2300      	movs	r3, #0
 8003886:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003888:	2300      	movs	r3, #0
 800388a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800388c:	2301      	movs	r3, #1
 800388e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003890:	2300      	movs	r3, #0
 8003892:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003898:	f107 030c 	add.w	r3, r7, #12
 800389c:	4619      	mov	r1, r3
 800389e:	480d      	ldr	r0, [pc, #52]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 80038a0:	f004 f89c 	bl	80079dc <HAL_TIM_Encoder_Init>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80038aa:	f7ff fb7f 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038ae:	2300      	movs	r3, #0
 80038b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038b2:	2300      	movs	r3, #0
 80038b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038b6:	463b      	mov	r3, r7
 80038b8:	4619      	mov	r1, r3
 80038ba:	4806      	ldr	r0, [pc, #24]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 80038bc:	f005 fa04 	bl	8008cc8 <HAL_TIMEx_MasterConfigSynchronization>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80038c6:	f7ff fb71 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80038ca:	bf00      	nop
 80038cc:	3730      	adds	r7, #48	@ 0x30
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	20000690 	.word	0x20000690
 80038d8:	40000800 	.word	0x40000800

080038dc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038e2:	f107 0310 	add.w	r3, r7, #16
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	605a      	str	r2, [r3, #4]
 80038ec:	609a      	str	r2, [r3, #8]
 80038ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038f0:	1d3b      	adds	r3, r7, #4
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	605a      	str	r2, [r3, #4]
 80038f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80038fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003970 <MX_TIM5_Init+0x94>)
 80038fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003974 <MX_TIM5_Init+0x98>)
 80038fe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8003900:	4b1b      	ldr	r3, [pc, #108]	@ (8003970 <MX_TIM5_Init+0x94>)
 8003902:	22a9      	movs	r2, #169	@ 0xa9
 8003904:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8003906:	4b1a      	ldr	r3, [pc, #104]	@ (8003970 <MX_TIM5_Init+0x94>)
 8003908:	2210      	movs	r2, #16
 800390a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 800390c:	4b18      	ldr	r3, [pc, #96]	@ (8003970 <MX_TIM5_Init+0x94>)
 800390e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003912:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003914:	4b16      	ldr	r3, [pc, #88]	@ (8003970 <MX_TIM5_Init+0x94>)
 8003916:	2200      	movs	r2, #0
 8003918:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800391a:	4b15      	ldr	r3, [pc, #84]	@ (8003970 <MX_TIM5_Init+0x94>)
 800391c:	2200      	movs	r2, #0
 800391e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003920:	4813      	ldr	r0, [pc, #76]	@ (8003970 <MX_TIM5_Init+0x94>)
 8003922:	f003 fe18 	bl	8007556 <HAL_TIM_Base_Init>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800392c:	f7ff fb3e 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003934:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003936:	f107 0310 	add.w	r3, r7, #16
 800393a:	4619      	mov	r1, r3
 800393c:	480c      	ldr	r0, [pc, #48]	@ (8003970 <MX_TIM5_Init+0x94>)
 800393e:	f004 fbe5 	bl	800810c <HAL_TIM_ConfigClockSource>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003948:	f7ff fb30 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800394c:	2300      	movs	r3, #0
 800394e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003950:	2300      	movs	r3, #0
 8003952:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003954:	1d3b      	adds	r3, r7, #4
 8003956:	4619      	mov	r1, r3
 8003958:	4805      	ldr	r0, [pc, #20]	@ (8003970 <MX_TIM5_Init+0x94>)
 800395a:	f005 f9b5 	bl	8008cc8 <HAL_TIMEx_MasterConfigSynchronization>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003964:	f7ff fb22 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003968:	bf00      	nop
 800396a:	3720      	adds	r7, #32
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	200006dc 	.word	0x200006dc
 8003974:	40000c00 	.word	0x40000c00

08003978 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08c      	sub	sp, #48	@ 0x30
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003980:	f107 031c 	add.w	r3, r7, #28
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	605a      	str	r2, [r3, #4]
 800398a:	609a      	str	r2, [r3, #8]
 800398c:	60da      	str	r2, [r3, #12]
 800398e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a44      	ldr	r2, [pc, #272]	@ (8003aa8 <HAL_TIM_Encoder_MspInit+0x130>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d128      	bne.n	80039ec <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800399a:	4b44      	ldr	r3, [pc, #272]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 800399c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399e:	4a43      	ldr	r2, [pc, #268]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 80039a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80039a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80039a6:	4b41      	ldr	r3, [pc, #260]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 80039a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039ae:	61bb      	str	r3, [r7, #24]
 80039b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039b2:	4b3e      	ldr	r3, [pc, #248]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 80039b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b6:	4a3d      	ldr	r2, [pc, #244]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 80039b8:	f043 0304 	orr.w	r3, r3, #4
 80039bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039be:	4b3b      	ldr	r3, [pc, #236]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 80039c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c2:	f003 0304 	and.w	r3, r3, #4
 80039c6:	617b      	str	r3, [r7, #20]
 80039c8:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_R_1_Pin|ENCODER_R_2_Pin;
 80039ca:	2303      	movs	r3, #3
 80039cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ce:	2302      	movs	r3, #2
 80039d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d6:	2300      	movs	r3, #0
 80039d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80039da:	2302      	movs	r3, #2
 80039dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039de:	f107 031c 	add.w	r3, r7, #28
 80039e2:	4619      	mov	r1, r3
 80039e4:	4832      	ldr	r0, [pc, #200]	@ (8003ab0 <HAL_TIM_Encoder_MspInit+0x138>)
 80039e6:	f002 f9e7 	bl	8005db8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80039ea:	e059      	b.n	8003aa0 <HAL_TIM_Encoder_MspInit+0x128>
  else if(tim_encoderHandle->Instance==TIM4)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a30      	ldr	r2, [pc, #192]	@ (8003ab4 <HAL_TIM_Encoder_MspInit+0x13c>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d154      	bne.n	8003aa0 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80039f6:	4b2d      	ldr	r3, [pc, #180]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 80039f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039fa:	4a2c      	ldr	r2, [pc, #176]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 80039fc:	f043 0304 	orr.w	r3, r3, #4
 8003a00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a02:	4b2a      	ldr	r3, [pc, #168]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 8003a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a0e:	4b27      	ldr	r3, [pc, #156]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 8003a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a12:	4a26      	ldr	r2, [pc, #152]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a1a:	4b24      	ldr	r3, [pc, #144]	@ (8003aac <HAL_TIM_Encoder_MspInit+0x134>)
 8003a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	60fb      	str	r3, [r7, #12]
 8003a24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_L_1_Pin|ENCODER_L_2_Pin;
 8003a26:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a30:	2300      	movs	r3, #0
 8003a32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a34:	2300      	movs	r3, #0
 8003a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8003a38:	230a      	movs	r3, #10
 8003a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a3c:	f107 031c 	add.w	r3, r7, #28
 8003a40:	4619      	mov	r1, r3
 8003a42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a46:	f002 f9b7 	bl	8005db8 <HAL_GPIO_Init>
    hdma_tim4_up.Instance = DMA1_Channel2;
 8003a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8003abc <HAL_TIM_Encoder_MspInit+0x144>)
 8003a4e:	601a      	str	r2, [r3, #0]
    hdma_tim4_up.Init.Request = DMA_REQUEST_TIM4_UP;
 8003a50:	4b19      	ldr	r3, [pc, #100]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a52:	2247      	movs	r2, #71	@ 0x47
 8003a54:	605a      	str	r2, [r3, #4]
    hdma_tim4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a56:	4b18      	ldr	r3, [pc, #96]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	609a      	str	r2, [r3, #8]
    hdma_tim4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a5c:	4b16      	ldr	r3, [pc, #88]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	60da      	str	r2, [r3, #12]
    hdma_tim4_up.Init.MemInc = DMA_MINC_DISABLE;
 8003a62:	4b15      	ldr	r3, [pc, #84]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	611a      	str	r2, [r3, #16]
    hdma_tim4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003a68:	4b13      	ldr	r3, [pc, #76]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a6e:	615a      	str	r2, [r3, #20]
    hdma_tim4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a70:	4b11      	ldr	r3, [pc, #68]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a76:	619a      	str	r2, [r3, #24]
    hdma_tim4_up.Init.Mode = DMA_CIRCULAR;
 8003a78:	4b0f      	ldr	r3, [pc, #60]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a7a:	2220      	movs	r2, #32
 8003a7c:	61da      	str	r2, [r3, #28]
    hdma_tim4_up.Init.Priority = DMA_PRIORITY_LOW;
 8003a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim4_up) != HAL_OK)
 8003a84:	480c      	ldr	r0, [pc, #48]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a86:	f001 fe65 	bl	8005754 <HAL_DMA_Init>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <HAL_TIM_Encoder_MspInit+0x11c>
      Error_Handler();
 8003a90:	f7ff fa8c 	bl	8002fac <Error_Handler>
    __HAL_LINKDMA(tim_encoderHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim4_up);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a08      	ldr	r2, [pc, #32]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a98:	621a      	str	r2, [r3, #32]
 8003a9a:	4a07      	ldr	r2, [pc, #28]	@ (8003ab8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003aa0:	bf00      	nop
 8003aa2:	3730      	adds	r7, #48	@ 0x30
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	48000800 	.word	0x48000800
 8003ab4:	40000800 	.word	0x40000800
 8003ab8:	20000728 	.word	0x20000728
 8003abc:	4002001c 	.word	0x4002001c

08003ac0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad0:	d10c      	bne.n	8003aec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad6:	4a1d      	ldr	r2, [pc, #116]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ade:	4b1b      	ldr	r3, [pc, #108]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003aea:	e02a      	b.n	8003b42 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM3)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a17      	ldr	r2, [pc, #92]	@ (8003b50 <HAL_TIM_Base_MspInit+0x90>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d10c      	bne.n	8003b10 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003af6:	4b15      	ldr	r3, [pc, #84]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afa:	4a14      	ldr	r2, [pc, #80]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003afc:	f043 0302 	orr.w	r3, r3, #2
 8003b00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b02:	4b12      	ldr	r3, [pc, #72]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	693b      	ldr	r3, [r7, #16]
}
 8003b0e:	e018      	b.n	8003b42 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM5)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a0f      	ldr	r2, [pc, #60]	@ (8003b54 <HAL_TIM_Base_MspInit+0x94>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d113      	bne.n	8003b42 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1e:	4a0b      	ldr	r2, [pc, #44]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003b20:	f043 0308 	orr.w	r3, r3, #8
 8003b24:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b26:	4b09      	ldr	r3, [pc, #36]	@ (8003b4c <HAL_TIM_Base_MspInit+0x8c>)
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003b32:	2200      	movs	r2, #0
 8003b34:	2100      	movs	r1, #0
 8003b36:	2032      	movs	r0, #50	@ 0x32
 8003b38:	f001 fdd7 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003b3c:	2032      	movs	r0, #50	@ 0x32
 8003b3e:	f001 fdee 	bl	800571e <HAL_NVIC_EnableIRQ>
}
 8003b42:	bf00      	nop
 8003b44:	3718      	adds	r7, #24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	40000400 	.word	0x40000400
 8003b54:	40000c00 	.word	0x40000c00

08003b58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b088      	sub	sp, #32
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b60:	f107 030c 	add.w	r3, r7, #12
 8003b64:	2200      	movs	r2, #0
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	605a      	str	r2, [r3, #4]
 8003b6a:	609a      	str	r2, [r3, #8]
 8003b6c:	60da      	str	r2, [r3, #12]
 8003b6e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b78:	d12e      	bne.n	8003bd8 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b7a:	4b19      	ldr	r3, [pc, #100]	@ (8003be0 <HAL_TIM_MspPostInit+0x88>)
 8003b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b7e:	4a18      	ldr	r2, [pc, #96]	@ (8003be0 <HAL_TIM_MspPostInit+0x88>)
 8003b80:	f043 0301 	orr.w	r3, r3, #1
 8003b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b86:	4b16      	ldr	r3, [pc, #88]	@ (8003be0 <HAL_TIM_MspPostInit+0x88>)
 8003b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	60bb      	str	r3, [r7, #8]
 8003b90:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA10     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_R_Pin;
 8003b92:	2301      	movs	r3, #1
 8003b94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b96:	2302      	movs	r3, #2
 8003b98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 8003ba6:	f107 030c 	add.w	r3, r7, #12
 8003baa:	4619      	mov	r1, r3
 8003bac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003bb0:	f002 f902 	bl	8005db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_L_Pin;
 8003bb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bb8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bba:	2302      	movs	r3, #2
 8003bbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8003bc6:	230a      	movs	r3, #10
 8003bc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 8003bca:	f107 030c 	add.w	r3, r7, #12
 8003bce:	4619      	mov	r1, r3
 8003bd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003bd4:	f002 f8f0 	bl	8005db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003bd8:	bf00      	nop
 8003bda:	3720      	adds	r7, #32
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	40021000 	.word	0x40021000

08003be4 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003be8:	4b21      	ldr	r3, [pc, #132]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003bea:	4a22      	ldr	r2, [pc, #136]	@ (8003c74 <MX_LPUART1_UART_Init+0x90>)
 8003bec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8003bee:	4b20      	ldr	r3, [pc, #128]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003bf0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003bf4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003c02:	4b1b      	ldr	r3, [pc, #108]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003c08:	4b19      	ldr	r3, [pc, #100]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c0a:	220c      	movs	r2, #12
 8003c0c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c0e:	4b18      	ldr	r3, [pc, #96]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c14:	4b16      	ldr	r3, [pc, #88]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003c1a:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c20:	4b13      	ldr	r3, [pc, #76]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003c26:	4812      	ldr	r0, [pc, #72]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c28:	f005 f92a 	bl	8008e80 <HAL_UART_Init>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8003c32:	f7ff f9bb 	bl	8002fac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c36:	2100      	movs	r1, #0
 8003c38:	480d      	ldr	r0, [pc, #52]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c3a:	f007 f9a0 	bl	800af7e <HAL_UARTEx_SetTxFifoThreshold>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8003c44:	f7ff f9b2 	bl	8002fac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003c48:	2100      	movs	r1, #0
 8003c4a:	4809      	ldr	r0, [pc, #36]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c4c:	f007 f9d5 	bl	800affa <HAL_UARTEx_SetRxFifoThreshold>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8003c56:	f7ff f9a9 	bl	8002fac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003c5a:	4805      	ldr	r0, [pc, #20]	@ (8003c70 <MX_LPUART1_UART_Init+0x8c>)
 8003c5c:	f007 f956 	bl	800af0c <HAL_UARTEx_DisableFifoMode>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8003c66:	f7ff f9a1 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003c6a:	bf00      	nop
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	20000788 	.word	0x20000788
 8003c74:	40008000 	.word	0x40008000

08003c78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b09e      	sub	sp, #120	@ 0x78
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c80:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	605a      	str	r2, [r3, #4]
 8003c8a:	609a      	str	r2, [r3, #8]
 8003c8c:	60da      	str	r2, [r3, #12]
 8003c8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c90:	f107 0310 	add.w	r3, r7, #16
 8003c94:	2254      	movs	r2, #84	@ 0x54
 8003c96:	2100      	movs	r1, #0
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f008 fdca 	bl	800c832 <memset>
  if(uartHandle->Instance==LPUART1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a23      	ldr	r2, [pc, #140]	@ (8003d30 <HAL_UART_MspInit+0xb8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d13f      	bne.n	8003d28 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003ca8:	2320      	movs	r3, #32
 8003caa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 8003cac:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cb2:	f107 0310 	add.w	r3, r7, #16
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f003 f954 	bl	8006f64 <HAL_RCCEx_PeriphCLKConfig>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003cc2:	f7ff f973 	bl	8002fac <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d34 <HAL_UART_MspInit+0xbc>)
 8003cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cca:	4a1a      	ldr	r2, [pc, #104]	@ (8003d34 <HAL_UART_MspInit+0xbc>)
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003cd2:	4b18      	ldr	r3, [pc, #96]	@ (8003d34 <HAL_UART_MspInit+0xbc>)
 8003cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cde:	4b15      	ldr	r3, [pc, #84]	@ (8003d34 <HAL_UART_MspInit+0xbc>)
 8003ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce2:	4a14      	ldr	r2, [pc, #80]	@ (8003d34 <HAL_UART_MspInit+0xbc>)
 8003ce4:	f043 0301 	orr.w	r3, r3, #1
 8003ce8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cea:	4b12      	ldr	r3, [pc, #72]	@ (8003d34 <HAL_UART_MspInit+0xbc>)
 8003cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	60bb      	str	r3, [r7, #8]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8003cf6:	230c      	movs	r3, #12
 8003cf8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d02:	2300      	movs	r3, #0
 8003d04:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003d06:	230c      	movs	r3, #12
 8003d08:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d0a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d0e:	4619      	mov	r1, r3
 8003d10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d14:	f002 f850 	bl	8005db8 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003d18:	2200      	movs	r2, #0
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	205b      	movs	r0, #91	@ 0x5b
 8003d1e:	f001 fce4 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003d22:	205b      	movs	r0, #91	@ 0x5b
 8003d24:	f001 fcfb 	bl	800571e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8003d28:	bf00      	nop
 8003d2a:	3778      	adds	r7, #120	@ 0x78
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40008000 	.word	0x40008000
 8003d34:	40021000 	.word	0x40021000

08003d38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003d38:	480d      	ldr	r0, [pc, #52]	@ (8003d70 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003d3a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003d3c:	f7ff fc3c 	bl	80035b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d40:	480c      	ldr	r0, [pc, #48]	@ (8003d74 <LoopForever+0x6>)
  ldr r1, =_edata
 8003d42:	490d      	ldr	r1, [pc, #52]	@ (8003d78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003d44:	4a0d      	ldr	r2, [pc, #52]	@ (8003d7c <LoopForever+0xe>)
  movs r3, #0
 8003d46:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003d48:	e002      	b.n	8003d50 <LoopCopyDataInit>

08003d4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d4e:	3304      	adds	r3, #4

08003d50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d54:	d3f9      	bcc.n	8003d4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d56:	4a0a      	ldr	r2, [pc, #40]	@ (8003d80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003d58:	4c0a      	ldr	r4, [pc, #40]	@ (8003d84 <LoopForever+0x16>)
  movs r3, #0
 8003d5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d5c:	e001      	b.n	8003d62 <LoopFillZerobss>

08003d5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d60:	3204      	adds	r2, #4

08003d62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d64:	d3fb      	bcc.n	8003d5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003d66:	f008 fe2b 	bl	800c9c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003d6a:	f7fe fa87 	bl	800227c <main>

08003d6e <LoopForever>:

LoopForever:
    b LoopForever
 8003d6e:	e7fe      	b.n	8003d6e <LoopForever>
  ldr   r0, =_estack
 8003d70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d78:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003d7c:	0800f96c 	.word	0x0800f96c
  ldr r2, =_sbss
 8003d80:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003d84:	2000096c 	.word	0x2000096c

08003d88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003d88:	e7fe      	b.n	8003d88 <ADC1_2_IRQHandler>

08003d8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b082      	sub	sp, #8
 8003d8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d94:	2003      	movs	r0, #3
 8003d96:	f001 fc9d 	bl	80056d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	f000 f80e 	bl	8003dbc <HAL_InitTick>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d002      	beq.n	8003dac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	71fb      	strb	r3, [r7, #7]
 8003daa:	e001      	b.n	8003db0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003dac:	f7ff fac2 	bl	8003334 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003db0:	79fb      	ldrb	r3, [r7, #7]

}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003dc8:	4b16      	ldr	r3, [pc, #88]	@ (8003e24 <HAL_InitTick+0x68>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d022      	beq.n	8003e16 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003dd0:	4b15      	ldr	r3, [pc, #84]	@ (8003e28 <HAL_InitTick+0x6c>)
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	4b13      	ldr	r3, [pc, #76]	@ (8003e24 <HAL_InitTick+0x68>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003ddc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de4:	4618      	mov	r0, r3
 8003de6:	f001 fca8 	bl	800573a <HAL_SYSTICK_Config>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10f      	bne.n	8003e10 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b0f      	cmp	r3, #15
 8003df4:	d809      	bhi.n	8003e0a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003df6:	2200      	movs	r2, #0
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8003dfe:	f001 fc74 	bl	80056ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e02:	4a0a      	ldr	r2, [pc, #40]	@ (8003e2c <HAL_InitTick+0x70>)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6013      	str	r3, [r2, #0]
 8003e08:	e007      	b.n	8003e1a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	73fb      	strb	r3, [r7, #15]
 8003e0e:	e004      	b.n	8003e1a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
 8003e14:	e001      	b.n	8003e1a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	2000000c 	.word	0x2000000c
 8003e28:	20000004 	.word	0x20000004
 8003e2c:	20000008 	.word	0x20000008

08003e30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e34:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <HAL_IncTick+0x1c>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	4b05      	ldr	r3, [pc, #20]	@ (8003e50 <HAL_IncTick+0x20>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	4a03      	ldr	r2, [pc, #12]	@ (8003e4c <HAL_IncTick+0x1c>)
 8003e40:	6013      	str	r3, [r2, #0]
}
 8003e42:	bf00      	nop
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	2000081c 	.word	0x2000081c
 8003e50:	2000000c 	.word	0x2000000c

08003e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  return uwTick;
 8003e58:	4b03      	ldr	r3, [pc, #12]	@ (8003e68 <HAL_GetTick+0x14>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	2000081c 	.word	0x2000081c

08003e6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	431a      	orrs	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	609a      	str	r2, [r3, #8]
}
 8003e86:	bf00      	nop
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
 8003e9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	609a      	str	r2, [r3, #8]
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
 8003ee0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	3360      	adds	r3, #96	@ 0x60
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4413      	add	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b08      	ldr	r3, [pc, #32]	@ (8003f18 <LL_ADC_SetOffset+0x44>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	430a      	orrs	r2, r1
 8003f02:	4313      	orrs	r3, r2
 8003f04:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003f0c:	bf00      	nop
 8003f0e:	371c      	adds	r7, #28
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	03fff000 	.word	0x03fff000

08003f1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3360      	adds	r3, #96	@ 0x60
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3714      	adds	r7, #20
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	3360      	adds	r3, #96	@ 0x60
 8003f58:	461a      	mov	r2, r3
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003f72:	bf00      	nop
 8003f74:	371c      	adds	r7, #28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b087      	sub	sp, #28
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	60f8      	str	r0, [r7, #12]
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3360      	adds	r3, #96	@ 0x60
 8003f8e:	461a      	mov	r2, r3
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003fa8:	bf00      	nop
 8003faa:	371c      	adds	r7, #28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b087      	sub	sp, #28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	3360      	adds	r3, #96	@ 0x60
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	4413      	add	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003fde:	bf00      	nop
 8003fe0:	371c      	adds	r7, #28
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
 8003ff2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	695b      	ldr	r3, [r3, #20]
 8003ff8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	615a      	str	r2, [r3, #20]
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004024:	2301      	movs	r3, #1
 8004026:	e000      	b.n	800402a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004036:	b480      	push	{r7}
 8004038:	b087      	sub	sp, #28
 800403a:	af00      	add	r7, sp, #0
 800403c:	60f8      	str	r0, [r7, #12]
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	3330      	adds	r3, #48	@ 0x30
 8004046:	461a      	mov	r2, r3
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	0a1b      	lsrs	r3, r3, #8
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	f003 030c 	and.w	r3, r3, #12
 8004052:	4413      	add	r3, r2
 8004054:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	f003 031f 	and.w	r3, r3, #31
 8004060:	211f      	movs	r1, #31
 8004062:	fa01 f303 	lsl.w	r3, r1, r3
 8004066:	43db      	mvns	r3, r3
 8004068:	401a      	ands	r2, r3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	0e9b      	lsrs	r3, r3, #26
 800406e:	f003 011f 	and.w	r1, r3, #31
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f003 031f 	and.w	r3, r3, #31
 8004078:	fa01 f303 	lsl.w	r3, r1, r3
 800407c:	431a      	orrs	r2, r3
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004082:	bf00      	nop
 8004084:	371c      	adds	r7, #28
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800408e:	b480      	push	{r7}
 8004090:	b087      	sub	sp, #28
 8004092:	af00      	add	r7, sp, #0
 8004094:	60f8      	str	r0, [r7, #12]
 8004096:	60b9      	str	r1, [r7, #8]
 8004098:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	3314      	adds	r3, #20
 800409e:	461a      	mov	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	0e5b      	lsrs	r3, r3, #25
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	f003 0304 	and.w	r3, r3, #4
 80040aa:	4413      	add	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	0d1b      	lsrs	r3, r3, #20
 80040b6:	f003 031f 	and.w	r3, r3, #31
 80040ba:	2107      	movs	r1, #7
 80040bc:	fa01 f303 	lsl.w	r3, r1, r3
 80040c0:	43db      	mvns	r3, r3
 80040c2:	401a      	ands	r2, r3
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	0d1b      	lsrs	r3, r3, #20
 80040c8:	f003 031f 	and.w	r3, r3, #31
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	fa01 f303 	lsl.w	r3, r1, r3
 80040d2:	431a      	orrs	r2, r3
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80040d8:	bf00      	nop
 80040da:	371c      	adds	r7, #28
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040fc:	43db      	mvns	r3, r3
 80040fe:	401a      	ands	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f003 0318 	and.w	r3, r3, #24
 8004106:	4908      	ldr	r1, [pc, #32]	@ (8004128 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004108:	40d9      	lsrs	r1, r3
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	400b      	ands	r3, r1
 800410e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004112:	431a      	orrs	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800411a:	bf00      	nop
 800411c:	3714      	adds	r7, #20
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	0007ffff 	.word	0x0007ffff

0800412c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 031f 	and.w	r3, r3, #31
}
 800413c:	4618      	mov	r0, r3
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004158:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6093      	str	r3, [r2, #8]
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800417c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004180:	d101      	bne.n	8004186 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80041a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041d0:	d101      	bne.n	80041d6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80041f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041f8:	f043 0201 	orr.w	r2, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	2b01      	cmp	r3, #1
 800421e:	d101      	bne.n	8004224 <LL_ADC_IsEnabled+0x18>
 8004220:	2301      	movs	r3, #1
 8004222:	e000      	b.n	8004226 <LL_ADC_IsEnabled+0x1a>
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004242:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004246:	f043 0204 	orr.w	r2, r3, #4
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr

0800425a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800425a:	b480      	push	{r7}
 800425c:	b083      	sub	sp, #12
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 0304 	and.w	r3, r3, #4
 800426a:	2b04      	cmp	r3, #4
 800426c:	d101      	bne.n	8004272 <LL_ADC_REG_IsConversionOngoing+0x18>
 800426e:	2301      	movs	r3, #1
 8004270:	e000      	b.n	8004274 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f003 0308 	and.w	r3, r3, #8
 8004290:	2b08      	cmp	r3, #8
 8004292:	d101      	bne.n	8004298 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004294:	2301      	movs	r3, #1
 8004296:	e000      	b.n	800429a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
	...

080042a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80042a8:	b590      	push	{r4, r7, lr}
 80042aa:	b089      	sub	sp, #36	@ 0x24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80042b4:	2300      	movs	r3, #0
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e1a9      	b.n	8004616 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d109      	bne.n	80042e4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7fd fdbd 	bl	8001e50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff ff3f 	bl	800416c <LL_ADC_IsDeepPowerDownEnabled>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d004      	beq.n	80042fe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff ff25 	bl	8004148 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f7ff ff5a 	bl	80041bc <LL_ADC_IsInternalRegulatorEnabled>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d115      	bne.n	800433a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff ff3e 	bl	8004194 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004318:	4b9c      	ldr	r3, [pc, #624]	@ (800458c <HAL_ADC_Init+0x2e4>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	099b      	lsrs	r3, r3, #6
 800431e:	4a9c      	ldr	r2, [pc, #624]	@ (8004590 <HAL_ADC_Init+0x2e8>)
 8004320:	fba2 2303 	umull	r2, r3, r2, r3
 8004324:	099b      	lsrs	r3, r3, #6
 8004326:	3301      	adds	r3, #1
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800432c:	e002      	b.n	8004334 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3b01      	subs	r3, #1
 8004332:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1f9      	bne.n	800432e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff ff3c 	bl	80041bc <LL_ADC_IsInternalRegulatorEnabled>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10d      	bne.n	8004366 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800434e:	f043 0210 	orr.w	r2, r3, #16
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800435a:	f043 0201 	orr.w	r2, r3, #1
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff ff75 	bl	800425a <LL_ADC_REG_IsConversionOngoing>
 8004370:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	2b00      	cmp	r3, #0
 800437c:	f040 8142 	bne.w	8004604 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	2b00      	cmp	r3, #0
 8004384:	f040 813e 	bne.w	8004604 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004390:	f043 0202 	orr.w	r2, r3, #2
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4618      	mov	r0, r3
 800439e:	f7ff ff35 	bl	800420c <LL_ADC_IsEnabled>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d141      	bne.n	800442c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043b0:	d004      	beq.n	80043bc <HAL_ADC_Init+0x114>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a77      	ldr	r2, [pc, #476]	@ (8004594 <HAL_ADC_Init+0x2ec>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d10f      	bne.n	80043dc <HAL_ADC_Init+0x134>
 80043bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80043c0:	f7ff ff24 	bl	800420c <LL_ADC_IsEnabled>
 80043c4:	4604      	mov	r4, r0
 80043c6:	4873      	ldr	r0, [pc, #460]	@ (8004594 <HAL_ADC_Init+0x2ec>)
 80043c8:	f7ff ff20 	bl	800420c <LL_ADC_IsEnabled>
 80043cc:	4603      	mov	r3, r0
 80043ce:	4323      	orrs	r3, r4
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	bf0c      	ite	eq
 80043d4:	2301      	moveq	r3, #1
 80043d6:	2300      	movne	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	e012      	b.n	8004402 <HAL_ADC_Init+0x15a>
 80043dc:	486e      	ldr	r0, [pc, #440]	@ (8004598 <HAL_ADC_Init+0x2f0>)
 80043de:	f7ff ff15 	bl	800420c <LL_ADC_IsEnabled>
 80043e2:	4604      	mov	r4, r0
 80043e4:	486d      	ldr	r0, [pc, #436]	@ (800459c <HAL_ADC_Init+0x2f4>)
 80043e6:	f7ff ff11 	bl	800420c <LL_ADC_IsEnabled>
 80043ea:	4603      	mov	r3, r0
 80043ec:	431c      	orrs	r4, r3
 80043ee:	486c      	ldr	r0, [pc, #432]	@ (80045a0 <HAL_ADC_Init+0x2f8>)
 80043f0:	f7ff ff0c 	bl	800420c <LL_ADC_IsEnabled>
 80043f4:	4603      	mov	r3, r0
 80043f6:	4323      	orrs	r3, r4
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	bf0c      	ite	eq
 80043fc:	2301      	moveq	r3, #1
 80043fe:	2300      	movne	r3, #0
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d012      	beq.n	800442c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800440e:	d004      	beq.n	800441a <HAL_ADC_Init+0x172>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a5f      	ldr	r2, [pc, #380]	@ (8004594 <HAL_ADC_Init+0x2ec>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d101      	bne.n	800441e <HAL_ADC_Init+0x176>
 800441a:	4a62      	ldr	r2, [pc, #392]	@ (80045a4 <HAL_ADC_Init+0x2fc>)
 800441c:	e000      	b.n	8004420 <HAL_ADC_Init+0x178>
 800441e:	4a62      	ldr	r2, [pc, #392]	@ (80045a8 <HAL_ADC_Init+0x300>)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4619      	mov	r1, r3
 8004426:	4610      	mov	r0, r2
 8004428:	f7ff fd20 	bl	8003e6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	7f5b      	ldrb	r3, [r3, #29]
 8004430:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004436:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800443c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004442:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800444a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004456:	2b01      	cmp	r3, #1
 8004458:	d106      	bne.n	8004468 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445e:	3b01      	subs	r3, #1
 8004460:	045b      	lsls	r3, r3, #17
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4313      	orrs	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800446c:	2b00      	cmp	r3, #0
 800446e:	d009      	beq.n	8004484 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004474:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	4b48      	ldr	r3, [pc, #288]	@ (80045ac <HAL_ADC_Init+0x304>)
 800448c:	4013      	ands	r3, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6812      	ldr	r2, [r2, #0]
 8004492:	69b9      	ldr	r1, [r7, #24]
 8004494:	430b      	orrs	r3, r1
 8004496:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff fee4 	bl	8004280 <LL_ADC_INJ_IsConversionOngoing>
 80044b8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d17f      	bne.n	80045c0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d17c      	bne.n	80045c0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80044ca:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80044d2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80044d4:	4313      	orrs	r3, r2
 80044d6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044e2:	f023 0302 	bic.w	r3, r3, #2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6812      	ldr	r2, [r2, #0]
 80044ea:	69b9      	ldr	r1, [r7, #24]
 80044ec:	430b      	orrs	r3, r1
 80044ee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d017      	beq.n	8004528 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	691a      	ldr	r2, [r3, #16]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004506:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004510:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004514:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	6911      	ldr	r1, [r2, #16]
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6812      	ldr	r2, [r2, #0]
 8004520:	430b      	orrs	r3, r1
 8004522:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004526:	e013      	b.n	8004550 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	691a      	ldr	r2, [r3, #16]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004536:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	6812      	ldr	r2, [r2, #0]
 8004544:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004548:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800454c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004556:	2b01      	cmp	r3, #1
 8004558:	d12a      	bne.n	80045b0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004564:	f023 0304 	bic.w	r3, r3, #4
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004570:	4311      	orrs	r1, r2
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004576:	4311      	orrs	r1, r2
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800457c:	430a      	orrs	r2, r1
 800457e:	431a      	orrs	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f042 0201 	orr.w	r2, r2, #1
 8004588:	611a      	str	r2, [r3, #16]
 800458a:	e019      	b.n	80045c0 <HAL_ADC_Init+0x318>
 800458c:	20000004 	.word	0x20000004
 8004590:	053e2d63 	.word	0x053e2d63
 8004594:	50000100 	.word	0x50000100
 8004598:	50000400 	.word	0x50000400
 800459c:	50000500 	.word	0x50000500
 80045a0:	50000600 	.word	0x50000600
 80045a4:	50000300 	.word	0x50000300
 80045a8:	50000700 	.word	0x50000700
 80045ac:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	691a      	ldr	r2, [r3, #16]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0201 	bic.w	r2, r2, #1
 80045be:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d10c      	bne.n	80045e2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ce:	f023 010f 	bic.w	r1, r3, #15
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	1e5a      	subs	r2, r3, #1
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	631a      	str	r2, [r3, #48]	@ 0x30
 80045e0:	e007      	b.n	80045f2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 020f 	bic.w	r2, r2, #15
 80045f0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045f6:	f023 0303 	bic.w	r3, r3, #3
 80045fa:	f043 0201 	orr.w	r2, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004602:	e007      	b.n	8004614 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004608:	f043 0210 	orr.w	r2, r3, #16
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004614:	7ffb      	ldrb	r3, [r7, #31]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3724      	adds	r7, #36	@ 0x24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd90      	pop	{r4, r7, pc}
 800461e:	bf00      	nop

08004620 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004634:	d004      	beq.n	8004640 <HAL_ADC_Start_DMA+0x20>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a5a      	ldr	r2, [pc, #360]	@ (80047a4 <HAL_ADC_Start_DMA+0x184>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d101      	bne.n	8004644 <HAL_ADC_Start_DMA+0x24>
 8004640:	4b59      	ldr	r3, [pc, #356]	@ (80047a8 <HAL_ADC_Start_DMA+0x188>)
 8004642:	e000      	b.n	8004646 <HAL_ADC_Start_DMA+0x26>
 8004644:	4b59      	ldr	r3, [pc, #356]	@ (80047ac <HAL_ADC_Start_DMA+0x18c>)
 8004646:	4618      	mov	r0, r3
 8004648:	f7ff fd70 	bl	800412c <LL_ADC_GetMultimode>
 800464c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f7ff fe01 	bl	800425a <LL_ADC_REG_IsConversionOngoing>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	f040 809b 	bne.w	8004796 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_ADC_Start_DMA+0x4e>
 800466a:	2302      	movs	r3, #2
 800466c:	e096      	b.n	800479c <HAL_ADC_Start_DMA+0x17c>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a4d      	ldr	r2, [pc, #308]	@ (80047b0 <HAL_ADC_Start_DMA+0x190>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d008      	beq.n	8004692 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	2b05      	cmp	r3, #5
 800468a:	d002      	beq.n	8004692 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	2b09      	cmp	r3, #9
 8004690:	d17a      	bne.n	8004788 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 fcf6 	bl	8005084 <ADC_Enable>
 8004698:	4603      	mov	r3, r0
 800469a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800469c:	7dfb      	ldrb	r3, [r7, #23]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d16d      	bne.n	800477e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80046aa:	f023 0301 	bic.w	r3, r3, #1
 80046ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a3a      	ldr	r2, [pc, #232]	@ (80047a4 <HAL_ADC_Start_DMA+0x184>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d009      	beq.n	80046d4 <HAL_ADC_Start_DMA+0xb4>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a3b      	ldr	r2, [pc, #236]	@ (80047b4 <HAL_ADC_Start_DMA+0x194>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d002      	beq.n	80046d0 <HAL_ADC_Start_DMA+0xb0>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	e003      	b.n	80046d8 <HAL_ADC_Start_DMA+0xb8>
 80046d0:	4b39      	ldr	r3, [pc, #228]	@ (80047b8 <HAL_ADC_Start_DMA+0x198>)
 80046d2:	e001      	b.n	80046d8 <HAL_ADC_Start_DMA+0xb8>
 80046d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	4293      	cmp	r3, r2
 80046de:	d002      	beq.n	80046e6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d105      	bne.n	80046f2 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ea:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d006      	beq.n	800470c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004702:	f023 0206 	bic.w	r2, r3, #6
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	661a      	str	r2, [r3, #96]	@ 0x60
 800470a:	e002      	b.n	8004712 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004716:	4a29      	ldr	r2, [pc, #164]	@ (80047bc <HAL_ADC_Start_DMA+0x19c>)
 8004718:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800471e:	4a28      	ldr	r2, [pc, #160]	@ (80047c0 <HAL_ADC_Start_DMA+0x1a0>)
 8004720:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004726:	4a27      	ldr	r2, [pc, #156]	@ (80047c4 <HAL_ADC_Start_DMA+0x1a4>)
 8004728:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	221c      	movs	r2, #28
 8004730:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f042 0210 	orr.w	r2, r2, #16
 8004748:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	68da      	ldr	r2, [r3, #12]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f042 0201 	orr.w	r2, r2, #1
 8004758:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	3340      	adds	r3, #64	@ 0x40
 8004764:	4619      	mov	r1, r3
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f001 f89b 	bl	80058a4 <HAL_DMA_Start_IT>
 800476e:	4603      	mov	r3, r0
 8004770:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff fd5b 	bl	8004232 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800477c:	e00d      	b.n	800479a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004786:	e008      	b.n	800479a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004794:	e001      	b.n	800479a <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004796:	2302      	movs	r3, #2
 8004798:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800479a:	7dfb      	ldrb	r3, [r7, #23]
}
 800479c:	4618      	mov	r0, r3
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	50000100 	.word	0x50000100
 80047a8:	50000300 	.word	0x50000300
 80047ac:	50000700 	.word	0x50000700
 80047b0:	50000600 	.word	0x50000600
 80047b4:	50000500 	.word	0x50000500
 80047b8:	50000400 	.word	0x50000400
 80047bc:	080051b1 	.word	0x080051b1
 80047c0:	08005289 	.word	0x08005289
 80047c4:	080052a5 	.word	0x080052a5

080047c8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b0b6      	sub	sp, #216	@ 0xd8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800480e:	2300      	movs	r3, #0
 8004810:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004814:	2300      	movs	r3, #0
 8004816:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800481e:	2b01      	cmp	r3, #1
 8004820:	d102      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x24>
 8004822:	2302      	movs	r3, #2
 8004824:	f000 bc13 	b.w	800504e <HAL_ADC_ConfigChannel+0x84a>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4618      	mov	r0, r3
 8004836:	f7ff fd10 	bl	800425a <LL_ADC_REG_IsConversionOngoing>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	f040 83f3 	bne.w	8005028 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6859      	ldr	r1, [r3, #4]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	461a      	mov	r2, r3
 8004850:	f7ff fbf1 	bl	8004036 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	f7ff fcfe 	bl	800425a <LL_ADC_REG_IsConversionOngoing>
 800485e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f7ff fd0a 	bl	8004280 <LL_ADC_INJ_IsConversionOngoing>
 800486c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004870:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004874:	2b00      	cmp	r3, #0
 8004876:	f040 81d9 	bne.w	8004c2c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800487a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800487e:	2b00      	cmp	r3, #0
 8004880:	f040 81d4 	bne.w	8004c2c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800488c:	d10f      	bne.n	80048ae <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6818      	ldr	r0, [r3, #0]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2200      	movs	r2, #0
 8004898:	4619      	mov	r1, r3
 800489a:	f7ff fbf8 	bl	800408e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7ff fb9f 	bl	8003fea <LL_ADC_SetSamplingTimeCommonConfig>
 80048ac:	e00e      	b.n	80048cc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6818      	ldr	r0, [r3, #0]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	6819      	ldr	r1, [r3, #0]
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	461a      	mov	r2, r3
 80048bc:	f7ff fbe7 	bl	800408e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2100      	movs	r1, #0
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7ff fb8f 	bl	8003fea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	695a      	ldr	r2, [r3, #20]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	08db      	lsrs	r3, r3, #3
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	2b04      	cmp	r3, #4
 80048ec:	d022      	beq.n	8004934 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6818      	ldr	r0, [r3, #0]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	6919      	ldr	r1, [r3, #16]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80048fe:	f7ff fae9 	bl	8003ed4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6818      	ldr	r0, [r3, #0]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6919      	ldr	r1, [r3, #16]
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	461a      	mov	r2, r3
 8004910:	f7ff fb35 	bl	8003f7e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6818      	ldr	r0, [r3, #0]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004920:	2b01      	cmp	r3, #1
 8004922:	d102      	bne.n	800492a <HAL_ADC_ConfigChannel+0x126>
 8004924:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004928:	e000      	b.n	800492c <HAL_ADC_ConfigChannel+0x128>
 800492a:	2300      	movs	r3, #0
 800492c:	461a      	mov	r2, r3
 800492e:	f7ff fb41 	bl	8003fb4 <LL_ADC_SetOffsetSaturation>
 8004932:	e17b      	b.n	8004c2c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2100      	movs	r1, #0
 800493a:	4618      	mov	r0, r3
 800493c:	f7ff faee 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004940:	4603      	mov	r3, r0
 8004942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10a      	bne.n	8004960 <HAL_ADC_ConfigChannel+0x15c>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2100      	movs	r1, #0
 8004950:	4618      	mov	r0, r3
 8004952:	f7ff fae3 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004956:	4603      	mov	r3, r0
 8004958:	0e9b      	lsrs	r3, r3, #26
 800495a:	f003 021f 	and.w	r2, r3, #31
 800495e:	e01e      	b.n	800499e <HAL_ADC_ConfigChannel+0x19a>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2100      	movs	r1, #0
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff fad8 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 800496c:	4603      	mov	r3, r0
 800496e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004972:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004976:	fa93 f3a3 	rbit	r3, r3
 800497a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800497e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004982:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004986:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800498e:	2320      	movs	r3, #32
 8004990:	e004      	b.n	800499c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004992:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004996:	fab3 f383 	clz	r3, r3
 800499a:	b2db      	uxtb	r3, r3
 800499c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d105      	bne.n	80049b6 <HAL_ADC_ConfigChannel+0x1b2>
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	0e9b      	lsrs	r3, r3, #26
 80049b0:	f003 031f 	and.w	r3, r3, #31
 80049b4:	e018      	b.n	80049e8 <HAL_ADC_ConfigChannel+0x1e4>
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80049c2:	fa93 f3a3 	rbit	r3, r3
 80049c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80049ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80049d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80049da:	2320      	movs	r3, #32
 80049dc:	e004      	b.n	80049e8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80049de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80049e2:	fab3 f383 	clz	r3, r3
 80049e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d106      	bne.n	80049fa <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2200      	movs	r2, #0
 80049f2:	2100      	movs	r1, #0
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff faa7 	bl	8003f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2101      	movs	r1, #1
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7ff fa8b 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004a06:	4603      	mov	r3, r0
 8004a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10a      	bne.n	8004a26 <HAL_ADC_ConfigChannel+0x222>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2101      	movs	r1, #1
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7ff fa80 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	0e9b      	lsrs	r3, r3, #26
 8004a20:	f003 021f 	and.w	r2, r3, #31
 8004a24:	e01e      	b.n	8004a64 <HAL_ADC_ConfigChannel+0x260>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff fa75 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004a32:	4603      	mov	r3, r0
 8004a34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004a3c:	fa93 f3a3 	rbit	r3, r3
 8004a40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004a44:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004a4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004a54:	2320      	movs	r3, #32
 8004a56:	e004      	b.n	8004a62 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004a58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a5c:	fab3 f383 	clz	r3, r3
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d105      	bne.n	8004a7c <HAL_ADC_ConfigChannel+0x278>
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	0e9b      	lsrs	r3, r3, #26
 8004a76:	f003 031f 	and.w	r3, r3, #31
 8004a7a:	e018      	b.n	8004aae <HAL_ADC_ConfigChannel+0x2aa>
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a88:	fa93 f3a3 	rbit	r3, r3
 8004a8c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004a90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004a98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d101      	bne.n	8004aa4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004aa0:	2320      	movs	r3, #32
 8004aa2:	e004      	b.n	8004aae <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004aa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004aa8:	fab3 f383 	clz	r3, r3
 8004aac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d106      	bne.n	8004ac0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	2101      	movs	r1, #1
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7ff fa44 	bl	8003f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2102      	movs	r1, #2
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7ff fa28 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004acc:	4603      	mov	r3, r0
 8004ace:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10a      	bne.n	8004aec <HAL_ADC_ConfigChannel+0x2e8>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2102      	movs	r1, #2
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7ff fa1d 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	0e9b      	lsrs	r3, r3, #26
 8004ae6:	f003 021f 	and.w	r2, r3, #31
 8004aea:	e01e      	b.n	8004b2a <HAL_ADC_ConfigChannel+0x326>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2102      	movs	r1, #2
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7ff fa12 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004af8:	4603      	mov	r3, r0
 8004afa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004afe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b02:	fa93 f3a3 	rbit	r3, r3
 8004b06:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004b0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004b12:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004b1a:	2320      	movs	r3, #32
 8004b1c:	e004      	b.n	8004b28 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004b1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b22:	fab3 f383 	clz	r3, r3
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d105      	bne.n	8004b42 <HAL_ADC_ConfigChannel+0x33e>
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	0e9b      	lsrs	r3, r3, #26
 8004b3c:	f003 031f 	and.w	r3, r3, #31
 8004b40:	e016      	b.n	8004b70 <HAL_ADC_ConfigChannel+0x36c>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b4e:	fa93 f3a3 	rbit	r3, r3
 8004b52:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004b54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004b5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004b62:	2320      	movs	r3, #32
 8004b64:	e004      	b.n	8004b70 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004b66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b6a:	fab3 f383 	clz	r3, r3
 8004b6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d106      	bne.n	8004b82 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	2102      	movs	r1, #2
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff f9e3 	bl	8003f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2103      	movs	r1, #3
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff f9c7 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10a      	bne.n	8004bae <HAL_ADC_ConfigChannel+0x3aa>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2103      	movs	r1, #3
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7ff f9bc 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	0e9b      	lsrs	r3, r3, #26
 8004ba8:	f003 021f 	and.w	r2, r3, #31
 8004bac:	e017      	b.n	8004bde <HAL_ADC_ConfigChannel+0x3da>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2103      	movs	r1, #3
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7ff f9b1 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bc0:	fa93 f3a3 	rbit	r3, r3
 8004bc4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004bc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bc8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004bca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d101      	bne.n	8004bd4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004bd0:	2320      	movs	r3, #32
 8004bd2:	e003      	b.n	8004bdc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004bd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bd6:	fab3 f383 	clz	r3, r3
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d105      	bne.n	8004bf6 <HAL_ADC_ConfigChannel+0x3f2>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	0e9b      	lsrs	r3, r3, #26
 8004bf0:	f003 031f 	and.w	r3, r3, #31
 8004bf4:	e011      	b.n	8004c1a <HAL_ADC_ConfigChannel+0x416>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004bfe:	fa93 f3a3 	rbit	r3, r3
 8004c02:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004c04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c06:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004c08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004c0e:	2320      	movs	r3, #32
 8004c10:	e003      	b.n	8004c1a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c14:	fab3 f383 	clz	r3, r3
 8004c18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d106      	bne.n	8004c2c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2200      	movs	r2, #0
 8004c24:	2103      	movs	r1, #3
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff f98e 	bl	8003f48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7ff faeb 	bl	800420c <LL_ADC_IsEnabled>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f040 813d 	bne.w	8004eb8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6818      	ldr	r0, [r3, #0]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	6819      	ldr	r1, [r3, #0]
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	f7ff fa4a 	bl	80040e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	4aa2      	ldr	r2, [pc, #648]	@ (8004ee0 <HAL_ADC_ConfigChannel+0x6dc>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	f040 812e 	bne.w	8004eb8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10b      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x480>
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	0e9b      	lsrs	r3, r3, #26
 8004c72:	3301      	adds	r3, #1
 8004c74:	f003 031f 	and.w	r3, r3, #31
 8004c78:	2b09      	cmp	r3, #9
 8004c7a:	bf94      	ite	ls
 8004c7c:	2301      	movls	r3, #1
 8004c7e:	2300      	movhi	r3, #0
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	e019      	b.n	8004cb8 <HAL_ADC_ConfigChannel+0x4b4>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004c92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c94:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004c96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004c9c:	2320      	movs	r3, #32
 8004c9e:	e003      	b.n	8004ca8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004ca0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ca2:	fab3 f383 	clz	r3, r3
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	3301      	adds	r3, #1
 8004caa:	f003 031f 	and.w	r3, r3, #31
 8004cae:	2b09      	cmp	r3, #9
 8004cb0:	bf94      	ite	ls
 8004cb2:	2301      	movls	r3, #1
 8004cb4:	2300      	movhi	r3, #0
 8004cb6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d079      	beq.n	8004db0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d107      	bne.n	8004cd8 <HAL_ADC_ConfigChannel+0x4d4>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	0e9b      	lsrs	r3, r3, #26
 8004cce:	3301      	adds	r3, #1
 8004cd0:	069b      	lsls	r3, r3, #26
 8004cd2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004cd6:	e015      	b.n	8004d04 <HAL_ADC_ConfigChannel+0x500>
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ce0:	fa93 f3a3 	rbit	r3, r3
 8004ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004ce6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ce8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004cea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d101      	bne.n	8004cf4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004cf0:	2320      	movs	r3, #32
 8004cf2:	e003      	b.n	8004cfc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004cf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cf6:	fab3 f383 	clz	r3, r3
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	069b      	lsls	r3, r3, #26
 8004d00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d109      	bne.n	8004d24 <HAL_ADC_ConfigChannel+0x520>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	0e9b      	lsrs	r3, r3, #26
 8004d16:	3301      	adds	r3, #1
 8004d18:	f003 031f 	and.w	r3, r3, #31
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d22:	e017      	b.n	8004d54 <HAL_ADC_ConfigChannel+0x550>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d2c:	fa93 f3a3 	rbit	r3, r3
 8004d30:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d34:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d101      	bne.n	8004d40 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004d3c:	2320      	movs	r3, #32
 8004d3e:	e003      	b.n	8004d48 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004d40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d42:	fab3 f383 	clz	r3, r3
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	3301      	adds	r3, #1
 8004d4a:	f003 031f 	and.w	r3, r3, #31
 8004d4e:	2101      	movs	r1, #1
 8004d50:	fa01 f303 	lsl.w	r3, r1, r3
 8004d54:	ea42 0103 	orr.w	r1, r2, r3
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10a      	bne.n	8004d7a <HAL_ADC_ConfigChannel+0x576>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	0e9b      	lsrs	r3, r3, #26
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	f003 021f 	and.w	r2, r3, #31
 8004d70:	4613      	mov	r3, r2
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	4413      	add	r3, r2
 8004d76:	051b      	lsls	r3, r3, #20
 8004d78:	e018      	b.n	8004dac <HAL_ADC_ConfigChannel+0x5a8>
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d82:	fa93 f3a3 	rbit	r3, r3
 8004d86:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004d92:	2320      	movs	r3, #32
 8004d94:	e003      	b.n	8004d9e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d98:	fab3 f383 	clz	r3, r3
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	3301      	adds	r3, #1
 8004da0:	f003 021f 	and.w	r2, r3, #31
 8004da4:	4613      	mov	r3, r2
 8004da6:	005b      	lsls	r3, r3, #1
 8004da8:	4413      	add	r3, r2
 8004daa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dac:	430b      	orrs	r3, r1
 8004dae:	e07e      	b.n	8004eae <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d107      	bne.n	8004dcc <HAL_ADC_ConfigChannel+0x5c8>
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	0e9b      	lsrs	r3, r3, #26
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	069b      	lsls	r3, r3, #26
 8004dc6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004dca:	e015      	b.n	8004df8 <HAL_ADC_ConfigChannel+0x5f4>
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd4:	fa93 f3a3 	rbit	r3, r3
 8004dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ddc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d101      	bne.n	8004de8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004de4:	2320      	movs	r3, #32
 8004de6:	e003      	b.n	8004df0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dea:	fab3 f383 	clz	r3, r3
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	3301      	adds	r3, #1
 8004df2:	069b      	lsls	r3, r3, #26
 8004df4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d109      	bne.n	8004e18 <HAL_ADC_ConfigChannel+0x614>
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	0e9b      	lsrs	r3, r3, #26
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	f003 031f 	and.w	r3, r3, #31
 8004e10:	2101      	movs	r1, #1
 8004e12:	fa01 f303 	lsl.w	r3, r1, r3
 8004e16:	e017      	b.n	8004e48 <HAL_ADC_ConfigChannel+0x644>
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1e:	6a3b      	ldr	r3, [r7, #32]
 8004e20:	fa93 f3a3 	rbit	r3, r3
 8004e24:	61fb      	str	r3, [r7, #28]
  return result;
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004e30:	2320      	movs	r3, #32
 8004e32:	e003      	b.n	8004e3c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e36:	fab3 f383 	clz	r3, r3
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	f003 031f 	and.w	r3, r3, #31
 8004e42:	2101      	movs	r1, #1
 8004e44:	fa01 f303 	lsl.w	r3, r1, r3
 8004e48:	ea42 0103 	orr.w	r1, r2, r3
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10d      	bne.n	8004e74 <HAL_ADC_ConfigChannel+0x670>
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	0e9b      	lsrs	r3, r3, #26
 8004e5e:	3301      	adds	r3, #1
 8004e60:	f003 021f 	and.w	r2, r3, #31
 8004e64:	4613      	mov	r3, r2
 8004e66:	005b      	lsls	r3, r3, #1
 8004e68:	4413      	add	r3, r2
 8004e6a:	3b1e      	subs	r3, #30
 8004e6c:	051b      	lsls	r3, r3, #20
 8004e6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004e72:	e01b      	b.n	8004eac <HAL_ADC_ConfigChannel+0x6a8>
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	fa93 f3a3 	rbit	r3, r3
 8004e80:	613b      	str	r3, [r7, #16]
  return result;
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004e8c:	2320      	movs	r3, #32
 8004e8e:	e003      	b.n	8004e98 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	fab3 f383 	clz	r3, r3
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	3301      	adds	r3, #1
 8004e9a:	f003 021f 	and.w	r2, r3, #31
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	005b      	lsls	r3, r3, #1
 8004ea2:	4413      	add	r3, r2
 8004ea4:	3b1e      	subs	r3, #30
 8004ea6:	051b      	lsls	r3, r3, #20
 8004ea8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004eac:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	f7ff f8eb 	bl	800408e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	4b09      	ldr	r3, [pc, #36]	@ (8004ee4 <HAL_ADC_ConfigChannel+0x6e0>)
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	f000 80be 	beq.w	8005042 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ece:	d004      	beq.n	8004eda <HAL_ADC_ConfigChannel+0x6d6>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a04      	ldr	r2, [pc, #16]	@ (8004ee8 <HAL_ADC_ConfigChannel+0x6e4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d10a      	bne.n	8004ef0 <HAL_ADC_ConfigChannel+0x6ec>
 8004eda:	4b04      	ldr	r3, [pc, #16]	@ (8004eec <HAL_ADC_ConfigChannel+0x6e8>)
 8004edc:	e009      	b.n	8004ef2 <HAL_ADC_ConfigChannel+0x6ee>
 8004ede:	bf00      	nop
 8004ee0:	407f0000 	.word	0x407f0000
 8004ee4:	80080000 	.word	0x80080000
 8004ee8:	50000100 	.word	0x50000100
 8004eec:	50000300 	.word	0x50000300
 8004ef0:	4b59      	ldr	r3, [pc, #356]	@ (8005058 <HAL_ADC_ConfigChannel+0x854>)
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fe ffe0 	bl	8003eb8 <LL_ADC_GetCommonPathInternalCh>
 8004ef8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a56      	ldr	r2, [pc, #344]	@ (800505c <HAL_ADC_ConfigChannel+0x858>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d004      	beq.n	8004f10 <HAL_ADC_ConfigChannel+0x70c>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a55      	ldr	r2, [pc, #340]	@ (8005060 <HAL_ADC_ConfigChannel+0x85c>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d13a      	bne.n	8004f86 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d134      	bne.n	8004f86 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f24:	d005      	beq.n	8004f32 <HAL_ADC_ConfigChannel+0x72e>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a4e      	ldr	r2, [pc, #312]	@ (8005064 <HAL_ADC_ConfigChannel+0x860>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	f040 8085 	bne.w	800503c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f3a:	d004      	beq.n	8004f46 <HAL_ADC_ConfigChannel+0x742>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a49      	ldr	r2, [pc, #292]	@ (8005068 <HAL_ADC_ConfigChannel+0x864>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d101      	bne.n	8004f4a <HAL_ADC_ConfigChannel+0x746>
 8004f46:	4a49      	ldr	r2, [pc, #292]	@ (800506c <HAL_ADC_ConfigChannel+0x868>)
 8004f48:	e000      	b.n	8004f4c <HAL_ADC_ConfigChannel+0x748>
 8004f4a:	4a43      	ldr	r2, [pc, #268]	@ (8005058 <HAL_ADC_ConfigChannel+0x854>)
 8004f4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f50:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f54:	4619      	mov	r1, r3
 8004f56:	4610      	mov	r0, r2
 8004f58:	f7fe ff9b 	bl	8003e92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f5c:	4b44      	ldr	r3, [pc, #272]	@ (8005070 <HAL_ADC_ConfigChannel+0x86c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	099b      	lsrs	r3, r3, #6
 8004f62:	4a44      	ldr	r2, [pc, #272]	@ (8005074 <HAL_ADC_ConfigChannel+0x870>)
 8004f64:	fba2 2303 	umull	r2, r3, r2, r3
 8004f68:	099b      	lsrs	r3, r3, #6
 8004f6a:	1c5a      	adds	r2, r3, #1
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	4413      	add	r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004f76:	e002      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1f9      	bne.n	8004f78 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f84:	e05a      	b.n	800503c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a3b      	ldr	r2, [pc, #236]	@ (8005078 <HAL_ADC_ConfigChannel+0x874>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d125      	bne.n	8004fdc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004f90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d11f      	bne.n	8004fdc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a31      	ldr	r2, [pc, #196]	@ (8005068 <HAL_ADC_ConfigChannel+0x864>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d104      	bne.n	8004fb0 <HAL_ADC_ConfigChannel+0x7ac>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a34      	ldr	r2, [pc, #208]	@ (800507c <HAL_ADC_ConfigChannel+0x878>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d047      	beq.n	8005040 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fb8:	d004      	beq.n	8004fc4 <HAL_ADC_ConfigChannel+0x7c0>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a2a      	ldr	r2, [pc, #168]	@ (8005068 <HAL_ADC_ConfigChannel+0x864>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d101      	bne.n	8004fc8 <HAL_ADC_ConfigChannel+0x7c4>
 8004fc4:	4a29      	ldr	r2, [pc, #164]	@ (800506c <HAL_ADC_ConfigChannel+0x868>)
 8004fc6:	e000      	b.n	8004fca <HAL_ADC_ConfigChannel+0x7c6>
 8004fc8:	4a23      	ldr	r2, [pc, #140]	@ (8005058 <HAL_ADC_ConfigChannel+0x854>)
 8004fca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4610      	mov	r0, r2
 8004fd6:	f7fe ff5c 	bl	8003e92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fda:	e031      	b.n	8005040 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a27      	ldr	r2, [pc, #156]	@ (8005080 <HAL_ADC_ConfigChannel+0x87c>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d12d      	bne.n	8005042 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004fe6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d127      	bne.n	8005042 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8005068 <HAL_ADC_ConfigChannel+0x864>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d022      	beq.n	8005042 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005004:	d004      	beq.n	8005010 <HAL_ADC_ConfigChannel+0x80c>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a17      	ldr	r2, [pc, #92]	@ (8005068 <HAL_ADC_ConfigChannel+0x864>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d101      	bne.n	8005014 <HAL_ADC_ConfigChannel+0x810>
 8005010:	4a16      	ldr	r2, [pc, #88]	@ (800506c <HAL_ADC_ConfigChannel+0x868>)
 8005012:	e000      	b.n	8005016 <HAL_ADC_ConfigChannel+0x812>
 8005014:	4a10      	ldr	r2, [pc, #64]	@ (8005058 <HAL_ADC_ConfigChannel+0x854>)
 8005016:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800501a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800501e:	4619      	mov	r1, r3
 8005020:	4610      	mov	r0, r2
 8005022:	f7fe ff36 	bl	8003e92 <LL_ADC_SetCommonPathInternalCh>
 8005026:	e00c      	b.n	8005042 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800502c:	f043 0220 	orr.w	r2, r3, #32
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800503a:	e002      	b.n	8005042 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800503c:	bf00      	nop
 800503e:	e000      	b.n	8005042 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005040:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800504a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800504e:	4618      	mov	r0, r3
 8005050:	37d8      	adds	r7, #216	@ 0xd8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	50000700 	.word	0x50000700
 800505c:	c3210000 	.word	0xc3210000
 8005060:	90c00010 	.word	0x90c00010
 8005064:	50000600 	.word	0x50000600
 8005068:	50000100 	.word	0x50000100
 800506c:	50000300 	.word	0x50000300
 8005070:	20000004 	.word	0x20000004
 8005074:	053e2d63 	.word	0x053e2d63
 8005078:	c7520000 	.word	0xc7520000
 800507c:	50000500 	.word	0x50000500
 8005080:	cb840000 	.word	0xcb840000

08005084 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800508c:	2300      	movs	r3, #0
 800508e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4618      	mov	r0, r3
 8005096:	f7ff f8b9 	bl	800420c <LL_ADC_IsEnabled>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d176      	bne.n	800518e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	4b3c      	ldr	r3, [pc, #240]	@ (8005198 <ADC_Enable+0x114>)
 80050a8:	4013      	ands	r3, r2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00d      	beq.n	80050ca <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b2:	f043 0210 	orr.w	r2, r3, #16
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050be:	f043 0201 	orr.w	r2, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e062      	b.n	8005190 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7ff f888 	bl	80041e4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050dc:	d004      	beq.n	80050e8 <ADC_Enable+0x64>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a2e      	ldr	r2, [pc, #184]	@ (800519c <ADC_Enable+0x118>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d101      	bne.n	80050ec <ADC_Enable+0x68>
 80050e8:	4b2d      	ldr	r3, [pc, #180]	@ (80051a0 <ADC_Enable+0x11c>)
 80050ea:	e000      	b.n	80050ee <ADC_Enable+0x6a>
 80050ec:	4b2d      	ldr	r3, [pc, #180]	@ (80051a4 <ADC_Enable+0x120>)
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7fe fee2 	bl	8003eb8 <LL_ADC_GetCommonPathInternalCh>
 80050f4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80050f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d013      	beq.n	8005126 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050fe:	4b2a      	ldr	r3, [pc, #168]	@ (80051a8 <ADC_Enable+0x124>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	099b      	lsrs	r3, r3, #6
 8005104:	4a29      	ldr	r2, [pc, #164]	@ (80051ac <ADC_Enable+0x128>)
 8005106:	fba2 2303 	umull	r2, r3, r2, r3
 800510a:	099b      	lsrs	r3, r3, #6
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	4613      	mov	r3, r2
 8005110:	005b      	lsls	r3, r3, #1
 8005112:	4413      	add	r3, r2
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005118:	e002      	b.n	8005120 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	3b01      	subs	r3, #1
 800511e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1f9      	bne.n	800511a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005126:	f7fe fe95 	bl	8003e54 <HAL_GetTick>
 800512a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800512c:	e028      	b.n	8005180 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f7ff f86a 	bl	800420c <LL_ADC_IsEnabled>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d104      	bne.n	8005148 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4618      	mov	r0, r3
 8005144:	f7ff f84e 	bl	80041e4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005148:	f7fe fe84 	bl	8003e54 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d914      	bls.n	8005180 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0301 	and.w	r3, r3, #1
 8005160:	2b01      	cmp	r3, #1
 8005162:	d00d      	beq.n	8005180 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005168:	f043 0210 	orr.w	r2, r3, #16
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005174:	f043 0201 	orr.w	r2, r3, #1
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e007      	b.n	8005190 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b01      	cmp	r3, #1
 800518c:	d1cf      	bne.n	800512e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	8000003f 	.word	0x8000003f
 800519c:	50000100 	.word	0x50000100
 80051a0:	50000300 	.word	0x50000300
 80051a4:	50000700 	.word	0x50000700
 80051a8:	20000004 	.word	0x20000004
 80051ac:	053e2d63 	.word	0x053e2d63

080051b0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051c2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d14b      	bne.n	8005262 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ce:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0308 	and.w	r3, r3, #8
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d021      	beq.n	8005228 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4618      	mov	r0, r3
 80051ea:	f7fe ff11 	bl	8004010 <LL_ADC_REG_IsTriggerSourceSWStart>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d032      	beq.n	800525a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d12b      	bne.n	800525a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005206:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005212:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d11f      	bne.n	800525a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800521e:	f043 0201 	orr.w	r2, r3, #1
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005226:	e018      	b.n	800525a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d111      	bne.n	800525a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800523a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005246:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d105      	bne.n	800525a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005252:	f043 0201 	orr.w	r2, r3, #1
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f7ff fab4 	bl	80047c8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005260:	e00e      	b.n	8005280 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005266:	f003 0310 	and.w	r3, r3, #16
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f7ff fabe 	bl	80047f0 <HAL_ADC_ErrorCallback>
}
 8005274:	e004      	b.n	8005280 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800527a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	4798      	blx	r3
}
 8005280:	bf00      	nop
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005294:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f7ff faa0 	bl	80047dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800529c:	bf00      	nop
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052c2:	f043 0204 	orr.w	r2, r3, #4
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f7ff fa90 	bl	80047f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80052d0:	bf00      	nop
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <LL_ADC_IsEnabled>:
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d101      	bne.n	80052f0 <LL_ADC_IsEnabled+0x18>
 80052ec:	2301      	movs	r3, #1
 80052ee:	e000      	b.n	80052f2 <LL_ADC_IsEnabled+0x1a>
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	370c      	adds	r7, #12
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <LL_ADC_REG_IsConversionOngoing>:
{
 80052fe:	b480      	push	{r7}
 8005300:	b083      	sub	sp, #12
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 0304 	and.w	r3, r3, #4
 800530e:	2b04      	cmp	r3, #4
 8005310:	d101      	bne.n	8005316 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005312:	2301      	movs	r3, #1
 8005314:	e000      	b.n	8005318 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005324:	b590      	push	{r4, r7, lr}
 8005326:	b0a1      	sub	sp, #132	@ 0x84
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800532e:	2300      	movs	r3, #0
 8005330:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800533a:	2b01      	cmp	r3, #1
 800533c:	d101      	bne.n	8005342 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800533e:	2302      	movs	r3, #2
 8005340:	e0e7      	b.n	8005512 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800534a:	2300      	movs	r3, #0
 800534c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800534e:	2300      	movs	r3, #0
 8005350:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800535a:	d102      	bne.n	8005362 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800535c:	4b6f      	ldr	r3, [pc, #444]	@ (800551c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800535e:	60bb      	str	r3, [r7, #8]
 8005360:	e009      	b.n	8005376 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a6e      	ldr	r2, [pc, #440]	@ (8005520 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d102      	bne.n	8005372 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800536c:	4b6d      	ldr	r3, [pc, #436]	@ (8005524 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800536e:	60bb      	str	r3, [r7, #8]
 8005370:	e001      	b.n	8005376 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005372:	2300      	movs	r3, #0
 8005374:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10b      	bne.n	8005394 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005380:	f043 0220 	orr.w	r2, r3, #32
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e0be      	b.n	8005512 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff ffb1 	bl	80052fe <LL_ADC_REG_IsConversionOngoing>
 800539c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7ff ffab 	bl	80052fe <LL_ADC_REG_IsConversionOngoing>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f040 80a0 	bne.w	80054f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80053b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f040 809c 	bne.w	80054f0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053c0:	d004      	beq.n	80053cc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a55      	ldr	r2, [pc, #340]	@ (800551c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d101      	bne.n	80053d0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80053cc:	4b56      	ldr	r3, [pc, #344]	@ (8005528 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80053ce:	e000      	b.n	80053d2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80053d0:	4b56      	ldr	r3, [pc, #344]	@ (800552c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80053d2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d04b      	beq.n	8005474 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80053dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	6859      	ldr	r1, [r3, #4]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80053ee:	035b      	lsls	r3, r3, #13
 80053f0:	430b      	orrs	r3, r1
 80053f2:	431a      	orrs	r2, r3
 80053f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053f6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005400:	d004      	beq.n	800540c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a45      	ldr	r2, [pc, #276]	@ (800551c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d10f      	bne.n	800542c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800540c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005410:	f7ff ff62 	bl	80052d8 <LL_ADC_IsEnabled>
 8005414:	4604      	mov	r4, r0
 8005416:	4841      	ldr	r0, [pc, #260]	@ (800551c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005418:	f7ff ff5e 	bl	80052d8 <LL_ADC_IsEnabled>
 800541c:	4603      	mov	r3, r0
 800541e:	4323      	orrs	r3, r4
 8005420:	2b00      	cmp	r3, #0
 8005422:	bf0c      	ite	eq
 8005424:	2301      	moveq	r3, #1
 8005426:	2300      	movne	r3, #0
 8005428:	b2db      	uxtb	r3, r3
 800542a:	e012      	b.n	8005452 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800542c:	483c      	ldr	r0, [pc, #240]	@ (8005520 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800542e:	f7ff ff53 	bl	80052d8 <LL_ADC_IsEnabled>
 8005432:	4604      	mov	r4, r0
 8005434:	483b      	ldr	r0, [pc, #236]	@ (8005524 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005436:	f7ff ff4f 	bl	80052d8 <LL_ADC_IsEnabled>
 800543a:	4603      	mov	r3, r0
 800543c:	431c      	orrs	r4, r3
 800543e:	483c      	ldr	r0, [pc, #240]	@ (8005530 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005440:	f7ff ff4a 	bl	80052d8 <LL_ADC_IsEnabled>
 8005444:	4603      	mov	r3, r0
 8005446:	4323      	orrs	r3, r4
 8005448:	2b00      	cmp	r3, #0
 800544a:	bf0c      	ite	eq
 800544c:	2301      	moveq	r3, #1
 800544e:	2300      	movne	r3, #0
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d056      	beq.n	8005504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005456:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800545e:	f023 030f 	bic.w	r3, r3, #15
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	6811      	ldr	r1, [r2, #0]
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	6892      	ldr	r2, [r2, #8]
 800546a:	430a      	orrs	r2, r1
 800546c:	431a      	orrs	r2, r3
 800546e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005470:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005472:	e047      	b.n	8005504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005474:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800547c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800547e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005488:	d004      	beq.n	8005494 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a23      	ldr	r2, [pc, #140]	@ (800551c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d10f      	bne.n	80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005494:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005498:	f7ff ff1e 	bl	80052d8 <LL_ADC_IsEnabled>
 800549c:	4604      	mov	r4, r0
 800549e:	481f      	ldr	r0, [pc, #124]	@ (800551c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80054a0:	f7ff ff1a 	bl	80052d8 <LL_ADC_IsEnabled>
 80054a4:	4603      	mov	r3, r0
 80054a6:	4323      	orrs	r3, r4
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	bf0c      	ite	eq
 80054ac:	2301      	moveq	r3, #1
 80054ae:	2300      	movne	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	e012      	b.n	80054da <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80054b4:	481a      	ldr	r0, [pc, #104]	@ (8005520 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80054b6:	f7ff ff0f 	bl	80052d8 <LL_ADC_IsEnabled>
 80054ba:	4604      	mov	r4, r0
 80054bc:	4819      	ldr	r0, [pc, #100]	@ (8005524 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80054be:	f7ff ff0b 	bl	80052d8 <LL_ADC_IsEnabled>
 80054c2:	4603      	mov	r3, r0
 80054c4:	431c      	orrs	r4, r3
 80054c6:	481a      	ldr	r0, [pc, #104]	@ (8005530 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80054c8:	f7ff ff06 	bl	80052d8 <LL_ADC_IsEnabled>
 80054cc:	4603      	mov	r3, r0
 80054ce:	4323      	orrs	r3, r4
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	bf0c      	ite	eq
 80054d4:	2301      	moveq	r3, #1
 80054d6:	2300      	movne	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d012      	beq.n	8005504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80054de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80054e6:	f023 030f 	bic.w	r3, r3, #15
 80054ea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80054ec:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80054ee:	e009      	b.n	8005504 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f4:	f043 0220 	orr.w	r2, r3, #32
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005502:	e000      	b.n	8005506 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005504:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800550e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005512:	4618      	mov	r0, r3
 8005514:	3784      	adds	r7, #132	@ 0x84
 8005516:	46bd      	mov	sp, r7
 8005518:	bd90      	pop	{r4, r7, pc}
 800551a:	bf00      	nop
 800551c:	50000100 	.word	0x50000100
 8005520:	50000400 	.word	0x50000400
 8005524:	50000500 	.word	0x50000500
 8005528:	50000300 	.word	0x50000300
 800552c:	50000700 	.word	0x50000700
 8005530:	50000600 	.word	0x50000600

08005534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f003 0307 	and.w	r3, r3, #7
 8005542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005544:	4b0c      	ldr	r3, [pc, #48]	@ (8005578 <__NVIC_SetPriorityGrouping+0x44>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005550:	4013      	ands	r3, r2
 8005552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800555c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005566:	4a04      	ldr	r2, [pc, #16]	@ (8005578 <__NVIC_SetPriorityGrouping+0x44>)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	60d3      	str	r3, [r2, #12]
}
 800556c:	bf00      	nop
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	e000ed00 	.word	0xe000ed00

0800557c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005580:	4b04      	ldr	r3, [pc, #16]	@ (8005594 <__NVIC_GetPriorityGrouping+0x18>)
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	0a1b      	lsrs	r3, r3, #8
 8005586:	f003 0307 	and.w	r3, r3, #7
}
 800558a:	4618      	mov	r0, r3
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr
 8005594:	e000ed00 	.word	0xe000ed00

08005598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	4603      	mov	r3, r0
 80055a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	db0b      	blt.n	80055c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055aa:	79fb      	ldrb	r3, [r7, #7]
 80055ac:	f003 021f 	and.w	r2, r3, #31
 80055b0:	4907      	ldr	r1, [pc, #28]	@ (80055d0 <__NVIC_EnableIRQ+0x38>)
 80055b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055b6:	095b      	lsrs	r3, r3, #5
 80055b8:	2001      	movs	r0, #1
 80055ba:	fa00 f202 	lsl.w	r2, r0, r2
 80055be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80055c2:	bf00      	nop
 80055c4:	370c      	adds	r7, #12
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	e000e100 	.word	0xe000e100

080055d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	4603      	mov	r3, r0
 80055dc:	6039      	str	r1, [r7, #0]
 80055de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	db0a      	blt.n	80055fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	b2da      	uxtb	r2, r3
 80055ec:	490c      	ldr	r1, [pc, #48]	@ (8005620 <__NVIC_SetPriority+0x4c>)
 80055ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f2:	0112      	lsls	r2, r2, #4
 80055f4:	b2d2      	uxtb	r2, r2
 80055f6:	440b      	add	r3, r1
 80055f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055fc:	e00a      	b.n	8005614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	b2da      	uxtb	r2, r3
 8005602:	4908      	ldr	r1, [pc, #32]	@ (8005624 <__NVIC_SetPriority+0x50>)
 8005604:	79fb      	ldrb	r3, [r7, #7]
 8005606:	f003 030f 	and.w	r3, r3, #15
 800560a:	3b04      	subs	r3, #4
 800560c:	0112      	lsls	r2, r2, #4
 800560e:	b2d2      	uxtb	r2, r2
 8005610:	440b      	add	r3, r1
 8005612:	761a      	strb	r2, [r3, #24]
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	e000e100 	.word	0xe000e100
 8005624:	e000ed00 	.word	0xe000ed00

08005628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005628:	b480      	push	{r7}
 800562a:	b089      	sub	sp, #36	@ 0x24
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	f1c3 0307 	rsb	r3, r3, #7
 8005642:	2b04      	cmp	r3, #4
 8005644:	bf28      	it	cs
 8005646:	2304      	movcs	r3, #4
 8005648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	3304      	adds	r3, #4
 800564e:	2b06      	cmp	r3, #6
 8005650:	d902      	bls.n	8005658 <NVIC_EncodePriority+0x30>
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	3b03      	subs	r3, #3
 8005656:	e000      	b.n	800565a <NVIC_EncodePriority+0x32>
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800565c:	f04f 32ff 	mov.w	r2, #4294967295
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	fa02 f303 	lsl.w	r3, r2, r3
 8005666:	43da      	mvns	r2, r3
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	401a      	ands	r2, r3
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005670:	f04f 31ff 	mov.w	r1, #4294967295
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	fa01 f303 	lsl.w	r3, r1, r3
 800567a:	43d9      	mvns	r1, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005680:	4313      	orrs	r3, r2
         );
}
 8005682:	4618      	mov	r0, r3
 8005684:	3724      	adds	r7, #36	@ 0x24
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
	...

08005690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	3b01      	subs	r3, #1
 800569c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056a0:	d301      	bcc.n	80056a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056a2:	2301      	movs	r3, #1
 80056a4:	e00f      	b.n	80056c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056a6:	4a0a      	ldr	r2, [pc, #40]	@ (80056d0 <SysTick_Config+0x40>)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	3b01      	subs	r3, #1
 80056ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056ae:	210f      	movs	r1, #15
 80056b0:	f04f 30ff 	mov.w	r0, #4294967295
 80056b4:	f7ff ff8e 	bl	80055d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056b8:	4b05      	ldr	r3, [pc, #20]	@ (80056d0 <SysTick_Config+0x40>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056be:	4b04      	ldr	r3, [pc, #16]	@ (80056d0 <SysTick_Config+0x40>)
 80056c0:	2207      	movs	r2, #7
 80056c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	e000e010 	.word	0xe000e010

080056d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f7ff ff29 	bl	8005534 <__NVIC_SetPriorityGrouping>
}
 80056e2:	bf00      	nop
 80056e4:	3708      	adds	r7, #8
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b086      	sub	sp, #24
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	4603      	mov	r3, r0
 80056f2:	60b9      	str	r1, [r7, #8]
 80056f4:	607a      	str	r2, [r7, #4]
 80056f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80056f8:	f7ff ff40 	bl	800557c <__NVIC_GetPriorityGrouping>
 80056fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	68b9      	ldr	r1, [r7, #8]
 8005702:	6978      	ldr	r0, [r7, #20]
 8005704:	f7ff ff90 	bl	8005628 <NVIC_EncodePriority>
 8005708:	4602      	mov	r2, r0
 800570a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800570e:	4611      	mov	r1, r2
 8005710:	4618      	mov	r0, r3
 8005712:	f7ff ff5f 	bl	80055d4 <__NVIC_SetPriority>
}
 8005716:	bf00      	nop
 8005718:	3718      	adds	r7, #24
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800571e:	b580      	push	{r7, lr}
 8005720:	b082      	sub	sp, #8
 8005722:	af00      	add	r7, sp, #0
 8005724:	4603      	mov	r3, r0
 8005726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800572c:	4618      	mov	r0, r3
 800572e:	f7ff ff33 	bl	8005598 <__NVIC_EnableIRQ>
}
 8005732:	bf00      	nop
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b082      	sub	sp, #8
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7ff ffa4 	bl	8005690 <SysTick_Config>
 8005748:	4603      	mov	r3, r0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e08d      	b.n	8005882 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	4b47      	ldr	r3, [pc, #284]	@ (800588c <HAL_DMA_Init+0x138>)
 800576e:	429a      	cmp	r2, r3
 8005770:	d80f      	bhi.n	8005792 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	4b45      	ldr	r3, [pc, #276]	@ (8005890 <HAL_DMA_Init+0x13c>)
 800577a:	4413      	add	r3, r2
 800577c:	4a45      	ldr	r2, [pc, #276]	@ (8005894 <HAL_DMA_Init+0x140>)
 800577e:	fba2 2303 	umull	r2, r3, r2, r3
 8005782:	091b      	lsrs	r3, r3, #4
 8005784:	009a      	lsls	r2, r3, #2
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a42      	ldr	r2, [pc, #264]	@ (8005898 <HAL_DMA_Init+0x144>)
 800578e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005790:	e00e      	b.n	80057b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	461a      	mov	r2, r3
 8005798:	4b40      	ldr	r3, [pc, #256]	@ (800589c <HAL_DMA_Init+0x148>)
 800579a:	4413      	add	r3, r2
 800579c:	4a3d      	ldr	r2, [pc, #244]	@ (8005894 <HAL_DMA_Init+0x140>)
 800579e:	fba2 2303 	umull	r2, r3, r2, r3
 80057a2:	091b      	lsrs	r3, r3, #4
 80057a4:	009a      	lsls	r2, r3, #2
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a3c      	ldr	r2, [pc, #240]	@ (80058a0 <HAL_DMA_Init+0x14c>)
 80057ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80057c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80057d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 fa76 	bl	8005cf4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005810:	d102      	bne.n	8005818 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005820:	b2d2      	uxtb	r2, r2
 8005822:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800582c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d010      	beq.n	8005858 <HAL_DMA_Init+0x104>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	2b04      	cmp	r3, #4
 800583c:	d80c      	bhi.n	8005858 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 fa96 	bl	8005d70 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005854:	605a      	str	r2, [r3, #4]
 8005856:	e008      	b.n	800586a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	40020407 	.word	0x40020407
 8005890:	bffdfff8 	.word	0xbffdfff8
 8005894:	cccccccd 	.word	0xcccccccd
 8005898:	40020000 	.word	0x40020000
 800589c:	bffdfbf8 	.word	0xbffdfbf8
 80058a0:	40020400 	.word	0x40020400

080058a4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d101      	bne.n	80058c4 <HAL_DMA_Start_IT+0x20>
 80058c0:	2302      	movs	r3, #2
 80058c2:	e066      	b.n	8005992 <HAL_DMA_Start_IT+0xee>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d155      	bne.n	8005984 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0201 	bic.w	r2, r2, #1
 80058f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	68b9      	ldr	r1, [r7, #8]
 80058fc:	68f8      	ldr	r0, [r7, #12]
 80058fe:	f000 f9bb 	bl	8005c78 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	2b00      	cmp	r3, #0
 8005908:	d008      	beq.n	800591c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f042 020e 	orr.w	r2, r2, #14
 8005918:	601a      	str	r2, [r3, #0]
 800591a:	e00f      	b.n	800593c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f022 0204 	bic.w	r2, r2, #4
 800592a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f042 020a 	orr.w	r2, r2, #10
 800593a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d007      	beq.n	800595a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005954:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005958:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595e:	2b00      	cmp	r3, #0
 8005960:	d007      	beq.n	8005972 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800596c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005970:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f042 0201 	orr.w	r2, r2, #1
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	e005      	b.n	8005990 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800598c:	2302      	movs	r3, #2
 800598e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005990:	7dfb      	ldrb	r3, [r7, #23]
}
 8005992:	4618      	mov	r0, r3
 8005994:	3718      	adds	r7, #24
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800599a:	b480      	push	{r7}
 800599c:	b085      	sub	sp, #20
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059a2:	2300      	movs	r3, #0
 80059a4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d005      	beq.n	80059be <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2204      	movs	r2, #4
 80059b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	73fb      	strb	r3, [r7, #15]
 80059bc:	e037      	b.n	8005a2e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 020e 	bic.w	r2, r2, #14
 80059cc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059dc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0201 	bic.w	r2, r2, #1
 80059ec:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f2:	f003 021f 	and.w	r2, r3, #31
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fa:	2101      	movs	r1, #1
 80059fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005a00:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a0a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00c      	beq.n	8005a2e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a22:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005a2c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3714      	adds	r7, #20
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d00d      	beq.n	8005a80 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2204      	movs	r2, #4
 8005a68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	73fb      	strb	r3, [r7, #15]
 8005a7e:	e047      	b.n	8005b10 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f022 020e 	bic.w	r2, r2, #14
 8005a8e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f022 0201 	bic.w	r2, r2, #1
 8005a9e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aaa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005aae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ab4:	f003 021f 	and.w	r2, r3, #31
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abc:	2101      	movs	r1, #1
 8005abe:	fa01 f202 	lsl.w	r2, r1, r2
 8005ac2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005acc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d00c      	beq.n	8005af0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ae4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005aee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d003      	beq.n	8005b10 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	4798      	blx	r3
    }
  }
  return status;
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b084      	sub	sp, #16
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b36:	f003 031f 	and.w	r3, r3, #31
 8005b3a:	2204      	movs	r2, #4
 8005b3c:	409a      	lsls	r2, r3
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	4013      	ands	r3, r2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d026      	beq.n	8005b94 <HAL_DMA_IRQHandler+0x7a>
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	f003 0304 	and.w	r3, r3, #4
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d021      	beq.n	8005b94 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d107      	bne.n	8005b6e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f022 0204 	bic.w	r2, r2, #4
 8005b6c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b72:	f003 021f 	and.w	r2, r3, #31
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7a:	2104      	movs	r1, #4
 8005b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b80:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d071      	beq.n	8005c6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005b92:	e06c      	b.n	8005c6e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b98:	f003 031f 	and.w	r3, r3, #31
 8005b9c:	2202      	movs	r2, #2
 8005b9e:	409a      	lsls	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d02e      	beq.n	8005c06 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	f003 0302 	and.w	r3, r3, #2
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d029      	beq.n	8005c06 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0320 	and.w	r3, r3, #32
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d10b      	bne.n	8005bd8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f022 020a 	bic.w	r2, r2, #10
 8005bce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bdc:	f003 021f 	and.w	r2, r3, #31
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be4:	2102      	movs	r1, #2
 8005be6:	fa01 f202 	lsl.w	r2, r1, r2
 8005bea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d038      	beq.n	8005c6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005c04:	e033      	b.n	8005c6e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c0a:	f003 031f 	and.w	r3, r3, #31
 8005c0e:	2208      	movs	r2, #8
 8005c10:	409a      	lsls	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	4013      	ands	r3, r2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d02a      	beq.n	8005c70 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	f003 0308 	and.w	r3, r3, #8
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d025      	beq.n	8005c70 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f022 020e 	bic.w	r2, r2, #14
 8005c32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c38:	f003 021f 	and.w	r2, r3, #31
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c40:	2101      	movs	r1, #1
 8005c42:	fa01 f202 	lsl.w	r2, r1, r2
 8005c46:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d004      	beq.n	8005c70 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005c6e:	bf00      	nop
 8005c70:	bf00      	nop
}
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
 8005c84:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005c8e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d004      	beq.n	8005ca2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005ca0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca6:	f003 021f 	and.w	r2, r3, #31
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cae:	2101      	movs	r1, #1
 8005cb0:	fa01 f202 	lsl.w	r2, r1, r2
 8005cb4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	683a      	ldr	r2, [r7, #0]
 8005cbc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	2b10      	cmp	r3, #16
 8005cc4:	d108      	bne.n	8005cd8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68ba      	ldr	r2, [r7, #8]
 8005cd4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005cd6:	e007      	b.n	8005ce8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	60da      	str	r2, [r3, #12]
}
 8005ce8:	bf00      	nop
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b087      	sub	sp, #28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	461a      	mov	r2, r3
 8005d02:	4b16      	ldr	r3, [pc, #88]	@ (8005d5c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d802      	bhi.n	8005d0e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005d08:	4b15      	ldr	r3, [pc, #84]	@ (8005d60 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005d0a:	617b      	str	r3, [r7, #20]
 8005d0c:	e001      	b.n	8005d12 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005d0e:	4b15      	ldr	r3, [pc, #84]	@ (8005d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005d10:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	3b08      	subs	r3, #8
 8005d1e:	4a12      	ldr	r2, [pc, #72]	@ (8005d68 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005d20:	fba2 2303 	umull	r2, r3, r2, r3
 8005d24:	091b      	lsrs	r3, r3, #4
 8005d26:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d2c:	089b      	lsrs	r3, r3, #2
 8005d2e:	009a      	lsls	r2, r3, #2
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	4413      	add	r3, r2
 8005d34:	461a      	mov	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a0b      	ldr	r2, [pc, #44]	@ (8005d6c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005d3e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f003 031f 	and.w	r3, r3, #31
 8005d46:	2201      	movs	r2, #1
 8005d48:	409a      	lsls	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d4e:	bf00      	nop
 8005d50:	371c      	adds	r7, #28
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	40020407 	.word	0x40020407
 8005d60:	40020800 	.word	0x40020800
 8005d64:	40020820 	.word	0x40020820
 8005d68:	cccccccd 	.word	0xcccccccd
 8005d6c:	40020880 	.word	0x40020880

08005d70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	4b0b      	ldr	r3, [pc, #44]	@ (8005db0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005d84:	4413      	add	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	461a      	mov	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4a08      	ldr	r2, [pc, #32]	@ (8005db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005d92:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	f003 031f 	and.w	r3, r3, #31
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	409a      	lsls	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005da4:	bf00      	nop
 8005da6:	3714      	adds	r7, #20
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr
 8005db0:	1000823f 	.word	0x1000823f
 8005db4:	40020940 	.word	0x40020940

08005db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005dc6:	e15a      	b.n	800607e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	2101      	movs	r1, #1
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 814c 	beq.w	8006078 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f003 0303 	and.w	r3, r3, #3
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d005      	beq.n	8005df8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d130      	bne.n	8005e5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	005b      	lsls	r3, r3, #1
 8005e02:	2203      	movs	r2, #3
 8005e04:	fa02 f303 	lsl.w	r3, r2, r3
 8005e08:	43db      	mvns	r3, r3
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	68da      	ldr	r2, [r3, #12]
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	005b      	lsls	r3, r3, #1
 8005e18:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e2e:	2201      	movs	r2, #1
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	fa02 f303 	lsl.w	r3, r2, r3
 8005e36:	43db      	mvns	r3, r3
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	091b      	lsrs	r3, r3, #4
 8005e44:	f003 0201 	and.w	r2, r3, #1
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	2b03      	cmp	r3, #3
 8005e64:	d017      	beq.n	8005e96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	2203      	movs	r2, #3
 8005e72:	fa02 f303 	lsl.w	r3, r2, r3
 8005e76:	43db      	mvns	r3, r3
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	689a      	ldr	r2, [r3, #8]
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f003 0303 	and.w	r3, r3, #3
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d123      	bne.n	8005eea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	08da      	lsrs	r2, r3, #3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	3208      	adds	r2, #8
 8005eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f003 0307 	and.w	r3, r3, #7
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	220f      	movs	r2, #15
 8005eba:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebe:	43db      	mvns	r3, r3
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	691a      	ldr	r2, [r3, #16]
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f003 0307 	and.w	r3, r3, #7
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	08da      	lsrs	r2, r3, #3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3208      	adds	r2, #8
 8005ee4:	6939      	ldr	r1, [r7, #16]
 8005ee6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	43db      	mvns	r3, r3
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4013      	ands	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f003 0203 	and.w	r2, r3, #3
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	005b      	lsls	r3, r3, #1
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 80a6 	beq.w	8006078 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f2c:	4b5b      	ldr	r3, [pc, #364]	@ (800609c <HAL_GPIO_Init+0x2e4>)
 8005f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f30:	4a5a      	ldr	r2, [pc, #360]	@ (800609c <HAL_GPIO_Init+0x2e4>)
 8005f32:	f043 0301 	orr.w	r3, r3, #1
 8005f36:	6613      	str	r3, [r2, #96]	@ 0x60
 8005f38:	4b58      	ldr	r3, [pc, #352]	@ (800609c <HAL_GPIO_Init+0x2e4>)
 8005f3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	60bb      	str	r3, [r7, #8]
 8005f42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f44:	4a56      	ldr	r2, [pc, #344]	@ (80060a0 <HAL_GPIO_Init+0x2e8>)
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	089b      	lsrs	r3, r3, #2
 8005f4a:	3302      	adds	r3, #2
 8005f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	f003 0303 	and.w	r3, r3, #3
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	220f      	movs	r2, #15
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	43db      	mvns	r3, r3
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4013      	ands	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005f6e:	d01f      	beq.n	8005fb0 <HAL_GPIO_Init+0x1f8>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a4c      	ldr	r2, [pc, #304]	@ (80060a4 <HAL_GPIO_Init+0x2ec>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d019      	beq.n	8005fac <HAL_GPIO_Init+0x1f4>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a4b      	ldr	r2, [pc, #300]	@ (80060a8 <HAL_GPIO_Init+0x2f0>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <HAL_GPIO_Init+0x1f0>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a4a      	ldr	r2, [pc, #296]	@ (80060ac <HAL_GPIO_Init+0x2f4>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d00d      	beq.n	8005fa4 <HAL_GPIO_Init+0x1ec>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a49      	ldr	r2, [pc, #292]	@ (80060b0 <HAL_GPIO_Init+0x2f8>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d007      	beq.n	8005fa0 <HAL_GPIO_Init+0x1e8>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a48      	ldr	r2, [pc, #288]	@ (80060b4 <HAL_GPIO_Init+0x2fc>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d101      	bne.n	8005f9c <HAL_GPIO_Init+0x1e4>
 8005f98:	2305      	movs	r3, #5
 8005f9a:	e00a      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005f9c:	2306      	movs	r3, #6
 8005f9e:	e008      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fa0:	2304      	movs	r3, #4
 8005fa2:	e006      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e004      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e002      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fac:	2301      	movs	r3, #1
 8005fae:	e000      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	f002 0203 	and.w	r2, r2, #3
 8005fb8:	0092      	lsls	r2, r2, #2
 8005fba:	4093      	lsls	r3, r2
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fc2:	4937      	ldr	r1, [pc, #220]	@ (80060a0 <HAL_GPIO_Init+0x2e8>)
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	089b      	lsrs	r3, r3, #2
 8005fc8:	3302      	adds	r3, #2
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005fd0:	4b39      	ldr	r3, [pc, #228]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	4013      	ands	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d003      	beq.n	8005ff4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005ff4:	4a30      	ldr	r2, [pc, #192]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	43db      	mvns	r3, r3
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4013      	ands	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4313      	orrs	r3, r2
 800601c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800601e:	4a26      	ldr	r2, [pc, #152]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006024:	4b24      	ldr	r3, [pc, #144]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	43db      	mvns	r3, r3
 800602e:	693a      	ldr	r2, [r7, #16]
 8006030:	4013      	ands	r3, r2
 8006032:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800603c:	2b00      	cmp	r3, #0
 800603e:	d003      	beq.n	8006048 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4313      	orrs	r3, r2
 8006046:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006048:	4a1b      	ldr	r2, [pc, #108]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800604e:	4b1a      	ldr	r3, [pc, #104]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	43db      	mvns	r3, r3
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4013      	ands	r3, r2
 800605c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d003      	beq.n	8006072 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006072:	4a11      	ldr	r2, [pc, #68]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	3301      	adds	r3, #1
 800607c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	fa22 f303 	lsr.w	r3, r2, r3
 8006088:	2b00      	cmp	r3, #0
 800608a:	f47f ae9d 	bne.w	8005dc8 <HAL_GPIO_Init+0x10>
  }
}
 800608e:	bf00      	nop
 8006090:	bf00      	nop
 8006092:	371c      	adds	r7, #28
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	40021000 	.word	0x40021000
 80060a0:	40010000 	.word	0x40010000
 80060a4:	48000400 	.word	0x48000400
 80060a8:	48000800 	.word	0x48000800
 80060ac:	48000c00 	.word	0x48000c00
 80060b0:	48001000 	.word	0x48001000
 80060b4:	48001400 	.word	0x48001400
 80060b8:	40010400 	.word	0x40010400

080060bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	460b      	mov	r3, r1
 80060c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	691a      	ldr	r2, [r3, #16]
 80060cc:	887b      	ldrh	r3, [r7, #2]
 80060ce:	4013      	ands	r3, r2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80060d4:	2301      	movs	r3, #1
 80060d6:	73fb      	strb	r3, [r7, #15]
 80060d8:	e001      	b.n	80060de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80060da:	2300      	movs	r3, #0
 80060dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80060de:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3714      	adds	r7, #20
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	460b      	mov	r3, r1
 80060f6:	807b      	strh	r3, [r7, #2]
 80060f8:	4613      	mov	r3, r2
 80060fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80060fc:	787b      	ldrb	r3, [r7, #1]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d003      	beq.n	800610a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006102:	887a      	ldrh	r2, [r7, #2]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006108:	e002      	b.n	8006110 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800610a:	887a      	ldrh	r2, [r7, #2]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d101      	bne.n	800612e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	e08d      	b.n	800624a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006134:	b2db      	uxtb	r3, r3
 8006136:	2b00      	cmp	r3, #0
 8006138:	d106      	bne.n	8006148 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f7fc f840 	bl	80021c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2224      	movs	r2, #36	@ 0x24
 800614c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f022 0201 	bic.w	r2, r2, #1
 800615e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800616c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800617c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d107      	bne.n	8006196 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	689a      	ldr	r2, [r3, #8]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006192:	609a      	str	r2, [r3, #8]
 8006194:	e006      	b.n	80061a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	689a      	ldr	r2, [r3, #8]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80061a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d108      	bne.n	80061be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061ba:	605a      	str	r2, [r3, #4]
 80061bc:	e007      	b.n	80061ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	6812      	ldr	r2, [r2, #0]
 80061d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80061dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68da      	ldr	r2, [r3, #12]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80061f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	691a      	ldr	r2, [r3, #16]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	430a      	orrs	r2, r1
 800620a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	69d9      	ldr	r1, [r3, #28]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a1a      	ldr	r2, [r3, #32]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	430a      	orrs	r2, r1
 800621a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0201 	orr.w	r2, r2, #1
 800622a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2220      	movs	r2, #32
 8006236:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3708      	adds	r7, #8
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
 800625a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006262:	b2db      	uxtb	r3, r3
 8006264:	2b20      	cmp	r3, #32
 8006266:	d138      	bne.n	80062da <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800626e:	2b01      	cmp	r3, #1
 8006270:	d101      	bne.n	8006276 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006272:	2302      	movs	r3, #2
 8006274:	e032      	b.n	80062dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2224      	movs	r2, #36	@ 0x24
 8006282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f022 0201 	bic.w	r2, r2, #1
 8006294:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80062a4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	6819      	ldr	r1, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	683a      	ldr	r2, [r7, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f042 0201 	orr.w	r2, r2, #1
 80062c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2220      	movs	r2, #32
 80062ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	e000      	b.n	80062dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80062da:	2302      	movs	r3, #2
  }
}
 80062dc:	4618      	mov	r0, r3
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b20      	cmp	r3, #32
 80062fc:	d139      	bne.n	8006372 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006304:	2b01      	cmp	r3, #1
 8006306:	d101      	bne.n	800630c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006308:	2302      	movs	r3, #2
 800630a:	e033      	b.n	8006374 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2224      	movs	r2, #36	@ 0x24
 8006318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f022 0201 	bic.w	r2, r2, #1
 800632a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800633a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	021b      	lsls	r3, r3, #8
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f042 0201 	orr.w	r2, r2, #1
 800635c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2220      	movs	r2, #32
 8006362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800636e:	2300      	movs	r3, #0
 8006370:	e000      	b.n	8006374 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006372:	2302      	movs	r3, #2
  }
}
 8006374:	4618      	mov	r0, r3
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006380:	b480      	push	{r7}
 8006382:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006384:	4b05      	ldr	r3, [pc, #20]	@ (800639c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a04      	ldr	r2, [pc, #16]	@ (800639c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800638a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800638e:	6013      	str	r3, [r2, #0]
}
 8006390:	bf00      	nop
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	40007000 	.word	0x40007000

080063a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d141      	bne.n	8006432 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80063ae:	4b4b      	ldr	r3, [pc, #300]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80063b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ba:	d131      	bne.n	8006420 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063bc:	4b47      	ldr	r3, [pc, #284]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063c2:	4a46      	ldr	r2, [pc, #280]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80063cc:	4b43      	ldr	r3, [pc, #268]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80063d4:	4a41      	ldr	r2, [pc, #260]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80063da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80063dc:	4b40      	ldr	r3, [pc, #256]	@ (80064e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2232      	movs	r2, #50	@ 0x32
 80063e2:	fb02 f303 	mul.w	r3, r2, r3
 80063e6:	4a3f      	ldr	r2, [pc, #252]	@ (80064e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80063e8:	fba2 2303 	umull	r2, r3, r2, r3
 80063ec:	0c9b      	lsrs	r3, r3, #18
 80063ee:	3301      	adds	r3, #1
 80063f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063f2:	e002      	b.n	80063fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	3b01      	subs	r3, #1
 80063f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063fa:	4b38      	ldr	r3, [pc, #224]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006406:	d102      	bne.n	800640e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1f2      	bne.n	80063f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800640e:	4b33      	ldr	r3, [pc, #204]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800641a:	d158      	bne.n	80064ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800641c:	2303      	movs	r3, #3
 800641e:	e057      	b.n	80064d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006420:	4b2e      	ldr	r3, [pc, #184]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006426:	4a2d      	ldr	r2, [pc, #180]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800642c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006430:	e04d      	b.n	80064ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006438:	d141      	bne.n	80064be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800643a:	4b28      	ldr	r3, [pc, #160]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006446:	d131      	bne.n	80064ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006448:	4b24      	ldr	r3, [pc, #144]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800644a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800644e:	4a23      	ldr	r2, [pc, #140]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006454:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006458:	4b20      	ldr	r3, [pc, #128]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006460:	4a1e      	ldr	r2, [pc, #120]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006462:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006466:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006468:	4b1d      	ldr	r3, [pc, #116]	@ (80064e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2232      	movs	r2, #50	@ 0x32
 800646e:	fb02 f303 	mul.w	r3, r2, r3
 8006472:	4a1c      	ldr	r2, [pc, #112]	@ (80064e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006474:	fba2 2303 	umull	r2, r3, r2, r3
 8006478:	0c9b      	lsrs	r3, r3, #18
 800647a:	3301      	adds	r3, #1
 800647c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800647e:	e002      	b.n	8006486 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	3b01      	subs	r3, #1
 8006484:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006486:	4b15      	ldr	r3, [pc, #84]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800648e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006492:	d102      	bne.n	800649a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1f2      	bne.n	8006480 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800649a:	4b10      	ldr	r3, [pc, #64]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064a6:	d112      	bne.n	80064ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e011      	b.n	80064d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80064ac:	4b0b      	ldr	r3, [pc, #44]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064b2:	4a0a      	ldr	r2, [pc, #40]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80064bc:	e007      	b.n	80064ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80064be:	4b07      	ldr	r3, [pc, #28]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80064c6:	4a05      	ldr	r2, [pc, #20]	@ (80064dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80064cc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr
 80064dc:	40007000 	.word	0x40007000
 80064e0:	20000004 	.word	0x20000004
 80064e4:	431bde83 	.word	0x431bde83

080064e8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80064e8:	b480      	push	{r7}
 80064ea:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80064ec:	4b05      	ldr	r3, [pc, #20]	@ (8006504 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	4a04      	ldr	r2, [pc, #16]	@ (8006504 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80064f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80064f6:	6093      	str	r3, [r2, #8]
}
 80064f8:	bf00      	nop
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	40007000 	.word	0x40007000

08006508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b088      	sub	sp, #32
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e2fe      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d075      	beq.n	8006612 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006526:	4b97      	ldr	r3, [pc, #604]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f003 030c 	and.w	r3, r3, #12
 800652e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006530:	4b94      	ldr	r3, [pc, #592]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f003 0303 	and.w	r3, r3, #3
 8006538:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	2b0c      	cmp	r3, #12
 800653e:	d102      	bne.n	8006546 <HAL_RCC_OscConfig+0x3e>
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	2b03      	cmp	r3, #3
 8006544:	d002      	beq.n	800654c <HAL_RCC_OscConfig+0x44>
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	2b08      	cmp	r3, #8
 800654a:	d10b      	bne.n	8006564 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800654c:	4b8d      	ldr	r3, [pc, #564]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d05b      	beq.n	8006610 <HAL_RCC_OscConfig+0x108>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d157      	bne.n	8006610 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e2d9      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800656c:	d106      	bne.n	800657c <HAL_RCC_OscConfig+0x74>
 800656e:	4b85      	ldr	r3, [pc, #532]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a84      	ldr	r2, [pc, #528]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006578:	6013      	str	r3, [r2, #0]
 800657a:	e01d      	b.n	80065b8 <HAL_RCC_OscConfig+0xb0>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006584:	d10c      	bne.n	80065a0 <HAL_RCC_OscConfig+0x98>
 8006586:	4b7f      	ldr	r3, [pc, #508]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a7e      	ldr	r2, [pc, #504]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800658c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006590:	6013      	str	r3, [r2, #0]
 8006592:	4b7c      	ldr	r3, [pc, #496]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a7b      	ldr	r2, [pc, #492]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800659c:	6013      	str	r3, [r2, #0]
 800659e:	e00b      	b.n	80065b8 <HAL_RCC_OscConfig+0xb0>
 80065a0:	4b78      	ldr	r3, [pc, #480]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a77      	ldr	r2, [pc, #476]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80065a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065aa:	6013      	str	r3, [r2, #0]
 80065ac:	4b75      	ldr	r3, [pc, #468]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a74      	ldr	r2, [pc, #464]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80065b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d013      	beq.n	80065e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c0:	f7fd fc48 	bl	8003e54 <HAL_GetTick>
 80065c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065c6:	e008      	b.n	80065da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065c8:	f7fd fc44 	bl	8003e54 <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b64      	cmp	r3, #100	@ 0x64
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e29e      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065da:	4b6a      	ldr	r3, [pc, #424]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0f0      	beq.n	80065c8 <HAL_RCC_OscConfig+0xc0>
 80065e6:	e014      	b.n	8006612 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065e8:	f7fd fc34 	bl	8003e54 <HAL_GetTick>
 80065ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065ee:	e008      	b.n	8006602 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065f0:	f7fd fc30 	bl	8003e54 <HAL_GetTick>
 80065f4:	4602      	mov	r2, r0
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	1ad3      	subs	r3, r2, r3
 80065fa:	2b64      	cmp	r3, #100	@ 0x64
 80065fc:	d901      	bls.n	8006602 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e28a      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006602:	4b60      	ldr	r3, [pc, #384]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1f0      	bne.n	80065f0 <HAL_RCC_OscConfig+0xe8>
 800660e:	e000      	b.n	8006612 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0302 	and.w	r3, r3, #2
 800661a:	2b00      	cmp	r3, #0
 800661c:	d075      	beq.n	800670a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800661e:	4b59      	ldr	r3, [pc, #356]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f003 030c 	and.w	r3, r3, #12
 8006626:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006628:	4b56      	ldr	r3, [pc, #344]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	f003 0303 	and.w	r3, r3, #3
 8006630:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	2b0c      	cmp	r3, #12
 8006636:	d102      	bne.n	800663e <HAL_RCC_OscConfig+0x136>
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	2b02      	cmp	r3, #2
 800663c:	d002      	beq.n	8006644 <HAL_RCC_OscConfig+0x13c>
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	2b04      	cmp	r3, #4
 8006642:	d11f      	bne.n	8006684 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006644:	4b4f      	ldr	r3, [pc, #316]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800664c:	2b00      	cmp	r3, #0
 800664e:	d005      	beq.n	800665c <HAL_RCC_OscConfig+0x154>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d101      	bne.n	800665c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	e25d      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800665c:	4b49      	ldr	r3, [pc, #292]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	061b      	lsls	r3, r3, #24
 800666a:	4946      	ldr	r1, [pc, #280]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800666c:	4313      	orrs	r3, r2
 800666e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006670:	4b45      	ldr	r3, [pc, #276]	@ (8006788 <HAL_RCC_OscConfig+0x280>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4618      	mov	r0, r3
 8006676:	f7fd fba1 	bl	8003dbc <HAL_InitTick>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d043      	beq.n	8006708 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e249      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d023      	beq.n	80066d4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800668c:	4b3d      	ldr	r3, [pc, #244]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a3c      	ldr	r2, [pc, #240]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006696:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006698:	f7fd fbdc 	bl	8003e54 <HAL_GetTick>
 800669c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800669e:	e008      	b.n	80066b2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066a0:	f7fd fbd8 	bl	8003e54 <HAL_GetTick>
 80066a4:	4602      	mov	r2, r0
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d901      	bls.n	80066b2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e232      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066b2:	4b34      	ldr	r3, [pc, #208]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d0f0      	beq.n	80066a0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066be:	4b31      	ldr	r3, [pc, #196]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	061b      	lsls	r3, r3, #24
 80066cc:	492d      	ldr	r1, [pc, #180]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	604b      	str	r3, [r1, #4]
 80066d2:	e01a      	b.n	800670a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066d4:	4b2b      	ldr	r3, [pc, #172]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80066da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e0:	f7fd fbb8 	bl	8003e54 <HAL_GetTick>
 80066e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066e6:	e008      	b.n	80066fa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066e8:	f7fd fbb4 	bl	8003e54 <HAL_GetTick>
 80066ec:	4602      	mov	r2, r0
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d901      	bls.n	80066fa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e20e      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066fa:	4b22      	ldr	r3, [pc, #136]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1f0      	bne.n	80066e8 <HAL_RCC_OscConfig+0x1e0>
 8006706:	e000      	b.n	800670a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006708:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0308 	and.w	r3, r3, #8
 8006712:	2b00      	cmp	r3, #0
 8006714:	d041      	beq.n	800679a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d01c      	beq.n	8006758 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800671e:	4b19      	ldr	r3, [pc, #100]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006724:	4a17      	ldr	r2, [pc, #92]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006726:	f043 0301 	orr.w	r3, r3, #1
 800672a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800672e:	f7fd fb91 	bl	8003e54 <HAL_GetTick>
 8006732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006734:	e008      	b.n	8006748 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006736:	f7fd fb8d 	bl	8003e54 <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	2b02      	cmp	r3, #2
 8006742:	d901      	bls.n	8006748 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e1e7      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006748:	4b0e      	ldr	r3, [pc, #56]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800674a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	d0ef      	beq.n	8006736 <HAL_RCC_OscConfig+0x22e>
 8006756:	e020      	b.n	800679a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006758:	4b0a      	ldr	r3, [pc, #40]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 800675a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800675e:	4a09      	ldr	r2, [pc, #36]	@ (8006784 <HAL_RCC_OscConfig+0x27c>)
 8006760:	f023 0301 	bic.w	r3, r3, #1
 8006764:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006768:	f7fd fb74 	bl	8003e54 <HAL_GetTick>
 800676c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800676e:	e00d      	b.n	800678c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006770:	f7fd fb70 	bl	8003e54 <HAL_GetTick>
 8006774:	4602      	mov	r2, r0
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	2b02      	cmp	r3, #2
 800677c:	d906      	bls.n	800678c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e1ca      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
 8006782:	bf00      	nop
 8006784:	40021000 	.word	0x40021000
 8006788:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800678c:	4b8c      	ldr	r3, [pc, #560]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 800678e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1ea      	bne.n	8006770 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 0304 	and.w	r3, r3, #4
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 80a6 	beq.w	80068f4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067a8:	2300      	movs	r3, #0
 80067aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80067ac:	4b84      	ldr	r3, [pc, #528]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80067ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d101      	bne.n	80067bc <HAL_RCC_OscConfig+0x2b4>
 80067b8:	2301      	movs	r3, #1
 80067ba:	e000      	b.n	80067be <HAL_RCC_OscConfig+0x2b6>
 80067bc:	2300      	movs	r3, #0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00d      	beq.n	80067de <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067c2:	4b7f      	ldr	r3, [pc, #508]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80067c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c6:	4a7e      	ldr	r2, [pc, #504]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80067c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80067ce:	4b7c      	ldr	r3, [pc, #496]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80067d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067d6:	60fb      	str	r3, [r7, #12]
 80067d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80067da:	2301      	movs	r3, #1
 80067dc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067de:	4b79      	ldr	r3, [pc, #484]	@ (80069c4 <HAL_RCC_OscConfig+0x4bc>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d118      	bne.n	800681c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067ea:	4b76      	ldr	r3, [pc, #472]	@ (80069c4 <HAL_RCC_OscConfig+0x4bc>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a75      	ldr	r2, [pc, #468]	@ (80069c4 <HAL_RCC_OscConfig+0x4bc>)
 80067f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067f6:	f7fd fb2d 	bl	8003e54 <HAL_GetTick>
 80067fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067fc:	e008      	b.n	8006810 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067fe:	f7fd fb29 	bl	8003e54 <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	2b02      	cmp	r3, #2
 800680a:	d901      	bls.n	8006810 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800680c:	2303      	movs	r3, #3
 800680e:	e183      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006810:	4b6c      	ldr	r3, [pc, #432]	@ (80069c4 <HAL_RCC_OscConfig+0x4bc>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006818:	2b00      	cmp	r3, #0
 800681a:	d0f0      	beq.n	80067fe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d108      	bne.n	8006836 <HAL_RCC_OscConfig+0x32e>
 8006824:	4b66      	ldr	r3, [pc, #408]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800682a:	4a65      	ldr	r2, [pc, #404]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 800682c:	f043 0301 	orr.w	r3, r3, #1
 8006830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006834:	e024      	b.n	8006880 <HAL_RCC_OscConfig+0x378>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	2b05      	cmp	r3, #5
 800683c:	d110      	bne.n	8006860 <HAL_RCC_OscConfig+0x358>
 800683e:	4b60      	ldr	r3, [pc, #384]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006844:	4a5e      	ldr	r2, [pc, #376]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006846:	f043 0304 	orr.w	r3, r3, #4
 800684a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800684e:	4b5c      	ldr	r3, [pc, #368]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006854:	4a5a      	ldr	r2, [pc, #360]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006856:	f043 0301 	orr.w	r3, r3, #1
 800685a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800685e:	e00f      	b.n	8006880 <HAL_RCC_OscConfig+0x378>
 8006860:	4b57      	ldr	r3, [pc, #348]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006866:	4a56      	ldr	r2, [pc, #344]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006868:	f023 0301 	bic.w	r3, r3, #1
 800686c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006870:	4b53      	ldr	r3, [pc, #332]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006876:	4a52      	ldr	r2, [pc, #328]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006878:	f023 0304 	bic.w	r3, r3, #4
 800687c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d016      	beq.n	80068b6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006888:	f7fd fae4 	bl	8003e54 <HAL_GetTick>
 800688c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800688e:	e00a      	b.n	80068a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006890:	f7fd fae0 	bl	8003e54 <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800689e:	4293      	cmp	r3, r2
 80068a0:	d901      	bls.n	80068a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e138      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068a6:	4b46      	ldr	r3, [pc, #280]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80068a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ac:	f003 0302 	and.w	r3, r3, #2
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d0ed      	beq.n	8006890 <HAL_RCC_OscConfig+0x388>
 80068b4:	e015      	b.n	80068e2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068b6:	f7fd facd 	bl	8003e54 <HAL_GetTick>
 80068ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80068bc:	e00a      	b.n	80068d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068be:	f7fd fac9 	bl	8003e54 <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e121      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80068d4:	4b3a      	ldr	r3, [pc, #232]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80068d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068da:	f003 0302 	and.w	r3, r3, #2
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1ed      	bne.n	80068be <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068e2:	7ffb      	ldrb	r3, [r7, #31]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d105      	bne.n	80068f4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068e8:	4b35      	ldr	r3, [pc, #212]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80068ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ec:	4a34      	ldr	r2, [pc, #208]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80068ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068f2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0320 	and.w	r3, r3, #32
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d03c      	beq.n	800697a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	699b      	ldr	r3, [r3, #24]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d01c      	beq.n	8006942 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006908:	4b2d      	ldr	r3, [pc, #180]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 800690a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800690e:	4a2c      	ldr	r2, [pc, #176]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006910:	f043 0301 	orr.w	r3, r3, #1
 8006914:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006918:	f7fd fa9c 	bl	8003e54 <HAL_GetTick>
 800691c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800691e:	e008      	b.n	8006932 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006920:	f7fd fa98 	bl	8003e54 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b02      	cmp	r3, #2
 800692c:	d901      	bls.n	8006932 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e0f2      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006932:	4b23      	ldr	r3, [pc, #140]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006934:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b00      	cmp	r3, #0
 800693e:	d0ef      	beq.n	8006920 <HAL_RCC_OscConfig+0x418>
 8006940:	e01b      	b.n	800697a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006942:	4b1f      	ldr	r3, [pc, #124]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006944:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006948:	4a1d      	ldr	r2, [pc, #116]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 800694a:	f023 0301 	bic.w	r3, r3, #1
 800694e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006952:	f7fd fa7f 	bl	8003e54 <HAL_GetTick>
 8006956:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006958:	e008      	b.n	800696c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800695a:	f7fd fa7b 	bl	8003e54 <HAL_GetTick>
 800695e:	4602      	mov	r2, r0
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	2b02      	cmp	r3, #2
 8006966:	d901      	bls.n	800696c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e0d5      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800696c:	4b14      	ldr	r3, [pc, #80]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 800696e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d1ef      	bne.n	800695a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	69db      	ldr	r3, [r3, #28]
 800697e:	2b00      	cmp	r3, #0
 8006980:	f000 80c9 	beq.w	8006b16 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006984:	4b0e      	ldr	r3, [pc, #56]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f003 030c 	and.w	r3, r3, #12
 800698c:	2b0c      	cmp	r3, #12
 800698e:	f000 8083 	beq.w	8006a98 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	69db      	ldr	r3, [r3, #28]
 8006996:	2b02      	cmp	r3, #2
 8006998:	d15e      	bne.n	8006a58 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800699a:	4b09      	ldr	r3, [pc, #36]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a08      	ldr	r2, [pc, #32]	@ (80069c0 <HAL_RCC_OscConfig+0x4b8>)
 80069a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069a6:	f7fd fa55 	bl	8003e54 <HAL_GetTick>
 80069aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069ac:	e00c      	b.n	80069c8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069ae:	f7fd fa51 	bl	8003e54 <HAL_GetTick>
 80069b2:	4602      	mov	r2, r0
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d905      	bls.n	80069c8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e0ab      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
 80069c0:	40021000 	.word	0x40021000
 80069c4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069c8:	4b55      	ldr	r3, [pc, #340]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1ec      	bne.n	80069ae <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069d4:	4b52      	ldr	r3, [pc, #328]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 80069d6:	68da      	ldr	r2, [r3, #12]
 80069d8:	4b52      	ldr	r3, [pc, #328]	@ (8006b24 <HAL_RCC_OscConfig+0x61c>)
 80069da:	4013      	ands	r3, r2
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6a11      	ldr	r1, [r2, #32]
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80069e4:	3a01      	subs	r2, #1
 80069e6:	0112      	lsls	r2, r2, #4
 80069e8:	4311      	orrs	r1, r2
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80069ee:	0212      	lsls	r2, r2, #8
 80069f0:	4311      	orrs	r1, r2
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80069f6:	0852      	lsrs	r2, r2, #1
 80069f8:	3a01      	subs	r2, #1
 80069fa:	0552      	lsls	r2, r2, #21
 80069fc:	4311      	orrs	r1, r2
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a02:	0852      	lsrs	r2, r2, #1
 8006a04:	3a01      	subs	r2, #1
 8006a06:	0652      	lsls	r2, r2, #25
 8006a08:	4311      	orrs	r1, r2
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a0e:	06d2      	lsls	r2, r2, #27
 8006a10:	430a      	orrs	r2, r1
 8006a12:	4943      	ldr	r1, [pc, #268]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a18:	4b41      	ldr	r3, [pc, #260]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a40      	ldr	r2, [pc, #256]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a22:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a24:	4b3e      	ldr	r3, [pc, #248]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	4a3d      	ldr	r2, [pc, #244]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a2e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a30:	f7fd fa10 	bl	8003e54 <HAL_GetTick>
 8006a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a36:	e008      	b.n	8006a4a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a38:	f7fd fa0c 	bl	8003e54 <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	d901      	bls.n	8006a4a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e066      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a4a:	4b35      	ldr	r3, [pc, #212]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0f0      	beq.n	8006a38 <HAL_RCC_OscConfig+0x530>
 8006a56:	e05e      	b.n	8006b16 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a58:	4b31      	ldr	r3, [pc, #196]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a30      	ldr	r2, [pc, #192]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a64:	f7fd f9f6 	bl	8003e54 <HAL_GetTick>
 8006a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a6a:	e008      	b.n	8006a7e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a6c:	f7fd f9f2 	bl	8003e54 <HAL_GetTick>
 8006a70:	4602      	mov	r2, r0
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	1ad3      	subs	r3, r2, r3
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d901      	bls.n	8006a7e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e04c      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a7e:	4b28      	ldr	r3, [pc, #160]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1f0      	bne.n	8006a6c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006a8a:	4b25      	ldr	r3, [pc, #148]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	4924      	ldr	r1, [pc, #144]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006a90:	4b25      	ldr	r3, [pc, #148]	@ (8006b28 <HAL_RCC_OscConfig+0x620>)
 8006a92:	4013      	ands	r3, r2
 8006a94:	60cb      	str	r3, [r1, #12]
 8006a96:	e03e      	b.n	8006b16 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	69db      	ldr	r3, [r3, #28]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d101      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	e039      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8006b20 <HAL_RCC_OscConfig+0x618>)
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	f003 0203 	and.w	r2, r3, #3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d12c      	bne.n	8006b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d123      	bne.n	8006b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d11b      	bne.n	8006b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d113      	bne.n	8006b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af4:	085b      	lsrs	r3, r3, #1
 8006af6:	3b01      	subs	r3, #1
 8006af8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d109      	bne.n	8006b12 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b08:	085b      	lsrs	r3, r3, #1
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d001      	beq.n	8006b16 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e000      	b.n	8006b18 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3720      	adds	r7, #32
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}
 8006b20:	40021000 	.word	0x40021000
 8006b24:	019f800c 	.word	0x019f800c
 8006b28:	feeefffc 	.word	0xfeeefffc

08006b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b086      	sub	sp, #24
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006b36:	2300      	movs	r3, #0
 8006b38:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d101      	bne.n	8006b44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e11e      	b.n	8006d82 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b44:	4b91      	ldr	r3, [pc, #580]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 030f 	and.w	r3, r3, #15
 8006b4c:	683a      	ldr	r2, [r7, #0]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d910      	bls.n	8006b74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b52:	4b8e      	ldr	r3, [pc, #568]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f023 020f 	bic.w	r2, r3, #15
 8006b5a:	498c      	ldr	r1, [pc, #560]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b62:	4b8a      	ldr	r3, [pc, #552]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 030f 	and.w	r3, r3, #15
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d001      	beq.n	8006b74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e106      	b.n	8006d82 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d073      	beq.n	8006c68 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	2b03      	cmp	r3, #3
 8006b86:	d129      	bne.n	8006bdc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b88:	4b81      	ldr	r3, [pc, #516]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e0f4      	b.n	8006d82 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006b98:	f000 f99e 	bl	8006ed8 <RCC_GetSysClockFreqFromPLLSource>
 8006b9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	4a7c      	ldr	r2, [pc, #496]	@ (8006d94 <HAL_RCC_ClockConfig+0x268>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d93f      	bls.n	8006c26 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006ba6:	4b7a      	ldr	r3, [pc, #488]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d009      	beq.n	8006bc6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d033      	beq.n	8006c26 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d12f      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006bc6:	4b72      	ldr	r3, [pc, #456]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bce:	4a70      	ldr	r2, [pc, #448]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bd4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006bd6:	2380      	movs	r3, #128	@ 0x80
 8006bd8:	617b      	str	r3, [r7, #20]
 8006bda:	e024      	b.n	8006c26 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d107      	bne.n	8006bf4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006be4:	4b6a      	ldr	r3, [pc, #424]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d109      	bne.n	8006c04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e0c6      	b.n	8006d82 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bf4:	4b66      	ldr	r3, [pc, #408]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d101      	bne.n	8006c04 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e0be      	b.n	8006d82 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006c04:	f000 f8ce 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8006c08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	4a61      	ldr	r2, [pc, #388]	@ (8006d94 <HAL_RCC_ClockConfig+0x268>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d909      	bls.n	8006c26 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c12:	4b5f      	ldr	r3, [pc, #380]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c1a:	4a5d      	ldr	r2, [pc, #372]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c20:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006c22:	2380      	movs	r3, #128	@ 0x80
 8006c24:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c26:	4b5a      	ldr	r3, [pc, #360]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	f023 0203 	bic.w	r2, r3, #3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	4957      	ldr	r1, [pc, #348]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c38:	f7fd f90c 	bl	8003e54 <HAL_GetTick>
 8006c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c3e:	e00a      	b.n	8006c56 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c40:	f7fd f908 	bl	8003e54 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d901      	bls.n	8006c56 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e095      	b.n	8006d82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c56:	4b4e      	ldr	r3, [pc, #312]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f003 020c 	and.w	r2, r3, #12
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d1eb      	bne.n	8006c40 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d023      	beq.n	8006cbc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0304 	and.w	r3, r3, #4
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d005      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c80:	4b43      	ldr	r3, [pc, #268]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	4a42      	ldr	r2, [pc, #264]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c86:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006c8a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0308 	and.w	r3, r3, #8
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d007      	beq.n	8006ca8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006c98:	4b3d      	ldr	r3, [pc, #244]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ca0:	4a3b      	ldr	r2, [pc, #236]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006ca2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006ca6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ca8:	4b39      	ldr	r3, [pc, #228]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	4936      	ldr	r1, [pc, #216]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	608b      	str	r3, [r1, #8]
 8006cba:	e008      	b.n	8006cce <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	2b80      	cmp	r3, #128	@ 0x80
 8006cc0:	d105      	bne.n	8006cce <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006cc2:	4b33      	ldr	r3, [pc, #204]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	4a32      	ldr	r2, [pc, #200]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006cc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ccc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cce:	4b2f      	ldr	r3, [pc, #188]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 030f 	and.w	r3, r3, #15
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d21d      	bcs.n	8006d18 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f023 020f 	bic.w	r2, r3, #15
 8006ce4:	4929      	ldr	r1, [pc, #164]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006cec:	f7fd f8b2 	bl	8003e54 <HAL_GetTick>
 8006cf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cf2:	e00a      	b.n	8006d0a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cf4:	f7fd f8ae 	bl	8003e54 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e03b      	b.n	8006d82 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d0a:	4b20      	ldr	r3, [pc, #128]	@ (8006d8c <HAL_RCC_ClockConfig+0x260>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 030f 	and.w	r3, r3, #15
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d1ed      	bne.n	8006cf4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0304 	and.w	r3, r3, #4
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d008      	beq.n	8006d36 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d24:	4b1a      	ldr	r3, [pc, #104]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	4917      	ldr	r1, [pc, #92]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006d32:	4313      	orrs	r3, r2
 8006d34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0308 	and.w	r3, r3, #8
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d009      	beq.n	8006d56 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d42:	4b13      	ldr	r3, [pc, #76]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	00db      	lsls	r3, r3, #3
 8006d50:	490f      	ldr	r1, [pc, #60]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d56:	f000 f825 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8006d90 <HAL_RCC_ClockConfig+0x264>)
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	091b      	lsrs	r3, r3, #4
 8006d62:	f003 030f 	and.w	r3, r3, #15
 8006d66:	490c      	ldr	r1, [pc, #48]	@ (8006d98 <HAL_RCC_ClockConfig+0x26c>)
 8006d68:	5ccb      	ldrb	r3, [r1, r3]
 8006d6a:	f003 031f 	and.w	r3, r3, #31
 8006d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8006d72:	4a0a      	ldr	r2, [pc, #40]	@ (8006d9c <HAL_RCC_ClockConfig+0x270>)
 8006d74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d76:	4b0a      	ldr	r3, [pc, #40]	@ (8006da0 <HAL_RCC_ClockConfig+0x274>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fd f81e 	bl	8003dbc <HAL_InitTick>
 8006d80:	4603      	mov	r3, r0
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3718      	adds	r7, #24
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	40022000 	.word	0x40022000
 8006d90:	40021000 	.word	0x40021000
 8006d94:	04c4b400 	.word	0x04c4b400
 8006d98:	0800f498 	.word	0x0800f498
 8006d9c:	20000004 	.word	0x20000004
 8006da0:	20000008 	.word	0x20000008

08006da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b087      	sub	sp, #28
 8006da8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006daa:	4b2c      	ldr	r3, [pc, #176]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f003 030c 	and.w	r3, r3, #12
 8006db2:	2b04      	cmp	r3, #4
 8006db4:	d102      	bne.n	8006dbc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006db6:	4b2a      	ldr	r3, [pc, #168]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006db8:	613b      	str	r3, [r7, #16]
 8006dba:	e047      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006dbc:	4b27      	ldr	r3, [pc, #156]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	f003 030c 	and.w	r3, r3, #12
 8006dc4:	2b08      	cmp	r3, #8
 8006dc6:	d102      	bne.n	8006dce <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006dc8:	4b26      	ldr	r3, [pc, #152]	@ (8006e64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006dca:	613b      	str	r3, [r7, #16]
 8006dcc:	e03e      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006dce:	4b23      	ldr	r3, [pc, #140]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	f003 030c 	and.w	r3, r3, #12
 8006dd6:	2b0c      	cmp	r3, #12
 8006dd8:	d136      	bne.n	8006e48 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006dda:	4b20      	ldr	r3, [pc, #128]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	f003 0303 	and.w	r3, r3, #3
 8006de2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006de4:	4b1d      	ldr	r3, [pc, #116]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006de6:	68db      	ldr	r3, [r3, #12]
 8006de8:	091b      	lsrs	r3, r3, #4
 8006dea:	f003 030f 	and.w	r3, r3, #15
 8006dee:	3301      	adds	r3, #1
 8006df0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2b03      	cmp	r3, #3
 8006df6:	d10c      	bne.n	8006e12 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006df8:	4a1a      	ldr	r2, [pc, #104]	@ (8006e64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e00:	4a16      	ldr	r2, [pc, #88]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e02:	68d2      	ldr	r2, [r2, #12]
 8006e04:	0a12      	lsrs	r2, r2, #8
 8006e06:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006e0a:	fb02 f303 	mul.w	r3, r2, r3
 8006e0e:	617b      	str	r3, [r7, #20]
      break;
 8006e10:	e00c      	b.n	8006e2c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e12:	4a13      	ldr	r2, [pc, #76]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e1a:	4a10      	ldr	r2, [pc, #64]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e1c:	68d2      	ldr	r2, [r2, #12]
 8006e1e:	0a12      	lsrs	r2, r2, #8
 8006e20:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006e24:	fb02 f303 	mul.w	r3, r2, r3
 8006e28:	617b      	str	r3, [r7, #20]
      break;
 8006e2a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	0e5b      	lsrs	r3, r3, #25
 8006e32:	f003 0303 	and.w	r3, r3, #3
 8006e36:	3301      	adds	r3, #1
 8006e38:	005b      	lsls	r3, r3, #1
 8006e3a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e44:	613b      	str	r3, [r7, #16]
 8006e46:	e001      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006e4c:	693b      	ldr	r3, [r7, #16]
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	371c      	adds	r7, #28
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	40021000 	.word	0x40021000
 8006e60:	00f42400 	.word	0x00f42400
 8006e64:	016e3600 	.word	0x016e3600

08006e68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e6c:	4b03      	ldr	r3, [pc, #12]	@ (8006e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	20000004 	.word	0x20000004

08006e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006e84:	f7ff fff0 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	0a1b      	lsrs	r3, r3, #8
 8006e90:	f003 0307 	and.w	r3, r3, #7
 8006e94:	4904      	ldr	r1, [pc, #16]	@ (8006ea8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e96:	5ccb      	ldrb	r3, [r1, r3]
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40021000 	.word	0x40021000
 8006ea8:	0800f4a8 	.word	0x0800f4a8

08006eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006eb0:	f7ff ffda 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	4b06      	ldr	r3, [pc, #24]	@ (8006ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	0adb      	lsrs	r3, r3, #11
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	4904      	ldr	r1, [pc, #16]	@ (8006ed4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006ec2:	5ccb      	ldrb	r3, [r1, r3]
 8006ec4:	f003 031f 	and.w	r3, r3, #31
 8006ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	40021000 	.word	0x40021000
 8006ed4:	0800f4a8 	.word	0x0800f4a8

08006ed8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006ede:	4b1e      	ldr	r3, [pc, #120]	@ (8006f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	f003 0303 	and.w	r3, r3, #3
 8006ee6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8006f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	091b      	lsrs	r3, r3, #4
 8006eee:	f003 030f 	and.w	r3, r3, #15
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	2b03      	cmp	r3, #3
 8006efa:	d10c      	bne.n	8006f16 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006efc:	4a17      	ldr	r2, [pc, #92]	@ (8006f5c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f04:	4a14      	ldr	r2, [pc, #80]	@ (8006f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006f06:	68d2      	ldr	r2, [r2, #12]
 8006f08:	0a12      	lsrs	r2, r2, #8
 8006f0a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006f0e:	fb02 f303 	mul.w	r3, r2, r3
 8006f12:	617b      	str	r3, [r7, #20]
    break;
 8006f14:	e00c      	b.n	8006f30 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006f16:	4a12      	ldr	r2, [pc, #72]	@ (8006f60 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f1e:	4a0e      	ldr	r2, [pc, #56]	@ (8006f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006f20:	68d2      	ldr	r2, [r2, #12]
 8006f22:	0a12      	lsrs	r2, r2, #8
 8006f24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006f28:	fb02 f303 	mul.w	r3, r2, r3
 8006f2c:	617b      	str	r3, [r7, #20]
    break;
 8006f2e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006f30:	4b09      	ldr	r3, [pc, #36]	@ (8006f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	0e5b      	lsrs	r3, r3, #25
 8006f36:	f003 0303 	and.w	r3, r3, #3
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	005b      	lsls	r3, r3, #1
 8006f3e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f48:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006f4a:	687b      	ldr	r3, [r7, #4]
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	371c      	adds	r7, #28
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr
 8006f58:	40021000 	.word	0x40021000
 8006f5c:	016e3600 	.word	0x016e3600
 8006f60:	00f42400 	.word	0x00f42400

08006f64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b086      	sub	sp, #24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f70:	2300      	movs	r3, #0
 8006f72:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f000 8098 	beq.w	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f82:	2300      	movs	r3, #0
 8006f84:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f86:	4b43      	ldr	r3, [pc, #268]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10d      	bne.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f92:	4b40      	ldr	r3, [pc, #256]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f96:	4a3f      	ldr	r2, [pc, #252]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fa6:	60bb      	str	r3, [r7, #8]
 8006fa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006faa:	2301      	movs	r3, #1
 8006fac:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006fae:	4b3a      	ldr	r3, [pc, #232]	@ (8007098 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a39      	ldr	r2, [pc, #228]	@ (8007098 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fb8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006fba:	f7fc ff4b 	bl	8003e54 <HAL_GetTick>
 8006fbe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006fc0:	e009      	b.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fc2:	f7fc ff47 	bl	8003e54 <HAL_GetTick>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d902      	bls.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	74fb      	strb	r3, [r7, #19]
        break;
 8006fd4:	e005      	b.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006fd6:	4b30      	ldr	r3, [pc, #192]	@ (8007098 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d0ef      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006fe2:	7cfb      	ldrb	r3, [r7, #19]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d159      	bne.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006fe8:	4b2a      	ldr	r3, [pc, #168]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ff2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d01e      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ffe:	697a      	ldr	r2, [r7, #20]
 8007000:	429a      	cmp	r2, r3
 8007002:	d019      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007004:	4b23      	ldr	r3, [pc, #140]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800700a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800700e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007010:	4b20      	ldr	r3, [pc, #128]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007016:	4a1f      	ldr	r2, [pc, #124]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007018:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800701c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007020:	4b1c      	ldr	r3, [pc, #112]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007026:	4a1b      	ldr	r2, [pc, #108]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007028:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800702c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007030:	4a18      	ldr	r2, [pc, #96]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	2b00      	cmp	r3, #0
 8007040:	d016      	beq.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007042:	f7fc ff07 	bl	8003e54 <HAL_GetTick>
 8007046:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007048:	e00b      	b.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800704a:	f7fc ff03 	bl	8003e54 <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007058:	4293      	cmp	r3, r2
 800705a:	d902      	bls.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800705c:	2303      	movs	r3, #3
 800705e:	74fb      	strb	r3, [r7, #19]
            break;
 8007060:	e006      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007062:	4b0c      	ldr	r3, [pc, #48]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007068:	f003 0302 	and.w	r3, r3, #2
 800706c:	2b00      	cmp	r3, #0
 800706e:	d0ec      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007070:	7cfb      	ldrb	r3, [r7, #19]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10b      	bne.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007076:	4b07      	ldr	r3, [pc, #28]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007084:	4903      	ldr	r1, [pc, #12]	@ (8007094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007086:	4313      	orrs	r3, r2
 8007088:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800708c:	e008      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800708e:	7cfb      	ldrb	r3, [r7, #19]
 8007090:	74bb      	strb	r3, [r7, #18]
 8007092:	e005      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007094:	40021000 	.word	0x40021000
 8007098:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800709c:	7cfb      	ldrb	r3, [r7, #19]
 800709e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070a0:	7c7b      	ldrb	r3, [r7, #17]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d105      	bne.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070a6:	4ba7      	ldr	r3, [pc, #668]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070aa:	4aa6      	ldr	r2, [pc, #664]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00a      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070be:	4ba1      	ldr	r3, [pc, #644]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070c4:	f023 0203 	bic.w	r2, r3, #3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	499d      	ldr	r1, [pc, #628]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070ce:	4313      	orrs	r3, r2
 80070d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f003 0302 	and.w	r3, r3, #2
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00a      	beq.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80070e0:	4b98      	ldr	r3, [pc, #608]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070e6:	f023 020c 	bic.w	r2, r3, #12
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	4995      	ldr	r1, [pc, #596]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070f0:	4313      	orrs	r3, r2
 80070f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0304 	and.w	r3, r3, #4
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00a      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007102:	4b90      	ldr	r3, [pc, #576]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007108:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	498c      	ldr	r1, [pc, #560]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007112:	4313      	orrs	r3, r2
 8007114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0308 	and.w	r3, r3, #8
 8007120:	2b00      	cmp	r3, #0
 8007122:	d00a      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007124:	4b87      	ldr	r3, [pc, #540]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800712a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	4984      	ldr	r1, [pc, #528]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007134:	4313      	orrs	r3, r2
 8007136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 0310 	and.w	r3, r3, #16
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007146:	4b7f      	ldr	r3, [pc, #508]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800714c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	695b      	ldr	r3, [r3, #20]
 8007154:	497b      	ldr	r1, [pc, #492]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007156:	4313      	orrs	r3, r2
 8007158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0320 	and.w	r3, r3, #32
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00a      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007168:	4b76      	ldr	r3, [pc, #472]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800716a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800716e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	4973      	ldr	r1, [pc, #460]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007178:	4313      	orrs	r3, r2
 800717a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800718a:	4b6e      	ldr	r3, [pc, #440]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800718c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007190:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	69db      	ldr	r3, [r3, #28]
 8007198:	496a      	ldr	r1, [pc, #424]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800719a:	4313      	orrs	r3, r2
 800719c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00a      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80071ac:	4b65      	ldr	r3, [pc, #404]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a1b      	ldr	r3, [r3, #32]
 80071ba:	4962      	ldr	r1, [pc, #392]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071bc:	4313      	orrs	r3, r2
 80071be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80071ce:	4b5d      	ldr	r3, [pc, #372]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071dc:	4959      	ldr	r1, [pc, #356]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071de:	4313      	orrs	r3, r2
 80071e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00a      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80071f0:	4b54      	ldr	r3, [pc, #336]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071f6:	f023 0203 	bic.w	r2, r3, #3
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071fe:	4951      	ldr	r1, [pc, #324]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007200:	4313      	orrs	r3, r2
 8007202:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007212:	4b4c      	ldr	r3, [pc, #304]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007218:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007220:	4948      	ldr	r1, [pc, #288]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007222:	4313      	orrs	r3, r2
 8007224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007230:	2b00      	cmp	r3, #0
 8007232:	d015      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007234:	4b43      	ldr	r3, [pc, #268]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800723a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007242:	4940      	ldr	r1, [pc, #256]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007244:	4313      	orrs	r3, r2
 8007246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800724e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007252:	d105      	bne.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007254:	4b3b      	ldr	r3, [pc, #236]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	4a3a      	ldr	r2, [pc, #232]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800725a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800725e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007268:	2b00      	cmp	r3, #0
 800726a:	d015      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800726c:	4b35      	ldr	r3, [pc, #212]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800726e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007272:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800727a:	4932      	ldr	r1, [pc, #200]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800727c:	4313      	orrs	r3, r2
 800727e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007286:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800728a:	d105      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800728c:	4b2d      	ldr	r3, [pc, #180]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	4a2c      	ldr	r2, [pc, #176]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007296:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d015      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80072a4:	4b27      	ldr	r3, [pc, #156]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072aa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072b2:	4924      	ldr	r1, [pc, #144]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072c2:	d105      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072c4:	4b1f      	ldr	r3, [pc, #124]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	4a1e      	ldr	r2, [pc, #120]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072ce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d015      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80072dc:	4b19      	ldr	r3, [pc, #100]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ea:	4916      	ldr	r1, [pc, #88]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ec:	4313      	orrs	r3, r2
 80072ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072fa:	d105      	bne.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072fc:	4b11      	ldr	r3, [pc, #68]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	4a10      	ldr	r2, [pc, #64]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007302:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007306:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d019      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007314:	4b0b      	ldr	r3, [pc, #44]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800731a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007322:	4908      	ldr	r1, [pc, #32]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007324:	4313      	orrs	r3, r2
 8007326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007332:	d109      	bne.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007334:	4b03      	ldr	r3, [pc, #12]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	4a02      	ldr	r2, [pc, #8]	@ (8007344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800733a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800733e:	60d3      	str	r3, [r2, #12]
 8007340:	e002      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007342:	bf00      	nop
 8007344:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007350:	2b00      	cmp	r3, #0
 8007352:	d015      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007354:	4b29      	ldr	r3, [pc, #164]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800735a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007362:	4926      	ldr	r1, [pc, #152]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007364:	4313      	orrs	r3, r2
 8007366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007372:	d105      	bne.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007374:	4b21      	ldr	r3, [pc, #132]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	4a20      	ldr	r2, [pc, #128]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800737a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800737e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d015      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800738c:	4b1b      	ldr	r3, [pc, #108]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800738e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007392:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800739a:	4918      	ldr	r1, [pc, #96]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800739c:	4313      	orrs	r3, r2
 800739e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073aa:	d105      	bne.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80073ac:	4b13      	ldr	r3, [pc, #76]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	4a12      	ldr	r2, [pc, #72]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80073b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073b6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d015      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80073c4:	4b0d      	ldr	r3, [pc, #52]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80073c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073d2:	490a      	ldr	r1, [pc, #40]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80073e2:	d105      	bne.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073e4:	4b05      	ldr	r3, [pc, #20]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	4a04      	ldr	r2, [pc, #16]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80073ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80073f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3718      	adds	r7, #24
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	40021000 	.word	0x40021000

08007400 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d101      	bne.n	8007412 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e09d      	b.n	800754e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007416:	2b00      	cmp	r3, #0
 8007418:	d108      	bne.n	800742c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007422:	d009      	beq.n	8007438 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	61da      	str	r2, [r3, #28]
 800742a:	e005      	b.n	8007438 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007444:	b2db      	uxtb	r3, r3
 8007446:	2b00      	cmp	r3, #0
 8007448:	d106      	bne.n	8007458 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2200      	movs	r2, #0
 800744e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f7fb ff2a 	bl	80032ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2202      	movs	r2, #2
 800745c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800746e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007478:	d902      	bls.n	8007480 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800747a:	2300      	movs	r3, #0
 800747c:	60fb      	str	r3, [r7, #12]
 800747e:	e002      	b.n	8007486 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007480:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007484:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800748e:	d007      	beq.n	80074a0 <HAL_SPI_Init+0xa0>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007498:	d002      	beq.n	80074a0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80074b0:	431a      	orrs	r2, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	f003 0302 	and.w	r3, r3, #2
 80074ba:	431a      	orrs	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	695b      	ldr	r3, [r3, #20]
 80074c0:	f003 0301 	and.w	r3, r3, #1
 80074c4:	431a      	orrs	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074ce:	431a      	orrs	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	69db      	ldr	r3, [r3, #28]
 80074d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074d8:	431a      	orrs	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074e2:	ea42 0103 	orr.w	r1, r2, r3
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	430a      	orrs	r2, r1
 80074f4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	0c1b      	lsrs	r3, r3, #16
 80074fc:	f003 0204 	and.w	r2, r3, #4
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007504:	f003 0310 	and.w	r3, r3, #16
 8007508:	431a      	orrs	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800750e:	f003 0308 	and.w	r3, r3, #8
 8007512:	431a      	orrs	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800751c:	ea42 0103 	orr.w	r1, r2, r3
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	430a      	orrs	r2, r1
 800752c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	69da      	ldr	r2, [r3, #28]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800753c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007556:	b580      	push	{r7, lr}
 8007558:	b082      	sub	sp, #8
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d101      	bne.n	8007568 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e049      	b.n	80075fc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800756e:	b2db      	uxtb	r3, r3
 8007570:	2b00      	cmp	r3, #0
 8007572:	d106      	bne.n	8007582 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f7fc fa9f 	bl	8003ac0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2202      	movs	r2, #2
 8007586:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	3304      	adds	r3, #4
 8007592:	4619      	mov	r1, r3
 8007594:	4610      	mov	r0, r2
 8007596:	f000 fef7 	bl	8008388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2201      	movs	r2, #1
 80075b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2201      	movs	r2, #1
 80075de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b01      	cmp	r3, #1
 8007616:	d001      	beq.n	800761c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e054      	b.n	80076c6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2202      	movs	r2, #2
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68da      	ldr	r2, [r3, #12]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f042 0201 	orr.w	r2, r2, #1
 8007632:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a26      	ldr	r2, [pc, #152]	@ (80076d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d022      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x80>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007646:	d01d      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x80>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a22      	ldr	r2, [pc, #136]	@ (80076d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d018      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x80>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a21      	ldr	r2, [pc, #132]	@ (80076dc <HAL_TIM_Base_Start_IT+0xd8>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d013      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x80>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a1f      	ldr	r2, [pc, #124]	@ (80076e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d00e      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x80>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a1e      	ldr	r2, [pc, #120]	@ (80076e4 <HAL_TIM_Base_Start_IT+0xe0>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d009      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x80>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a1c      	ldr	r2, [pc, #112]	@ (80076e8 <HAL_TIM_Base_Start_IT+0xe4>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d004      	beq.n	8007684 <HAL_TIM_Base_Start_IT+0x80>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a1b      	ldr	r2, [pc, #108]	@ (80076ec <HAL_TIM_Base_Start_IT+0xe8>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d115      	bne.n	80076b0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	689a      	ldr	r2, [r3, #8]
 800768a:	4b19      	ldr	r3, [pc, #100]	@ (80076f0 <HAL_TIM_Base_Start_IT+0xec>)
 800768c:	4013      	ands	r3, r2
 800768e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2b06      	cmp	r3, #6
 8007694:	d015      	beq.n	80076c2 <HAL_TIM_Base_Start_IT+0xbe>
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800769c:	d011      	beq.n	80076c2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f042 0201 	orr.w	r2, r2, #1
 80076ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ae:	e008      	b.n	80076c2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f042 0201 	orr.w	r2, r2, #1
 80076be:	601a      	str	r2, [r3, #0]
 80076c0:	e000      	b.n	80076c4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	40012c00 	.word	0x40012c00
 80076d8:	40000400 	.word	0x40000400
 80076dc:	40000800 	.word	0x40000800
 80076e0:	40000c00 	.word	0x40000c00
 80076e4:	40013400 	.word	0x40013400
 80076e8:	40014000 	.word	0x40014000
 80076ec:	40015000 	.word	0x40015000
 80076f0:	00010007 	.word	0x00010007

080076f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d101      	bne.n	8007706 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	e049      	b.n	800779a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b00      	cmp	r3, #0
 8007710:	d106      	bne.n	8007720 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 f841 	bl	80077a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2202      	movs	r2, #2
 8007724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	3304      	adds	r3, #4
 8007730:	4619      	mov	r1, r3
 8007732:	4610      	mov	r0, r2
 8007734:	f000 fe28 	bl	8008388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3708      	adds	r7, #8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80077a2:	b480      	push	{r7}
 80077a4:	b083      	sub	sp, #12
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80077aa:	bf00      	nop
 80077ac:	370c      	adds	r7, #12
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr
	...

080077b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d109      	bne.n	80077dc <HAL_TIM_PWM_Start+0x24>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	bf14      	ite	ne
 80077d4:	2301      	movne	r3, #1
 80077d6:	2300      	moveq	r3, #0
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	e03c      	b.n	8007856 <HAL_TIM_PWM_Start+0x9e>
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	2b04      	cmp	r3, #4
 80077e0:	d109      	bne.n	80077f6 <HAL_TIM_PWM_Start+0x3e>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	bf14      	ite	ne
 80077ee:	2301      	movne	r3, #1
 80077f0:	2300      	moveq	r3, #0
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	e02f      	b.n	8007856 <HAL_TIM_PWM_Start+0x9e>
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b08      	cmp	r3, #8
 80077fa:	d109      	bne.n	8007810 <HAL_TIM_PWM_Start+0x58>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007802:	b2db      	uxtb	r3, r3
 8007804:	2b01      	cmp	r3, #1
 8007806:	bf14      	ite	ne
 8007808:	2301      	movne	r3, #1
 800780a:	2300      	moveq	r3, #0
 800780c:	b2db      	uxtb	r3, r3
 800780e:	e022      	b.n	8007856 <HAL_TIM_PWM_Start+0x9e>
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	2b0c      	cmp	r3, #12
 8007814:	d109      	bne.n	800782a <HAL_TIM_PWM_Start+0x72>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b01      	cmp	r3, #1
 8007820:	bf14      	ite	ne
 8007822:	2301      	movne	r3, #1
 8007824:	2300      	moveq	r3, #0
 8007826:	b2db      	uxtb	r3, r3
 8007828:	e015      	b.n	8007856 <HAL_TIM_PWM_Start+0x9e>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b10      	cmp	r3, #16
 800782e:	d109      	bne.n	8007844 <HAL_TIM_PWM_Start+0x8c>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b01      	cmp	r3, #1
 800783a:	bf14      	ite	ne
 800783c:	2301      	movne	r3, #1
 800783e:	2300      	moveq	r3, #0
 8007840:	b2db      	uxtb	r3, r3
 8007842:	e008      	b.n	8007856 <HAL_TIM_PWM_Start+0x9e>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800784a:	b2db      	uxtb	r3, r3
 800784c:	2b01      	cmp	r3, #1
 800784e:	bf14      	ite	ne
 8007850:	2301      	movne	r3, #1
 8007852:	2300      	moveq	r3, #0
 8007854:	b2db      	uxtb	r3, r3
 8007856:	2b00      	cmp	r3, #0
 8007858:	d001      	beq.n	800785e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e0a6      	b.n	80079ac <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d104      	bne.n	800786e <HAL_TIM_PWM_Start+0xb6>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2202      	movs	r2, #2
 8007868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800786c:	e023      	b.n	80078b6 <HAL_TIM_PWM_Start+0xfe>
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b04      	cmp	r3, #4
 8007872:	d104      	bne.n	800787e <HAL_TIM_PWM_Start+0xc6>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2202      	movs	r2, #2
 8007878:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800787c:	e01b      	b.n	80078b6 <HAL_TIM_PWM_Start+0xfe>
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	2b08      	cmp	r3, #8
 8007882:	d104      	bne.n	800788e <HAL_TIM_PWM_Start+0xd6>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800788c:	e013      	b.n	80078b6 <HAL_TIM_PWM_Start+0xfe>
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	2b0c      	cmp	r3, #12
 8007892:	d104      	bne.n	800789e <HAL_TIM_PWM_Start+0xe6>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2202      	movs	r2, #2
 8007898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800789c:	e00b      	b.n	80078b6 <HAL_TIM_PWM_Start+0xfe>
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	2b10      	cmp	r3, #16
 80078a2:	d104      	bne.n	80078ae <HAL_TIM_PWM_Start+0xf6>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2202      	movs	r2, #2
 80078a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078ac:	e003      	b.n	80078b6 <HAL_TIM_PWM_Start+0xfe>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2202      	movs	r2, #2
 80078b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2201      	movs	r2, #1
 80078bc:	6839      	ldr	r1, [r7, #0]
 80078be:	4618      	mov	r0, r3
 80078c0:	f001 f9dc 	bl	8008c7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a3a      	ldr	r2, [pc, #232]	@ (80079b4 <HAL_TIM_PWM_Start+0x1fc>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d018      	beq.n	8007900 <HAL_TIM_PWM_Start+0x148>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a39      	ldr	r2, [pc, #228]	@ (80079b8 <HAL_TIM_PWM_Start+0x200>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d013      	beq.n	8007900 <HAL_TIM_PWM_Start+0x148>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a37      	ldr	r2, [pc, #220]	@ (80079bc <HAL_TIM_PWM_Start+0x204>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d00e      	beq.n	8007900 <HAL_TIM_PWM_Start+0x148>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a36      	ldr	r2, [pc, #216]	@ (80079c0 <HAL_TIM_PWM_Start+0x208>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d009      	beq.n	8007900 <HAL_TIM_PWM_Start+0x148>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a34      	ldr	r2, [pc, #208]	@ (80079c4 <HAL_TIM_PWM_Start+0x20c>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d004      	beq.n	8007900 <HAL_TIM_PWM_Start+0x148>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a33      	ldr	r2, [pc, #204]	@ (80079c8 <HAL_TIM_PWM_Start+0x210>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d101      	bne.n	8007904 <HAL_TIM_PWM_Start+0x14c>
 8007900:	2301      	movs	r3, #1
 8007902:	e000      	b.n	8007906 <HAL_TIM_PWM_Start+0x14e>
 8007904:	2300      	movs	r3, #0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d007      	beq.n	800791a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007918:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a25      	ldr	r2, [pc, #148]	@ (80079b4 <HAL_TIM_PWM_Start+0x1fc>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d022      	beq.n	800796a <HAL_TIM_PWM_Start+0x1b2>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800792c:	d01d      	beq.n	800796a <HAL_TIM_PWM_Start+0x1b2>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a26      	ldr	r2, [pc, #152]	@ (80079cc <HAL_TIM_PWM_Start+0x214>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d018      	beq.n	800796a <HAL_TIM_PWM_Start+0x1b2>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a24      	ldr	r2, [pc, #144]	@ (80079d0 <HAL_TIM_PWM_Start+0x218>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d013      	beq.n	800796a <HAL_TIM_PWM_Start+0x1b2>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a23      	ldr	r2, [pc, #140]	@ (80079d4 <HAL_TIM_PWM_Start+0x21c>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d00e      	beq.n	800796a <HAL_TIM_PWM_Start+0x1b2>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a19      	ldr	r2, [pc, #100]	@ (80079b8 <HAL_TIM_PWM_Start+0x200>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d009      	beq.n	800796a <HAL_TIM_PWM_Start+0x1b2>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a18      	ldr	r2, [pc, #96]	@ (80079bc <HAL_TIM_PWM_Start+0x204>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d004      	beq.n	800796a <HAL_TIM_PWM_Start+0x1b2>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a18      	ldr	r2, [pc, #96]	@ (80079c8 <HAL_TIM_PWM_Start+0x210>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d115      	bne.n	8007996 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	689a      	ldr	r2, [r3, #8]
 8007970:	4b19      	ldr	r3, [pc, #100]	@ (80079d8 <HAL_TIM_PWM_Start+0x220>)
 8007972:	4013      	ands	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2b06      	cmp	r3, #6
 800797a:	d015      	beq.n	80079a8 <HAL_TIM_PWM_Start+0x1f0>
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007982:	d011      	beq.n	80079a8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f042 0201 	orr.w	r2, r2, #1
 8007992:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007994:	e008      	b.n	80079a8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f042 0201 	orr.w	r2, r2, #1
 80079a4:	601a      	str	r2, [r3, #0]
 80079a6:	e000      	b.n	80079aa <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	40012c00 	.word	0x40012c00
 80079b8:	40013400 	.word	0x40013400
 80079bc:	40014000 	.word	0x40014000
 80079c0:	40014400 	.word	0x40014400
 80079c4:	40014800 	.word	0x40014800
 80079c8:	40015000 	.word	0x40015000
 80079cc:	40000400 	.word	0x40000400
 80079d0:	40000800 	.word	0x40000800
 80079d4:	40000c00 	.word	0x40000c00
 80079d8:	00010007 	.word	0x00010007

080079dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b086      	sub	sp, #24
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d101      	bne.n	80079f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e097      	b.n	8007b20 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d106      	bne.n	8007a0a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f7fb ffb7 	bl	8003978 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2202      	movs	r2, #2
 8007a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	6812      	ldr	r2, [r2, #0]
 8007a1c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007a20:	f023 0307 	bic.w	r3, r3, #7
 8007a24:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	3304      	adds	r3, #4
 8007a2e:	4619      	mov	r1, r3
 8007a30:	4610      	mov	r0, r2
 8007a32:	f000 fca9 	bl	8008388 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	6a1b      	ldr	r3, [r3, #32]
 8007a4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	697a      	ldr	r2, [r7, #20]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a5e:	f023 0303 	bic.w	r3, r3, #3
 8007a62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	689a      	ldr	r2, [r3, #8]
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	699b      	ldr	r3, [r3, #24]
 8007a6c:	021b      	lsls	r3, r3, #8
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007a7c:	f023 030c 	bic.w	r3, r3, #12
 8007a80:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	68da      	ldr	r2, [r3, #12]
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	69db      	ldr	r3, [r3, #28]
 8007a96:	021b      	lsls	r3, r3, #8
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	011a      	lsls	r2, r3, #4
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	031b      	lsls	r3, r3, #12
 8007aac:	4313      	orrs	r3, r2
 8007aae:	693a      	ldr	r2, [r7, #16]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007aba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007ac2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	685a      	ldr	r2, [r3, #4]
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	695b      	ldr	r3, [r3, #20]
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	68fa      	ldr	r2, [r7, #12]
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2201      	movs	r2, #1
 8007b02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2201      	movs	r2, #1
 8007b12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3718      	adds	r7, #24
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b38:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b40:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b48:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b50:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d110      	bne.n	8007b7a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b58:	7bfb      	ldrb	r3, [r7, #15]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d102      	bne.n	8007b64 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b5e:	7b7b      	ldrb	r3, [r7, #13]
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d001      	beq.n	8007b68 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e069      	b.n	8007c3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2202      	movs	r2, #2
 8007b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b78:	e031      	b.n	8007bde <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d110      	bne.n	8007ba2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b80:	7bbb      	ldrb	r3, [r7, #14]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d102      	bne.n	8007b8c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b86:	7b3b      	ldrb	r3, [r7, #12]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d001      	beq.n	8007b90 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e055      	b.n	8007c3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2202      	movs	r2, #2
 8007b94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ba0:	e01d      	b.n	8007bde <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ba2:	7bfb      	ldrb	r3, [r7, #15]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d108      	bne.n	8007bba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ba8:	7bbb      	ldrb	r3, [r7, #14]
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d105      	bne.n	8007bba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007bae:	7b7b      	ldrb	r3, [r7, #13]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d102      	bne.n	8007bba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007bb4:	7b3b      	ldrb	r3, [r7, #12]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d001      	beq.n	8007bbe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e03e      	b.n	8007c3c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2202      	movs	r2, #2
 8007bc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2202      	movs	r2, #2
 8007bca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2202      	movs	r2, #2
 8007bd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2202      	movs	r2, #2
 8007bda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d003      	beq.n	8007bec <HAL_TIM_Encoder_Start+0xc4>
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	2b04      	cmp	r3, #4
 8007be8:	d008      	beq.n	8007bfc <HAL_TIM_Encoder_Start+0xd4>
 8007bea:	e00f      	b.n	8007c0c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	2100      	movs	r1, #0
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f001 f841 	bl	8008c7c <TIM_CCxChannelCmd>
      break;
 8007bfa:	e016      	b.n	8007c2a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2201      	movs	r2, #1
 8007c02:	2104      	movs	r1, #4
 8007c04:	4618      	mov	r0, r3
 8007c06:	f001 f839 	bl	8008c7c <TIM_CCxChannelCmd>
      break;
 8007c0a:	e00e      	b.n	8007c2a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2201      	movs	r2, #1
 8007c12:	2100      	movs	r1, #0
 8007c14:	4618      	mov	r0, r3
 8007c16:	f001 f831 	bl	8008c7c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	2104      	movs	r1, #4
 8007c22:	4618      	mov	r0, r3
 8007c24:	f001 f82a 	bl	8008c7c <TIM_CCxChannelCmd>
      break;
 8007c28:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f042 0201 	orr.w	r2, r2, #1
 8007c38:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	f003 0302 	and.w	r3, r3, #2
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d020      	beq.n	8007ca8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f003 0302 	and.w	r3, r3, #2
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d01b      	beq.n	8007ca8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f06f 0202 	mvn.w	r2, #2
 8007c78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	f003 0303 	and.w	r3, r3, #3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d003      	beq.n	8007c96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 fb5c 	bl	800834c <HAL_TIM_IC_CaptureCallback>
 8007c94:	e005      	b.n	8007ca2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 fb4e 	bl	8008338 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 fb5f 	bl	8008360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	f003 0304 	and.w	r3, r3, #4
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d020      	beq.n	8007cf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f003 0304 	and.w	r3, r3, #4
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d01b      	beq.n	8007cf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f06f 0204 	mvn.w	r2, #4
 8007cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2202      	movs	r2, #2
 8007cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fb36 	bl	800834c <HAL_TIM_IC_CaptureCallback>
 8007ce0:	e005      	b.n	8007cee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fb28 	bl	8008338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fb39 	bl	8008360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	f003 0308 	and.w	r3, r3, #8
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d020      	beq.n	8007d40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	f003 0308 	and.w	r3, r3, #8
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d01b      	beq.n	8007d40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f06f 0208 	mvn.w	r2, #8
 8007d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2204      	movs	r2, #4
 8007d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	69db      	ldr	r3, [r3, #28]
 8007d1e:	f003 0303 	and.w	r3, r3, #3
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d003      	beq.n	8007d2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 fb10 	bl	800834c <HAL_TIM_IC_CaptureCallback>
 8007d2c:	e005      	b.n	8007d3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 fb02 	bl	8008338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 fb13 	bl	8008360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	f003 0310 	and.w	r3, r3, #16
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d020      	beq.n	8007d8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f003 0310 	and.w	r3, r3, #16
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d01b      	beq.n	8007d8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f06f 0210 	mvn.w	r2, #16
 8007d5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2208      	movs	r2, #8
 8007d62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	69db      	ldr	r3, [r3, #28]
 8007d6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d003      	beq.n	8007d7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 faea 	bl	800834c <HAL_TIM_IC_CaptureCallback>
 8007d78:	e005      	b.n	8007d86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 fadc 	bl	8008338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 faed 	bl	8008360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00c      	beq.n	8007db0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f003 0301 	and.w	r3, r3, #1
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d007      	beq.n	8007db0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f06f 0201 	mvn.w	r2, #1
 8007da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f7fa fbd8 	bl	8002560 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d104      	bne.n	8007dc4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00c      	beq.n	8007dde <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d007      	beq.n	8007dde <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007dd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f001 f815 	bl	8008e08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00c      	beq.n	8007e02 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d007      	beq.n	8007e02 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f001 f80d 	bl	8008e1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00c      	beq.n	8007e26 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d007      	beq.n	8007e26 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007e1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f000 faa7 	bl	8008374 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	f003 0320 	and.w	r3, r3, #32
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00c      	beq.n	8007e4a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d007      	beq.n	8007e4a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f06f 0220 	mvn.w	r2, #32
 8007e42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 ffd5 	bl	8008df4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00c      	beq.n	8007e6e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d007      	beq.n	8007e6e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007e66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 ffe1 	bl	8008e30 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00c      	beq.n	8007e92 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d007      	beq.n	8007e92 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007e8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 ffd9 	bl	8008e44 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00c      	beq.n	8007eb6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d007      	beq.n	8007eb6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007eae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 ffd1 	bl	8008e58 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00c      	beq.n	8007eda <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d007      	beq.n	8007eda <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 ffc9 	bl	8008e6c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007eda:	bf00      	nop
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
	...

08007ee4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b086      	sub	sp, #24
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d101      	bne.n	8007f02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007efe:	2302      	movs	r3, #2
 8007f00:	e0ff      	b.n	8008102 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2201      	movs	r2, #1
 8007f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2b14      	cmp	r3, #20
 8007f0e:	f200 80f0 	bhi.w	80080f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007f12:	a201      	add	r2, pc, #4	@ (adr r2, 8007f18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f18:	08007f6d 	.word	0x08007f6d
 8007f1c:	080080f3 	.word	0x080080f3
 8007f20:	080080f3 	.word	0x080080f3
 8007f24:	080080f3 	.word	0x080080f3
 8007f28:	08007fad 	.word	0x08007fad
 8007f2c:	080080f3 	.word	0x080080f3
 8007f30:	080080f3 	.word	0x080080f3
 8007f34:	080080f3 	.word	0x080080f3
 8007f38:	08007fef 	.word	0x08007fef
 8007f3c:	080080f3 	.word	0x080080f3
 8007f40:	080080f3 	.word	0x080080f3
 8007f44:	080080f3 	.word	0x080080f3
 8007f48:	0800802f 	.word	0x0800802f
 8007f4c:	080080f3 	.word	0x080080f3
 8007f50:	080080f3 	.word	0x080080f3
 8007f54:	080080f3 	.word	0x080080f3
 8007f58:	08008071 	.word	0x08008071
 8007f5c:	080080f3 	.word	0x080080f3
 8007f60:	080080f3 	.word	0x080080f3
 8007f64:	080080f3 	.word	0x080080f3
 8007f68:	080080b1 	.word	0x080080b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68b9      	ldr	r1, [r7, #8]
 8007f72:	4618      	mov	r0, r3
 8007f74:	f000 fabc 	bl	80084f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	699a      	ldr	r2, [r3, #24]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f042 0208 	orr.w	r2, r2, #8
 8007f86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	699a      	ldr	r2, [r3, #24]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f022 0204 	bic.w	r2, r2, #4
 8007f96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6999      	ldr	r1, [r3, #24]
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	430a      	orrs	r2, r1
 8007fa8:	619a      	str	r2, [r3, #24]
      break;
 8007faa:	e0a5      	b.n	80080f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68b9      	ldr	r1, [r7, #8]
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f000 fb36 	bl	8008624 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	699a      	ldr	r2, [r3, #24]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	699a      	ldr	r2, [r3, #24]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6999      	ldr	r1, [r3, #24]
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	021a      	lsls	r2, r3, #8
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	619a      	str	r2, [r3, #24]
      break;
 8007fec:	e084      	b.n	80080f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68b9      	ldr	r1, [r7, #8]
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f000 fba9 	bl	800874c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	69da      	ldr	r2, [r3, #28]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f042 0208 	orr.w	r2, r2, #8
 8008008:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	69da      	ldr	r2, [r3, #28]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f022 0204 	bic.w	r2, r2, #4
 8008018:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	69d9      	ldr	r1, [r3, #28]
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	691a      	ldr	r2, [r3, #16]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	430a      	orrs	r2, r1
 800802a:	61da      	str	r2, [r3, #28]
      break;
 800802c:	e064      	b.n	80080f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68b9      	ldr	r1, [r7, #8]
 8008034:	4618      	mov	r0, r3
 8008036:	f000 fc1b 	bl	8008870 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	69da      	ldr	r2, [r3, #28]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008048:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	69da      	ldr	r2, [r3, #28]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008058:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	69d9      	ldr	r1, [r3, #28]
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	691b      	ldr	r3, [r3, #16]
 8008064:	021a      	lsls	r2, r3, #8
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	430a      	orrs	r2, r1
 800806c:	61da      	str	r2, [r3, #28]
      break;
 800806e:	e043      	b.n	80080f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68b9      	ldr	r1, [r7, #8]
 8008076:	4618      	mov	r0, r3
 8008078:	f000 fc8e 	bl	8008998 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 0208 	orr.w	r2, r2, #8
 800808a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f022 0204 	bic.w	r2, r2, #4
 800809a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	691a      	ldr	r2, [r3, #16]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	430a      	orrs	r2, r1
 80080ac:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80080ae:	e023      	b.n	80080f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68b9      	ldr	r1, [r7, #8]
 80080b6:	4618      	mov	r0, r3
 80080b8:	f000 fcd8 	bl	8008a6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080da:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	021a      	lsls	r2, r3, #8
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	430a      	orrs	r2, r1
 80080ee:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80080f0:	e002      	b.n	80080f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	75fb      	strb	r3, [r7, #23]
      break;
 80080f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008100:	7dfb      	ldrb	r3, [r7, #23]
}
 8008102:	4618      	mov	r0, r3
 8008104:	3718      	adds	r7, #24
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop

0800810c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008120:	2b01      	cmp	r3, #1
 8008122:	d101      	bne.n	8008128 <HAL_TIM_ConfigClockSource+0x1c>
 8008124:	2302      	movs	r3, #2
 8008126:	e0f6      	b.n	8008316 <HAL_TIM_ConfigClockSource+0x20a>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2202      	movs	r2, #2
 8008134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008146:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800814a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008152:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	68ba      	ldr	r2, [r7, #8]
 800815a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a6f      	ldr	r2, [pc, #444]	@ (8008320 <HAL_TIM_ConfigClockSource+0x214>)
 8008162:	4293      	cmp	r3, r2
 8008164:	f000 80c1 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008168:	4a6d      	ldr	r2, [pc, #436]	@ (8008320 <HAL_TIM_ConfigClockSource+0x214>)
 800816a:	4293      	cmp	r3, r2
 800816c:	f200 80c6 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 8008170:	4a6c      	ldr	r2, [pc, #432]	@ (8008324 <HAL_TIM_ConfigClockSource+0x218>)
 8008172:	4293      	cmp	r3, r2
 8008174:	f000 80b9 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008178:	4a6a      	ldr	r2, [pc, #424]	@ (8008324 <HAL_TIM_ConfigClockSource+0x218>)
 800817a:	4293      	cmp	r3, r2
 800817c:	f200 80be 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 8008180:	4a69      	ldr	r2, [pc, #420]	@ (8008328 <HAL_TIM_ConfigClockSource+0x21c>)
 8008182:	4293      	cmp	r3, r2
 8008184:	f000 80b1 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008188:	4a67      	ldr	r2, [pc, #412]	@ (8008328 <HAL_TIM_ConfigClockSource+0x21c>)
 800818a:	4293      	cmp	r3, r2
 800818c:	f200 80b6 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 8008190:	4a66      	ldr	r2, [pc, #408]	@ (800832c <HAL_TIM_ConfigClockSource+0x220>)
 8008192:	4293      	cmp	r3, r2
 8008194:	f000 80a9 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008198:	4a64      	ldr	r2, [pc, #400]	@ (800832c <HAL_TIM_ConfigClockSource+0x220>)
 800819a:	4293      	cmp	r3, r2
 800819c:	f200 80ae 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 80081a0:	4a63      	ldr	r2, [pc, #396]	@ (8008330 <HAL_TIM_ConfigClockSource+0x224>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	f000 80a1 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 80081a8:	4a61      	ldr	r2, [pc, #388]	@ (8008330 <HAL_TIM_ConfigClockSource+0x224>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	f200 80a6 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 80081b0:	4a60      	ldr	r2, [pc, #384]	@ (8008334 <HAL_TIM_ConfigClockSource+0x228>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	f000 8099 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 80081b8:	4a5e      	ldr	r2, [pc, #376]	@ (8008334 <HAL_TIM_ConfigClockSource+0x228>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	f200 809e 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 80081c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80081c4:	f000 8091 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 80081c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80081cc:	f200 8096 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 80081d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081d4:	f000 8089 	beq.w	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 80081d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081dc:	f200 808e 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 80081e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081e4:	d03e      	beq.n	8008264 <HAL_TIM_ConfigClockSource+0x158>
 80081e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081ea:	f200 8087 	bhi.w	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 80081ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081f2:	f000 8086 	beq.w	8008302 <HAL_TIM_ConfigClockSource+0x1f6>
 80081f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081fa:	d87f      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 80081fc:	2b70      	cmp	r3, #112	@ 0x70
 80081fe:	d01a      	beq.n	8008236 <HAL_TIM_ConfigClockSource+0x12a>
 8008200:	2b70      	cmp	r3, #112	@ 0x70
 8008202:	d87b      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 8008204:	2b60      	cmp	r3, #96	@ 0x60
 8008206:	d050      	beq.n	80082aa <HAL_TIM_ConfigClockSource+0x19e>
 8008208:	2b60      	cmp	r3, #96	@ 0x60
 800820a:	d877      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 800820c:	2b50      	cmp	r3, #80	@ 0x50
 800820e:	d03c      	beq.n	800828a <HAL_TIM_ConfigClockSource+0x17e>
 8008210:	2b50      	cmp	r3, #80	@ 0x50
 8008212:	d873      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 8008214:	2b40      	cmp	r3, #64	@ 0x40
 8008216:	d058      	beq.n	80082ca <HAL_TIM_ConfigClockSource+0x1be>
 8008218:	2b40      	cmp	r3, #64	@ 0x40
 800821a:	d86f      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 800821c:	2b30      	cmp	r3, #48	@ 0x30
 800821e:	d064      	beq.n	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008220:	2b30      	cmp	r3, #48	@ 0x30
 8008222:	d86b      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 8008224:	2b20      	cmp	r3, #32
 8008226:	d060      	beq.n	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008228:	2b20      	cmp	r3, #32
 800822a:	d867      	bhi.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
 800822c:	2b00      	cmp	r3, #0
 800822e:	d05c      	beq.n	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008230:	2b10      	cmp	r3, #16
 8008232:	d05a      	beq.n	80082ea <HAL_TIM_ConfigClockSource+0x1de>
 8008234:	e062      	b.n	80082fc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008246:	f000 fcf9 	bl	8008c3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008258:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68ba      	ldr	r2, [r7, #8]
 8008260:	609a      	str	r2, [r3, #8]
      break;
 8008262:	e04f      	b.n	8008304 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008274:	f000 fce2 	bl	8008c3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689a      	ldr	r2, [r3, #8]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008286:	609a      	str	r2, [r3, #8]
      break;
 8008288:	e03c      	b.n	8008304 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008296:	461a      	mov	r2, r3
 8008298:	f000 fc54 	bl	8008b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2150      	movs	r1, #80	@ 0x50
 80082a2:	4618      	mov	r0, r3
 80082a4:	f000 fcad 	bl	8008c02 <TIM_ITRx_SetConfig>
      break;
 80082a8:	e02c      	b.n	8008304 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80082b6:	461a      	mov	r2, r3
 80082b8:	f000 fc73 	bl	8008ba2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2160      	movs	r1, #96	@ 0x60
 80082c2:	4618      	mov	r0, r3
 80082c4:	f000 fc9d 	bl	8008c02 <TIM_ITRx_SetConfig>
      break;
 80082c8:	e01c      	b.n	8008304 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082d6:	461a      	mov	r2, r3
 80082d8:	f000 fc34 	bl	8008b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2140      	movs	r1, #64	@ 0x40
 80082e2:	4618      	mov	r0, r3
 80082e4:	f000 fc8d 	bl	8008c02 <TIM_ITRx_SetConfig>
      break;
 80082e8:	e00c      	b.n	8008304 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4619      	mov	r1, r3
 80082f4:	4610      	mov	r0, r2
 80082f6:	f000 fc84 	bl	8008c02 <TIM_ITRx_SetConfig>
      break;
 80082fa:	e003      	b.n	8008304 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008300:	e000      	b.n	8008304 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008302:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008314:	7bfb      	ldrb	r3, [r7, #15]
}
 8008316:	4618      	mov	r0, r3
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	00100070 	.word	0x00100070
 8008324:	00100060 	.word	0x00100060
 8008328:	00100050 	.word	0x00100050
 800832c:	00100040 	.word	0x00100040
 8008330:	00100030 	.word	0x00100030
 8008334:	00100020 	.word	0x00100020

08008338 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008354:	bf00      	nop
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800837c:	bf00      	nop
 800837e:	370c      	adds	r7, #12
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	4a4c      	ldr	r2, [pc, #304]	@ (80084cc <TIM_Base_SetConfig+0x144>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d017      	beq.n	80083d0 <TIM_Base_SetConfig+0x48>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083a6:	d013      	beq.n	80083d0 <TIM_Base_SetConfig+0x48>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	4a49      	ldr	r2, [pc, #292]	@ (80084d0 <TIM_Base_SetConfig+0x148>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d00f      	beq.n	80083d0 <TIM_Base_SetConfig+0x48>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a48      	ldr	r2, [pc, #288]	@ (80084d4 <TIM_Base_SetConfig+0x14c>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d00b      	beq.n	80083d0 <TIM_Base_SetConfig+0x48>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4a47      	ldr	r2, [pc, #284]	@ (80084d8 <TIM_Base_SetConfig+0x150>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d007      	beq.n	80083d0 <TIM_Base_SetConfig+0x48>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a46      	ldr	r2, [pc, #280]	@ (80084dc <TIM_Base_SetConfig+0x154>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d003      	beq.n	80083d0 <TIM_Base_SetConfig+0x48>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a45      	ldr	r2, [pc, #276]	@ (80084e0 <TIM_Base_SetConfig+0x158>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d108      	bne.n	80083e2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	4313      	orrs	r3, r2
 80083e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	4a39      	ldr	r2, [pc, #228]	@ (80084cc <TIM_Base_SetConfig+0x144>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d023      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083f0:	d01f      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	4a36      	ldr	r2, [pc, #216]	@ (80084d0 <TIM_Base_SetConfig+0x148>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d01b      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	4a35      	ldr	r2, [pc, #212]	@ (80084d4 <TIM_Base_SetConfig+0x14c>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d017      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	4a34      	ldr	r2, [pc, #208]	@ (80084d8 <TIM_Base_SetConfig+0x150>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d013      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	4a33      	ldr	r2, [pc, #204]	@ (80084dc <TIM_Base_SetConfig+0x154>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d00f      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	4a33      	ldr	r2, [pc, #204]	@ (80084e4 <TIM_Base_SetConfig+0x15c>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d00b      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	4a32      	ldr	r2, [pc, #200]	@ (80084e8 <TIM_Base_SetConfig+0x160>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d007      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	4a31      	ldr	r2, [pc, #196]	@ (80084ec <TIM_Base_SetConfig+0x164>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d003      	beq.n	8008432 <TIM_Base_SetConfig+0xaa>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	4a2c      	ldr	r2, [pc, #176]	@ (80084e0 <TIM_Base_SetConfig+0x158>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d108      	bne.n	8008444 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	68db      	ldr	r3, [r3, #12]
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	4313      	orrs	r3, r2
 8008442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	695b      	ldr	r3, [r3, #20]
 800844e:	4313      	orrs	r3, r2
 8008450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	68fa      	ldr	r2, [r7, #12]
 8008456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	689a      	ldr	r2, [r3, #8]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a18      	ldr	r2, [pc, #96]	@ (80084cc <TIM_Base_SetConfig+0x144>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d013      	beq.n	8008498 <TIM_Base_SetConfig+0x110>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a1a      	ldr	r2, [pc, #104]	@ (80084dc <TIM_Base_SetConfig+0x154>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d00f      	beq.n	8008498 <TIM_Base_SetConfig+0x110>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a1a      	ldr	r2, [pc, #104]	@ (80084e4 <TIM_Base_SetConfig+0x15c>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d00b      	beq.n	8008498 <TIM_Base_SetConfig+0x110>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a19      	ldr	r2, [pc, #100]	@ (80084e8 <TIM_Base_SetConfig+0x160>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d007      	beq.n	8008498 <TIM_Base_SetConfig+0x110>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a18      	ldr	r2, [pc, #96]	@ (80084ec <TIM_Base_SetConfig+0x164>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d003      	beq.n	8008498 <TIM_Base_SetConfig+0x110>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a13      	ldr	r2, [pc, #76]	@ (80084e0 <TIM_Base_SetConfig+0x158>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d103      	bne.n	80084a0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	691a      	ldr	r2, [r3, #16]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	691b      	ldr	r3, [r3, #16]
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d105      	bne.n	80084be <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	f023 0201 	bic.w	r2, r3, #1
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	611a      	str	r2, [r3, #16]
  }
}
 80084be:	bf00      	nop
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop
 80084cc:	40012c00 	.word	0x40012c00
 80084d0:	40000400 	.word	0x40000400
 80084d4:	40000800 	.word	0x40000800
 80084d8:	40000c00 	.word	0x40000c00
 80084dc:	40013400 	.word	0x40013400
 80084e0:	40015000 	.word	0x40015000
 80084e4:	40014000 	.word	0x40014000
 80084e8:	40014400 	.word	0x40014400
 80084ec:	40014800 	.word	0x40014800

080084f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b087      	sub	sp, #28
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6a1b      	ldr	r3, [r3, #32]
 80084fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6a1b      	ldr	r3, [r3, #32]
 8008504:	f023 0201 	bic.w	r2, r3, #1
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	699b      	ldr	r3, [r3, #24]
 8008516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800851e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f023 0303 	bic.w	r3, r3, #3
 800852a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	4313      	orrs	r3, r2
 8008534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f023 0302 	bic.w	r3, r3, #2
 800853c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	697a      	ldr	r2, [r7, #20]
 8008544:	4313      	orrs	r3, r2
 8008546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	4a30      	ldr	r2, [pc, #192]	@ (800860c <TIM_OC1_SetConfig+0x11c>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d013      	beq.n	8008578 <TIM_OC1_SetConfig+0x88>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	4a2f      	ldr	r2, [pc, #188]	@ (8008610 <TIM_OC1_SetConfig+0x120>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d00f      	beq.n	8008578 <TIM_OC1_SetConfig+0x88>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4a2e      	ldr	r2, [pc, #184]	@ (8008614 <TIM_OC1_SetConfig+0x124>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d00b      	beq.n	8008578 <TIM_OC1_SetConfig+0x88>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4a2d      	ldr	r2, [pc, #180]	@ (8008618 <TIM_OC1_SetConfig+0x128>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d007      	beq.n	8008578 <TIM_OC1_SetConfig+0x88>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a2c      	ldr	r2, [pc, #176]	@ (800861c <TIM_OC1_SetConfig+0x12c>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d003      	beq.n	8008578 <TIM_OC1_SetConfig+0x88>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a2b      	ldr	r2, [pc, #172]	@ (8008620 <TIM_OC1_SetConfig+0x130>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d10c      	bne.n	8008592 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	f023 0308 	bic.w	r3, r3, #8
 800857e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	4313      	orrs	r3, r2
 8008588:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	f023 0304 	bic.w	r3, r3, #4
 8008590:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a1d      	ldr	r2, [pc, #116]	@ (800860c <TIM_OC1_SetConfig+0x11c>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d013      	beq.n	80085c2 <TIM_OC1_SetConfig+0xd2>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a1c      	ldr	r2, [pc, #112]	@ (8008610 <TIM_OC1_SetConfig+0x120>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d00f      	beq.n	80085c2 <TIM_OC1_SetConfig+0xd2>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a1b      	ldr	r2, [pc, #108]	@ (8008614 <TIM_OC1_SetConfig+0x124>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d00b      	beq.n	80085c2 <TIM_OC1_SetConfig+0xd2>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008618 <TIM_OC1_SetConfig+0x128>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d007      	beq.n	80085c2 <TIM_OC1_SetConfig+0xd2>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a19      	ldr	r2, [pc, #100]	@ (800861c <TIM_OC1_SetConfig+0x12c>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d003      	beq.n	80085c2 <TIM_OC1_SetConfig+0xd2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4a18      	ldr	r2, [pc, #96]	@ (8008620 <TIM_OC1_SetConfig+0x130>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d111      	bne.n	80085e6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80085d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	695b      	ldr	r3, [r3, #20]
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	4313      	orrs	r3, r2
 80085da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	699b      	ldr	r3, [r3, #24]
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	685a      	ldr	r2, [r3, #4]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	697a      	ldr	r2, [r7, #20]
 80085fe:	621a      	str	r2, [r3, #32]
}
 8008600:	bf00      	nop
 8008602:	371c      	adds	r7, #28
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr
 800860c:	40012c00 	.word	0x40012c00
 8008610:	40013400 	.word	0x40013400
 8008614:	40014000 	.word	0x40014000
 8008618:	40014400 	.word	0x40014400
 800861c:	40014800 	.word	0x40014800
 8008620:	40015000 	.word	0x40015000

08008624 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008624:	b480      	push	{r7}
 8008626:	b087      	sub	sp, #28
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a1b      	ldr	r3, [r3, #32]
 8008632:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6a1b      	ldr	r3, [r3, #32]
 8008638:	f023 0210 	bic.w	r2, r3, #16
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	699b      	ldr	r3, [r3, #24]
 800864a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008652:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800865e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	021b      	lsls	r3, r3, #8
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	4313      	orrs	r3, r2
 800866a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	f023 0320 	bic.w	r3, r3, #32
 8008672:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	011b      	lsls	r3, r3, #4
 800867a:	697a      	ldr	r2, [r7, #20]
 800867c:	4313      	orrs	r3, r2
 800867e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	4a2c      	ldr	r2, [pc, #176]	@ (8008734 <TIM_OC2_SetConfig+0x110>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d007      	beq.n	8008698 <TIM_OC2_SetConfig+0x74>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a2b      	ldr	r2, [pc, #172]	@ (8008738 <TIM_OC2_SetConfig+0x114>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d003      	beq.n	8008698 <TIM_OC2_SetConfig+0x74>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a2a      	ldr	r2, [pc, #168]	@ (800873c <TIM_OC2_SetConfig+0x118>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d10d      	bne.n	80086b4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800869e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	68db      	ldr	r3, [r3, #12]
 80086a4:	011b      	lsls	r3, r3, #4
 80086a6:	697a      	ldr	r2, [r7, #20]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	4a1f      	ldr	r2, [pc, #124]	@ (8008734 <TIM_OC2_SetConfig+0x110>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d013      	beq.n	80086e4 <TIM_OC2_SetConfig+0xc0>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4a1e      	ldr	r2, [pc, #120]	@ (8008738 <TIM_OC2_SetConfig+0x114>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d00f      	beq.n	80086e4 <TIM_OC2_SetConfig+0xc0>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008740 <TIM_OC2_SetConfig+0x11c>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d00b      	beq.n	80086e4 <TIM_OC2_SetConfig+0xc0>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	4a1d      	ldr	r2, [pc, #116]	@ (8008744 <TIM_OC2_SetConfig+0x120>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d007      	beq.n	80086e4 <TIM_OC2_SetConfig+0xc0>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a1c      	ldr	r2, [pc, #112]	@ (8008748 <TIM_OC2_SetConfig+0x124>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d003      	beq.n	80086e4 <TIM_OC2_SetConfig+0xc0>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	4a17      	ldr	r2, [pc, #92]	@ (800873c <TIM_OC2_SetConfig+0x118>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d113      	bne.n	800870c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80086f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	693a      	ldr	r2, [r7, #16]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	4313      	orrs	r3, r2
 800870a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	693a      	ldr	r2, [r7, #16]
 8008710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	621a      	str	r2, [r3, #32]
}
 8008726:	bf00      	nop
 8008728:	371c      	adds	r7, #28
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	40012c00 	.word	0x40012c00
 8008738:	40013400 	.word	0x40013400
 800873c:	40015000 	.word	0x40015000
 8008740:	40014000 	.word	0x40014000
 8008744:	40014400 	.word	0x40014400
 8008748:	40014800 	.word	0x40014800

0800874c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800874c:	b480      	push	{r7}
 800874e:	b087      	sub	sp, #28
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a1b      	ldr	r3, [r3, #32]
 800875a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6a1b      	ldr	r3, [r3, #32]
 8008760:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	69db      	ldr	r3, [r3, #28]
 8008772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800877a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800877e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f023 0303 	bic.w	r3, r3, #3
 8008786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	4313      	orrs	r3, r2
 8008790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	021b      	lsls	r3, r3, #8
 80087a0:	697a      	ldr	r2, [r7, #20]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a2b      	ldr	r2, [pc, #172]	@ (8008858 <TIM_OC3_SetConfig+0x10c>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d007      	beq.n	80087be <TIM_OC3_SetConfig+0x72>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a2a      	ldr	r2, [pc, #168]	@ (800885c <TIM_OC3_SetConfig+0x110>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d003      	beq.n	80087be <TIM_OC3_SetConfig+0x72>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a29      	ldr	r2, [pc, #164]	@ (8008860 <TIM_OC3_SetConfig+0x114>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d10d      	bne.n	80087da <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80087c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	68db      	ldr	r3, [r3, #12]
 80087ca:	021b      	lsls	r3, r3, #8
 80087cc:	697a      	ldr	r2, [r7, #20]
 80087ce:	4313      	orrs	r3, r2
 80087d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80087d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a1e      	ldr	r2, [pc, #120]	@ (8008858 <TIM_OC3_SetConfig+0x10c>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d013      	beq.n	800880a <TIM_OC3_SetConfig+0xbe>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	4a1d      	ldr	r2, [pc, #116]	@ (800885c <TIM_OC3_SetConfig+0x110>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d00f      	beq.n	800880a <TIM_OC3_SetConfig+0xbe>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008864 <TIM_OC3_SetConfig+0x118>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d00b      	beq.n	800880a <TIM_OC3_SetConfig+0xbe>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4a1c      	ldr	r2, [pc, #112]	@ (8008868 <TIM_OC3_SetConfig+0x11c>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d007      	beq.n	800880a <TIM_OC3_SetConfig+0xbe>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a1b      	ldr	r2, [pc, #108]	@ (800886c <TIM_OC3_SetConfig+0x120>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d003      	beq.n	800880a <TIM_OC3_SetConfig+0xbe>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a16      	ldr	r2, [pc, #88]	@ (8008860 <TIM_OC3_SetConfig+0x114>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d113      	bne.n	8008832 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008810:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008818:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	695b      	ldr	r3, [r3, #20]
 800881e:	011b      	lsls	r3, r3, #4
 8008820:	693a      	ldr	r2, [r7, #16]
 8008822:	4313      	orrs	r3, r2
 8008824:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	011b      	lsls	r3, r3, #4
 800882c:	693a      	ldr	r2, [r7, #16]
 800882e:	4313      	orrs	r3, r2
 8008830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	697a      	ldr	r2, [r7, #20]
 800884a:	621a      	str	r2, [r3, #32]
}
 800884c:	bf00      	nop
 800884e:	371c      	adds	r7, #28
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	40012c00 	.word	0x40012c00
 800885c:	40013400 	.word	0x40013400
 8008860:	40015000 	.word	0x40015000
 8008864:	40014000 	.word	0x40014000
 8008868:	40014400 	.word	0x40014400
 800886c:	40014800 	.word	0x40014800

08008870 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008870:	b480      	push	{r7}
 8008872:	b087      	sub	sp, #28
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a1b      	ldr	r3, [r3, #32]
 800887e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a1b      	ldr	r3, [r3, #32]
 8008884:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	69db      	ldr	r3, [r3, #28]
 8008896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800889e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	021b      	lsls	r3, r3, #8
 80088b2:	68fa      	ldr	r2, [r7, #12]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80088be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	031b      	lsls	r3, r3, #12
 80088c6:	697a      	ldr	r2, [r7, #20]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a2c      	ldr	r2, [pc, #176]	@ (8008980 <TIM_OC4_SetConfig+0x110>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d007      	beq.n	80088e4 <TIM_OC4_SetConfig+0x74>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4a2b      	ldr	r2, [pc, #172]	@ (8008984 <TIM_OC4_SetConfig+0x114>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d003      	beq.n	80088e4 <TIM_OC4_SetConfig+0x74>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a2a      	ldr	r2, [pc, #168]	@ (8008988 <TIM_OC4_SetConfig+0x118>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d10d      	bne.n	8008900 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80088ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	68db      	ldr	r3, [r3, #12]
 80088f0:	031b      	lsls	r3, r3, #12
 80088f2:	697a      	ldr	r2, [r7, #20]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	4a1f      	ldr	r2, [pc, #124]	@ (8008980 <TIM_OC4_SetConfig+0x110>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d013      	beq.n	8008930 <TIM_OC4_SetConfig+0xc0>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	4a1e      	ldr	r2, [pc, #120]	@ (8008984 <TIM_OC4_SetConfig+0x114>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d00f      	beq.n	8008930 <TIM_OC4_SetConfig+0xc0>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	4a1e      	ldr	r2, [pc, #120]	@ (800898c <TIM_OC4_SetConfig+0x11c>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d00b      	beq.n	8008930 <TIM_OC4_SetConfig+0xc0>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	4a1d      	ldr	r2, [pc, #116]	@ (8008990 <TIM_OC4_SetConfig+0x120>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d007      	beq.n	8008930 <TIM_OC4_SetConfig+0xc0>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4a1c      	ldr	r2, [pc, #112]	@ (8008994 <TIM_OC4_SetConfig+0x124>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d003      	beq.n	8008930 <TIM_OC4_SetConfig+0xc0>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a17      	ldr	r2, [pc, #92]	@ (8008988 <TIM_OC4_SetConfig+0x118>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d113      	bne.n	8008958 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008936:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800893e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	695b      	ldr	r3, [r3, #20]
 8008944:	019b      	lsls	r3, r3, #6
 8008946:	693a      	ldr	r2, [r7, #16]
 8008948:	4313      	orrs	r3, r2
 800894a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	699b      	ldr	r3, [r3, #24]
 8008950:	019b      	lsls	r3, r3, #6
 8008952:	693a      	ldr	r2, [r7, #16]
 8008954:	4313      	orrs	r3, r2
 8008956:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	685a      	ldr	r2, [r3, #4]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	621a      	str	r2, [r3, #32]
}
 8008972:	bf00      	nop
 8008974:	371c      	adds	r7, #28
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr
 800897e:	bf00      	nop
 8008980:	40012c00 	.word	0x40012c00
 8008984:	40013400 	.word	0x40013400
 8008988:	40015000 	.word	0x40015000
 800898c:	40014000 	.word	0x40014000
 8008990:	40014400 	.word	0x40014400
 8008994:	40014800 	.word	0x40014800

08008998 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008998:	b480      	push	{r7}
 800899a:	b087      	sub	sp, #28
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6a1b      	ldr	r3, [r3, #32]
 80089a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6a1b      	ldr	r3, [r3, #32]
 80089ac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80089dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	041b      	lsls	r3, r3, #16
 80089e4:	693a      	ldr	r2, [r7, #16]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a19      	ldr	r2, [pc, #100]	@ (8008a54 <TIM_OC5_SetConfig+0xbc>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d013      	beq.n	8008a1a <TIM_OC5_SetConfig+0x82>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a18      	ldr	r2, [pc, #96]	@ (8008a58 <TIM_OC5_SetConfig+0xc0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d00f      	beq.n	8008a1a <TIM_OC5_SetConfig+0x82>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4a17      	ldr	r2, [pc, #92]	@ (8008a5c <TIM_OC5_SetConfig+0xc4>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d00b      	beq.n	8008a1a <TIM_OC5_SetConfig+0x82>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a16      	ldr	r2, [pc, #88]	@ (8008a60 <TIM_OC5_SetConfig+0xc8>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d007      	beq.n	8008a1a <TIM_OC5_SetConfig+0x82>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4a15      	ldr	r2, [pc, #84]	@ (8008a64 <TIM_OC5_SetConfig+0xcc>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d003      	beq.n	8008a1a <TIM_OC5_SetConfig+0x82>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4a14      	ldr	r2, [pc, #80]	@ (8008a68 <TIM_OC5_SetConfig+0xd0>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d109      	bne.n	8008a2e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a20:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	695b      	ldr	r3, [r3, #20]
 8008a26:	021b      	lsls	r3, r3, #8
 8008a28:	697a      	ldr	r2, [r7, #20]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	697a      	ldr	r2, [r7, #20]
 8008a32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	68fa      	ldr	r2, [r7, #12]
 8008a38:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	685a      	ldr	r2, [r3, #4]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	693a      	ldr	r2, [r7, #16]
 8008a46:	621a      	str	r2, [r3, #32]
}
 8008a48:	bf00      	nop
 8008a4a:	371c      	adds	r7, #28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	40012c00 	.word	0x40012c00
 8008a58:	40013400 	.word	0x40013400
 8008a5c:	40014000 	.word	0x40014000
 8008a60:	40014400 	.word	0x40014400
 8008a64:	40014800 	.word	0x40014800
 8008a68:	40015000 	.word	0x40015000

08008a6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b087      	sub	sp, #28
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a1b      	ldr	r3, [r3, #32]
 8008a7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6a1b      	ldr	r3, [r3, #32]
 8008a80:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	021b      	lsls	r3, r3, #8
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ab2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	051b      	lsls	r3, r3, #20
 8008aba:	693a      	ldr	r2, [r7, #16]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8008b2c <TIM_OC6_SetConfig+0xc0>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d013      	beq.n	8008af0 <TIM_OC6_SetConfig+0x84>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	4a19      	ldr	r2, [pc, #100]	@ (8008b30 <TIM_OC6_SetConfig+0xc4>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d00f      	beq.n	8008af0 <TIM_OC6_SetConfig+0x84>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a18      	ldr	r2, [pc, #96]	@ (8008b34 <TIM_OC6_SetConfig+0xc8>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d00b      	beq.n	8008af0 <TIM_OC6_SetConfig+0x84>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4a17      	ldr	r2, [pc, #92]	@ (8008b38 <TIM_OC6_SetConfig+0xcc>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d007      	beq.n	8008af0 <TIM_OC6_SetConfig+0x84>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	4a16      	ldr	r2, [pc, #88]	@ (8008b3c <TIM_OC6_SetConfig+0xd0>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d003      	beq.n	8008af0 <TIM_OC6_SetConfig+0x84>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	4a15      	ldr	r2, [pc, #84]	@ (8008b40 <TIM_OC6_SetConfig+0xd4>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d109      	bne.n	8008b04 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008af6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	695b      	ldr	r3, [r3, #20]
 8008afc:	029b      	lsls	r3, r3, #10
 8008afe:	697a      	ldr	r2, [r7, #20]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	697a      	ldr	r2, [r7, #20]
 8008b08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	685a      	ldr	r2, [r3, #4]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	693a      	ldr	r2, [r7, #16]
 8008b1c:	621a      	str	r2, [r3, #32]
}
 8008b1e:	bf00      	nop
 8008b20:	371c      	adds	r7, #28
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	40012c00 	.word	0x40012c00
 8008b30:	40013400 	.word	0x40013400
 8008b34:	40014000 	.word	0x40014000
 8008b38:	40014400 	.word	0x40014400
 8008b3c:	40014800 	.word	0x40014800
 8008b40:	40015000 	.word	0x40015000

08008b44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b087      	sub	sp, #28
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	6a1b      	ldr	r3, [r3, #32]
 8008b54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	6a1b      	ldr	r3, [r3, #32]
 8008b5a:	f023 0201 	bic.w	r2, r3, #1
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	699b      	ldr	r3, [r3, #24]
 8008b66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	011b      	lsls	r3, r3, #4
 8008b74:	693a      	ldr	r2, [r7, #16]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	f023 030a 	bic.w	r3, r3, #10
 8008b80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	693a      	ldr	r2, [r7, #16]
 8008b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	697a      	ldr	r2, [r7, #20]
 8008b94:	621a      	str	r2, [r3, #32]
}
 8008b96:	bf00      	nop
 8008b98:	371c      	adds	r7, #28
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b087      	sub	sp, #28
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	60f8      	str	r0, [r7, #12]
 8008baa:	60b9      	str	r1, [r7, #8]
 8008bac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6a1b      	ldr	r3, [r3, #32]
 8008bb2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6a1b      	ldr	r3, [r3, #32]
 8008bb8:	f023 0210 	bic.w	r2, r3, #16
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	699b      	ldr	r3, [r3, #24]
 8008bc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008bcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	031b      	lsls	r3, r3, #12
 8008bd2:	693a      	ldr	r2, [r7, #16]
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008bde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	011b      	lsls	r3, r3, #4
 8008be4:	697a      	ldr	r2, [r7, #20]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	621a      	str	r2, [r3, #32]
}
 8008bf6:	bf00      	nop
 8008bf8:	371c      	adds	r7, #28
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr

08008c02 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c02:	b480      	push	{r7}
 8008c04:	b085      	sub	sp, #20
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
 8008c0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c1e:	683a      	ldr	r2, [r7, #0]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	f043 0307 	orr.w	r3, r3, #7
 8008c28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	68fa      	ldr	r2, [r7, #12]
 8008c2e:	609a      	str	r2, [r3, #8]
}
 8008c30:	bf00      	nop
 8008c32:	3714      	adds	r7, #20
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b087      	sub	sp, #28
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
 8008c48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	021a      	lsls	r2, r3, #8
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	431a      	orrs	r2, r3
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	697a      	ldr	r2, [r7, #20]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	609a      	str	r2, [r3, #8]
}
 8008c70:	bf00      	nop
 8008c72:	371c      	adds	r7, #28
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b087      	sub	sp, #28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f003 031f 	and.w	r3, r3, #31
 8008c8e:	2201      	movs	r2, #1
 8008c90:	fa02 f303 	lsl.w	r3, r2, r3
 8008c94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	6a1a      	ldr	r2, [r3, #32]
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	43db      	mvns	r3, r3
 8008c9e:	401a      	ands	r2, r3
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6a1a      	ldr	r2, [r3, #32]
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	f003 031f 	and.w	r3, r3, #31
 8008cae:	6879      	ldr	r1, [r7, #4]
 8008cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8008cb4:	431a      	orrs	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	621a      	str	r2, [r3, #32]
}
 8008cba:	bf00      	nop
 8008cbc:	371c      	adds	r7, #28
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr
	...

08008cc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b085      	sub	sp, #20
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d101      	bne.n	8008ce0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008cdc:	2302      	movs	r3, #2
 8008cde:	e074      	b.n	8008dca <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2202      	movs	r2, #2
 8008cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	689b      	ldr	r3, [r3, #8]
 8008cfe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a34      	ldr	r2, [pc, #208]	@ (8008dd8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d009      	beq.n	8008d1e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a33      	ldr	r2, [pc, #204]	@ (8008ddc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d004      	beq.n	8008d1e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a31      	ldr	r2, [pc, #196]	@ (8008de0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d108      	bne.n	8008d30 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008d24:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	68fa      	ldr	r2, [r7, #12]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	68fa      	ldr	r2, [r7, #12]
 8008d42:	4313      	orrs	r3, r2
 8008d44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a21      	ldr	r2, [pc, #132]	@ (8008dd8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d022      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d60:	d01d      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a1f      	ldr	r2, [pc, #124]	@ (8008de4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d018      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a1d      	ldr	r2, [pc, #116]	@ (8008de8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d013      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8008dec <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d00e      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a15      	ldr	r2, [pc, #84]	@ (8008ddc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d009      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a18      	ldr	r2, [pc, #96]	@ (8008df0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d004      	beq.n	8008d9e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a11      	ldr	r2, [pc, #68]	@ (8008de0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d10c      	bne.n	8008db8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008da4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	68ba      	ldr	r2, [r7, #8]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	68ba      	ldr	r2, [r7, #8]
 8008db6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3714      	adds	r7, #20
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr
 8008dd6:	bf00      	nop
 8008dd8:	40012c00 	.word	0x40012c00
 8008ddc:	40013400 	.word	0x40013400
 8008de0:	40015000 	.word	0x40015000
 8008de4:	40000400 	.word	0x40000400
 8008de8:	40000800 	.word	0x40000800
 8008dec:	40000c00 	.word	0x40000c00
 8008df0:	40014000 	.word	0x40014000

08008df4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008dfc:	bf00      	nop
 8008dfe:	370c      	adds	r7, #12
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008e24:	bf00      	nop
 8008e26:	370c      	adds	r7, #12
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr

08008e30 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008e38:	bf00      	nop
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008e60:	bf00      	nop
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d101      	bne.n	8008e92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	e042      	b.n	8008f18 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d106      	bne.n	8008eaa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f7fa fee7 	bl	8003c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2224      	movs	r2, #36	@ 0x24
 8008eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f022 0201 	bic.w	r2, r2, #1
 8008ec0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d002      	beq.n	8008ed0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 ff60 	bl	8009d90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fc61 	bl	8009798 <UART_SetConfig>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e01b      	b.n	8008f18 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685a      	ldr	r2, [r3, #4]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008eee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	689a      	ldr	r2, [r3, #8]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008efe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f042 0201 	orr.w	r2, r2, #1
 8008f0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f000 ffdf 	bl	8009ed4 <UART_CheckIdleState>
 8008f16:	4603      	mov	r3, r0
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3708      	adds	r7, #8
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b08a      	sub	sp, #40	@ 0x28
 8008f24:	af02      	add	r7, sp, #8
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	603b      	str	r3, [r7, #0]
 8008f2c:	4613      	mov	r3, r2
 8008f2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f36:	2b20      	cmp	r3, #32
 8008f38:	d17b      	bne.n	8009032 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d002      	beq.n	8008f46 <HAL_UART_Transmit+0x26>
 8008f40:	88fb      	ldrh	r3, [r7, #6]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d101      	bne.n	8008f4a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e074      	b.n	8009034 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2221      	movs	r2, #33	@ 0x21
 8008f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008f5a:	f7fa ff7b 	bl	8003e54 <HAL_GetTick>
 8008f5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	88fa      	ldrh	r2, [r7, #6]
 8008f64:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	88fa      	ldrh	r2, [r7, #6]
 8008f6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f78:	d108      	bne.n	8008f8c <HAL_UART_Transmit+0x6c>
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d104      	bne.n	8008f8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008f82:	2300      	movs	r3, #0
 8008f84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	61bb      	str	r3, [r7, #24]
 8008f8a:	e003      	b.n	8008f94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f90:	2300      	movs	r3, #0
 8008f92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008f94:	e030      	b.n	8008ff8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	9300      	str	r3, [sp, #0]
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	2180      	movs	r1, #128	@ 0x80
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	f001 f841 	bl	800a028 <UART_WaitOnFlagUntilTimeout>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d005      	beq.n	8008fb8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2220      	movs	r2, #32
 8008fb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e03d      	b.n	8009034 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d10b      	bne.n	8008fd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008fbe:	69bb      	ldr	r3, [r7, #24]
 8008fc0:	881b      	ldrh	r3, [r3, #0]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008fcc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008fce:	69bb      	ldr	r3, [r7, #24]
 8008fd0:	3302      	adds	r3, #2
 8008fd2:	61bb      	str	r3, [r7, #24]
 8008fd4:	e007      	b.n	8008fe6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	781a      	ldrb	r2, [r3, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008fe0:	69fb      	ldr	r3, [r7, #28]
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008fec:	b29b      	uxth	r3, r3
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	b29a      	uxth	r2, r3
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1c8      	bne.n	8008f96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	9300      	str	r3, [sp, #0]
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	2200      	movs	r2, #0
 800900c:	2140      	movs	r1, #64	@ 0x40
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f001 f80a 	bl	800a028 <UART_WaitOnFlagUntilTimeout>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d005      	beq.n	8009026 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2220      	movs	r2, #32
 800901e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009022:	2303      	movs	r3, #3
 8009024:	e006      	b.n	8009034 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2220      	movs	r2, #32
 800902a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800902e:	2300      	movs	r3, #0
 8009030:	e000      	b.n	8009034 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009032:	2302      	movs	r3, #2
  }
}
 8009034:	4618      	mov	r0, r3
 8009036:	3720      	adds	r7, #32
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b08a      	sub	sp, #40	@ 0x28
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	4613      	mov	r3, r2
 8009048:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009050:	2b20      	cmp	r3, #32
 8009052:	d137      	bne.n	80090c4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d002      	beq.n	8009060 <HAL_UART_Receive_IT+0x24>
 800905a:	88fb      	ldrh	r3, [r7, #6]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d101      	bne.n	8009064 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009060:	2301      	movs	r3, #1
 8009062:	e030      	b.n	80090c6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2200      	movs	r2, #0
 8009068:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a18      	ldr	r2, [pc, #96]	@ (80090d0 <HAL_UART_Receive_IT+0x94>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d01f      	beq.n	80090b4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800907e:	2b00      	cmp	r3, #0
 8009080:	d018      	beq.n	80090b4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	e853 3f00 	ldrex	r3, [r3]
 800908e:	613b      	str	r3, [r7, #16]
   return(result);
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009096:	627b      	str	r3, [r7, #36]	@ 0x24
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	461a      	mov	r2, r3
 800909e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a0:	623b      	str	r3, [r7, #32]
 80090a2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a4:	69f9      	ldr	r1, [r7, #28]
 80090a6:	6a3a      	ldr	r2, [r7, #32]
 80090a8:	e841 2300 	strex	r3, r2, [r1]
 80090ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80090ae:	69bb      	ldr	r3, [r7, #24]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d1e6      	bne.n	8009082 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80090b4:	88fb      	ldrh	r3, [r7, #6]
 80090b6:	461a      	mov	r2, r3
 80090b8:	68b9      	ldr	r1, [r7, #8]
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f001 f822 	bl	800a104 <UART_Start_Receive_IT>
 80090c0:	4603      	mov	r3, r0
 80090c2:	e000      	b.n	80090c6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80090c4:	2302      	movs	r3, #2
  }
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3728      	adds	r7, #40	@ 0x28
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	40008000 	.word	0x40008000

080090d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b0ba      	sub	sp, #232	@ 0xe8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	69db      	ldr	r3, [r3, #28]
 80090e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80090fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80090fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009102:	4013      	ands	r3, r2
 8009104:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009108:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800910c:	2b00      	cmp	r3, #0
 800910e:	d11b      	bne.n	8009148 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009114:	f003 0320 	and.w	r3, r3, #32
 8009118:	2b00      	cmp	r3, #0
 800911a:	d015      	beq.n	8009148 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800911c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009120:	f003 0320 	and.w	r3, r3, #32
 8009124:	2b00      	cmp	r3, #0
 8009126:	d105      	bne.n	8009134 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800912c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d009      	beq.n	8009148 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 8300 	beq.w	800973e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	4798      	blx	r3
      }
      return;
 8009146:	e2fa      	b.n	800973e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009148:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800914c:	2b00      	cmp	r3, #0
 800914e:	f000 8123 	beq.w	8009398 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009152:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009156:	4b8d      	ldr	r3, [pc, #564]	@ (800938c <HAL_UART_IRQHandler+0x2b8>)
 8009158:	4013      	ands	r3, r2
 800915a:	2b00      	cmp	r3, #0
 800915c:	d106      	bne.n	800916c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800915e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009162:	4b8b      	ldr	r3, [pc, #556]	@ (8009390 <HAL_UART_IRQHandler+0x2bc>)
 8009164:	4013      	ands	r3, r2
 8009166:	2b00      	cmp	r3, #0
 8009168:	f000 8116 	beq.w	8009398 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800916c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009170:	f003 0301 	and.w	r3, r3, #1
 8009174:	2b00      	cmp	r3, #0
 8009176:	d011      	beq.n	800919c <HAL_UART_IRQHandler+0xc8>
 8009178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800917c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009180:	2b00      	cmp	r3, #0
 8009182:	d00b      	beq.n	800919c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	2201      	movs	r2, #1
 800918a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009192:	f043 0201 	orr.w	r2, r3, #1
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800919c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091a0:	f003 0302 	and.w	r3, r3, #2
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d011      	beq.n	80091cc <HAL_UART_IRQHandler+0xf8>
 80091a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091ac:	f003 0301 	and.w	r3, r3, #1
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00b      	beq.n	80091cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	2202      	movs	r2, #2
 80091ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091c2:	f043 0204 	orr.w	r2, r3, #4
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091d0:	f003 0304 	and.w	r3, r3, #4
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d011      	beq.n	80091fc <HAL_UART_IRQHandler+0x128>
 80091d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091dc:	f003 0301 	and.w	r3, r3, #1
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00b      	beq.n	80091fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	2204      	movs	r2, #4
 80091ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091f2:	f043 0202 	orr.w	r2, r3, #2
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80091fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009200:	f003 0308 	and.w	r3, r3, #8
 8009204:	2b00      	cmp	r3, #0
 8009206:	d017      	beq.n	8009238 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800920c:	f003 0320 	and.w	r3, r3, #32
 8009210:	2b00      	cmp	r3, #0
 8009212:	d105      	bne.n	8009220 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009214:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009218:	4b5c      	ldr	r3, [pc, #368]	@ (800938c <HAL_UART_IRQHandler+0x2b8>)
 800921a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00b      	beq.n	8009238 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2208      	movs	r2, #8
 8009226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800922e:	f043 0208 	orr.w	r2, r3, #8
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800923c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009240:	2b00      	cmp	r3, #0
 8009242:	d012      	beq.n	800926a <HAL_UART_IRQHandler+0x196>
 8009244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009248:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00c      	beq.n	800926a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009258:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009260:	f043 0220 	orr.w	r2, r3, #32
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009270:	2b00      	cmp	r3, #0
 8009272:	f000 8266 	beq.w	8009742 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800927a:	f003 0320 	and.w	r3, r3, #32
 800927e:	2b00      	cmp	r3, #0
 8009280:	d013      	beq.n	80092aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009282:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009286:	f003 0320 	and.w	r3, r3, #32
 800928a:	2b00      	cmp	r3, #0
 800928c:	d105      	bne.n	800929a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800928e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009296:	2b00      	cmp	r3, #0
 8009298:	d007      	beq.n	80092aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d003      	beq.n	80092aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092be:	2b40      	cmp	r3, #64	@ 0x40
 80092c0:	d005      	beq.n	80092ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80092c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80092c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d054      	beq.n	8009378 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f001 f83a 	bl	800a348 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092de:	2b40      	cmp	r3, #64	@ 0x40
 80092e0:	d146      	bne.n	8009370 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3308      	adds	r3, #8
 80092e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092f0:	e853 3f00 	ldrex	r3, [r3]
 80092f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80092f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	3308      	adds	r3, #8
 800930a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800930e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009312:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009316:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800931a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800931e:	e841 2300 	strex	r3, r2, [r1]
 8009322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800932a:	2b00      	cmp	r3, #0
 800932c:	d1d9      	bne.n	80092e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009334:	2b00      	cmp	r3, #0
 8009336:	d017      	beq.n	8009368 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800933e:	4a15      	ldr	r2, [pc, #84]	@ (8009394 <HAL_UART_IRQHandler+0x2c0>)
 8009340:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009348:	4618      	mov	r0, r3
 800934a:	f7fc fb7f 	bl	8005a4c <HAL_DMA_Abort_IT>
 800934e:	4603      	mov	r3, r0
 8009350:	2b00      	cmp	r3, #0
 8009352:	d019      	beq.n	8009388 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800935a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009362:	4610      	mov	r0, r2
 8009364:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009366:	e00f      	b.n	8009388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 f9ff 	bl	800976c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800936e:	e00b      	b.n	8009388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 f9fb 	bl	800976c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009376:	e007      	b.n	8009388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 f9f7 	bl	800976c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009386:	e1dc      	b.n	8009742 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009388:	bf00      	nop
    return;
 800938a:	e1da      	b.n	8009742 <HAL_UART_IRQHandler+0x66e>
 800938c:	10000001 	.word	0x10000001
 8009390:	04000120 	.word	0x04000120
 8009394:	0800a415 	.word	0x0800a415

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800939c:	2b01      	cmp	r3, #1
 800939e:	f040 8170 	bne.w	8009682 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80093a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093a6:	f003 0310 	and.w	r3, r3, #16
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	f000 8169 	beq.w	8009682 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80093b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093b4:	f003 0310 	and.w	r3, r3, #16
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	f000 8162 	beq.w	8009682 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	2210      	movs	r2, #16
 80093c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093d0:	2b40      	cmp	r3, #64	@ 0x40
 80093d2:	f040 80d8 	bne.w	8009586 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80093e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	f000 80af 	beq.w	800954c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093f8:	429a      	cmp	r2, r3
 80093fa:	f080 80a7 	bcs.w	800954c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009404:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 0320 	and.w	r3, r3, #32
 8009416:	2b00      	cmp	r3, #0
 8009418:	f040 8087 	bne.w	800952a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009424:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009428:	e853 3f00 	ldrex	r3, [r3]
 800942c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009430:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009438:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	461a      	mov	r2, r3
 8009442:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009446:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800944a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009452:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009456:	e841 2300 	strex	r3, r2, [r1]
 800945a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800945e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1da      	bne.n	800941c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	3308      	adds	r3, #8
 800946c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009470:	e853 3f00 	ldrex	r3, [r3]
 8009474:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009476:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009478:	f023 0301 	bic.w	r3, r3, #1
 800947c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	3308      	adds	r3, #8
 8009486:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800948a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800948e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009490:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009492:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009496:	e841 2300 	strex	r3, r2, [r1]
 800949a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800949c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1e1      	bne.n	8009466 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	3308      	adds	r3, #8
 80094a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094ac:	e853 3f00 	ldrex	r3, [r3]
 80094b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80094b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	3308      	adds	r3, #8
 80094c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80094c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80094cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80094ce:	e841 2300 	strex	r3, r2, [r1]
 80094d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80094d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1e3      	bne.n	80094a2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2220      	movs	r2, #32
 80094de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094f0:	e853 3f00 	ldrex	r3, [r3]
 80094f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094f8:	f023 0310 	bic.w	r3, r3, #16
 80094fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	461a      	mov	r2, r3
 8009506:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800950a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800950c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800950e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009510:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009512:	e841 2300 	strex	r3, r2, [r1]
 8009516:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009518:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800951a:	2b00      	cmp	r3, #0
 800951c:	d1e4      	bne.n	80094e8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009524:	4618      	mov	r0, r3
 8009526:	f7fc fa38 	bl	800599a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2202      	movs	r2, #2
 800952e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800953c:	b29b      	uxth	r3, r3
 800953e:	1ad3      	subs	r3, r2, r3
 8009540:	b29b      	uxth	r3, r3
 8009542:	4619      	mov	r1, r3
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f000 f91b 	bl	8009780 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800954a:	e0fc      	b.n	8009746 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009552:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009556:	429a      	cmp	r2, r3
 8009558:	f040 80f5 	bne.w	8009746 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f003 0320 	and.w	r3, r3, #32
 800956a:	2b20      	cmp	r3, #32
 800956c:	f040 80eb 	bne.w	8009746 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2202      	movs	r2, #2
 8009574:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800957c:	4619      	mov	r1, r3
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f8fe 	bl	8009780 <HAL_UARTEx_RxEventCallback>
      return;
 8009584:	e0df      	b.n	8009746 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009592:	b29b      	uxth	r3, r3
 8009594:	1ad3      	subs	r3, r2, r3
 8009596:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	f000 80d1 	beq.w	800974a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80095a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	f000 80cc 	beq.w	800974a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ba:	e853 3f00 	ldrex	r3, [r3]
 80095be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	461a      	mov	r2, r3
 80095d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80095d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80095d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095dc:	e841 2300 	strex	r3, r2, [r1]
 80095e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d1e4      	bne.n	80095b2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	3308      	adds	r3, #8
 80095ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f2:	e853 3f00 	ldrex	r3, [r3]
 80095f6:	623b      	str	r3, [r7, #32]
   return(result);
 80095f8:	6a3b      	ldr	r3, [r7, #32]
 80095fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80095fe:	f023 0301 	bic.w	r3, r3, #1
 8009602:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	3308      	adds	r3, #8
 800960c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009610:	633a      	str	r2, [r7, #48]	@ 0x30
 8009612:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009618:	e841 2300 	strex	r3, r2, [r1]
 800961c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800961e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009620:	2b00      	cmp	r3, #0
 8009622:	d1e1      	bne.n	80095e8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2220      	movs	r2, #32
 8009628:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	e853 3f00 	ldrex	r3, [r3]
 8009644:	60fb      	str	r3, [r7, #12]
   return(result);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	f023 0310 	bic.w	r3, r3, #16
 800964c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	461a      	mov	r2, r3
 8009656:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800965a:	61fb      	str	r3, [r7, #28]
 800965c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965e:	69b9      	ldr	r1, [r7, #24]
 8009660:	69fa      	ldr	r2, [r7, #28]
 8009662:	e841 2300 	strex	r3, r2, [r1]
 8009666:	617b      	str	r3, [r7, #20]
   return(result);
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1e4      	bne.n	8009638 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2202      	movs	r2, #2
 8009672:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009678:	4619      	mov	r1, r3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 f880 	bl	8009780 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009680:	e063      	b.n	800974a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800968a:	2b00      	cmp	r3, #0
 800968c:	d00e      	beq.n	80096ac <HAL_UART_IRQHandler+0x5d8>
 800968e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009696:	2b00      	cmp	r3, #0
 8009698:	d008      	beq.n	80096ac <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80096a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f001 fc13 	bl	800aed0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80096aa:	e051      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80096ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d014      	beq.n	80096e2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80096b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d105      	bne.n	80096d0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80096c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d008      	beq.n	80096e2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d03a      	beq.n	800974e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	4798      	blx	r3
    }
    return;
 80096e0:	e035      	b.n	800974e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80096e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d009      	beq.n	8009702 <HAL_UART_IRQHandler+0x62e>
 80096ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d003      	beq.n	8009702 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 fe9c 	bl	800a438 <UART_EndTransmit_IT>
    return;
 8009700:	e026      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800970a:	2b00      	cmp	r3, #0
 800970c:	d009      	beq.n	8009722 <HAL_UART_IRQHandler+0x64e>
 800970e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009712:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009716:	2b00      	cmp	r3, #0
 8009718:	d003      	beq.n	8009722 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f001 fbec 	bl	800aef8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009720:	e016      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009726:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800972a:	2b00      	cmp	r3, #0
 800972c:	d010      	beq.n	8009750 <HAL_UART_IRQHandler+0x67c>
 800972e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009732:	2b00      	cmp	r3, #0
 8009734:	da0c      	bge.n	8009750 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f001 fbd4 	bl	800aee4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800973c:	e008      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
      return;
 800973e:	bf00      	nop
 8009740:	e006      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
    return;
 8009742:	bf00      	nop
 8009744:	e004      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
      return;
 8009746:	bf00      	nop
 8009748:	e002      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
      return;
 800974a:	bf00      	nop
 800974c:	e000      	b.n	8009750 <HAL_UART_IRQHandler+0x67c>
    return;
 800974e:	bf00      	nop
  }
}
 8009750:	37e8      	adds	r7, #232	@ 0xe8
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop

08009758 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	460b      	mov	r3, r1
 800978a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800979c:	b08c      	sub	sp, #48	@ 0x30
 800979e:	af00      	add	r7, sp, #0
 80097a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80097a2:	2300      	movs	r3, #0
 80097a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	689a      	ldr	r2, [r3, #8]
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	691b      	ldr	r3, [r3, #16]
 80097b0:	431a      	orrs	r2, r3
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	695b      	ldr	r3, [r3, #20]
 80097b6:	431a      	orrs	r2, r3
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	69db      	ldr	r3, [r3, #28]
 80097bc:	4313      	orrs	r3, r2
 80097be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	4baa      	ldr	r3, [pc, #680]	@ (8009a70 <UART_SetConfig+0x2d8>)
 80097c8:	4013      	ands	r3, r2
 80097ca:	697a      	ldr	r2, [r7, #20]
 80097cc:	6812      	ldr	r2, [r2, #0]
 80097ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097d0:	430b      	orrs	r3, r1
 80097d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	68da      	ldr	r2, [r3, #12]
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	430a      	orrs	r2, r1
 80097e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	699b      	ldr	r3, [r3, #24]
 80097ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a9f      	ldr	r2, [pc, #636]	@ (8009a74 <UART_SetConfig+0x2dc>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d004      	beq.n	8009804 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	6a1b      	ldr	r3, [r3, #32]
 80097fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009800:	4313      	orrs	r3, r2
 8009802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800980e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009812:	697a      	ldr	r2, [r7, #20]
 8009814:	6812      	ldr	r2, [r2, #0]
 8009816:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009818:	430b      	orrs	r3, r1
 800981a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009822:	f023 010f 	bic.w	r1, r3, #15
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	430a      	orrs	r2, r1
 8009830:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a90      	ldr	r2, [pc, #576]	@ (8009a78 <UART_SetConfig+0x2e0>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d125      	bne.n	8009888 <UART_SetConfig+0xf0>
 800983c:	4b8f      	ldr	r3, [pc, #572]	@ (8009a7c <UART_SetConfig+0x2e4>)
 800983e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009842:	f003 0303 	and.w	r3, r3, #3
 8009846:	2b03      	cmp	r3, #3
 8009848:	d81a      	bhi.n	8009880 <UART_SetConfig+0xe8>
 800984a:	a201      	add	r2, pc, #4	@ (adr r2, 8009850 <UART_SetConfig+0xb8>)
 800984c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009850:	08009861 	.word	0x08009861
 8009854:	08009871 	.word	0x08009871
 8009858:	08009869 	.word	0x08009869
 800985c:	08009879 	.word	0x08009879
 8009860:	2301      	movs	r3, #1
 8009862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009866:	e116      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009868:	2302      	movs	r3, #2
 800986a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800986e:	e112      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009870:	2304      	movs	r3, #4
 8009872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009876:	e10e      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009878:	2308      	movs	r3, #8
 800987a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800987e:	e10a      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009880:	2310      	movs	r3, #16
 8009882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009886:	e106      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a7c      	ldr	r2, [pc, #496]	@ (8009a80 <UART_SetConfig+0x2e8>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d138      	bne.n	8009904 <UART_SetConfig+0x16c>
 8009892:	4b7a      	ldr	r3, [pc, #488]	@ (8009a7c <UART_SetConfig+0x2e4>)
 8009894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009898:	f003 030c 	and.w	r3, r3, #12
 800989c:	2b0c      	cmp	r3, #12
 800989e:	d82d      	bhi.n	80098fc <UART_SetConfig+0x164>
 80098a0:	a201      	add	r2, pc, #4	@ (adr r2, 80098a8 <UART_SetConfig+0x110>)
 80098a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098a6:	bf00      	nop
 80098a8:	080098dd 	.word	0x080098dd
 80098ac:	080098fd 	.word	0x080098fd
 80098b0:	080098fd 	.word	0x080098fd
 80098b4:	080098fd 	.word	0x080098fd
 80098b8:	080098ed 	.word	0x080098ed
 80098bc:	080098fd 	.word	0x080098fd
 80098c0:	080098fd 	.word	0x080098fd
 80098c4:	080098fd 	.word	0x080098fd
 80098c8:	080098e5 	.word	0x080098e5
 80098cc:	080098fd 	.word	0x080098fd
 80098d0:	080098fd 	.word	0x080098fd
 80098d4:	080098fd 	.word	0x080098fd
 80098d8:	080098f5 	.word	0x080098f5
 80098dc:	2300      	movs	r3, #0
 80098de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098e2:	e0d8      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80098e4:	2302      	movs	r3, #2
 80098e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098ea:	e0d4      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80098ec:	2304      	movs	r3, #4
 80098ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098f2:	e0d0      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80098f4:	2308      	movs	r3, #8
 80098f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098fa:	e0cc      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80098fc:	2310      	movs	r3, #16
 80098fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009902:	e0c8      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a5e      	ldr	r2, [pc, #376]	@ (8009a84 <UART_SetConfig+0x2ec>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d125      	bne.n	800995a <UART_SetConfig+0x1c2>
 800990e:	4b5b      	ldr	r3, [pc, #364]	@ (8009a7c <UART_SetConfig+0x2e4>)
 8009910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009914:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009918:	2b30      	cmp	r3, #48	@ 0x30
 800991a:	d016      	beq.n	800994a <UART_SetConfig+0x1b2>
 800991c:	2b30      	cmp	r3, #48	@ 0x30
 800991e:	d818      	bhi.n	8009952 <UART_SetConfig+0x1ba>
 8009920:	2b20      	cmp	r3, #32
 8009922:	d00a      	beq.n	800993a <UART_SetConfig+0x1a2>
 8009924:	2b20      	cmp	r3, #32
 8009926:	d814      	bhi.n	8009952 <UART_SetConfig+0x1ba>
 8009928:	2b00      	cmp	r3, #0
 800992a:	d002      	beq.n	8009932 <UART_SetConfig+0x19a>
 800992c:	2b10      	cmp	r3, #16
 800992e:	d008      	beq.n	8009942 <UART_SetConfig+0x1aa>
 8009930:	e00f      	b.n	8009952 <UART_SetConfig+0x1ba>
 8009932:	2300      	movs	r3, #0
 8009934:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009938:	e0ad      	b.n	8009a96 <UART_SetConfig+0x2fe>
 800993a:	2302      	movs	r3, #2
 800993c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009940:	e0a9      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009942:	2304      	movs	r3, #4
 8009944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009948:	e0a5      	b.n	8009a96 <UART_SetConfig+0x2fe>
 800994a:	2308      	movs	r3, #8
 800994c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009950:	e0a1      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009952:	2310      	movs	r3, #16
 8009954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009958:	e09d      	b.n	8009a96 <UART_SetConfig+0x2fe>
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a4a      	ldr	r2, [pc, #296]	@ (8009a88 <UART_SetConfig+0x2f0>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d125      	bne.n	80099b0 <UART_SetConfig+0x218>
 8009964:	4b45      	ldr	r3, [pc, #276]	@ (8009a7c <UART_SetConfig+0x2e4>)
 8009966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800996a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800996e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009970:	d016      	beq.n	80099a0 <UART_SetConfig+0x208>
 8009972:	2bc0      	cmp	r3, #192	@ 0xc0
 8009974:	d818      	bhi.n	80099a8 <UART_SetConfig+0x210>
 8009976:	2b80      	cmp	r3, #128	@ 0x80
 8009978:	d00a      	beq.n	8009990 <UART_SetConfig+0x1f8>
 800997a:	2b80      	cmp	r3, #128	@ 0x80
 800997c:	d814      	bhi.n	80099a8 <UART_SetConfig+0x210>
 800997e:	2b00      	cmp	r3, #0
 8009980:	d002      	beq.n	8009988 <UART_SetConfig+0x1f0>
 8009982:	2b40      	cmp	r3, #64	@ 0x40
 8009984:	d008      	beq.n	8009998 <UART_SetConfig+0x200>
 8009986:	e00f      	b.n	80099a8 <UART_SetConfig+0x210>
 8009988:	2300      	movs	r3, #0
 800998a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800998e:	e082      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009990:	2302      	movs	r3, #2
 8009992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009996:	e07e      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009998:	2304      	movs	r3, #4
 800999a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800999e:	e07a      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80099a0:	2308      	movs	r3, #8
 80099a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099a6:	e076      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80099a8:	2310      	movs	r3, #16
 80099aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099ae:	e072      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4a35      	ldr	r2, [pc, #212]	@ (8009a8c <UART_SetConfig+0x2f4>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d12a      	bne.n	8009a10 <UART_SetConfig+0x278>
 80099ba:	4b30      	ldr	r3, [pc, #192]	@ (8009a7c <UART_SetConfig+0x2e4>)
 80099bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80099c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099c8:	d01a      	beq.n	8009a00 <UART_SetConfig+0x268>
 80099ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099ce:	d81b      	bhi.n	8009a08 <UART_SetConfig+0x270>
 80099d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099d4:	d00c      	beq.n	80099f0 <UART_SetConfig+0x258>
 80099d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099da:	d815      	bhi.n	8009a08 <UART_SetConfig+0x270>
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d003      	beq.n	80099e8 <UART_SetConfig+0x250>
 80099e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099e4:	d008      	beq.n	80099f8 <UART_SetConfig+0x260>
 80099e6:	e00f      	b.n	8009a08 <UART_SetConfig+0x270>
 80099e8:	2300      	movs	r3, #0
 80099ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099ee:	e052      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80099f0:	2302      	movs	r3, #2
 80099f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099f6:	e04e      	b.n	8009a96 <UART_SetConfig+0x2fe>
 80099f8:	2304      	movs	r3, #4
 80099fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099fe:	e04a      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a00:	2308      	movs	r3, #8
 8009a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a06:	e046      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a08:	2310      	movs	r3, #16
 8009a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a0e:	e042      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a17      	ldr	r2, [pc, #92]	@ (8009a74 <UART_SetConfig+0x2dc>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d13a      	bne.n	8009a90 <UART_SetConfig+0x2f8>
 8009a1a:	4b18      	ldr	r3, [pc, #96]	@ (8009a7c <UART_SetConfig+0x2e4>)
 8009a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a20:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009a24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009a28:	d01a      	beq.n	8009a60 <UART_SetConfig+0x2c8>
 8009a2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009a2e:	d81b      	bhi.n	8009a68 <UART_SetConfig+0x2d0>
 8009a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a34:	d00c      	beq.n	8009a50 <UART_SetConfig+0x2b8>
 8009a36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a3a:	d815      	bhi.n	8009a68 <UART_SetConfig+0x2d0>
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d003      	beq.n	8009a48 <UART_SetConfig+0x2b0>
 8009a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a44:	d008      	beq.n	8009a58 <UART_SetConfig+0x2c0>
 8009a46:	e00f      	b.n	8009a68 <UART_SetConfig+0x2d0>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a4e:	e022      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a50:	2302      	movs	r3, #2
 8009a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a56:	e01e      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a58:	2304      	movs	r3, #4
 8009a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a5e:	e01a      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a60:	2308      	movs	r3, #8
 8009a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a66:	e016      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a68:	2310      	movs	r3, #16
 8009a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a6e:	e012      	b.n	8009a96 <UART_SetConfig+0x2fe>
 8009a70:	cfff69f3 	.word	0xcfff69f3
 8009a74:	40008000 	.word	0x40008000
 8009a78:	40013800 	.word	0x40013800
 8009a7c:	40021000 	.word	0x40021000
 8009a80:	40004400 	.word	0x40004400
 8009a84:	40004800 	.word	0x40004800
 8009a88:	40004c00 	.word	0x40004c00
 8009a8c:	40005000 	.word	0x40005000
 8009a90:	2310      	movs	r3, #16
 8009a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4aae      	ldr	r2, [pc, #696]	@ (8009d54 <UART_SetConfig+0x5bc>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	f040 8097 	bne.w	8009bd0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009aa2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009aa6:	2b08      	cmp	r3, #8
 8009aa8:	d823      	bhi.n	8009af2 <UART_SetConfig+0x35a>
 8009aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8009ab0 <UART_SetConfig+0x318>)
 8009aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ab0:	08009ad5 	.word	0x08009ad5
 8009ab4:	08009af3 	.word	0x08009af3
 8009ab8:	08009add 	.word	0x08009add
 8009abc:	08009af3 	.word	0x08009af3
 8009ac0:	08009ae3 	.word	0x08009ae3
 8009ac4:	08009af3 	.word	0x08009af3
 8009ac8:	08009af3 	.word	0x08009af3
 8009acc:	08009af3 	.word	0x08009af3
 8009ad0:	08009aeb 	.word	0x08009aeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ad4:	f7fd f9d4 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 8009ad8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ada:	e010      	b.n	8009afe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009adc:	4b9e      	ldr	r3, [pc, #632]	@ (8009d58 <UART_SetConfig+0x5c0>)
 8009ade:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ae0:	e00d      	b.n	8009afe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ae2:	f7fd f95f 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8009ae6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ae8:	e009      	b.n	8009afe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009aea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009aee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009af0:	e005      	b.n	8009afe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009af2:	2300      	movs	r3, #0
 8009af4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009afc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	f000 8130 	beq.w	8009d66 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b0a:	4a94      	ldr	r2, [pc, #592]	@ (8009d5c <UART_SetConfig+0x5c4>)
 8009b0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b10:	461a      	mov	r2, r3
 8009b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b14:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b18:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	685a      	ldr	r2, [r3, #4]
 8009b1e:	4613      	mov	r3, r2
 8009b20:	005b      	lsls	r3, r3, #1
 8009b22:	4413      	add	r3, r2
 8009b24:	69ba      	ldr	r2, [r7, #24]
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d305      	bcc.n	8009b36 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b30:	69ba      	ldr	r2, [r7, #24]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d903      	bls.n	8009b3e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009b36:	2301      	movs	r3, #1
 8009b38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009b3c:	e113      	b.n	8009d66 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b40:	2200      	movs	r2, #0
 8009b42:	60bb      	str	r3, [r7, #8]
 8009b44:	60fa      	str	r2, [r7, #12]
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b4a:	4a84      	ldr	r2, [pc, #528]	@ (8009d5c <UART_SetConfig+0x5c4>)
 8009b4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	2200      	movs	r2, #0
 8009b54:	603b      	str	r3, [r7, #0]
 8009b56:	607a      	str	r2, [r7, #4]
 8009b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009b60:	f7f7 f8ca 	bl	8000cf8 <__aeabi_uldivmod>
 8009b64:	4602      	mov	r2, r0
 8009b66:	460b      	mov	r3, r1
 8009b68:	4610      	mov	r0, r2
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	f04f 0200 	mov.w	r2, #0
 8009b70:	f04f 0300 	mov.w	r3, #0
 8009b74:	020b      	lsls	r3, r1, #8
 8009b76:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b7a:	0202      	lsls	r2, r0, #8
 8009b7c:	6979      	ldr	r1, [r7, #20]
 8009b7e:	6849      	ldr	r1, [r1, #4]
 8009b80:	0849      	lsrs	r1, r1, #1
 8009b82:	2000      	movs	r0, #0
 8009b84:	460c      	mov	r4, r1
 8009b86:	4605      	mov	r5, r0
 8009b88:	eb12 0804 	adds.w	r8, r2, r4
 8009b8c:	eb43 0905 	adc.w	r9, r3, r5
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	469a      	mov	sl, r3
 8009b98:	4693      	mov	fp, r2
 8009b9a:	4652      	mov	r2, sl
 8009b9c:	465b      	mov	r3, fp
 8009b9e:	4640      	mov	r0, r8
 8009ba0:	4649      	mov	r1, r9
 8009ba2:	f7f7 f8a9 	bl	8000cf8 <__aeabi_uldivmod>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	460b      	mov	r3, r1
 8009baa:	4613      	mov	r3, r2
 8009bac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009bae:	6a3b      	ldr	r3, [r7, #32]
 8009bb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009bb4:	d308      	bcc.n	8009bc8 <UART_SetConfig+0x430>
 8009bb6:	6a3b      	ldr	r3, [r7, #32]
 8009bb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bbc:	d204      	bcs.n	8009bc8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	6a3a      	ldr	r2, [r7, #32]
 8009bc4:	60da      	str	r2, [r3, #12]
 8009bc6:	e0ce      	b.n	8009d66 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009bce:	e0ca      	b.n	8009d66 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	69db      	ldr	r3, [r3, #28]
 8009bd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009bd8:	d166      	bne.n	8009ca8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009bda:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009bde:	2b08      	cmp	r3, #8
 8009be0:	d827      	bhi.n	8009c32 <UART_SetConfig+0x49a>
 8009be2:	a201      	add	r2, pc, #4	@ (adr r2, 8009be8 <UART_SetConfig+0x450>)
 8009be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be8:	08009c0d 	.word	0x08009c0d
 8009bec:	08009c15 	.word	0x08009c15
 8009bf0:	08009c1d 	.word	0x08009c1d
 8009bf4:	08009c33 	.word	0x08009c33
 8009bf8:	08009c23 	.word	0x08009c23
 8009bfc:	08009c33 	.word	0x08009c33
 8009c00:	08009c33 	.word	0x08009c33
 8009c04:	08009c33 	.word	0x08009c33
 8009c08:	08009c2b 	.word	0x08009c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c0c:	f7fd f938 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 8009c10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c12:	e014      	b.n	8009c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c14:	f7fd f94a 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 8009c18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c1a:	e010      	b.n	8009c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c1c:	4b4e      	ldr	r3, [pc, #312]	@ (8009d58 <UART_SetConfig+0x5c0>)
 8009c1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c20:	e00d      	b.n	8009c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c22:	f7fd f8bf 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8009c26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c28:	e009      	b.n	8009c3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c30:	e005      	b.n	8009c3e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009c32:	2300      	movs	r3, #0
 8009c34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009c36:	2301      	movs	r3, #1
 8009c38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009c3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f000 8090 	beq.w	8009d66 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c4a:	4a44      	ldr	r2, [pc, #272]	@ (8009d5c <UART_SetConfig+0x5c4>)
 8009c4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c50:	461a      	mov	r2, r3
 8009c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c54:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c58:	005a      	lsls	r2, r3, #1
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	085b      	lsrs	r3, r3, #1
 8009c60:	441a      	add	r2, r3
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c6c:	6a3b      	ldr	r3, [r7, #32]
 8009c6e:	2b0f      	cmp	r3, #15
 8009c70:	d916      	bls.n	8009ca0 <UART_SetConfig+0x508>
 8009c72:	6a3b      	ldr	r3, [r7, #32]
 8009c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c78:	d212      	bcs.n	8009ca0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c7a:	6a3b      	ldr	r3, [r7, #32]
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	f023 030f 	bic.w	r3, r3, #15
 8009c82:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c84:	6a3b      	ldr	r3, [r7, #32]
 8009c86:	085b      	lsrs	r3, r3, #1
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	f003 0307 	and.w	r3, r3, #7
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	8bfb      	ldrh	r3, [r7, #30]
 8009c92:	4313      	orrs	r3, r2
 8009c94:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	8bfa      	ldrh	r2, [r7, #30]
 8009c9c:	60da      	str	r2, [r3, #12]
 8009c9e:	e062      	b.n	8009d66 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ca6:	e05e      	b.n	8009d66 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ca8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009cac:	2b08      	cmp	r3, #8
 8009cae:	d828      	bhi.n	8009d02 <UART_SetConfig+0x56a>
 8009cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8009cb8 <UART_SetConfig+0x520>)
 8009cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb6:	bf00      	nop
 8009cb8:	08009cdd 	.word	0x08009cdd
 8009cbc:	08009ce5 	.word	0x08009ce5
 8009cc0:	08009ced 	.word	0x08009ced
 8009cc4:	08009d03 	.word	0x08009d03
 8009cc8:	08009cf3 	.word	0x08009cf3
 8009ccc:	08009d03 	.word	0x08009d03
 8009cd0:	08009d03 	.word	0x08009d03
 8009cd4:	08009d03 	.word	0x08009d03
 8009cd8:	08009cfb 	.word	0x08009cfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cdc:	f7fd f8d0 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 8009ce0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ce2:	e014      	b.n	8009d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ce4:	f7fd f8e2 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 8009ce8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009cea:	e010      	b.n	8009d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009cec:	4b1a      	ldr	r3, [pc, #104]	@ (8009d58 <UART_SetConfig+0x5c0>)
 8009cee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009cf0:	e00d      	b.n	8009d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009cf2:	f7fd f857 	bl	8006da4 <HAL_RCC_GetSysClockFreq>
 8009cf6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009cf8:	e009      	b.n	8009d0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009cfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d00:	e005      	b.n	8009d0e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009d02:	2300      	movs	r3, #0
 8009d04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d0c:	bf00      	nop
    }

    if (pclk != 0U)
 8009d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d028      	beq.n	8009d66 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d18:	4a10      	ldr	r2, [pc, #64]	@ (8009d5c <UART_SetConfig+0x5c4>)
 8009d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d1e:	461a      	mov	r2, r3
 8009d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d22:	fbb3 f2f2 	udiv	r2, r3, r2
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	085b      	lsrs	r3, r3, #1
 8009d2c:	441a      	add	r2, r3
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d36:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d38:	6a3b      	ldr	r3, [r7, #32]
 8009d3a:	2b0f      	cmp	r3, #15
 8009d3c:	d910      	bls.n	8009d60 <UART_SetConfig+0x5c8>
 8009d3e:	6a3b      	ldr	r3, [r7, #32]
 8009d40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d44:	d20c      	bcs.n	8009d60 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d46:	6a3b      	ldr	r3, [r7, #32]
 8009d48:	b29a      	uxth	r2, r3
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	60da      	str	r2, [r3, #12]
 8009d50:	e009      	b.n	8009d66 <UART_SetConfig+0x5ce>
 8009d52:	bf00      	nop
 8009d54:	40008000 	.word	0x40008000
 8009d58:	00f42400 	.word	0x00f42400
 8009d5c:	0800f4b0 	.word	0x0800f4b0
      }
      else
      {
        ret = HAL_ERROR;
 8009d60:	2301      	movs	r3, #1
 8009d62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	2201      	movs	r2, #1
 8009d6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	2201      	movs	r2, #1
 8009d72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009d82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3730      	adds	r7, #48	@ 0x30
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009d90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b083      	sub	sp, #12
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d9c:	f003 0308 	and.w	r3, r3, #8
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d00a      	beq.n	8009dba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dbe:	f003 0301 	and.w	r3, r3, #1
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00a      	beq.n	8009ddc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	430a      	orrs	r2, r1
 8009dda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de0:	f003 0302 	and.w	r3, r3, #2
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d00a      	beq.n	8009dfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	430a      	orrs	r2, r1
 8009dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e02:	f003 0304 	and.w	r3, r3, #4
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d00a      	beq.n	8009e20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	430a      	orrs	r2, r1
 8009e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e24:	f003 0310 	and.w	r3, r3, #16
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d00a      	beq.n	8009e42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	689b      	ldr	r3, [r3, #8]
 8009e32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	430a      	orrs	r2, r1
 8009e40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e46:	f003 0320 	and.w	r3, r3, #32
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d00a      	beq.n	8009e64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	689b      	ldr	r3, [r3, #8]
 8009e54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	430a      	orrs	r2, r1
 8009e62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d01a      	beq.n	8009ea6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	430a      	orrs	r2, r1
 8009e84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e8e:	d10a      	bne.n	8009ea6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	430a      	orrs	r2, r1
 8009ea4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00a      	beq.n	8009ec8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	430a      	orrs	r2, r1
 8009ec6:	605a      	str	r2, [r3, #4]
  }
}
 8009ec8:	bf00      	nop
 8009eca:	370c      	adds	r7, #12
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr

08009ed4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b098      	sub	sp, #96	@ 0x60
 8009ed8:	af02      	add	r7, sp, #8
 8009eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2200      	movs	r2, #0
 8009ee0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ee4:	f7f9 ffb6 	bl	8003e54 <HAL_GetTick>
 8009ee8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f003 0308 	and.w	r3, r3, #8
 8009ef4:	2b08      	cmp	r3, #8
 8009ef6:	d12f      	bne.n	8009f58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ef8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009efc:	9300      	str	r3, [sp, #0]
 8009efe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f00:	2200      	movs	r2, #0
 8009f02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f000 f88e 	bl	800a028 <UART_WaitOnFlagUntilTimeout>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d022      	beq.n	8009f58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f1a:	e853 3f00 	ldrex	r3, [r3]
 8009f1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f26:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f38:	e841 2300 	strex	r3, r2, [r1]
 8009f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d1e6      	bne.n	8009f12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2220      	movs	r2, #32
 8009f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f54:	2303      	movs	r3, #3
 8009f56:	e063      	b.n	800a020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f003 0304 	and.w	r3, r3, #4
 8009f62:	2b04      	cmp	r3, #4
 8009f64:	d149      	bne.n	8009ffa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f6a:	9300      	str	r3, [sp, #0]
 8009f6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 f857 	bl	800a028 <UART_WaitOnFlagUntilTimeout>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d03c      	beq.n	8009ffa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f88:	e853 3f00 	ldrex	r3, [r3]
 8009f8c:	623b      	str	r3, [r7, #32]
   return(result);
 8009f8e:	6a3b      	ldr	r3, [r7, #32]
 8009f90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009fa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fa6:	e841 2300 	strex	r3, r2, [r1]
 8009faa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1e6      	bne.n	8009f80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	3308      	adds	r3, #8
 8009fb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	e853 3f00 	ldrex	r3, [r3]
 8009fc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f023 0301 	bic.w	r3, r3, #1
 8009fc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	3308      	adds	r3, #8
 8009fd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009fd2:	61fa      	str	r2, [r7, #28]
 8009fd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd6:	69b9      	ldr	r1, [r7, #24]
 8009fd8:	69fa      	ldr	r2, [r7, #28]
 8009fda:	e841 2300 	strex	r3, r2, [r1]
 8009fde:	617b      	str	r3, [r7, #20]
   return(result);
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d1e5      	bne.n	8009fb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2220      	movs	r2, #32
 8009fea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	e012      	b.n	800a020 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2220      	movs	r2, #32
 8009ffe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2220      	movs	r2, #32
 800a006:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2200      	movs	r2, #0
 800a01a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a01e:	2300      	movs	r3, #0
}
 800a020:	4618      	mov	r0, r3
 800a022:	3758      	adds	r7, #88	@ 0x58
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}

0800a028 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	60b9      	str	r1, [r7, #8]
 800a032:	603b      	str	r3, [r7, #0]
 800a034:	4613      	mov	r3, r2
 800a036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a038:	e04f      	b.n	800a0da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a03a:	69bb      	ldr	r3, [r7, #24]
 800a03c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a040:	d04b      	beq.n	800a0da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a042:	f7f9 ff07 	bl	8003e54 <HAL_GetTick>
 800a046:	4602      	mov	r2, r0
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	1ad3      	subs	r3, r2, r3
 800a04c:	69ba      	ldr	r2, [r7, #24]
 800a04e:	429a      	cmp	r2, r3
 800a050:	d302      	bcc.n	800a058 <UART_WaitOnFlagUntilTimeout+0x30>
 800a052:	69bb      	ldr	r3, [r7, #24]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d101      	bne.n	800a05c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a058:	2303      	movs	r3, #3
 800a05a:	e04e      	b.n	800a0fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f003 0304 	and.w	r3, r3, #4
 800a066:	2b00      	cmp	r3, #0
 800a068:	d037      	beq.n	800a0da <UART_WaitOnFlagUntilTimeout+0xb2>
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	2b80      	cmp	r3, #128	@ 0x80
 800a06e:	d034      	beq.n	800a0da <UART_WaitOnFlagUntilTimeout+0xb2>
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	2b40      	cmp	r3, #64	@ 0x40
 800a074:	d031      	beq.n	800a0da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	69db      	ldr	r3, [r3, #28]
 800a07c:	f003 0308 	and.w	r3, r3, #8
 800a080:	2b08      	cmp	r3, #8
 800a082:	d110      	bne.n	800a0a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2208      	movs	r2, #8
 800a08a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f000 f95b 	bl	800a348 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2208      	movs	r2, #8
 800a096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2200      	movs	r2, #0
 800a09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e029      	b.n	800a0fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	69db      	ldr	r3, [r3, #28]
 800a0ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a0b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0b4:	d111      	bne.n	800a0da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a0be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f000 f941 	bl	800a348 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2220      	movs	r2, #32
 800a0ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a0d6:	2303      	movs	r3, #3
 800a0d8:	e00f      	b.n	800a0fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	69da      	ldr	r2, [r3, #28]
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	4013      	ands	r3, r2
 800a0e4:	68ba      	ldr	r2, [r7, #8]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	bf0c      	ite	eq
 800a0ea:	2301      	moveq	r3, #1
 800a0ec:	2300      	movne	r3, #0
 800a0ee:	b2db      	uxtb	r3, r3
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	79fb      	ldrb	r3, [r7, #7]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d0a0      	beq.n	800a03a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a0f8:	2300      	movs	r3, #0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3710      	adds	r7, #16
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}
	...

0800a104 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a104:	b480      	push	{r7}
 800a106:	b0a3      	sub	sp, #140	@ 0x8c
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	60b9      	str	r1, [r7, #8]
 800a10e:	4613      	mov	r3, r2
 800a110:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	88fa      	ldrh	r2, [r7, #6]
 800a11c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	88fa      	ldrh	r2, [r7, #6]
 800a124:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2200      	movs	r2, #0
 800a12c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	689b      	ldr	r3, [r3, #8]
 800a132:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a136:	d10e      	bne.n	800a156 <UART_Start_Receive_IT+0x52>
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	691b      	ldr	r3, [r3, #16]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d105      	bne.n	800a14c <UART_Start_Receive_IT+0x48>
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a146:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a14a:	e02d      	b.n	800a1a8 <UART_Start_Receive_IT+0xa4>
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	22ff      	movs	r2, #255	@ 0xff
 800a150:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a154:	e028      	b.n	800a1a8 <UART_Start_Receive_IT+0xa4>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10d      	bne.n	800a17a <UART_Start_Receive_IT+0x76>
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	691b      	ldr	r3, [r3, #16]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d104      	bne.n	800a170 <UART_Start_Receive_IT+0x6c>
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	22ff      	movs	r2, #255	@ 0xff
 800a16a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a16e:	e01b      	b.n	800a1a8 <UART_Start_Receive_IT+0xa4>
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	227f      	movs	r2, #127	@ 0x7f
 800a174:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a178:	e016      	b.n	800a1a8 <UART_Start_Receive_IT+0xa4>
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a182:	d10d      	bne.n	800a1a0 <UART_Start_Receive_IT+0x9c>
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	691b      	ldr	r3, [r3, #16]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d104      	bne.n	800a196 <UART_Start_Receive_IT+0x92>
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	227f      	movs	r2, #127	@ 0x7f
 800a190:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a194:	e008      	b.n	800a1a8 <UART_Start_Receive_IT+0xa4>
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	223f      	movs	r2, #63	@ 0x3f
 800a19a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a19e:	e003      	b.n	800a1a8 <UART_Start_Receive_IT+0xa4>
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2222      	movs	r2, #34	@ 0x22
 800a1b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	3308      	adds	r3, #8
 800a1be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1c2:	e853 3f00 	ldrex	r3, [r3]
 800a1c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a1c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1ca:	f043 0301 	orr.w	r3, r3, #1
 800a1ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	3308      	adds	r3, #8
 800a1d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a1dc:	673a      	str	r2, [r7, #112]	@ 0x70
 800a1de:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a1e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a1e4:	e841 2300 	strex	r3, r2, [r1]
 800a1e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a1ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d1e3      	bne.n	800a1b8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a1f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1f8:	d14f      	bne.n	800a29a <UART_Start_Receive_IT+0x196>
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a200:	88fa      	ldrh	r2, [r7, #6]
 800a202:	429a      	cmp	r2, r3
 800a204:	d349      	bcc.n	800a29a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a20e:	d107      	bne.n	800a220 <UART_Start_Receive_IT+0x11c>
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	691b      	ldr	r3, [r3, #16]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d103      	bne.n	800a220 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	4a47      	ldr	r2, [pc, #284]	@ (800a338 <UART_Start_Receive_IT+0x234>)
 800a21c:	675a      	str	r2, [r3, #116]	@ 0x74
 800a21e:	e002      	b.n	800a226 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	4a46      	ldr	r2, [pc, #280]	@ (800a33c <UART_Start_Receive_IT+0x238>)
 800a224:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	691b      	ldr	r3, [r3, #16]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d01a      	beq.n	800a264 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a234:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a236:	e853 3f00 	ldrex	r3, [r3]
 800a23a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a23c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a23e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a242:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	461a      	mov	r2, r3
 800a24c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a250:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a252:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a254:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a256:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a258:	e841 2300 	strex	r3, r2, [r1]
 800a25c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a25e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a260:	2b00      	cmp	r3, #0
 800a262:	d1e4      	bne.n	800a22e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	3308      	adds	r3, #8
 800a26a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a26e:	e853 3f00 	ldrex	r3, [r3]
 800a272:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a27a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	3308      	adds	r3, #8
 800a282:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a284:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a286:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a288:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a28a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a28c:	e841 2300 	strex	r3, r2, [r1]
 800a290:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a294:	2b00      	cmp	r3, #0
 800a296:	d1e5      	bne.n	800a264 <UART_Start_Receive_IT+0x160>
 800a298:	e046      	b.n	800a328 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2a2:	d107      	bne.n	800a2b4 <UART_Start_Receive_IT+0x1b0>
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	691b      	ldr	r3, [r3, #16]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d103      	bne.n	800a2b4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	4a24      	ldr	r2, [pc, #144]	@ (800a340 <UART_Start_Receive_IT+0x23c>)
 800a2b0:	675a      	str	r2, [r3, #116]	@ 0x74
 800a2b2:	e002      	b.n	800a2ba <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	4a23      	ldr	r2, [pc, #140]	@ (800a344 <UART_Start_Receive_IT+0x240>)
 800a2b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	691b      	ldr	r3, [r3, #16]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d019      	beq.n	800a2f6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ca:	e853 3f00 	ldrex	r3, [r3]
 800a2ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a2d6:	677b      	str	r3, [r7, #116]	@ 0x74
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	461a      	mov	r2, r3
 800a2de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a2e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2e2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a2e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2e8:	e841 2300 	strex	r3, r2, [r1]
 800a2ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a2ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1e6      	bne.n	800a2c2 <UART_Start_Receive_IT+0x1be>
 800a2f4:	e018      	b.n	800a328 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	e853 3f00 	ldrex	r3, [r3]
 800a302:	613b      	str	r3, [r7, #16]
   return(result);
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	f043 0320 	orr.w	r3, r3, #32
 800a30a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	461a      	mov	r2, r3
 800a312:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a314:	623b      	str	r3, [r7, #32]
 800a316:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a318:	69f9      	ldr	r1, [r7, #28]
 800a31a:	6a3a      	ldr	r2, [r7, #32]
 800a31c:	e841 2300 	strex	r3, r2, [r1]
 800a320:	61bb      	str	r3, [r7, #24]
   return(result);
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1e6      	bne.n	800a2f6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	378c      	adds	r7, #140	@ 0x8c
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr
 800a336:	bf00      	nop
 800a338:	0800ab65 	.word	0x0800ab65
 800a33c:	0800a801 	.word	0x0800a801
 800a340:	0800a649 	.word	0x0800a649
 800a344:	0800a491 	.word	0x0800a491

0800a348 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a348:	b480      	push	{r7}
 800a34a:	b095      	sub	sp, #84	@ 0x54
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a358:	e853 3f00 	ldrex	r3, [r3]
 800a35c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a360:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a364:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	461a      	mov	r2, r3
 800a36c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a36e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a370:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a372:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a374:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a376:	e841 2300 	strex	r3, r2, [r1]
 800a37a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1e6      	bne.n	800a350 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	3308      	adds	r3, #8
 800a388:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a38a:	6a3b      	ldr	r3, [r7, #32]
 800a38c:	e853 3f00 	ldrex	r3, [r3]
 800a390:	61fb      	str	r3, [r7, #28]
   return(result);
 800a392:	69fb      	ldr	r3, [r7, #28]
 800a394:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a398:	f023 0301 	bic.w	r3, r3, #1
 800a39c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	3308      	adds	r3, #8
 800a3a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a3ae:	e841 2300 	strex	r3, r2, [r1]
 800a3b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d1e3      	bne.n	800a382 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d118      	bne.n	800a3f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	e853 3f00 	ldrex	r3, [r3]
 800a3ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	f023 0310 	bic.w	r3, r3, #16
 800a3d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	461a      	mov	r2, r3
 800a3de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3e0:	61bb      	str	r3, [r7, #24]
 800a3e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e4:	6979      	ldr	r1, [r7, #20]
 800a3e6:	69ba      	ldr	r2, [r7, #24]
 800a3e8:	e841 2300 	strex	r3, r2, [r1]
 800a3ec:	613b      	str	r3, [r7, #16]
   return(result);
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d1e6      	bne.n	800a3c2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2220      	movs	r2, #32
 800a3f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2200      	movs	r2, #0
 800a400:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a408:	bf00      	nop
 800a40a:	3754      	adds	r7, #84	@ 0x54
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr

0800a414 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b084      	sub	sp, #16
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a420:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2200      	movs	r2, #0
 800a426:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a42a:	68f8      	ldr	r0, [r7, #12]
 800a42c:	f7ff f99e 	bl	800976c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a430:	bf00      	nop
 800a432:	3710      	adds	r7, #16
 800a434:	46bd      	mov	sp, r7
 800a436:	bd80      	pop	{r7, pc}

0800a438 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b088      	sub	sp, #32
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	e853 3f00 	ldrex	r3, [r3]
 800a44c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a454:	61fb      	str	r3, [r7, #28]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	461a      	mov	r2, r3
 800a45c:	69fb      	ldr	r3, [r7, #28]
 800a45e:	61bb      	str	r3, [r7, #24]
 800a460:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a462:	6979      	ldr	r1, [r7, #20]
 800a464:	69ba      	ldr	r2, [r7, #24]
 800a466:	e841 2300 	strex	r3, r2, [r1]
 800a46a:	613b      	str	r3, [r7, #16]
   return(result);
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1e6      	bne.n	800a440 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2220      	movs	r2, #32
 800a476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2200      	movs	r2, #0
 800a47e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f7ff f969 	bl	8009758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a486:	bf00      	nop
 800a488:	3720      	adds	r7, #32
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
	...

0800a490 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b09c      	sub	sp, #112	@ 0x70
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a49e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4a8:	2b22      	cmp	r3, #34	@ 0x22
 800a4aa:	f040 80be 	bne.w	800a62a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a4b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a4bc:	b2d9      	uxtb	r1, r3
 800a4be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a4c2:	b2da      	uxtb	r2, r3
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4c8:	400a      	ands	r2, r1
 800a4ca:	b2d2      	uxtb	r2, r2
 800a4cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4d2:	1c5a      	adds	r2, r3, #1
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	3b01      	subs	r3, #1
 800a4e2:	b29a      	uxth	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	f040 80a1 	bne.w	800a63a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a500:	e853 3f00 	ldrex	r3, [r3]
 800a504:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a508:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a50c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	461a      	mov	r2, r3
 800a514:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a516:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a518:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a51c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a51e:	e841 2300 	strex	r3, r2, [r1]
 800a522:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a524:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1e6      	bne.n	800a4f8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	3308      	adds	r3, #8
 800a530:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a534:	e853 3f00 	ldrex	r3, [r3]
 800a538:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a53a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a53c:	f023 0301 	bic.w	r3, r3, #1
 800a540:	667b      	str	r3, [r7, #100]	@ 0x64
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	3308      	adds	r3, #8
 800a548:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a54a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a54c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a54e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a550:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a552:	e841 2300 	strex	r3, r2, [r1]
 800a556:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d1e5      	bne.n	800a52a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2220      	movs	r2, #32
 800a562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2200      	movs	r2, #0
 800a570:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a33      	ldr	r2, [pc, #204]	@ (800a644 <UART_RxISR_8BIT+0x1b4>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d01f      	beq.n	800a5bc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a586:	2b00      	cmp	r3, #0
 800a588:	d018      	beq.n	800a5bc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a592:	e853 3f00 	ldrex	r3, [r3]
 800a596:	623b      	str	r3, [r7, #32]
   return(result);
 800a598:	6a3b      	ldr	r3, [r7, #32]
 800a59a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a59e:	663b      	str	r3, [r7, #96]	@ 0x60
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a5a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a5aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5b0:	e841 2300 	strex	r3, r2, [r1]
 800a5b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d1e6      	bne.n	800a58a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d12e      	bne.n	800a622 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	e853 3f00 	ldrex	r3, [r3]
 800a5d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f023 0310 	bic.w	r3, r3, #16
 800a5de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	461a      	mov	r2, r3
 800a5e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a5e8:	61fb      	str	r3, [r7, #28]
 800a5ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ec:	69b9      	ldr	r1, [r7, #24]
 800a5ee:	69fa      	ldr	r2, [r7, #28]
 800a5f0:	e841 2300 	strex	r3, r2, [r1]
 800a5f4:	617b      	str	r3, [r7, #20]
   return(result);
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d1e6      	bne.n	800a5ca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	69db      	ldr	r3, [r3, #28]
 800a602:	f003 0310 	and.w	r3, r3, #16
 800a606:	2b10      	cmp	r3, #16
 800a608:	d103      	bne.n	800a612 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	2210      	movs	r2, #16
 800a610:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a618:	4619      	mov	r1, r3
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f7ff f8b0 	bl	8009780 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a620:	e00b      	b.n	800a63a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f7f7 ff6c 	bl	8002500 <HAL_UART_RxCpltCallback>
}
 800a628:	e007      	b.n	800a63a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	699a      	ldr	r2, [r3, #24]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f042 0208 	orr.w	r2, r2, #8
 800a638:	619a      	str	r2, [r3, #24]
}
 800a63a:	bf00      	nop
 800a63c:	3770      	adds	r7, #112	@ 0x70
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	40008000 	.word	0x40008000

0800a648 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b09c      	sub	sp, #112	@ 0x70
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a656:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a660:	2b22      	cmp	r3, #34	@ 0x22
 800a662:	f040 80be 	bne.w	800a7e2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a66c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a674:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a676:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a67a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a67e:	4013      	ands	r3, r2
 800a680:	b29a      	uxth	r2, r3
 800a682:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a684:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a68a:	1c9a      	adds	r2, r3, #2
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a696:	b29b      	uxth	r3, r3
 800a698:	3b01      	subs	r3, #1
 800a69a:	b29a      	uxth	r2, r3
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f040 80a1 	bne.w	800a7f2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6b8:	e853 3f00 	ldrex	r3, [r3]
 800a6bc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a6be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a6c4:	667b      	str	r3, [r7, #100]	@ 0x64
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6ce:	657b      	str	r3, [r7, #84]	@ 0x54
 800a6d0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a6d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a6d6:	e841 2300 	strex	r3, r2, [r1]
 800a6da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a6dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d1e6      	bne.n	800a6b0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	3308      	adds	r3, #8
 800a6e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ec:	e853 3f00 	ldrex	r3, [r3]
 800a6f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a6f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f4:	f023 0301 	bic.w	r3, r3, #1
 800a6f8:	663b      	str	r3, [r7, #96]	@ 0x60
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	3308      	adds	r3, #8
 800a700:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a702:	643a      	str	r2, [r7, #64]	@ 0x40
 800a704:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a706:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a708:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a70a:	e841 2300 	strex	r3, r2, [r1]
 800a70e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a712:	2b00      	cmp	r3, #0
 800a714:	d1e5      	bne.n	800a6e2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2220      	movs	r2, #32
 800a71a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2200      	movs	r2, #0
 800a722:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2200      	movs	r2, #0
 800a728:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a33      	ldr	r2, [pc, #204]	@ (800a7fc <UART_RxISR_16BIT+0x1b4>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d01f      	beq.n	800a774 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d018      	beq.n	800a774 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a748:	6a3b      	ldr	r3, [r7, #32]
 800a74a:	e853 3f00 	ldrex	r3, [r3]
 800a74e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a756:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	461a      	mov	r2, r3
 800a75e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a760:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a762:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a764:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a766:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a768:	e841 2300 	strex	r3, r2, [r1]
 800a76c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a770:	2b00      	cmp	r3, #0
 800a772:	d1e6      	bne.n	800a742 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a778:	2b01      	cmp	r3, #1
 800a77a:	d12e      	bne.n	800a7da <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2200      	movs	r2, #0
 800a780:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	e853 3f00 	ldrex	r3, [r3]
 800a78e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	f023 0310 	bic.w	r3, r3, #16
 800a796:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	461a      	mov	r2, r3
 800a79e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a7a0:	61bb      	str	r3, [r7, #24]
 800a7a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7a4:	6979      	ldr	r1, [r7, #20]
 800a7a6:	69ba      	ldr	r2, [r7, #24]
 800a7a8:	e841 2300 	strex	r3, r2, [r1]
 800a7ac:	613b      	str	r3, [r7, #16]
   return(result);
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d1e6      	bne.n	800a782 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	69db      	ldr	r3, [r3, #28]
 800a7ba:	f003 0310 	and.w	r3, r3, #16
 800a7be:	2b10      	cmp	r3, #16
 800a7c0:	d103      	bne.n	800a7ca <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	2210      	movs	r2, #16
 800a7c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f7fe ffd4 	bl	8009780 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a7d8:	e00b      	b.n	800a7f2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f7f7 fe90 	bl	8002500 <HAL_UART_RxCpltCallback>
}
 800a7e0:	e007      	b.n	800a7f2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	699a      	ldr	r2, [r3, #24]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f042 0208 	orr.w	r2, r2, #8
 800a7f0:	619a      	str	r2, [r3, #24]
}
 800a7f2:	bf00      	nop
 800a7f4:	3770      	adds	r7, #112	@ 0x70
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	40008000 	.word	0x40008000

0800a800 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b0ac      	sub	sp, #176	@ 0xb0
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a80e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	69db      	ldr	r3, [r3, #28]
 800a818:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a836:	2b22      	cmp	r3, #34	@ 0x22
 800a838:	f040 8183 	bne.w	800ab42 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a842:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a846:	e126      	b.n	800aa96 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a84e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a852:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a856:	b2d9      	uxtb	r1, r3
 800a858:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a85c:	b2da      	uxtb	r2, r3
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a862:	400a      	ands	r2, r1
 800a864:	b2d2      	uxtb	r2, r2
 800a866:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a86c:	1c5a      	adds	r2, r3, #1
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a878:	b29b      	uxth	r3, r3
 800a87a:	3b01      	subs	r3, #1
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	69db      	ldr	r3, [r3, #28]
 800a88a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a88e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a892:	f003 0307 	and.w	r3, r3, #7
 800a896:	2b00      	cmp	r3, #0
 800a898:	d053      	beq.n	800a942 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a89a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a89e:	f003 0301 	and.w	r3, r3, #1
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d011      	beq.n	800a8ca <UART_RxISR_8BIT_FIFOEN+0xca>
 800a8a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a8aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00b      	beq.n	800a8ca <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8c0:	f043 0201 	orr.w	r2, r3, #1
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8ce:	f003 0302 	and.w	r3, r3, #2
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d011      	beq.n	800a8fa <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a8d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a8da:	f003 0301 	and.w	r3, r3, #1
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d00b      	beq.n	800a8fa <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	2202      	movs	r2, #2
 800a8e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8f0:	f043 0204 	orr.w	r2, r3, #4
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8fe:	f003 0304 	and.w	r3, r3, #4
 800a902:	2b00      	cmp	r3, #0
 800a904:	d011      	beq.n	800a92a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a90a:	f003 0301 	and.w	r3, r3, #1
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d00b      	beq.n	800a92a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	2204      	movs	r2, #4
 800a918:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a920:	f043 0202 	orr.w	r2, r3, #2
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a930:	2b00      	cmp	r3, #0
 800a932:	d006      	beq.n	800a942 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f7fe ff19 	bl	800976c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2200      	movs	r2, #0
 800a93e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a948:	b29b      	uxth	r3, r3
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	f040 80a3 	bne.w	800aa96 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a956:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a958:	e853 3f00 	ldrex	r3, [r3]
 800a95c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a95e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a964:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	461a      	mov	r2, r3
 800a96e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a972:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a974:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a976:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a978:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a97a:	e841 2300 	strex	r3, r2, [r1]
 800a97e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a980:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a982:	2b00      	cmp	r3, #0
 800a984:	d1e4      	bne.n	800a950 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	3308      	adds	r3, #8
 800a98c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a990:	e853 3f00 	ldrex	r3, [r3]
 800a994:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a996:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a998:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a99c:	f023 0301 	bic.w	r3, r3, #1
 800a9a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	3308      	adds	r3, #8
 800a9aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a9ae:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a9b0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a9b4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a9b6:	e841 2300 	strex	r3, r2, [r1]
 800a9ba:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a9bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d1e1      	bne.n	800a986 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2220      	movs	r2, #32
 800a9c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a60      	ldr	r2, [pc, #384]	@ (800ab5c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d021      	beq.n	800aa24 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d01a      	beq.n	800aa24 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9f6:	e853 3f00 	ldrex	r3, [r3]
 800a9fa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a9fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aa10:	657b      	str	r3, [r7, #84]	@ 0x54
 800aa12:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa14:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aa16:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aa18:	e841 2300 	strex	r3, r2, [r1]
 800aa1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aa1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d1e4      	bne.n	800a9ee <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d130      	bne.n	800aa8e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa3a:	e853 3f00 	ldrex	r3, [r3]
 800aa3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aa40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa42:	f023 0310 	bic.w	r3, r3, #16
 800aa46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	461a      	mov	r2, r3
 800aa50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aa54:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa56:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa5c:	e841 2300 	strex	r3, r2, [r1]
 800aa60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1e4      	bne.n	800aa32 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	69db      	ldr	r3, [r3, #28]
 800aa6e:	f003 0310 	and.w	r3, r3, #16
 800aa72:	2b10      	cmp	r3, #16
 800aa74:	d103      	bne.n	800aa7e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	2210      	movs	r2, #16
 800aa7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa84:	4619      	mov	r1, r3
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f7fe fe7a 	bl	8009780 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800aa8c:	e00e      	b.n	800aaac <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f7f7 fd36 	bl	8002500 <HAL_UART_RxCpltCallback>
        break;
 800aa94:	e00a      	b.n	800aaac <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aa96:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d006      	beq.n	800aaac <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800aa9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aaa2:	f003 0320 	and.w	r3, r3, #32
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	f47f aece 	bne.w	800a848 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aab2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800aab6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d049      	beq.n	800ab52 <UART_RxISR_8BIT_FIFOEN+0x352>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aac4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800aac8:	429a      	cmp	r2, r3
 800aaca:	d242      	bcs.n	800ab52 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	3308      	adds	r3, #8
 800aad2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad4:	6a3b      	ldr	r3, [r7, #32]
 800aad6:	e853 3f00 	ldrex	r3, [r3]
 800aada:	61fb      	str	r3, [r7, #28]
   return(result);
 800aadc:	69fb      	ldr	r3, [r7, #28]
 800aade:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aae2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	3308      	adds	r3, #8
 800aaec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800aaf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aaf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aaf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aaf8:	e841 2300 	strex	r3, r2, [r1]
 800aafc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d1e3      	bne.n	800aacc <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	4a16      	ldr	r2, [pc, #88]	@ (800ab60 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800ab08:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	e853 3f00 	ldrex	r3, [r3]
 800ab16:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	f043 0320 	orr.w	r3, r3, #32
 800ab1e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	461a      	mov	r2, r3
 800ab28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab2c:	61bb      	str	r3, [r7, #24]
 800ab2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab30:	6979      	ldr	r1, [r7, #20]
 800ab32:	69ba      	ldr	r2, [r7, #24]
 800ab34:	e841 2300 	strex	r3, r2, [r1]
 800ab38:	613b      	str	r3, [r7, #16]
   return(result);
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d1e4      	bne.n	800ab0a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ab40:	e007      	b.n	800ab52 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	699a      	ldr	r2, [r3, #24]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f042 0208 	orr.w	r2, r2, #8
 800ab50:	619a      	str	r2, [r3, #24]
}
 800ab52:	bf00      	nop
 800ab54:	37b0      	adds	r7, #176	@ 0xb0
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
 800ab5a:	bf00      	nop
 800ab5c:	40008000 	.word	0x40008000
 800ab60:	0800a491 	.word	0x0800a491

0800ab64 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b0ae      	sub	sp, #184	@ 0xb8
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ab72:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	69db      	ldr	r3, [r3, #28]
 800ab7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ab9a:	2b22      	cmp	r3, #34	@ 0x22
 800ab9c:	f040 8187 	bne.w	800aeae <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aba6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800abaa:	e12a      	b.n	800ae02 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abb2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800abbe:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800abc2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800abc6:	4013      	ands	r3, r2
 800abc8:	b29a      	uxth	r2, r3
 800abca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800abce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abd4:	1c9a      	adds	r2, r3, #2
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	3b01      	subs	r3, #1
 800abe4:	b29a      	uxth	r2, r3
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	69db      	ldr	r3, [r3, #28]
 800abf2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800abf6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800abfa:	f003 0307 	and.w	r3, r3, #7
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d053      	beq.n	800acaa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ac02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac06:	f003 0301 	and.w	r3, r3, #1
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d011      	beq.n	800ac32 <UART_RxISR_16BIT_FIFOEN+0xce>
 800ac0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d00b      	beq.n	800ac32 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac28:	f043 0201 	orr.w	r2, r3, #1
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac36:	f003 0302 	and.w	r3, r3, #2
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d011      	beq.n	800ac62 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ac3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac42:	f003 0301 	and.w	r3, r3, #1
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d00b      	beq.n	800ac62 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	2202      	movs	r2, #2
 800ac50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac58:	f043 0204 	orr.w	r2, r3, #4
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac66:	f003 0304 	and.w	r3, r3, #4
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d011      	beq.n	800ac92 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ac6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac72:	f003 0301 	and.w	r3, r3, #1
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d00b      	beq.n	800ac92 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	2204      	movs	r2, #4
 800ac80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac88:	f043 0202 	orr.w	r2, r3, #2
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d006      	beq.n	800acaa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f7fe fd65 	bl	800976c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2200      	movs	r2, #0
 800aca6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	f040 80a5 	bne.w	800ae02 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800acc0:	e853 3f00 	ldrex	r3, [r3]
 800acc4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800acc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800acc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800accc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	461a      	mov	r2, r3
 800acd6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800acda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800acde:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ace2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ace6:	e841 2300 	strex	r3, r2, [r1]
 800acea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800acec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1e2      	bne.n	800acb8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	3308      	adds	r3, #8
 800acf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acfc:	e853 3f00 	ldrex	r3, [r3]
 800ad00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ad02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad08:	f023 0301 	bic.w	r3, r3, #1
 800ad0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	3308      	adds	r3, #8
 800ad16:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ad1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ad1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ad20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ad22:	e841 2300 	strex	r3, r2, [r1]
 800ad26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ad28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d1e1      	bne.n	800acf2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2220      	movs	r2, #32
 800ad32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a60      	ldr	r2, [pc, #384]	@ (800aec8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d021      	beq.n	800ad90 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d01a      	beq.n	800ad90 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad62:	e853 3f00 	ldrex	r3, [r3]
 800ad66:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ad68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ad6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	461a      	mov	r2, r3
 800ad78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ad7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad7e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad82:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad84:	e841 2300 	strex	r3, r2, [r1]
 800ad88:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ad8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d1e4      	bne.n	800ad5a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d130      	bne.n	800adfa <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ada6:	e853 3f00 	ldrex	r3, [r3]
 800adaa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800adac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adae:	f023 0310 	bic.w	r3, r3, #16
 800adb2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	461a      	mov	r2, r3
 800adbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800adc0:	647b      	str	r3, [r7, #68]	@ 0x44
 800adc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800adc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800adc8:	e841 2300 	strex	r3, r2, [r1]
 800adcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800adce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800add0:	2b00      	cmp	r3, #0
 800add2:	d1e4      	bne.n	800ad9e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	69db      	ldr	r3, [r3, #28]
 800adda:	f003 0310 	and.w	r3, r3, #16
 800adde:	2b10      	cmp	r3, #16
 800ade0:	d103      	bne.n	800adea <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	2210      	movs	r2, #16
 800ade8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800adf0:	4619      	mov	r1, r3
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f7fe fcc4 	bl	8009780 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800adf8:	e00e      	b.n	800ae18 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f7f7 fb80 	bl	8002500 <HAL_UART_RxCpltCallback>
        break;
 800ae00:	e00a      	b.n	800ae18 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ae02:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d006      	beq.n	800ae18 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800ae0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ae0e:	f003 0320 	and.w	r3, r3, #32
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	f47f aeca 	bne.w	800abac <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae1e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ae22:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d049      	beq.n	800aebe <UART_RxISR_16BIT_FIFOEN+0x35a>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ae30:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d242      	bcs.n	800aebe <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	3308      	adds	r3, #8
 800ae3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae42:	e853 3f00 	ldrex	r3, [r3]
 800ae46:	623b      	str	r3, [r7, #32]
   return(result);
 800ae48:	6a3b      	ldr	r3, [r7, #32]
 800ae4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	3308      	adds	r3, #8
 800ae58:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ae5c:	633a      	str	r2, [r7, #48]	@ 0x30
 800ae5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae64:	e841 2300 	strex	r3, r2, [r1]
 800ae68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d1e3      	bne.n	800ae38 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4a16      	ldr	r2, [pc, #88]	@ (800aecc <UART_RxISR_16BIT_FIFOEN+0x368>)
 800ae74:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	e853 3f00 	ldrex	r3, [r3]
 800ae82:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f043 0320 	orr.w	r3, r3, #32
 800ae8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	461a      	mov	r2, r3
 800ae94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ae98:	61fb      	str	r3, [r7, #28]
 800ae9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9c:	69b9      	ldr	r1, [r7, #24]
 800ae9e:	69fa      	ldr	r2, [r7, #28]
 800aea0:	e841 2300 	strex	r3, r2, [r1]
 800aea4:	617b      	str	r3, [r7, #20]
   return(result);
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1e4      	bne.n	800ae76 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aeac:	e007      	b.n	800aebe <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	699a      	ldr	r2, [r3, #24]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f042 0208 	orr.w	r2, r2, #8
 800aebc:	619a      	str	r2, [r3, #24]
}
 800aebe:	bf00      	nop
 800aec0:	37b8      	adds	r7, #184	@ 0xb8
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}
 800aec6:	bf00      	nop
 800aec8:	40008000 	.word	0x40008000
 800aecc:	0800a649 	.word	0x0800a649

0800aed0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b083      	sub	sp, #12
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800aed8:	bf00      	nop
 800aeda:	370c      	adds	r7, #12
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr

0800aee4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800aeec:	bf00      	nop
 800aeee:	370c      	adds	r7, #12
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	4770      	bx	lr

0800aef8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800aef8:	b480      	push	{r7}
 800aefa:	b083      	sub	sp, #12
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800af00:	bf00      	nop
 800af02:	370c      	adds	r7, #12
 800af04:	46bd      	mov	sp, r7
 800af06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0a:	4770      	bx	lr

0800af0c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800af0c:	b480      	push	{r7}
 800af0e:	b085      	sub	sp, #20
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d101      	bne.n	800af22 <HAL_UARTEx_DisableFifoMode+0x16>
 800af1e:	2302      	movs	r3, #2
 800af20:	e027      	b.n	800af72 <HAL_UARTEx_DisableFifoMode+0x66>
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2201      	movs	r2, #1
 800af26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2224      	movs	r2, #36	@ 0x24
 800af2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	681a      	ldr	r2, [r3, #0]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f022 0201 	bic.w	r2, r2, #1
 800af48:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800af50:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2200      	movs	r2, #0
 800af56:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	68fa      	ldr	r2, [r7, #12]
 800af5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2220      	movs	r2, #32
 800af64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2200      	movs	r2, #0
 800af6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af70:	2300      	movs	r3, #0
}
 800af72:	4618      	mov	r0, r3
 800af74:	3714      	adds	r7, #20
 800af76:	46bd      	mov	sp, r7
 800af78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7c:	4770      	bx	lr

0800af7e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af7e:	b580      	push	{r7, lr}
 800af80:	b084      	sub	sp, #16
 800af82:	af00      	add	r7, sp, #0
 800af84:	6078      	str	r0, [r7, #4]
 800af86:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af8e:	2b01      	cmp	r3, #1
 800af90:	d101      	bne.n	800af96 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800af92:	2302      	movs	r3, #2
 800af94:	e02d      	b.n	800aff2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2201      	movs	r2, #1
 800af9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2224      	movs	r2, #36	@ 0x24
 800afa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	f022 0201 	bic.w	r2, r2, #1
 800afbc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	689b      	ldr	r3, [r3, #8]
 800afc4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	683a      	ldr	r2, [r7, #0]
 800afce:	430a      	orrs	r2, r1
 800afd0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 f850 	bl	800b078 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	68fa      	ldr	r2, [r7, #12]
 800afde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2220      	movs	r2, #32
 800afe4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2200      	movs	r2, #0
 800afec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aff0:	2300      	movs	r3, #0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}

0800affa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800affa:	b580      	push	{r7, lr}
 800affc:	b084      	sub	sp, #16
 800affe:	af00      	add	r7, sp, #0
 800b000:	6078      	str	r0, [r7, #4]
 800b002:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d101      	bne.n	800b012 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b00e:	2302      	movs	r3, #2
 800b010:	e02d      	b.n	800b06e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2201      	movs	r2, #1
 800b016:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2224      	movs	r2, #36	@ 0x24
 800b01e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	681a      	ldr	r2, [r3, #0]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f022 0201 	bic.w	r2, r2, #1
 800b038:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	683a      	ldr	r2, [r7, #0]
 800b04a:	430a      	orrs	r2, r1
 800b04c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 f812 	bl	800b078 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	68fa      	ldr	r2, [r7, #12]
 800b05a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2220      	movs	r2, #32
 800b060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b06c:	2300      	movs	r3, #0
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
	...

0800b078 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b084:	2b00      	cmp	r3, #0
 800b086:	d108      	bne.n	800b09a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2201      	movs	r2, #1
 800b08c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2201      	movs	r2, #1
 800b094:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b098:	e031      	b.n	800b0fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b09a:	2308      	movs	r3, #8
 800b09c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b09e:	2308      	movs	r3, #8
 800b0a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	689b      	ldr	r3, [r3, #8]
 800b0a8:	0e5b      	lsrs	r3, r3, #25
 800b0aa:	b2db      	uxtb	r3, r3
 800b0ac:	f003 0307 	and.w	r3, r3, #7
 800b0b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	689b      	ldr	r3, [r3, #8]
 800b0b8:	0f5b      	lsrs	r3, r3, #29
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	f003 0307 	and.w	r3, r3, #7
 800b0c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0c2:	7bbb      	ldrb	r3, [r7, #14]
 800b0c4:	7b3a      	ldrb	r2, [r7, #12]
 800b0c6:	4911      	ldr	r1, [pc, #68]	@ (800b10c <UARTEx_SetNbDataToProcess+0x94>)
 800b0c8:	5c8a      	ldrb	r2, [r1, r2]
 800b0ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b0ce:	7b3a      	ldrb	r2, [r7, #12]
 800b0d0:	490f      	ldr	r1, [pc, #60]	@ (800b110 <UARTEx_SetNbDataToProcess+0x98>)
 800b0d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0d8:	b29a      	uxth	r2, r3
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0e0:	7bfb      	ldrb	r3, [r7, #15]
 800b0e2:	7b7a      	ldrb	r2, [r7, #13]
 800b0e4:	4909      	ldr	r1, [pc, #36]	@ (800b10c <UARTEx_SetNbDataToProcess+0x94>)
 800b0e6:	5c8a      	ldrb	r2, [r1, r2]
 800b0e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b0ec:	7b7a      	ldrb	r2, [r7, #13]
 800b0ee:	4908      	ldr	r1, [pc, #32]	@ (800b110 <UARTEx_SetNbDataToProcess+0x98>)
 800b0f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0f6:	b29a      	uxth	r2, r3
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b0fe:	bf00      	nop
 800b100:	3714      	adds	r7, #20
 800b102:	46bd      	mov	sp, r7
 800b104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b108:	4770      	bx	lr
 800b10a:	bf00      	nop
 800b10c:	0800f4c8 	.word	0x0800f4c8
 800b110:	0800f4d0 	.word	0x0800f4d0

0800b114 <atof>:
 800b114:	2100      	movs	r1, #0
 800b116:	f000 be03 	b.w	800bd20 <strtod>

0800b11a <sulp>:
 800b11a:	b570      	push	{r4, r5, r6, lr}
 800b11c:	4604      	mov	r4, r0
 800b11e:	460d      	mov	r5, r1
 800b120:	ec45 4b10 	vmov	d0, r4, r5
 800b124:	4616      	mov	r6, r2
 800b126:	f003 fab7 	bl	800e698 <__ulp>
 800b12a:	ec51 0b10 	vmov	r0, r1, d0
 800b12e:	b17e      	cbz	r6, 800b150 <sulp+0x36>
 800b130:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b134:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b138:	2b00      	cmp	r3, #0
 800b13a:	dd09      	ble.n	800b150 <sulp+0x36>
 800b13c:	051b      	lsls	r3, r3, #20
 800b13e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b142:	2400      	movs	r4, #0
 800b144:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b148:	4622      	mov	r2, r4
 800b14a:	462b      	mov	r3, r5
 800b14c:	f7f5 fa8c 	bl	8000668 <__aeabi_dmul>
 800b150:	ec41 0b10 	vmov	d0, r0, r1
 800b154:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b158 <_strtod_l>:
 800b158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b15c:	b09f      	sub	sp, #124	@ 0x7c
 800b15e:	460c      	mov	r4, r1
 800b160:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b162:	2200      	movs	r2, #0
 800b164:	921a      	str	r2, [sp, #104]	@ 0x68
 800b166:	9005      	str	r0, [sp, #20]
 800b168:	f04f 0a00 	mov.w	sl, #0
 800b16c:	f04f 0b00 	mov.w	fp, #0
 800b170:	460a      	mov	r2, r1
 800b172:	9219      	str	r2, [sp, #100]	@ 0x64
 800b174:	7811      	ldrb	r1, [r2, #0]
 800b176:	292b      	cmp	r1, #43	@ 0x2b
 800b178:	d04a      	beq.n	800b210 <_strtod_l+0xb8>
 800b17a:	d838      	bhi.n	800b1ee <_strtod_l+0x96>
 800b17c:	290d      	cmp	r1, #13
 800b17e:	d832      	bhi.n	800b1e6 <_strtod_l+0x8e>
 800b180:	2908      	cmp	r1, #8
 800b182:	d832      	bhi.n	800b1ea <_strtod_l+0x92>
 800b184:	2900      	cmp	r1, #0
 800b186:	d03b      	beq.n	800b200 <_strtod_l+0xa8>
 800b188:	2200      	movs	r2, #0
 800b18a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b18c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b18e:	782a      	ldrb	r2, [r5, #0]
 800b190:	2a30      	cmp	r2, #48	@ 0x30
 800b192:	f040 80b3 	bne.w	800b2fc <_strtod_l+0x1a4>
 800b196:	786a      	ldrb	r2, [r5, #1]
 800b198:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b19c:	2a58      	cmp	r2, #88	@ 0x58
 800b19e:	d16e      	bne.n	800b27e <_strtod_l+0x126>
 800b1a0:	9302      	str	r3, [sp, #8]
 800b1a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1a4:	9301      	str	r3, [sp, #4]
 800b1a6:	ab1a      	add	r3, sp, #104	@ 0x68
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	4a8e      	ldr	r2, [pc, #568]	@ (800b3e4 <_strtod_l+0x28c>)
 800b1ac:	9805      	ldr	r0, [sp, #20]
 800b1ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b1b0:	a919      	add	r1, sp, #100	@ 0x64
 800b1b2:	f002 fb63 	bl	800d87c <__gethex>
 800b1b6:	f010 060f 	ands.w	r6, r0, #15
 800b1ba:	4604      	mov	r4, r0
 800b1bc:	d005      	beq.n	800b1ca <_strtod_l+0x72>
 800b1be:	2e06      	cmp	r6, #6
 800b1c0:	d128      	bne.n	800b214 <_strtod_l+0xbc>
 800b1c2:	3501      	adds	r5, #1
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	9519      	str	r5, [sp, #100]	@ 0x64
 800b1c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	f040 858e 	bne.w	800bcee <_strtod_l+0xb96>
 800b1d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1d4:	b1cb      	cbz	r3, 800b20a <_strtod_l+0xb2>
 800b1d6:	4652      	mov	r2, sl
 800b1d8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b1dc:	ec43 2b10 	vmov	d0, r2, r3
 800b1e0:	b01f      	add	sp, #124	@ 0x7c
 800b1e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e6:	2920      	cmp	r1, #32
 800b1e8:	d1ce      	bne.n	800b188 <_strtod_l+0x30>
 800b1ea:	3201      	adds	r2, #1
 800b1ec:	e7c1      	b.n	800b172 <_strtod_l+0x1a>
 800b1ee:	292d      	cmp	r1, #45	@ 0x2d
 800b1f0:	d1ca      	bne.n	800b188 <_strtod_l+0x30>
 800b1f2:	2101      	movs	r1, #1
 800b1f4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b1f6:	1c51      	adds	r1, r2, #1
 800b1f8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b1fa:	7852      	ldrb	r2, [r2, #1]
 800b1fc:	2a00      	cmp	r2, #0
 800b1fe:	d1c5      	bne.n	800b18c <_strtod_l+0x34>
 800b200:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b202:	9419      	str	r4, [sp, #100]	@ 0x64
 800b204:	2b00      	cmp	r3, #0
 800b206:	f040 8570 	bne.w	800bcea <_strtod_l+0xb92>
 800b20a:	4652      	mov	r2, sl
 800b20c:	465b      	mov	r3, fp
 800b20e:	e7e5      	b.n	800b1dc <_strtod_l+0x84>
 800b210:	2100      	movs	r1, #0
 800b212:	e7ef      	b.n	800b1f4 <_strtod_l+0x9c>
 800b214:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b216:	b13a      	cbz	r2, 800b228 <_strtod_l+0xd0>
 800b218:	2135      	movs	r1, #53	@ 0x35
 800b21a:	a81c      	add	r0, sp, #112	@ 0x70
 800b21c:	f003 fb36 	bl	800e88c <__copybits>
 800b220:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b222:	9805      	ldr	r0, [sp, #20]
 800b224:	f002 ff04 	bl	800e030 <_Bfree>
 800b228:	3e01      	subs	r6, #1
 800b22a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b22c:	2e04      	cmp	r6, #4
 800b22e:	d806      	bhi.n	800b23e <_strtod_l+0xe6>
 800b230:	e8df f006 	tbb	[pc, r6]
 800b234:	201d0314 	.word	0x201d0314
 800b238:	14          	.byte	0x14
 800b239:	00          	.byte	0x00
 800b23a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b23e:	05e1      	lsls	r1, r4, #23
 800b240:	bf48      	it	mi
 800b242:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b246:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b24a:	0d1b      	lsrs	r3, r3, #20
 800b24c:	051b      	lsls	r3, r3, #20
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d1bb      	bne.n	800b1ca <_strtod_l+0x72>
 800b252:	f001 fbaf 	bl	800c9b4 <__errno>
 800b256:	2322      	movs	r3, #34	@ 0x22
 800b258:	6003      	str	r3, [r0, #0]
 800b25a:	e7b6      	b.n	800b1ca <_strtod_l+0x72>
 800b25c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b260:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b264:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b268:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b26c:	e7e7      	b.n	800b23e <_strtod_l+0xe6>
 800b26e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b3ec <_strtod_l+0x294>
 800b272:	e7e4      	b.n	800b23e <_strtod_l+0xe6>
 800b274:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b278:	f04f 3aff 	mov.w	sl, #4294967295
 800b27c:	e7df      	b.n	800b23e <_strtod_l+0xe6>
 800b27e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b280:	1c5a      	adds	r2, r3, #1
 800b282:	9219      	str	r2, [sp, #100]	@ 0x64
 800b284:	785b      	ldrb	r3, [r3, #1]
 800b286:	2b30      	cmp	r3, #48	@ 0x30
 800b288:	d0f9      	beq.n	800b27e <_strtod_l+0x126>
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d09d      	beq.n	800b1ca <_strtod_l+0x72>
 800b28e:	2301      	movs	r3, #1
 800b290:	9309      	str	r3, [sp, #36]	@ 0x24
 800b292:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b294:	930c      	str	r3, [sp, #48]	@ 0x30
 800b296:	2300      	movs	r3, #0
 800b298:	9308      	str	r3, [sp, #32]
 800b29a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b29c:	461f      	mov	r7, r3
 800b29e:	220a      	movs	r2, #10
 800b2a0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b2a2:	7805      	ldrb	r5, [r0, #0]
 800b2a4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b2a8:	b2d9      	uxtb	r1, r3
 800b2aa:	2909      	cmp	r1, #9
 800b2ac:	d928      	bls.n	800b300 <_strtod_l+0x1a8>
 800b2ae:	494e      	ldr	r1, [pc, #312]	@ (800b3e8 <_strtod_l+0x290>)
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	f001 fac6 	bl	800c842 <strncmp>
 800b2b6:	2800      	cmp	r0, #0
 800b2b8:	d032      	beq.n	800b320 <_strtod_l+0x1c8>
 800b2ba:	2000      	movs	r0, #0
 800b2bc:	462a      	mov	r2, r5
 800b2be:	4681      	mov	r9, r0
 800b2c0:	463d      	mov	r5, r7
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	2a65      	cmp	r2, #101	@ 0x65
 800b2c6:	d001      	beq.n	800b2cc <_strtod_l+0x174>
 800b2c8:	2a45      	cmp	r2, #69	@ 0x45
 800b2ca:	d114      	bne.n	800b2f6 <_strtod_l+0x19e>
 800b2cc:	b91d      	cbnz	r5, 800b2d6 <_strtod_l+0x17e>
 800b2ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2d0:	4302      	orrs	r2, r0
 800b2d2:	d095      	beq.n	800b200 <_strtod_l+0xa8>
 800b2d4:	2500      	movs	r5, #0
 800b2d6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b2d8:	1c62      	adds	r2, r4, #1
 800b2da:	9219      	str	r2, [sp, #100]	@ 0x64
 800b2dc:	7862      	ldrb	r2, [r4, #1]
 800b2de:	2a2b      	cmp	r2, #43	@ 0x2b
 800b2e0:	d077      	beq.n	800b3d2 <_strtod_l+0x27a>
 800b2e2:	2a2d      	cmp	r2, #45	@ 0x2d
 800b2e4:	d07b      	beq.n	800b3de <_strtod_l+0x286>
 800b2e6:	f04f 0c00 	mov.w	ip, #0
 800b2ea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b2ee:	2909      	cmp	r1, #9
 800b2f0:	f240 8082 	bls.w	800b3f8 <_strtod_l+0x2a0>
 800b2f4:	9419      	str	r4, [sp, #100]	@ 0x64
 800b2f6:	f04f 0800 	mov.w	r8, #0
 800b2fa:	e0a2      	b.n	800b442 <_strtod_l+0x2ea>
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	e7c7      	b.n	800b290 <_strtod_l+0x138>
 800b300:	2f08      	cmp	r7, #8
 800b302:	bfd5      	itete	le
 800b304:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b306:	9908      	ldrgt	r1, [sp, #32]
 800b308:	fb02 3301 	mlale	r3, r2, r1, r3
 800b30c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b310:	f100 0001 	add.w	r0, r0, #1
 800b314:	bfd4      	ite	le
 800b316:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b318:	9308      	strgt	r3, [sp, #32]
 800b31a:	3701      	adds	r7, #1
 800b31c:	9019      	str	r0, [sp, #100]	@ 0x64
 800b31e:	e7bf      	b.n	800b2a0 <_strtod_l+0x148>
 800b320:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b322:	1c5a      	adds	r2, r3, #1
 800b324:	9219      	str	r2, [sp, #100]	@ 0x64
 800b326:	785a      	ldrb	r2, [r3, #1]
 800b328:	b37f      	cbz	r7, 800b38a <_strtod_l+0x232>
 800b32a:	4681      	mov	r9, r0
 800b32c:	463d      	mov	r5, r7
 800b32e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b332:	2b09      	cmp	r3, #9
 800b334:	d912      	bls.n	800b35c <_strtod_l+0x204>
 800b336:	2301      	movs	r3, #1
 800b338:	e7c4      	b.n	800b2c4 <_strtod_l+0x16c>
 800b33a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b33c:	1c5a      	adds	r2, r3, #1
 800b33e:	9219      	str	r2, [sp, #100]	@ 0x64
 800b340:	785a      	ldrb	r2, [r3, #1]
 800b342:	3001      	adds	r0, #1
 800b344:	2a30      	cmp	r2, #48	@ 0x30
 800b346:	d0f8      	beq.n	800b33a <_strtod_l+0x1e2>
 800b348:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b34c:	2b08      	cmp	r3, #8
 800b34e:	f200 84d3 	bhi.w	800bcf8 <_strtod_l+0xba0>
 800b352:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b354:	930c      	str	r3, [sp, #48]	@ 0x30
 800b356:	4681      	mov	r9, r0
 800b358:	2000      	movs	r0, #0
 800b35a:	4605      	mov	r5, r0
 800b35c:	3a30      	subs	r2, #48	@ 0x30
 800b35e:	f100 0301 	add.w	r3, r0, #1
 800b362:	d02a      	beq.n	800b3ba <_strtod_l+0x262>
 800b364:	4499      	add	r9, r3
 800b366:	eb00 0c05 	add.w	ip, r0, r5
 800b36a:	462b      	mov	r3, r5
 800b36c:	210a      	movs	r1, #10
 800b36e:	4563      	cmp	r3, ip
 800b370:	d10d      	bne.n	800b38e <_strtod_l+0x236>
 800b372:	1c69      	adds	r1, r5, #1
 800b374:	4401      	add	r1, r0
 800b376:	4428      	add	r0, r5
 800b378:	2808      	cmp	r0, #8
 800b37a:	dc16      	bgt.n	800b3aa <_strtod_l+0x252>
 800b37c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b37e:	230a      	movs	r3, #10
 800b380:	fb03 2300 	mla	r3, r3, r0, r2
 800b384:	930a      	str	r3, [sp, #40]	@ 0x28
 800b386:	2300      	movs	r3, #0
 800b388:	e018      	b.n	800b3bc <_strtod_l+0x264>
 800b38a:	4638      	mov	r0, r7
 800b38c:	e7da      	b.n	800b344 <_strtod_l+0x1ec>
 800b38e:	2b08      	cmp	r3, #8
 800b390:	f103 0301 	add.w	r3, r3, #1
 800b394:	dc03      	bgt.n	800b39e <_strtod_l+0x246>
 800b396:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b398:	434e      	muls	r6, r1
 800b39a:	960a      	str	r6, [sp, #40]	@ 0x28
 800b39c:	e7e7      	b.n	800b36e <_strtod_l+0x216>
 800b39e:	2b10      	cmp	r3, #16
 800b3a0:	bfde      	ittt	le
 800b3a2:	9e08      	ldrle	r6, [sp, #32]
 800b3a4:	434e      	mulle	r6, r1
 800b3a6:	9608      	strle	r6, [sp, #32]
 800b3a8:	e7e1      	b.n	800b36e <_strtod_l+0x216>
 800b3aa:	280f      	cmp	r0, #15
 800b3ac:	dceb      	bgt.n	800b386 <_strtod_l+0x22e>
 800b3ae:	9808      	ldr	r0, [sp, #32]
 800b3b0:	230a      	movs	r3, #10
 800b3b2:	fb03 2300 	mla	r3, r3, r0, r2
 800b3b6:	9308      	str	r3, [sp, #32]
 800b3b8:	e7e5      	b.n	800b386 <_strtod_l+0x22e>
 800b3ba:	4629      	mov	r1, r5
 800b3bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3be:	1c50      	adds	r0, r2, #1
 800b3c0:	9019      	str	r0, [sp, #100]	@ 0x64
 800b3c2:	7852      	ldrb	r2, [r2, #1]
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	460d      	mov	r5, r1
 800b3c8:	e7b1      	b.n	800b32e <_strtod_l+0x1d6>
 800b3ca:	f04f 0900 	mov.w	r9, #0
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	e77d      	b.n	800b2ce <_strtod_l+0x176>
 800b3d2:	f04f 0c00 	mov.w	ip, #0
 800b3d6:	1ca2      	adds	r2, r4, #2
 800b3d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3da:	78a2      	ldrb	r2, [r4, #2]
 800b3dc:	e785      	b.n	800b2ea <_strtod_l+0x192>
 800b3de:	f04f 0c01 	mov.w	ip, #1
 800b3e2:	e7f8      	b.n	800b3d6 <_strtod_l+0x27e>
 800b3e4:	0800f4f0 	.word	0x0800f4f0
 800b3e8:	0800f4d8 	.word	0x0800f4d8
 800b3ec:	7ff00000 	.word	0x7ff00000
 800b3f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3f2:	1c51      	adds	r1, r2, #1
 800b3f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800b3f6:	7852      	ldrb	r2, [r2, #1]
 800b3f8:	2a30      	cmp	r2, #48	@ 0x30
 800b3fa:	d0f9      	beq.n	800b3f0 <_strtod_l+0x298>
 800b3fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b400:	2908      	cmp	r1, #8
 800b402:	f63f af78 	bhi.w	800b2f6 <_strtod_l+0x19e>
 800b406:	3a30      	subs	r2, #48	@ 0x30
 800b408:	920e      	str	r2, [sp, #56]	@ 0x38
 800b40a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b40c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b40e:	f04f 080a 	mov.w	r8, #10
 800b412:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b414:	1c56      	adds	r6, r2, #1
 800b416:	9619      	str	r6, [sp, #100]	@ 0x64
 800b418:	7852      	ldrb	r2, [r2, #1]
 800b41a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b41e:	f1be 0f09 	cmp.w	lr, #9
 800b422:	d939      	bls.n	800b498 <_strtod_l+0x340>
 800b424:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b426:	1a76      	subs	r6, r6, r1
 800b428:	2e08      	cmp	r6, #8
 800b42a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b42e:	dc03      	bgt.n	800b438 <_strtod_l+0x2e0>
 800b430:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b432:	4588      	cmp	r8, r1
 800b434:	bfa8      	it	ge
 800b436:	4688      	movge	r8, r1
 800b438:	f1bc 0f00 	cmp.w	ip, #0
 800b43c:	d001      	beq.n	800b442 <_strtod_l+0x2ea>
 800b43e:	f1c8 0800 	rsb	r8, r8, #0
 800b442:	2d00      	cmp	r5, #0
 800b444:	d14e      	bne.n	800b4e4 <_strtod_l+0x38c>
 800b446:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b448:	4308      	orrs	r0, r1
 800b44a:	f47f aebe 	bne.w	800b1ca <_strtod_l+0x72>
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f47f aed6 	bne.w	800b200 <_strtod_l+0xa8>
 800b454:	2a69      	cmp	r2, #105	@ 0x69
 800b456:	d028      	beq.n	800b4aa <_strtod_l+0x352>
 800b458:	dc25      	bgt.n	800b4a6 <_strtod_l+0x34e>
 800b45a:	2a49      	cmp	r2, #73	@ 0x49
 800b45c:	d025      	beq.n	800b4aa <_strtod_l+0x352>
 800b45e:	2a4e      	cmp	r2, #78	@ 0x4e
 800b460:	f47f aece 	bne.w	800b200 <_strtod_l+0xa8>
 800b464:	499b      	ldr	r1, [pc, #620]	@ (800b6d4 <_strtod_l+0x57c>)
 800b466:	a819      	add	r0, sp, #100	@ 0x64
 800b468:	f002 fc2a 	bl	800dcc0 <__match>
 800b46c:	2800      	cmp	r0, #0
 800b46e:	f43f aec7 	beq.w	800b200 <_strtod_l+0xa8>
 800b472:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	2b28      	cmp	r3, #40	@ 0x28
 800b478:	d12e      	bne.n	800b4d8 <_strtod_l+0x380>
 800b47a:	4997      	ldr	r1, [pc, #604]	@ (800b6d8 <_strtod_l+0x580>)
 800b47c:	aa1c      	add	r2, sp, #112	@ 0x70
 800b47e:	a819      	add	r0, sp, #100	@ 0x64
 800b480:	f002 fc32 	bl	800dce8 <__hexnan>
 800b484:	2805      	cmp	r0, #5
 800b486:	d127      	bne.n	800b4d8 <_strtod_l+0x380>
 800b488:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b48a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b48e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b492:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b496:	e698      	b.n	800b1ca <_strtod_l+0x72>
 800b498:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b49a:	fb08 2101 	mla	r1, r8, r1, r2
 800b49e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b4a2:	920e      	str	r2, [sp, #56]	@ 0x38
 800b4a4:	e7b5      	b.n	800b412 <_strtod_l+0x2ba>
 800b4a6:	2a6e      	cmp	r2, #110	@ 0x6e
 800b4a8:	e7da      	b.n	800b460 <_strtod_l+0x308>
 800b4aa:	498c      	ldr	r1, [pc, #560]	@ (800b6dc <_strtod_l+0x584>)
 800b4ac:	a819      	add	r0, sp, #100	@ 0x64
 800b4ae:	f002 fc07 	bl	800dcc0 <__match>
 800b4b2:	2800      	cmp	r0, #0
 800b4b4:	f43f aea4 	beq.w	800b200 <_strtod_l+0xa8>
 800b4b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4ba:	4989      	ldr	r1, [pc, #548]	@ (800b6e0 <_strtod_l+0x588>)
 800b4bc:	3b01      	subs	r3, #1
 800b4be:	a819      	add	r0, sp, #100	@ 0x64
 800b4c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4c2:	f002 fbfd 	bl	800dcc0 <__match>
 800b4c6:	b910      	cbnz	r0, 800b4ce <_strtod_l+0x376>
 800b4c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4ce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b6f0 <_strtod_l+0x598>
 800b4d2:	f04f 0a00 	mov.w	sl, #0
 800b4d6:	e678      	b.n	800b1ca <_strtod_l+0x72>
 800b4d8:	4882      	ldr	r0, [pc, #520]	@ (800b6e4 <_strtod_l+0x58c>)
 800b4da:	f001 faa9 	bl	800ca30 <nan>
 800b4de:	ec5b ab10 	vmov	sl, fp, d0
 800b4e2:	e672      	b.n	800b1ca <_strtod_l+0x72>
 800b4e4:	eba8 0309 	sub.w	r3, r8, r9
 800b4e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b4ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4ec:	2f00      	cmp	r7, #0
 800b4ee:	bf08      	it	eq
 800b4f0:	462f      	moveq	r7, r5
 800b4f2:	2d10      	cmp	r5, #16
 800b4f4:	462c      	mov	r4, r5
 800b4f6:	bfa8      	it	ge
 800b4f8:	2410      	movge	r4, #16
 800b4fa:	f7f5 f83b 	bl	8000574 <__aeabi_ui2d>
 800b4fe:	2d09      	cmp	r5, #9
 800b500:	4682      	mov	sl, r0
 800b502:	468b      	mov	fp, r1
 800b504:	dc13      	bgt.n	800b52e <_strtod_l+0x3d6>
 800b506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b508:	2b00      	cmp	r3, #0
 800b50a:	f43f ae5e 	beq.w	800b1ca <_strtod_l+0x72>
 800b50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b510:	dd78      	ble.n	800b604 <_strtod_l+0x4ac>
 800b512:	2b16      	cmp	r3, #22
 800b514:	dc5f      	bgt.n	800b5d6 <_strtod_l+0x47e>
 800b516:	4974      	ldr	r1, [pc, #464]	@ (800b6e8 <_strtod_l+0x590>)
 800b518:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b51c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b520:	4652      	mov	r2, sl
 800b522:	465b      	mov	r3, fp
 800b524:	f7f5 f8a0 	bl	8000668 <__aeabi_dmul>
 800b528:	4682      	mov	sl, r0
 800b52a:	468b      	mov	fp, r1
 800b52c:	e64d      	b.n	800b1ca <_strtod_l+0x72>
 800b52e:	4b6e      	ldr	r3, [pc, #440]	@ (800b6e8 <_strtod_l+0x590>)
 800b530:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b534:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b538:	f7f5 f896 	bl	8000668 <__aeabi_dmul>
 800b53c:	4682      	mov	sl, r0
 800b53e:	9808      	ldr	r0, [sp, #32]
 800b540:	468b      	mov	fp, r1
 800b542:	f7f5 f817 	bl	8000574 <__aeabi_ui2d>
 800b546:	4602      	mov	r2, r0
 800b548:	460b      	mov	r3, r1
 800b54a:	4650      	mov	r0, sl
 800b54c:	4659      	mov	r1, fp
 800b54e:	f7f4 fed5 	bl	80002fc <__adddf3>
 800b552:	2d0f      	cmp	r5, #15
 800b554:	4682      	mov	sl, r0
 800b556:	468b      	mov	fp, r1
 800b558:	ddd5      	ble.n	800b506 <_strtod_l+0x3ae>
 800b55a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b55c:	1b2c      	subs	r4, r5, r4
 800b55e:	441c      	add	r4, r3
 800b560:	2c00      	cmp	r4, #0
 800b562:	f340 8096 	ble.w	800b692 <_strtod_l+0x53a>
 800b566:	f014 030f 	ands.w	r3, r4, #15
 800b56a:	d00a      	beq.n	800b582 <_strtod_l+0x42a>
 800b56c:	495e      	ldr	r1, [pc, #376]	@ (800b6e8 <_strtod_l+0x590>)
 800b56e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b572:	4652      	mov	r2, sl
 800b574:	465b      	mov	r3, fp
 800b576:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b57a:	f7f5 f875 	bl	8000668 <__aeabi_dmul>
 800b57e:	4682      	mov	sl, r0
 800b580:	468b      	mov	fp, r1
 800b582:	f034 040f 	bics.w	r4, r4, #15
 800b586:	d073      	beq.n	800b670 <_strtod_l+0x518>
 800b588:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b58c:	dd48      	ble.n	800b620 <_strtod_l+0x4c8>
 800b58e:	2400      	movs	r4, #0
 800b590:	46a0      	mov	r8, r4
 800b592:	940a      	str	r4, [sp, #40]	@ 0x28
 800b594:	46a1      	mov	r9, r4
 800b596:	9a05      	ldr	r2, [sp, #20]
 800b598:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b6f0 <_strtod_l+0x598>
 800b59c:	2322      	movs	r3, #34	@ 0x22
 800b59e:	6013      	str	r3, [r2, #0]
 800b5a0:	f04f 0a00 	mov.w	sl, #0
 800b5a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	f43f ae0f 	beq.w	800b1ca <_strtod_l+0x72>
 800b5ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b5ae:	9805      	ldr	r0, [sp, #20]
 800b5b0:	f002 fd3e 	bl	800e030 <_Bfree>
 800b5b4:	9805      	ldr	r0, [sp, #20]
 800b5b6:	4649      	mov	r1, r9
 800b5b8:	f002 fd3a 	bl	800e030 <_Bfree>
 800b5bc:	9805      	ldr	r0, [sp, #20]
 800b5be:	4641      	mov	r1, r8
 800b5c0:	f002 fd36 	bl	800e030 <_Bfree>
 800b5c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5c6:	9805      	ldr	r0, [sp, #20]
 800b5c8:	f002 fd32 	bl	800e030 <_Bfree>
 800b5cc:	9805      	ldr	r0, [sp, #20]
 800b5ce:	4621      	mov	r1, r4
 800b5d0:	f002 fd2e 	bl	800e030 <_Bfree>
 800b5d4:	e5f9      	b.n	800b1ca <_strtod_l+0x72>
 800b5d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	dbbc      	blt.n	800b55a <_strtod_l+0x402>
 800b5e0:	4c41      	ldr	r4, [pc, #260]	@ (800b6e8 <_strtod_l+0x590>)
 800b5e2:	f1c5 050f 	rsb	r5, r5, #15
 800b5e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b5ea:	4652      	mov	r2, sl
 800b5ec:	465b      	mov	r3, fp
 800b5ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5f2:	f7f5 f839 	bl	8000668 <__aeabi_dmul>
 800b5f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5f8:	1b5d      	subs	r5, r3, r5
 800b5fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b5fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b602:	e78f      	b.n	800b524 <_strtod_l+0x3cc>
 800b604:	3316      	adds	r3, #22
 800b606:	dba8      	blt.n	800b55a <_strtod_l+0x402>
 800b608:	4b37      	ldr	r3, [pc, #220]	@ (800b6e8 <_strtod_l+0x590>)
 800b60a:	eba9 0808 	sub.w	r8, r9, r8
 800b60e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b612:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b616:	4650      	mov	r0, sl
 800b618:	4659      	mov	r1, fp
 800b61a:	f7f5 f94f 	bl	80008bc <__aeabi_ddiv>
 800b61e:	e783      	b.n	800b528 <_strtod_l+0x3d0>
 800b620:	4b32      	ldr	r3, [pc, #200]	@ (800b6ec <_strtod_l+0x594>)
 800b622:	9308      	str	r3, [sp, #32]
 800b624:	2300      	movs	r3, #0
 800b626:	1124      	asrs	r4, r4, #4
 800b628:	4650      	mov	r0, sl
 800b62a:	4659      	mov	r1, fp
 800b62c:	461e      	mov	r6, r3
 800b62e:	2c01      	cmp	r4, #1
 800b630:	dc21      	bgt.n	800b676 <_strtod_l+0x51e>
 800b632:	b10b      	cbz	r3, 800b638 <_strtod_l+0x4e0>
 800b634:	4682      	mov	sl, r0
 800b636:	468b      	mov	fp, r1
 800b638:	492c      	ldr	r1, [pc, #176]	@ (800b6ec <_strtod_l+0x594>)
 800b63a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b63e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b642:	4652      	mov	r2, sl
 800b644:	465b      	mov	r3, fp
 800b646:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b64a:	f7f5 f80d 	bl	8000668 <__aeabi_dmul>
 800b64e:	4b28      	ldr	r3, [pc, #160]	@ (800b6f0 <_strtod_l+0x598>)
 800b650:	460a      	mov	r2, r1
 800b652:	400b      	ands	r3, r1
 800b654:	4927      	ldr	r1, [pc, #156]	@ (800b6f4 <_strtod_l+0x59c>)
 800b656:	428b      	cmp	r3, r1
 800b658:	4682      	mov	sl, r0
 800b65a:	d898      	bhi.n	800b58e <_strtod_l+0x436>
 800b65c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b660:	428b      	cmp	r3, r1
 800b662:	bf86      	itte	hi
 800b664:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b6f8 <_strtod_l+0x5a0>
 800b668:	f04f 3aff 	movhi.w	sl, #4294967295
 800b66c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b670:	2300      	movs	r3, #0
 800b672:	9308      	str	r3, [sp, #32]
 800b674:	e07a      	b.n	800b76c <_strtod_l+0x614>
 800b676:	07e2      	lsls	r2, r4, #31
 800b678:	d505      	bpl.n	800b686 <_strtod_l+0x52e>
 800b67a:	9b08      	ldr	r3, [sp, #32]
 800b67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b680:	f7f4 fff2 	bl	8000668 <__aeabi_dmul>
 800b684:	2301      	movs	r3, #1
 800b686:	9a08      	ldr	r2, [sp, #32]
 800b688:	3208      	adds	r2, #8
 800b68a:	3601      	adds	r6, #1
 800b68c:	1064      	asrs	r4, r4, #1
 800b68e:	9208      	str	r2, [sp, #32]
 800b690:	e7cd      	b.n	800b62e <_strtod_l+0x4d6>
 800b692:	d0ed      	beq.n	800b670 <_strtod_l+0x518>
 800b694:	4264      	negs	r4, r4
 800b696:	f014 020f 	ands.w	r2, r4, #15
 800b69a:	d00a      	beq.n	800b6b2 <_strtod_l+0x55a>
 800b69c:	4b12      	ldr	r3, [pc, #72]	@ (800b6e8 <_strtod_l+0x590>)
 800b69e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6a2:	4650      	mov	r0, sl
 800b6a4:	4659      	mov	r1, fp
 800b6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6aa:	f7f5 f907 	bl	80008bc <__aeabi_ddiv>
 800b6ae:	4682      	mov	sl, r0
 800b6b0:	468b      	mov	fp, r1
 800b6b2:	1124      	asrs	r4, r4, #4
 800b6b4:	d0dc      	beq.n	800b670 <_strtod_l+0x518>
 800b6b6:	2c1f      	cmp	r4, #31
 800b6b8:	dd20      	ble.n	800b6fc <_strtod_l+0x5a4>
 800b6ba:	2400      	movs	r4, #0
 800b6bc:	46a0      	mov	r8, r4
 800b6be:	940a      	str	r4, [sp, #40]	@ 0x28
 800b6c0:	46a1      	mov	r9, r4
 800b6c2:	9a05      	ldr	r2, [sp, #20]
 800b6c4:	2322      	movs	r3, #34	@ 0x22
 800b6c6:	f04f 0a00 	mov.w	sl, #0
 800b6ca:	f04f 0b00 	mov.w	fp, #0
 800b6ce:	6013      	str	r3, [r2, #0]
 800b6d0:	e768      	b.n	800b5a4 <_strtod_l+0x44c>
 800b6d2:	bf00      	nop
 800b6d4:	0800f53d 	.word	0x0800f53d
 800b6d8:	0800f4dc 	.word	0x0800f4dc
 800b6dc:	0800f535 	.word	0x0800f535
 800b6e0:	0800f61c 	.word	0x0800f61c
 800b6e4:	0800f618 	.word	0x0800f618
 800b6e8:	0800f780 	.word	0x0800f780
 800b6ec:	0800f758 	.word	0x0800f758
 800b6f0:	7ff00000 	.word	0x7ff00000
 800b6f4:	7ca00000 	.word	0x7ca00000
 800b6f8:	7fefffff 	.word	0x7fefffff
 800b6fc:	f014 0310 	ands.w	r3, r4, #16
 800b700:	bf18      	it	ne
 800b702:	236a      	movne	r3, #106	@ 0x6a
 800b704:	4ea9      	ldr	r6, [pc, #676]	@ (800b9ac <_strtod_l+0x854>)
 800b706:	9308      	str	r3, [sp, #32]
 800b708:	4650      	mov	r0, sl
 800b70a:	4659      	mov	r1, fp
 800b70c:	2300      	movs	r3, #0
 800b70e:	07e2      	lsls	r2, r4, #31
 800b710:	d504      	bpl.n	800b71c <_strtod_l+0x5c4>
 800b712:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b716:	f7f4 ffa7 	bl	8000668 <__aeabi_dmul>
 800b71a:	2301      	movs	r3, #1
 800b71c:	1064      	asrs	r4, r4, #1
 800b71e:	f106 0608 	add.w	r6, r6, #8
 800b722:	d1f4      	bne.n	800b70e <_strtod_l+0x5b6>
 800b724:	b10b      	cbz	r3, 800b72a <_strtod_l+0x5d2>
 800b726:	4682      	mov	sl, r0
 800b728:	468b      	mov	fp, r1
 800b72a:	9b08      	ldr	r3, [sp, #32]
 800b72c:	b1b3      	cbz	r3, 800b75c <_strtod_l+0x604>
 800b72e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b732:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b736:	2b00      	cmp	r3, #0
 800b738:	4659      	mov	r1, fp
 800b73a:	dd0f      	ble.n	800b75c <_strtod_l+0x604>
 800b73c:	2b1f      	cmp	r3, #31
 800b73e:	dd55      	ble.n	800b7ec <_strtod_l+0x694>
 800b740:	2b34      	cmp	r3, #52	@ 0x34
 800b742:	bfde      	ittt	le
 800b744:	f04f 33ff 	movle.w	r3, #4294967295
 800b748:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b74c:	4093      	lslle	r3, r2
 800b74e:	f04f 0a00 	mov.w	sl, #0
 800b752:	bfcc      	ite	gt
 800b754:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b758:	ea03 0b01 	andle.w	fp, r3, r1
 800b75c:	2200      	movs	r2, #0
 800b75e:	2300      	movs	r3, #0
 800b760:	4650      	mov	r0, sl
 800b762:	4659      	mov	r1, fp
 800b764:	f7f5 f9e8 	bl	8000b38 <__aeabi_dcmpeq>
 800b768:	2800      	cmp	r0, #0
 800b76a:	d1a6      	bne.n	800b6ba <_strtod_l+0x562>
 800b76c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b76e:	9300      	str	r3, [sp, #0]
 800b770:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b772:	9805      	ldr	r0, [sp, #20]
 800b774:	462b      	mov	r3, r5
 800b776:	463a      	mov	r2, r7
 800b778:	f002 fcc2 	bl	800e100 <__s2b>
 800b77c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b77e:	2800      	cmp	r0, #0
 800b780:	f43f af05 	beq.w	800b58e <_strtod_l+0x436>
 800b784:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b786:	2a00      	cmp	r2, #0
 800b788:	eba9 0308 	sub.w	r3, r9, r8
 800b78c:	bfa8      	it	ge
 800b78e:	2300      	movge	r3, #0
 800b790:	9312      	str	r3, [sp, #72]	@ 0x48
 800b792:	2400      	movs	r4, #0
 800b794:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b798:	9316      	str	r3, [sp, #88]	@ 0x58
 800b79a:	46a0      	mov	r8, r4
 800b79c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b79e:	9805      	ldr	r0, [sp, #20]
 800b7a0:	6859      	ldr	r1, [r3, #4]
 800b7a2:	f002 fc05 	bl	800dfb0 <_Balloc>
 800b7a6:	4681      	mov	r9, r0
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	f43f aef4 	beq.w	800b596 <_strtod_l+0x43e>
 800b7ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7b0:	691a      	ldr	r2, [r3, #16]
 800b7b2:	3202      	adds	r2, #2
 800b7b4:	f103 010c 	add.w	r1, r3, #12
 800b7b8:	0092      	lsls	r2, r2, #2
 800b7ba:	300c      	adds	r0, #12
 800b7bc:	f001 f927 	bl	800ca0e <memcpy>
 800b7c0:	ec4b ab10 	vmov	d0, sl, fp
 800b7c4:	9805      	ldr	r0, [sp, #20]
 800b7c6:	aa1c      	add	r2, sp, #112	@ 0x70
 800b7c8:	a91b      	add	r1, sp, #108	@ 0x6c
 800b7ca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b7ce:	f002 ffd3 	bl	800e778 <__d2b>
 800b7d2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	f43f aede 	beq.w	800b596 <_strtod_l+0x43e>
 800b7da:	9805      	ldr	r0, [sp, #20]
 800b7dc:	2101      	movs	r1, #1
 800b7de:	f002 fd25 	bl	800e22c <__i2b>
 800b7e2:	4680      	mov	r8, r0
 800b7e4:	b948      	cbnz	r0, 800b7fa <_strtod_l+0x6a2>
 800b7e6:	f04f 0800 	mov.w	r8, #0
 800b7ea:	e6d4      	b.n	800b596 <_strtod_l+0x43e>
 800b7ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b7f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7f4:	ea03 0a0a 	and.w	sl, r3, sl
 800b7f8:	e7b0      	b.n	800b75c <_strtod_l+0x604>
 800b7fa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b7fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b7fe:	2d00      	cmp	r5, #0
 800b800:	bfab      	itete	ge
 800b802:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b804:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b806:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b808:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b80a:	bfac      	ite	ge
 800b80c:	18ef      	addge	r7, r5, r3
 800b80e:	1b5e      	sublt	r6, r3, r5
 800b810:	9b08      	ldr	r3, [sp, #32]
 800b812:	1aed      	subs	r5, r5, r3
 800b814:	4415      	add	r5, r2
 800b816:	4b66      	ldr	r3, [pc, #408]	@ (800b9b0 <_strtod_l+0x858>)
 800b818:	3d01      	subs	r5, #1
 800b81a:	429d      	cmp	r5, r3
 800b81c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b820:	da50      	bge.n	800b8c4 <_strtod_l+0x76c>
 800b822:	1b5b      	subs	r3, r3, r5
 800b824:	2b1f      	cmp	r3, #31
 800b826:	eba2 0203 	sub.w	r2, r2, r3
 800b82a:	f04f 0101 	mov.w	r1, #1
 800b82e:	dc3d      	bgt.n	800b8ac <_strtod_l+0x754>
 800b830:	fa01 f303 	lsl.w	r3, r1, r3
 800b834:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b836:	2300      	movs	r3, #0
 800b838:	9310      	str	r3, [sp, #64]	@ 0x40
 800b83a:	18bd      	adds	r5, r7, r2
 800b83c:	9b08      	ldr	r3, [sp, #32]
 800b83e:	42af      	cmp	r7, r5
 800b840:	4416      	add	r6, r2
 800b842:	441e      	add	r6, r3
 800b844:	463b      	mov	r3, r7
 800b846:	bfa8      	it	ge
 800b848:	462b      	movge	r3, r5
 800b84a:	42b3      	cmp	r3, r6
 800b84c:	bfa8      	it	ge
 800b84e:	4633      	movge	r3, r6
 800b850:	2b00      	cmp	r3, #0
 800b852:	bfc2      	ittt	gt
 800b854:	1aed      	subgt	r5, r5, r3
 800b856:	1af6      	subgt	r6, r6, r3
 800b858:	1aff      	subgt	r7, r7, r3
 800b85a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	dd16      	ble.n	800b88e <_strtod_l+0x736>
 800b860:	4641      	mov	r1, r8
 800b862:	9805      	ldr	r0, [sp, #20]
 800b864:	461a      	mov	r2, r3
 800b866:	f002 fda1 	bl	800e3ac <__pow5mult>
 800b86a:	4680      	mov	r8, r0
 800b86c:	2800      	cmp	r0, #0
 800b86e:	d0ba      	beq.n	800b7e6 <_strtod_l+0x68e>
 800b870:	4601      	mov	r1, r0
 800b872:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b874:	9805      	ldr	r0, [sp, #20]
 800b876:	f002 fcef 	bl	800e258 <__multiply>
 800b87a:	900e      	str	r0, [sp, #56]	@ 0x38
 800b87c:	2800      	cmp	r0, #0
 800b87e:	f43f ae8a 	beq.w	800b596 <_strtod_l+0x43e>
 800b882:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b884:	9805      	ldr	r0, [sp, #20]
 800b886:	f002 fbd3 	bl	800e030 <_Bfree>
 800b88a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b88c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b88e:	2d00      	cmp	r5, #0
 800b890:	dc1d      	bgt.n	800b8ce <_strtod_l+0x776>
 800b892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b894:	2b00      	cmp	r3, #0
 800b896:	dd23      	ble.n	800b8e0 <_strtod_l+0x788>
 800b898:	4649      	mov	r1, r9
 800b89a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b89c:	9805      	ldr	r0, [sp, #20]
 800b89e:	f002 fd85 	bl	800e3ac <__pow5mult>
 800b8a2:	4681      	mov	r9, r0
 800b8a4:	b9e0      	cbnz	r0, 800b8e0 <_strtod_l+0x788>
 800b8a6:	f04f 0900 	mov.w	r9, #0
 800b8aa:	e674      	b.n	800b596 <_strtod_l+0x43e>
 800b8ac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b8b0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b8b4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b8b8:	35e2      	adds	r5, #226	@ 0xe2
 800b8ba:	fa01 f305 	lsl.w	r3, r1, r5
 800b8be:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8c0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b8c2:	e7ba      	b.n	800b83a <_strtod_l+0x6e2>
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b8cc:	e7b5      	b.n	800b83a <_strtod_l+0x6e2>
 800b8ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8d0:	9805      	ldr	r0, [sp, #20]
 800b8d2:	462a      	mov	r2, r5
 800b8d4:	f002 fdc4 	bl	800e460 <__lshift>
 800b8d8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b8da:	2800      	cmp	r0, #0
 800b8dc:	d1d9      	bne.n	800b892 <_strtod_l+0x73a>
 800b8de:	e65a      	b.n	800b596 <_strtod_l+0x43e>
 800b8e0:	2e00      	cmp	r6, #0
 800b8e2:	dd07      	ble.n	800b8f4 <_strtod_l+0x79c>
 800b8e4:	4649      	mov	r1, r9
 800b8e6:	9805      	ldr	r0, [sp, #20]
 800b8e8:	4632      	mov	r2, r6
 800b8ea:	f002 fdb9 	bl	800e460 <__lshift>
 800b8ee:	4681      	mov	r9, r0
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	d0d8      	beq.n	800b8a6 <_strtod_l+0x74e>
 800b8f4:	2f00      	cmp	r7, #0
 800b8f6:	dd08      	ble.n	800b90a <_strtod_l+0x7b2>
 800b8f8:	4641      	mov	r1, r8
 800b8fa:	9805      	ldr	r0, [sp, #20]
 800b8fc:	463a      	mov	r2, r7
 800b8fe:	f002 fdaf 	bl	800e460 <__lshift>
 800b902:	4680      	mov	r8, r0
 800b904:	2800      	cmp	r0, #0
 800b906:	f43f ae46 	beq.w	800b596 <_strtod_l+0x43e>
 800b90a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b90c:	9805      	ldr	r0, [sp, #20]
 800b90e:	464a      	mov	r2, r9
 800b910:	f002 fe2e 	bl	800e570 <__mdiff>
 800b914:	4604      	mov	r4, r0
 800b916:	2800      	cmp	r0, #0
 800b918:	f43f ae3d 	beq.w	800b596 <_strtod_l+0x43e>
 800b91c:	68c3      	ldr	r3, [r0, #12]
 800b91e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b920:	2300      	movs	r3, #0
 800b922:	60c3      	str	r3, [r0, #12]
 800b924:	4641      	mov	r1, r8
 800b926:	f002 fe07 	bl	800e538 <__mcmp>
 800b92a:	2800      	cmp	r0, #0
 800b92c:	da46      	bge.n	800b9bc <_strtod_l+0x864>
 800b92e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b930:	ea53 030a 	orrs.w	r3, r3, sl
 800b934:	d16c      	bne.n	800ba10 <_strtod_l+0x8b8>
 800b936:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d168      	bne.n	800ba10 <_strtod_l+0x8b8>
 800b93e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b942:	0d1b      	lsrs	r3, r3, #20
 800b944:	051b      	lsls	r3, r3, #20
 800b946:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b94a:	d961      	bls.n	800ba10 <_strtod_l+0x8b8>
 800b94c:	6963      	ldr	r3, [r4, #20]
 800b94e:	b913      	cbnz	r3, 800b956 <_strtod_l+0x7fe>
 800b950:	6923      	ldr	r3, [r4, #16]
 800b952:	2b01      	cmp	r3, #1
 800b954:	dd5c      	ble.n	800ba10 <_strtod_l+0x8b8>
 800b956:	4621      	mov	r1, r4
 800b958:	2201      	movs	r2, #1
 800b95a:	9805      	ldr	r0, [sp, #20]
 800b95c:	f002 fd80 	bl	800e460 <__lshift>
 800b960:	4641      	mov	r1, r8
 800b962:	4604      	mov	r4, r0
 800b964:	f002 fde8 	bl	800e538 <__mcmp>
 800b968:	2800      	cmp	r0, #0
 800b96a:	dd51      	ble.n	800ba10 <_strtod_l+0x8b8>
 800b96c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b970:	9a08      	ldr	r2, [sp, #32]
 800b972:	0d1b      	lsrs	r3, r3, #20
 800b974:	051b      	lsls	r3, r3, #20
 800b976:	2a00      	cmp	r2, #0
 800b978:	d06b      	beq.n	800ba52 <_strtod_l+0x8fa>
 800b97a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b97e:	d868      	bhi.n	800ba52 <_strtod_l+0x8fa>
 800b980:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b984:	f67f ae9d 	bls.w	800b6c2 <_strtod_l+0x56a>
 800b988:	4b0a      	ldr	r3, [pc, #40]	@ (800b9b4 <_strtod_l+0x85c>)
 800b98a:	4650      	mov	r0, sl
 800b98c:	4659      	mov	r1, fp
 800b98e:	2200      	movs	r2, #0
 800b990:	f7f4 fe6a 	bl	8000668 <__aeabi_dmul>
 800b994:	4b08      	ldr	r3, [pc, #32]	@ (800b9b8 <_strtod_l+0x860>)
 800b996:	400b      	ands	r3, r1
 800b998:	4682      	mov	sl, r0
 800b99a:	468b      	mov	fp, r1
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	f47f ae05 	bne.w	800b5ac <_strtod_l+0x454>
 800b9a2:	9a05      	ldr	r2, [sp, #20]
 800b9a4:	2322      	movs	r3, #34	@ 0x22
 800b9a6:	6013      	str	r3, [r2, #0]
 800b9a8:	e600      	b.n	800b5ac <_strtod_l+0x454>
 800b9aa:	bf00      	nop
 800b9ac:	0800f508 	.word	0x0800f508
 800b9b0:	fffffc02 	.word	0xfffffc02
 800b9b4:	39500000 	.word	0x39500000
 800b9b8:	7ff00000 	.word	0x7ff00000
 800b9bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b9c0:	d165      	bne.n	800ba8e <_strtod_l+0x936>
 800b9c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b9c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9c8:	b35a      	cbz	r2, 800ba22 <_strtod_l+0x8ca>
 800b9ca:	4a9f      	ldr	r2, [pc, #636]	@ (800bc48 <_strtod_l+0xaf0>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d12b      	bne.n	800ba28 <_strtod_l+0x8d0>
 800b9d0:	9b08      	ldr	r3, [sp, #32]
 800b9d2:	4651      	mov	r1, sl
 800b9d4:	b303      	cbz	r3, 800ba18 <_strtod_l+0x8c0>
 800b9d6:	4b9d      	ldr	r3, [pc, #628]	@ (800bc4c <_strtod_l+0xaf4>)
 800b9d8:	465a      	mov	r2, fp
 800b9da:	4013      	ands	r3, r2
 800b9dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b9e0:	f04f 32ff 	mov.w	r2, #4294967295
 800b9e4:	d81b      	bhi.n	800ba1e <_strtod_l+0x8c6>
 800b9e6:	0d1b      	lsrs	r3, r3, #20
 800b9e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b9ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f0:	4299      	cmp	r1, r3
 800b9f2:	d119      	bne.n	800ba28 <_strtod_l+0x8d0>
 800b9f4:	4b96      	ldr	r3, [pc, #600]	@ (800bc50 <_strtod_l+0xaf8>)
 800b9f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d102      	bne.n	800ba02 <_strtod_l+0x8aa>
 800b9fc:	3101      	adds	r1, #1
 800b9fe:	f43f adca 	beq.w	800b596 <_strtod_l+0x43e>
 800ba02:	4b92      	ldr	r3, [pc, #584]	@ (800bc4c <_strtod_l+0xaf4>)
 800ba04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba06:	401a      	ands	r2, r3
 800ba08:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ba0c:	f04f 0a00 	mov.w	sl, #0
 800ba10:	9b08      	ldr	r3, [sp, #32]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d1b8      	bne.n	800b988 <_strtod_l+0x830>
 800ba16:	e5c9      	b.n	800b5ac <_strtod_l+0x454>
 800ba18:	f04f 33ff 	mov.w	r3, #4294967295
 800ba1c:	e7e8      	b.n	800b9f0 <_strtod_l+0x898>
 800ba1e:	4613      	mov	r3, r2
 800ba20:	e7e6      	b.n	800b9f0 <_strtod_l+0x898>
 800ba22:	ea53 030a 	orrs.w	r3, r3, sl
 800ba26:	d0a1      	beq.n	800b96c <_strtod_l+0x814>
 800ba28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ba2a:	b1db      	cbz	r3, 800ba64 <_strtod_l+0x90c>
 800ba2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba2e:	4213      	tst	r3, r2
 800ba30:	d0ee      	beq.n	800ba10 <_strtod_l+0x8b8>
 800ba32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba34:	9a08      	ldr	r2, [sp, #32]
 800ba36:	4650      	mov	r0, sl
 800ba38:	4659      	mov	r1, fp
 800ba3a:	b1bb      	cbz	r3, 800ba6c <_strtod_l+0x914>
 800ba3c:	f7ff fb6d 	bl	800b11a <sulp>
 800ba40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba44:	ec53 2b10 	vmov	r2, r3, d0
 800ba48:	f7f4 fc58 	bl	80002fc <__adddf3>
 800ba4c:	4682      	mov	sl, r0
 800ba4e:	468b      	mov	fp, r1
 800ba50:	e7de      	b.n	800ba10 <_strtod_l+0x8b8>
 800ba52:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ba56:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ba5a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ba5e:	f04f 3aff 	mov.w	sl, #4294967295
 800ba62:	e7d5      	b.n	800ba10 <_strtod_l+0x8b8>
 800ba64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba66:	ea13 0f0a 	tst.w	r3, sl
 800ba6a:	e7e1      	b.n	800ba30 <_strtod_l+0x8d8>
 800ba6c:	f7ff fb55 	bl	800b11a <sulp>
 800ba70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba74:	ec53 2b10 	vmov	r2, r3, d0
 800ba78:	f7f4 fc3e 	bl	80002f8 <__aeabi_dsub>
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	2300      	movs	r3, #0
 800ba80:	4682      	mov	sl, r0
 800ba82:	468b      	mov	fp, r1
 800ba84:	f7f5 f858 	bl	8000b38 <__aeabi_dcmpeq>
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d0c1      	beq.n	800ba10 <_strtod_l+0x8b8>
 800ba8c:	e619      	b.n	800b6c2 <_strtod_l+0x56a>
 800ba8e:	4641      	mov	r1, r8
 800ba90:	4620      	mov	r0, r4
 800ba92:	f002 fec9 	bl	800e828 <__ratio>
 800ba96:	ec57 6b10 	vmov	r6, r7, d0
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800baa0:	4630      	mov	r0, r6
 800baa2:	4639      	mov	r1, r7
 800baa4:	f7f5 f85c 	bl	8000b60 <__aeabi_dcmple>
 800baa8:	2800      	cmp	r0, #0
 800baaa:	d06f      	beq.n	800bb8c <_strtod_l+0xa34>
 800baac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d17a      	bne.n	800bba8 <_strtod_l+0xa50>
 800bab2:	f1ba 0f00 	cmp.w	sl, #0
 800bab6:	d158      	bne.n	800bb6a <_strtod_l+0xa12>
 800bab8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d15a      	bne.n	800bb78 <_strtod_l+0xa20>
 800bac2:	4b64      	ldr	r3, [pc, #400]	@ (800bc54 <_strtod_l+0xafc>)
 800bac4:	2200      	movs	r2, #0
 800bac6:	4630      	mov	r0, r6
 800bac8:	4639      	mov	r1, r7
 800baca:	f7f5 f83f 	bl	8000b4c <__aeabi_dcmplt>
 800bace:	2800      	cmp	r0, #0
 800bad0:	d159      	bne.n	800bb86 <_strtod_l+0xa2e>
 800bad2:	4630      	mov	r0, r6
 800bad4:	4639      	mov	r1, r7
 800bad6:	4b60      	ldr	r3, [pc, #384]	@ (800bc58 <_strtod_l+0xb00>)
 800bad8:	2200      	movs	r2, #0
 800bada:	f7f4 fdc5 	bl	8000668 <__aeabi_dmul>
 800bade:	4606      	mov	r6, r0
 800bae0:	460f      	mov	r7, r1
 800bae2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bae6:	9606      	str	r6, [sp, #24]
 800bae8:	9307      	str	r3, [sp, #28]
 800baea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800baee:	4d57      	ldr	r5, [pc, #348]	@ (800bc4c <_strtod_l+0xaf4>)
 800baf0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800baf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baf6:	401d      	ands	r5, r3
 800baf8:	4b58      	ldr	r3, [pc, #352]	@ (800bc5c <_strtod_l+0xb04>)
 800bafa:	429d      	cmp	r5, r3
 800bafc:	f040 80b2 	bne.w	800bc64 <_strtod_l+0xb0c>
 800bb00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb02:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bb06:	ec4b ab10 	vmov	d0, sl, fp
 800bb0a:	f002 fdc5 	bl	800e698 <__ulp>
 800bb0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb12:	ec51 0b10 	vmov	r0, r1, d0
 800bb16:	f7f4 fda7 	bl	8000668 <__aeabi_dmul>
 800bb1a:	4652      	mov	r2, sl
 800bb1c:	465b      	mov	r3, fp
 800bb1e:	f7f4 fbed 	bl	80002fc <__adddf3>
 800bb22:	460b      	mov	r3, r1
 800bb24:	4949      	ldr	r1, [pc, #292]	@ (800bc4c <_strtod_l+0xaf4>)
 800bb26:	4a4e      	ldr	r2, [pc, #312]	@ (800bc60 <_strtod_l+0xb08>)
 800bb28:	4019      	ands	r1, r3
 800bb2a:	4291      	cmp	r1, r2
 800bb2c:	4682      	mov	sl, r0
 800bb2e:	d942      	bls.n	800bbb6 <_strtod_l+0xa5e>
 800bb30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb32:	4b47      	ldr	r3, [pc, #284]	@ (800bc50 <_strtod_l+0xaf8>)
 800bb34:	429a      	cmp	r2, r3
 800bb36:	d103      	bne.n	800bb40 <_strtod_l+0x9e8>
 800bb38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	f43f ad2b 	beq.w	800b596 <_strtod_l+0x43e>
 800bb40:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bc50 <_strtod_l+0xaf8>
 800bb44:	f04f 3aff 	mov.w	sl, #4294967295
 800bb48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb4a:	9805      	ldr	r0, [sp, #20]
 800bb4c:	f002 fa70 	bl	800e030 <_Bfree>
 800bb50:	9805      	ldr	r0, [sp, #20]
 800bb52:	4649      	mov	r1, r9
 800bb54:	f002 fa6c 	bl	800e030 <_Bfree>
 800bb58:	9805      	ldr	r0, [sp, #20]
 800bb5a:	4641      	mov	r1, r8
 800bb5c:	f002 fa68 	bl	800e030 <_Bfree>
 800bb60:	9805      	ldr	r0, [sp, #20]
 800bb62:	4621      	mov	r1, r4
 800bb64:	f002 fa64 	bl	800e030 <_Bfree>
 800bb68:	e618      	b.n	800b79c <_strtod_l+0x644>
 800bb6a:	f1ba 0f01 	cmp.w	sl, #1
 800bb6e:	d103      	bne.n	800bb78 <_strtod_l+0xa20>
 800bb70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f43f ada5 	beq.w	800b6c2 <_strtod_l+0x56a>
 800bb78:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bc28 <_strtod_l+0xad0>
 800bb7c:	4f35      	ldr	r7, [pc, #212]	@ (800bc54 <_strtod_l+0xafc>)
 800bb7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bb82:	2600      	movs	r6, #0
 800bb84:	e7b1      	b.n	800baea <_strtod_l+0x992>
 800bb86:	4f34      	ldr	r7, [pc, #208]	@ (800bc58 <_strtod_l+0xb00>)
 800bb88:	2600      	movs	r6, #0
 800bb8a:	e7aa      	b.n	800bae2 <_strtod_l+0x98a>
 800bb8c:	4b32      	ldr	r3, [pc, #200]	@ (800bc58 <_strtod_l+0xb00>)
 800bb8e:	4630      	mov	r0, r6
 800bb90:	4639      	mov	r1, r7
 800bb92:	2200      	movs	r2, #0
 800bb94:	f7f4 fd68 	bl	8000668 <__aeabi_dmul>
 800bb98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb9a:	4606      	mov	r6, r0
 800bb9c:	460f      	mov	r7, r1
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d09f      	beq.n	800bae2 <_strtod_l+0x98a>
 800bba2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bba6:	e7a0      	b.n	800baea <_strtod_l+0x992>
 800bba8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bc30 <_strtod_l+0xad8>
 800bbac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bbb0:	ec57 6b17 	vmov	r6, r7, d7
 800bbb4:	e799      	b.n	800baea <_strtod_l+0x992>
 800bbb6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bbba:	9b08      	ldr	r3, [sp, #32]
 800bbbc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d1c1      	bne.n	800bb48 <_strtod_l+0x9f0>
 800bbc4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bbc8:	0d1b      	lsrs	r3, r3, #20
 800bbca:	051b      	lsls	r3, r3, #20
 800bbcc:	429d      	cmp	r5, r3
 800bbce:	d1bb      	bne.n	800bb48 <_strtod_l+0x9f0>
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	4639      	mov	r1, r7
 800bbd4:	f7f5 f8a8 	bl	8000d28 <__aeabi_d2lz>
 800bbd8:	f7f4 fd18 	bl	800060c <__aeabi_l2d>
 800bbdc:	4602      	mov	r2, r0
 800bbde:	460b      	mov	r3, r1
 800bbe0:	4630      	mov	r0, r6
 800bbe2:	4639      	mov	r1, r7
 800bbe4:	f7f4 fb88 	bl	80002f8 <__aeabi_dsub>
 800bbe8:	460b      	mov	r3, r1
 800bbea:	4602      	mov	r2, r0
 800bbec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bbf0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bbf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbf6:	ea46 060a 	orr.w	r6, r6, sl
 800bbfa:	431e      	orrs	r6, r3
 800bbfc:	d06f      	beq.n	800bcde <_strtod_l+0xb86>
 800bbfe:	a30e      	add	r3, pc, #56	@ (adr r3, 800bc38 <_strtod_l+0xae0>)
 800bc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc04:	f7f4 ffa2 	bl	8000b4c <__aeabi_dcmplt>
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	f47f accf 	bne.w	800b5ac <_strtod_l+0x454>
 800bc0e:	a30c      	add	r3, pc, #48	@ (adr r3, 800bc40 <_strtod_l+0xae8>)
 800bc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc18:	f7f4 ffb6 	bl	8000b88 <__aeabi_dcmpgt>
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	d093      	beq.n	800bb48 <_strtod_l+0x9f0>
 800bc20:	e4c4      	b.n	800b5ac <_strtod_l+0x454>
 800bc22:	bf00      	nop
 800bc24:	f3af 8000 	nop.w
 800bc28:	00000000 	.word	0x00000000
 800bc2c:	bff00000 	.word	0xbff00000
 800bc30:	00000000 	.word	0x00000000
 800bc34:	3ff00000 	.word	0x3ff00000
 800bc38:	94a03595 	.word	0x94a03595
 800bc3c:	3fdfffff 	.word	0x3fdfffff
 800bc40:	35afe535 	.word	0x35afe535
 800bc44:	3fe00000 	.word	0x3fe00000
 800bc48:	000fffff 	.word	0x000fffff
 800bc4c:	7ff00000 	.word	0x7ff00000
 800bc50:	7fefffff 	.word	0x7fefffff
 800bc54:	3ff00000 	.word	0x3ff00000
 800bc58:	3fe00000 	.word	0x3fe00000
 800bc5c:	7fe00000 	.word	0x7fe00000
 800bc60:	7c9fffff 	.word	0x7c9fffff
 800bc64:	9b08      	ldr	r3, [sp, #32]
 800bc66:	b323      	cbz	r3, 800bcb2 <_strtod_l+0xb5a>
 800bc68:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bc6c:	d821      	bhi.n	800bcb2 <_strtod_l+0xb5a>
 800bc6e:	a328      	add	r3, pc, #160	@ (adr r3, 800bd10 <_strtod_l+0xbb8>)
 800bc70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc74:	4630      	mov	r0, r6
 800bc76:	4639      	mov	r1, r7
 800bc78:	f7f4 ff72 	bl	8000b60 <__aeabi_dcmple>
 800bc7c:	b1a0      	cbz	r0, 800bca8 <_strtod_l+0xb50>
 800bc7e:	4639      	mov	r1, r7
 800bc80:	4630      	mov	r0, r6
 800bc82:	f7f4 ffc9 	bl	8000c18 <__aeabi_d2uiz>
 800bc86:	2801      	cmp	r0, #1
 800bc88:	bf38      	it	cc
 800bc8a:	2001      	movcc	r0, #1
 800bc8c:	f7f4 fc72 	bl	8000574 <__aeabi_ui2d>
 800bc90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc92:	4606      	mov	r6, r0
 800bc94:	460f      	mov	r7, r1
 800bc96:	b9fb      	cbnz	r3, 800bcd8 <_strtod_l+0xb80>
 800bc98:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc9c:	9014      	str	r0, [sp, #80]	@ 0x50
 800bc9e:	9315      	str	r3, [sp, #84]	@ 0x54
 800bca0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bca4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bca8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bcaa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bcae:	1b5b      	subs	r3, r3, r5
 800bcb0:	9311      	str	r3, [sp, #68]	@ 0x44
 800bcb2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bcb6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bcba:	f002 fced 	bl	800e698 <__ulp>
 800bcbe:	4650      	mov	r0, sl
 800bcc0:	ec53 2b10 	vmov	r2, r3, d0
 800bcc4:	4659      	mov	r1, fp
 800bcc6:	f7f4 fccf 	bl	8000668 <__aeabi_dmul>
 800bcca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bcce:	f7f4 fb15 	bl	80002fc <__adddf3>
 800bcd2:	4682      	mov	sl, r0
 800bcd4:	468b      	mov	fp, r1
 800bcd6:	e770      	b.n	800bbba <_strtod_l+0xa62>
 800bcd8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bcdc:	e7e0      	b.n	800bca0 <_strtod_l+0xb48>
 800bcde:	a30e      	add	r3, pc, #56	@ (adr r3, 800bd18 <_strtod_l+0xbc0>)
 800bce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce4:	f7f4 ff32 	bl	8000b4c <__aeabi_dcmplt>
 800bce8:	e798      	b.n	800bc1c <_strtod_l+0xac4>
 800bcea:	2300      	movs	r3, #0
 800bcec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bcee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bcf0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bcf2:	6013      	str	r3, [r2, #0]
 800bcf4:	f7ff ba6d 	b.w	800b1d2 <_strtod_l+0x7a>
 800bcf8:	2a65      	cmp	r2, #101	@ 0x65
 800bcfa:	f43f ab66 	beq.w	800b3ca <_strtod_l+0x272>
 800bcfe:	2a45      	cmp	r2, #69	@ 0x45
 800bd00:	f43f ab63 	beq.w	800b3ca <_strtod_l+0x272>
 800bd04:	2301      	movs	r3, #1
 800bd06:	f7ff bb9e 	b.w	800b446 <_strtod_l+0x2ee>
 800bd0a:	bf00      	nop
 800bd0c:	f3af 8000 	nop.w
 800bd10:	ffc00000 	.word	0xffc00000
 800bd14:	41dfffff 	.word	0x41dfffff
 800bd18:	94a03595 	.word	0x94a03595
 800bd1c:	3fcfffff 	.word	0x3fcfffff

0800bd20 <strtod>:
 800bd20:	460a      	mov	r2, r1
 800bd22:	4601      	mov	r1, r0
 800bd24:	4802      	ldr	r0, [pc, #8]	@ (800bd30 <strtod+0x10>)
 800bd26:	4b03      	ldr	r3, [pc, #12]	@ (800bd34 <strtod+0x14>)
 800bd28:	6800      	ldr	r0, [r0, #0]
 800bd2a:	f7ff ba15 	b.w	800b158 <_strtod_l>
 800bd2e:	bf00      	nop
 800bd30:	20000188 	.word	0x20000188
 800bd34:	2000001c 	.word	0x2000001c

0800bd38 <__cvt>:
 800bd38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd3c:	ec57 6b10 	vmov	r6, r7, d0
 800bd40:	2f00      	cmp	r7, #0
 800bd42:	460c      	mov	r4, r1
 800bd44:	4619      	mov	r1, r3
 800bd46:	463b      	mov	r3, r7
 800bd48:	bfbb      	ittet	lt
 800bd4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bd4e:	461f      	movlt	r7, r3
 800bd50:	2300      	movge	r3, #0
 800bd52:	232d      	movlt	r3, #45	@ 0x2d
 800bd54:	700b      	strb	r3, [r1, #0]
 800bd56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bd5c:	4691      	mov	r9, r2
 800bd5e:	f023 0820 	bic.w	r8, r3, #32
 800bd62:	bfbc      	itt	lt
 800bd64:	4632      	movlt	r2, r6
 800bd66:	4616      	movlt	r6, r2
 800bd68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bd6c:	d005      	beq.n	800bd7a <__cvt+0x42>
 800bd6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bd72:	d100      	bne.n	800bd76 <__cvt+0x3e>
 800bd74:	3401      	adds	r4, #1
 800bd76:	2102      	movs	r1, #2
 800bd78:	e000      	b.n	800bd7c <__cvt+0x44>
 800bd7a:	2103      	movs	r1, #3
 800bd7c:	ab03      	add	r3, sp, #12
 800bd7e:	9301      	str	r3, [sp, #4]
 800bd80:	ab02      	add	r3, sp, #8
 800bd82:	9300      	str	r3, [sp, #0]
 800bd84:	ec47 6b10 	vmov	d0, r6, r7
 800bd88:	4653      	mov	r3, sl
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	f000 ff00 	bl	800cb90 <_dtoa_r>
 800bd90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bd94:	4605      	mov	r5, r0
 800bd96:	d119      	bne.n	800bdcc <__cvt+0x94>
 800bd98:	f019 0f01 	tst.w	r9, #1
 800bd9c:	d00e      	beq.n	800bdbc <__cvt+0x84>
 800bd9e:	eb00 0904 	add.w	r9, r0, r4
 800bda2:	2200      	movs	r2, #0
 800bda4:	2300      	movs	r3, #0
 800bda6:	4630      	mov	r0, r6
 800bda8:	4639      	mov	r1, r7
 800bdaa:	f7f4 fec5 	bl	8000b38 <__aeabi_dcmpeq>
 800bdae:	b108      	cbz	r0, 800bdb4 <__cvt+0x7c>
 800bdb0:	f8cd 900c 	str.w	r9, [sp, #12]
 800bdb4:	2230      	movs	r2, #48	@ 0x30
 800bdb6:	9b03      	ldr	r3, [sp, #12]
 800bdb8:	454b      	cmp	r3, r9
 800bdba:	d31e      	bcc.n	800bdfa <__cvt+0xc2>
 800bdbc:	9b03      	ldr	r3, [sp, #12]
 800bdbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdc0:	1b5b      	subs	r3, r3, r5
 800bdc2:	4628      	mov	r0, r5
 800bdc4:	6013      	str	r3, [r2, #0]
 800bdc6:	b004      	add	sp, #16
 800bdc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bdd0:	eb00 0904 	add.w	r9, r0, r4
 800bdd4:	d1e5      	bne.n	800bda2 <__cvt+0x6a>
 800bdd6:	7803      	ldrb	r3, [r0, #0]
 800bdd8:	2b30      	cmp	r3, #48	@ 0x30
 800bdda:	d10a      	bne.n	800bdf2 <__cvt+0xba>
 800bddc:	2200      	movs	r2, #0
 800bdde:	2300      	movs	r3, #0
 800bde0:	4630      	mov	r0, r6
 800bde2:	4639      	mov	r1, r7
 800bde4:	f7f4 fea8 	bl	8000b38 <__aeabi_dcmpeq>
 800bde8:	b918      	cbnz	r0, 800bdf2 <__cvt+0xba>
 800bdea:	f1c4 0401 	rsb	r4, r4, #1
 800bdee:	f8ca 4000 	str.w	r4, [sl]
 800bdf2:	f8da 3000 	ldr.w	r3, [sl]
 800bdf6:	4499      	add	r9, r3
 800bdf8:	e7d3      	b.n	800bda2 <__cvt+0x6a>
 800bdfa:	1c59      	adds	r1, r3, #1
 800bdfc:	9103      	str	r1, [sp, #12]
 800bdfe:	701a      	strb	r2, [r3, #0]
 800be00:	e7d9      	b.n	800bdb6 <__cvt+0x7e>

0800be02 <__exponent>:
 800be02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be04:	2900      	cmp	r1, #0
 800be06:	bfba      	itte	lt
 800be08:	4249      	neglt	r1, r1
 800be0a:	232d      	movlt	r3, #45	@ 0x2d
 800be0c:	232b      	movge	r3, #43	@ 0x2b
 800be0e:	2909      	cmp	r1, #9
 800be10:	7002      	strb	r2, [r0, #0]
 800be12:	7043      	strb	r3, [r0, #1]
 800be14:	dd29      	ble.n	800be6a <__exponent+0x68>
 800be16:	f10d 0307 	add.w	r3, sp, #7
 800be1a:	461d      	mov	r5, r3
 800be1c:	270a      	movs	r7, #10
 800be1e:	461a      	mov	r2, r3
 800be20:	fbb1 f6f7 	udiv	r6, r1, r7
 800be24:	fb07 1416 	mls	r4, r7, r6, r1
 800be28:	3430      	adds	r4, #48	@ 0x30
 800be2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800be2e:	460c      	mov	r4, r1
 800be30:	2c63      	cmp	r4, #99	@ 0x63
 800be32:	f103 33ff 	add.w	r3, r3, #4294967295
 800be36:	4631      	mov	r1, r6
 800be38:	dcf1      	bgt.n	800be1e <__exponent+0x1c>
 800be3a:	3130      	adds	r1, #48	@ 0x30
 800be3c:	1e94      	subs	r4, r2, #2
 800be3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800be42:	1c41      	adds	r1, r0, #1
 800be44:	4623      	mov	r3, r4
 800be46:	42ab      	cmp	r3, r5
 800be48:	d30a      	bcc.n	800be60 <__exponent+0x5e>
 800be4a:	f10d 0309 	add.w	r3, sp, #9
 800be4e:	1a9b      	subs	r3, r3, r2
 800be50:	42ac      	cmp	r4, r5
 800be52:	bf88      	it	hi
 800be54:	2300      	movhi	r3, #0
 800be56:	3302      	adds	r3, #2
 800be58:	4403      	add	r3, r0
 800be5a:	1a18      	subs	r0, r3, r0
 800be5c:	b003      	add	sp, #12
 800be5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be60:	f813 6b01 	ldrb.w	r6, [r3], #1
 800be64:	f801 6f01 	strb.w	r6, [r1, #1]!
 800be68:	e7ed      	b.n	800be46 <__exponent+0x44>
 800be6a:	2330      	movs	r3, #48	@ 0x30
 800be6c:	3130      	adds	r1, #48	@ 0x30
 800be6e:	7083      	strb	r3, [r0, #2]
 800be70:	70c1      	strb	r1, [r0, #3]
 800be72:	1d03      	adds	r3, r0, #4
 800be74:	e7f1      	b.n	800be5a <__exponent+0x58>
	...

0800be78 <_printf_float>:
 800be78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7c:	b08d      	sub	sp, #52	@ 0x34
 800be7e:	460c      	mov	r4, r1
 800be80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800be84:	4616      	mov	r6, r2
 800be86:	461f      	mov	r7, r3
 800be88:	4605      	mov	r5, r0
 800be8a:	f000 fd49 	bl	800c920 <_localeconv_r>
 800be8e:	6803      	ldr	r3, [r0, #0]
 800be90:	9304      	str	r3, [sp, #16]
 800be92:	4618      	mov	r0, r3
 800be94:	f7f4 fa24 	bl	80002e0 <strlen>
 800be98:	2300      	movs	r3, #0
 800be9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800be9c:	f8d8 3000 	ldr.w	r3, [r8]
 800bea0:	9005      	str	r0, [sp, #20]
 800bea2:	3307      	adds	r3, #7
 800bea4:	f023 0307 	bic.w	r3, r3, #7
 800bea8:	f103 0208 	add.w	r2, r3, #8
 800beac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800beb0:	f8d4 b000 	ldr.w	fp, [r4]
 800beb4:	f8c8 2000 	str.w	r2, [r8]
 800beb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bebc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bec0:	9307      	str	r3, [sp, #28]
 800bec2:	f8cd 8018 	str.w	r8, [sp, #24]
 800bec6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800beca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bece:	4b9c      	ldr	r3, [pc, #624]	@ (800c140 <_printf_float+0x2c8>)
 800bed0:	f04f 32ff 	mov.w	r2, #4294967295
 800bed4:	f7f4 fe62 	bl	8000b9c <__aeabi_dcmpun>
 800bed8:	bb70      	cbnz	r0, 800bf38 <_printf_float+0xc0>
 800beda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bede:	4b98      	ldr	r3, [pc, #608]	@ (800c140 <_printf_float+0x2c8>)
 800bee0:	f04f 32ff 	mov.w	r2, #4294967295
 800bee4:	f7f4 fe3c 	bl	8000b60 <__aeabi_dcmple>
 800bee8:	bb30      	cbnz	r0, 800bf38 <_printf_float+0xc0>
 800beea:	2200      	movs	r2, #0
 800beec:	2300      	movs	r3, #0
 800beee:	4640      	mov	r0, r8
 800bef0:	4649      	mov	r1, r9
 800bef2:	f7f4 fe2b 	bl	8000b4c <__aeabi_dcmplt>
 800bef6:	b110      	cbz	r0, 800befe <_printf_float+0x86>
 800bef8:	232d      	movs	r3, #45	@ 0x2d
 800befa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800befe:	4a91      	ldr	r2, [pc, #580]	@ (800c144 <_printf_float+0x2cc>)
 800bf00:	4b91      	ldr	r3, [pc, #580]	@ (800c148 <_printf_float+0x2d0>)
 800bf02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bf06:	bf94      	ite	ls
 800bf08:	4690      	movls	r8, r2
 800bf0a:	4698      	movhi	r8, r3
 800bf0c:	2303      	movs	r3, #3
 800bf0e:	6123      	str	r3, [r4, #16]
 800bf10:	f02b 0304 	bic.w	r3, fp, #4
 800bf14:	6023      	str	r3, [r4, #0]
 800bf16:	f04f 0900 	mov.w	r9, #0
 800bf1a:	9700      	str	r7, [sp, #0]
 800bf1c:	4633      	mov	r3, r6
 800bf1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bf20:	4621      	mov	r1, r4
 800bf22:	4628      	mov	r0, r5
 800bf24:	f000 f9d2 	bl	800c2cc <_printf_common>
 800bf28:	3001      	adds	r0, #1
 800bf2a:	f040 808d 	bne.w	800c048 <_printf_float+0x1d0>
 800bf2e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf32:	b00d      	add	sp, #52	@ 0x34
 800bf34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf38:	4642      	mov	r2, r8
 800bf3a:	464b      	mov	r3, r9
 800bf3c:	4640      	mov	r0, r8
 800bf3e:	4649      	mov	r1, r9
 800bf40:	f7f4 fe2c 	bl	8000b9c <__aeabi_dcmpun>
 800bf44:	b140      	cbz	r0, 800bf58 <_printf_float+0xe0>
 800bf46:	464b      	mov	r3, r9
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	bfbc      	itt	lt
 800bf4c:	232d      	movlt	r3, #45	@ 0x2d
 800bf4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bf52:	4a7e      	ldr	r2, [pc, #504]	@ (800c14c <_printf_float+0x2d4>)
 800bf54:	4b7e      	ldr	r3, [pc, #504]	@ (800c150 <_printf_float+0x2d8>)
 800bf56:	e7d4      	b.n	800bf02 <_printf_float+0x8a>
 800bf58:	6863      	ldr	r3, [r4, #4]
 800bf5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bf5e:	9206      	str	r2, [sp, #24]
 800bf60:	1c5a      	adds	r2, r3, #1
 800bf62:	d13b      	bne.n	800bfdc <_printf_float+0x164>
 800bf64:	2306      	movs	r3, #6
 800bf66:	6063      	str	r3, [r4, #4]
 800bf68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	6022      	str	r2, [r4, #0]
 800bf70:	9303      	str	r3, [sp, #12]
 800bf72:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf74:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bf78:	ab09      	add	r3, sp, #36	@ 0x24
 800bf7a:	9300      	str	r3, [sp, #0]
 800bf7c:	6861      	ldr	r1, [r4, #4]
 800bf7e:	ec49 8b10 	vmov	d0, r8, r9
 800bf82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bf86:	4628      	mov	r0, r5
 800bf88:	f7ff fed6 	bl	800bd38 <__cvt>
 800bf8c:	9b06      	ldr	r3, [sp, #24]
 800bf8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf90:	2b47      	cmp	r3, #71	@ 0x47
 800bf92:	4680      	mov	r8, r0
 800bf94:	d129      	bne.n	800bfea <_printf_float+0x172>
 800bf96:	1cc8      	adds	r0, r1, #3
 800bf98:	db02      	blt.n	800bfa0 <_printf_float+0x128>
 800bf9a:	6863      	ldr	r3, [r4, #4]
 800bf9c:	4299      	cmp	r1, r3
 800bf9e:	dd41      	ble.n	800c024 <_printf_float+0x1ac>
 800bfa0:	f1aa 0a02 	sub.w	sl, sl, #2
 800bfa4:	fa5f fa8a 	uxtb.w	sl, sl
 800bfa8:	3901      	subs	r1, #1
 800bfaa:	4652      	mov	r2, sl
 800bfac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bfb0:	9109      	str	r1, [sp, #36]	@ 0x24
 800bfb2:	f7ff ff26 	bl	800be02 <__exponent>
 800bfb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bfb8:	1813      	adds	r3, r2, r0
 800bfba:	2a01      	cmp	r2, #1
 800bfbc:	4681      	mov	r9, r0
 800bfbe:	6123      	str	r3, [r4, #16]
 800bfc0:	dc02      	bgt.n	800bfc8 <_printf_float+0x150>
 800bfc2:	6822      	ldr	r2, [r4, #0]
 800bfc4:	07d2      	lsls	r2, r2, #31
 800bfc6:	d501      	bpl.n	800bfcc <_printf_float+0x154>
 800bfc8:	3301      	adds	r3, #1
 800bfca:	6123      	str	r3, [r4, #16]
 800bfcc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d0a2      	beq.n	800bf1a <_printf_float+0xa2>
 800bfd4:	232d      	movs	r3, #45	@ 0x2d
 800bfd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfda:	e79e      	b.n	800bf1a <_printf_float+0xa2>
 800bfdc:	9a06      	ldr	r2, [sp, #24]
 800bfde:	2a47      	cmp	r2, #71	@ 0x47
 800bfe0:	d1c2      	bne.n	800bf68 <_printf_float+0xf0>
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1c0      	bne.n	800bf68 <_printf_float+0xf0>
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	e7bd      	b.n	800bf66 <_printf_float+0xee>
 800bfea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bfee:	d9db      	bls.n	800bfa8 <_printf_float+0x130>
 800bff0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bff4:	d118      	bne.n	800c028 <_printf_float+0x1b0>
 800bff6:	2900      	cmp	r1, #0
 800bff8:	6863      	ldr	r3, [r4, #4]
 800bffa:	dd0b      	ble.n	800c014 <_printf_float+0x19c>
 800bffc:	6121      	str	r1, [r4, #16]
 800bffe:	b913      	cbnz	r3, 800c006 <_printf_float+0x18e>
 800c000:	6822      	ldr	r2, [r4, #0]
 800c002:	07d0      	lsls	r0, r2, #31
 800c004:	d502      	bpl.n	800c00c <_printf_float+0x194>
 800c006:	3301      	adds	r3, #1
 800c008:	440b      	add	r3, r1
 800c00a:	6123      	str	r3, [r4, #16]
 800c00c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c00e:	f04f 0900 	mov.w	r9, #0
 800c012:	e7db      	b.n	800bfcc <_printf_float+0x154>
 800c014:	b913      	cbnz	r3, 800c01c <_printf_float+0x1a4>
 800c016:	6822      	ldr	r2, [r4, #0]
 800c018:	07d2      	lsls	r2, r2, #31
 800c01a:	d501      	bpl.n	800c020 <_printf_float+0x1a8>
 800c01c:	3302      	adds	r3, #2
 800c01e:	e7f4      	b.n	800c00a <_printf_float+0x192>
 800c020:	2301      	movs	r3, #1
 800c022:	e7f2      	b.n	800c00a <_printf_float+0x192>
 800c024:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c02a:	4299      	cmp	r1, r3
 800c02c:	db05      	blt.n	800c03a <_printf_float+0x1c2>
 800c02e:	6823      	ldr	r3, [r4, #0]
 800c030:	6121      	str	r1, [r4, #16]
 800c032:	07d8      	lsls	r0, r3, #31
 800c034:	d5ea      	bpl.n	800c00c <_printf_float+0x194>
 800c036:	1c4b      	adds	r3, r1, #1
 800c038:	e7e7      	b.n	800c00a <_printf_float+0x192>
 800c03a:	2900      	cmp	r1, #0
 800c03c:	bfd4      	ite	le
 800c03e:	f1c1 0202 	rsble	r2, r1, #2
 800c042:	2201      	movgt	r2, #1
 800c044:	4413      	add	r3, r2
 800c046:	e7e0      	b.n	800c00a <_printf_float+0x192>
 800c048:	6823      	ldr	r3, [r4, #0]
 800c04a:	055a      	lsls	r2, r3, #21
 800c04c:	d407      	bmi.n	800c05e <_printf_float+0x1e6>
 800c04e:	6923      	ldr	r3, [r4, #16]
 800c050:	4642      	mov	r2, r8
 800c052:	4631      	mov	r1, r6
 800c054:	4628      	mov	r0, r5
 800c056:	47b8      	blx	r7
 800c058:	3001      	adds	r0, #1
 800c05a:	d12b      	bne.n	800c0b4 <_printf_float+0x23c>
 800c05c:	e767      	b.n	800bf2e <_printf_float+0xb6>
 800c05e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c062:	f240 80dd 	bls.w	800c220 <_printf_float+0x3a8>
 800c066:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c06a:	2200      	movs	r2, #0
 800c06c:	2300      	movs	r3, #0
 800c06e:	f7f4 fd63 	bl	8000b38 <__aeabi_dcmpeq>
 800c072:	2800      	cmp	r0, #0
 800c074:	d033      	beq.n	800c0de <_printf_float+0x266>
 800c076:	4a37      	ldr	r2, [pc, #220]	@ (800c154 <_printf_float+0x2dc>)
 800c078:	2301      	movs	r3, #1
 800c07a:	4631      	mov	r1, r6
 800c07c:	4628      	mov	r0, r5
 800c07e:	47b8      	blx	r7
 800c080:	3001      	adds	r0, #1
 800c082:	f43f af54 	beq.w	800bf2e <_printf_float+0xb6>
 800c086:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c08a:	4543      	cmp	r3, r8
 800c08c:	db02      	blt.n	800c094 <_printf_float+0x21c>
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	07d8      	lsls	r0, r3, #31
 800c092:	d50f      	bpl.n	800c0b4 <_printf_float+0x23c>
 800c094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c098:	4631      	mov	r1, r6
 800c09a:	4628      	mov	r0, r5
 800c09c:	47b8      	blx	r7
 800c09e:	3001      	adds	r0, #1
 800c0a0:	f43f af45 	beq.w	800bf2e <_printf_float+0xb6>
 800c0a4:	f04f 0900 	mov.w	r9, #0
 800c0a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c0ac:	f104 0a1a 	add.w	sl, r4, #26
 800c0b0:	45c8      	cmp	r8, r9
 800c0b2:	dc09      	bgt.n	800c0c8 <_printf_float+0x250>
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	079b      	lsls	r3, r3, #30
 800c0b8:	f100 8103 	bmi.w	800c2c2 <_printf_float+0x44a>
 800c0bc:	68e0      	ldr	r0, [r4, #12]
 800c0be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0c0:	4298      	cmp	r0, r3
 800c0c2:	bfb8      	it	lt
 800c0c4:	4618      	movlt	r0, r3
 800c0c6:	e734      	b.n	800bf32 <_printf_float+0xba>
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	4652      	mov	r2, sl
 800c0cc:	4631      	mov	r1, r6
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	47b8      	blx	r7
 800c0d2:	3001      	adds	r0, #1
 800c0d4:	f43f af2b 	beq.w	800bf2e <_printf_float+0xb6>
 800c0d8:	f109 0901 	add.w	r9, r9, #1
 800c0dc:	e7e8      	b.n	800c0b0 <_printf_float+0x238>
 800c0de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	dc39      	bgt.n	800c158 <_printf_float+0x2e0>
 800c0e4:	4a1b      	ldr	r2, [pc, #108]	@ (800c154 <_printf_float+0x2dc>)
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	4631      	mov	r1, r6
 800c0ea:	4628      	mov	r0, r5
 800c0ec:	47b8      	blx	r7
 800c0ee:	3001      	adds	r0, #1
 800c0f0:	f43f af1d 	beq.w	800bf2e <_printf_float+0xb6>
 800c0f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c0f8:	ea59 0303 	orrs.w	r3, r9, r3
 800c0fc:	d102      	bne.n	800c104 <_printf_float+0x28c>
 800c0fe:	6823      	ldr	r3, [r4, #0]
 800c100:	07d9      	lsls	r1, r3, #31
 800c102:	d5d7      	bpl.n	800c0b4 <_printf_float+0x23c>
 800c104:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c108:	4631      	mov	r1, r6
 800c10a:	4628      	mov	r0, r5
 800c10c:	47b8      	blx	r7
 800c10e:	3001      	adds	r0, #1
 800c110:	f43f af0d 	beq.w	800bf2e <_printf_float+0xb6>
 800c114:	f04f 0a00 	mov.w	sl, #0
 800c118:	f104 0b1a 	add.w	fp, r4, #26
 800c11c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c11e:	425b      	negs	r3, r3
 800c120:	4553      	cmp	r3, sl
 800c122:	dc01      	bgt.n	800c128 <_printf_float+0x2b0>
 800c124:	464b      	mov	r3, r9
 800c126:	e793      	b.n	800c050 <_printf_float+0x1d8>
 800c128:	2301      	movs	r3, #1
 800c12a:	465a      	mov	r2, fp
 800c12c:	4631      	mov	r1, r6
 800c12e:	4628      	mov	r0, r5
 800c130:	47b8      	blx	r7
 800c132:	3001      	adds	r0, #1
 800c134:	f43f aefb 	beq.w	800bf2e <_printf_float+0xb6>
 800c138:	f10a 0a01 	add.w	sl, sl, #1
 800c13c:	e7ee      	b.n	800c11c <_printf_float+0x2a4>
 800c13e:	bf00      	nop
 800c140:	7fefffff 	.word	0x7fefffff
 800c144:	0800f530 	.word	0x0800f530
 800c148:	0800f534 	.word	0x0800f534
 800c14c:	0800f538 	.word	0x0800f538
 800c150:	0800f53c 	.word	0x0800f53c
 800c154:	0800f540 	.word	0x0800f540
 800c158:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c15a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c15e:	4553      	cmp	r3, sl
 800c160:	bfa8      	it	ge
 800c162:	4653      	movge	r3, sl
 800c164:	2b00      	cmp	r3, #0
 800c166:	4699      	mov	r9, r3
 800c168:	dc36      	bgt.n	800c1d8 <_printf_float+0x360>
 800c16a:	f04f 0b00 	mov.w	fp, #0
 800c16e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c172:	f104 021a 	add.w	r2, r4, #26
 800c176:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c178:	9306      	str	r3, [sp, #24]
 800c17a:	eba3 0309 	sub.w	r3, r3, r9
 800c17e:	455b      	cmp	r3, fp
 800c180:	dc31      	bgt.n	800c1e6 <_printf_float+0x36e>
 800c182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c184:	459a      	cmp	sl, r3
 800c186:	dc3a      	bgt.n	800c1fe <_printf_float+0x386>
 800c188:	6823      	ldr	r3, [r4, #0]
 800c18a:	07da      	lsls	r2, r3, #31
 800c18c:	d437      	bmi.n	800c1fe <_printf_float+0x386>
 800c18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c190:	ebaa 0903 	sub.w	r9, sl, r3
 800c194:	9b06      	ldr	r3, [sp, #24]
 800c196:	ebaa 0303 	sub.w	r3, sl, r3
 800c19a:	4599      	cmp	r9, r3
 800c19c:	bfa8      	it	ge
 800c19e:	4699      	movge	r9, r3
 800c1a0:	f1b9 0f00 	cmp.w	r9, #0
 800c1a4:	dc33      	bgt.n	800c20e <_printf_float+0x396>
 800c1a6:	f04f 0800 	mov.w	r8, #0
 800c1aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c1ae:	f104 0b1a 	add.w	fp, r4, #26
 800c1b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1b4:	ebaa 0303 	sub.w	r3, sl, r3
 800c1b8:	eba3 0309 	sub.w	r3, r3, r9
 800c1bc:	4543      	cmp	r3, r8
 800c1be:	f77f af79 	ble.w	800c0b4 <_printf_float+0x23c>
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	465a      	mov	r2, fp
 800c1c6:	4631      	mov	r1, r6
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	47b8      	blx	r7
 800c1cc:	3001      	adds	r0, #1
 800c1ce:	f43f aeae 	beq.w	800bf2e <_printf_float+0xb6>
 800c1d2:	f108 0801 	add.w	r8, r8, #1
 800c1d6:	e7ec      	b.n	800c1b2 <_printf_float+0x33a>
 800c1d8:	4642      	mov	r2, r8
 800c1da:	4631      	mov	r1, r6
 800c1dc:	4628      	mov	r0, r5
 800c1de:	47b8      	blx	r7
 800c1e0:	3001      	adds	r0, #1
 800c1e2:	d1c2      	bne.n	800c16a <_printf_float+0x2f2>
 800c1e4:	e6a3      	b.n	800bf2e <_printf_float+0xb6>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	4631      	mov	r1, r6
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	9206      	str	r2, [sp, #24]
 800c1ee:	47b8      	blx	r7
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	f43f ae9c 	beq.w	800bf2e <_printf_float+0xb6>
 800c1f6:	9a06      	ldr	r2, [sp, #24]
 800c1f8:	f10b 0b01 	add.w	fp, fp, #1
 800c1fc:	e7bb      	b.n	800c176 <_printf_float+0x2fe>
 800c1fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c202:	4631      	mov	r1, r6
 800c204:	4628      	mov	r0, r5
 800c206:	47b8      	blx	r7
 800c208:	3001      	adds	r0, #1
 800c20a:	d1c0      	bne.n	800c18e <_printf_float+0x316>
 800c20c:	e68f      	b.n	800bf2e <_printf_float+0xb6>
 800c20e:	9a06      	ldr	r2, [sp, #24]
 800c210:	464b      	mov	r3, r9
 800c212:	4442      	add	r2, r8
 800c214:	4631      	mov	r1, r6
 800c216:	4628      	mov	r0, r5
 800c218:	47b8      	blx	r7
 800c21a:	3001      	adds	r0, #1
 800c21c:	d1c3      	bne.n	800c1a6 <_printf_float+0x32e>
 800c21e:	e686      	b.n	800bf2e <_printf_float+0xb6>
 800c220:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c224:	f1ba 0f01 	cmp.w	sl, #1
 800c228:	dc01      	bgt.n	800c22e <_printf_float+0x3b6>
 800c22a:	07db      	lsls	r3, r3, #31
 800c22c:	d536      	bpl.n	800c29c <_printf_float+0x424>
 800c22e:	2301      	movs	r3, #1
 800c230:	4642      	mov	r2, r8
 800c232:	4631      	mov	r1, r6
 800c234:	4628      	mov	r0, r5
 800c236:	47b8      	blx	r7
 800c238:	3001      	adds	r0, #1
 800c23a:	f43f ae78 	beq.w	800bf2e <_printf_float+0xb6>
 800c23e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c242:	4631      	mov	r1, r6
 800c244:	4628      	mov	r0, r5
 800c246:	47b8      	blx	r7
 800c248:	3001      	adds	r0, #1
 800c24a:	f43f ae70 	beq.w	800bf2e <_printf_float+0xb6>
 800c24e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c252:	2200      	movs	r2, #0
 800c254:	2300      	movs	r3, #0
 800c256:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c25a:	f7f4 fc6d 	bl	8000b38 <__aeabi_dcmpeq>
 800c25e:	b9c0      	cbnz	r0, 800c292 <_printf_float+0x41a>
 800c260:	4653      	mov	r3, sl
 800c262:	f108 0201 	add.w	r2, r8, #1
 800c266:	4631      	mov	r1, r6
 800c268:	4628      	mov	r0, r5
 800c26a:	47b8      	blx	r7
 800c26c:	3001      	adds	r0, #1
 800c26e:	d10c      	bne.n	800c28a <_printf_float+0x412>
 800c270:	e65d      	b.n	800bf2e <_printf_float+0xb6>
 800c272:	2301      	movs	r3, #1
 800c274:	465a      	mov	r2, fp
 800c276:	4631      	mov	r1, r6
 800c278:	4628      	mov	r0, r5
 800c27a:	47b8      	blx	r7
 800c27c:	3001      	adds	r0, #1
 800c27e:	f43f ae56 	beq.w	800bf2e <_printf_float+0xb6>
 800c282:	f108 0801 	add.w	r8, r8, #1
 800c286:	45d0      	cmp	r8, sl
 800c288:	dbf3      	blt.n	800c272 <_printf_float+0x3fa>
 800c28a:	464b      	mov	r3, r9
 800c28c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c290:	e6df      	b.n	800c052 <_printf_float+0x1da>
 800c292:	f04f 0800 	mov.w	r8, #0
 800c296:	f104 0b1a 	add.w	fp, r4, #26
 800c29a:	e7f4      	b.n	800c286 <_printf_float+0x40e>
 800c29c:	2301      	movs	r3, #1
 800c29e:	4642      	mov	r2, r8
 800c2a0:	e7e1      	b.n	800c266 <_printf_float+0x3ee>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	464a      	mov	r2, r9
 800c2a6:	4631      	mov	r1, r6
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	47b8      	blx	r7
 800c2ac:	3001      	adds	r0, #1
 800c2ae:	f43f ae3e 	beq.w	800bf2e <_printf_float+0xb6>
 800c2b2:	f108 0801 	add.w	r8, r8, #1
 800c2b6:	68e3      	ldr	r3, [r4, #12]
 800c2b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c2ba:	1a5b      	subs	r3, r3, r1
 800c2bc:	4543      	cmp	r3, r8
 800c2be:	dcf0      	bgt.n	800c2a2 <_printf_float+0x42a>
 800c2c0:	e6fc      	b.n	800c0bc <_printf_float+0x244>
 800c2c2:	f04f 0800 	mov.w	r8, #0
 800c2c6:	f104 0919 	add.w	r9, r4, #25
 800c2ca:	e7f4      	b.n	800c2b6 <_printf_float+0x43e>

0800c2cc <_printf_common>:
 800c2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d0:	4616      	mov	r6, r2
 800c2d2:	4698      	mov	r8, r3
 800c2d4:	688a      	ldr	r2, [r1, #8]
 800c2d6:	690b      	ldr	r3, [r1, #16]
 800c2d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	bfb8      	it	lt
 800c2e0:	4613      	movlt	r3, r2
 800c2e2:	6033      	str	r3, [r6, #0]
 800c2e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c2e8:	4607      	mov	r7, r0
 800c2ea:	460c      	mov	r4, r1
 800c2ec:	b10a      	cbz	r2, 800c2f2 <_printf_common+0x26>
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	6033      	str	r3, [r6, #0]
 800c2f2:	6823      	ldr	r3, [r4, #0]
 800c2f4:	0699      	lsls	r1, r3, #26
 800c2f6:	bf42      	ittt	mi
 800c2f8:	6833      	ldrmi	r3, [r6, #0]
 800c2fa:	3302      	addmi	r3, #2
 800c2fc:	6033      	strmi	r3, [r6, #0]
 800c2fe:	6825      	ldr	r5, [r4, #0]
 800c300:	f015 0506 	ands.w	r5, r5, #6
 800c304:	d106      	bne.n	800c314 <_printf_common+0x48>
 800c306:	f104 0a19 	add.w	sl, r4, #25
 800c30a:	68e3      	ldr	r3, [r4, #12]
 800c30c:	6832      	ldr	r2, [r6, #0]
 800c30e:	1a9b      	subs	r3, r3, r2
 800c310:	42ab      	cmp	r3, r5
 800c312:	dc26      	bgt.n	800c362 <_printf_common+0x96>
 800c314:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c318:	6822      	ldr	r2, [r4, #0]
 800c31a:	3b00      	subs	r3, #0
 800c31c:	bf18      	it	ne
 800c31e:	2301      	movne	r3, #1
 800c320:	0692      	lsls	r2, r2, #26
 800c322:	d42b      	bmi.n	800c37c <_printf_common+0xb0>
 800c324:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c328:	4641      	mov	r1, r8
 800c32a:	4638      	mov	r0, r7
 800c32c:	47c8      	blx	r9
 800c32e:	3001      	adds	r0, #1
 800c330:	d01e      	beq.n	800c370 <_printf_common+0xa4>
 800c332:	6823      	ldr	r3, [r4, #0]
 800c334:	6922      	ldr	r2, [r4, #16]
 800c336:	f003 0306 	and.w	r3, r3, #6
 800c33a:	2b04      	cmp	r3, #4
 800c33c:	bf02      	ittt	eq
 800c33e:	68e5      	ldreq	r5, [r4, #12]
 800c340:	6833      	ldreq	r3, [r6, #0]
 800c342:	1aed      	subeq	r5, r5, r3
 800c344:	68a3      	ldr	r3, [r4, #8]
 800c346:	bf0c      	ite	eq
 800c348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c34c:	2500      	movne	r5, #0
 800c34e:	4293      	cmp	r3, r2
 800c350:	bfc4      	itt	gt
 800c352:	1a9b      	subgt	r3, r3, r2
 800c354:	18ed      	addgt	r5, r5, r3
 800c356:	2600      	movs	r6, #0
 800c358:	341a      	adds	r4, #26
 800c35a:	42b5      	cmp	r5, r6
 800c35c:	d11a      	bne.n	800c394 <_printf_common+0xc8>
 800c35e:	2000      	movs	r0, #0
 800c360:	e008      	b.n	800c374 <_printf_common+0xa8>
 800c362:	2301      	movs	r3, #1
 800c364:	4652      	mov	r2, sl
 800c366:	4641      	mov	r1, r8
 800c368:	4638      	mov	r0, r7
 800c36a:	47c8      	blx	r9
 800c36c:	3001      	adds	r0, #1
 800c36e:	d103      	bne.n	800c378 <_printf_common+0xac>
 800c370:	f04f 30ff 	mov.w	r0, #4294967295
 800c374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c378:	3501      	adds	r5, #1
 800c37a:	e7c6      	b.n	800c30a <_printf_common+0x3e>
 800c37c:	18e1      	adds	r1, r4, r3
 800c37e:	1c5a      	adds	r2, r3, #1
 800c380:	2030      	movs	r0, #48	@ 0x30
 800c382:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c386:	4422      	add	r2, r4
 800c388:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c38c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c390:	3302      	adds	r3, #2
 800c392:	e7c7      	b.n	800c324 <_printf_common+0x58>
 800c394:	2301      	movs	r3, #1
 800c396:	4622      	mov	r2, r4
 800c398:	4641      	mov	r1, r8
 800c39a:	4638      	mov	r0, r7
 800c39c:	47c8      	blx	r9
 800c39e:	3001      	adds	r0, #1
 800c3a0:	d0e6      	beq.n	800c370 <_printf_common+0xa4>
 800c3a2:	3601      	adds	r6, #1
 800c3a4:	e7d9      	b.n	800c35a <_printf_common+0x8e>
	...

0800c3a8 <_printf_i>:
 800c3a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3ac:	7e0f      	ldrb	r7, [r1, #24]
 800c3ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c3b0:	2f78      	cmp	r7, #120	@ 0x78
 800c3b2:	4691      	mov	r9, r2
 800c3b4:	4680      	mov	r8, r0
 800c3b6:	460c      	mov	r4, r1
 800c3b8:	469a      	mov	sl, r3
 800c3ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c3be:	d807      	bhi.n	800c3d0 <_printf_i+0x28>
 800c3c0:	2f62      	cmp	r7, #98	@ 0x62
 800c3c2:	d80a      	bhi.n	800c3da <_printf_i+0x32>
 800c3c4:	2f00      	cmp	r7, #0
 800c3c6:	f000 80d2 	beq.w	800c56e <_printf_i+0x1c6>
 800c3ca:	2f58      	cmp	r7, #88	@ 0x58
 800c3cc:	f000 80b9 	beq.w	800c542 <_printf_i+0x19a>
 800c3d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c3d8:	e03a      	b.n	800c450 <_printf_i+0xa8>
 800c3da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c3de:	2b15      	cmp	r3, #21
 800c3e0:	d8f6      	bhi.n	800c3d0 <_printf_i+0x28>
 800c3e2:	a101      	add	r1, pc, #4	@ (adr r1, 800c3e8 <_printf_i+0x40>)
 800c3e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c3e8:	0800c441 	.word	0x0800c441
 800c3ec:	0800c455 	.word	0x0800c455
 800c3f0:	0800c3d1 	.word	0x0800c3d1
 800c3f4:	0800c3d1 	.word	0x0800c3d1
 800c3f8:	0800c3d1 	.word	0x0800c3d1
 800c3fc:	0800c3d1 	.word	0x0800c3d1
 800c400:	0800c455 	.word	0x0800c455
 800c404:	0800c3d1 	.word	0x0800c3d1
 800c408:	0800c3d1 	.word	0x0800c3d1
 800c40c:	0800c3d1 	.word	0x0800c3d1
 800c410:	0800c3d1 	.word	0x0800c3d1
 800c414:	0800c555 	.word	0x0800c555
 800c418:	0800c47f 	.word	0x0800c47f
 800c41c:	0800c50f 	.word	0x0800c50f
 800c420:	0800c3d1 	.word	0x0800c3d1
 800c424:	0800c3d1 	.word	0x0800c3d1
 800c428:	0800c577 	.word	0x0800c577
 800c42c:	0800c3d1 	.word	0x0800c3d1
 800c430:	0800c47f 	.word	0x0800c47f
 800c434:	0800c3d1 	.word	0x0800c3d1
 800c438:	0800c3d1 	.word	0x0800c3d1
 800c43c:	0800c517 	.word	0x0800c517
 800c440:	6833      	ldr	r3, [r6, #0]
 800c442:	1d1a      	adds	r2, r3, #4
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	6032      	str	r2, [r6, #0]
 800c448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c44c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c450:	2301      	movs	r3, #1
 800c452:	e09d      	b.n	800c590 <_printf_i+0x1e8>
 800c454:	6833      	ldr	r3, [r6, #0]
 800c456:	6820      	ldr	r0, [r4, #0]
 800c458:	1d19      	adds	r1, r3, #4
 800c45a:	6031      	str	r1, [r6, #0]
 800c45c:	0606      	lsls	r6, r0, #24
 800c45e:	d501      	bpl.n	800c464 <_printf_i+0xbc>
 800c460:	681d      	ldr	r5, [r3, #0]
 800c462:	e003      	b.n	800c46c <_printf_i+0xc4>
 800c464:	0645      	lsls	r5, r0, #25
 800c466:	d5fb      	bpl.n	800c460 <_printf_i+0xb8>
 800c468:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c46c:	2d00      	cmp	r5, #0
 800c46e:	da03      	bge.n	800c478 <_printf_i+0xd0>
 800c470:	232d      	movs	r3, #45	@ 0x2d
 800c472:	426d      	negs	r5, r5
 800c474:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c478:	4859      	ldr	r0, [pc, #356]	@ (800c5e0 <_printf_i+0x238>)
 800c47a:	230a      	movs	r3, #10
 800c47c:	e011      	b.n	800c4a2 <_printf_i+0xfa>
 800c47e:	6821      	ldr	r1, [r4, #0]
 800c480:	6833      	ldr	r3, [r6, #0]
 800c482:	0608      	lsls	r0, r1, #24
 800c484:	f853 5b04 	ldr.w	r5, [r3], #4
 800c488:	d402      	bmi.n	800c490 <_printf_i+0xe8>
 800c48a:	0649      	lsls	r1, r1, #25
 800c48c:	bf48      	it	mi
 800c48e:	b2ad      	uxthmi	r5, r5
 800c490:	2f6f      	cmp	r7, #111	@ 0x6f
 800c492:	4853      	ldr	r0, [pc, #332]	@ (800c5e0 <_printf_i+0x238>)
 800c494:	6033      	str	r3, [r6, #0]
 800c496:	bf14      	ite	ne
 800c498:	230a      	movne	r3, #10
 800c49a:	2308      	moveq	r3, #8
 800c49c:	2100      	movs	r1, #0
 800c49e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c4a2:	6866      	ldr	r6, [r4, #4]
 800c4a4:	60a6      	str	r6, [r4, #8]
 800c4a6:	2e00      	cmp	r6, #0
 800c4a8:	bfa2      	ittt	ge
 800c4aa:	6821      	ldrge	r1, [r4, #0]
 800c4ac:	f021 0104 	bicge.w	r1, r1, #4
 800c4b0:	6021      	strge	r1, [r4, #0]
 800c4b2:	b90d      	cbnz	r5, 800c4b8 <_printf_i+0x110>
 800c4b4:	2e00      	cmp	r6, #0
 800c4b6:	d04b      	beq.n	800c550 <_printf_i+0x1a8>
 800c4b8:	4616      	mov	r6, r2
 800c4ba:	fbb5 f1f3 	udiv	r1, r5, r3
 800c4be:	fb03 5711 	mls	r7, r3, r1, r5
 800c4c2:	5dc7      	ldrb	r7, [r0, r7]
 800c4c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c4c8:	462f      	mov	r7, r5
 800c4ca:	42bb      	cmp	r3, r7
 800c4cc:	460d      	mov	r5, r1
 800c4ce:	d9f4      	bls.n	800c4ba <_printf_i+0x112>
 800c4d0:	2b08      	cmp	r3, #8
 800c4d2:	d10b      	bne.n	800c4ec <_printf_i+0x144>
 800c4d4:	6823      	ldr	r3, [r4, #0]
 800c4d6:	07df      	lsls	r7, r3, #31
 800c4d8:	d508      	bpl.n	800c4ec <_printf_i+0x144>
 800c4da:	6923      	ldr	r3, [r4, #16]
 800c4dc:	6861      	ldr	r1, [r4, #4]
 800c4de:	4299      	cmp	r1, r3
 800c4e0:	bfde      	ittt	le
 800c4e2:	2330      	movle	r3, #48	@ 0x30
 800c4e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c4e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c4ec:	1b92      	subs	r2, r2, r6
 800c4ee:	6122      	str	r2, [r4, #16]
 800c4f0:	f8cd a000 	str.w	sl, [sp]
 800c4f4:	464b      	mov	r3, r9
 800c4f6:	aa03      	add	r2, sp, #12
 800c4f8:	4621      	mov	r1, r4
 800c4fa:	4640      	mov	r0, r8
 800c4fc:	f7ff fee6 	bl	800c2cc <_printf_common>
 800c500:	3001      	adds	r0, #1
 800c502:	d14a      	bne.n	800c59a <_printf_i+0x1f2>
 800c504:	f04f 30ff 	mov.w	r0, #4294967295
 800c508:	b004      	add	sp, #16
 800c50a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c50e:	6823      	ldr	r3, [r4, #0]
 800c510:	f043 0320 	orr.w	r3, r3, #32
 800c514:	6023      	str	r3, [r4, #0]
 800c516:	4833      	ldr	r0, [pc, #204]	@ (800c5e4 <_printf_i+0x23c>)
 800c518:	2778      	movs	r7, #120	@ 0x78
 800c51a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c51e:	6823      	ldr	r3, [r4, #0]
 800c520:	6831      	ldr	r1, [r6, #0]
 800c522:	061f      	lsls	r7, r3, #24
 800c524:	f851 5b04 	ldr.w	r5, [r1], #4
 800c528:	d402      	bmi.n	800c530 <_printf_i+0x188>
 800c52a:	065f      	lsls	r7, r3, #25
 800c52c:	bf48      	it	mi
 800c52e:	b2ad      	uxthmi	r5, r5
 800c530:	6031      	str	r1, [r6, #0]
 800c532:	07d9      	lsls	r1, r3, #31
 800c534:	bf44      	itt	mi
 800c536:	f043 0320 	orrmi.w	r3, r3, #32
 800c53a:	6023      	strmi	r3, [r4, #0]
 800c53c:	b11d      	cbz	r5, 800c546 <_printf_i+0x19e>
 800c53e:	2310      	movs	r3, #16
 800c540:	e7ac      	b.n	800c49c <_printf_i+0xf4>
 800c542:	4827      	ldr	r0, [pc, #156]	@ (800c5e0 <_printf_i+0x238>)
 800c544:	e7e9      	b.n	800c51a <_printf_i+0x172>
 800c546:	6823      	ldr	r3, [r4, #0]
 800c548:	f023 0320 	bic.w	r3, r3, #32
 800c54c:	6023      	str	r3, [r4, #0]
 800c54e:	e7f6      	b.n	800c53e <_printf_i+0x196>
 800c550:	4616      	mov	r6, r2
 800c552:	e7bd      	b.n	800c4d0 <_printf_i+0x128>
 800c554:	6833      	ldr	r3, [r6, #0]
 800c556:	6825      	ldr	r5, [r4, #0]
 800c558:	6961      	ldr	r1, [r4, #20]
 800c55a:	1d18      	adds	r0, r3, #4
 800c55c:	6030      	str	r0, [r6, #0]
 800c55e:	062e      	lsls	r6, r5, #24
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	d501      	bpl.n	800c568 <_printf_i+0x1c0>
 800c564:	6019      	str	r1, [r3, #0]
 800c566:	e002      	b.n	800c56e <_printf_i+0x1c6>
 800c568:	0668      	lsls	r0, r5, #25
 800c56a:	d5fb      	bpl.n	800c564 <_printf_i+0x1bc>
 800c56c:	8019      	strh	r1, [r3, #0]
 800c56e:	2300      	movs	r3, #0
 800c570:	6123      	str	r3, [r4, #16]
 800c572:	4616      	mov	r6, r2
 800c574:	e7bc      	b.n	800c4f0 <_printf_i+0x148>
 800c576:	6833      	ldr	r3, [r6, #0]
 800c578:	1d1a      	adds	r2, r3, #4
 800c57a:	6032      	str	r2, [r6, #0]
 800c57c:	681e      	ldr	r6, [r3, #0]
 800c57e:	6862      	ldr	r2, [r4, #4]
 800c580:	2100      	movs	r1, #0
 800c582:	4630      	mov	r0, r6
 800c584:	f7f3 fe5c 	bl	8000240 <memchr>
 800c588:	b108      	cbz	r0, 800c58e <_printf_i+0x1e6>
 800c58a:	1b80      	subs	r0, r0, r6
 800c58c:	6060      	str	r0, [r4, #4]
 800c58e:	6863      	ldr	r3, [r4, #4]
 800c590:	6123      	str	r3, [r4, #16]
 800c592:	2300      	movs	r3, #0
 800c594:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c598:	e7aa      	b.n	800c4f0 <_printf_i+0x148>
 800c59a:	6923      	ldr	r3, [r4, #16]
 800c59c:	4632      	mov	r2, r6
 800c59e:	4649      	mov	r1, r9
 800c5a0:	4640      	mov	r0, r8
 800c5a2:	47d0      	blx	sl
 800c5a4:	3001      	adds	r0, #1
 800c5a6:	d0ad      	beq.n	800c504 <_printf_i+0x15c>
 800c5a8:	6823      	ldr	r3, [r4, #0]
 800c5aa:	079b      	lsls	r3, r3, #30
 800c5ac:	d413      	bmi.n	800c5d6 <_printf_i+0x22e>
 800c5ae:	68e0      	ldr	r0, [r4, #12]
 800c5b0:	9b03      	ldr	r3, [sp, #12]
 800c5b2:	4298      	cmp	r0, r3
 800c5b4:	bfb8      	it	lt
 800c5b6:	4618      	movlt	r0, r3
 800c5b8:	e7a6      	b.n	800c508 <_printf_i+0x160>
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	4632      	mov	r2, r6
 800c5be:	4649      	mov	r1, r9
 800c5c0:	4640      	mov	r0, r8
 800c5c2:	47d0      	blx	sl
 800c5c4:	3001      	adds	r0, #1
 800c5c6:	d09d      	beq.n	800c504 <_printf_i+0x15c>
 800c5c8:	3501      	adds	r5, #1
 800c5ca:	68e3      	ldr	r3, [r4, #12]
 800c5cc:	9903      	ldr	r1, [sp, #12]
 800c5ce:	1a5b      	subs	r3, r3, r1
 800c5d0:	42ab      	cmp	r3, r5
 800c5d2:	dcf2      	bgt.n	800c5ba <_printf_i+0x212>
 800c5d4:	e7eb      	b.n	800c5ae <_printf_i+0x206>
 800c5d6:	2500      	movs	r5, #0
 800c5d8:	f104 0619 	add.w	r6, r4, #25
 800c5dc:	e7f5      	b.n	800c5ca <_printf_i+0x222>
 800c5de:	bf00      	nop
 800c5e0:	0800f542 	.word	0x0800f542
 800c5e4:	0800f553 	.word	0x0800f553

0800c5e8 <std>:
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	b510      	push	{r4, lr}
 800c5ec:	4604      	mov	r4, r0
 800c5ee:	e9c0 3300 	strd	r3, r3, [r0]
 800c5f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c5f6:	6083      	str	r3, [r0, #8]
 800c5f8:	8181      	strh	r1, [r0, #12]
 800c5fa:	6643      	str	r3, [r0, #100]	@ 0x64
 800c5fc:	81c2      	strh	r2, [r0, #14]
 800c5fe:	6183      	str	r3, [r0, #24]
 800c600:	4619      	mov	r1, r3
 800c602:	2208      	movs	r2, #8
 800c604:	305c      	adds	r0, #92	@ 0x5c
 800c606:	f000 f914 	bl	800c832 <memset>
 800c60a:	4b0d      	ldr	r3, [pc, #52]	@ (800c640 <std+0x58>)
 800c60c:	6263      	str	r3, [r4, #36]	@ 0x24
 800c60e:	4b0d      	ldr	r3, [pc, #52]	@ (800c644 <std+0x5c>)
 800c610:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c612:	4b0d      	ldr	r3, [pc, #52]	@ (800c648 <std+0x60>)
 800c614:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c616:	4b0d      	ldr	r3, [pc, #52]	@ (800c64c <std+0x64>)
 800c618:	6323      	str	r3, [r4, #48]	@ 0x30
 800c61a:	4b0d      	ldr	r3, [pc, #52]	@ (800c650 <std+0x68>)
 800c61c:	6224      	str	r4, [r4, #32]
 800c61e:	429c      	cmp	r4, r3
 800c620:	d006      	beq.n	800c630 <std+0x48>
 800c622:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c626:	4294      	cmp	r4, r2
 800c628:	d002      	beq.n	800c630 <std+0x48>
 800c62a:	33d0      	adds	r3, #208	@ 0xd0
 800c62c:	429c      	cmp	r4, r3
 800c62e:	d105      	bne.n	800c63c <std+0x54>
 800c630:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c638:	f000 b9e6 	b.w	800ca08 <__retarget_lock_init_recursive>
 800c63c:	bd10      	pop	{r4, pc}
 800c63e:	bf00      	nop
 800c640:	0800c7ad 	.word	0x0800c7ad
 800c644:	0800c7cf 	.word	0x0800c7cf
 800c648:	0800c807 	.word	0x0800c807
 800c64c:	0800c82b 	.word	0x0800c82b
 800c650:	20000820 	.word	0x20000820

0800c654 <stdio_exit_handler>:
 800c654:	4a02      	ldr	r2, [pc, #8]	@ (800c660 <stdio_exit_handler+0xc>)
 800c656:	4903      	ldr	r1, [pc, #12]	@ (800c664 <stdio_exit_handler+0x10>)
 800c658:	4803      	ldr	r0, [pc, #12]	@ (800c668 <stdio_exit_handler+0x14>)
 800c65a:	f000 b869 	b.w	800c730 <_fwalk_sglue>
 800c65e:	bf00      	nop
 800c660:	20000010 	.word	0x20000010
 800c664:	0800ece5 	.word	0x0800ece5
 800c668:	2000018c 	.word	0x2000018c

0800c66c <cleanup_stdio>:
 800c66c:	6841      	ldr	r1, [r0, #4]
 800c66e:	4b0c      	ldr	r3, [pc, #48]	@ (800c6a0 <cleanup_stdio+0x34>)
 800c670:	4299      	cmp	r1, r3
 800c672:	b510      	push	{r4, lr}
 800c674:	4604      	mov	r4, r0
 800c676:	d001      	beq.n	800c67c <cleanup_stdio+0x10>
 800c678:	f002 fb34 	bl	800ece4 <_fflush_r>
 800c67c:	68a1      	ldr	r1, [r4, #8]
 800c67e:	4b09      	ldr	r3, [pc, #36]	@ (800c6a4 <cleanup_stdio+0x38>)
 800c680:	4299      	cmp	r1, r3
 800c682:	d002      	beq.n	800c68a <cleanup_stdio+0x1e>
 800c684:	4620      	mov	r0, r4
 800c686:	f002 fb2d 	bl	800ece4 <_fflush_r>
 800c68a:	68e1      	ldr	r1, [r4, #12]
 800c68c:	4b06      	ldr	r3, [pc, #24]	@ (800c6a8 <cleanup_stdio+0x3c>)
 800c68e:	4299      	cmp	r1, r3
 800c690:	d004      	beq.n	800c69c <cleanup_stdio+0x30>
 800c692:	4620      	mov	r0, r4
 800c694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c698:	f002 bb24 	b.w	800ece4 <_fflush_r>
 800c69c:	bd10      	pop	{r4, pc}
 800c69e:	bf00      	nop
 800c6a0:	20000820 	.word	0x20000820
 800c6a4:	20000888 	.word	0x20000888
 800c6a8:	200008f0 	.word	0x200008f0

0800c6ac <global_stdio_init.part.0>:
 800c6ac:	b510      	push	{r4, lr}
 800c6ae:	4b0b      	ldr	r3, [pc, #44]	@ (800c6dc <global_stdio_init.part.0+0x30>)
 800c6b0:	4c0b      	ldr	r4, [pc, #44]	@ (800c6e0 <global_stdio_init.part.0+0x34>)
 800c6b2:	4a0c      	ldr	r2, [pc, #48]	@ (800c6e4 <global_stdio_init.part.0+0x38>)
 800c6b4:	601a      	str	r2, [r3, #0]
 800c6b6:	4620      	mov	r0, r4
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	2104      	movs	r1, #4
 800c6bc:	f7ff ff94 	bl	800c5e8 <std>
 800c6c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c6c4:	2201      	movs	r2, #1
 800c6c6:	2109      	movs	r1, #9
 800c6c8:	f7ff ff8e 	bl	800c5e8 <std>
 800c6cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c6d0:	2202      	movs	r2, #2
 800c6d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6d6:	2112      	movs	r1, #18
 800c6d8:	f7ff bf86 	b.w	800c5e8 <std>
 800c6dc:	20000958 	.word	0x20000958
 800c6e0:	20000820 	.word	0x20000820
 800c6e4:	0800c655 	.word	0x0800c655

0800c6e8 <__sfp_lock_acquire>:
 800c6e8:	4801      	ldr	r0, [pc, #4]	@ (800c6f0 <__sfp_lock_acquire+0x8>)
 800c6ea:	f000 b98e 	b.w	800ca0a <__retarget_lock_acquire_recursive>
 800c6ee:	bf00      	nop
 800c6f0:	20000961 	.word	0x20000961

0800c6f4 <__sfp_lock_release>:
 800c6f4:	4801      	ldr	r0, [pc, #4]	@ (800c6fc <__sfp_lock_release+0x8>)
 800c6f6:	f000 b989 	b.w	800ca0c <__retarget_lock_release_recursive>
 800c6fa:	bf00      	nop
 800c6fc:	20000961 	.word	0x20000961

0800c700 <__sinit>:
 800c700:	b510      	push	{r4, lr}
 800c702:	4604      	mov	r4, r0
 800c704:	f7ff fff0 	bl	800c6e8 <__sfp_lock_acquire>
 800c708:	6a23      	ldr	r3, [r4, #32]
 800c70a:	b11b      	cbz	r3, 800c714 <__sinit+0x14>
 800c70c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c710:	f7ff bff0 	b.w	800c6f4 <__sfp_lock_release>
 800c714:	4b04      	ldr	r3, [pc, #16]	@ (800c728 <__sinit+0x28>)
 800c716:	6223      	str	r3, [r4, #32]
 800c718:	4b04      	ldr	r3, [pc, #16]	@ (800c72c <__sinit+0x2c>)
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d1f5      	bne.n	800c70c <__sinit+0xc>
 800c720:	f7ff ffc4 	bl	800c6ac <global_stdio_init.part.0>
 800c724:	e7f2      	b.n	800c70c <__sinit+0xc>
 800c726:	bf00      	nop
 800c728:	0800c66d 	.word	0x0800c66d
 800c72c:	20000958 	.word	0x20000958

0800c730 <_fwalk_sglue>:
 800c730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c734:	4607      	mov	r7, r0
 800c736:	4688      	mov	r8, r1
 800c738:	4614      	mov	r4, r2
 800c73a:	2600      	movs	r6, #0
 800c73c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c740:	f1b9 0901 	subs.w	r9, r9, #1
 800c744:	d505      	bpl.n	800c752 <_fwalk_sglue+0x22>
 800c746:	6824      	ldr	r4, [r4, #0]
 800c748:	2c00      	cmp	r4, #0
 800c74a:	d1f7      	bne.n	800c73c <_fwalk_sglue+0xc>
 800c74c:	4630      	mov	r0, r6
 800c74e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c752:	89ab      	ldrh	r3, [r5, #12]
 800c754:	2b01      	cmp	r3, #1
 800c756:	d907      	bls.n	800c768 <_fwalk_sglue+0x38>
 800c758:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c75c:	3301      	adds	r3, #1
 800c75e:	d003      	beq.n	800c768 <_fwalk_sglue+0x38>
 800c760:	4629      	mov	r1, r5
 800c762:	4638      	mov	r0, r7
 800c764:	47c0      	blx	r8
 800c766:	4306      	orrs	r6, r0
 800c768:	3568      	adds	r5, #104	@ 0x68
 800c76a:	e7e9      	b.n	800c740 <_fwalk_sglue+0x10>

0800c76c <siprintf>:
 800c76c:	b40e      	push	{r1, r2, r3}
 800c76e:	b500      	push	{lr}
 800c770:	b09c      	sub	sp, #112	@ 0x70
 800c772:	ab1d      	add	r3, sp, #116	@ 0x74
 800c774:	9002      	str	r0, [sp, #8]
 800c776:	9006      	str	r0, [sp, #24]
 800c778:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c77c:	4809      	ldr	r0, [pc, #36]	@ (800c7a4 <siprintf+0x38>)
 800c77e:	9107      	str	r1, [sp, #28]
 800c780:	9104      	str	r1, [sp, #16]
 800c782:	4909      	ldr	r1, [pc, #36]	@ (800c7a8 <siprintf+0x3c>)
 800c784:	f853 2b04 	ldr.w	r2, [r3], #4
 800c788:	9105      	str	r1, [sp, #20]
 800c78a:	6800      	ldr	r0, [r0, #0]
 800c78c:	9301      	str	r3, [sp, #4]
 800c78e:	a902      	add	r1, sp, #8
 800c790:	f002 f928 	bl	800e9e4 <_svfiprintf_r>
 800c794:	9b02      	ldr	r3, [sp, #8]
 800c796:	2200      	movs	r2, #0
 800c798:	701a      	strb	r2, [r3, #0]
 800c79a:	b01c      	add	sp, #112	@ 0x70
 800c79c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7a0:	b003      	add	sp, #12
 800c7a2:	4770      	bx	lr
 800c7a4:	20000188 	.word	0x20000188
 800c7a8:	ffff0208 	.word	0xffff0208

0800c7ac <__sread>:
 800c7ac:	b510      	push	{r4, lr}
 800c7ae:	460c      	mov	r4, r1
 800c7b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7b4:	f000 f8da 	bl	800c96c <_read_r>
 800c7b8:	2800      	cmp	r0, #0
 800c7ba:	bfab      	itete	ge
 800c7bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c7be:	89a3      	ldrhlt	r3, [r4, #12]
 800c7c0:	181b      	addge	r3, r3, r0
 800c7c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c7c6:	bfac      	ite	ge
 800c7c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c7ca:	81a3      	strhlt	r3, [r4, #12]
 800c7cc:	bd10      	pop	{r4, pc}

0800c7ce <__swrite>:
 800c7ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7d2:	461f      	mov	r7, r3
 800c7d4:	898b      	ldrh	r3, [r1, #12]
 800c7d6:	05db      	lsls	r3, r3, #23
 800c7d8:	4605      	mov	r5, r0
 800c7da:	460c      	mov	r4, r1
 800c7dc:	4616      	mov	r6, r2
 800c7de:	d505      	bpl.n	800c7ec <__swrite+0x1e>
 800c7e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7e4:	2302      	movs	r3, #2
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	f000 f8ae 	bl	800c948 <_lseek_r>
 800c7ec:	89a3      	ldrh	r3, [r4, #12]
 800c7ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c7f6:	81a3      	strh	r3, [r4, #12]
 800c7f8:	4632      	mov	r2, r6
 800c7fa:	463b      	mov	r3, r7
 800c7fc:	4628      	mov	r0, r5
 800c7fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c802:	f000 b8c5 	b.w	800c990 <_write_r>

0800c806 <__sseek>:
 800c806:	b510      	push	{r4, lr}
 800c808:	460c      	mov	r4, r1
 800c80a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c80e:	f000 f89b 	bl	800c948 <_lseek_r>
 800c812:	1c43      	adds	r3, r0, #1
 800c814:	89a3      	ldrh	r3, [r4, #12]
 800c816:	bf15      	itete	ne
 800c818:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c81a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c81e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c822:	81a3      	strheq	r3, [r4, #12]
 800c824:	bf18      	it	ne
 800c826:	81a3      	strhne	r3, [r4, #12]
 800c828:	bd10      	pop	{r4, pc}

0800c82a <__sclose>:
 800c82a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c82e:	f000 b87b 	b.w	800c928 <_close_r>

0800c832 <memset>:
 800c832:	4402      	add	r2, r0
 800c834:	4603      	mov	r3, r0
 800c836:	4293      	cmp	r3, r2
 800c838:	d100      	bne.n	800c83c <memset+0xa>
 800c83a:	4770      	bx	lr
 800c83c:	f803 1b01 	strb.w	r1, [r3], #1
 800c840:	e7f9      	b.n	800c836 <memset+0x4>

0800c842 <strncmp>:
 800c842:	b510      	push	{r4, lr}
 800c844:	b16a      	cbz	r2, 800c862 <strncmp+0x20>
 800c846:	3901      	subs	r1, #1
 800c848:	1884      	adds	r4, r0, r2
 800c84a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c84e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c852:	429a      	cmp	r2, r3
 800c854:	d103      	bne.n	800c85e <strncmp+0x1c>
 800c856:	42a0      	cmp	r0, r4
 800c858:	d001      	beq.n	800c85e <strncmp+0x1c>
 800c85a:	2a00      	cmp	r2, #0
 800c85c:	d1f5      	bne.n	800c84a <strncmp+0x8>
 800c85e:	1ad0      	subs	r0, r2, r3
 800c860:	bd10      	pop	{r4, pc}
 800c862:	4610      	mov	r0, r2
 800c864:	e7fc      	b.n	800c860 <strncmp+0x1e>
	...

0800c868 <strtok>:
 800c868:	4b16      	ldr	r3, [pc, #88]	@ (800c8c4 <strtok+0x5c>)
 800c86a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c86e:	681f      	ldr	r7, [r3, #0]
 800c870:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800c872:	4605      	mov	r5, r0
 800c874:	460e      	mov	r6, r1
 800c876:	b9ec      	cbnz	r4, 800c8b4 <strtok+0x4c>
 800c878:	2050      	movs	r0, #80	@ 0x50
 800c87a:	f001 fad1 	bl	800de20 <malloc>
 800c87e:	4602      	mov	r2, r0
 800c880:	6478      	str	r0, [r7, #68]	@ 0x44
 800c882:	b920      	cbnz	r0, 800c88e <strtok+0x26>
 800c884:	4b10      	ldr	r3, [pc, #64]	@ (800c8c8 <strtok+0x60>)
 800c886:	4811      	ldr	r0, [pc, #68]	@ (800c8cc <strtok+0x64>)
 800c888:	215b      	movs	r1, #91	@ 0x5b
 800c88a:	f000 f8d9 	bl	800ca40 <__assert_func>
 800c88e:	e9c0 4400 	strd	r4, r4, [r0]
 800c892:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800c896:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800c89a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800c89e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800c8a2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800c8a6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800c8aa:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800c8ae:	6184      	str	r4, [r0, #24]
 800c8b0:	7704      	strb	r4, [r0, #28]
 800c8b2:	6244      	str	r4, [r0, #36]	@ 0x24
 800c8b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c8b6:	4631      	mov	r1, r6
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8c0:	f000 b806 	b.w	800c8d0 <__strtok_r>
 800c8c4:	20000188 	.word	0x20000188
 800c8c8:	0800f564 	.word	0x0800f564
 800c8cc:	0800f57b 	.word	0x0800f57b

0800c8d0 <__strtok_r>:
 800c8d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8d2:	4604      	mov	r4, r0
 800c8d4:	b908      	cbnz	r0, 800c8da <__strtok_r+0xa>
 800c8d6:	6814      	ldr	r4, [r2, #0]
 800c8d8:	b144      	cbz	r4, 800c8ec <__strtok_r+0x1c>
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f814 5b01 	ldrb.w	r5, [r4], #1
 800c8e0:	460f      	mov	r7, r1
 800c8e2:	f817 6b01 	ldrb.w	r6, [r7], #1
 800c8e6:	b91e      	cbnz	r6, 800c8f0 <__strtok_r+0x20>
 800c8e8:	b965      	cbnz	r5, 800c904 <__strtok_r+0x34>
 800c8ea:	6015      	str	r5, [r2, #0]
 800c8ec:	2000      	movs	r0, #0
 800c8ee:	e005      	b.n	800c8fc <__strtok_r+0x2c>
 800c8f0:	42b5      	cmp	r5, r6
 800c8f2:	d1f6      	bne.n	800c8e2 <__strtok_r+0x12>
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d1f0      	bne.n	800c8da <__strtok_r+0xa>
 800c8f8:	6014      	str	r4, [r2, #0]
 800c8fa:	7003      	strb	r3, [r0, #0]
 800c8fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8fe:	461c      	mov	r4, r3
 800c900:	e00c      	b.n	800c91c <__strtok_r+0x4c>
 800c902:	b915      	cbnz	r5, 800c90a <__strtok_r+0x3a>
 800c904:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c908:	460e      	mov	r6, r1
 800c90a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800c90e:	42ab      	cmp	r3, r5
 800c910:	d1f7      	bne.n	800c902 <__strtok_r+0x32>
 800c912:	2b00      	cmp	r3, #0
 800c914:	d0f3      	beq.n	800c8fe <__strtok_r+0x2e>
 800c916:	2300      	movs	r3, #0
 800c918:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c91c:	6014      	str	r4, [r2, #0]
 800c91e:	e7ed      	b.n	800c8fc <__strtok_r+0x2c>

0800c920 <_localeconv_r>:
 800c920:	4800      	ldr	r0, [pc, #0]	@ (800c924 <_localeconv_r+0x4>)
 800c922:	4770      	bx	lr
 800c924:	2000010c 	.word	0x2000010c

0800c928 <_close_r>:
 800c928:	b538      	push	{r3, r4, r5, lr}
 800c92a:	4d06      	ldr	r5, [pc, #24]	@ (800c944 <_close_r+0x1c>)
 800c92c:	2300      	movs	r3, #0
 800c92e:	4604      	mov	r4, r0
 800c930:	4608      	mov	r0, r1
 800c932:	602b      	str	r3, [r5, #0]
 800c934:	f7f6 fdd6 	bl	80034e4 <_close>
 800c938:	1c43      	adds	r3, r0, #1
 800c93a:	d102      	bne.n	800c942 <_close_r+0x1a>
 800c93c:	682b      	ldr	r3, [r5, #0]
 800c93e:	b103      	cbz	r3, 800c942 <_close_r+0x1a>
 800c940:	6023      	str	r3, [r4, #0]
 800c942:	bd38      	pop	{r3, r4, r5, pc}
 800c944:	2000095c 	.word	0x2000095c

0800c948 <_lseek_r>:
 800c948:	b538      	push	{r3, r4, r5, lr}
 800c94a:	4d07      	ldr	r5, [pc, #28]	@ (800c968 <_lseek_r+0x20>)
 800c94c:	4604      	mov	r4, r0
 800c94e:	4608      	mov	r0, r1
 800c950:	4611      	mov	r1, r2
 800c952:	2200      	movs	r2, #0
 800c954:	602a      	str	r2, [r5, #0]
 800c956:	461a      	mov	r2, r3
 800c958:	f7f6 fdeb 	bl	8003532 <_lseek>
 800c95c:	1c43      	adds	r3, r0, #1
 800c95e:	d102      	bne.n	800c966 <_lseek_r+0x1e>
 800c960:	682b      	ldr	r3, [r5, #0]
 800c962:	b103      	cbz	r3, 800c966 <_lseek_r+0x1e>
 800c964:	6023      	str	r3, [r4, #0]
 800c966:	bd38      	pop	{r3, r4, r5, pc}
 800c968:	2000095c 	.word	0x2000095c

0800c96c <_read_r>:
 800c96c:	b538      	push	{r3, r4, r5, lr}
 800c96e:	4d07      	ldr	r5, [pc, #28]	@ (800c98c <_read_r+0x20>)
 800c970:	4604      	mov	r4, r0
 800c972:	4608      	mov	r0, r1
 800c974:	4611      	mov	r1, r2
 800c976:	2200      	movs	r2, #0
 800c978:	602a      	str	r2, [r5, #0]
 800c97a:	461a      	mov	r2, r3
 800c97c:	f7f6 fd79 	bl	8003472 <_read>
 800c980:	1c43      	adds	r3, r0, #1
 800c982:	d102      	bne.n	800c98a <_read_r+0x1e>
 800c984:	682b      	ldr	r3, [r5, #0]
 800c986:	b103      	cbz	r3, 800c98a <_read_r+0x1e>
 800c988:	6023      	str	r3, [r4, #0]
 800c98a:	bd38      	pop	{r3, r4, r5, pc}
 800c98c:	2000095c 	.word	0x2000095c

0800c990 <_write_r>:
 800c990:	b538      	push	{r3, r4, r5, lr}
 800c992:	4d07      	ldr	r5, [pc, #28]	@ (800c9b0 <_write_r+0x20>)
 800c994:	4604      	mov	r4, r0
 800c996:	4608      	mov	r0, r1
 800c998:	4611      	mov	r1, r2
 800c99a:	2200      	movs	r2, #0
 800c99c:	602a      	str	r2, [r5, #0]
 800c99e:	461a      	mov	r2, r3
 800c9a0:	f7f6 fd84 	bl	80034ac <_write>
 800c9a4:	1c43      	adds	r3, r0, #1
 800c9a6:	d102      	bne.n	800c9ae <_write_r+0x1e>
 800c9a8:	682b      	ldr	r3, [r5, #0]
 800c9aa:	b103      	cbz	r3, 800c9ae <_write_r+0x1e>
 800c9ac:	6023      	str	r3, [r4, #0]
 800c9ae:	bd38      	pop	{r3, r4, r5, pc}
 800c9b0:	2000095c 	.word	0x2000095c

0800c9b4 <__errno>:
 800c9b4:	4b01      	ldr	r3, [pc, #4]	@ (800c9bc <__errno+0x8>)
 800c9b6:	6818      	ldr	r0, [r3, #0]
 800c9b8:	4770      	bx	lr
 800c9ba:	bf00      	nop
 800c9bc:	20000188 	.word	0x20000188

0800c9c0 <__libc_init_array>:
 800c9c0:	b570      	push	{r4, r5, r6, lr}
 800c9c2:	4d0d      	ldr	r5, [pc, #52]	@ (800c9f8 <__libc_init_array+0x38>)
 800c9c4:	4c0d      	ldr	r4, [pc, #52]	@ (800c9fc <__libc_init_array+0x3c>)
 800c9c6:	1b64      	subs	r4, r4, r5
 800c9c8:	10a4      	asrs	r4, r4, #2
 800c9ca:	2600      	movs	r6, #0
 800c9cc:	42a6      	cmp	r6, r4
 800c9ce:	d109      	bne.n	800c9e4 <__libc_init_array+0x24>
 800c9d0:	4d0b      	ldr	r5, [pc, #44]	@ (800ca00 <__libc_init_array+0x40>)
 800c9d2:	4c0c      	ldr	r4, [pc, #48]	@ (800ca04 <__libc_init_array+0x44>)
 800c9d4:	f002 fcd8 	bl	800f388 <_init>
 800c9d8:	1b64      	subs	r4, r4, r5
 800c9da:	10a4      	asrs	r4, r4, #2
 800c9dc:	2600      	movs	r6, #0
 800c9de:	42a6      	cmp	r6, r4
 800c9e0:	d105      	bne.n	800c9ee <__libc_init_array+0x2e>
 800c9e2:	bd70      	pop	{r4, r5, r6, pc}
 800c9e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9e8:	4798      	blx	r3
 800c9ea:	3601      	adds	r6, #1
 800c9ec:	e7ee      	b.n	800c9cc <__libc_init_array+0xc>
 800c9ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9f2:	4798      	blx	r3
 800c9f4:	3601      	adds	r6, #1
 800c9f6:	e7f2      	b.n	800c9de <__libc_init_array+0x1e>
 800c9f8:	0800f964 	.word	0x0800f964
 800c9fc:	0800f964 	.word	0x0800f964
 800ca00:	0800f964 	.word	0x0800f964
 800ca04:	0800f968 	.word	0x0800f968

0800ca08 <__retarget_lock_init_recursive>:
 800ca08:	4770      	bx	lr

0800ca0a <__retarget_lock_acquire_recursive>:
 800ca0a:	4770      	bx	lr

0800ca0c <__retarget_lock_release_recursive>:
 800ca0c:	4770      	bx	lr

0800ca0e <memcpy>:
 800ca0e:	440a      	add	r2, r1
 800ca10:	4291      	cmp	r1, r2
 800ca12:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca16:	d100      	bne.n	800ca1a <memcpy+0xc>
 800ca18:	4770      	bx	lr
 800ca1a:	b510      	push	{r4, lr}
 800ca1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca20:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca24:	4291      	cmp	r1, r2
 800ca26:	d1f9      	bne.n	800ca1c <memcpy+0xe>
 800ca28:	bd10      	pop	{r4, pc}
 800ca2a:	0000      	movs	r0, r0
 800ca2c:	0000      	movs	r0, r0
	...

0800ca30 <nan>:
 800ca30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ca38 <nan+0x8>
 800ca34:	4770      	bx	lr
 800ca36:	bf00      	nop
 800ca38:	00000000 	.word	0x00000000
 800ca3c:	7ff80000 	.word	0x7ff80000

0800ca40 <__assert_func>:
 800ca40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca42:	4614      	mov	r4, r2
 800ca44:	461a      	mov	r2, r3
 800ca46:	4b09      	ldr	r3, [pc, #36]	@ (800ca6c <__assert_func+0x2c>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	4605      	mov	r5, r0
 800ca4c:	68d8      	ldr	r0, [r3, #12]
 800ca4e:	b954      	cbnz	r4, 800ca66 <__assert_func+0x26>
 800ca50:	4b07      	ldr	r3, [pc, #28]	@ (800ca70 <__assert_func+0x30>)
 800ca52:	461c      	mov	r4, r3
 800ca54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca58:	9100      	str	r1, [sp, #0]
 800ca5a:	462b      	mov	r3, r5
 800ca5c:	4905      	ldr	r1, [pc, #20]	@ (800ca74 <__assert_func+0x34>)
 800ca5e:	f002 f969 	bl	800ed34 <fiprintf>
 800ca62:	f002 f9a3 	bl	800edac <abort>
 800ca66:	4b04      	ldr	r3, [pc, #16]	@ (800ca78 <__assert_func+0x38>)
 800ca68:	e7f4      	b.n	800ca54 <__assert_func+0x14>
 800ca6a:	bf00      	nop
 800ca6c:	20000188 	.word	0x20000188
 800ca70:	0800f618 	.word	0x0800f618
 800ca74:	0800f5ea 	.word	0x0800f5ea
 800ca78:	0800f5dd 	.word	0x0800f5dd

0800ca7c <quorem>:
 800ca7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca80:	6903      	ldr	r3, [r0, #16]
 800ca82:	690c      	ldr	r4, [r1, #16]
 800ca84:	42a3      	cmp	r3, r4
 800ca86:	4607      	mov	r7, r0
 800ca88:	db7e      	blt.n	800cb88 <quorem+0x10c>
 800ca8a:	3c01      	subs	r4, #1
 800ca8c:	f101 0814 	add.w	r8, r1, #20
 800ca90:	00a3      	lsls	r3, r4, #2
 800ca92:	f100 0514 	add.w	r5, r0, #20
 800ca96:	9300      	str	r3, [sp, #0]
 800ca98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca9c:	9301      	str	r3, [sp, #4]
 800ca9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800caa2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800caa6:	3301      	adds	r3, #1
 800caa8:	429a      	cmp	r2, r3
 800caaa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800caae:	fbb2 f6f3 	udiv	r6, r2, r3
 800cab2:	d32e      	bcc.n	800cb12 <quorem+0x96>
 800cab4:	f04f 0a00 	mov.w	sl, #0
 800cab8:	46c4      	mov	ip, r8
 800caba:	46ae      	mov	lr, r5
 800cabc:	46d3      	mov	fp, sl
 800cabe:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cac2:	b298      	uxth	r0, r3
 800cac4:	fb06 a000 	mla	r0, r6, r0, sl
 800cac8:	0c02      	lsrs	r2, r0, #16
 800caca:	0c1b      	lsrs	r3, r3, #16
 800cacc:	fb06 2303 	mla	r3, r6, r3, r2
 800cad0:	f8de 2000 	ldr.w	r2, [lr]
 800cad4:	b280      	uxth	r0, r0
 800cad6:	b292      	uxth	r2, r2
 800cad8:	1a12      	subs	r2, r2, r0
 800cada:	445a      	add	r2, fp
 800cadc:	f8de 0000 	ldr.w	r0, [lr]
 800cae0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800caea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800caee:	b292      	uxth	r2, r2
 800caf0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800caf4:	45e1      	cmp	r9, ip
 800caf6:	f84e 2b04 	str.w	r2, [lr], #4
 800cafa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cafe:	d2de      	bcs.n	800cabe <quorem+0x42>
 800cb00:	9b00      	ldr	r3, [sp, #0]
 800cb02:	58eb      	ldr	r3, [r5, r3]
 800cb04:	b92b      	cbnz	r3, 800cb12 <quorem+0x96>
 800cb06:	9b01      	ldr	r3, [sp, #4]
 800cb08:	3b04      	subs	r3, #4
 800cb0a:	429d      	cmp	r5, r3
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	d32f      	bcc.n	800cb70 <quorem+0xf4>
 800cb10:	613c      	str	r4, [r7, #16]
 800cb12:	4638      	mov	r0, r7
 800cb14:	f001 fd10 	bl	800e538 <__mcmp>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	db25      	blt.n	800cb68 <quorem+0xec>
 800cb1c:	4629      	mov	r1, r5
 800cb1e:	2000      	movs	r0, #0
 800cb20:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb24:	f8d1 c000 	ldr.w	ip, [r1]
 800cb28:	fa1f fe82 	uxth.w	lr, r2
 800cb2c:	fa1f f38c 	uxth.w	r3, ip
 800cb30:	eba3 030e 	sub.w	r3, r3, lr
 800cb34:	4403      	add	r3, r0
 800cb36:	0c12      	lsrs	r2, r2, #16
 800cb38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cb3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cb40:	b29b      	uxth	r3, r3
 800cb42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb46:	45c1      	cmp	r9, r8
 800cb48:	f841 3b04 	str.w	r3, [r1], #4
 800cb4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cb50:	d2e6      	bcs.n	800cb20 <quorem+0xa4>
 800cb52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb5a:	b922      	cbnz	r2, 800cb66 <quorem+0xea>
 800cb5c:	3b04      	subs	r3, #4
 800cb5e:	429d      	cmp	r5, r3
 800cb60:	461a      	mov	r2, r3
 800cb62:	d30b      	bcc.n	800cb7c <quorem+0x100>
 800cb64:	613c      	str	r4, [r7, #16]
 800cb66:	3601      	adds	r6, #1
 800cb68:	4630      	mov	r0, r6
 800cb6a:	b003      	add	sp, #12
 800cb6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb70:	6812      	ldr	r2, [r2, #0]
 800cb72:	3b04      	subs	r3, #4
 800cb74:	2a00      	cmp	r2, #0
 800cb76:	d1cb      	bne.n	800cb10 <quorem+0x94>
 800cb78:	3c01      	subs	r4, #1
 800cb7a:	e7c6      	b.n	800cb0a <quorem+0x8e>
 800cb7c:	6812      	ldr	r2, [r2, #0]
 800cb7e:	3b04      	subs	r3, #4
 800cb80:	2a00      	cmp	r2, #0
 800cb82:	d1ef      	bne.n	800cb64 <quorem+0xe8>
 800cb84:	3c01      	subs	r4, #1
 800cb86:	e7ea      	b.n	800cb5e <quorem+0xe2>
 800cb88:	2000      	movs	r0, #0
 800cb8a:	e7ee      	b.n	800cb6a <quorem+0xee>
 800cb8c:	0000      	movs	r0, r0
	...

0800cb90 <_dtoa_r>:
 800cb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb94:	69c7      	ldr	r7, [r0, #28]
 800cb96:	b099      	sub	sp, #100	@ 0x64
 800cb98:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cb9c:	ec55 4b10 	vmov	r4, r5, d0
 800cba0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800cba2:	9109      	str	r1, [sp, #36]	@ 0x24
 800cba4:	4683      	mov	fp, r0
 800cba6:	920e      	str	r2, [sp, #56]	@ 0x38
 800cba8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cbaa:	b97f      	cbnz	r7, 800cbcc <_dtoa_r+0x3c>
 800cbac:	2010      	movs	r0, #16
 800cbae:	f001 f937 	bl	800de20 <malloc>
 800cbb2:	4602      	mov	r2, r0
 800cbb4:	f8cb 001c 	str.w	r0, [fp, #28]
 800cbb8:	b920      	cbnz	r0, 800cbc4 <_dtoa_r+0x34>
 800cbba:	4ba7      	ldr	r3, [pc, #668]	@ (800ce58 <_dtoa_r+0x2c8>)
 800cbbc:	21ef      	movs	r1, #239	@ 0xef
 800cbbe:	48a7      	ldr	r0, [pc, #668]	@ (800ce5c <_dtoa_r+0x2cc>)
 800cbc0:	f7ff ff3e 	bl	800ca40 <__assert_func>
 800cbc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cbc8:	6007      	str	r7, [r0, #0]
 800cbca:	60c7      	str	r7, [r0, #12]
 800cbcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cbd0:	6819      	ldr	r1, [r3, #0]
 800cbd2:	b159      	cbz	r1, 800cbec <_dtoa_r+0x5c>
 800cbd4:	685a      	ldr	r2, [r3, #4]
 800cbd6:	604a      	str	r2, [r1, #4]
 800cbd8:	2301      	movs	r3, #1
 800cbda:	4093      	lsls	r3, r2
 800cbdc:	608b      	str	r3, [r1, #8]
 800cbde:	4658      	mov	r0, fp
 800cbe0:	f001 fa26 	bl	800e030 <_Bfree>
 800cbe4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	601a      	str	r2, [r3, #0]
 800cbec:	1e2b      	subs	r3, r5, #0
 800cbee:	bfb9      	ittee	lt
 800cbf0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cbf4:	9303      	strlt	r3, [sp, #12]
 800cbf6:	2300      	movge	r3, #0
 800cbf8:	6033      	strge	r3, [r6, #0]
 800cbfa:	9f03      	ldr	r7, [sp, #12]
 800cbfc:	4b98      	ldr	r3, [pc, #608]	@ (800ce60 <_dtoa_r+0x2d0>)
 800cbfe:	bfbc      	itt	lt
 800cc00:	2201      	movlt	r2, #1
 800cc02:	6032      	strlt	r2, [r6, #0]
 800cc04:	43bb      	bics	r3, r7
 800cc06:	d112      	bne.n	800cc2e <_dtoa_r+0x9e>
 800cc08:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cc0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cc0e:	6013      	str	r3, [r2, #0]
 800cc10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cc14:	4323      	orrs	r3, r4
 800cc16:	f000 854d 	beq.w	800d6b4 <_dtoa_r+0xb24>
 800cc1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cc1c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ce74 <_dtoa_r+0x2e4>
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	f000 854f 	beq.w	800d6c4 <_dtoa_r+0xb34>
 800cc26:	f10a 0303 	add.w	r3, sl, #3
 800cc2a:	f000 bd49 	b.w	800d6c0 <_dtoa_r+0xb30>
 800cc2e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cc32:	2200      	movs	r2, #0
 800cc34:	ec51 0b17 	vmov	r0, r1, d7
 800cc38:	2300      	movs	r3, #0
 800cc3a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800cc3e:	f7f3 ff7b 	bl	8000b38 <__aeabi_dcmpeq>
 800cc42:	4680      	mov	r8, r0
 800cc44:	b158      	cbz	r0, 800cc5e <_dtoa_r+0xce>
 800cc46:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cc48:	2301      	movs	r3, #1
 800cc4a:	6013      	str	r3, [r2, #0]
 800cc4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cc4e:	b113      	cbz	r3, 800cc56 <_dtoa_r+0xc6>
 800cc50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800cc52:	4b84      	ldr	r3, [pc, #528]	@ (800ce64 <_dtoa_r+0x2d4>)
 800cc54:	6013      	str	r3, [r2, #0]
 800cc56:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ce78 <_dtoa_r+0x2e8>
 800cc5a:	f000 bd33 	b.w	800d6c4 <_dtoa_r+0xb34>
 800cc5e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cc62:	aa16      	add	r2, sp, #88	@ 0x58
 800cc64:	a917      	add	r1, sp, #92	@ 0x5c
 800cc66:	4658      	mov	r0, fp
 800cc68:	f001 fd86 	bl	800e778 <__d2b>
 800cc6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cc70:	4681      	mov	r9, r0
 800cc72:	2e00      	cmp	r6, #0
 800cc74:	d077      	beq.n	800cd66 <_dtoa_r+0x1d6>
 800cc76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc78:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800cc7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cc88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cc8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cc90:	4619      	mov	r1, r3
 800cc92:	2200      	movs	r2, #0
 800cc94:	4b74      	ldr	r3, [pc, #464]	@ (800ce68 <_dtoa_r+0x2d8>)
 800cc96:	f7f3 fb2f 	bl	80002f8 <__aeabi_dsub>
 800cc9a:	a369      	add	r3, pc, #420	@ (adr r3, 800ce40 <_dtoa_r+0x2b0>)
 800cc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca0:	f7f3 fce2 	bl	8000668 <__aeabi_dmul>
 800cca4:	a368      	add	r3, pc, #416	@ (adr r3, 800ce48 <_dtoa_r+0x2b8>)
 800cca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccaa:	f7f3 fb27 	bl	80002fc <__adddf3>
 800ccae:	4604      	mov	r4, r0
 800ccb0:	4630      	mov	r0, r6
 800ccb2:	460d      	mov	r5, r1
 800ccb4:	f7f3 fc6e 	bl	8000594 <__aeabi_i2d>
 800ccb8:	a365      	add	r3, pc, #404	@ (adr r3, 800ce50 <_dtoa_r+0x2c0>)
 800ccba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccbe:	f7f3 fcd3 	bl	8000668 <__aeabi_dmul>
 800ccc2:	4602      	mov	r2, r0
 800ccc4:	460b      	mov	r3, r1
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	4629      	mov	r1, r5
 800ccca:	f7f3 fb17 	bl	80002fc <__adddf3>
 800ccce:	4604      	mov	r4, r0
 800ccd0:	460d      	mov	r5, r1
 800ccd2:	f7f3 ff79 	bl	8000bc8 <__aeabi_d2iz>
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	4607      	mov	r7, r0
 800ccda:	2300      	movs	r3, #0
 800ccdc:	4620      	mov	r0, r4
 800ccde:	4629      	mov	r1, r5
 800cce0:	f7f3 ff34 	bl	8000b4c <__aeabi_dcmplt>
 800cce4:	b140      	cbz	r0, 800ccf8 <_dtoa_r+0x168>
 800cce6:	4638      	mov	r0, r7
 800cce8:	f7f3 fc54 	bl	8000594 <__aeabi_i2d>
 800ccec:	4622      	mov	r2, r4
 800ccee:	462b      	mov	r3, r5
 800ccf0:	f7f3 ff22 	bl	8000b38 <__aeabi_dcmpeq>
 800ccf4:	b900      	cbnz	r0, 800ccf8 <_dtoa_r+0x168>
 800ccf6:	3f01      	subs	r7, #1
 800ccf8:	2f16      	cmp	r7, #22
 800ccfa:	d851      	bhi.n	800cda0 <_dtoa_r+0x210>
 800ccfc:	4b5b      	ldr	r3, [pc, #364]	@ (800ce6c <_dtoa_r+0x2dc>)
 800ccfe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd0a:	f7f3 ff1f 	bl	8000b4c <__aeabi_dcmplt>
 800cd0e:	2800      	cmp	r0, #0
 800cd10:	d048      	beq.n	800cda4 <_dtoa_r+0x214>
 800cd12:	3f01      	subs	r7, #1
 800cd14:	2300      	movs	r3, #0
 800cd16:	9312      	str	r3, [sp, #72]	@ 0x48
 800cd18:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cd1a:	1b9b      	subs	r3, r3, r6
 800cd1c:	1e5a      	subs	r2, r3, #1
 800cd1e:	bf44      	itt	mi
 800cd20:	f1c3 0801 	rsbmi	r8, r3, #1
 800cd24:	2300      	movmi	r3, #0
 800cd26:	9208      	str	r2, [sp, #32]
 800cd28:	bf54      	ite	pl
 800cd2a:	f04f 0800 	movpl.w	r8, #0
 800cd2e:	9308      	strmi	r3, [sp, #32]
 800cd30:	2f00      	cmp	r7, #0
 800cd32:	db39      	blt.n	800cda8 <_dtoa_r+0x218>
 800cd34:	9b08      	ldr	r3, [sp, #32]
 800cd36:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cd38:	443b      	add	r3, r7
 800cd3a:	9308      	str	r3, [sp, #32]
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd42:	2b09      	cmp	r3, #9
 800cd44:	d864      	bhi.n	800ce10 <_dtoa_r+0x280>
 800cd46:	2b05      	cmp	r3, #5
 800cd48:	bfc4      	itt	gt
 800cd4a:	3b04      	subgt	r3, #4
 800cd4c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800cd4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd50:	f1a3 0302 	sub.w	r3, r3, #2
 800cd54:	bfcc      	ite	gt
 800cd56:	2400      	movgt	r4, #0
 800cd58:	2401      	movle	r4, #1
 800cd5a:	2b03      	cmp	r3, #3
 800cd5c:	d863      	bhi.n	800ce26 <_dtoa_r+0x296>
 800cd5e:	e8df f003 	tbb	[pc, r3]
 800cd62:	372a      	.short	0x372a
 800cd64:	5535      	.short	0x5535
 800cd66:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800cd6a:	441e      	add	r6, r3
 800cd6c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cd70:	2b20      	cmp	r3, #32
 800cd72:	bfc1      	itttt	gt
 800cd74:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cd78:	409f      	lslgt	r7, r3
 800cd7a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cd7e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cd82:	bfd6      	itet	le
 800cd84:	f1c3 0320 	rsble	r3, r3, #32
 800cd88:	ea47 0003 	orrgt.w	r0, r7, r3
 800cd8c:	fa04 f003 	lslle.w	r0, r4, r3
 800cd90:	f7f3 fbf0 	bl	8000574 <__aeabi_ui2d>
 800cd94:	2201      	movs	r2, #1
 800cd96:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cd9a:	3e01      	subs	r6, #1
 800cd9c:	9214      	str	r2, [sp, #80]	@ 0x50
 800cd9e:	e777      	b.n	800cc90 <_dtoa_r+0x100>
 800cda0:	2301      	movs	r3, #1
 800cda2:	e7b8      	b.n	800cd16 <_dtoa_r+0x186>
 800cda4:	9012      	str	r0, [sp, #72]	@ 0x48
 800cda6:	e7b7      	b.n	800cd18 <_dtoa_r+0x188>
 800cda8:	427b      	negs	r3, r7
 800cdaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdac:	2300      	movs	r3, #0
 800cdae:	eba8 0807 	sub.w	r8, r8, r7
 800cdb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cdb4:	e7c4      	b.n	800cd40 <_dtoa_r+0x1b0>
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cdba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	dc35      	bgt.n	800ce2c <_dtoa_r+0x29c>
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	9300      	str	r3, [sp, #0]
 800cdc4:	9307      	str	r3, [sp, #28]
 800cdc6:	461a      	mov	r2, r3
 800cdc8:	920e      	str	r2, [sp, #56]	@ 0x38
 800cdca:	e00b      	b.n	800cde4 <_dtoa_r+0x254>
 800cdcc:	2301      	movs	r3, #1
 800cdce:	e7f3      	b.n	800cdb8 <_dtoa_r+0x228>
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cdd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cdd6:	18fb      	adds	r3, r7, r3
 800cdd8:	9300      	str	r3, [sp, #0]
 800cdda:	3301      	adds	r3, #1
 800cddc:	2b01      	cmp	r3, #1
 800cdde:	9307      	str	r3, [sp, #28]
 800cde0:	bfb8      	it	lt
 800cde2:	2301      	movlt	r3, #1
 800cde4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800cde8:	2100      	movs	r1, #0
 800cdea:	2204      	movs	r2, #4
 800cdec:	f102 0514 	add.w	r5, r2, #20
 800cdf0:	429d      	cmp	r5, r3
 800cdf2:	d91f      	bls.n	800ce34 <_dtoa_r+0x2a4>
 800cdf4:	6041      	str	r1, [r0, #4]
 800cdf6:	4658      	mov	r0, fp
 800cdf8:	f001 f8da 	bl	800dfb0 <_Balloc>
 800cdfc:	4682      	mov	sl, r0
 800cdfe:	2800      	cmp	r0, #0
 800ce00:	d13c      	bne.n	800ce7c <_dtoa_r+0x2ec>
 800ce02:	4b1b      	ldr	r3, [pc, #108]	@ (800ce70 <_dtoa_r+0x2e0>)
 800ce04:	4602      	mov	r2, r0
 800ce06:	f240 11af 	movw	r1, #431	@ 0x1af
 800ce0a:	e6d8      	b.n	800cbbe <_dtoa_r+0x2e>
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	e7e0      	b.n	800cdd2 <_dtoa_r+0x242>
 800ce10:	2401      	movs	r4, #1
 800ce12:	2300      	movs	r3, #0
 800ce14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce16:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ce18:	f04f 33ff 	mov.w	r3, #4294967295
 800ce1c:	9300      	str	r3, [sp, #0]
 800ce1e:	9307      	str	r3, [sp, #28]
 800ce20:	2200      	movs	r2, #0
 800ce22:	2312      	movs	r3, #18
 800ce24:	e7d0      	b.n	800cdc8 <_dtoa_r+0x238>
 800ce26:	2301      	movs	r3, #1
 800ce28:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce2a:	e7f5      	b.n	800ce18 <_dtoa_r+0x288>
 800ce2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce2e:	9300      	str	r3, [sp, #0]
 800ce30:	9307      	str	r3, [sp, #28]
 800ce32:	e7d7      	b.n	800cde4 <_dtoa_r+0x254>
 800ce34:	3101      	adds	r1, #1
 800ce36:	0052      	lsls	r2, r2, #1
 800ce38:	e7d8      	b.n	800cdec <_dtoa_r+0x25c>
 800ce3a:	bf00      	nop
 800ce3c:	f3af 8000 	nop.w
 800ce40:	636f4361 	.word	0x636f4361
 800ce44:	3fd287a7 	.word	0x3fd287a7
 800ce48:	8b60c8b3 	.word	0x8b60c8b3
 800ce4c:	3fc68a28 	.word	0x3fc68a28
 800ce50:	509f79fb 	.word	0x509f79fb
 800ce54:	3fd34413 	.word	0x3fd34413
 800ce58:	0800f564 	.word	0x0800f564
 800ce5c:	0800f626 	.word	0x0800f626
 800ce60:	7ff00000 	.word	0x7ff00000
 800ce64:	0800f541 	.word	0x0800f541
 800ce68:	3ff80000 	.word	0x3ff80000
 800ce6c:	0800f780 	.word	0x0800f780
 800ce70:	0800f67e 	.word	0x0800f67e
 800ce74:	0800f622 	.word	0x0800f622
 800ce78:	0800f540 	.word	0x0800f540
 800ce7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ce80:	6018      	str	r0, [r3, #0]
 800ce82:	9b07      	ldr	r3, [sp, #28]
 800ce84:	2b0e      	cmp	r3, #14
 800ce86:	f200 80a4 	bhi.w	800cfd2 <_dtoa_r+0x442>
 800ce8a:	2c00      	cmp	r4, #0
 800ce8c:	f000 80a1 	beq.w	800cfd2 <_dtoa_r+0x442>
 800ce90:	2f00      	cmp	r7, #0
 800ce92:	dd33      	ble.n	800cefc <_dtoa_r+0x36c>
 800ce94:	4bad      	ldr	r3, [pc, #692]	@ (800d14c <_dtoa_r+0x5bc>)
 800ce96:	f007 020f 	and.w	r2, r7, #15
 800ce9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce9e:	ed93 7b00 	vldr	d7, [r3]
 800cea2:	05f8      	lsls	r0, r7, #23
 800cea4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cea8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ceac:	d516      	bpl.n	800cedc <_dtoa_r+0x34c>
 800ceae:	4ba8      	ldr	r3, [pc, #672]	@ (800d150 <_dtoa_r+0x5c0>)
 800ceb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ceb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ceb8:	f7f3 fd00 	bl	80008bc <__aeabi_ddiv>
 800cebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cec0:	f004 040f 	and.w	r4, r4, #15
 800cec4:	2603      	movs	r6, #3
 800cec6:	4da2      	ldr	r5, [pc, #648]	@ (800d150 <_dtoa_r+0x5c0>)
 800cec8:	b954      	cbnz	r4, 800cee0 <_dtoa_r+0x350>
 800ceca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cece:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ced2:	f7f3 fcf3 	bl	80008bc <__aeabi_ddiv>
 800ced6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ceda:	e028      	b.n	800cf2e <_dtoa_r+0x39e>
 800cedc:	2602      	movs	r6, #2
 800cede:	e7f2      	b.n	800cec6 <_dtoa_r+0x336>
 800cee0:	07e1      	lsls	r1, r4, #31
 800cee2:	d508      	bpl.n	800cef6 <_dtoa_r+0x366>
 800cee4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cee8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ceec:	f7f3 fbbc 	bl	8000668 <__aeabi_dmul>
 800cef0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cef4:	3601      	adds	r6, #1
 800cef6:	1064      	asrs	r4, r4, #1
 800cef8:	3508      	adds	r5, #8
 800cefa:	e7e5      	b.n	800cec8 <_dtoa_r+0x338>
 800cefc:	f000 80d2 	beq.w	800d0a4 <_dtoa_r+0x514>
 800cf00:	427c      	negs	r4, r7
 800cf02:	4b92      	ldr	r3, [pc, #584]	@ (800d14c <_dtoa_r+0x5bc>)
 800cf04:	4d92      	ldr	r5, [pc, #584]	@ (800d150 <_dtoa_r+0x5c0>)
 800cf06:	f004 020f 	and.w	r2, r4, #15
 800cf0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf16:	f7f3 fba7 	bl	8000668 <__aeabi_dmul>
 800cf1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf1e:	1124      	asrs	r4, r4, #4
 800cf20:	2300      	movs	r3, #0
 800cf22:	2602      	movs	r6, #2
 800cf24:	2c00      	cmp	r4, #0
 800cf26:	f040 80b2 	bne.w	800d08e <_dtoa_r+0x4fe>
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d1d3      	bne.n	800ced6 <_dtoa_r+0x346>
 800cf2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cf30:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	f000 80b7 	beq.w	800d0a8 <_dtoa_r+0x518>
 800cf3a:	4b86      	ldr	r3, [pc, #536]	@ (800d154 <_dtoa_r+0x5c4>)
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	4620      	mov	r0, r4
 800cf40:	4629      	mov	r1, r5
 800cf42:	f7f3 fe03 	bl	8000b4c <__aeabi_dcmplt>
 800cf46:	2800      	cmp	r0, #0
 800cf48:	f000 80ae 	beq.w	800d0a8 <_dtoa_r+0x518>
 800cf4c:	9b07      	ldr	r3, [sp, #28]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	f000 80aa 	beq.w	800d0a8 <_dtoa_r+0x518>
 800cf54:	9b00      	ldr	r3, [sp, #0]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	dd37      	ble.n	800cfca <_dtoa_r+0x43a>
 800cf5a:	1e7b      	subs	r3, r7, #1
 800cf5c:	9304      	str	r3, [sp, #16]
 800cf5e:	4620      	mov	r0, r4
 800cf60:	4b7d      	ldr	r3, [pc, #500]	@ (800d158 <_dtoa_r+0x5c8>)
 800cf62:	2200      	movs	r2, #0
 800cf64:	4629      	mov	r1, r5
 800cf66:	f7f3 fb7f 	bl	8000668 <__aeabi_dmul>
 800cf6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf6e:	9c00      	ldr	r4, [sp, #0]
 800cf70:	3601      	adds	r6, #1
 800cf72:	4630      	mov	r0, r6
 800cf74:	f7f3 fb0e 	bl	8000594 <__aeabi_i2d>
 800cf78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf7c:	f7f3 fb74 	bl	8000668 <__aeabi_dmul>
 800cf80:	4b76      	ldr	r3, [pc, #472]	@ (800d15c <_dtoa_r+0x5cc>)
 800cf82:	2200      	movs	r2, #0
 800cf84:	f7f3 f9ba 	bl	80002fc <__adddf3>
 800cf88:	4605      	mov	r5, r0
 800cf8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cf8e:	2c00      	cmp	r4, #0
 800cf90:	f040 808d 	bne.w	800d0ae <_dtoa_r+0x51e>
 800cf94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf98:	4b71      	ldr	r3, [pc, #452]	@ (800d160 <_dtoa_r+0x5d0>)
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	f7f3 f9ac 	bl	80002f8 <__aeabi_dsub>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	460b      	mov	r3, r1
 800cfa4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cfa8:	462a      	mov	r2, r5
 800cfaa:	4633      	mov	r3, r6
 800cfac:	f7f3 fdec 	bl	8000b88 <__aeabi_dcmpgt>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	f040 828b 	bne.w	800d4cc <_dtoa_r+0x93c>
 800cfb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfba:	462a      	mov	r2, r5
 800cfbc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cfc0:	f7f3 fdc4 	bl	8000b4c <__aeabi_dcmplt>
 800cfc4:	2800      	cmp	r0, #0
 800cfc6:	f040 8128 	bne.w	800d21a <_dtoa_r+0x68a>
 800cfca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cfce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cfd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	f2c0 815a 	blt.w	800d28e <_dtoa_r+0x6fe>
 800cfda:	2f0e      	cmp	r7, #14
 800cfdc:	f300 8157 	bgt.w	800d28e <_dtoa_r+0x6fe>
 800cfe0:	4b5a      	ldr	r3, [pc, #360]	@ (800d14c <_dtoa_r+0x5bc>)
 800cfe2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cfe6:	ed93 7b00 	vldr	d7, [r3]
 800cfea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	ed8d 7b00 	vstr	d7, [sp]
 800cff2:	da03      	bge.n	800cffc <_dtoa_r+0x46c>
 800cff4:	9b07      	ldr	r3, [sp, #28]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	f340 8101 	ble.w	800d1fe <_dtoa_r+0x66e>
 800cffc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d000:	4656      	mov	r6, sl
 800d002:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d006:	4620      	mov	r0, r4
 800d008:	4629      	mov	r1, r5
 800d00a:	f7f3 fc57 	bl	80008bc <__aeabi_ddiv>
 800d00e:	f7f3 fddb 	bl	8000bc8 <__aeabi_d2iz>
 800d012:	4680      	mov	r8, r0
 800d014:	f7f3 fabe 	bl	8000594 <__aeabi_i2d>
 800d018:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d01c:	f7f3 fb24 	bl	8000668 <__aeabi_dmul>
 800d020:	4602      	mov	r2, r0
 800d022:	460b      	mov	r3, r1
 800d024:	4620      	mov	r0, r4
 800d026:	4629      	mov	r1, r5
 800d028:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d02c:	f7f3 f964 	bl	80002f8 <__aeabi_dsub>
 800d030:	f806 4b01 	strb.w	r4, [r6], #1
 800d034:	9d07      	ldr	r5, [sp, #28]
 800d036:	eba6 040a 	sub.w	r4, r6, sl
 800d03a:	42a5      	cmp	r5, r4
 800d03c:	4602      	mov	r2, r0
 800d03e:	460b      	mov	r3, r1
 800d040:	f040 8117 	bne.w	800d272 <_dtoa_r+0x6e2>
 800d044:	f7f3 f95a 	bl	80002fc <__adddf3>
 800d048:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d04c:	4604      	mov	r4, r0
 800d04e:	460d      	mov	r5, r1
 800d050:	f7f3 fd9a 	bl	8000b88 <__aeabi_dcmpgt>
 800d054:	2800      	cmp	r0, #0
 800d056:	f040 80f9 	bne.w	800d24c <_dtoa_r+0x6bc>
 800d05a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d05e:	4620      	mov	r0, r4
 800d060:	4629      	mov	r1, r5
 800d062:	f7f3 fd69 	bl	8000b38 <__aeabi_dcmpeq>
 800d066:	b118      	cbz	r0, 800d070 <_dtoa_r+0x4e0>
 800d068:	f018 0f01 	tst.w	r8, #1
 800d06c:	f040 80ee 	bne.w	800d24c <_dtoa_r+0x6bc>
 800d070:	4649      	mov	r1, r9
 800d072:	4658      	mov	r0, fp
 800d074:	f000 ffdc 	bl	800e030 <_Bfree>
 800d078:	2300      	movs	r3, #0
 800d07a:	7033      	strb	r3, [r6, #0]
 800d07c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d07e:	3701      	adds	r7, #1
 800d080:	601f      	str	r7, [r3, #0]
 800d082:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d084:	2b00      	cmp	r3, #0
 800d086:	f000 831d 	beq.w	800d6c4 <_dtoa_r+0xb34>
 800d08a:	601e      	str	r6, [r3, #0]
 800d08c:	e31a      	b.n	800d6c4 <_dtoa_r+0xb34>
 800d08e:	07e2      	lsls	r2, r4, #31
 800d090:	d505      	bpl.n	800d09e <_dtoa_r+0x50e>
 800d092:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d096:	f7f3 fae7 	bl	8000668 <__aeabi_dmul>
 800d09a:	3601      	adds	r6, #1
 800d09c:	2301      	movs	r3, #1
 800d09e:	1064      	asrs	r4, r4, #1
 800d0a0:	3508      	adds	r5, #8
 800d0a2:	e73f      	b.n	800cf24 <_dtoa_r+0x394>
 800d0a4:	2602      	movs	r6, #2
 800d0a6:	e742      	b.n	800cf2e <_dtoa_r+0x39e>
 800d0a8:	9c07      	ldr	r4, [sp, #28]
 800d0aa:	9704      	str	r7, [sp, #16]
 800d0ac:	e761      	b.n	800cf72 <_dtoa_r+0x3e2>
 800d0ae:	4b27      	ldr	r3, [pc, #156]	@ (800d14c <_dtoa_r+0x5bc>)
 800d0b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d0b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d0b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d0ba:	4454      	add	r4, sl
 800d0bc:	2900      	cmp	r1, #0
 800d0be:	d053      	beq.n	800d168 <_dtoa_r+0x5d8>
 800d0c0:	4928      	ldr	r1, [pc, #160]	@ (800d164 <_dtoa_r+0x5d4>)
 800d0c2:	2000      	movs	r0, #0
 800d0c4:	f7f3 fbfa 	bl	80008bc <__aeabi_ddiv>
 800d0c8:	4633      	mov	r3, r6
 800d0ca:	462a      	mov	r2, r5
 800d0cc:	f7f3 f914 	bl	80002f8 <__aeabi_dsub>
 800d0d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d0d4:	4656      	mov	r6, sl
 800d0d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0da:	f7f3 fd75 	bl	8000bc8 <__aeabi_d2iz>
 800d0de:	4605      	mov	r5, r0
 800d0e0:	f7f3 fa58 	bl	8000594 <__aeabi_i2d>
 800d0e4:	4602      	mov	r2, r0
 800d0e6:	460b      	mov	r3, r1
 800d0e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0ec:	f7f3 f904 	bl	80002f8 <__aeabi_dsub>
 800d0f0:	3530      	adds	r5, #48	@ 0x30
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	460b      	mov	r3, r1
 800d0f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d0fa:	f806 5b01 	strb.w	r5, [r6], #1
 800d0fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d102:	f7f3 fd23 	bl	8000b4c <__aeabi_dcmplt>
 800d106:	2800      	cmp	r0, #0
 800d108:	d171      	bne.n	800d1ee <_dtoa_r+0x65e>
 800d10a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d10e:	4911      	ldr	r1, [pc, #68]	@ (800d154 <_dtoa_r+0x5c4>)
 800d110:	2000      	movs	r0, #0
 800d112:	f7f3 f8f1 	bl	80002f8 <__aeabi_dsub>
 800d116:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d11a:	f7f3 fd17 	bl	8000b4c <__aeabi_dcmplt>
 800d11e:	2800      	cmp	r0, #0
 800d120:	f040 8095 	bne.w	800d24e <_dtoa_r+0x6be>
 800d124:	42a6      	cmp	r6, r4
 800d126:	f43f af50 	beq.w	800cfca <_dtoa_r+0x43a>
 800d12a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d12e:	4b0a      	ldr	r3, [pc, #40]	@ (800d158 <_dtoa_r+0x5c8>)
 800d130:	2200      	movs	r2, #0
 800d132:	f7f3 fa99 	bl	8000668 <__aeabi_dmul>
 800d136:	4b08      	ldr	r3, [pc, #32]	@ (800d158 <_dtoa_r+0x5c8>)
 800d138:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d13c:	2200      	movs	r2, #0
 800d13e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d142:	f7f3 fa91 	bl	8000668 <__aeabi_dmul>
 800d146:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d14a:	e7c4      	b.n	800d0d6 <_dtoa_r+0x546>
 800d14c:	0800f780 	.word	0x0800f780
 800d150:	0800f758 	.word	0x0800f758
 800d154:	3ff00000 	.word	0x3ff00000
 800d158:	40240000 	.word	0x40240000
 800d15c:	401c0000 	.word	0x401c0000
 800d160:	40140000 	.word	0x40140000
 800d164:	3fe00000 	.word	0x3fe00000
 800d168:	4631      	mov	r1, r6
 800d16a:	4628      	mov	r0, r5
 800d16c:	f7f3 fa7c 	bl	8000668 <__aeabi_dmul>
 800d170:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d174:	9415      	str	r4, [sp, #84]	@ 0x54
 800d176:	4656      	mov	r6, sl
 800d178:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d17c:	f7f3 fd24 	bl	8000bc8 <__aeabi_d2iz>
 800d180:	4605      	mov	r5, r0
 800d182:	f7f3 fa07 	bl	8000594 <__aeabi_i2d>
 800d186:	4602      	mov	r2, r0
 800d188:	460b      	mov	r3, r1
 800d18a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d18e:	f7f3 f8b3 	bl	80002f8 <__aeabi_dsub>
 800d192:	3530      	adds	r5, #48	@ 0x30
 800d194:	f806 5b01 	strb.w	r5, [r6], #1
 800d198:	4602      	mov	r2, r0
 800d19a:	460b      	mov	r3, r1
 800d19c:	42a6      	cmp	r6, r4
 800d19e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d1a2:	f04f 0200 	mov.w	r2, #0
 800d1a6:	d124      	bne.n	800d1f2 <_dtoa_r+0x662>
 800d1a8:	4bac      	ldr	r3, [pc, #688]	@ (800d45c <_dtoa_r+0x8cc>)
 800d1aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d1ae:	f7f3 f8a5 	bl	80002fc <__adddf3>
 800d1b2:	4602      	mov	r2, r0
 800d1b4:	460b      	mov	r3, r1
 800d1b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1ba:	f7f3 fce5 	bl	8000b88 <__aeabi_dcmpgt>
 800d1be:	2800      	cmp	r0, #0
 800d1c0:	d145      	bne.n	800d24e <_dtoa_r+0x6be>
 800d1c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d1c6:	49a5      	ldr	r1, [pc, #660]	@ (800d45c <_dtoa_r+0x8cc>)
 800d1c8:	2000      	movs	r0, #0
 800d1ca:	f7f3 f895 	bl	80002f8 <__aeabi_dsub>
 800d1ce:	4602      	mov	r2, r0
 800d1d0:	460b      	mov	r3, r1
 800d1d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1d6:	f7f3 fcb9 	bl	8000b4c <__aeabi_dcmplt>
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	f43f aef5 	beq.w	800cfca <_dtoa_r+0x43a>
 800d1e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d1e2:	1e73      	subs	r3, r6, #1
 800d1e4:	9315      	str	r3, [sp, #84]	@ 0x54
 800d1e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d1ea:	2b30      	cmp	r3, #48	@ 0x30
 800d1ec:	d0f8      	beq.n	800d1e0 <_dtoa_r+0x650>
 800d1ee:	9f04      	ldr	r7, [sp, #16]
 800d1f0:	e73e      	b.n	800d070 <_dtoa_r+0x4e0>
 800d1f2:	4b9b      	ldr	r3, [pc, #620]	@ (800d460 <_dtoa_r+0x8d0>)
 800d1f4:	f7f3 fa38 	bl	8000668 <__aeabi_dmul>
 800d1f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1fc:	e7bc      	b.n	800d178 <_dtoa_r+0x5e8>
 800d1fe:	d10c      	bne.n	800d21a <_dtoa_r+0x68a>
 800d200:	4b98      	ldr	r3, [pc, #608]	@ (800d464 <_dtoa_r+0x8d4>)
 800d202:	2200      	movs	r2, #0
 800d204:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d208:	f7f3 fa2e 	bl	8000668 <__aeabi_dmul>
 800d20c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d210:	f7f3 fcb0 	bl	8000b74 <__aeabi_dcmpge>
 800d214:	2800      	cmp	r0, #0
 800d216:	f000 8157 	beq.w	800d4c8 <_dtoa_r+0x938>
 800d21a:	2400      	movs	r4, #0
 800d21c:	4625      	mov	r5, r4
 800d21e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d220:	43db      	mvns	r3, r3
 800d222:	9304      	str	r3, [sp, #16]
 800d224:	4656      	mov	r6, sl
 800d226:	2700      	movs	r7, #0
 800d228:	4621      	mov	r1, r4
 800d22a:	4658      	mov	r0, fp
 800d22c:	f000 ff00 	bl	800e030 <_Bfree>
 800d230:	2d00      	cmp	r5, #0
 800d232:	d0dc      	beq.n	800d1ee <_dtoa_r+0x65e>
 800d234:	b12f      	cbz	r7, 800d242 <_dtoa_r+0x6b2>
 800d236:	42af      	cmp	r7, r5
 800d238:	d003      	beq.n	800d242 <_dtoa_r+0x6b2>
 800d23a:	4639      	mov	r1, r7
 800d23c:	4658      	mov	r0, fp
 800d23e:	f000 fef7 	bl	800e030 <_Bfree>
 800d242:	4629      	mov	r1, r5
 800d244:	4658      	mov	r0, fp
 800d246:	f000 fef3 	bl	800e030 <_Bfree>
 800d24a:	e7d0      	b.n	800d1ee <_dtoa_r+0x65e>
 800d24c:	9704      	str	r7, [sp, #16]
 800d24e:	4633      	mov	r3, r6
 800d250:	461e      	mov	r6, r3
 800d252:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d256:	2a39      	cmp	r2, #57	@ 0x39
 800d258:	d107      	bne.n	800d26a <_dtoa_r+0x6da>
 800d25a:	459a      	cmp	sl, r3
 800d25c:	d1f8      	bne.n	800d250 <_dtoa_r+0x6c0>
 800d25e:	9a04      	ldr	r2, [sp, #16]
 800d260:	3201      	adds	r2, #1
 800d262:	9204      	str	r2, [sp, #16]
 800d264:	2230      	movs	r2, #48	@ 0x30
 800d266:	f88a 2000 	strb.w	r2, [sl]
 800d26a:	781a      	ldrb	r2, [r3, #0]
 800d26c:	3201      	adds	r2, #1
 800d26e:	701a      	strb	r2, [r3, #0]
 800d270:	e7bd      	b.n	800d1ee <_dtoa_r+0x65e>
 800d272:	4b7b      	ldr	r3, [pc, #492]	@ (800d460 <_dtoa_r+0x8d0>)
 800d274:	2200      	movs	r2, #0
 800d276:	f7f3 f9f7 	bl	8000668 <__aeabi_dmul>
 800d27a:	2200      	movs	r2, #0
 800d27c:	2300      	movs	r3, #0
 800d27e:	4604      	mov	r4, r0
 800d280:	460d      	mov	r5, r1
 800d282:	f7f3 fc59 	bl	8000b38 <__aeabi_dcmpeq>
 800d286:	2800      	cmp	r0, #0
 800d288:	f43f aebb 	beq.w	800d002 <_dtoa_r+0x472>
 800d28c:	e6f0      	b.n	800d070 <_dtoa_r+0x4e0>
 800d28e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d290:	2a00      	cmp	r2, #0
 800d292:	f000 80db 	beq.w	800d44c <_dtoa_r+0x8bc>
 800d296:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d298:	2a01      	cmp	r2, #1
 800d29a:	f300 80bf 	bgt.w	800d41c <_dtoa_r+0x88c>
 800d29e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d2a0:	2a00      	cmp	r2, #0
 800d2a2:	f000 80b7 	beq.w	800d414 <_dtoa_r+0x884>
 800d2a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d2aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d2ac:	4646      	mov	r6, r8
 800d2ae:	9a08      	ldr	r2, [sp, #32]
 800d2b0:	2101      	movs	r1, #1
 800d2b2:	441a      	add	r2, r3
 800d2b4:	4658      	mov	r0, fp
 800d2b6:	4498      	add	r8, r3
 800d2b8:	9208      	str	r2, [sp, #32]
 800d2ba:	f000 ffb7 	bl	800e22c <__i2b>
 800d2be:	4605      	mov	r5, r0
 800d2c0:	b15e      	cbz	r6, 800d2da <_dtoa_r+0x74a>
 800d2c2:	9b08      	ldr	r3, [sp, #32]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	dd08      	ble.n	800d2da <_dtoa_r+0x74a>
 800d2c8:	42b3      	cmp	r3, r6
 800d2ca:	9a08      	ldr	r2, [sp, #32]
 800d2cc:	bfa8      	it	ge
 800d2ce:	4633      	movge	r3, r6
 800d2d0:	eba8 0803 	sub.w	r8, r8, r3
 800d2d4:	1af6      	subs	r6, r6, r3
 800d2d6:	1ad3      	subs	r3, r2, r3
 800d2d8:	9308      	str	r3, [sp, #32]
 800d2da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2dc:	b1f3      	cbz	r3, 800d31c <_dtoa_r+0x78c>
 800d2de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	f000 80b7 	beq.w	800d454 <_dtoa_r+0x8c4>
 800d2e6:	b18c      	cbz	r4, 800d30c <_dtoa_r+0x77c>
 800d2e8:	4629      	mov	r1, r5
 800d2ea:	4622      	mov	r2, r4
 800d2ec:	4658      	mov	r0, fp
 800d2ee:	f001 f85d 	bl	800e3ac <__pow5mult>
 800d2f2:	464a      	mov	r2, r9
 800d2f4:	4601      	mov	r1, r0
 800d2f6:	4605      	mov	r5, r0
 800d2f8:	4658      	mov	r0, fp
 800d2fa:	f000 ffad 	bl	800e258 <__multiply>
 800d2fe:	4649      	mov	r1, r9
 800d300:	9004      	str	r0, [sp, #16]
 800d302:	4658      	mov	r0, fp
 800d304:	f000 fe94 	bl	800e030 <_Bfree>
 800d308:	9b04      	ldr	r3, [sp, #16]
 800d30a:	4699      	mov	r9, r3
 800d30c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d30e:	1b1a      	subs	r2, r3, r4
 800d310:	d004      	beq.n	800d31c <_dtoa_r+0x78c>
 800d312:	4649      	mov	r1, r9
 800d314:	4658      	mov	r0, fp
 800d316:	f001 f849 	bl	800e3ac <__pow5mult>
 800d31a:	4681      	mov	r9, r0
 800d31c:	2101      	movs	r1, #1
 800d31e:	4658      	mov	r0, fp
 800d320:	f000 ff84 	bl	800e22c <__i2b>
 800d324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d326:	4604      	mov	r4, r0
 800d328:	2b00      	cmp	r3, #0
 800d32a:	f000 81cf 	beq.w	800d6cc <_dtoa_r+0xb3c>
 800d32e:	461a      	mov	r2, r3
 800d330:	4601      	mov	r1, r0
 800d332:	4658      	mov	r0, fp
 800d334:	f001 f83a 	bl	800e3ac <__pow5mult>
 800d338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d33a:	2b01      	cmp	r3, #1
 800d33c:	4604      	mov	r4, r0
 800d33e:	f300 8095 	bgt.w	800d46c <_dtoa_r+0x8dc>
 800d342:	9b02      	ldr	r3, [sp, #8]
 800d344:	2b00      	cmp	r3, #0
 800d346:	f040 8087 	bne.w	800d458 <_dtoa_r+0x8c8>
 800d34a:	9b03      	ldr	r3, [sp, #12]
 800d34c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d350:	2b00      	cmp	r3, #0
 800d352:	f040 8089 	bne.w	800d468 <_dtoa_r+0x8d8>
 800d356:	9b03      	ldr	r3, [sp, #12]
 800d358:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d35c:	0d1b      	lsrs	r3, r3, #20
 800d35e:	051b      	lsls	r3, r3, #20
 800d360:	b12b      	cbz	r3, 800d36e <_dtoa_r+0x7de>
 800d362:	9b08      	ldr	r3, [sp, #32]
 800d364:	3301      	adds	r3, #1
 800d366:	9308      	str	r3, [sp, #32]
 800d368:	f108 0801 	add.w	r8, r8, #1
 800d36c:	2301      	movs	r3, #1
 800d36e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d370:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d372:	2b00      	cmp	r3, #0
 800d374:	f000 81b0 	beq.w	800d6d8 <_dtoa_r+0xb48>
 800d378:	6923      	ldr	r3, [r4, #16]
 800d37a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d37e:	6918      	ldr	r0, [r3, #16]
 800d380:	f000 ff08 	bl	800e194 <__hi0bits>
 800d384:	f1c0 0020 	rsb	r0, r0, #32
 800d388:	9b08      	ldr	r3, [sp, #32]
 800d38a:	4418      	add	r0, r3
 800d38c:	f010 001f 	ands.w	r0, r0, #31
 800d390:	d077      	beq.n	800d482 <_dtoa_r+0x8f2>
 800d392:	f1c0 0320 	rsb	r3, r0, #32
 800d396:	2b04      	cmp	r3, #4
 800d398:	dd6b      	ble.n	800d472 <_dtoa_r+0x8e2>
 800d39a:	9b08      	ldr	r3, [sp, #32]
 800d39c:	f1c0 001c 	rsb	r0, r0, #28
 800d3a0:	4403      	add	r3, r0
 800d3a2:	4480      	add	r8, r0
 800d3a4:	4406      	add	r6, r0
 800d3a6:	9308      	str	r3, [sp, #32]
 800d3a8:	f1b8 0f00 	cmp.w	r8, #0
 800d3ac:	dd05      	ble.n	800d3ba <_dtoa_r+0x82a>
 800d3ae:	4649      	mov	r1, r9
 800d3b0:	4642      	mov	r2, r8
 800d3b2:	4658      	mov	r0, fp
 800d3b4:	f001 f854 	bl	800e460 <__lshift>
 800d3b8:	4681      	mov	r9, r0
 800d3ba:	9b08      	ldr	r3, [sp, #32]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	dd05      	ble.n	800d3cc <_dtoa_r+0x83c>
 800d3c0:	4621      	mov	r1, r4
 800d3c2:	461a      	mov	r2, r3
 800d3c4:	4658      	mov	r0, fp
 800d3c6:	f001 f84b 	bl	800e460 <__lshift>
 800d3ca:	4604      	mov	r4, r0
 800d3cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d059      	beq.n	800d486 <_dtoa_r+0x8f6>
 800d3d2:	4621      	mov	r1, r4
 800d3d4:	4648      	mov	r0, r9
 800d3d6:	f001 f8af 	bl	800e538 <__mcmp>
 800d3da:	2800      	cmp	r0, #0
 800d3dc:	da53      	bge.n	800d486 <_dtoa_r+0x8f6>
 800d3de:	1e7b      	subs	r3, r7, #1
 800d3e0:	9304      	str	r3, [sp, #16]
 800d3e2:	4649      	mov	r1, r9
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	220a      	movs	r2, #10
 800d3e8:	4658      	mov	r0, fp
 800d3ea:	f000 fe43 	bl	800e074 <__multadd>
 800d3ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3f0:	4681      	mov	r9, r0
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	f000 8172 	beq.w	800d6dc <_dtoa_r+0xb4c>
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	4629      	mov	r1, r5
 800d3fc:	220a      	movs	r2, #10
 800d3fe:	4658      	mov	r0, fp
 800d400:	f000 fe38 	bl	800e074 <__multadd>
 800d404:	9b00      	ldr	r3, [sp, #0]
 800d406:	2b00      	cmp	r3, #0
 800d408:	4605      	mov	r5, r0
 800d40a:	dc67      	bgt.n	800d4dc <_dtoa_r+0x94c>
 800d40c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d40e:	2b02      	cmp	r3, #2
 800d410:	dc41      	bgt.n	800d496 <_dtoa_r+0x906>
 800d412:	e063      	b.n	800d4dc <_dtoa_r+0x94c>
 800d414:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d416:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d41a:	e746      	b.n	800d2aa <_dtoa_r+0x71a>
 800d41c:	9b07      	ldr	r3, [sp, #28]
 800d41e:	1e5c      	subs	r4, r3, #1
 800d420:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d422:	42a3      	cmp	r3, r4
 800d424:	bfbf      	itttt	lt
 800d426:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d428:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d42a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d42c:	1ae3      	sublt	r3, r4, r3
 800d42e:	bfb4      	ite	lt
 800d430:	18d2      	addlt	r2, r2, r3
 800d432:	1b1c      	subge	r4, r3, r4
 800d434:	9b07      	ldr	r3, [sp, #28]
 800d436:	bfbc      	itt	lt
 800d438:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d43a:	2400      	movlt	r4, #0
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	bfb5      	itete	lt
 800d440:	eba8 0603 	sublt.w	r6, r8, r3
 800d444:	9b07      	ldrge	r3, [sp, #28]
 800d446:	2300      	movlt	r3, #0
 800d448:	4646      	movge	r6, r8
 800d44a:	e730      	b.n	800d2ae <_dtoa_r+0x71e>
 800d44c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d44e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d450:	4646      	mov	r6, r8
 800d452:	e735      	b.n	800d2c0 <_dtoa_r+0x730>
 800d454:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d456:	e75c      	b.n	800d312 <_dtoa_r+0x782>
 800d458:	2300      	movs	r3, #0
 800d45a:	e788      	b.n	800d36e <_dtoa_r+0x7de>
 800d45c:	3fe00000 	.word	0x3fe00000
 800d460:	40240000 	.word	0x40240000
 800d464:	40140000 	.word	0x40140000
 800d468:	9b02      	ldr	r3, [sp, #8]
 800d46a:	e780      	b.n	800d36e <_dtoa_r+0x7de>
 800d46c:	2300      	movs	r3, #0
 800d46e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d470:	e782      	b.n	800d378 <_dtoa_r+0x7e8>
 800d472:	d099      	beq.n	800d3a8 <_dtoa_r+0x818>
 800d474:	9a08      	ldr	r2, [sp, #32]
 800d476:	331c      	adds	r3, #28
 800d478:	441a      	add	r2, r3
 800d47a:	4498      	add	r8, r3
 800d47c:	441e      	add	r6, r3
 800d47e:	9208      	str	r2, [sp, #32]
 800d480:	e792      	b.n	800d3a8 <_dtoa_r+0x818>
 800d482:	4603      	mov	r3, r0
 800d484:	e7f6      	b.n	800d474 <_dtoa_r+0x8e4>
 800d486:	9b07      	ldr	r3, [sp, #28]
 800d488:	9704      	str	r7, [sp, #16]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	dc20      	bgt.n	800d4d0 <_dtoa_r+0x940>
 800d48e:	9300      	str	r3, [sp, #0]
 800d490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d492:	2b02      	cmp	r3, #2
 800d494:	dd1e      	ble.n	800d4d4 <_dtoa_r+0x944>
 800d496:	9b00      	ldr	r3, [sp, #0]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	f47f aec0 	bne.w	800d21e <_dtoa_r+0x68e>
 800d49e:	4621      	mov	r1, r4
 800d4a0:	2205      	movs	r2, #5
 800d4a2:	4658      	mov	r0, fp
 800d4a4:	f000 fde6 	bl	800e074 <__multadd>
 800d4a8:	4601      	mov	r1, r0
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	4648      	mov	r0, r9
 800d4ae:	f001 f843 	bl	800e538 <__mcmp>
 800d4b2:	2800      	cmp	r0, #0
 800d4b4:	f77f aeb3 	ble.w	800d21e <_dtoa_r+0x68e>
 800d4b8:	4656      	mov	r6, sl
 800d4ba:	2331      	movs	r3, #49	@ 0x31
 800d4bc:	f806 3b01 	strb.w	r3, [r6], #1
 800d4c0:	9b04      	ldr	r3, [sp, #16]
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	9304      	str	r3, [sp, #16]
 800d4c6:	e6ae      	b.n	800d226 <_dtoa_r+0x696>
 800d4c8:	9c07      	ldr	r4, [sp, #28]
 800d4ca:	9704      	str	r7, [sp, #16]
 800d4cc:	4625      	mov	r5, r4
 800d4ce:	e7f3      	b.n	800d4b8 <_dtoa_r+0x928>
 800d4d0:	9b07      	ldr	r3, [sp, #28]
 800d4d2:	9300      	str	r3, [sp, #0]
 800d4d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	f000 8104 	beq.w	800d6e4 <_dtoa_r+0xb54>
 800d4dc:	2e00      	cmp	r6, #0
 800d4de:	dd05      	ble.n	800d4ec <_dtoa_r+0x95c>
 800d4e0:	4629      	mov	r1, r5
 800d4e2:	4632      	mov	r2, r6
 800d4e4:	4658      	mov	r0, fp
 800d4e6:	f000 ffbb 	bl	800e460 <__lshift>
 800d4ea:	4605      	mov	r5, r0
 800d4ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d05a      	beq.n	800d5a8 <_dtoa_r+0xa18>
 800d4f2:	6869      	ldr	r1, [r5, #4]
 800d4f4:	4658      	mov	r0, fp
 800d4f6:	f000 fd5b 	bl	800dfb0 <_Balloc>
 800d4fa:	4606      	mov	r6, r0
 800d4fc:	b928      	cbnz	r0, 800d50a <_dtoa_r+0x97a>
 800d4fe:	4b84      	ldr	r3, [pc, #528]	@ (800d710 <_dtoa_r+0xb80>)
 800d500:	4602      	mov	r2, r0
 800d502:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d506:	f7ff bb5a 	b.w	800cbbe <_dtoa_r+0x2e>
 800d50a:	692a      	ldr	r2, [r5, #16]
 800d50c:	3202      	adds	r2, #2
 800d50e:	0092      	lsls	r2, r2, #2
 800d510:	f105 010c 	add.w	r1, r5, #12
 800d514:	300c      	adds	r0, #12
 800d516:	f7ff fa7a 	bl	800ca0e <memcpy>
 800d51a:	2201      	movs	r2, #1
 800d51c:	4631      	mov	r1, r6
 800d51e:	4658      	mov	r0, fp
 800d520:	f000 ff9e 	bl	800e460 <__lshift>
 800d524:	f10a 0301 	add.w	r3, sl, #1
 800d528:	9307      	str	r3, [sp, #28]
 800d52a:	9b00      	ldr	r3, [sp, #0]
 800d52c:	4453      	add	r3, sl
 800d52e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d530:	9b02      	ldr	r3, [sp, #8]
 800d532:	f003 0301 	and.w	r3, r3, #1
 800d536:	462f      	mov	r7, r5
 800d538:	930a      	str	r3, [sp, #40]	@ 0x28
 800d53a:	4605      	mov	r5, r0
 800d53c:	9b07      	ldr	r3, [sp, #28]
 800d53e:	4621      	mov	r1, r4
 800d540:	3b01      	subs	r3, #1
 800d542:	4648      	mov	r0, r9
 800d544:	9300      	str	r3, [sp, #0]
 800d546:	f7ff fa99 	bl	800ca7c <quorem>
 800d54a:	4639      	mov	r1, r7
 800d54c:	9002      	str	r0, [sp, #8]
 800d54e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d552:	4648      	mov	r0, r9
 800d554:	f000 fff0 	bl	800e538 <__mcmp>
 800d558:	462a      	mov	r2, r5
 800d55a:	9008      	str	r0, [sp, #32]
 800d55c:	4621      	mov	r1, r4
 800d55e:	4658      	mov	r0, fp
 800d560:	f001 f806 	bl	800e570 <__mdiff>
 800d564:	68c2      	ldr	r2, [r0, #12]
 800d566:	4606      	mov	r6, r0
 800d568:	bb02      	cbnz	r2, 800d5ac <_dtoa_r+0xa1c>
 800d56a:	4601      	mov	r1, r0
 800d56c:	4648      	mov	r0, r9
 800d56e:	f000 ffe3 	bl	800e538 <__mcmp>
 800d572:	4602      	mov	r2, r0
 800d574:	4631      	mov	r1, r6
 800d576:	4658      	mov	r0, fp
 800d578:	920e      	str	r2, [sp, #56]	@ 0x38
 800d57a:	f000 fd59 	bl	800e030 <_Bfree>
 800d57e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d580:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d582:	9e07      	ldr	r6, [sp, #28]
 800d584:	ea43 0102 	orr.w	r1, r3, r2
 800d588:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d58a:	4319      	orrs	r1, r3
 800d58c:	d110      	bne.n	800d5b0 <_dtoa_r+0xa20>
 800d58e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d592:	d029      	beq.n	800d5e8 <_dtoa_r+0xa58>
 800d594:	9b08      	ldr	r3, [sp, #32]
 800d596:	2b00      	cmp	r3, #0
 800d598:	dd02      	ble.n	800d5a0 <_dtoa_r+0xa10>
 800d59a:	9b02      	ldr	r3, [sp, #8]
 800d59c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d5a0:	9b00      	ldr	r3, [sp, #0]
 800d5a2:	f883 8000 	strb.w	r8, [r3]
 800d5a6:	e63f      	b.n	800d228 <_dtoa_r+0x698>
 800d5a8:	4628      	mov	r0, r5
 800d5aa:	e7bb      	b.n	800d524 <_dtoa_r+0x994>
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	e7e1      	b.n	800d574 <_dtoa_r+0x9e4>
 800d5b0:	9b08      	ldr	r3, [sp, #32]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	db04      	blt.n	800d5c0 <_dtoa_r+0xa30>
 800d5b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d5b8:	430b      	orrs	r3, r1
 800d5ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5bc:	430b      	orrs	r3, r1
 800d5be:	d120      	bne.n	800d602 <_dtoa_r+0xa72>
 800d5c0:	2a00      	cmp	r2, #0
 800d5c2:	dded      	ble.n	800d5a0 <_dtoa_r+0xa10>
 800d5c4:	4649      	mov	r1, r9
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	4658      	mov	r0, fp
 800d5ca:	f000 ff49 	bl	800e460 <__lshift>
 800d5ce:	4621      	mov	r1, r4
 800d5d0:	4681      	mov	r9, r0
 800d5d2:	f000 ffb1 	bl	800e538 <__mcmp>
 800d5d6:	2800      	cmp	r0, #0
 800d5d8:	dc03      	bgt.n	800d5e2 <_dtoa_r+0xa52>
 800d5da:	d1e1      	bne.n	800d5a0 <_dtoa_r+0xa10>
 800d5dc:	f018 0f01 	tst.w	r8, #1
 800d5e0:	d0de      	beq.n	800d5a0 <_dtoa_r+0xa10>
 800d5e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d5e6:	d1d8      	bne.n	800d59a <_dtoa_r+0xa0a>
 800d5e8:	9a00      	ldr	r2, [sp, #0]
 800d5ea:	2339      	movs	r3, #57	@ 0x39
 800d5ec:	7013      	strb	r3, [r2, #0]
 800d5ee:	4633      	mov	r3, r6
 800d5f0:	461e      	mov	r6, r3
 800d5f2:	3b01      	subs	r3, #1
 800d5f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d5f8:	2a39      	cmp	r2, #57	@ 0x39
 800d5fa:	d052      	beq.n	800d6a2 <_dtoa_r+0xb12>
 800d5fc:	3201      	adds	r2, #1
 800d5fe:	701a      	strb	r2, [r3, #0]
 800d600:	e612      	b.n	800d228 <_dtoa_r+0x698>
 800d602:	2a00      	cmp	r2, #0
 800d604:	dd07      	ble.n	800d616 <_dtoa_r+0xa86>
 800d606:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d60a:	d0ed      	beq.n	800d5e8 <_dtoa_r+0xa58>
 800d60c:	9a00      	ldr	r2, [sp, #0]
 800d60e:	f108 0301 	add.w	r3, r8, #1
 800d612:	7013      	strb	r3, [r2, #0]
 800d614:	e608      	b.n	800d228 <_dtoa_r+0x698>
 800d616:	9b07      	ldr	r3, [sp, #28]
 800d618:	9a07      	ldr	r2, [sp, #28]
 800d61a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d61e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d620:	4293      	cmp	r3, r2
 800d622:	d028      	beq.n	800d676 <_dtoa_r+0xae6>
 800d624:	4649      	mov	r1, r9
 800d626:	2300      	movs	r3, #0
 800d628:	220a      	movs	r2, #10
 800d62a:	4658      	mov	r0, fp
 800d62c:	f000 fd22 	bl	800e074 <__multadd>
 800d630:	42af      	cmp	r7, r5
 800d632:	4681      	mov	r9, r0
 800d634:	f04f 0300 	mov.w	r3, #0
 800d638:	f04f 020a 	mov.w	r2, #10
 800d63c:	4639      	mov	r1, r7
 800d63e:	4658      	mov	r0, fp
 800d640:	d107      	bne.n	800d652 <_dtoa_r+0xac2>
 800d642:	f000 fd17 	bl	800e074 <__multadd>
 800d646:	4607      	mov	r7, r0
 800d648:	4605      	mov	r5, r0
 800d64a:	9b07      	ldr	r3, [sp, #28]
 800d64c:	3301      	adds	r3, #1
 800d64e:	9307      	str	r3, [sp, #28]
 800d650:	e774      	b.n	800d53c <_dtoa_r+0x9ac>
 800d652:	f000 fd0f 	bl	800e074 <__multadd>
 800d656:	4629      	mov	r1, r5
 800d658:	4607      	mov	r7, r0
 800d65a:	2300      	movs	r3, #0
 800d65c:	220a      	movs	r2, #10
 800d65e:	4658      	mov	r0, fp
 800d660:	f000 fd08 	bl	800e074 <__multadd>
 800d664:	4605      	mov	r5, r0
 800d666:	e7f0      	b.n	800d64a <_dtoa_r+0xaba>
 800d668:	9b00      	ldr	r3, [sp, #0]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	bfcc      	ite	gt
 800d66e:	461e      	movgt	r6, r3
 800d670:	2601      	movle	r6, #1
 800d672:	4456      	add	r6, sl
 800d674:	2700      	movs	r7, #0
 800d676:	4649      	mov	r1, r9
 800d678:	2201      	movs	r2, #1
 800d67a:	4658      	mov	r0, fp
 800d67c:	f000 fef0 	bl	800e460 <__lshift>
 800d680:	4621      	mov	r1, r4
 800d682:	4681      	mov	r9, r0
 800d684:	f000 ff58 	bl	800e538 <__mcmp>
 800d688:	2800      	cmp	r0, #0
 800d68a:	dcb0      	bgt.n	800d5ee <_dtoa_r+0xa5e>
 800d68c:	d102      	bne.n	800d694 <_dtoa_r+0xb04>
 800d68e:	f018 0f01 	tst.w	r8, #1
 800d692:	d1ac      	bne.n	800d5ee <_dtoa_r+0xa5e>
 800d694:	4633      	mov	r3, r6
 800d696:	461e      	mov	r6, r3
 800d698:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d69c:	2a30      	cmp	r2, #48	@ 0x30
 800d69e:	d0fa      	beq.n	800d696 <_dtoa_r+0xb06>
 800d6a0:	e5c2      	b.n	800d228 <_dtoa_r+0x698>
 800d6a2:	459a      	cmp	sl, r3
 800d6a4:	d1a4      	bne.n	800d5f0 <_dtoa_r+0xa60>
 800d6a6:	9b04      	ldr	r3, [sp, #16]
 800d6a8:	3301      	adds	r3, #1
 800d6aa:	9304      	str	r3, [sp, #16]
 800d6ac:	2331      	movs	r3, #49	@ 0x31
 800d6ae:	f88a 3000 	strb.w	r3, [sl]
 800d6b2:	e5b9      	b.n	800d228 <_dtoa_r+0x698>
 800d6b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d6b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d714 <_dtoa_r+0xb84>
 800d6ba:	b11b      	cbz	r3, 800d6c4 <_dtoa_r+0xb34>
 800d6bc:	f10a 0308 	add.w	r3, sl, #8
 800d6c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d6c2:	6013      	str	r3, [r2, #0]
 800d6c4:	4650      	mov	r0, sl
 800d6c6:	b019      	add	sp, #100	@ 0x64
 800d6c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6ce:	2b01      	cmp	r3, #1
 800d6d0:	f77f ae37 	ble.w	800d342 <_dtoa_r+0x7b2>
 800d6d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d6d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d6d8:	2001      	movs	r0, #1
 800d6da:	e655      	b.n	800d388 <_dtoa_r+0x7f8>
 800d6dc:	9b00      	ldr	r3, [sp, #0]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	f77f aed6 	ble.w	800d490 <_dtoa_r+0x900>
 800d6e4:	4656      	mov	r6, sl
 800d6e6:	4621      	mov	r1, r4
 800d6e8:	4648      	mov	r0, r9
 800d6ea:	f7ff f9c7 	bl	800ca7c <quorem>
 800d6ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d6f2:	f806 8b01 	strb.w	r8, [r6], #1
 800d6f6:	9b00      	ldr	r3, [sp, #0]
 800d6f8:	eba6 020a 	sub.w	r2, r6, sl
 800d6fc:	4293      	cmp	r3, r2
 800d6fe:	ddb3      	ble.n	800d668 <_dtoa_r+0xad8>
 800d700:	4649      	mov	r1, r9
 800d702:	2300      	movs	r3, #0
 800d704:	220a      	movs	r2, #10
 800d706:	4658      	mov	r0, fp
 800d708:	f000 fcb4 	bl	800e074 <__multadd>
 800d70c:	4681      	mov	r9, r0
 800d70e:	e7ea      	b.n	800d6e6 <_dtoa_r+0xb56>
 800d710:	0800f67e 	.word	0x0800f67e
 800d714:	0800f619 	.word	0x0800f619

0800d718 <_free_r>:
 800d718:	b538      	push	{r3, r4, r5, lr}
 800d71a:	4605      	mov	r5, r0
 800d71c:	2900      	cmp	r1, #0
 800d71e:	d041      	beq.n	800d7a4 <_free_r+0x8c>
 800d720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d724:	1f0c      	subs	r4, r1, #4
 800d726:	2b00      	cmp	r3, #0
 800d728:	bfb8      	it	lt
 800d72a:	18e4      	addlt	r4, r4, r3
 800d72c:	f000 fc34 	bl	800df98 <__malloc_lock>
 800d730:	4a1d      	ldr	r2, [pc, #116]	@ (800d7a8 <_free_r+0x90>)
 800d732:	6813      	ldr	r3, [r2, #0]
 800d734:	b933      	cbnz	r3, 800d744 <_free_r+0x2c>
 800d736:	6063      	str	r3, [r4, #4]
 800d738:	6014      	str	r4, [r2, #0]
 800d73a:	4628      	mov	r0, r5
 800d73c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d740:	f000 bc30 	b.w	800dfa4 <__malloc_unlock>
 800d744:	42a3      	cmp	r3, r4
 800d746:	d908      	bls.n	800d75a <_free_r+0x42>
 800d748:	6820      	ldr	r0, [r4, #0]
 800d74a:	1821      	adds	r1, r4, r0
 800d74c:	428b      	cmp	r3, r1
 800d74e:	bf01      	itttt	eq
 800d750:	6819      	ldreq	r1, [r3, #0]
 800d752:	685b      	ldreq	r3, [r3, #4]
 800d754:	1809      	addeq	r1, r1, r0
 800d756:	6021      	streq	r1, [r4, #0]
 800d758:	e7ed      	b.n	800d736 <_free_r+0x1e>
 800d75a:	461a      	mov	r2, r3
 800d75c:	685b      	ldr	r3, [r3, #4]
 800d75e:	b10b      	cbz	r3, 800d764 <_free_r+0x4c>
 800d760:	42a3      	cmp	r3, r4
 800d762:	d9fa      	bls.n	800d75a <_free_r+0x42>
 800d764:	6811      	ldr	r1, [r2, #0]
 800d766:	1850      	adds	r0, r2, r1
 800d768:	42a0      	cmp	r0, r4
 800d76a:	d10b      	bne.n	800d784 <_free_r+0x6c>
 800d76c:	6820      	ldr	r0, [r4, #0]
 800d76e:	4401      	add	r1, r0
 800d770:	1850      	adds	r0, r2, r1
 800d772:	4283      	cmp	r3, r0
 800d774:	6011      	str	r1, [r2, #0]
 800d776:	d1e0      	bne.n	800d73a <_free_r+0x22>
 800d778:	6818      	ldr	r0, [r3, #0]
 800d77a:	685b      	ldr	r3, [r3, #4]
 800d77c:	6053      	str	r3, [r2, #4]
 800d77e:	4408      	add	r0, r1
 800d780:	6010      	str	r0, [r2, #0]
 800d782:	e7da      	b.n	800d73a <_free_r+0x22>
 800d784:	d902      	bls.n	800d78c <_free_r+0x74>
 800d786:	230c      	movs	r3, #12
 800d788:	602b      	str	r3, [r5, #0]
 800d78a:	e7d6      	b.n	800d73a <_free_r+0x22>
 800d78c:	6820      	ldr	r0, [r4, #0]
 800d78e:	1821      	adds	r1, r4, r0
 800d790:	428b      	cmp	r3, r1
 800d792:	bf04      	itt	eq
 800d794:	6819      	ldreq	r1, [r3, #0]
 800d796:	685b      	ldreq	r3, [r3, #4]
 800d798:	6063      	str	r3, [r4, #4]
 800d79a:	bf04      	itt	eq
 800d79c:	1809      	addeq	r1, r1, r0
 800d79e:	6021      	streq	r1, [r4, #0]
 800d7a0:	6054      	str	r4, [r2, #4]
 800d7a2:	e7ca      	b.n	800d73a <_free_r+0x22>
 800d7a4:	bd38      	pop	{r3, r4, r5, pc}
 800d7a6:	bf00      	nop
 800d7a8:	20000968 	.word	0x20000968

0800d7ac <rshift>:
 800d7ac:	6903      	ldr	r3, [r0, #16]
 800d7ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d7b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d7b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d7ba:	f100 0414 	add.w	r4, r0, #20
 800d7be:	dd45      	ble.n	800d84c <rshift+0xa0>
 800d7c0:	f011 011f 	ands.w	r1, r1, #31
 800d7c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d7c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d7cc:	d10c      	bne.n	800d7e8 <rshift+0x3c>
 800d7ce:	f100 0710 	add.w	r7, r0, #16
 800d7d2:	4629      	mov	r1, r5
 800d7d4:	42b1      	cmp	r1, r6
 800d7d6:	d334      	bcc.n	800d842 <rshift+0x96>
 800d7d8:	1a9b      	subs	r3, r3, r2
 800d7da:	009b      	lsls	r3, r3, #2
 800d7dc:	1eea      	subs	r2, r5, #3
 800d7de:	4296      	cmp	r6, r2
 800d7e0:	bf38      	it	cc
 800d7e2:	2300      	movcc	r3, #0
 800d7e4:	4423      	add	r3, r4
 800d7e6:	e015      	b.n	800d814 <rshift+0x68>
 800d7e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d7ec:	f1c1 0820 	rsb	r8, r1, #32
 800d7f0:	40cf      	lsrs	r7, r1
 800d7f2:	f105 0e04 	add.w	lr, r5, #4
 800d7f6:	46a1      	mov	r9, r4
 800d7f8:	4576      	cmp	r6, lr
 800d7fa:	46f4      	mov	ip, lr
 800d7fc:	d815      	bhi.n	800d82a <rshift+0x7e>
 800d7fe:	1a9a      	subs	r2, r3, r2
 800d800:	0092      	lsls	r2, r2, #2
 800d802:	3a04      	subs	r2, #4
 800d804:	3501      	adds	r5, #1
 800d806:	42ae      	cmp	r6, r5
 800d808:	bf38      	it	cc
 800d80a:	2200      	movcc	r2, #0
 800d80c:	18a3      	adds	r3, r4, r2
 800d80e:	50a7      	str	r7, [r4, r2]
 800d810:	b107      	cbz	r7, 800d814 <rshift+0x68>
 800d812:	3304      	adds	r3, #4
 800d814:	1b1a      	subs	r2, r3, r4
 800d816:	42a3      	cmp	r3, r4
 800d818:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d81c:	bf08      	it	eq
 800d81e:	2300      	moveq	r3, #0
 800d820:	6102      	str	r2, [r0, #16]
 800d822:	bf08      	it	eq
 800d824:	6143      	streq	r3, [r0, #20]
 800d826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d82a:	f8dc c000 	ldr.w	ip, [ip]
 800d82e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d832:	ea4c 0707 	orr.w	r7, ip, r7
 800d836:	f849 7b04 	str.w	r7, [r9], #4
 800d83a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d83e:	40cf      	lsrs	r7, r1
 800d840:	e7da      	b.n	800d7f8 <rshift+0x4c>
 800d842:	f851 cb04 	ldr.w	ip, [r1], #4
 800d846:	f847 cf04 	str.w	ip, [r7, #4]!
 800d84a:	e7c3      	b.n	800d7d4 <rshift+0x28>
 800d84c:	4623      	mov	r3, r4
 800d84e:	e7e1      	b.n	800d814 <rshift+0x68>

0800d850 <__hexdig_fun>:
 800d850:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d854:	2b09      	cmp	r3, #9
 800d856:	d802      	bhi.n	800d85e <__hexdig_fun+0xe>
 800d858:	3820      	subs	r0, #32
 800d85a:	b2c0      	uxtb	r0, r0
 800d85c:	4770      	bx	lr
 800d85e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d862:	2b05      	cmp	r3, #5
 800d864:	d801      	bhi.n	800d86a <__hexdig_fun+0x1a>
 800d866:	3847      	subs	r0, #71	@ 0x47
 800d868:	e7f7      	b.n	800d85a <__hexdig_fun+0xa>
 800d86a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d86e:	2b05      	cmp	r3, #5
 800d870:	d801      	bhi.n	800d876 <__hexdig_fun+0x26>
 800d872:	3827      	subs	r0, #39	@ 0x27
 800d874:	e7f1      	b.n	800d85a <__hexdig_fun+0xa>
 800d876:	2000      	movs	r0, #0
 800d878:	4770      	bx	lr
	...

0800d87c <__gethex>:
 800d87c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d880:	b085      	sub	sp, #20
 800d882:	468a      	mov	sl, r1
 800d884:	9302      	str	r3, [sp, #8]
 800d886:	680b      	ldr	r3, [r1, #0]
 800d888:	9001      	str	r0, [sp, #4]
 800d88a:	4690      	mov	r8, r2
 800d88c:	1c9c      	adds	r4, r3, #2
 800d88e:	46a1      	mov	r9, r4
 800d890:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d894:	2830      	cmp	r0, #48	@ 0x30
 800d896:	d0fa      	beq.n	800d88e <__gethex+0x12>
 800d898:	eba9 0303 	sub.w	r3, r9, r3
 800d89c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d8a0:	f7ff ffd6 	bl	800d850 <__hexdig_fun>
 800d8a4:	4605      	mov	r5, r0
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	d168      	bne.n	800d97c <__gethex+0x100>
 800d8aa:	49a0      	ldr	r1, [pc, #640]	@ (800db2c <__gethex+0x2b0>)
 800d8ac:	2201      	movs	r2, #1
 800d8ae:	4648      	mov	r0, r9
 800d8b0:	f7fe ffc7 	bl	800c842 <strncmp>
 800d8b4:	4607      	mov	r7, r0
 800d8b6:	2800      	cmp	r0, #0
 800d8b8:	d167      	bne.n	800d98a <__gethex+0x10e>
 800d8ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d8be:	4626      	mov	r6, r4
 800d8c0:	f7ff ffc6 	bl	800d850 <__hexdig_fun>
 800d8c4:	2800      	cmp	r0, #0
 800d8c6:	d062      	beq.n	800d98e <__gethex+0x112>
 800d8c8:	4623      	mov	r3, r4
 800d8ca:	7818      	ldrb	r0, [r3, #0]
 800d8cc:	2830      	cmp	r0, #48	@ 0x30
 800d8ce:	4699      	mov	r9, r3
 800d8d0:	f103 0301 	add.w	r3, r3, #1
 800d8d4:	d0f9      	beq.n	800d8ca <__gethex+0x4e>
 800d8d6:	f7ff ffbb 	bl	800d850 <__hexdig_fun>
 800d8da:	fab0 f580 	clz	r5, r0
 800d8de:	096d      	lsrs	r5, r5, #5
 800d8e0:	f04f 0b01 	mov.w	fp, #1
 800d8e4:	464a      	mov	r2, r9
 800d8e6:	4616      	mov	r6, r2
 800d8e8:	3201      	adds	r2, #1
 800d8ea:	7830      	ldrb	r0, [r6, #0]
 800d8ec:	f7ff ffb0 	bl	800d850 <__hexdig_fun>
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	d1f8      	bne.n	800d8e6 <__gethex+0x6a>
 800d8f4:	498d      	ldr	r1, [pc, #564]	@ (800db2c <__gethex+0x2b0>)
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	f7fe ffa2 	bl	800c842 <strncmp>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d13f      	bne.n	800d982 <__gethex+0x106>
 800d902:	b944      	cbnz	r4, 800d916 <__gethex+0x9a>
 800d904:	1c74      	adds	r4, r6, #1
 800d906:	4622      	mov	r2, r4
 800d908:	4616      	mov	r6, r2
 800d90a:	3201      	adds	r2, #1
 800d90c:	7830      	ldrb	r0, [r6, #0]
 800d90e:	f7ff ff9f 	bl	800d850 <__hexdig_fun>
 800d912:	2800      	cmp	r0, #0
 800d914:	d1f8      	bne.n	800d908 <__gethex+0x8c>
 800d916:	1ba4      	subs	r4, r4, r6
 800d918:	00a7      	lsls	r7, r4, #2
 800d91a:	7833      	ldrb	r3, [r6, #0]
 800d91c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d920:	2b50      	cmp	r3, #80	@ 0x50
 800d922:	d13e      	bne.n	800d9a2 <__gethex+0x126>
 800d924:	7873      	ldrb	r3, [r6, #1]
 800d926:	2b2b      	cmp	r3, #43	@ 0x2b
 800d928:	d033      	beq.n	800d992 <__gethex+0x116>
 800d92a:	2b2d      	cmp	r3, #45	@ 0x2d
 800d92c:	d034      	beq.n	800d998 <__gethex+0x11c>
 800d92e:	1c71      	adds	r1, r6, #1
 800d930:	2400      	movs	r4, #0
 800d932:	7808      	ldrb	r0, [r1, #0]
 800d934:	f7ff ff8c 	bl	800d850 <__hexdig_fun>
 800d938:	1e43      	subs	r3, r0, #1
 800d93a:	b2db      	uxtb	r3, r3
 800d93c:	2b18      	cmp	r3, #24
 800d93e:	d830      	bhi.n	800d9a2 <__gethex+0x126>
 800d940:	f1a0 0210 	sub.w	r2, r0, #16
 800d944:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d948:	f7ff ff82 	bl	800d850 <__hexdig_fun>
 800d94c:	f100 3cff 	add.w	ip, r0, #4294967295
 800d950:	fa5f fc8c 	uxtb.w	ip, ip
 800d954:	f1bc 0f18 	cmp.w	ip, #24
 800d958:	f04f 030a 	mov.w	r3, #10
 800d95c:	d91e      	bls.n	800d99c <__gethex+0x120>
 800d95e:	b104      	cbz	r4, 800d962 <__gethex+0xe6>
 800d960:	4252      	negs	r2, r2
 800d962:	4417      	add	r7, r2
 800d964:	f8ca 1000 	str.w	r1, [sl]
 800d968:	b1ed      	cbz	r5, 800d9a6 <__gethex+0x12a>
 800d96a:	f1bb 0f00 	cmp.w	fp, #0
 800d96e:	bf0c      	ite	eq
 800d970:	2506      	moveq	r5, #6
 800d972:	2500      	movne	r5, #0
 800d974:	4628      	mov	r0, r5
 800d976:	b005      	add	sp, #20
 800d978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d97c:	2500      	movs	r5, #0
 800d97e:	462c      	mov	r4, r5
 800d980:	e7b0      	b.n	800d8e4 <__gethex+0x68>
 800d982:	2c00      	cmp	r4, #0
 800d984:	d1c7      	bne.n	800d916 <__gethex+0x9a>
 800d986:	4627      	mov	r7, r4
 800d988:	e7c7      	b.n	800d91a <__gethex+0x9e>
 800d98a:	464e      	mov	r6, r9
 800d98c:	462f      	mov	r7, r5
 800d98e:	2501      	movs	r5, #1
 800d990:	e7c3      	b.n	800d91a <__gethex+0x9e>
 800d992:	2400      	movs	r4, #0
 800d994:	1cb1      	adds	r1, r6, #2
 800d996:	e7cc      	b.n	800d932 <__gethex+0xb6>
 800d998:	2401      	movs	r4, #1
 800d99a:	e7fb      	b.n	800d994 <__gethex+0x118>
 800d99c:	fb03 0002 	mla	r0, r3, r2, r0
 800d9a0:	e7ce      	b.n	800d940 <__gethex+0xc4>
 800d9a2:	4631      	mov	r1, r6
 800d9a4:	e7de      	b.n	800d964 <__gethex+0xe8>
 800d9a6:	eba6 0309 	sub.w	r3, r6, r9
 800d9aa:	3b01      	subs	r3, #1
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	2b07      	cmp	r3, #7
 800d9b0:	dc0a      	bgt.n	800d9c8 <__gethex+0x14c>
 800d9b2:	9801      	ldr	r0, [sp, #4]
 800d9b4:	f000 fafc 	bl	800dfb0 <_Balloc>
 800d9b8:	4604      	mov	r4, r0
 800d9ba:	b940      	cbnz	r0, 800d9ce <__gethex+0x152>
 800d9bc:	4b5c      	ldr	r3, [pc, #368]	@ (800db30 <__gethex+0x2b4>)
 800d9be:	4602      	mov	r2, r0
 800d9c0:	21e4      	movs	r1, #228	@ 0xe4
 800d9c2:	485c      	ldr	r0, [pc, #368]	@ (800db34 <__gethex+0x2b8>)
 800d9c4:	f7ff f83c 	bl	800ca40 <__assert_func>
 800d9c8:	3101      	adds	r1, #1
 800d9ca:	105b      	asrs	r3, r3, #1
 800d9cc:	e7ef      	b.n	800d9ae <__gethex+0x132>
 800d9ce:	f100 0a14 	add.w	sl, r0, #20
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	4655      	mov	r5, sl
 800d9d6:	469b      	mov	fp, r3
 800d9d8:	45b1      	cmp	r9, r6
 800d9da:	d337      	bcc.n	800da4c <__gethex+0x1d0>
 800d9dc:	f845 bb04 	str.w	fp, [r5], #4
 800d9e0:	eba5 050a 	sub.w	r5, r5, sl
 800d9e4:	10ad      	asrs	r5, r5, #2
 800d9e6:	6125      	str	r5, [r4, #16]
 800d9e8:	4658      	mov	r0, fp
 800d9ea:	f000 fbd3 	bl	800e194 <__hi0bits>
 800d9ee:	016d      	lsls	r5, r5, #5
 800d9f0:	f8d8 6000 	ldr.w	r6, [r8]
 800d9f4:	1a2d      	subs	r5, r5, r0
 800d9f6:	42b5      	cmp	r5, r6
 800d9f8:	dd54      	ble.n	800daa4 <__gethex+0x228>
 800d9fa:	1bad      	subs	r5, r5, r6
 800d9fc:	4629      	mov	r1, r5
 800d9fe:	4620      	mov	r0, r4
 800da00:	f000 ff67 	bl	800e8d2 <__any_on>
 800da04:	4681      	mov	r9, r0
 800da06:	b178      	cbz	r0, 800da28 <__gethex+0x1ac>
 800da08:	1e6b      	subs	r3, r5, #1
 800da0a:	1159      	asrs	r1, r3, #5
 800da0c:	f003 021f 	and.w	r2, r3, #31
 800da10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800da14:	f04f 0901 	mov.w	r9, #1
 800da18:	fa09 f202 	lsl.w	r2, r9, r2
 800da1c:	420a      	tst	r2, r1
 800da1e:	d003      	beq.n	800da28 <__gethex+0x1ac>
 800da20:	454b      	cmp	r3, r9
 800da22:	dc36      	bgt.n	800da92 <__gethex+0x216>
 800da24:	f04f 0902 	mov.w	r9, #2
 800da28:	4629      	mov	r1, r5
 800da2a:	4620      	mov	r0, r4
 800da2c:	f7ff febe 	bl	800d7ac <rshift>
 800da30:	442f      	add	r7, r5
 800da32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da36:	42bb      	cmp	r3, r7
 800da38:	da42      	bge.n	800dac0 <__gethex+0x244>
 800da3a:	9801      	ldr	r0, [sp, #4]
 800da3c:	4621      	mov	r1, r4
 800da3e:	f000 faf7 	bl	800e030 <_Bfree>
 800da42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da44:	2300      	movs	r3, #0
 800da46:	6013      	str	r3, [r2, #0]
 800da48:	25a3      	movs	r5, #163	@ 0xa3
 800da4a:	e793      	b.n	800d974 <__gethex+0xf8>
 800da4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800da50:	2a2e      	cmp	r2, #46	@ 0x2e
 800da52:	d012      	beq.n	800da7a <__gethex+0x1fe>
 800da54:	2b20      	cmp	r3, #32
 800da56:	d104      	bne.n	800da62 <__gethex+0x1e6>
 800da58:	f845 bb04 	str.w	fp, [r5], #4
 800da5c:	f04f 0b00 	mov.w	fp, #0
 800da60:	465b      	mov	r3, fp
 800da62:	7830      	ldrb	r0, [r6, #0]
 800da64:	9303      	str	r3, [sp, #12]
 800da66:	f7ff fef3 	bl	800d850 <__hexdig_fun>
 800da6a:	9b03      	ldr	r3, [sp, #12]
 800da6c:	f000 000f 	and.w	r0, r0, #15
 800da70:	4098      	lsls	r0, r3
 800da72:	ea4b 0b00 	orr.w	fp, fp, r0
 800da76:	3304      	adds	r3, #4
 800da78:	e7ae      	b.n	800d9d8 <__gethex+0x15c>
 800da7a:	45b1      	cmp	r9, r6
 800da7c:	d8ea      	bhi.n	800da54 <__gethex+0x1d8>
 800da7e:	492b      	ldr	r1, [pc, #172]	@ (800db2c <__gethex+0x2b0>)
 800da80:	9303      	str	r3, [sp, #12]
 800da82:	2201      	movs	r2, #1
 800da84:	4630      	mov	r0, r6
 800da86:	f7fe fedc 	bl	800c842 <strncmp>
 800da8a:	9b03      	ldr	r3, [sp, #12]
 800da8c:	2800      	cmp	r0, #0
 800da8e:	d1e1      	bne.n	800da54 <__gethex+0x1d8>
 800da90:	e7a2      	b.n	800d9d8 <__gethex+0x15c>
 800da92:	1ea9      	subs	r1, r5, #2
 800da94:	4620      	mov	r0, r4
 800da96:	f000 ff1c 	bl	800e8d2 <__any_on>
 800da9a:	2800      	cmp	r0, #0
 800da9c:	d0c2      	beq.n	800da24 <__gethex+0x1a8>
 800da9e:	f04f 0903 	mov.w	r9, #3
 800daa2:	e7c1      	b.n	800da28 <__gethex+0x1ac>
 800daa4:	da09      	bge.n	800daba <__gethex+0x23e>
 800daa6:	1b75      	subs	r5, r6, r5
 800daa8:	4621      	mov	r1, r4
 800daaa:	9801      	ldr	r0, [sp, #4]
 800daac:	462a      	mov	r2, r5
 800daae:	f000 fcd7 	bl	800e460 <__lshift>
 800dab2:	1b7f      	subs	r7, r7, r5
 800dab4:	4604      	mov	r4, r0
 800dab6:	f100 0a14 	add.w	sl, r0, #20
 800daba:	f04f 0900 	mov.w	r9, #0
 800dabe:	e7b8      	b.n	800da32 <__gethex+0x1b6>
 800dac0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dac4:	42bd      	cmp	r5, r7
 800dac6:	dd6f      	ble.n	800dba8 <__gethex+0x32c>
 800dac8:	1bed      	subs	r5, r5, r7
 800daca:	42ae      	cmp	r6, r5
 800dacc:	dc34      	bgt.n	800db38 <__gethex+0x2bc>
 800dace:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dad2:	2b02      	cmp	r3, #2
 800dad4:	d022      	beq.n	800db1c <__gethex+0x2a0>
 800dad6:	2b03      	cmp	r3, #3
 800dad8:	d024      	beq.n	800db24 <__gethex+0x2a8>
 800dada:	2b01      	cmp	r3, #1
 800dadc:	d115      	bne.n	800db0a <__gethex+0x28e>
 800dade:	42ae      	cmp	r6, r5
 800dae0:	d113      	bne.n	800db0a <__gethex+0x28e>
 800dae2:	2e01      	cmp	r6, #1
 800dae4:	d10b      	bne.n	800dafe <__gethex+0x282>
 800dae6:	9a02      	ldr	r2, [sp, #8]
 800dae8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800daec:	6013      	str	r3, [r2, #0]
 800daee:	2301      	movs	r3, #1
 800daf0:	6123      	str	r3, [r4, #16]
 800daf2:	f8ca 3000 	str.w	r3, [sl]
 800daf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800daf8:	2562      	movs	r5, #98	@ 0x62
 800dafa:	601c      	str	r4, [r3, #0]
 800dafc:	e73a      	b.n	800d974 <__gethex+0xf8>
 800dafe:	1e71      	subs	r1, r6, #1
 800db00:	4620      	mov	r0, r4
 800db02:	f000 fee6 	bl	800e8d2 <__any_on>
 800db06:	2800      	cmp	r0, #0
 800db08:	d1ed      	bne.n	800dae6 <__gethex+0x26a>
 800db0a:	9801      	ldr	r0, [sp, #4]
 800db0c:	4621      	mov	r1, r4
 800db0e:	f000 fa8f 	bl	800e030 <_Bfree>
 800db12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db14:	2300      	movs	r3, #0
 800db16:	6013      	str	r3, [r2, #0]
 800db18:	2550      	movs	r5, #80	@ 0x50
 800db1a:	e72b      	b.n	800d974 <__gethex+0xf8>
 800db1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d1f3      	bne.n	800db0a <__gethex+0x28e>
 800db22:	e7e0      	b.n	800dae6 <__gethex+0x26a>
 800db24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db26:	2b00      	cmp	r3, #0
 800db28:	d1dd      	bne.n	800dae6 <__gethex+0x26a>
 800db2a:	e7ee      	b.n	800db0a <__gethex+0x28e>
 800db2c:	0800f4d8 	.word	0x0800f4d8
 800db30:	0800f67e 	.word	0x0800f67e
 800db34:	0800f68f 	.word	0x0800f68f
 800db38:	1e6f      	subs	r7, r5, #1
 800db3a:	f1b9 0f00 	cmp.w	r9, #0
 800db3e:	d130      	bne.n	800dba2 <__gethex+0x326>
 800db40:	b127      	cbz	r7, 800db4c <__gethex+0x2d0>
 800db42:	4639      	mov	r1, r7
 800db44:	4620      	mov	r0, r4
 800db46:	f000 fec4 	bl	800e8d2 <__any_on>
 800db4a:	4681      	mov	r9, r0
 800db4c:	117a      	asrs	r2, r7, #5
 800db4e:	2301      	movs	r3, #1
 800db50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800db54:	f007 071f 	and.w	r7, r7, #31
 800db58:	40bb      	lsls	r3, r7
 800db5a:	4213      	tst	r3, r2
 800db5c:	4629      	mov	r1, r5
 800db5e:	4620      	mov	r0, r4
 800db60:	bf18      	it	ne
 800db62:	f049 0902 	orrne.w	r9, r9, #2
 800db66:	f7ff fe21 	bl	800d7ac <rshift>
 800db6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800db6e:	1b76      	subs	r6, r6, r5
 800db70:	2502      	movs	r5, #2
 800db72:	f1b9 0f00 	cmp.w	r9, #0
 800db76:	d047      	beq.n	800dc08 <__gethex+0x38c>
 800db78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db7c:	2b02      	cmp	r3, #2
 800db7e:	d015      	beq.n	800dbac <__gethex+0x330>
 800db80:	2b03      	cmp	r3, #3
 800db82:	d017      	beq.n	800dbb4 <__gethex+0x338>
 800db84:	2b01      	cmp	r3, #1
 800db86:	d109      	bne.n	800db9c <__gethex+0x320>
 800db88:	f019 0f02 	tst.w	r9, #2
 800db8c:	d006      	beq.n	800db9c <__gethex+0x320>
 800db8e:	f8da 3000 	ldr.w	r3, [sl]
 800db92:	ea49 0903 	orr.w	r9, r9, r3
 800db96:	f019 0f01 	tst.w	r9, #1
 800db9a:	d10e      	bne.n	800dbba <__gethex+0x33e>
 800db9c:	f045 0510 	orr.w	r5, r5, #16
 800dba0:	e032      	b.n	800dc08 <__gethex+0x38c>
 800dba2:	f04f 0901 	mov.w	r9, #1
 800dba6:	e7d1      	b.n	800db4c <__gethex+0x2d0>
 800dba8:	2501      	movs	r5, #1
 800dbaa:	e7e2      	b.n	800db72 <__gethex+0x2f6>
 800dbac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbae:	f1c3 0301 	rsb	r3, r3, #1
 800dbb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dbb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d0f0      	beq.n	800db9c <__gethex+0x320>
 800dbba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dbbe:	f104 0314 	add.w	r3, r4, #20
 800dbc2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dbc6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dbca:	f04f 0c00 	mov.w	ip, #0
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dbd8:	d01b      	beq.n	800dc12 <__gethex+0x396>
 800dbda:	3201      	adds	r2, #1
 800dbdc:	6002      	str	r2, [r0, #0]
 800dbde:	2d02      	cmp	r5, #2
 800dbe0:	f104 0314 	add.w	r3, r4, #20
 800dbe4:	d13c      	bne.n	800dc60 <__gethex+0x3e4>
 800dbe6:	f8d8 2000 	ldr.w	r2, [r8]
 800dbea:	3a01      	subs	r2, #1
 800dbec:	42b2      	cmp	r2, r6
 800dbee:	d109      	bne.n	800dc04 <__gethex+0x388>
 800dbf0:	1171      	asrs	r1, r6, #5
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dbf8:	f006 061f 	and.w	r6, r6, #31
 800dbfc:	fa02 f606 	lsl.w	r6, r2, r6
 800dc00:	421e      	tst	r6, r3
 800dc02:	d13a      	bne.n	800dc7a <__gethex+0x3fe>
 800dc04:	f045 0520 	orr.w	r5, r5, #32
 800dc08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc0a:	601c      	str	r4, [r3, #0]
 800dc0c:	9b02      	ldr	r3, [sp, #8]
 800dc0e:	601f      	str	r7, [r3, #0]
 800dc10:	e6b0      	b.n	800d974 <__gethex+0xf8>
 800dc12:	4299      	cmp	r1, r3
 800dc14:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc18:	d8d9      	bhi.n	800dbce <__gethex+0x352>
 800dc1a:	68a3      	ldr	r3, [r4, #8]
 800dc1c:	459b      	cmp	fp, r3
 800dc1e:	db17      	blt.n	800dc50 <__gethex+0x3d4>
 800dc20:	6861      	ldr	r1, [r4, #4]
 800dc22:	9801      	ldr	r0, [sp, #4]
 800dc24:	3101      	adds	r1, #1
 800dc26:	f000 f9c3 	bl	800dfb0 <_Balloc>
 800dc2a:	4681      	mov	r9, r0
 800dc2c:	b918      	cbnz	r0, 800dc36 <__gethex+0x3ba>
 800dc2e:	4b1a      	ldr	r3, [pc, #104]	@ (800dc98 <__gethex+0x41c>)
 800dc30:	4602      	mov	r2, r0
 800dc32:	2184      	movs	r1, #132	@ 0x84
 800dc34:	e6c5      	b.n	800d9c2 <__gethex+0x146>
 800dc36:	6922      	ldr	r2, [r4, #16]
 800dc38:	3202      	adds	r2, #2
 800dc3a:	f104 010c 	add.w	r1, r4, #12
 800dc3e:	0092      	lsls	r2, r2, #2
 800dc40:	300c      	adds	r0, #12
 800dc42:	f7fe fee4 	bl	800ca0e <memcpy>
 800dc46:	4621      	mov	r1, r4
 800dc48:	9801      	ldr	r0, [sp, #4]
 800dc4a:	f000 f9f1 	bl	800e030 <_Bfree>
 800dc4e:	464c      	mov	r4, r9
 800dc50:	6923      	ldr	r3, [r4, #16]
 800dc52:	1c5a      	adds	r2, r3, #1
 800dc54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc58:	6122      	str	r2, [r4, #16]
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	615a      	str	r2, [r3, #20]
 800dc5e:	e7be      	b.n	800dbde <__gethex+0x362>
 800dc60:	6922      	ldr	r2, [r4, #16]
 800dc62:	455a      	cmp	r2, fp
 800dc64:	dd0b      	ble.n	800dc7e <__gethex+0x402>
 800dc66:	2101      	movs	r1, #1
 800dc68:	4620      	mov	r0, r4
 800dc6a:	f7ff fd9f 	bl	800d7ac <rshift>
 800dc6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc72:	3701      	adds	r7, #1
 800dc74:	42bb      	cmp	r3, r7
 800dc76:	f6ff aee0 	blt.w	800da3a <__gethex+0x1be>
 800dc7a:	2501      	movs	r5, #1
 800dc7c:	e7c2      	b.n	800dc04 <__gethex+0x388>
 800dc7e:	f016 061f 	ands.w	r6, r6, #31
 800dc82:	d0fa      	beq.n	800dc7a <__gethex+0x3fe>
 800dc84:	4453      	add	r3, sl
 800dc86:	f1c6 0620 	rsb	r6, r6, #32
 800dc8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dc8e:	f000 fa81 	bl	800e194 <__hi0bits>
 800dc92:	42b0      	cmp	r0, r6
 800dc94:	dbe7      	blt.n	800dc66 <__gethex+0x3ea>
 800dc96:	e7f0      	b.n	800dc7a <__gethex+0x3fe>
 800dc98:	0800f67e 	.word	0x0800f67e

0800dc9c <L_shift>:
 800dc9c:	f1c2 0208 	rsb	r2, r2, #8
 800dca0:	0092      	lsls	r2, r2, #2
 800dca2:	b570      	push	{r4, r5, r6, lr}
 800dca4:	f1c2 0620 	rsb	r6, r2, #32
 800dca8:	6843      	ldr	r3, [r0, #4]
 800dcaa:	6804      	ldr	r4, [r0, #0]
 800dcac:	fa03 f506 	lsl.w	r5, r3, r6
 800dcb0:	432c      	orrs	r4, r5
 800dcb2:	40d3      	lsrs	r3, r2
 800dcb4:	6004      	str	r4, [r0, #0]
 800dcb6:	f840 3f04 	str.w	r3, [r0, #4]!
 800dcba:	4288      	cmp	r0, r1
 800dcbc:	d3f4      	bcc.n	800dca8 <L_shift+0xc>
 800dcbe:	bd70      	pop	{r4, r5, r6, pc}

0800dcc0 <__match>:
 800dcc0:	b530      	push	{r4, r5, lr}
 800dcc2:	6803      	ldr	r3, [r0, #0]
 800dcc4:	3301      	adds	r3, #1
 800dcc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcca:	b914      	cbnz	r4, 800dcd2 <__match+0x12>
 800dccc:	6003      	str	r3, [r0, #0]
 800dcce:	2001      	movs	r0, #1
 800dcd0:	bd30      	pop	{r4, r5, pc}
 800dcd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcd6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dcda:	2d19      	cmp	r5, #25
 800dcdc:	bf98      	it	ls
 800dcde:	3220      	addls	r2, #32
 800dce0:	42a2      	cmp	r2, r4
 800dce2:	d0f0      	beq.n	800dcc6 <__match+0x6>
 800dce4:	2000      	movs	r0, #0
 800dce6:	e7f3      	b.n	800dcd0 <__match+0x10>

0800dce8 <__hexnan>:
 800dce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcec:	680b      	ldr	r3, [r1, #0]
 800dcee:	6801      	ldr	r1, [r0, #0]
 800dcf0:	115e      	asrs	r6, r3, #5
 800dcf2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dcf6:	f013 031f 	ands.w	r3, r3, #31
 800dcfa:	b087      	sub	sp, #28
 800dcfc:	bf18      	it	ne
 800dcfe:	3604      	addne	r6, #4
 800dd00:	2500      	movs	r5, #0
 800dd02:	1f37      	subs	r7, r6, #4
 800dd04:	4682      	mov	sl, r0
 800dd06:	4690      	mov	r8, r2
 800dd08:	9301      	str	r3, [sp, #4]
 800dd0a:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd0e:	46b9      	mov	r9, r7
 800dd10:	463c      	mov	r4, r7
 800dd12:	9502      	str	r5, [sp, #8]
 800dd14:	46ab      	mov	fp, r5
 800dd16:	784a      	ldrb	r2, [r1, #1]
 800dd18:	1c4b      	adds	r3, r1, #1
 800dd1a:	9303      	str	r3, [sp, #12]
 800dd1c:	b342      	cbz	r2, 800dd70 <__hexnan+0x88>
 800dd1e:	4610      	mov	r0, r2
 800dd20:	9105      	str	r1, [sp, #20]
 800dd22:	9204      	str	r2, [sp, #16]
 800dd24:	f7ff fd94 	bl	800d850 <__hexdig_fun>
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	d151      	bne.n	800ddd0 <__hexnan+0xe8>
 800dd2c:	9a04      	ldr	r2, [sp, #16]
 800dd2e:	9905      	ldr	r1, [sp, #20]
 800dd30:	2a20      	cmp	r2, #32
 800dd32:	d818      	bhi.n	800dd66 <__hexnan+0x7e>
 800dd34:	9b02      	ldr	r3, [sp, #8]
 800dd36:	459b      	cmp	fp, r3
 800dd38:	dd13      	ble.n	800dd62 <__hexnan+0x7a>
 800dd3a:	454c      	cmp	r4, r9
 800dd3c:	d206      	bcs.n	800dd4c <__hexnan+0x64>
 800dd3e:	2d07      	cmp	r5, #7
 800dd40:	dc04      	bgt.n	800dd4c <__hexnan+0x64>
 800dd42:	462a      	mov	r2, r5
 800dd44:	4649      	mov	r1, r9
 800dd46:	4620      	mov	r0, r4
 800dd48:	f7ff ffa8 	bl	800dc9c <L_shift>
 800dd4c:	4544      	cmp	r4, r8
 800dd4e:	d952      	bls.n	800ddf6 <__hexnan+0x10e>
 800dd50:	2300      	movs	r3, #0
 800dd52:	f1a4 0904 	sub.w	r9, r4, #4
 800dd56:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd5a:	f8cd b008 	str.w	fp, [sp, #8]
 800dd5e:	464c      	mov	r4, r9
 800dd60:	461d      	mov	r5, r3
 800dd62:	9903      	ldr	r1, [sp, #12]
 800dd64:	e7d7      	b.n	800dd16 <__hexnan+0x2e>
 800dd66:	2a29      	cmp	r2, #41	@ 0x29
 800dd68:	d157      	bne.n	800de1a <__hexnan+0x132>
 800dd6a:	3102      	adds	r1, #2
 800dd6c:	f8ca 1000 	str.w	r1, [sl]
 800dd70:	f1bb 0f00 	cmp.w	fp, #0
 800dd74:	d051      	beq.n	800de1a <__hexnan+0x132>
 800dd76:	454c      	cmp	r4, r9
 800dd78:	d206      	bcs.n	800dd88 <__hexnan+0xa0>
 800dd7a:	2d07      	cmp	r5, #7
 800dd7c:	dc04      	bgt.n	800dd88 <__hexnan+0xa0>
 800dd7e:	462a      	mov	r2, r5
 800dd80:	4649      	mov	r1, r9
 800dd82:	4620      	mov	r0, r4
 800dd84:	f7ff ff8a 	bl	800dc9c <L_shift>
 800dd88:	4544      	cmp	r4, r8
 800dd8a:	d936      	bls.n	800ddfa <__hexnan+0x112>
 800dd8c:	f1a8 0204 	sub.w	r2, r8, #4
 800dd90:	4623      	mov	r3, r4
 800dd92:	f853 1b04 	ldr.w	r1, [r3], #4
 800dd96:	f842 1f04 	str.w	r1, [r2, #4]!
 800dd9a:	429f      	cmp	r7, r3
 800dd9c:	d2f9      	bcs.n	800dd92 <__hexnan+0xaa>
 800dd9e:	1b3b      	subs	r3, r7, r4
 800dda0:	f023 0303 	bic.w	r3, r3, #3
 800dda4:	3304      	adds	r3, #4
 800dda6:	3401      	adds	r4, #1
 800dda8:	3e03      	subs	r6, #3
 800ddaa:	42b4      	cmp	r4, r6
 800ddac:	bf88      	it	hi
 800ddae:	2304      	movhi	r3, #4
 800ddb0:	4443      	add	r3, r8
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	f843 2b04 	str.w	r2, [r3], #4
 800ddb8:	429f      	cmp	r7, r3
 800ddba:	d2fb      	bcs.n	800ddb4 <__hexnan+0xcc>
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	b91b      	cbnz	r3, 800ddc8 <__hexnan+0xe0>
 800ddc0:	4547      	cmp	r7, r8
 800ddc2:	d128      	bne.n	800de16 <__hexnan+0x12e>
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	603b      	str	r3, [r7, #0]
 800ddc8:	2005      	movs	r0, #5
 800ddca:	b007      	add	sp, #28
 800ddcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd0:	3501      	adds	r5, #1
 800ddd2:	2d08      	cmp	r5, #8
 800ddd4:	f10b 0b01 	add.w	fp, fp, #1
 800ddd8:	dd06      	ble.n	800dde8 <__hexnan+0x100>
 800ddda:	4544      	cmp	r4, r8
 800dddc:	d9c1      	bls.n	800dd62 <__hexnan+0x7a>
 800ddde:	2300      	movs	r3, #0
 800dde0:	f844 3c04 	str.w	r3, [r4, #-4]
 800dde4:	2501      	movs	r5, #1
 800dde6:	3c04      	subs	r4, #4
 800dde8:	6822      	ldr	r2, [r4, #0]
 800ddea:	f000 000f 	and.w	r0, r0, #15
 800ddee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ddf2:	6020      	str	r0, [r4, #0]
 800ddf4:	e7b5      	b.n	800dd62 <__hexnan+0x7a>
 800ddf6:	2508      	movs	r5, #8
 800ddf8:	e7b3      	b.n	800dd62 <__hexnan+0x7a>
 800ddfa:	9b01      	ldr	r3, [sp, #4]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d0dd      	beq.n	800ddbc <__hexnan+0xd4>
 800de00:	f1c3 0320 	rsb	r3, r3, #32
 800de04:	f04f 32ff 	mov.w	r2, #4294967295
 800de08:	40da      	lsrs	r2, r3
 800de0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800de0e:	4013      	ands	r3, r2
 800de10:	f846 3c04 	str.w	r3, [r6, #-4]
 800de14:	e7d2      	b.n	800ddbc <__hexnan+0xd4>
 800de16:	3f04      	subs	r7, #4
 800de18:	e7d0      	b.n	800ddbc <__hexnan+0xd4>
 800de1a:	2004      	movs	r0, #4
 800de1c:	e7d5      	b.n	800ddca <__hexnan+0xe2>
	...

0800de20 <malloc>:
 800de20:	4b02      	ldr	r3, [pc, #8]	@ (800de2c <malloc+0xc>)
 800de22:	4601      	mov	r1, r0
 800de24:	6818      	ldr	r0, [r3, #0]
 800de26:	f000 b825 	b.w	800de74 <_malloc_r>
 800de2a:	bf00      	nop
 800de2c:	20000188 	.word	0x20000188

0800de30 <sbrk_aligned>:
 800de30:	b570      	push	{r4, r5, r6, lr}
 800de32:	4e0f      	ldr	r6, [pc, #60]	@ (800de70 <sbrk_aligned+0x40>)
 800de34:	460c      	mov	r4, r1
 800de36:	6831      	ldr	r1, [r6, #0]
 800de38:	4605      	mov	r5, r0
 800de3a:	b911      	cbnz	r1, 800de42 <sbrk_aligned+0x12>
 800de3c:	f000 ffa6 	bl	800ed8c <_sbrk_r>
 800de40:	6030      	str	r0, [r6, #0]
 800de42:	4621      	mov	r1, r4
 800de44:	4628      	mov	r0, r5
 800de46:	f000 ffa1 	bl	800ed8c <_sbrk_r>
 800de4a:	1c43      	adds	r3, r0, #1
 800de4c:	d103      	bne.n	800de56 <sbrk_aligned+0x26>
 800de4e:	f04f 34ff 	mov.w	r4, #4294967295
 800de52:	4620      	mov	r0, r4
 800de54:	bd70      	pop	{r4, r5, r6, pc}
 800de56:	1cc4      	adds	r4, r0, #3
 800de58:	f024 0403 	bic.w	r4, r4, #3
 800de5c:	42a0      	cmp	r0, r4
 800de5e:	d0f8      	beq.n	800de52 <sbrk_aligned+0x22>
 800de60:	1a21      	subs	r1, r4, r0
 800de62:	4628      	mov	r0, r5
 800de64:	f000 ff92 	bl	800ed8c <_sbrk_r>
 800de68:	3001      	adds	r0, #1
 800de6a:	d1f2      	bne.n	800de52 <sbrk_aligned+0x22>
 800de6c:	e7ef      	b.n	800de4e <sbrk_aligned+0x1e>
 800de6e:	bf00      	nop
 800de70:	20000964 	.word	0x20000964

0800de74 <_malloc_r>:
 800de74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de78:	1ccd      	adds	r5, r1, #3
 800de7a:	f025 0503 	bic.w	r5, r5, #3
 800de7e:	3508      	adds	r5, #8
 800de80:	2d0c      	cmp	r5, #12
 800de82:	bf38      	it	cc
 800de84:	250c      	movcc	r5, #12
 800de86:	2d00      	cmp	r5, #0
 800de88:	4606      	mov	r6, r0
 800de8a:	db01      	blt.n	800de90 <_malloc_r+0x1c>
 800de8c:	42a9      	cmp	r1, r5
 800de8e:	d904      	bls.n	800de9a <_malloc_r+0x26>
 800de90:	230c      	movs	r3, #12
 800de92:	6033      	str	r3, [r6, #0]
 800de94:	2000      	movs	r0, #0
 800de96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800df70 <_malloc_r+0xfc>
 800de9e:	f000 f87b 	bl	800df98 <__malloc_lock>
 800dea2:	f8d8 3000 	ldr.w	r3, [r8]
 800dea6:	461c      	mov	r4, r3
 800dea8:	bb44      	cbnz	r4, 800defc <_malloc_r+0x88>
 800deaa:	4629      	mov	r1, r5
 800deac:	4630      	mov	r0, r6
 800deae:	f7ff ffbf 	bl	800de30 <sbrk_aligned>
 800deb2:	1c43      	adds	r3, r0, #1
 800deb4:	4604      	mov	r4, r0
 800deb6:	d158      	bne.n	800df6a <_malloc_r+0xf6>
 800deb8:	f8d8 4000 	ldr.w	r4, [r8]
 800debc:	4627      	mov	r7, r4
 800debe:	2f00      	cmp	r7, #0
 800dec0:	d143      	bne.n	800df4a <_malloc_r+0xd6>
 800dec2:	2c00      	cmp	r4, #0
 800dec4:	d04b      	beq.n	800df5e <_malloc_r+0xea>
 800dec6:	6823      	ldr	r3, [r4, #0]
 800dec8:	4639      	mov	r1, r7
 800deca:	4630      	mov	r0, r6
 800decc:	eb04 0903 	add.w	r9, r4, r3
 800ded0:	f000 ff5c 	bl	800ed8c <_sbrk_r>
 800ded4:	4581      	cmp	r9, r0
 800ded6:	d142      	bne.n	800df5e <_malloc_r+0xea>
 800ded8:	6821      	ldr	r1, [r4, #0]
 800deda:	1a6d      	subs	r5, r5, r1
 800dedc:	4629      	mov	r1, r5
 800dede:	4630      	mov	r0, r6
 800dee0:	f7ff ffa6 	bl	800de30 <sbrk_aligned>
 800dee4:	3001      	adds	r0, #1
 800dee6:	d03a      	beq.n	800df5e <_malloc_r+0xea>
 800dee8:	6823      	ldr	r3, [r4, #0]
 800deea:	442b      	add	r3, r5
 800deec:	6023      	str	r3, [r4, #0]
 800deee:	f8d8 3000 	ldr.w	r3, [r8]
 800def2:	685a      	ldr	r2, [r3, #4]
 800def4:	bb62      	cbnz	r2, 800df50 <_malloc_r+0xdc>
 800def6:	f8c8 7000 	str.w	r7, [r8]
 800defa:	e00f      	b.n	800df1c <_malloc_r+0xa8>
 800defc:	6822      	ldr	r2, [r4, #0]
 800defe:	1b52      	subs	r2, r2, r5
 800df00:	d420      	bmi.n	800df44 <_malloc_r+0xd0>
 800df02:	2a0b      	cmp	r2, #11
 800df04:	d917      	bls.n	800df36 <_malloc_r+0xc2>
 800df06:	1961      	adds	r1, r4, r5
 800df08:	42a3      	cmp	r3, r4
 800df0a:	6025      	str	r5, [r4, #0]
 800df0c:	bf18      	it	ne
 800df0e:	6059      	strne	r1, [r3, #4]
 800df10:	6863      	ldr	r3, [r4, #4]
 800df12:	bf08      	it	eq
 800df14:	f8c8 1000 	streq.w	r1, [r8]
 800df18:	5162      	str	r2, [r4, r5]
 800df1a:	604b      	str	r3, [r1, #4]
 800df1c:	4630      	mov	r0, r6
 800df1e:	f000 f841 	bl	800dfa4 <__malloc_unlock>
 800df22:	f104 000b 	add.w	r0, r4, #11
 800df26:	1d23      	adds	r3, r4, #4
 800df28:	f020 0007 	bic.w	r0, r0, #7
 800df2c:	1ac2      	subs	r2, r0, r3
 800df2e:	bf1c      	itt	ne
 800df30:	1a1b      	subne	r3, r3, r0
 800df32:	50a3      	strne	r3, [r4, r2]
 800df34:	e7af      	b.n	800de96 <_malloc_r+0x22>
 800df36:	6862      	ldr	r2, [r4, #4]
 800df38:	42a3      	cmp	r3, r4
 800df3a:	bf0c      	ite	eq
 800df3c:	f8c8 2000 	streq.w	r2, [r8]
 800df40:	605a      	strne	r2, [r3, #4]
 800df42:	e7eb      	b.n	800df1c <_malloc_r+0xa8>
 800df44:	4623      	mov	r3, r4
 800df46:	6864      	ldr	r4, [r4, #4]
 800df48:	e7ae      	b.n	800dea8 <_malloc_r+0x34>
 800df4a:	463c      	mov	r4, r7
 800df4c:	687f      	ldr	r7, [r7, #4]
 800df4e:	e7b6      	b.n	800debe <_malloc_r+0x4a>
 800df50:	461a      	mov	r2, r3
 800df52:	685b      	ldr	r3, [r3, #4]
 800df54:	42a3      	cmp	r3, r4
 800df56:	d1fb      	bne.n	800df50 <_malloc_r+0xdc>
 800df58:	2300      	movs	r3, #0
 800df5a:	6053      	str	r3, [r2, #4]
 800df5c:	e7de      	b.n	800df1c <_malloc_r+0xa8>
 800df5e:	230c      	movs	r3, #12
 800df60:	6033      	str	r3, [r6, #0]
 800df62:	4630      	mov	r0, r6
 800df64:	f000 f81e 	bl	800dfa4 <__malloc_unlock>
 800df68:	e794      	b.n	800de94 <_malloc_r+0x20>
 800df6a:	6005      	str	r5, [r0, #0]
 800df6c:	e7d6      	b.n	800df1c <_malloc_r+0xa8>
 800df6e:	bf00      	nop
 800df70:	20000968 	.word	0x20000968

0800df74 <__ascii_mbtowc>:
 800df74:	b082      	sub	sp, #8
 800df76:	b901      	cbnz	r1, 800df7a <__ascii_mbtowc+0x6>
 800df78:	a901      	add	r1, sp, #4
 800df7a:	b142      	cbz	r2, 800df8e <__ascii_mbtowc+0x1a>
 800df7c:	b14b      	cbz	r3, 800df92 <__ascii_mbtowc+0x1e>
 800df7e:	7813      	ldrb	r3, [r2, #0]
 800df80:	600b      	str	r3, [r1, #0]
 800df82:	7812      	ldrb	r2, [r2, #0]
 800df84:	1e10      	subs	r0, r2, #0
 800df86:	bf18      	it	ne
 800df88:	2001      	movne	r0, #1
 800df8a:	b002      	add	sp, #8
 800df8c:	4770      	bx	lr
 800df8e:	4610      	mov	r0, r2
 800df90:	e7fb      	b.n	800df8a <__ascii_mbtowc+0x16>
 800df92:	f06f 0001 	mvn.w	r0, #1
 800df96:	e7f8      	b.n	800df8a <__ascii_mbtowc+0x16>

0800df98 <__malloc_lock>:
 800df98:	4801      	ldr	r0, [pc, #4]	@ (800dfa0 <__malloc_lock+0x8>)
 800df9a:	f7fe bd36 	b.w	800ca0a <__retarget_lock_acquire_recursive>
 800df9e:	bf00      	nop
 800dfa0:	20000960 	.word	0x20000960

0800dfa4 <__malloc_unlock>:
 800dfa4:	4801      	ldr	r0, [pc, #4]	@ (800dfac <__malloc_unlock+0x8>)
 800dfa6:	f7fe bd31 	b.w	800ca0c <__retarget_lock_release_recursive>
 800dfaa:	bf00      	nop
 800dfac:	20000960 	.word	0x20000960

0800dfb0 <_Balloc>:
 800dfb0:	b570      	push	{r4, r5, r6, lr}
 800dfb2:	69c6      	ldr	r6, [r0, #28]
 800dfb4:	4604      	mov	r4, r0
 800dfb6:	460d      	mov	r5, r1
 800dfb8:	b976      	cbnz	r6, 800dfd8 <_Balloc+0x28>
 800dfba:	2010      	movs	r0, #16
 800dfbc:	f7ff ff30 	bl	800de20 <malloc>
 800dfc0:	4602      	mov	r2, r0
 800dfc2:	61e0      	str	r0, [r4, #28]
 800dfc4:	b920      	cbnz	r0, 800dfd0 <_Balloc+0x20>
 800dfc6:	4b18      	ldr	r3, [pc, #96]	@ (800e028 <_Balloc+0x78>)
 800dfc8:	4818      	ldr	r0, [pc, #96]	@ (800e02c <_Balloc+0x7c>)
 800dfca:	216b      	movs	r1, #107	@ 0x6b
 800dfcc:	f7fe fd38 	bl	800ca40 <__assert_func>
 800dfd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfd4:	6006      	str	r6, [r0, #0]
 800dfd6:	60c6      	str	r6, [r0, #12]
 800dfd8:	69e6      	ldr	r6, [r4, #28]
 800dfda:	68f3      	ldr	r3, [r6, #12]
 800dfdc:	b183      	cbz	r3, 800e000 <_Balloc+0x50>
 800dfde:	69e3      	ldr	r3, [r4, #28]
 800dfe0:	68db      	ldr	r3, [r3, #12]
 800dfe2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dfe6:	b9b8      	cbnz	r0, 800e018 <_Balloc+0x68>
 800dfe8:	2101      	movs	r1, #1
 800dfea:	fa01 f605 	lsl.w	r6, r1, r5
 800dfee:	1d72      	adds	r2, r6, #5
 800dff0:	0092      	lsls	r2, r2, #2
 800dff2:	4620      	mov	r0, r4
 800dff4:	f000 fee1 	bl	800edba <_calloc_r>
 800dff8:	b160      	cbz	r0, 800e014 <_Balloc+0x64>
 800dffa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dffe:	e00e      	b.n	800e01e <_Balloc+0x6e>
 800e000:	2221      	movs	r2, #33	@ 0x21
 800e002:	2104      	movs	r1, #4
 800e004:	4620      	mov	r0, r4
 800e006:	f000 fed8 	bl	800edba <_calloc_r>
 800e00a:	69e3      	ldr	r3, [r4, #28]
 800e00c:	60f0      	str	r0, [r6, #12]
 800e00e:	68db      	ldr	r3, [r3, #12]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d1e4      	bne.n	800dfde <_Balloc+0x2e>
 800e014:	2000      	movs	r0, #0
 800e016:	bd70      	pop	{r4, r5, r6, pc}
 800e018:	6802      	ldr	r2, [r0, #0]
 800e01a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e01e:	2300      	movs	r3, #0
 800e020:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e024:	e7f7      	b.n	800e016 <_Balloc+0x66>
 800e026:	bf00      	nop
 800e028:	0800f564 	.word	0x0800f564
 800e02c:	0800f6ef 	.word	0x0800f6ef

0800e030 <_Bfree>:
 800e030:	b570      	push	{r4, r5, r6, lr}
 800e032:	69c6      	ldr	r6, [r0, #28]
 800e034:	4605      	mov	r5, r0
 800e036:	460c      	mov	r4, r1
 800e038:	b976      	cbnz	r6, 800e058 <_Bfree+0x28>
 800e03a:	2010      	movs	r0, #16
 800e03c:	f7ff fef0 	bl	800de20 <malloc>
 800e040:	4602      	mov	r2, r0
 800e042:	61e8      	str	r0, [r5, #28]
 800e044:	b920      	cbnz	r0, 800e050 <_Bfree+0x20>
 800e046:	4b09      	ldr	r3, [pc, #36]	@ (800e06c <_Bfree+0x3c>)
 800e048:	4809      	ldr	r0, [pc, #36]	@ (800e070 <_Bfree+0x40>)
 800e04a:	218f      	movs	r1, #143	@ 0x8f
 800e04c:	f7fe fcf8 	bl	800ca40 <__assert_func>
 800e050:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e054:	6006      	str	r6, [r0, #0]
 800e056:	60c6      	str	r6, [r0, #12]
 800e058:	b13c      	cbz	r4, 800e06a <_Bfree+0x3a>
 800e05a:	69eb      	ldr	r3, [r5, #28]
 800e05c:	6862      	ldr	r2, [r4, #4]
 800e05e:	68db      	ldr	r3, [r3, #12]
 800e060:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e064:	6021      	str	r1, [r4, #0]
 800e066:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e06a:	bd70      	pop	{r4, r5, r6, pc}
 800e06c:	0800f564 	.word	0x0800f564
 800e070:	0800f6ef 	.word	0x0800f6ef

0800e074 <__multadd>:
 800e074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e078:	690d      	ldr	r5, [r1, #16]
 800e07a:	4607      	mov	r7, r0
 800e07c:	460c      	mov	r4, r1
 800e07e:	461e      	mov	r6, r3
 800e080:	f101 0c14 	add.w	ip, r1, #20
 800e084:	2000      	movs	r0, #0
 800e086:	f8dc 3000 	ldr.w	r3, [ip]
 800e08a:	b299      	uxth	r1, r3
 800e08c:	fb02 6101 	mla	r1, r2, r1, r6
 800e090:	0c1e      	lsrs	r6, r3, #16
 800e092:	0c0b      	lsrs	r3, r1, #16
 800e094:	fb02 3306 	mla	r3, r2, r6, r3
 800e098:	b289      	uxth	r1, r1
 800e09a:	3001      	adds	r0, #1
 800e09c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e0a0:	4285      	cmp	r5, r0
 800e0a2:	f84c 1b04 	str.w	r1, [ip], #4
 800e0a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e0aa:	dcec      	bgt.n	800e086 <__multadd+0x12>
 800e0ac:	b30e      	cbz	r6, 800e0f2 <__multadd+0x7e>
 800e0ae:	68a3      	ldr	r3, [r4, #8]
 800e0b0:	42ab      	cmp	r3, r5
 800e0b2:	dc19      	bgt.n	800e0e8 <__multadd+0x74>
 800e0b4:	6861      	ldr	r1, [r4, #4]
 800e0b6:	4638      	mov	r0, r7
 800e0b8:	3101      	adds	r1, #1
 800e0ba:	f7ff ff79 	bl	800dfb0 <_Balloc>
 800e0be:	4680      	mov	r8, r0
 800e0c0:	b928      	cbnz	r0, 800e0ce <__multadd+0x5a>
 800e0c2:	4602      	mov	r2, r0
 800e0c4:	4b0c      	ldr	r3, [pc, #48]	@ (800e0f8 <__multadd+0x84>)
 800e0c6:	480d      	ldr	r0, [pc, #52]	@ (800e0fc <__multadd+0x88>)
 800e0c8:	21ba      	movs	r1, #186	@ 0xba
 800e0ca:	f7fe fcb9 	bl	800ca40 <__assert_func>
 800e0ce:	6922      	ldr	r2, [r4, #16]
 800e0d0:	3202      	adds	r2, #2
 800e0d2:	f104 010c 	add.w	r1, r4, #12
 800e0d6:	0092      	lsls	r2, r2, #2
 800e0d8:	300c      	adds	r0, #12
 800e0da:	f7fe fc98 	bl	800ca0e <memcpy>
 800e0de:	4621      	mov	r1, r4
 800e0e0:	4638      	mov	r0, r7
 800e0e2:	f7ff ffa5 	bl	800e030 <_Bfree>
 800e0e6:	4644      	mov	r4, r8
 800e0e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e0ec:	3501      	adds	r5, #1
 800e0ee:	615e      	str	r6, [r3, #20]
 800e0f0:	6125      	str	r5, [r4, #16]
 800e0f2:	4620      	mov	r0, r4
 800e0f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0f8:	0800f67e 	.word	0x0800f67e
 800e0fc:	0800f6ef 	.word	0x0800f6ef

0800e100 <__s2b>:
 800e100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e104:	460c      	mov	r4, r1
 800e106:	4615      	mov	r5, r2
 800e108:	461f      	mov	r7, r3
 800e10a:	2209      	movs	r2, #9
 800e10c:	3308      	adds	r3, #8
 800e10e:	4606      	mov	r6, r0
 800e110:	fb93 f3f2 	sdiv	r3, r3, r2
 800e114:	2100      	movs	r1, #0
 800e116:	2201      	movs	r2, #1
 800e118:	429a      	cmp	r2, r3
 800e11a:	db09      	blt.n	800e130 <__s2b+0x30>
 800e11c:	4630      	mov	r0, r6
 800e11e:	f7ff ff47 	bl	800dfb0 <_Balloc>
 800e122:	b940      	cbnz	r0, 800e136 <__s2b+0x36>
 800e124:	4602      	mov	r2, r0
 800e126:	4b19      	ldr	r3, [pc, #100]	@ (800e18c <__s2b+0x8c>)
 800e128:	4819      	ldr	r0, [pc, #100]	@ (800e190 <__s2b+0x90>)
 800e12a:	21d3      	movs	r1, #211	@ 0xd3
 800e12c:	f7fe fc88 	bl	800ca40 <__assert_func>
 800e130:	0052      	lsls	r2, r2, #1
 800e132:	3101      	adds	r1, #1
 800e134:	e7f0      	b.n	800e118 <__s2b+0x18>
 800e136:	9b08      	ldr	r3, [sp, #32]
 800e138:	6143      	str	r3, [r0, #20]
 800e13a:	2d09      	cmp	r5, #9
 800e13c:	f04f 0301 	mov.w	r3, #1
 800e140:	6103      	str	r3, [r0, #16]
 800e142:	dd16      	ble.n	800e172 <__s2b+0x72>
 800e144:	f104 0909 	add.w	r9, r4, #9
 800e148:	46c8      	mov	r8, r9
 800e14a:	442c      	add	r4, r5
 800e14c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e150:	4601      	mov	r1, r0
 800e152:	3b30      	subs	r3, #48	@ 0x30
 800e154:	220a      	movs	r2, #10
 800e156:	4630      	mov	r0, r6
 800e158:	f7ff ff8c 	bl	800e074 <__multadd>
 800e15c:	45a0      	cmp	r8, r4
 800e15e:	d1f5      	bne.n	800e14c <__s2b+0x4c>
 800e160:	f1a5 0408 	sub.w	r4, r5, #8
 800e164:	444c      	add	r4, r9
 800e166:	1b2d      	subs	r5, r5, r4
 800e168:	1963      	adds	r3, r4, r5
 800e16a:	42bb      	cmp	r3, r7
 800e16c:	db04      	blt.n	800e178 <__s2b+0x78>
 800e16e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e172:	340a      	adds	r4, #10
 800e174:	2509      	movs	r5, #9
 800e176:	e7f6      	b.n	800e166 <__s2b+0x66>
 800e178:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e17c:	4601      	mov	r1, r0
 800e17e:	3b30      	subs	r3, #48	@ 0x30
 800e180:	220a      	movs	r2, #10
 800e182:	4630      	mov	r0, r6
 800e184:	f7ff ff76 	bl	800e074 <__multadd>
 800e188:	e7ee      	b.n	800e168 <__s2b+0x68>
 800e18a:	bf00      	nop
 800e18c:	0800f67e 	.word	0x0800f67e
 800e190:	0800f6ef 	.word	0x0800f6ef

0800e194 <__hi0bits>:
 800e194:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e198:	4603      	mov	r3, r0
 800e19a:	bf36      	itet	cc
 800e19c:	0403      	lslcc	r3, r0, #16
 800e19e:	2000      	movcs	r0, #0
 800e1a0:	2010      	movcc	r0, #16
 800e1a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e1a6:	bf3c      	itt	cc
 800e1a8:	021b      	lslcc	r3, r3, #8
 800e1aa:	3008      	addcc	r0, #8
 800e1ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e1b0:	bf3c      	itt	cc
 800e1b2:	011b      	lslcc	r3, r3, #4
 800e1b4:	3004      	addcc	r0, #4
 800e1b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1ba:	bf3c      	itt	cc
 800e1bc:	009b      	lslcc	r3, r3, #2
 800e1be:	3002      	addcc	r0, #2
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	db05      	blt.n	800e1d0 <__hi0bits+0x3c>
 800e1c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e1c8:	f100 0001 	add.w	r0, r0, #1
 800e1cc:	bf08      	it	eq
 800e1ce:	2020      	moveq	r0, #32
 800e1d0:	4770      	bx	lr

0800e1d2 <__lo0bits>:
 800e1d2:	6803      	ldr	r3, [r0, #0]
 800e1d4:	4602      	mov	r2, r0
 800e1d6:	f013 0007 	ands.w	r0, r3, #7
 800e1da:	d00b      	beq.n	800e1f4 <__lo0bits+0x22>
 800e1dc:	07d9      	lsls	r1, r3, #31
 800e1de:	d421      	bmi.n	800e224 <__lo0bits+0x52>
 800e1e0:	0798      	lsls	r0, r3, #30
 800e1e2:	bf49      	itett	mi
 800e1e4:	085b      	lsrmi	r3, r3, #1
 800e1e6:	089b      	lsrpl	r3, r3, #2
 800e1e8:	2001      	movmi	r0, #1
 800e1ea:	6013      	strmi	r3, [r2, #0]
 800e1ec:	bf5c      	itt	pl
 800e1ee:	6013      	strpl	r3, [r2, #0]
 800e1f0:	2002      	movpl	r0, #2
 800e1f2:	4770      	bx	lr
 800e1f4:	b299      	uxth	r1, r3
 800e1f6:	b909      	cbnz	r1, 800e1fc <__lo0bits+0x2a>
 800e1f8:	0c1b      	lsrs	r3, r3, #16
 800e1fa:	2010      	movs	r0, #16
 800e1fc:	b2d9      	uxtb	r1, r3
 800e1fe:	b909      	cbnz	r1, 800e204 <__lo0bits+0x32>
 800e200:	3008      	adds	r0, #8
 800e202:	0a1b      	lsrs	r3, r3, #8
 800e204:	0719      	lsls	r1, r3, #28
 800e206:	bf04      	itt	eq
 800e208:	091b      	lsreq	r3, r3, #4
 800e20a:	3004      	addeq	r0, #4
 800e20c:	0799      	lsls	r1, r3, #30
 800e20e:	bf04      	itt	eq
 800e210:	089b      	lsreq	r3, r3, #2
 800e212:	3002      	addeq	r0, #2
 800e214:	07d9      	lsls	r1, r3, #31
 800e216:	d403      	bmi.n	800e220 <__lo0bits+0x4e>
 800e218:	085b      	lsrs	r3, r3, #1
 800e21a:	f100 0001 	add.w	r0, r0, #1
 800e21e:	d003      	beq.n	800e228 <__lo0bits+0x56>
 800e220:	6013      	str	r3, [r2, #0]
 800e222:	4770      	bx	lr
 800e224:	2000      	movs	r0, #0
 800e226:	4770      	bx	lr
 800e228:	2020      	movs	r0, #32
 800e22a:	4770      	bx	lr

0800e22c <__i2b>:
 800e22c:	b510      	push	{r4, lr}
 800e22e:	460c      	mov	r4, r1
 800e230:	2101      	movs	r1, #1
 800e232:	f7ff febd 	bl	800dfb0 <_Balloc>
 800e236:	4602      	mov	r2, r0
 800e238:	b928      	cbnz	r0, 800e246 <__i2b+0x1a>
 800e23a:	4b05      	ldr	r3, [pc, #20]	@ (800e250 <__i2b+0x24>)
 800e23c:	4805      	ldr	r0, [pc, #20]	@ (800e254 <__i2b+0x28>)
 800e23e:	f240 1145 	movw	r1, #325	@ 0x145
 800e242:	f7fe fbfd 	bl	800ca40 <__assert_func>
 800e246:	2301      	movs	r3, #1
 800e248:	6144      	str	r4, [r0, #20]
 800e24a:	6103      	str	r3, [r0, #16]
 800e24c:	bd10      	pop	{r4, pc}
 800e24e:	bf00      	nop
 800e250:	0800f67e 	.word	0x0800f67e
 800e254:	0800f6ef 	.word	0x0800f6ef

0800e258 <__multiply>:
 800e258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e25c:	4614      	mov	r4, r2
 800e25e:	690a      	ldr	r2, [r1, #16]
 800e260:	6923      	ldr	r3, [r4, #16]
 800e262:	429a      	cmp	r2, r3
 800e264:	bfa8      	it	ge
 800e266:	4623      	movge	r3, r4
 800e268:	460f      	mov	r7, r1
 800e26a:	bfa4      	itt	ge
 800e26c:	460c      	movge	r4, r1
 800e26e:	461f      	movge	r7, r3
 800e270:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e274:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e278:	68a3      	ldr	r3, [r4, #8]
 800e27a:	6861      	ldr	r1, [r4, #4]
 800e27c:	eb0a 0609 	add.w	r6, sl, r9
 800e280:	42b3      	cmp	r3, r6
 800e282:	b085      	sub	sp, #20
 800e284:	bfb8      	it	lt
 800e286:	3101      	addlt	r1, #1
 800e288:	f7ff fe92 	bl	800dfb0 <_Balloc>
 800e28c:	b930      	cbnz	r0, 800e29c <__multiply+0x44>
 800e28e:	4602      	mov	r2, r0
 800e290:	4b44      	ldr	r3, [pc, #272]	@ (800e3a4 <__multiply+0x14c>)
 800e292:	4845      	ldr	r0, [pc, #276]	@ (800e3a8 <__multiply+0x150>)
 800e294:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e298:	f7fe fbd2 	bl	800ca40 <__assert_func>
 800e29c:	f100 0514 	add.w	r5, r0, #20
 800e2a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e2a4:	462b      	mov	r3, r5
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	4543      	cmp	r3, r8
 800e2aa:	d321      	bcc.n	800e2f0 <__multiply+0x98>
 800e2ac:	f107 0114 	add.w	r1, r7, #20
 800e2b0:	f104 0214 	add.w	r2, r4, #20
 800e2b4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e2b8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e2bc:	9302      	str	r3, [sp, #8]
 800e2be:	1b13      	subs	r3, r2, r4
 800e2c0:	3b15      	subs	r3, #21
 800e2c2:	f023 0303 	bic.w	r3, r3, #3
 800e2c6:	3304      	adds	r3, #4
 800e2c8:	f104 0715 	add.w	r7, r4, #21
 800e2cc:	42ba      	cmp	r2, r7
 800e2ce:	bf38      	it	cc
 800e2d0:	2304      	movcc	r3, #4
 800e2d2:	9301      	str	r3, [sp, #4]
 800e2d4:	9b02      	ldr	r3, [sp, #8]
 800e2d6:	9103      	str	r1, [sp, #12]
 800e2d8:	428b      	cmp	r3, r1
 800e2da:	d80c      	bhi.n	800e2f6 <__multiply+0x9e>
 800e2dc:	2e00      	cmp	r6, #0
 800e2de:	dd03      	ble.n	800e2e8 <__multiply+0x90>
 800e2e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d05b      	beq.n	800e3a0 <__multiply+0x148>
 800e2e8:	6106      	str	r6, [r0, #16]
 800e2ea:	b005      	add	sp, #20
 800e2ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2f0:	f843 2b04 	str.w	r2, [r3], #4
 800e2f4:	e7d8      	b.n	800e2a8 <__multiply+0x50>
 800e2f6:	f8b1 a000 	ldrh.w	sl, [r1]
 800e2fa:	f1ba 0f00 	cmp.w	sl, #0
 800e2fe:	d024      	beq.n	800e34a <__multiply+0xf2>
 800e300:	f104 0e14 	add.w	lr, r4, #20
 800e304:	46a9      	mov	r9, r5
 800e306:	f04f 0c00 	mov.w	ip, #0
 800e30a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e30e:	f8d9 3000 	ldr.w	r3, [r9]
 800e312:	fa1f fb87 	uxth.w	fp, r7
 800e316:	b29b      	uxth	r3, r3
 800e318:	fb0a 330b 	mla	r3, sl, fp, r3
 800e31c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e320:	f8d9 7000 	ldr.w	r7, [r9]
 800e324:	4463      	add	r3, ip
 800e326:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e32a:	fb0a c70b 	mla	r7, sl, fp, ip
 800e32e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e332:	b29b      	uxth	r3, r3
 800e334:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e338:	4572      	cmp	r2, lr
 800e33a:	f849 3b04 	str.w	r3, [r9], #4
 800e33e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e342:	d8e2      	bhi.n	800e30a <__multiply+0xb2>
 800e344:	9b01      	ldr	r3, [sp, #4]
 800e346:	f845 c003 	str.w	ip, [r5, r3]
 800e34a:	9b03      	ldr	r3, [sp, #12]
 800e34c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e350:	3104      	adds	r1, #4
 800e352:	f1b9 0f00 	cmp.w	r9, #0
 800e356:	d021      	beq.n	800e39c <__multiply+0x144>
 800e358:	682b      	ldr	r3, [r5, #0]
 800e35a:	f104 0c14 	add.w	ip, r4, #20
 800e35e:	46ae      	mov	lr, r5
 800e360:	f04f 0a00 	mov.w	sl, #0
 800e364:	f8bc b000 	ldrh.w	fp, [ip]
 800e368:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e36c:	fb09 770b 	mla	r7, r9, fp, r7
 800e370:	4457      	add	r7, sl
 800e372:	b29b      	uxth	r3, r3
 800e374:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e378:	f84e 3b04 	str.w	r3, [lr], #4
 800e37c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e380:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e384:	f8be 3000 	ldrh.w	r3, [lr]
 800e388:	fb09 330a 	mla	r3, r9, sl, r3
 800e38c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e390:	4562      	cmp	r2, ip
 800e392:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e396:	d8e5      	bhi.n	800e364 <__multiply+0x10c>
 800e398:	9f01      	ldr	r7, [sp, #4]
 800e39a:	51eb      	str	r3, [r5, r7]
 800e39c:	3504      	adds	r5, #4
 800e39e:	e799      	b.n	800e2d4 <__multiply+0x7c>
 800e3a0:	3e01      	subs	r6, #1
 800e3a2:	e79b      	b.n	800e2dc <__multiply+0x84>
 800e3a4:	0800f67e 	.word	0x0800f67e
 800e3a8:	0800f6ef 	.word	0x0800f6ef

0800e3ac <__pow5mult>:
 800e3ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3b0:	4615      	mov	r5, r2
 800e3b2:	f012 0203 	ands.w	r2, r2, #3
 800e3b6:	4607      	mov	r7, r0
 800e3b8:	460e      	mov	r6, r1
 800e3ba:	d007      	beq.n	800e3cc <__pow5mult+0x20>
 800e3bc:	4c25      	ldr	r4, [pc, #148]	@ (800e454 <__pow5mult+0xa8>)
 800e3be:	3a01      	subs	r2, #1
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e3c6:	f7ff fe55 	bl	800e074 <__multadd>
 800e3ca:	4606      	mov	r6, r0
 800e3cc:	10ad      	asrs	r5, r5, #2
 800e3ce:	d03d      	beq.n	800e44c <__pow5mult+0xa0>
 800e3d0:	69fc      	ldr	r4, [r7, #28]
 800e3d2:	b97c      	cbnz	r4, 800e3f4 <__pow5mult+0x48>
 800e3d4:	2010      	movs	r0, #16
 800e3d6:	f7ff fd23 	bl	800de20 <malloc>
 800e3da:	4602      	mov	r2, r0
 800e3dc:	61f8      	str	r0, [r7, #28]
 800e3de:	b928      	cbnz	r0, 800e3ec <__pow5mult+0x40>
 800e3e0:	4b1d      	ldr	r3, [pc, #116]	@ (800e458 <__pow5mult+0xac>)
 800e3e2:	481e      	ldr	r0, [pc, #120]	@ (800e45c <__pow5mult+0xb0>)
 800e3e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e3e8:	f7fe fb2a 	bl	800ca40 <__assert_func>
 800e3ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3f0:	6004      	str	r4, [r0, #0]
 800e3f2:	60c4      	str	r4, [r0, #12]
 800e3f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e3f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e3fc:	b94c      	cbnz	r4, 800e412 <__pow5mult+0x66>
 800e3fe:	f240 2171 	movw	r1, #625	@ 0x271
 800e402:	4638      	mov	r0, r7
 800e404:	f7ff ff12 	bl	800e22c <__i2b>
 800e408:	2300      	movs	r3, #0
 800e40a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e40e:	4604      	mov	r4, r0
 800e410:	6003      	str	r3, [r0, #0]
 800e412:	f04f 0900 	mov.w	r9, #0
 800e416:	07eb      	lsls	r3, r5, #31
 800e418:	d50a      	bpl.n	800e430 <__pow5mult+0x84>
 800e41a:	4631      	mov	r1, r6
 800e41c:	4622      	mov	r2, r4
 800e41e:	4638      	mov	r0, r7
 800e420:	f7ff ff1a 	bl	800e258 <__multiply>
 800e424:	4631      	mov	r1, r6
 800e426:	4680      	mov	r8, r0
 800e428:	4638      	mov	r0, r7
 800e42a:	f7ff fe01 	bl	800e030 <_Bfree>
 800e42e:	4646      	mov	r6, r8
 800e430:	106d      	asrs	r5, r5, #1
 800e432:	d00b      	beq.n	800e44c <__pow5mult+0xa0>
 800e434:	6820      	ldr	r0, [r4, #0]
 800e436:	b938      	cbnz	r0, 800e448 <__pow5mult+0x9c>
 800e438:	4622      	mov	r2, r4
 800e43a:	4621      	mov	r1, r4
 800e43c:	4638      	mov	r0, r7
 800e43e:	f7ff ff0b 	bl	800e258 <__multiply>
 800e442:	6020      	str	r0, [r4, #0]
 800e444:	f8c0 9000 	str.w	r9, [r0]
 800e448:	4604      	mov	r4, r0
 800e44a:	e7e4      	b.n	800e416 <__pow5mult+0x6a>
 800e44c:	4630      	mov	r0, r6
 800e44e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e452:	bf00      	nop
 800e454:	0800f748 	.word	0x0800f748
 800e458:	0800f564 	.word	0x0800f564
 800e45c:	0800f6ef 	.word	0x0800f6ef

0800e460 <__lshift>:
 800e460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e464:	460c      	mov	r4, r1
 800e466:	6849      	ldr	r1, [r1, #4]
 800e468:	6923      	ldr	r3, [r4, #16]
 800e46a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e46e:	68a3      	ldr	r3, [r4, #8]
 800e470:	4607      	mov	r7, r0
 800e472:	4691      	mov	r9, r2
 800e474:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e478:	f108 0601 	add.w	r6, r8, #1
 800e47c:	42b3      	cmp	r3, r6
 800e47e:	db0b      	blt.n	800e498 <__lshift+0x38>
 800e480:	4638      	mov	r0, r7
 800e482:	f7ff fd95 	bl	800dfb0 <_Balloc>
 800e486:	4605      	mov	r5, r0
 800e488:	b948      	cbnz	r0, 800e49e <__lshift+0x3e>
 800e48a:	4602      	mov	r2, r0
 800e48c:	4b28      	ldr	r3, [pc, #160]	@ (800e530 <__lshift+0xd0>)
 800e48e:	4829      	ldr	r0, [pc, #164]	@ (800e534 <__lshift+0xd4>)
 800e490:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e494:	f7fe fad4 	bl	800ca40 <__assert_func>
 800e498:	3101      	adds	r1, #1
 800e49a:	005b      	lsls	r3, r3, #1
 800e49c:	e7ee      	b.n	800e47c <__lshift+0x1c>
 800e49e:	2300      	movs	r3, #0
 800e4a0:	f100 0114 	add.w	r1, r0, #20
 800e4a4:	f100 0210 	add.w	r2, r0, #16
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	4553      	cmp	r3, sl
 800e4ac:	db33      	blt.n	800e516 <__lshift+0xb6>
 800e4ae:	6920      	ldr	r0, [r4, #16]
 800e4b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e4b4:	f104 0314 	add.w	r3, r4, #20
 800e4b8:	f019 091f 	ands.w	r9, r9, #31
 800e4bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4c4:	d02b      	beq.n	800e51e <__lshift+0xbe>
 800e4c6:	f1c9 0e20 	rsb	lr, r9, #32
 800e4ca:	468a      	mov	sl, r1
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	6818      	ldr	r0, [r3, #0]
 800e4d0:	fa00 f009 	lsl.w	r0, r0, r9
 800e4d4:	4310      	orrs	r0, r2
 800e4d6:	f84a 0b04 	str.w	r0, [sl], #4
 800e4da:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4de:	459c      	cmp	ip, r3
 800e4e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e4e4:	d8f3      	bhi.n	800e4ce <__lshift+0x6e>
 800e4e6:	ebac 0304 	sub.w	r3, ip, r4
 800e4ea:	3b15      	subs	r3, #21
 800e4ec:	f023 0303 	bic.w	r3, r3, #3
 800e4f0:	3304      	adds	r3, #4
 800e4f2:	f104 0015 	add.w	r0, r4, #21
 800e4f6:	4584      	cmp	ip, r0
 800e4f8:	bf38      	it	cc
 800e4fa:	2304      	movcc	r3, #4
 800e4fc:	50ca      	str	r2, [r1, r3]
 800e4fe:	b10a      	cbz	r2, 800e504 <__lshift+0xa4>
 800e500:	f108 0602 	add.w	r6, r8, #2
 800e504:	3e01      	subs	r6, #1
 800e506:	4638      	mov	r0, r7
 800e508:	612e      	str	r6, [r5, #16]
 800e50a:	4621      	mov	r1, r4
 800e50c:	f7ff fd90 	bl	800e030 <_Bfree>
 800e510:	4628      	mov	r0, r5
 800e512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e516:	f842 0f04 	str.w	r0, [r2, #4]!
 800e51a:	3301      	adds	r3, #1
 800e51c:	e7c5      	b.n	800e4aa <__lshift+0x4a>
 800e51e:	3904      	subs	r1, #4
 800e520:	f853 2b04 	ldr.w	r2, [r3], #4
 800e524:	f841 2f04 	str.w	r2, [r1, #4]!
 800e528:	459c      	cmp	ip, r3
 800e52a:	d8f9      	bhi.n	800e520 <__lshift+0xc0>
 800e52c:	e7ea      	b.n	800e504 <__lshift+0xa4>
 800e52e:	bf00      	nop
 800e530:	0800f67e 	.word	0x0800f67e
 800e534:	0800f6ef 	.word	0x0800f6ef

0800e538 <__mcmp>:
 800e538:	690a      	ldr	r2, [r1, #16]
 800e53a:	4603      	mov	r3, r0
 800e53c:	6900      	ldr	r0, [r0, #16]
 800e53e:	1a80      	subs	r0, r0, r2
 800e540:	b530      	push	{r4, r5, lr}
 800e542:	d10e      	bne.n	800e562 <__mcmp+0x2a>
 800e544:	3314      	adds	r3, #20
 800e546:	3114      	adds	r1, #20
 800e548:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e54c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e550:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e554:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e558:	4295      	cmp	r5, r2
 800e55a:	d003      	beq.n	800e564 <__mcmp+0x2c>
 800e55c:	d205      	bcs.n	800e56a <__mcmp+0x32>
 800e55e:	f04f 30ff 	mov.w	r0, #4294967295
 800e562:	bd30      	pop	{r4, r5, pc}
 800e564:	42a3      	cmp	r3, r4
 800e566:	d3f3      	bcc.n	800e550 <__mcmp+0x18>
 800e568:	e7fb      	b.n	800e562 <__mcmp+0x2a>
 800e56a:	2001      	movs	r0, #1
 800e56c:	e7f9      	b.n	800e562 <__mcmp+0x2a>
	...

0800e570 <__mdiff>:
 800e570:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e574:	4689      	mov	r9, r1
 800e576:	4606      	mov	r6, r0
 800e578:	4611      	mov	r1, r2
 800e57a:	4648      	mov	r0, r9
 800e57c:	4614      	mov	r4, r2
 800e57e:	f7ff ffdb 	bl	800e538 <__mcmp>
 800e582:	1e05      	subs	r5, r0, #0
 800e584:	d112      	bne.n	800e5ac <__mdiff+0x3c>
 800e586:	4629      	mov	r1, r5
 800e588:	4630      	mov	r0, r6
 800e58a:	f7ff fd11 	bl	800dfb0 <_Balloc>
 800e58e:	4602      	mov	r2, r0
 800e590:	b928      	cbnz	r0, 800e59e <__mdiff+0x2e>
 800e592:	4b3f      	ldr	r3, [pc, #252]	@ (800e690 <__mdiff+0x120>)
 800e594:	f240 2137 	movw	r1, #567	@ 0x237
 800e598:	483e      	ldr	r0, [pc, #248]	@ (800e694 <__mdiff+0x124>)
 800e59a:	f7fe fa51 	bl	800ca40 <__assert_func>
 800e59e:	2301      	movs	r3, #1
 800e5a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	b003      	add	sp, #12
 800e5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ac:	bfbc      	itt	lt
 800e5ae:	464b      	movlt	r3, r9
 800e5b0:	46a1      	movlt	r9, r4
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e5b8:	bfba      	itte	lt
 800e5ba:	461c      	movlt	r4, r3
 800e5bc:	2501      	movlt	r5, #1
 800e5be:	2500      	movge	r5, #0
 800e5c0:	f7ff fcf6 	bl	800dfb0 <_Balloc>
 800e5c4:	4602      	mov	r2, r0
 800e5c6:	b918      	cbnz	r0, 800e5d0 <__mdiff+0x60>
 800e5c8:	4b31      	ldr	r3, [pc, #196]	@ (800e690 <__mdiff+0x120>)
 800e5ca:	f240 2145 	movw	r1, #581	@ 0x245
 800e5ce:	e7e3      	b.n	800e598 <__mdiff+0x28>
 800e5d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e5d4:	6926      	ldr	r6, [r4, #16]
 800e5d6:	60c5      	str	r5, [r0, #12]
 800e5d8:	f109 0310 	add.w	r3, r9, #16
 800e5dc:	f109 0514 	add.w	r5, r9, #20
 800e5e0:	f104 0e14 	add.w	lr, r4, #20
 800e5e4:	f100 0b14 	add.w	fp, r0, #20
 800e5e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e5ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e5f0:	9301      	str	r3, [sp, #4]
 800e5f2:	46d9      	mov	r9, fp
 800e5f4:	f04f 0c00 	mov.w	ip, #0
 800e5f8:	9b01      	ldr	r3, [sp, #4]
 800e5fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e5fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e602:	9301      	str	r3, [sp, #4]
 800e604:	fa1f f38a 	uxth.w	r3, sl
 800e608:	4619      	mov	r1, r3
 800e60a:	b283      	uxth	r3, r0
 800e60c:	1acb      	subs	r3, r1, r3
 800e60e:	0c00      	lsrs	r0, r0, #16
 800e610:	4463      	add	r3, ip
 800e612:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e616:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e61a:	b29b      	uxth	r3, r3
 800e61c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e620:	4576      	cmp	r6, lr
 800e622:	f849 3b04 	str.w	r3, [r9], #4
 800e626:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e62a:	d8e5      	bhi.n	800e5f8 <__mdiff+0x88>
 800e62c:	1b33      	subs	r3, r6, r4
 800e62e:	3b15      	subs	r3, #21
 800e630:	f023 0303 	bic.w	r3, r3, #3
 800e634:	3415      	adds	r4, #21
 800e636:	3304      	adds	r3, #4
 800e638:	42a6      	cmp	r6, r4
 800e63a:	bf38      	it	cc
 800e63c:	2304      	movcc	r3, #4
 800e63e:	441d      	add	r5, r3
 800e640:	445b      	add	r3, fp
 800e642:	461e      	mov	r6, r3
 800e644:	462c      	mov	r4, r5
 800e646:	4544      	cmp	r4, r8
 800e648:	d30e      	bcc.n	800e668 <__mdiff+0xf8>
 800e64a:	f108 0103 	add.w	r1, r8, #3
 800e64e:	1b49      	subs	r1, r1, r5
 800e650:	f021 0103 	bic.w	r1, r1, #3
 800e654:	3d03      	subs	r5, #3
 800e656:	45a8      	cmp	r8, r5
 800e658:	bf38      	it	cc
 800e65a:	2100      	movcc	r1, #0
 800e65c:	440b      	add	r3, r1
 800e65e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e662:	b191      	cbz	r1, 800e68a <__mdiff+0x11a>
 800e664:	6117      	str	r7, [r2, #16]
 800e666:	e79d      	b.n	800e5a4 <__mdiff+0x34>
 800e668:	f854 1b04 	ldr.w	r1, [r4], #4
 800e66c:	46e6      	mov	lr, ip
 800e66e:	0c08      	lsrs	r0, r1, #16
 800e670:	fa1c fc81 	uxtah	ip, ip, r1
 800e674:	4471      	add	r1, lr
 800e676:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e67a:	b289      	uxth	r1, r1
 800e67c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e680:	f846 1b04 	str.w	r1, [r6], #4
 800e684:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e688:	e7dd      	b.n	800e646 <__mdiff+0xd6>
 800e68a:	3f01      	subs	r7, #1
 800e68c:	e7e7      	b.n	800e65e <__mdiff+0xee>
 800e68e:	bf00      	nop
 800e690:	0800f67e 	.word	0x0800f67e
 800e694:	0800f6ef 	.word	0x0800f6ef

0800e698 <__ulp>:
 800e698:	b082      	sub	sp, #8
 800e69a:	ed8d 0b00 	vstr	d0, [sp]
 800e69e:	9a01      	ldr	r2, [sp, #4]
 800e6a0:	4b0f      	ldr	r3, [pc, #60]	@ (800e6e0 <__ulp+0x48>)
 800e6a2:	4013      	ands	r3, r2
 800e6a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	dc08      	bgt.n	800e6be <__ulp+0x26>
 800e6ac:	425b      	negs	r3, r3
 800e6ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e6b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e6b6:	da04      	bge.n	800e6c2 <__ulp+0x2a>
 800e6b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e6bc:	4113      	asrs	r3, r2
 800e6be:	2200      	movs	r2, #0
 800e6c0:	e008      	b.n	800e6d4 <__ulp+0x3c>
 800e6c2:	f1a2 0314 	sub.w	r3, r2, #20
 800e6c6:	2b1e      	cmp	r3, #30
 800e6c8:	bfda      	itte	le
 800e6ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e6ce:	40da      	lsrle	r2, r3
 800e6d0:	2201      	movgt	r2, #1
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	4619      	mov	r1, r3
 800e6d6:	4610      	mov	r0, r2
 800e6d8:	ec41 0b10 	vmov	d0, r0, r1
 800e6dc:	b002      	add	sp, #8
 800e6de:	4770      	bx	lr
 800e6e0:	7ff00000 	.word	0x7ff00000

0800e6e4 <__b2d>:
 800e6e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6e8:	6906      	ldr	r6, [r0, #16]
 800e6ea:	f100 0814 	add.w	r8, r0, #20
 800e6ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e6f2:	1f37      	subs	r7, r6, #4
 800e6f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e6f8:	4610      	mov	r0, r2
 800e6fa:	f7ff fd4b 	bl	800e194 <__hi0bits>
 800e6fe:	f1c0 0320 	rsb	r3, r0, #32
 800e702:	280a      	cmp	r0, #10
 800e704:	600b      	str	r3, [r1, #0]
 800e706:	491b      	ldr	r1, [pc, #108]	@ (800e774 <__b2d+0x90>)
 800e708:	dc15      	bgt.n	800e736 <__b2d+0x52>
 800e70a:	f1c0 0c0b 	rsb	ip, r0, #11
 800e70e:	fa22 f30c 	lsr.w	r3, r2, ip
 800e712:	45b8      	cmp	r8, r7
 800e714:	ea43 0501 	orr.w	r5, r3, r1
 800e718:	bf34      	ite	cc
 800e71a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e71e:	2300      	movcs	r3, #0
 800e720:	3015      	adds	r0, #21
 800e722:	fa02 f000 	lsl.w	r0, r2, r0
 800e726:	fa23 f30c 	lsr.w	r3, r3, ip
 800e72a:	4303      	orrs	r3, r0
 800e72c:	461c      	mov	r4, r3
 800e72e:	ec45 4b10 	vmov	d0, r4, r5
 800e732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e736:	45b8      	cmp	r8, r7
 800e738:	bf3a      	itte	cc
 800e73a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e73e:	f1a6 0708 	subcc.w	r7, r6, #8
 800e742:	2300      	movcs	r3, #0
 800e744:	380b      	subs	r0, #11
 800e746:	d012      	beq.n	800e76e <__b2d+0x8a>
 800e748:	f1c0 0120 	rsb	r1, r0, #32
 800e74c:	fa23 f401 	lsr.w	r4, r3, r1
 800e750:	4082      	lsls	r2, r0
 800e752:	4322      	orrs	r2, r4
 800e754:	4547      	cmp	r7, r8
 800e756:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e75a:	bf8c      	ite	hi
 800e75c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e760:	2200      	movls	r2, #0
 800e762:	4083      	lsls	r3, r0
 800e764:	40ca      	lsrs	r2, r1
 800e766:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e76a:	4313      	orrs	r3, r2
 800e76c:	e7de      	b.n	800e72c <__b2d+0x48>
 800e76e:	ea42 0501 	orr.w	r5, r2, r1
 800e772:	e7db      	b.n	800e72c <__b2d+0x48>
 800e774:	3ff00000 	.word	0x3ff00000

0800e778 <__d2b>:
 800e778:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e77c:	460f      	mov	r7, r1
 800e77e:	2101      	movs	r1, #1
 800e780:	ec59 8b10 	vmov	r8, r9, d0
 800e784:	4616      	mov	r6, r2
 800e786:	f7ff fc13 	bl	800dfb0 <_Balloc>
 800e78a:	4604      	mov	r4, r0
 800e78c:	b930      	cbnz	r0, 800e79c <__d2b+0x24>
 800e78e:	4602      	mov	r2, r0
 800e790:	4b23      	ldr	r3, [pc, #140]	@ (800e820 <__d2b+0xa8>)
 800e792:	4824      	ldr	r0, [pc, #144]	@ (800e824 <__d2b+0xac>)
 800e794:	f240 310f 	movw	r1, #783	@ 0x30f
 800e798:	f7fe f952 	bl	800ca40 <__assert_func>
 800e79c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e7a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e7a4:	b10d      	cbz	r5, 800e7aa <__d2b+0x32>
 800e7a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e7aa:	9301      	str	r3, [sp, #4]
 800e7ac:	f1b8 0300 	subs.w	r3, r8, #0
 800e7b0:	d023      	beq.n	800e7fa <__d2b+0x82>
 800e7b2:	4668      	mov	r0, sp
 800e7b4:	9300      	str	r3, [sp, #0]
 800e7b6:	f7ff fd0c 	bl	800e1d2 <__lo0bits>
 800e7ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e7be:	b1d0      	cbz	r0, 800e7f6 <__d2b+0x7e>
 800e7c0:	f1c0 0320 	rsb	r3, r0, #32
 800e7c4:	fa02 f303 	lsl.w	r3, r2, r3
 800e7c8:	430b      	orrs	r3, r1
 800e7ca:	40c2      	lsrs	r2, r0
 800e7cc:	6163      	str	r3, [r4, #20]
 800e7ce:	9201      	str	r2, [sp, #4]
 800e7d0:	9b01      	ldr	r3, [sp, #4]
 800e7d2:	61a3      	str	r3, [r4, #24]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	bf0c      	ite	eq
 800e7d8:	2201      	moveq	r2, #1
 800e7da:	2202      	movne	r2, #2
 800e7dc:	6122      	str	r2, [r4, #16]
 800e7de:	b1a5      	cbz	r5, 800e80a <__d2b+0x92>
 800e7e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e7e4:	4405      	add	r5, r0
 800e7e6:	603d      	str	r5, [r7, #0]
 800e7e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e7ec:	6030      	str	r0, [r6, #0]
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	b003      	add	sp, #12
 800e7f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7f6:	6161      	str	r1, [r4, #20]
 800e7f8:	e7ea      	b.n	800e7d0 <__d2b+0x58>
 800e7fa:	a801      	add	r0, sp, #4
 800e7fc:	f7ff fce9 	bl	800e1d2 <__lo0bits>
 800e800:	9b01      	ldr	r3, [sp, #4]
 800e802:	6163      	str	r3, [r4, #20]
 800e804:	3020      	adds	r0, #32
 800e806:	2201      	movs	r2, #1
 800e808:	e7e8      	b.n	800e7dc <__d2b+0x64>
 800e80a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e80e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e812:	6038      	str	r0, [r7, #0]
 800e814:	6918      	ldr	r0, [r3, #16]
 800e816:	f7ff fcbd 	bl	800e194 <__hi0bits>
 800e81a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e81e:	e7e5      	b.n	800e7ec <__d2b+0x74>
 800e820:	0800f67e 	.word	0x0800f67e
 800e824:	0800f6ef 	.word	0x0800f6ef

0800e828 <__ratio>:
 800e828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e82c:	b085      	sub	sp, #20
 800e82e:	e9cd 1000 	strd	r1, r0, [sp]
 800e832:	a902      	add	r1, sp, #8
 800e834:	f7ff ff56 	bl	800e6e4 <__b2d>
 800e838:	9800      	ldr	r0, [sp, #0]
 800e83a:	a903      	add	r1, sp, #12
 800e83c:	ec55 4b10 	vmov	r4, r5, d0
 800e840:	f7ff ff50 	bl	800e6e4 <__b2d>
 800e844:	9b01      	ldr	r3, [sp, #4]
 800e846:	6919      	ldr	r1, [r3, #16]
 800e848:	9b00      	ldr	r3, [sp, #0]
 800e84a:	691b      	ldr	r3, [r3, #16]
 800e84c:	1ac9      	subs	r1, r1, r3
 800e84e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e852:	1a9b      	subs	r3, r3, r2
 800e854:	ec5b ab10 	vmov	sl, fp, d0
 800e858:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	bfce      	itee	gt
 800e860:	462a      	movgt	r2, r5
 800e862:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e866:	465a      	movle	r2, fp
 800e868:	462f      	mov	r7, r5
 800e86a:	46d9      	mov	r9, fp
 800e86c:	bfcc      	ite	gt
 800e86e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e872:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e876:	464b      	mov	r3, r9
 800e878:	4652      	mov	r2, sl
 800e87a:	4620      	mov	r0, r4
 800e87c:	4639      	mov	r1, r7
 800e87e:	f7f2 f81d 	bl	80008bc <__aeabi_ddiv>
 800e882:	ec41 0b10 	vmov	d0, r0, r1
 800e886:	b005      	add	sp, #20
 800e888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e88c <__copybits>:
 800e88c:	3901      	subs	r1, #1
 800e88e:	b570      	push	{r4, r5, r6, lr}
 800e890:	1149      	asrs	r1, r1, #5
 800e892:	6914      	ldr	r4, [r2, #16]
 800e894:	3101      	adds	r1, #1
 800e896:	f102 0314 	add.w	r3, r2, #20
 800e89a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e89e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e8a2:	1f05      	subs	r5, r0, #4
 800e8a4:	42a3      	cmp	r3, r4
 800e8a6:	d30c      	bcc.n	800e8c2 <__copybits+0x36>
 800e8a8:	1aa3      	subs	r3, r4, r2
 800e8aa:	3b11      	subs	r3, #17
 800e8ac:	f023 0303 	bic.w	r3, r3, #3
 800e8b0:	3211      	adds	r2, #17
 800e8b2:	42a2      	cmp	r2, r4
 800e8b4:	bf88      	it	hi
 800e8b6:	2300      	movhi	r3, #0
 800e8b8:	4418      	add	r0, r3
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	4288      	cmp	r0, r1
 800e8be:	d305      	bcc.n	800e8cc <__copybits+0x40>
 800e8c0:	bd70      	pop	{r4, r5, r6, pc}
 800e8c2:	f853 6b04 	ldr.w	r6, [r3], #4
 800e8c6:	f845 6f04 	str.w	r6, [r5, #4]!
 800e8ca:	e7eb      	b.n	800e8a4 <__copybits+0x18>
 800e8cc:	f840 3b04 	str.w	r3, [r0], #4
 800e8d0:	e7f4      	b.n	800e8bc <__copybits+0x30>

0800e8d2 <__any_on>:
 800e8d2:	f100 0214 	add.w	r2, r0, #20
 800e8d6:	6900      	ldr	r0, [r0, #16]
 800e8d8:	114b      	asrs	r3, r1, #5
 800e8da:	4298      	cmp	r0, r3
 800e8dc:	b510      	push	{r4, lr}
 800e8de:	db11      	blt.n	800e904 <__any_on+0x32>
 800e8e0:	dd0a      	ble.n	800e8f8 <__any_on+0x26>
 800e8e2:	f011 011f 	ands.w	r1, r1, #31
 800e8e6:	d007      	beq.n	800e8f8 <__any_on+0x26>
 800e8e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e8ec:	fa24 f001 	lsr.w	r0, r4, r1
 800e8f0:	fa00 f101 	lsl.w	r1, r0, r1
 800e8f4:	428c      	cmp	r4, r1
 800e8f6:	d10b      	bne.n	800e910 <__any_on+0x3e>
 800e8f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e8fc:	4293      	cmp	r3, r2
 800e8fe:	d803      	bhi.n	800e908 <__any_on+0x36>
 800e900:	2000      	movs	r0, #0
 800e902:	bd10      	pop	{r4, pc}
 800e904:	4603      	mov	r3, r0
 800e906:	e7f7      	b.n	800e8f8 <__any_on+0x26>
 800e908:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e90c:	2900      	cmp	r1, #0
 800e90e:	d0f5      	beq.n	800e8fc <__any_on+0x2a>
 800e910:	2001      	movs	r0, #1
 800e912:	e7f6      	b.n	800e902 <__any_on+0x30>

0800e914 <__ascii_wctomb>:
 800e914:	4603      	mov	r3, r0
 800e916:	4608      	mov	r0, r1
 800e918:	b141      	cbz	r1, 800e92c <__ascii_wctomb+0x18>
 800e91a:	2aff      	cmp	r2, #255	@ 0xff
 800e91c:	d904      	bls.n	800e928 <__ascii_wctomb+0x14>
 800e91e:	228a      	movs	r2, #138	@ 0x8a
 800e920:	601a      	str	r2, [r3, #0]
 800e922:	f04f 30ff 	mov.w	r0, #4294967295
 800e926:	4770      	bx	lr
 800e928:	700a      	strb	r2, [r1, #0]
 800e92a:	2001      	movs	r0, #1
 800e92c:	4770      	bx	lr

0800e92e <__ssputs_r>:
 800e92e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e932:	688e      	ldr	r6, [r1, #8]
 800e934:	461f      	mov	r7, r3
 800e936:	42be      	cmp	r6, r7
 800e938:	680b      	ldr	r3, [r1, #0]
 800e93a:	4682      	mov	sl, r0
 800e93c:	460c      	mov	r4, r1
 800e93e:	4690      	mov	r8, r2
 800e940:	d82d      	bhi.n	800e99e <__ssputs_r+0x70>
 800e942:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e946:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e94a:	d026      	beq.n	800e99a <__ssputs_r+0x6c>
 800e94c:	6965      	ldr	r5, [r4, #20]
 800e94e:	6909      	ldr	r1, [r1, #16]
 800e950:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e954:	eba3 0901 	sub.w	r9, r3, r1
 800e958:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e95c:	1c7b      	adds	r3, r7, #1
 800e95e:	444b      	add	r3, r9
 800e960:	106d      	asrs	r5, r5, #1
 800e962:	429d      	cmp	r5, r3
 800e964:	bf38      	it	cc
 800e966:	461d      	movcc	r5, r3
 800e968:	0553      	lsls	r3, r2, #21
 800e96a:	d527      	bpl.n	800e9bc <__ssputs_r+0x8e>
 800e96c:	4629      	mov	r1, r5
 800e96e:	f7ff fa81 	bl	800de74 <_malloc_r>
 800e972:	4606      	mov	r6, r0
 800e974:	b360      	cbz	r0, 800e9d0 <__ssputs_r+0xa2>
 800e976:	6921      	ldr	r1, [r4, #16]
 800e978:	464a      	mov	r2, r9
 800e97a:	f7fe f848 	bl	800ca0e <memcpy>
 800e97e:	89a3      	ldrh	r3, [r4, #12]
 800e980:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e988:	81a3      	strh	r3, [r4, #12]
 800e98a:	6126      	str	r6, [r4, #16]
 800e98c:	6165      	str	r5, [r4, #20]
 800e98e:	444e      	add	r6, r9
 800e990:	eba5 0509 	sub.w	r5, r5, r9
 800e994:	6026      	str	r6, [r4, #0]
 800e996:	60a5      	str	r5, [r4, #8]
 800e998:	463e      	mov	r6, r7
 800e99a:	42be      	cmp	r6, r7
 800e99c:	d900      	bls.n	800e9a0 <__ssputs_r+0x72>
 800e99e:	463e      	mov	r6, r7
 800e9a0:	6820      	ldr	r0, [r4, #0]
 800e9a2:	4632      	mov	r2, r6
 800e9a4:	4641      	mov	r1, r8
 800e9a6:	f000 f9d7 	bl	800ed58 <memmove>
 800e9aa:	68a3      	ldr	r3, [r4, #8]
 800e9ac:	1b9b      	subs	r3, r3, r6
 800e9ae:	60a3      	str	r3, [r4, #8]
 800e9b0:	6823      	ldr	r3, [r4, #0]
 800e9b2:	4433      	add	r3, r6
 800e9b4:	6023      	str	r3, [r4, #0]
 800e9b6:	2000      	movs	r0, #0
 800e9b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9bc:	462a      	mov	r2, r5
 800e9be:	f000 fa10 	bl	800ede2 <_realloc_r>
 800e9c2:	4606      	mov	r6, r0
 800e9c4:	2800      	cmp	r0, #0
 800e9c6:	d1e0      	bne.n	800e98a <__ssputs_r+0x5c>
 800e9c8:	6921      	ldr	r1, [r4, #16]
 800e9ca:	4650      	mov	r0, sl
 800e9cc:	f7fe fea4 	bl	800d718 <_free_r>
 800e9d0:	230c      	movs	r3, #12
 800e9d2:	f8ca 3000 	str.w	r3, [sl]
 800e9d6:	89a3      	ldrh	r3, [r4, #12]
 800e9d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9dc:	81a3      	strh	r3, [r4, #12]
 800e9de:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e2:	e7e9      	b.n	800e9b8 <__ssputs_r+0x8a>

0800e9e4 <_svfiprintf_r>:
 800e9e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9e8:	4698      	mov	r8, r3
 800e9ea:	898b      	ldrh	r3, [r1, #12]
 800e9ec:	061b      	lsls	r3, r3, #24
 800e9ee:	b09d      	sub	sp, #116	@ 0x74
 800e9f0:	4607      	mov	r7, r0
 800e9f2:	460d      	mov	r5, r1
 800e9f4:	4614      	mov	r4, r2
 800e9f6:	d510      	bpl.n	800ea1a <_svfiprintf_r+0x36>
 800e9f8:	690b      	ldr	r3, [r1, #16]
 800e9fa:	b973      	cbnz	r3, 800ea1a <_svfiprintf_r+0x36>
 800e9fc:	2140      	movs	r1, #64	@ 0x40
 800e9fe:	f7ff fa39 	bl	800de74 <_malloc_r>
 800ea02:	6028      	str	r0, [r5, #0]
 800ea04:	6128      	str	r0, [r5, #16]
 800ea06:	b930      	cbnz	r0, 800ea16 <_svfiprintf_r+0x32>
 800ea08:	230c      	movs	r3, #12
 800ea0a:	603b      	str	r3, [r7, #0]
 800ea0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea10:	b01d      	add	sp, #116	@ 0x74
 800ea12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea16:	2340      	movs	r3, #64	@ 0x40
 800ea18:	616b      	str	r3, [r5, #20]
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea1e:	2320      	movs	r3, #32
 800ea20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ea24:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea28:	2330      	movs	r3, #48	@ 0x30
 800ea2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ebc8 <_svfiprintf_r+0x1e4>
 800ea2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ea32:	f04f 0901 	mov.w	r9, #1
 800ea36:	4623      	mov	r3, r4
 800ea38:	469a      	mov	sl, r3
 800ea3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea3e:	b10a      	cbz	r2, 800ea44 <_svfiprintf_r+0x60>
 800ea40:	2a25      	cmp	r2, #37	@ 0x25
 800ea42:	d1f9      	bne.n	800ea38 <_svfiprintf_r+0x54>
 800ea44:	ebba 0b04 	subs.w	fp, sl, r4
 800ea48:	d00b      	beq.n	800ea62 <_svfiprintf_r+0x7e>
 800ea4a:	465b      	mov	r3, fp
 800ea4c:	4622      	mov	r2, r4
 800ea4e:	4629      	mov	r1, r5
 800ea50:	4638      	mov	r0, r7
 800ea52:	f7ff ff6c 	bl	800e92e <__ssputs_r>
 800ea56:	3001      	adds	r0, #1
 800ea58:	f000 80a7 	beq.w	800ebaa <_svfiprintf_r+0x1c6>
 800ea5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea5e:	445a      	add	r2, fp
 800ea60:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea62:	f89a 3000 	ldrb.w	r3, [sl]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	f000 809f 	beq.w	800ebaa <_svfiprintf_r+0x1c6>
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ea72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea76:	f10a 0a01 	add.w	sl, sl, #1
 800ea7a:	9304      	str	r3, [sp, #16]
 800ea7c:	9307      	str	r3, [sp, #28]
 800ea7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea82:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea84:	4654      	mov	r4, sl
 800ea86:	2205      	movs	r2, #5
 800ea88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea8c:	484e      	ldr	r0, [pc, #312]	@ (800ebc8 <_svfiprintf_r+0x1e4>)
 800ea8e:	f7f1 fbd7 	bl	8000240 <memchr>
 800ea92:	9a04      	ldr	r2, [sp, #16]
 800ea94:	b9d8      	cbnz	r0, 800eace <_svfiprintf_r+0xea>
 800ea96:	06d0      	lsls	r0, r2, #27
 800ea98:	bf44      	itt	mi
 800ea9a:	2320      	movmi	r3, #32
 800ea9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eaa0:	0711      	lsls	r1, r2, #28
 800eaa2:	bf44      	itt	mi
 800eaa4:	232b      	movmi	r3, #43	@ 0x2b
 800eaa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eaaa:	f89a 3000 	ldrb.w	r3, [sl]
 800eaae:	2b2a      	cmp	r3, #42	@ 0x2a
 800eab0:	d015      	beq.n	800eade <_svfiprintf_r+0xfa>
 800eab2:	9a07      	ldr	r2, [sp, #28]
 800eab4:	4654      	mov	r4, sl
 800eab6:	2000      	movs	r0, #0
 800eab8:	f04f 0c0a 	mov.w	ip, #10
 800eabc:	4621      	mov	r1, r4
 800eabe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eac2:	3b30      	subs	r3, #48	@ 0x30
 800eac4:	2b09      	cmp	r3, #9
 800eac6:	d94b      	bls.n	800eb60 <_svfiprintf_r+0x17c>
 800eac8:	b1b0      	cbz	r0, 800eaf8 <_svfiprintf_r+0x114>
 800eaca:	9207      	str	r2, [sp, #28]
 800eacc:	e014      	b.n	800eaf8 <_svfiprintf_r+0x114>
 800eace:	eba0 0308 	sub.w	r3, r0, r8
 800ead2:	fa09 f303 	lsl.w	r3, r9, r3
 800ead6:	4313      	orrs	r3, r2
 800ead8:	9304      	str	r3, [sp, #16]
 800eada:	46a2      	mov	sl, r4
 800eadc:	e7d2      	b.n	800ea84 <_svfiprintf_r+0xa0>
 800eade:	9b03      	ldr	r3, [sp, #12]
 800eae0:	1d19      	adds	r1, r3, #4
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	9103      	str	r1, [sp, #12]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	bfbb      	ittet	lt
 800eaea:	425b      	neglt	r3, r3
 800eaec:	f042 0202 	orrlt.w	r2, r2, #2
 800eaf0:	9307      	strge	r3, [sp, #28]
 800eaf2:	9307      	strlt	r3, [sp, #28]
 800eaf4:	bfb8      	it	lt
 800eaf6:	9204      	strlt	r2, [sp, #16]
 800eaf8:	7823      	ldrb	r3, [r4, #0]
 800eafa:	2b2e      	cmp	r3, #46	@ 0x2e
 800eafc:	d10a      	bne.n	800eb14 <_svfiprintf_r+0x130>
 800eafe:	7863      	ldrb	r3, [r4, #1]
 800eb00:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb02:	d132      	bne.n	800eb6a <_svfiprintf_r+0x186>
 800eb04:	9b03      	ldr	r3, [sp, #12]
 800eb06:	1d1a      	adds	r2, r3, #4
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	9203      	str	r2, [sp, #12]
 800eb0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eb10:	3402      	adds	r4, #2
 800eb12:	9305      	str	r3, [sp, #20]
 800eb14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ebd8 <_svfiprintf_r+0x1f4>
 800eb18:	7821      	ldrb	r1, [r4, #0]
 800eb1a:	2203      	movs	r2, #3
 800eb1c:	4650      	mov	r0, sl
 800eb1e:	f7f1 fb8f 	bl	8000240 <memchr>
 800eb22:	b138      	cbz	r0, 800eb34 <_svfiprintf_r+0x150>
 800eb24:	9b04      	ldr	r3, [sp, #16]
 800eb26:	eba0 000a 	sub.w	r0, r0, sl
 800eb2a:	2240      	movs	r2, #64	@ 0x40
 800eb2c:	4082      	lsls	r2, r0
 800eb2e:	4313      	orrs	r3, r2
 800eb30:	3401      	adds	r4, #1
 800eb32:	9304      	str	r3, [sp, #16]
 800eb34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb38:	4824      	ldr	r0, [pc, #144]	@ (800ebcc <_svfiprintf_r+0x1e8>)
 800eb3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eb3e:	2206      	movs	r2, #6
 800eb40:	f7f1 fb7e 	bl	8000240 <memchr>
 800eb44:	2800      	cmp	r0, #0
 800eb46:	d036      	beq.n	800ebb6 <_svfiprintf_r+0x1d2>
 800eb48:	4b21      	ldr	r3, [pc, #132]	@ (800ebd0 <_svfiprintf_r+0x1ec>)
 800eb4a:	bb1b      	cbnz	r3, 800eb94 <_svfiprintf_r+0x1b0>
 800eb4c:	9b03      	ldr	r3, [sp, #12]
 800eb4e:	3307      	adds	r3, #7
 800eb50:	f023 0307 	bic.w	r3, r3, #7
 800eb54:	3308      	adds	r3, #8
 800eb56:	9303      	str	r3, [sp, #12]
 800eb58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb5a:	4433      	add	r3, r6
 800eb5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb5e:	e76a      	b.n	800ea36 <_svfiprintf_r+0x52>
 800eb60:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb64:	460c      	mov	r4, r1
 800eb66:	2001      	movs	r0, #1
 800eb68:	e7a8      	b.n	800eabc <_svfiprintf_r+0xd8>
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	3401      	adds	r4, #1
 800eb6e:	9305      	str	r3, [sp, #20]
 800eb70:	4619      	mov	r1, r3
 800eb72:	f04f 0c0a 	mov.w	ip, #10
 800eb76:	4620      	mov	r0, r4
 800eb78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb7c:	3a30      	subs	r2, #48	@ 0x30
 800eb7e:	2a09      	cmp	r2, #9
 800eb80:	d903      	bls.n	800eb8a <_svfiprintf_r+0x1a6>
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d0c6      	beq.n	800eb14 <_svfiprintf_r+0x130>
 800eb86:	9105      	str	r1, [sp, #20]
 800eb88:	e7c4      	b.n	800eb14 <_svfiprintf_r+0x130>
 800eb8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb8e:	4604      	mov	r4, r0
 800eb90:	2301      	movs	r3, #1
 800eb92:	e7f0      	b.n	800eb76 <_svfiprintf_r+0x192>
 800eb94:	ab03      	add	r3, sp, #12
 800eb96:	9300      	str	r3, [sp, #0]
 800eb98:	462a      	mov	r2, r5
 800eb9a:	4b0e      	ldr	r3, [pc, #56]	@ (800ebd4 <_svfiprintf_r+0x1f0>)
 800eb9c:	a904      	add	r1, sp, #16
 800eb9e:	4638      	mov	r0, r7
 800eba0:	f7fd f96a 	bl	800be78 <_printf_float>
 800eba4:	1c42      	adds	r2, r0, #1
 800eba6:	4606      	mov	r6, r0
 800eba8:	d1d6      	bne.n	800eb58 <_svfiprintf_r+0x174>
 800ebaa:	89ab      	ldrh	r3, [r5, #12]
 800ebac:	065b      	lsls	r3, r3, #25
 800ebae:	f53f af2d 	bmi.w	800ea0c <_svfiprintf_r+0x28>
 800ebb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ebb4:	e72c      	b.n	800ea10 <_svfiprintf_r+0x2c>
 800ebb6:	ab03      	add	r3, sp, #12
 800ebb8:	9300      	str	r3, [sp, #0]
 800ebba:	462a      	mov	r2, r5
 800ebbc:	4b05      	ldr	r3, [pc, #20]	@ (800ebd4 <_svfiprintf_r+0x1f0>)
 800ebbe:	a904      	add	r1, sp, #16
 800ebc0:	4638      	mov	r0, r7
 800ebc2:	f7fd fbf1 	bl	800c3a8 <_printf_i>
 800ebc6:	e7ed      	b.n	800eba4 <_svfiprintf_r+0x1c0>
 800ebc8:	0800f949 	.word	0x0800f949
 800ebcc:	0800f953 	.word	0x0800f953
 800ebd0:	0800be79 	.word	0x0800be79
 800ebd4:	0800e92f 	.word	0x0800e92f
 800ebd8:	0800f94f 	.word	0x0800f94f

0800ebdc <__sflush_r>:
 800ebdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ebe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebe4:	0716      	lsls	r6, r2, #28
 800ebe6:	4605      	mov	r5, r0
 800ebe8:	460c      	mov	r4, r1
 800ebea:	d454      	bmi.n	800ec96 <__sflush_r+0xba>
 800ebec:	684b      	ldr	r3, [r1, #4]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	dc02      	bgt.n	800ebf8 <__sflush_r+0x1c>
 800ebf2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	dd48      	ble.n	800ec8a <__sflush_r+0xae>
 800ebf8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ebfa:	2e00      	cmp	r6, #0
 800ebfc:	d045      	beq.n	800ec8a <__sflush_r+0xae>
 800ebfe:	2300      	movs	r3, #0
 800ec00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ec04:	682f      	ldr	r7, [r5, #0]
 800ec06:	6a21      	ldr	r1, [r4, #32]
 800ec08:	602b      	str	r3, [r5, #0]
 800ec0a:	d030      	beq.n	800ec6e <__sflush_r+0x92>
 800ec0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ec0e:	89a3      	ldrh	r3, [r4, #12]
 800ec10:	0759      	lsls	r1, r3, #29
 800ec12:	d505      	bpl.n	800ec20 <__sflush_r+0x44>
 800ec14:	6863      	ldr	r3, [r4, #4]
 800ec16:	1ad2      	subs	r2, r2, r3
 800ec18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ec1a:	b10b      	cbz	r3, 800ec20 <__sflush_r+0x44>
 800ec1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ec1e:	1ad2      	subs	r2, r2, r3
 800ec20:	2300      	movs	r3, #0
 800ec22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec24:	6a21      	ldr	r1, [r4, #32]
 800ec26:	4628      	mov	r0, r5
 800ec28:	47b0      	blx	r6
 800ec2a:	1c43      	adds	r3, r0, #1
 800ec2c:	89a3      	ldrh	r3, [r4, #12]
 800ec2e:	d106      	bne.n	800ec3e <__sflush_r+0x62>
 800ec30:	6829      	ldr	r1, [r5, #0]
 800ec32:	291d      	cmp	r1, #29
 800ec34:	d82b      	bhi.n	800ec8e <__sflush_r+0xb2>
 800ec36:	4a2a      	ldr	r2, [pc, #168]	@ (800ece0 <__sflush_r+0x104>)
 800ec38:	410a      	asrs	r2, r1
 800ec3a:	07d6      	lsls	r6, r2, #31
 800ec3c:	d427      	bmi.n	800ec8e <__sflush_r+0xb2>
 800ec3e:	2200      	movs	r2, #0
 800ec40:	6062      	str	r2, [r4, #4]
 800ec42:	04d9      	lsls	r1, r3, #19
 800ec44:	6922      	ldr	r2, [r4, #16]
 800ec46:	6022      	str	r2, [r4, #0]
 800ec48:	d504      	bpl.n	800ec54 <__sflush_r+0x78>
 800ec4a:	1c42      	adds	r2, r0, #1
 800ec4c:	d101      	bne.n	800ec52 <__sflush_r+0x76>
 800ec4e:	682b      	ldr	r3, [r5, #0]
 800ec50:	b903      	cbnz	r3, 800ec54 <__sflush_r+0x78>
 800ec52:	6560      	str	r0, [r4, #84]	@ 0x54
 800ec54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec56:	602f      	str	r7, [r5, #0]
 800ec58:	b1b9      	cbz	r1, 800ec8a <__sflush_r+0xae>
 800ec5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec5e:	4299      	cmp	r1, r3
 800ec60:	d002      	beq.n	800ec68 <__sflush_r+0x8c>
 800ec62:	4628      	mov	r0, r5
 800ec64:	f7fe fd58 	bl	800d718 <_free_r>
 800ec68:	2300      	movs	r3, #0
 800ec6a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec6c:	e00d      	b.n	800ec8a <__sflush_r+0xae>
 800ec6e:	2301      	movs	r3, #1
 800ec70:	4628      	mov	r0, r5
 800ec72:	47b0      	blx	r6
 800ec74:	4602      	mov	r2, r0
 800ec76:	1c50      	adds	r0, r2, #1
 800ec78:	d1c9      	bne.n	800ec0e <__sflush_r+0x32>
 800ec7a:	682b      	ldr	r3, [r5, #0]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d0c6      	beq.n	800ec0e <__sflush_r+0x32>
 800ec80:	2b1d      	cmp	r3, #29
 800ec82:	d001      	beq.n	800ec88 <__sflush_r+0xac>
 800ec84:	2b16      	cmp	r3, #22
 800ec86:	d11e      	bne.n	800ecc6 <__sflush_r+0xea>
 800ec88:	602f      	str	r7, [r5, #0]
 800ec8a:	2000      	movs	r0, #0
 800ec8c:	e022      	b.n	800ecd4 <__sflush_r+0xf8>
 800ec8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec92:	b21b      	sxth	r3, r3
 800ec94:	e01b      	b.n	800ecce <__sflush_r+0xf2>
 800ec96:	690f      	ldr	r7, [r1, #16]
 800ec98:	2f00      	cmp	r7, #0
 800ec9a:	d0f6      	beq.n	800ec8a <__sflush_r+0xae>
 800ec9c:	0793      	lsls	r3, r2, #30
 800ec9e:	680e      	ldr	r6, [r1, #0]
 800eca0:	bf08      	it	eq
 800eca2:	694b      	ldreq	r3, [r1, #20]
 800eca4:	600f      	str	r7, [r1, #0]
 800eca6:	bf18      	it	ne
 800eca8:	2300      	movne	r3, #0
 800ecaa:	eba6 0807 	sub.w	r8, r6, r7
 800ecae:	608b      	str	r3, [r1, #8]
 800ecb0:	f1b8 0f00 	cmp.w	r8, #0
 800ecb4:	dde9      	ble.n	800ec8a <__sflush_r+0xae>
 800ecb6:	6a21      	ldr	r1, [r4, #32]
 800ecb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ecba:	4643      	mov	r3, r8
 800ecbc:	463a      	mov	r2, r7
 800ecbe:	4628      	mov	r0, r5
 800ecc0:	47b0      	blx	r6
 800ecc2:	2800      	cmp	r0, #0
 800ecc4:	dc08      	bgt.n	800ecd8 <__sflush_r+0xfc>
 800ecc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecce:	81a3      	strh	r3, [r4, #12]
 800ecd0:	f04f 30ff 	mov.w	r0, #4294967295
 800ecd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecd8:	4407      	add	r7, r0
 800ecda:	eba8 0800 	sub.w	r8, r8, r0
 800ecde:	e7e7      	b.n	800ecb0 <__sflush_r+0xd4>
 800ece0:	dfbffffe 	.word	0xdfbffffe

0800ece4 <_fflush_r>:
 800ece4:	b538      	push	{r3, r4, r5, lr}
 800ece6:	690b      	ldr	r3, [r1, #16]
 800ece8:	4605      	mov	r5, r0
 800ecea:	460c      	mov	r4, r1
 800ecec:	b913      	cbnz	r3, 800ecf4 <_fflush_r+0x10>
 800ecee:	2500      	movs	r5, #0
 800ecf0:	4628      	mov	r0, r5
 800ecf2:	bd38      	pop	{r3, r4, r5, pc}
 800ecf4:	b118      	cbz	r0, 800ecfe <_fflush_r+0x1a>
 800ecf6:	6a03      	ldr	r3, [r0, #32]
 800ecf8:	b90b      	cbnz	r3, 800ecfe <_fflush_r+0x1a>
 800ecfa:	f7fd fd01 	bl	800c700 <__sinit>
 800ecfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d0f3      	beq.n	800ecee <_fflush_r+0xa>
 800ed06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ed08:	07d0      	lsls	r0, r2, #31
 800ed0a:	d404      	bmi.n	800ed16 <_fflush_r+0x32>
 800ed0c:	0599      	lsls	r1, r3, #22
 800ed0e:	d402      	bmi.n	800ed16 <_fflush_r+0x32>
 800ed10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed12:	f7fd fe7a 	bl	800ca0a <__retarget_lock_acquire_recursive>
 800ed16:	4628      	mov	r0, r5
 800ed18:	4621      	mov	r1, r4
 800ed1a:	f7ff ff5f 	bl	800ebdc <__sflush_r>
 800ed1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed20:	07da      	lsls	r2, r3, #31
 800ed22:	4605      	mov	r5, r0
 800ed24:	d4e4      	bmi.n	800ecf0 <_fflush_r+0xc>
 800ed26:	89a3      	ldrh	r3, [r4, #12]
 800ed28:	059b      	lsls	r3, r3, #22
 800ed2a:	d4e1      	bmi.n	800ecf0 <_fflush_r+0xc>
 800ed2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed2e:	f7fd fe6d 	bl	800ca0c <__retarget_lock_release_recursive>
 800ed32:	e7dd      	b.n	800ecf0 <_fflush_r+0xc>

0800ed34 <fiprintf>:
 800ed34:	b40e      	push	{r1, r2, r3}
 800ed36:	b503      	push	{r0, r1, lr}
 800ed38:	4601      	mov	r1, r0
 800ed3a:	ab03      	add	r3, sp, #12
 800ed3c:	4805      	ldr	r0, [pc, #20]	@ (800ed54 <fiprintf+0x20>)
 800ed3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed42:	6800      	ldr	r0, [r0, #0]
 800ed44:	9301      	str	r3, [sp, #4]
 800ed46:	f000 f8a3 	bl	800ee90 <_vfiprintf_r>
 800ed4a:	b002      	add	sp, #8
 800ed4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed50:	b003      	add	sp, #12
 800ed52:	4770      	bx	lr
 800ed54:	20000188 	.word	0x20000188

0800ed58 <memmove>:
 800ed58:	4288      	cmp	r0, r1
 800ed5a:	b510      	push	{r4, lr}
 800ed5c:	eb01 0402 	add.w	r4, r1, r2
 800ed60:	d902      	bls.n	800ed68 <memmove+0x10>
 800ed62:	4284      	cmp	r4, r0
 800ed64:	4623      	mov	r3, r4
 800ed66:	d807      	bhi.n	800ed78 <memmove+0x20>
 800ed68:	1e43      	subs	r3, r0, #1
 800ed6a:	42a1      	cmp	r1, r4
 800ed6c:	d008      	beq.n	800ed80 <memmove+0x28>
 800ed6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed72:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ed76:	e7f8      	b.n	800ed6a <memmove+0x12>
 800ed78:	4402      	add	r2, r0
 800ed7a:	4601      	mov	r1, r0
 800ed7c:	428a      	cmp	r2, r1
 800ed7e:	d100      	bne.n	800ed82 <memmove+0x2a>
 800ed80:	bd10      	pop	{r4, pc}
 800ed82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ed8a:	e7f7      	b.n	800ed7c <memmove+0x24>

0800ed8c <_sbrk_r>:
 800ed8c:	b538      	push	{r3, r4, r5, lr}
 800ed8e:	4d06      	ldr	r5, [pc, #24]	@ (800eda8 <_sbrk_r+0x1c>)
 800ed90:	2300      	movs	r3, #0
 800ed92:	4604      	mov	r4, r0
 800ed94:	4608      	mov	r0, r1
 800ed96:	602b      	str	r3, [r5, #0]
 800ed98:	f7f4 fbd8 	bl	800354c <_sbrk>
 800ed9c:	1c43      	adds	r3, r0, #1
 800ed9e:	d102      	bne.n	800eda6 <_sbrk_r+0x1a>
 800eda0:	682b      	ldr	r3, [r5, #0]
 800eda2:	b103      	cbz	r3, 800eda6 <_sbrk_r+0x1a>
 800eda4:	6023      	str	r3, [r4, #0]
 800eda6:	bd38      	pop	{r3, r4, r5, pc}
 800eda8:	2000095c 	.word	0x2000095c

0800edac <abort>:
 800edac:	b508      	push	{r3, lr}
 800edae:	2006      	movs	r0, #6
 800edb0:	f000 fa42 	bl	800f238 <raise>
 800edb4:	2001      	movs	r0, #1
 800edb6:	f7f4 fb51 	bl	800345c <_exit>

0800edba <_calloc_r>:
 800edba:	b570      	push	{r4, r5, r6, lr}
 800edbc:	fba1 5402 	umull	r5, r4, r1, r2
 800edc0:	b93c      	cbnz	r4, 800edd2 <_calloc_r+0x18>
 800edc2:	4629      	mov	r1, r5
 800edc4:	f7ff f856 	bl	800de74 <_malloc_r>
 800edc8:	4606      	mov	r6, r0
 800edca:	b928      	cbnz	r0, 800edd8 <_calloc_r+0x1e>
 800edcc:	2600      	movs	r6, #0
 800edce:	4630      	mov	r0, r6
 800edd0:	bd70      	pop	{r4, r5, r6, pc}
 800edd2:	220c      	movs	r2, #12
 800edd4:	6002      	str	r2, [r0, #0]
 800edd6:	e7f9      	b.n	800edcc <_calloc_r+0x12>
 800edd8:	462a      	mov	r2, r5
 800edda:	4621      	mov	r1, r4
 800eddc:	f7fd fd29 	bl	800c832 <memset>
 800ede0:	e7f5      	b.n	800edce <_calloc_r+0x14>

0800ede2 <_realloc_r>:
 800ede2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ede6:	4680      	mov	r8, r0
 800ede8:	4615      	mov	r5, r2
 800edea:	460c      	mov	r4, r1
 800edec:	b921      	cbnz	r1, 800edf8 <_realloc_r+0x16>
 800edee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800edf2:	4611      	mov	r1, r2
 800edf4:	f7ff b83e 	b.w	800de74 <_malloc_r>
 800edf8:	b92a      	cbnz	r2, 800ee06 <_realloc_r+0x24>
 800edfa:	f7fe fc8d 	bl	800d718 <_free_r>
 800edfe:	2400      	movs	r4, #0
 800ee00:	4620      	mov	r0, r4
 800ee02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee06:	f000 fa33 	bl	800f270 <_malloc_usable_size_r>
 800ee0a:	4285      	cmp	r5, r0
 800ee0c:	4606      	mov	r6, r0
 800ee0e:	d802      	bhi.n	800ee16 <_realloc_r+0x34>
 800ee10:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ee14:	d8f4      	bhi.n	800ee00 <_realloc_r+0x1e>
 800ee16:	4629      	mov	r1, r5
 800ee18:	4640      	mov	r0, r8
 800ee1a:	f7ff f82b 	bl	800de74 <_malloc_r>
 800ee1e:	4607      	mov	r7, r0
 800ee20:	2800      	cmp	r0, #0
 800ee22:	d0ec      	beq.n	800edfe <_realloc_r+0x1c>
 800ee24:	42b5      	cmp	r5, r6
 800ee26:	462a      	mov	r2, r5
 800ee28:	4621      	mov	r1, r4
 800ee2a:	bf28      	it	cs
 800ee2c:	4632      	movcs	r2, r6
 800ee2e:	f7fd fdee 	bl	800ca0e <memcpy>
 800ee32:	4621      	mov	r1, r4
 800ee34:	4640      	mov	r0, r8
 800ee36:	f7fe fc6f 	bl	800d718 <_free_r>
 800ee3a:	463c      	mov	r4, r7
 800ee3c:	e7e0      	b.n	800ee00 <_realloc_r+0x1e>

0800ee3e <__sfputc_r>:
 800ee3e:	6893      	ldr	r3, [r2, #8]
 800ee40:	3b01      	subs	r3, #1
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	b410      	push	{r4}
 800ee46:	6093      	str	r3, [r2, #8]
 800ee48:	da08      	bge.n	800ee5c <__sfputc_r+0x1e>
 800ee4a:	6994      	ldr	r4, [r2, #24]
 800ee4c:	42a3      	cmp	r3, r4
 800ee4e:	db01      	blt.n	800ee54 <__sfputc_r+0x16>
 800ee50:	290a      	cmp	r1, #10
 800ee52:	d103      	bne.n	800ee5c <__sfputc_r+0x1e>
 800ee54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee58:	f000 b932 	b.w	800f0c0 <__swbuf_r>
 800ee5c:	6813      	ldr	r3, [r2, #0]
 800ee5e:	1c58      	adds	r0, r3, #1
 800ee60:	6010      	str	r0, [r2, #0]
 800ee62:	7019      	strb	r1, [r3, #0]
 800ee64:	4608      	mov	r0, r1
 800ee66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee6a:	4770      	bx	lr

0800ee6c <__sfputs_r>:
 800ee6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee6e:	4606      	mov	r6, r0
 800ee70:	460f      	mov	r7, r1
 800ee72:	4614      	mov	r4, r2
 800ee74:	18d5      	adds	r5, r2, r3
 800ee76:	42ac      	cmp	r4, r5
 800ee78:	d101      	bne.n	800ee7e <__sfputs_r+0x12>
 800ee7a:	2000      	movs	r0, #0
 800ee7c:	e007      	b.n	800ee8e <__sfputs_r+0x22>
 800ee7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee82:	463a      	mov	r2, r7
 800ee84:	4630      	mov	r0, r6
 800ee86:	f7ff ffda 	bl	800ee3e <__sfputc_r>
 800ee8a:	1c43      	adds	r3, r0, #1
 800ee8c:	d1f3      	bne.n	800ee76 <__sfputs_r+0xa>
 800ee8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ee90 <_vfiprintf_r>:
 800ee90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee94:	460d      	mov	r5, r1
 800ee96:	b09d      	sub	sp, #116	@ 0x74
 800ee98:	4614      	mov	r4, r2
 800ee9a:	4698      	mov	r8, r3
 800ee9c:	4606      	mov	r6, r0
 800ee9e:	b118      	cbz	r0, 800eea8 <_vfiprintf_r+0x18>
 800eea0:	6a03      	ldr	r3, [r0, #32]
 800eea2:	b90b      	cbnz	r3, 800eea8 <_vfiprintf_r+0x18>
 800eea4:	f7fd fc2c 	bl	800c700 <__sinit>
 800eea8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eeaa:	07d9      	lsls	r1, r3, #31
 800eeac:	d405      	bmi.n	800eeba <_vfiprintf_r+0x2a>
 800eeae:	89ab      	ldrh	r3, [r5, #12]
 800eeb0:	059a      	lsls	r2, r3, #22
 800eeb2:	d402      	bmi.n	800eeba <_vfiprintf_r+0x2a>
 800eeb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeb6:	f7fd fda8 	bl	800ca0a <__retarget_lock_acquire_recursive>
 800eeba:	89ab      	ldrh	r3, [r5, #12]
 800eebc:	071b      	lsls	r3, r3, #28
 800eebe:	d501      	bpl.n	800eec4 <_vfiprintf_r+0x34>
 800eec0:	692b      	ldr	r3, [r5, #16]
 800eec2:	b99b      	cbnz	r3, 800eeec <_vfiprintf_r+0x5c>
 800eec4:	4629      	mov	r1, r5
 800eec6:	4630      	mov	r0, r6
 800eec8:	f000 f938 	bl	800f13c <__swsetup_r>
 800eecc:	b170      	cbz	r0, 800eeec <_vfiprintf_r+0x5c>
 800eece:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eed0:	07dc      	lsls	r4, r3, #31
 800eed2:	d504      	bpl.n	800eede <_vfiprintf_r+0x4e>
 800eed4:	f04f 30ff 	mov.w	r0, #4294967295
 800eed8:	b01d      	add	sp, #116	@ 0x74
 800eeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eede:	89ab      	ldrh	r3, [r5, #12]
 800eee0:	0598      	lsls	r0, r3, #22
 800eee2:	d4f7      	bmi.n	800eed4 <_vfiprintf_r+0x44>
 800eee4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eee6:	f7fd fd91 	bl	800ca0c <__retarget_lock_release_recursive>
 800eeea:	e7f3      	b.n	800eed4 <_vfiprintf_r+0x44>
 800eeec:	2300      	movs	r3, #0
 800eeee:	9309      	str	r3, [sp, #36]	@ 0x24
 800eef0:	2320      	movs	r3, #32
 800eef2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eef6:	f8cd 800c 	str.w	r8, [sp, #12]
 800eefa:	2330      	movs	r3, #48	@ 0x30
 800eefc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f0ac <_vfiprintf_r+0x21c>
 800ef00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef04:	f04f 0901 	mov.w	r9, #1
 800ef08:	4623      	mov	r3, r4
 800ef0a:	469a      	mov	sl, r3
 800ef0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef10:	b10a      	cbz	r2, 800ef16 <_vfiprintf_r+0x86>
 800ef12:	2a25      	cmp	r2, #37	@ 0x25
 800ef14:	d1f9      	bne.n	800ef0a <_vfiprintf_r+0x7a>
 800ef16:	ebba 0b04 	subs.w	fp, sl, r4
 800ef1a:	d00b      	beq.n	800ef34 <_vfiprintf_r+0xa4>
 800ef1c:	465b      	mov	r3, fp
 800ef1e:	4622      	mov	r2, r4
 800ef20:	4629      	mov	r1, r5
 800ef22:	4630      	mov	r0, r6
 800ef24:	f7ff ffa2 	bl	800ee6c <__sfputs_r>
 800ef28:	3001      	adds	r0, #1
 800ef2a:	f000 80a7 	beq.w	800f07c <_vfiprintf_r+0x1ec>
 800ef2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef30:	445a      	add	r2, fp
 800ef32:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef34:	f89a 3000 	ldrb.w	r3, [sl]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	f000 809f 	beq.w	800f07c <_vfiprintf_r+0x1ec>
 800ef3e:	2300      	movs	r3, #0
 800ef40:	f04f 32ff 	mov.w	r2, #4294967295
 800ef44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef48:	f10a 0a01 	add.w	sl, sl, #1
 800ef4c:	9304      	str	r3, [sp, #16]
 800ef4e:	9307      	str	r3, [sp, #28]
 800ef50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef54:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef56:	4654      	mov	r4, sl
 800ef58:	2205      	movs	r2, #5
 800ef5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef5e:	4853      	ldr	r0, [pc, #332]	@ (800f0ac <_vfiprintf_r+0x21c>)
 800ef60:	f7f1 f96e 	bl	8000240 <memchr>
 800ef64:	9a04      	ldr	r2, [sp, #16]
 800ef66:	b9d8      	cbnz	r0, 800efa0 <_vfiprintf_r+0x110>
 800ef68:	06d1      	lsls	r1, r2, #27
 800ef6a:	bf44      	itt	mi
 800ef6c:	2320      	movmi	r3, #32
 800ef6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef72:	0713      	lsls	r3, r2, #28
 800ef74:	bf44      	itt	mi
 800ef76:	232b      	movmi	r3, #43	@ 0x2b
 800ef78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef7c:	f89a 3000 	ldrb.w	r3, [sl]
 800ef80:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef82:	d015      	beq.n	800efb0 <_vfiprintf_r+0x120>
 800ef84:	9a07      	ldr	r2, [sp, #28]
 800ef86:	4654      	mov	r4, sl
 800ef88:	2000      	movs	r0, #0
 800ef8a:	f04f 0c0a 	mov.w	ip, #10
 800ef8e:	4621      	mov	r1, r4
 800ef90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef94:	3b30      	subs	r3, #48	@ 0x30
 800ef96:	2b09      	cmp	r3, #9
 800ef98:	d94b      	bls.n	800f032 <_vfiprintf_r+0x1a2>
 800ef9a:	b1b0      	cbz	r0, 800efca <_vfiprintf_r+0x13a>
 800ef9c:	9207      	str	r2, [sp, #28]
 800ef9e:	e014      	b.n	800efca <_vfiprintf_r+0x13a>
 800efa0:	eba0 0308 	sub.w	r3, r0, r8
 800efa4:	fa09 f303 	lsl.w	r3, r9, r3
 800efa8:	4313      	orrs	r3, r2
 800efaa:	9304      	str	r3, [sp, #16]
 800efac:	46a2      	mov	sl, r4
 800efae:	e7d2      	b.n	800ef56 <_vfiprintf_r+0xc6>
 800efb0:	9b03      	ldr	r3, [sp, #12]
 800efb2:	1d19      	adds	r1, r3, #4
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	9103      	str	r1, [sp, #12]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	bfbb      	ittet	lt
 800efbc:	425b      	neglt	r3, r3
 800efbe:	f042 0202 	orrlt.w	r2, r2, #2
 800efc2:	9307      	strge	r3, [sp, #28]
 800efc4:	9307      	strlt	r3, [sp, #28]
 800efc6:	bfb8      	it	lt
 800efc8:	9204      	strlt	r2, [sp, #16]
 800efca:	7823      	ldrb	r3, [r4, #0]
 800efcc:	2b2e      	cmp	r3, #46	@ 0x2e
 800efce:	d10a      	bne.n	800efe6 <_vfiprintf_r+0x156>
 800efd0:	7863      	ldrb	r3, [r4, #1]
 800efd2:	2b2a      	cmp	r3, #42	@ 0x2a
 800efd4:	d132      	bne.n	800f03c <_vfiprintf_r+0x1ac>
 800efd6:	9b03      	ldr	r3, [sp, #12]
 800efd8:	1d1a      	adds	r2, r3, #4
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	9203      	str	r2, [sp, #12]
 800efde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800efe2:	3402      	adds	r4, #2
 800efe4:	9305      	str	r3, [sp, #20]
 800efe6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f0bc <_vfiprintf_r+0x22c>
 800efea:	7821      	ldrb	r1, [r4, #0]
 800efec:	2203      	movs	r2, #3
 800efee:	4650      	mov	r0, sl
 800eff0:	f7f1 f926 	bl	8000240 <memchr>
 800eff4:	b138      	cbz	r0, 800f006 <_vfiprintf_r+0x176>
 800eff6:	9b04      	ldr	r3, [sp, #16]
 800eff8:	eba0 000a 	sub.w	r0, r0, sl
 800effc:	2240      	movs	r2, #64	@ 0x40
 800effe:	4082      	lsls	r2, r0
 800f000:	4313      	orrs	r3, r2
 800f002:	3401      	adds	r4, #1
 800f004:	9304      	str	r3, [sp, #16]
 800f006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f00a:	4829      	ldr	r0, [pc, #164]	@ (800f0b0 <_vfiprintf_r+0x220>)
 800f00c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f010:	2206      	movs	r2, #6
 800f012:	f7f1 f915 	bl	8000240 <memchr>
 800f016:	2800      	cmp	r0, #0
 800f018:	d03f      	beq.n	800f09a <_vfiprintf_r+0x20a>
 800f01a:	4b26      	ldr	r3, [pc, #152]	@ (800f0b4 <_vfiprintf_r+0x224>)
 800f01c:	bb1b      	cbnz	r3, 800f066 <_vfiprintf_r+0x1d6>
 800f01e:	9b03      	ldr	r3, [sp, #12]
 800f020:	3307      	adds	r3, #7
 800f022:	f023 0307 	bic.w	r3, r3, #7
 800f026:	3308      	adds	r3, #8
 800f028:	9303      	str	r3, [sp, #12]
 800f02a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f02c:	443b      	add	r3, r7
 800f02e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f030:	e76a      	b.n	800ef08 <_vfiprintf_r+0x78>
 800f032:	fb0c 3202 	mla	r2, ip, r2, r3
 800f036:	460c      	mov	r4, r1
 800f038:	2001      	movs	r0, #1
 800f03a:	e7a8      	b.n	800ef8e <_vfiprintf_r+0xfe>
 800f03c:	2300      	movs	r3, #0
 800f03e:	3401      	adds	r4, #1
 800f040:	9305      	str	r3, [sp, #20]
 800f042:	4619      	mov	r1, r3
 800f044:	f04f 0c0a 	mov.w	ip, #10
 800f048:	4620      	mov	r0, r4
 800f04a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f04e:	3a30      	subs	r2, #48	@ 0x30
 800f050:	2a09      	cmp	r2, #9
 800f052:	d903      	bls.n	800f05c <_vfiprintf_r+0x1cc>
 800f054:	2b00      	cmp	r3, #0
 800f056:	d0c6      	beq.n	800efe6 <_vfiprintf_r+0x156>
 800f058:	9105      	str	r1, [sp, #20]
 800f05a:	e7c4      	b.n	800efe6 <_vfiprintf_r+0x156>
 800f05c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f060:	4604      	mov	r4, r0
 800f062:	2301      	movs	r3, #1
 800f064:	e7f0      	b.n	800f048 <_vfiprintf_r+0x1b8>
 800f066:	ab03      	add	r3, sp, #12
 800f068:	9300      	str	r3, [sp, #0]
 800f06a:	462a      	mov	r2, r5
 800f06c:	4b12      	ldr	r3, [pc, #72]	@ (800f0b8 <_vfiprintf_r+0x228>)
 800f06e:	a904      	add	r1, sp, #16
 800f070:	4630      	mov	r0, r6
 800f072:	f7fc ff01 	bl	800be78 <_printf_float>
 800f076:	4607      	mov	r7, r0
 800f078:	1c78      	adds	r0, r7, #1
 800f07a:	d1d6      	bne.n	800f02a <_vfiprintf_r+0x19a>
 800f07c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f07e:	07d9      	lsls	r1, r3, #31
 800f080:	d405      	bmi.n	800f08e <_vfiprintf_r+0x1fe>
 800f082:	89ab      	ldrh	r3, [r5, #12]
 800f084:	059a      	lsls	r2, r3, #22
 800f086:	d402      	bmi.n	800f08e <_vfiprintf_r+0x1fe>
 800f088:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f08a:	f7fd fcbf 	bl	800ca0c <__retarget_lock_release_recursive>
 800f08e:	89ab      	ldrh	r3, [r5, #12]
 800f090:	065b      	lsls	r3, r3, #25
 800f092:	f53f af1f 	bmi.w	800eed4 <_vfiprintf_r+0x44>
 800f096:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f098:	e71e      	b.n	800eed8 <_vfiprintf_r+0x48>
 800f09a:	ab03      	add	r3, sp, #12
 800f09c:	9300      	str	r3, [sp, #0]
 800f09e:	462a      	mov	r2, r5
 800f0a0:	4b05      	ldr	r3, [pc, #20]	@ (800f0b8 <_vfiprintf_r+0x228>)
 800f0a2:	a904      	add	r1, sp, #16
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	f7fd f97f 	bl	800c3a8 <_printf_i>
 800f0aa:	e7e4      	b.n	800f076 <_vfiprintf_r+0x1e6>
 800f0ac:	0800f949 	.word	0x0800f949
 800f0b0:	0800f953 	.word	0x0800f953
 800f0b4:	0800be79 	.word	0x0800be79
 800f0b8:	0800ee6d 	.word	0x0800ee6d
 800f0bc:	0800f94f 	.word	0x0800f94f

0800f0c0 <__swbuf_r>:
 800f0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0c2:	460e      	mov	r6, r1
 800f0c4:	4614      	mov	r4, r2
 800f0c6:	4605      	mov	r5, r0
 800f0c8:	b118      	cbz	r0, 800f0d2 <__swbuf_r+0x12>
 800f0ca:	6a03      	ldr	r3, [r0, #32]
 800f0cc:	b90b      	cbnz	r3, 800f0d2 <__swbuf_r+0x12>
 800f0ce:	f7fd fb17 	bl	800c700 <__sinit>
 800f0d2:	69a3      	ldr	r3, [r4, #24]
 800f0d4:	60a3      	str	r3, [r4, #8]
 800f0d6:	89a3      	ldrh	r3, [r4, #12]
 800f0d8:	071a      	lsls	r2, r3, #28
 800f0da:	d501      	bpl.n	800f0e0 <__swbuf_r+0x20>
 800f0dc:	6923      	ldr	r3, [r4, #16]
 800f0de:	b943      	cbnz	r3, 800f0f2 <__swbuf_r+0x32>
 800f0e0:	4621      	mov	r1, r4
 800f0e2:	4628      	mov	r0, r5
 800f0e4:	f000 f82a 	bl	800f13c <__swsetup_r>
 800f0e8:	b118      	cbz	r0, 800f0f2 <__swbuf_r+0x32>
 800f0ea:	f04f 37ff 	mov.w	r7, #4294967295
 800f0ee:	4638      	mov	r0, r7
 800f0f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0f2:	6823      	ldr	r3, [r4, #0]
 800f0f4:	6922      	ldr	r2, [r4, #16]
 800f0f6:	1a98      	subs	r0, r3, r2
 800f0f8:	6963      	ldr	r3, [r4, #20]
 800f0fa:	b2f6      	uxtb	r6, r6
 800f0fc:	4283      	cmp	r3, r0
 800f0fe:	4637      	mov	r7, r6
 800f100:	dc05      	bgt.n	800f10e <__swbuf_r+0x4e>
 800f102:	4621      	mov	r1, r4
 800f104:	4628      	mov	r0, r5
 800f106:	f7ff fded 	bl	800ece4 <_fflush_r>
 800f10a:	2800      	cmp	r0, #0
 800f10c:	d1ed      	bne.n	800f0ea <__swbuf_r+0x2a>
 800f10e:	68a3      	ldr	r3, [r4, #8]
 800f110:	3b01      	subs	r3, #1
 800f112:	60a3      	str	r3, [r4, #8]
 800f114:	6823      	ldr	r3, [r4, #0]
 800f116:	1c5a      	adds	r2, r3, #1
 800f118:	6022      	str	r2, [r4, #0]
 800f11a:	701e      	strb	r6, [r3, #0]
 800f11c:	6962      	ldr	r2, [r4, #20]
 800f11e:	1c43      	adds	r3, r0, #1
 800f120:	429a      	cmp	r2, r3
 800f122:	d004      	beq.n	800f12e <__swbuf_r+0x6e>
 800f124:	89a3      	ldrh	r3, [r4, #12]
 800f126:	07db      	lsls	r3, r3, #31
 800f128:	d5e1      	bpl.n	800f0ee <__swbuf_r+0x2e>
 800f12a:	2e0a      	cmp	r6, #10
 800f12c:	d1df      	bne.n	800f0ee <__swbuf_r+0x2e>
 800f12e:	4621      	mov	r1, r4
 800f130:	4628      	mov	r0, r5
 800f132:	f7ff fdd7 	bl	800ece4 <_fflush_r>
 800f136:	2800      	cmp	r0, #0
 800f138:	d0d9      	beq.n	800f0ee <__swbuf_r+0x2e>
 800f13a:	e7d6      	b.n	800f0ea <__swbuf_r+0x2a>

0800f13c <__swsetup_r>:
 800f13c:	b538      	push	{r3, r4, r5, lr}
 800f13e:	4b29      	ldr	r3, [pc, #164]	@ (800f1e4 <__swsetup_r+0xa8>)
 800f140:	4605      	mov	r5, r0
 800f142:	6818      	ldr	r0, [r3, #0]
 800f144:	460c      	mov	r4, r1
 800f146:	b118      	cbz	r0, 800f150 <__swsetup_r+0x14>
 800f148:	6a03      	ldr	r3, [r0, #32]
 800f14a:	b90b      	cbnz	r3, 800f150 <__swsetup_r+0x14>
 800f14c:	f7fd fad8 	bl	800c700 <__sinit>
 800f150:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f154:	0719      	lsls	r1, r3, #28
 800f156:	d422      	bmi.n	800f19e <__swsetup_r+0x62>
 800f158:	06da      	lsls	r2, r3, #27
 800f15a:	d407      	bmi.n	800f16c <__swsetup_r+0x30>
 800f15c:	2209      	movs	r2, #9
 800f15e:	602a      	str	r2, [r5, #0]
 800f160:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f164:	81a3      	strh	r3, [r4, #12]
 800f166:	f04f 30ff 	mov.w	r0, #4294967295
 800f16a:	e033      	b.n	800f1d4 <__swsetup_r+0x98>
 800f16c:	0758      	lsls	r0, r3, #29
 800f16e:	d512      	bpl.n	800f196 <__swsetup_r+0x5a>
 800f170:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f172:	b141      	cbz	r1, 800f186 <__swsetup_r+0x4a>
 800f174:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f178:	4299      	cmp	r1, r3
 800f17a:	d002      	beq.n	800f182 <__swsetup_r+0x46>
 800f17c:	4628      	mov	r0, r5
 800f17e:	f7fe facb 	bl	800d718 <_free_r>
 800f182:	2300      	movs	r3, #0
 800f184:	6363      	str	r3, [r4, #52]	@ 0x34
 800f186:	89a3      	ldrh	r3, [r4, #12]
 800f188:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f18c:	81a3      	strh	r3, [r4, #12]
 800f18e:	2300      	movs	r3, #0
 800f190:	6063      	str	r3, [r4, #4]
 800f192:	6923      	ldr	r3, [r4, #16]
 800f194:	6023      	str	r3, [r4, #0]
 800f196:	89a3      	ldrh	r3, [r4, #12]
 800f198:	f043 0308 	orr.w	r3, r3, #8
 800f19c:	81a3      	strh	r3, [r4, #12]
 800f19e:	6923      	ldr	r3, [r4, #16]
 800f1a0:	b94b      	cbnz	r3, 800f1b6 <__swsetup_r+0x7a>
 800f1a2:	89a3      	ldrh	r3, [r4, #12]
 800f1a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f1a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1ac:	d003      	beq.n	800f1b6 <__swsetup_r+0x7a>
 800f1ae:	4621      	mov	r1, r4
 800f1b0:	4628      	mov	r0, r5
 800f1b2:	f000 f88b 	bl	800f2cc <__smakebuf_r>
 800f1b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1ba:	f013 0201 	ands.w	r2, r3, #1
 800f1be:	d00a      	beq.n	800f1d6 <__swsetup_r+0x9a>
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	60a2      	str	r2, [r4, #8]
 800f1c4:	6962      	ldr	r2, [r4, #20]
 800f1c6:	4252      	negs	r2, r2
 800f1c8:	61a2      	str	r2, [r4, #24]
 800f1ca:	6922      	ldr	r2, [r4, #16]
 800f1cc:	b942      	cbnz	r2, 800f1e0 <__swsetup_r+0xa4>
 800f1ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f1d2:	d1c5      	bne.n	800f160 <__swsetup_r+0x24>
 800f1d4:	bd38      	pop	{r3, r4, r5, pc}
 800f1d6:	0799      	lsls	r1, r3, #30
 800f1d8:	bf58      	it	pl
 800f1da:	6962      	ldrpl	r2, [r4, #20]
 800f1dc:	60a2      	str	r2, [r4, #8]
 800f1de:	e7f4      	b.n	800f1ca <__swsetup_r+0x8e>
 800f1e0:	2000      	movs	r0, #0
 800f1e2:	e7f7      	b.n	800f1d4 <__swsetup_r+0x98>
 800f1e4:	20000188 	.word	0x20000188

0800f1e8 <_raise_r>:
 800f1e8:	291f      	cmp	r1, #31
 800f1ea:	b538      	push	{r3, r4, r5, lr}
 800f1ec:	4605      	mov	r5, r0
 800f1ee:	460c      	mov	r4, r1
 800f1f0:	d904      	bls.n	800f1fc <_raise_r+0x14>
 800f1f2:	2316      	movs	r3, #22
 800f1f4:	6003      	str	r3, [r0, #0]
 800f1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800f1fa:	bd38      	pop	{r3, r4, r5, pc}
 800f1fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f1fe:	b112      	cbz	r2, 800f206 <_raise_r+0x1e>
 800f200:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f204:	b94b      	cbnz	r3, 800f21a <_raise_r+0x32>
 800f206:	4628      	mov	r0, r5
 800f208:	f000 f830 	bl	800f26c <_getpid_r>
 800f20c:	4622      	mov	r2, r4
 800f20e:	4601      	mov	r1, r0
 800f210:	4628      	mov	r0, r5
 800f212:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f216:	f000 b817 	b.w	800f248 <_kill_r>
 800f21a:	2b01      	cmp	r3, #1
 800f21c:	d00a      	beq.n	800f234 <_raise_r+0x4c>
 800f21e:	1c59      	adds	r1, r3, #1
 800f220:	d103      	bne.n	800f22a <_raise_r+0x42>
 800f222:	2316      	movs	r3, #22
 800f224:	6003      	str	r3, [r0, #0]
 800f226:	2001      	movs	r0, #1
 800f228:	e7e7      	b.n	800f1fa <_raise_r+0x12>
 800f22a:	2100      	movs	r1, #0
 800f22c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f230:	4620      	mov	r0, r4
 800f232:	4798      	blx	r3
 800f234:	2000      	movs	r0, #0
 800f236:	e7e0      	b.n	800f1fa <_raise_r+0x12>

0800f238 <raise>:
 800f238:	4b02      	ldr	r3, [pc, #8]	@ (800f244 <raise+0xc>)
 800f23a:	4601      	mov	r1, r0
 800f23c:	6818      	ldr	r0, [r3, #0]
 800f23e:	f7ff bfd3 	b.w	800f1e8 <_raise_r>
 800f242:	bf00      	nop
 800f244:	20000188 	.word	0x20000188

0800f248 <_kill_r>:
 800f248:	b538      	push	{r3, r4, r5, lr}
 800f24a:	4d07      	ldr	r5, [pc, #28]	@ (800f268 <_kill_r+0x20>)
 800f24c:	2300      	movs	r3, #0
 800f24e:	4604      	mov	r4, r0
 800f250:	4608      	mov	r0, r1
 800f252:	4611      	mov	r1, r2
 800f254:	602b      	str	r3, [r5, #0]
 800f256:	f7f4 f8f1 	bl	800343c <_kill>
 800f25a:	1c43      	adds	r3, r0, #1
 800f25c:	d102      	bne.n	800f264 <_kill_r+0x1c>
 800f25e:	682b      	ldr	r3, [r5, #0]
 800f260:	b103      	cbz	r3, 800f264 <_kill_r+0x1c>
 800f262:	6023      	str	r3, [r4, #0]
 800f264:	bd38      	pop	{r3, r4, r5, pc}
 800f266:	bf00      	nop
 800f268:	2000095c 	.word	0x2000095c

0800f26c <_getpid_r>:
 800f26c:	f7f4 b8de 	b.w	800342c <_getpid>

0800f270 <_malloc_usable_size_r>:
 800f270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f274:	1f18      	subs	r0, r3, #4
 800f276:	2b00      	cmp	r3, #0
 800f278:	bfbc      	itt	lt
 800f27a:	580b      	ldrlt	r3, [r1, r0]
 800f27c:	18c0      	addlt	r0, r0, r3
 800f27e:	4770      	bx	lr

0800f280 <__swhatbuf_r>:
 800f280:	b570      	push	{r4, r5, r6, lr}
 800f282:	460c      	mov	r4, r1
 800f284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f288:	2900      	cmp	r1, #0
 800f28a:	b096      	sub	sp, #88	@ 0x58
 800f28c:	4615      	mov	r5, r2
 800f28e:	461e      	mov	r6, r3
 800f290:	da0d      	bge.n	800f2ae <__swhatbuf_r+0x2e>
 800f292:	89a3      	ldrh	r3, [r4, #12]
 800f294:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f298:	f04f 0100 	mov.w	r1, #0
 800f29c:	bf14      	ite	ne
 800f29e:	2340      	movne	r3, #64	@ 0x40
 800f2a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f2a4:	2000      	movs	r0, #0
 800f2a6:	6031      	str	r1, [r6, #0]
 800f2a8:	602b      	str	r3, [r5, #0]
 800f2aa:	b016      	add	sp, #88	@ 0x58
 800f2ac:	bd70      	pop	{r4, r5, r6, pc}
 800f2ae:	466a      	mov	r2, sp
 800f2b0:	f000 f848 	bl	800f344 <_fstat_r>
 800f2b4:	2800      	cmp	r0, #0
 800f2b6:	dbec      	blt.n	800f292 <__swhatbuf_r+0x12>
 800f2b8:	9901      	ldr	r1, [sp, #4]
 800f2ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f2be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f2c2:	4259      	negs	r1, r3
 800f2c4:	4159      	adcs	r1, r3
 800f2c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f2ca:	e7eb      	b.n	800f2a4 <__swhatbuf_r+0x24>

0800f2cc <__smakebuf_r>:
 800f2cc:	898b      	ldrh	r3, [r1, #12]
 800f2ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f2d0:	079d      	lsls	r5, r3, #30
 800f2d2:	4606      	mov	r6, r0
 800f2d4:	460c      	mov	r4, r1
 800f2d6:	d507      	bpl.n	800f2e8 <__smakebuf_r+0x1c>
 800f2d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f2dc:	6023      	str	r3, [r4, #0]
 800f2de:	6123      	str	r3, [r4, #16]
 800f2e0:	2301      	movs	r3, #1
 800f2e2:	6163      	str	r3, [r4, #20]
 800f2e4:	b003      	add	sp, #12
 800f2e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2e8:	ab01      	add	r3, sp, #4
 800f2ea:	466a      	mov	r2, sp
 800f2ec:	f7ff ffc8 	bl	800f280 <__swhatbuf_r>
 800f2f0:	9f00      	ldr	r7, [sp, #0]
 800f2f2:	4605      	mov	r5, r0
 800f2f4:	4639      	mov	r1, r7
 800f2f6:	4630      	mov	r0, r6
 800f2f8:	f7fe fdbc 	bl	800de74 <_malloc_r>
 800f2fc:	b948      	cbnz	r0, 800f312 <__smakebuf_r+0x46>
 800f2fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f302:	059a      	lsls	r2, r3, #22
 800f304:	d4ee      	bmi.n	800f2e4 <__smakebuf_r+0x18>
 800f306:	f023 0303 	bic.w	r3, r3, #3
 800f30a:	f043 0302 	orr.w	r3, r3, #2
 800f30e:	81a3      	strh	r3, [r4, #12]
 800f310:	e7e2      	b.n	800f2d8 <__smakebuf_r+0xc>
 800f312:	89a3      	ldrh	r3, [r4, #12]
 800f314:	6020      	str	r0, [r4, #0]
 800f316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f31a:	81a3      	strh	r3, [r4, #12]
 800f31c:	9b01      	ldr	r3, [sp, #4]
 800f31e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f322:	b15b      	cbz	r3, 800f33c <__smakebuf_r+0x70>
 800f324:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f328:	4630      	mov	r0, r6
 800f32a:	f000 f81d 	bl	800f368 <_isatty_r>
 800f32e:	b128      	cbz	r0, 800f33c <__smakebuf_r+0x70>
 800f330:	89a3      	ldrh	r3, [r4, #12]
 800f332:	f023 0303 	bic.w	r3, r3, #3
 800f336:	f043 0301 	orr.w	r3, r3, #1
 800f33a:	81a3      	strh	r3, [r4, #12]
 800f33c:	89a3      	ldrh	r3, [r4, #12]
 800f33e:	431d      	orrs	r5, r3
 800f340:	81a5      	strh	r5, [r4, #12]
 800f342:	e7cf      	b.n	800f2e4 <__smakebuf_r+0x18>

0800f344 <_fstat_r>:
 800f344:	b538      	push	{r3, r4, r5, lr}
 800f346:	4d07      	ldr	r5, [pc, #28]	@ (800f364 <_fstat_r+0x20>)
 800f348:	2300      	movs	r3, #0
 800f34a:	4604      	mov	r4, r0
 800f34c:	4608      	mov	r0, r1
 800f34e:	4611      	mov	r1, r2
 800f350:	602b      	str	r3, [r5, #0]
 800f352:	f7f4 f8d3 	bl	80034fc <_fstat>
 800f356:	1c43      	adds	r3, r0, #1
 800f358:	d102      	bne.n	800f360 <_fstat_r+0x1c>
 800f35a:	682b      	ldr	r3, [r5, #0]
 800f35c:	b103      	cbz	r3, 800f360 <_fstat_r+0x1c>
 800f35e:	6023      	str	r3, [r4, #0]
 800f360:	bd38      	pop	{r3, r4, r5, pc}
 800f362:	bf00      	nop
 800f364:	2000095c 	.word	0x2000095c

0800f368 <_isatty_r>:
 800f368:	b538      	push	{r3, r4, r5, lr}
 800f36a:	4d06      	ldr	r5, [pc, #24]	@ (800f384 <_isatty_r+0x1c>)
 800f36c:	2300      	movs	r3, #0
 800f36e:	4604      	mov	r4, r0
 800f370:	4608      	mov	r0, r1
 800f372:	602b      	str	r3, [r5, #0]
 800f374:	f7f4 f8d2 	bl	800351c <_isatty>
 800f378:	1c43      	adds	r3, r0, #1
 800f37a:	d102      	bne.n	800f382 <_isatty_r+0x1a>
 800f37c:	682b      	ldr	r3, [r5, #0]
 800f37e:	b103      	cbz	r3, 800f382 <_isatty_r+0x1a>
 800f380:	6023      	str	r3, [r4, #0]
 800f382:	bd38      	pop	{r3, r4, r5, pc}
 800f384:	2000095c 	.word	0x2000095c

0800f388 <_init>:
 800f388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f38a:	bf00      	nop
 800f38c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f38e:	bc08      	pop	{r3}
 800f390:	469e      	mov	lr, r3
 800f392:	4770      	bx	lr

0800f394 <_fini>:
 800f394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f396:	bf00      	nop
 800f398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f39a:	bc08      	pop	{r3}
 800f39c:	469e      	mov	lr, r3
 800f39e:	4770      	bx	lr
