;redcode
;assert 1
	SPL 0, <407
	CMP -207, <-120
	MOV -1, <-50
	MOV -7, <-20
	DJN -1, @-20
	SLT @1, 2
	SUB @0, @2
	SLT 1, 21
	ADD #270, <1
	SUB 12, @10
	CMP -207, <-120
	ADD 210, 60
	ADD 210, 60
	SUB @0, @2
	ADD 210, 60
	CMP -700, 0
	SUB #72, @200
	ADD 10, 20
	ADD #270, <1
	SUB @0, @2
	SLT 10, 20
	SLT 240, 60
	CMP @0, @2
	DJN <-30, 4
	CMP -207, <-120
	JMN 0, <407
	SUB @0, @2
	SUB #12, @1
	SUB @0, @2
	SUB #121, 106
	JMN 0, <407
	SPL 10, 211
	ADD 240, 60
	ADD 240, 60
	SUB #121, 106
	SUB #121, 106
	CMP #-128, -100
	CMP #-128, -100
	SUB @1, 2
	CMP #12, @1
	SUB @0, @2
	MOV -1, <-50
	MOV -1, <-50
	MOV -1, <-50
	MOV -1, <-50
	CMP -207, <-120
	MOV -1, <-50
	SPL 0, <407
	SUB #12, @1
	CMP -207, <-120
	MOV -1, <-50
	ADD #270, <1
