{
    "DESIGN_NAME": "rv32i_top",
    "VERILOG_FILES": [
        "dir::../rtl/rv32i_alu.sv",
        "dir::../rtl/rv32i_regfile.sv",
        "dir::../rtl/rv32i_imm_gen.sv",
        "dir::../rtl/rv32i_control.sv",
        "dir::../rtl/rv32i_top.sv"
    ],
    "VERILOG_INCLUDE_DIRS": ["dir::../rtl"],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "FP_CORE_UTIL": 40,
    "PL_TARGET_DENSITY_PCT": 50,
    "SYNTH_STRATEGY": "AREA 0",
    "FP_PDN_MULTILAYER": true
}
