// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_65 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_354_p2;
reg   [0:0] icmp_ln86_reg_1352;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_975_fu_360_p2;
reg   [0:0] icmp_ln86_975_reg_1363;
wire   [0:0] icmp_ln86_976_fu_366_p2;
reg   [0:0] icmp_ln86_976_reg_1368;
reg   [0:0] icmp_ln86_976_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_976_reg_1368_pp0_iter2_reg;
wire   [0:0] icmp_ln86_977_fu_372_p2;
reg   [0:0] icmp_ln86_977_reg_1374;
wire   [0:0] icmp_ln86_978_fu_378_p2;
reg   [0:0] icmp_ln86_978_reg_1380;
reg   [0:0] icmp_ln86_978_reg_1380_pp0_iter1_reg;
wire   [0:0] icmp_ln86_979_fu_384_p2;
reg   [0:0] icmp_ln86_979_reg_1386;
reg   [0:0] icmp_ln86_979_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_979_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_979_reg_1386_pp0_iter3_reg;
wire   [0:0] icmp_ln86_980_fu_390_p2;
reg   [0:0] icmp_ln86_980_reg_1392;
reg   [0:0] icmp_ln86_980_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_980_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_980_reg_1392_pp0_iter3_reg;
wire   [0:0] icmp_ln86_981_fu_396_p2;
reg   [0:0] icmp_ln86_981_reg_1398;
wire   [0:0] icmp_ln86_982_fu_402_p2;
reg   [0:0] icmp_ln86_982_reg_1404;
reg   [0:0] icmp_ln86_982_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_983_fu_408_p2;
reg   [0:0] icmp_ln86_983_reg_1410;
reg   [0:0] icmp_ln86_983_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_983_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_984_fu_414_p2;
reg   [0:0] icmp_ln86_984_reg_1416;
reg   [0:0] icmp_ln86_984_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_984_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_984_reg_1416_pp0_iter3_reg;
wire   [0:0] icmp_ln86_985_fu_420_p2;
reg   [0:0] icmp_ln86_985_reg_1422;
reg   [0:0] icmp_ln86_985_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_985_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_985_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_986_fu_426_p2;
reg   [0:0] icmp_ln86_986_reg_1428;
reg   [0:0] icmp_ln86_986_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_986_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_986_reg_1428_pp0_iter3_reg;
reg   [0:0] icmp_ln86_986_reg_1428_pp0_iter4_reg;
wire   [0:0] icmp_ln86_987_fu_432_p2;
reg   [0:0] icmp_ln86_987_reg_1434;
reg   [0:0] icmp_ln86_987_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_987_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_987_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_987_reg_1434_pp0_iter4_reg;
reg   [0:0] icmp_ln86_987_reg_1434_pp0_iter5_reg;
wire   [0:0] icmp_ln86_988_fu_438_p2;
reg   [0:0] icmp_ln86_988_reg_1440;
reg   [0:0] icmp_ln86_988_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_988_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_988_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_988_reg_1440_pp0_iter4_reg;
reg   [0:0] icmp_ln86_988_reg_1440_pp0_iter5_reg;
reg   [0:0] icmp_ln86_988_reg_1440_pp0_iter6_reg;
wire   [0:0] icmp_ln86_989_fu_444_p2;
reg   [0:0] icmp_ln86_989_reg_1446;
reg   [0:0] icmp_ln86_989_reg_1446_pp0_iter1_reg;
wire   [0:0] icmp_ln86_990_fu_450_p2;
reg   [0:0] icmp_ln86_990_reg_1451;
wire   [0:0] icmp_ln86_991_fu_456_p2;
reg   [0:0] icmp_ln86_991_reg_1456;
reg   [0:0] icmp_ln86_991_reg_1456_pp0_iter1_reg;
wire   [0:0] icmp_ln86_992_fu_462_p2;
reg   [0:0] icmp_ln86_992_reg_1461;
reg   [0:0] icmp_ln86_992_reg_1461_pp0_iter1_reg;
wire   [0:0] icmp_ln86_993_fu_468_p2;
reg   [0:0] icmp_ln86_993_reg_1466;
reg   [0:0] icmp_ln86_993_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_993_reg_1466_pp0_iter2_reg;
wire   [0:0] icmp_ln86_994_fu_484_p2;
reg   [0:0] icmp_ln86_994_reg_1471;
reg   [0:0] icmp_ln86_994_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_994_reg_1471_pp0_iter2_reg;
wire   [0:0] icmp_ln86_995_fu_490_p2;
reg   [0:0] icmp_ln86_995_reg_1476;
reg   [0:0] icmp_ln86_995_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_995_reg_1476_pp0_iter2_reg;
wire   [0:0] icmp_ln86_996_fu_496_p2;
reg   [0:0] icmp_ln86_996_reg_1481;
reg   [0:0] icmp_ln86_996_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_996_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_996_reg_1481_pp0_iter3_reg;
wire   [0:0] icmp_ln86_997_fu_502_p2;
reg   [0:0] icmp_ln86_997_reg_1486;
reg   [0:0] icmp_ln86_997_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_997_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_997_reg_1486_pp0_iter3_reg;
wire   [0:0] icmp_ln86_998_fu_508_p2;
reg   [0:0] icmp_ln86_998_reg_1491;
reg   [0:0] icmp_ln86_998_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_998_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_998_reg_1491_pp0_iter3_reg;
wire   [0:0] icmp_ln86_999_fu_514_p2;
reg   [0:0] icmp_ln86_999_reg_1496;
reg   [0:0] icmp_ln86_999_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_999_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_999_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_999_reg_1496_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1000_fu_520_p2;
reg   [0:0] icmp_ln86_1000_reg_1501;
reg   [0:0] icmp_ln86_1000_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1000_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1000_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1000_reg_1501_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1001_fu_526_p2;
reg   [0:0] icmp_ln86_1001_reg_1506;
reg   [0:0] icmp_ln86_1001_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1001_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1001_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1001_reg_1506_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1002_fu_532_p2;
reg   [0:0] icmp_ln86_1002_reg_1511;
reg   [0:0] icmp_ln86_1002_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1002_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1002_reg_1511_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1002_reg_1511_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1002_reg_1511_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1003_fu_538_p2;
reg   [0:0] icmp_ln86_1003_reg_1516;
reg   [0:0] icmp_ln86_1003_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1003_reg_1516_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1003_reg_1516_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1003_reg_1516_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1003_reg_1516_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1004_fu_544_p2;
reg   [0:0] icmp_ln86_1004_reg_1521;
reg   [0:0] icmp_ln86_1004_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1004_reg_1521_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1004_reg_1521_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1004_reg_1521_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1004_reg_1521_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1004_reg_1521_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_550_p2;
reg   [0:0] and_ln102_reg_1526;
reg   [0:0] and_ln102_reg_1526_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1526_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_561_p2;
reg   [0:0] and_ln104_reg_1536;
wire   [0:0] and_ln102_1196_fu_566_p2;
reg   [0:0] and_ln102_1196_reg_1542;
wire   [0:0] and_ln104_177_fu_575_p2;
reg   [0:0] and_ln104_177_reg_1549;
wire   [0:0] and_ln102_1200_fu_580_p2;
reg   [0:0] and_ln102_1200_reg_1554;
wire   [0:0] and_ln102_1201_fu_590_p2;
reg   [0:0] and_ln102_1201_reg_1560;
wire   [0:0] or_ln117_fu_606_p2;
reg   [0:0] or_ln117_reg_1566;
wire   [0:0] xor_ln104_fu_612_p2;
reg   [0:0] xor_ln104_reg_1571;
wire   [0:0] and_ln102_1197_fu_617_p2;
reg   [0:0] and_ln102_1197_reg_1577;
wire   [0:0] and_ln104_178_fu_626_p2;
reg   [0:0] and_ln104_178_reg_1583;
reg   [0:0] and_ln104_178_reg_1583_pp0_iter3_reg;
wire   [0:0] and_ln102_1202_fu_636_p2;
reg   [0:0] and_ln102_1202_reg_1589;
wire   [3:0] select_ln117_950_fu_737_p3;
reg   [3:0] select_ln117_950_reg_1594;
wire   [0:0] or_ln117_866_fu_744_p2;
reg   [0:0] or_ln117_866_reg_1599;
wire   [0:0] and_ln102_1195_fu_749_p2;
reg   [0:0] and_ln102_1195_reg_1605;
wire   [0:0] and_ln104_176_fu_758_p2;
reg   [0:0] and_ln104_176_reg_1611;
wire   [0:0] and_ln102_1198_fu_763_p2;
reg   [0:0] and_ln102_1198_reg_1617;
wire   [0:0] and_ln102_1204_fu_777_p2;
reg   [0:0] and_ln102_1204_reg_1623;
wire   [0:0] or_ln117_870_fu_851_p2;
reg   [0:0] or_ln117_870_reg_1629;
wire   [3:0] select_ln117_956_fu_865_p3;
reg   [3:0] select_ln117_956_reg_1634;
wire   [0:0] and_ln104_179_fu_878_p2;
reg   [0:0] and_ln104_179_reg_1639;
wire   [0:0] and_ln102_1199_fu_883_p2;
reg   [0:0] and_ln102_1199_reg_1644;
reg   [0:0] and_ln102_1199_reg_1644_pp0_iter5_reg;
wire   [0:0] and_ln104_180_fu_892_p2;
reg   [0:0] and_ln104_180_reg_1651;
reg   [0:0] and_ln104_180_reg_1651_pp0_iter5_reg;
reg   [0:0] and_ln104_180_reg_1651_pp0_iter6_reg;
wire   [0:0] and_ln102_1205_fu_907_p2;
reg   [0:0] and_ln102_1205_reg_1657;
wire   [0:0] or_ln117_875_fu_990_p2;
reg   [0:0] or_ln117_875_reg_1662;
wire   [4:0] select_ln117_962_fu_1002_p3;
reg   [4:0] select_ln117_962_reg_1667;
wire   [0:0] or_ln117_877_fu_1010_p2;
reg   [0:0] or_ln117_877_reg_1672;
wire   [0:0] or_ln117_879_fu_1016_p2;
reg   [0:0] or_ln117_879_reg_1678;
reg   [0:0] or_ln117_879_reg_1678_pp0_iter5_reg;
wire   [0:0] or_ln117_881_fu_1092_p2;
reg   [0:0] or_ln117_881_reg_1686;
wire   [4:0] select_ln117_968_fu_1105_p3;
reg   [4:0] select_ln117_968_reg_1691;
wire   [0:0] or_ln117_885_fu_1167_p2;
reg   [0:0] or_ln117_885_reg_1696;
wire   [4:0] select_ln117_972_fu_1181_p3;
reg   [4:0] select_ln117_972_reg_1701;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_474_p4;
wire   [0:0] xor_ln104_462_fu_556_p2;
wire   [0:0] xor_ln104_464_fu_570_p2;
wire   [0:0] xor_ln104_468_fu_585_p2;
wire   [0:0] and_ln102_1209_fu_595_p2;
wire   [0:0] and_ln102_1210_fu_600_p2;
wire   [0:0] xor_ln104_465_fu_621_p2;
wire   [0:0] xor_ln104_469_fu_631_p2;
wire   [0:0] and_ln102_1212_fu_649_p2;
wire   [0:0] and_ln102_1208_fu_641_p2;
wire   [0:0] xor_ln117_fu_659_p2;
wire   [1:0] zext_ln117_fu_665_p1;
wire   [1:0] select_ln117_fu_669_p3;
wire   [1:0] select_ln117_945_fu_676_p3;
wire   [0:0] and_ln102_1211_fu_645_p2;
wire   [2:0] zext_ln117_103_fu_683_p1;
wire   [0:0] or_ln117_862_fu_687_p2;
wire   [2:0] select_ln117_946_fu_692_p3;
wire   [0:0] or_ln117_863_fu_699_p2;
wire   [0:0] and_ln102_1213_fu_654_p2;
wire   [2:0] select_ln117_947_fu_703_p3;
wire   [0:0] or_ln117_864_fu_711_p2;
wire   [2:0] select_ln117_948_fu_717_p3;
wire   [2:0] select_ln117_949_fu_725_p3;
wire   [3:0] zext_ln117_104_fu_733_p1;
wire   [0:0] xor_ln104_463_fu_753_p2;
wire   [0:0] xor_ln104_470_fu_768_p2;
wire   [0:0] and_ln102_1215_fu_786_p2;
wire   [0:0] and_ln102_1203_fu_773_p2;
wire   [0:0] and_ln102_1214_fu_782_p2;
wire   [0:0] or_ln117_865_fu_801_p2;
wire   [0:0] and_ln102_1216_fu_791_p2;
wire   [3:0] select_ln117_951_fu_806_p3;
wire   [0:0] or_ln117_867_fu_813_p2;
wire   [3:0] select_ln117_952_fu_818_p3;
wire   [0:0] or_ln117_868_fu_825_p2;
wire   [0:0] and_ln102_1217_fu_796_p2;
wire   [3:0] select_ln117_953_fu_829_p3;
wire   [0:0] or_ln117_869_fu_837_p2;
wire   [3:0] select_ln117_954_fu_843_p3;
wire   [3:0] select_ln117_955_fu_857_p3;
wire   [0:0] xor_ln104_466_fu_873_p2;
wire   [0:0] xor_ln104_467_fu_887_p2;
wire   [0:0] xor_ln104_471_fu_897_p2;
wire   [0:0] and_ln102_1218_fu_912_p2;
wire   [0:0] xor_ln104_472_fu_902_p2;
wire   [0:0] and_ln102_1221_fu_926_p2;
wire   [0:0] and_ln102_1219_fu_917_p2;
wire   [0:0] or_ln117_871_fu_936_p2;
wire   [3:0] select_ln117_957_fu_941_p3;
wire   [0:0] and_ln102_1220_fu_922_p2;
wire   [4:0] zext_ln117_105_fu_948_p1;
wire   [0:0] or_ln117_872_fu_952_p2;
wire   [4:0] select_ln117_958_fu_957_p3;
wire   [0:0] or_ln117_873_fu_964_p2;
wire   [0:0] and_ln102_1222_fu_931_p2;
wire   [4:0] select_ln117_959_fu_968_p3;
wire   [0:0] or_ln117_874_fu_976_p2;
wire   [4:0] select_ln117_960_fu_982_p3;
wire   [4:0] select_ln117_961_fu_994_p3;
wire   [0:0] xor_ln104_473_fu_1020_p2;
wire   [0:0] and_ln102_1224_fu_1033_p2;
wire   [0:0] and_ln102_1206_fu_1025_p2;
wire   [0:0] and_ln102_1223_fu_1029_p2;
wire   [0:0] or_ln117_876_fu_1048_p2;
wire   [0:0] and_ln102_1225_fu_1038_p2;
wire   [4:0] select_ln117_963_fu_1053_p3;
wire   [0:0] or_ln117_878_fu_1060_p2;
wire   [4:0] select_ln117_964_fu_1065_p3;
wire   [0:0] and_ln102_1226_fu_1043_p2;
wire   [4:0] select_ln117_965_fu_1072_p3;
wire   [0:0] or_ln117_880_fu_1080_p2;
wire   [4:0] select_ln117_966_fu_1085_p3;
wire   [4:0] select_ln117_967_fu_1097_p3;
wire   [0:0] xor_ln104_474_fu_1113_p2;
wire   [0:0] and_ln102_1227_fu_1122_p2;
wire   [0:0] and_ln102_1207_fu_1118_p2;
wire   [0:0] and_ln102_1228_fu_1127_p2;
wire   [0:0] or_ln117_882_fu_1137_p2;
wire   [0:0] or_ln117_883_fu_1142_p2;
wire   [0:0] and_ln102_1229_fu_1132_p2;
wire   [4:0] select_ln117_969_fu_1146_p3;
wire   [0:0] or_ln117_884_fu_1153_p2;
wire   [4:0] select_ln117_970_fu_1159_p3;
wire   [4:0] select_ln117_971_fu_1173_p3;
wire   [0:0] xor_ln104_475_fu_1189_p2;
wire   [0:0] and_ln102_1230_fu_1194_p2;
wire   [0:0] and_ln102_1231_fu_1199_p2;
wire   [0:0] or_ln117_886_fu_1204_p2;
wire   [12:0] agg_result_fu_1216_p65;
wire   [4:0] agg_result_fu_1216_p66;
wire   [12:0] agg_result_fu_1216_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
wire   [4:0] agg_result_fu_1216_p1;
wire   [4:0] agg_result_fu_1216_p3;
wire   [4:0] agg_result_fu_1216_p5;
wire   [4:0] agg_result_fu_1216_p7;
wire   [4:0] agg_result_fu_1216_p9;
wire   [4:0] agg_result_fu_1216_p11;
wire   [4:0] agg_result_fu_1216_p13;
wire   [4:0] agg_result_fu_1216_p15;
wire   [4:0] agg_result_fu_1216_p17;
wire   [4:0] agg_result_fu_1216_p19;
wire   [4:0] agg_result_fu_1216_p21;
wire   [4:0] agg_result_fu_1216_p23;
wire   [4:0] agg_result_fu_1216_p25;
wire   [4:0] agg_result_fu_1216_p27;
wire   [4:0] agg_result_fu_1216_p29;
wire   [4:0] agg_result_fu_1216_p31;
wire  signed [4:0] agg_result_fu_1216_p33;
wire  signed [4:0] agg_result_fu_1216_p35;
wire  signed [4:0] agg_result_fu_1216_p37;
wire  signed [4:0] agg_result_fu_1216_p39;
wire  signed [4:0] agg_result_fu_1216_p41;
wire  signed [4:0] agg_result_fu_1216_p43;
wire  signed [4:0] agg_result_fu_1216_p45;
wire  signed [4:0] agg_result_fu_1216_p47;
wire  signed [4:0] agg_result_fu_1216_p49;
wire  signed [4:0] agg_result_fu_1216_p51;
wire  signed [4:0] agg_result_fu_1216_p53;
wire  signed [4:0] agg_result_fu_1216_p55;
wire  signed [4:0] agg_result_fu_1216_p57;
wire  signed [4:0] agg_result_fu_1216_p59;
wire  signed [4:0] agg_result_fu_1216_p61;
wire  signed [4:0] agg_result_fu_1216_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x1_U227(
    .din0(13'd7629),
    .din1(13'd7860),
    .din2(13'd455),
    .din3(13'd8066),
    .din4(13'd898),
    .din5(13'd8152),
    .din6(13'd1708),
    .din7(13'd774),
    .din8(13'd7649),
    .din9(13'd7982),
    .din10(13'd7569),
    .din11(13'd7631),
    .din12(13'd8115),
    .din13(13'd681),
    .din14(13'd227),
    .din15(13'd7856),
    .din16(13'd2157),
    .din17(13'd1359),
    .din18(13'd1323),
    .din19(13'd376),
    .din20(13'd2123),
    .din21(13'd2477),
    .din22(13'd1650),
    .din23(13'd8152),
    .din24(13'd1417),
    .din25(13'd348),
    .din26(13'd1831),
    .din27(13'd1150),
    .din28(13'd1035),
    .din29(13'd236),
    .din30(13'd143),
    .din31(13'd7860),
    .def(agg_result_fu_1216_p65),
    .sel(agg_result_fu_1216_p66),
    .dout(agg_result_fu_1216_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1195_reg_1605 <= and_ln102_1195_fu_749_p2;
        and_ln102_1196_reg_1542 <= and_ln102_1196_fu_566_p2;
        and_ln102_1197_reg_1577 <= and_ln102_1197_fu_617_p2;
        and_ln102_1198_reg_1617 <= and_ln102_1198_fu_763_p2;
        and_ln102_1199_reg_1644 <= and_ln102_1199_fu_883_p2;
        and_ln102_1199_reg_1644_pp0_iter5_reg <= and_ln102_1199_reg_1644;
        and_ln102_1200_reg_1554 <= and_ln102_1200_fu_580_p2;
        and_ln102_1201_reg_1560 <= and_ln102_1201_fu_590_p2;
        and_ln102_1202_reg_1589 <= and_ln102_1202_fu_636_p2;
        and_ln102_1204_reg_1623 <= and_ln102_1204_fu_777_p2;
        and_ln102_1205_reg_1657 <= and_ln102_1205_fu_907_p2;
        and_ln102_reg_1526 <= and_ln102_fu_550_p2;
        and_ln102_reg_1526_pp0_iter1_reg <= and_ln102_reg_1526;
        and_ln102_reg_1526_pp0_iter2_reg <= and_ln102_reg_1526_pp0_iter1_reg;
        and_ln104_176_reg_1611 <= and_ln104_176_fu_758_p2;
        and_ln104_177_reg_1549 <= and_ln104_177_fu_575_p2;
        and_ln104_178_reg_1583 <= and_ln104_178_fu_626_p2;
        and_ln104_178_reg_1583_pp0_iter3_reg <= and_ln104_178_reg_1583;
        and_ln104_179_reg_1639 <= and_ln104_179_fu_878_p2;
        and_ln104_180_reg_1651 <= and_ln104_180_fu_892_p2;
        and_ln104_180_reg_1651_pp0_iter5_reg <= and_ln104_180_reg_1651;
        and_ln104_180_reg_1651_pp0_iter6_reg <= and_ln104_180_reg_1651_pp0_iter5_reg;
        and_ln104_reg_1536 <= and_ln104_fu_561_p2;
        icmp_ln86_1000_reg_1501 <= icmp_ln86_1000_fu_520_p2;
        icmp_ln86_1000_reg_1501_pp0_iter1_reg <= icmp_ln86_1000_reg_1501;
        icmp_ln86_1000_reg_1501_pp0_iter2_reg <= icmp_ln86_1000_reg_1501_pp0_iter1_reg;
        icmp_ln86_1000_reg_1501_pp0_iter3_reg <= icmp_ln86_1000_reg_1501_pp0_iter2_reg;
        icmp_ln86_1000_reg_1501_pp0_iter4_reg <= icmp_ln86_1000_reg_1501_pp0_iter3_reg;
        icmp_ln86_1001_reg_1506 <= icmp_ln86_1001_fu_526_p2;
        icmp_ln86_1001_reg_1506_pp0_iter1_reg <= icmp_ln86_1001_reg_1506;
        icmp_ln86_1001_reg_1506_pp0_iter2_reg <= icmp_ln86_1001_reg_1506_pp0_iter1_reg;
        icmp_ln86_1001_reg_1506_pp0_iter3_reg <= icmp_ln86_1001_reg_1506_pp0_iter2_reg;
        icmp_ln86_1001_reg_1506_pp0_iter4_reg <= icmp_ln86_1001_reg_1506_pp0_iter3_reg;
        icmp_ln86_1002_reg_1511 <= icmp_ln86_1002_fu_532_p2;
        icmp_ln86_1002_reg_1511_pp0_iter1_reg <= icmp_ln86_1002_reg_1511;
        icmp_ln86_1002_reg_1511_pp0_iter2_reg <= icmp_ln86_1002_reg_1511_pp0_iter1_reg;
        icmp_ln86_1002_reg_1511_pp0_iter3_reg <= icmp_ln86_1002_reg_1511_pp0_iter2_reg;
        icmp_ln86_1002_reg_1511_pp0_iter4_reg <= icmp_ln86_1002_reg_1511_pp0_iter3_reg;
        icmp_ln86_1002_reg_1511_pp0_iter5_reg <= icmp_ln86_1002_reg_1511_pp0_iter4_reg;
        icmp_ln86_1003_reg_1516 <= icmp_ln86_1003_fu_538_p2;
        icmp_ln86_1003_reg_1516_pp0_iter1_reg <= icmp_ln86_1003_reg_1516;
        icmp_ln86_1003_reg_1516_pp0_iter2_reg <= icmp_ln86_1003_reg_1516_pp0_iter1_reg;
        icmp_ln86_1003_reg_1516_pp0_iter3_reg <= icmp_ln86_1003_reg_1516_pp0_iter2_reg;
        icmp_ln86_1003_reg_1516_pp0_iter4_reg <= icmp_ln86_1003_reg_1516_pp0_iter3_reg;
        icmp_ln86_1003_reg_1516_pp0_iter5_reg <= icmp_ln86_1003_reg_1516_pp0_iter4_reg;
        icmp_ln86_1004_reg_1521 <= icmp_ln86_1004_fu_544_p2;
        icmp_ln86_1004_reg_1521_pp0_iter1_reg <= icmp_ln86_1004_reg_1521;
        icmp_ln86_1004_reg_1521_pp0_iter2_reg <= icmp_ln86_1004_reg_1521_pp0_iter1_reg;
        icmp_ln86_1004_reg_1521_pp0_iter3_reg <= icmp_ln86_1004_reg_1521_pp0_iter2_reg;
        icmp_ln86_1004_reg_1521_pp0_iter4_reg <= icmp_ln86_1004_reg_1521_pp0_iter3_reg;
        icmp_ln86_1004_reg_1521_pp0_iter5_reg <= icmp_ln86_1004_reg_1521_pp0_iter4_reg;
        icmp_ln86_1004_reg_1521_pp0_iter6_reg <= icmp_ln86_1004_reg_1521_pp0_iter5_reg;
        icmp_ln86_975_reg_1363 <= icmp_ln86_975_fu_360_p2;
        icmp_ln86_976_reg_1368 <= icmp_ln86_976_fu_366_p2;
        icmp_ln86_976_reg_1368_pp0_iter1_reg <= icmp_ln86_976_reg_1368;
        icmp_ln86_976_reg_1368_pp0_iter2_reg <= icmp_ln86_976_reg_1368_pp0_iter1_reg;
        icmp_ln86_977_reg_1374 <= icmp_ln86_977_fu_372_p2;
        icmp_ln86_978_reg_1380 <= icmp_ln86_978_fu_378_p2;
        icmp_ln86_978_reg_1380_pp0_iter1_reg <= icmp_ln86_978_reg_1380;
        icmp_ln86_979_reg_1386 <= icmp_ln86_979_fu_384_p2;
        icmp_ln86_979_reg_1386_pp0_iter1_reg <= icmp_ln86_979_reg_1386;
        icmp_ln86_979_reg_1386_pp0_iter2_reg <= icmp_ln86_979_reg_1386_pp0_iter1_reg;
        icmp_ln86_979_reg_1386_pp0_iter3_reg <= icmp_ln86_979_reg_1386_pp0_iter2_reg;
        icmp_ln86_980_reg_1392 <= icmp_ln86_980_fu_390_p2;
        icmp_ln86_980_reg_1392_pp0_iter1_reg <= icmp_ln86_980_reg_1392;
        icmp_ln86_980_reg_1392_pp0_iter2_reg <= icmp_ln86_980_reg_1392_pp0_iter1_reg;
        icmp_ln86_980_reg_1392_pp0_iter3_reg <= icmp_ln86_980_reg_1392_pp0_iter2_reg;
        icmp_ln86_981_reg_1398 <= icmp_ln86_981_fu_396_p2;
        icmp_ln86_982_reg_1404 <= icmp_ln86_982_fu_402_p2;
        icmp_ln86_982_reg_1404_pp0_iter1_reg <= icmp_ln86_982_reg_1404;
        icmp_ln86_983_reg_1410 <= icmp_ln86_983_fu_408_p2;
        icmp_ln86_983_reg_1410_pp0_iter1_reg <= icmp_ln86_983_reg_1410;
        icmp_ln86_983_reg_1410_pp0_iter2_reg <= icmp_ln86_983_reg_1410_pp0_iter1_reg;
        icmp_ln86_984_reg_1416 <= icmp_ln86_984_fu_414_p2;
        icmp_ln86_984_reg_1416_pp0_iter1_reg <= icmp_ln86_984_reg_1416;
        icmp_ln86_984_reg_1416_pp0_iter2_reg <= icmp_ln86_984_reg_1416_pp0_iter1_reg;
        icmp_ln86_984_reg_1416_pp0_iter3_reg <= icmp_ln86_984_reg_1416_pp0_iter2_reg;
        icmp_ln86_985_reg_1422 <= icmp_ln86_985_fu_420_p2;
        icmp_ln86_985_reg_1422_pp0_iter1_reg <= icmp_ln86_985_reg_1422;
        icmp_ln86_985_reg_1422_pp0_iter2_reg <= icmp_ln86_985_reg_1422_pp0_iter1_reg;
        icmp_ln86_985_reg_1422_pp0_iter3_reg <= icmp_ln86_985_reg_1422_pp0_iter2_reg;
        icmp_ln86_986_reg_1428 <= icmp_ln86_986_fu_426_p2;
        icmp_ln86_986_reg_1428_pp0_iter1_reg <= icmp_ln86_986_reg_1428;
        icmp_ln86_986_reg_1428_pp0_iter2_reg <= icmp_ln86_986_reg_1428_pp0_iter1_reg;
        icmp_ln86_986_reg_1428_pp0_iter3_reg <= icmp_ln86_986_reg_1428_pp0_iter2_reg;
        icmp_ln86_986_reg_1428_pp0_iter4_reg <= icmp_ln86_986_reg_1428_pp0_iter3_reg;
        icmp_ln86_987_reg_1434 <= icmp_ln86_987_fu_432_p2;
        icmp_ln86_987_reg_1434_pp0_iter1_reg <= icmp_ln86_987_reg_1434;
        icmp_ln86_987_reg_1434_pp0_iter2_reg <= icmp_ln86_987_reg_1434_pp0_iter1_reg;
        icmp_ln86_987_reg_1434_pp0_iter3_reg <= icmp_ln86_987_reg_1434_pp0_iter2_reg;
        icmp_ln86_987_reg_1434_pp0_iter4_reg <= icmp_ln86_987_reg_1434_pp0_iter3_reg;
        icmp_ln86_987_reg_1434_pp0_iter5_reg <= icmp_ln86_987_reg_1434_pp0_iter4_reg;
        icmp_ln86_988_reg_1440 <= icmp_ln86_988_fu_438_p2;
        icmp_ln86_988_reg_1440_pp0_iter1_reg <= icmp_ln86_988_reg_1440;
        icmp_ln86_988_reg_1440_pp0_iter2_reg <= icmp_ln86_988_reg_1440_pp0_iter1_reg;
        icmp_ln86_988_reg_1440_pp0_iter3_reg <= icmp_ln86_988_reg_1440_pp0_iter2_reg;
        icmp_ln86_988_reg_1440_pp0_iter4_reg <= icmp_ln86_988_reg_1440_pp0_iter3_reg;
        icmp_ln86_988_reg_1440_pp0_iter5_reg <= icmp_ln86_988_reg_1440_pp0_iter4_reg;
        icmp_ln86_988_reg_1440_pp0_iter6_reg <= icmp_ln86_988_reg_1440_pp0_iter5_reg;
        icmp_ln86_989_reg_1446 <= icmp_ln86_989_fu_444_p2;
        icmp_ln86_989_reg_1446_pp0_iter1_reg <= icmp_ln86_989_reg_1446;
        icmp_ln86_990_reg_1451 <= icmp_ln86_990_fu_450_p2;
        icmp_ln86_991_reg_1456 <= icmp_ln86_991_fu_456_p2;
        icmp_ln86_991_reg_1456_pp0_iter1_reg <= icmp_ln86_991_reg_1456;
        icmp_ln86_992_reg_1461 <= icmp_ln86_992_fu_462_p2;
        icmp_ln86_992_reg_1461_pp0_iter1_reg <= icmp_ln86_992_reg_1461;
        icmp_ln86_993_reg_1466 <= icmp_ln86_993_fu_468_p2;
        icmp_ln86_993_reg_1466_pp0_iter1_reg <= icmp_ln86_993_reg_1466;
        icmp_ln86_993_reg_1466_pp0_iter2_reg <= icmp_ln86_993_reg_1466_pp0_iter1_reg;
        icmp_ln86_994_reg_1471 <= icmp_ln86_994_fu_484_p2;
        icmp_ln86_994_reg_1471_pp0_iter1_reg <= icmp_ln86_994_reg_1471;
        icmp_ln86_994_reg_1471_pp0_iter2_reg <= icmp_ln86_994_reg_1471_pp0_iter1_reg;
        icmp_ln86_995_reg_1476 <= icmp_ln86_995_fu_490_p2;
        icmp_ln86_995_reg_1476_pp0_iter1_reg <= icmp_ln86_995_reg_1476;
        icmp_ln86_995_reg_1476_pp0_iter2_reg <= icmp_ln86_995_reg_1476_pp0_iter1_reg;
        icmp_ln86_996_reg_1481 <= icmp_ln86_996_fu_496_p2;
        icmp_ln86_996_reg_1481_pp0_iter1_reg <= icmp_ln86_996_reg_1481;
        icmp_ln86_996_reg_1481_pp0_iter2_reg <= icmp_ln86_996_reg_1481_pp0_iter1_reg;
        icmp_ln86_996_reg_1481_pp0_iter3_reg <= icmp_ln86_996_reg_1481_pp0_iter2_reg;
        icmp_ln86_997_reg_1486 <= icmp_ln86_997_fu_502_p2;
        icmp_ln86_997_reg_1486_pp0_iter1_reg <= icmp_ln86_997_reg_1486;
        icmp_ln86_997_reg_1486_pp0_iter2_reg <= icmp_ln86_997_reg_1486_pp0_iter1_reg;
        icmp_ln86_997_reg_1486_pp0_iter3_reg <= icmp_ln86_997_reg_1486_pp0_iter2_reg;
        icmp_ln86_998_reg_1491 <= icmp_ln86_998_fu_508_p2;
        icmp_ln86_998_reg_1491_pp0_iter1_reg <= icmp_ln86_998_reg_1491;
        icmp_ln86_998_reg_1491_pp0_iter2_reg <= icmp_ln86_998_reg_1491_pp0_iter1_reg;
        icmp_ln86_998_reg_1491_pp0_iter3_reg <= icmp_ln86_998_reg_1491_pp0_iter2_reg;
        icmp_ln86_999_reg_1496 <= icmp_ln86_999_fu_514_p2;
        icmp_ln86_999_reg_1496_pp0_iter1_reg <= icmp_ln86_999_reg_1496;
        icmp_ln86_999_reg_1496_pp0_iter2_reg <= icmp_ln86_999_reg_1496_pp0_iter1_reg;
        icmp_ln86_999_reg_1496_pp0_iter3_reg <= icmp_ln86_999_reg_1496_pp0_iter2_reg;
        icmp_ln86_999_reg_1496_pp0_iter4_reg <= icmp_ln86_999_reg_1496_pp0_iter3_reg;
        icmp_ln86_reg_1352 <= icmp_ln86_fu_354_p2;
        icmp_ln86_reg_1352_pp0_iter1_reg <= icmp_ln86_reg_1352;
        icmp_ln86_reg_1352_pp0_iter2_reg <= icmp_ln86_reg_1352_pp0_iter1_reg;
        icmp_ln86_reg_1352_pp0_iter3_reg <= icmp_ln86_reg_1352_pp0_iter2_reg;
        or_ln117_866_reg_1599 <= or_ln117_866_fu_744_p2;
        or_ln117_870_reg_1629 <= or_ln117_870_fu_851_p2;
        or_ln117_875_reg_1662 <= or_ln117_875_fu_990_p2;
        or_ln117_877_reg_1672 <= or_ln117_877_fu_1010_p2;
        or_ln117_879_reg_1678 <= or_ln117_879_fu_1016_p2;
        or_ln117_879_reg_1678_pp0_iter5_reg <= or_ln117_879_reg_1678;
        or_ln117_881_reg_1686 <= or_ln117_881_fu_1092_p2;
        or_ln117_885_reg_1696 <= or_ln117_885_fu_1167_p2;
        or_ln117_reg_1566 <= or_ln117_fu_606_p2;
        select_ln117_950_reg_1594 <= select_ln117_950_fu_737_p3;
        select_ln117_956_reg_1634 <= select_ln117_956_fu_865_p3;
        select_ln117_962_reg_1667 <= select_ln117_962_fu_1002_p3;
        select_ln117_968_reg_1691 <= select_ln117_968_fu_1105_p3;
        select_ln117_972_reg_1701 <= select_ln117_972_fu_1181_p3;
        xor_ln104_reg_1571 <= xor_ln104_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1216_p65 = 'bx;

assign agg_result_fu_1216_p66 = ((or_ln117_886_fu_1204_p2[0:0] == 1'b1) ? select_ln117_972_reg_1701 : 5'd31);

assign and_ln102_1195_fu_749_p2 = (xor_ln104_reg_1571 & icmp_ln86_976_reg_1368_pp0_iter2_reg);

assign and_ln102_1196_fu_566_p2 = (icmp_ln86_977_reg_1374 & and_ln102_reg_1526);

assign and_ln102_1197_fu_617_p2 = (icmp_ln86_978_reg_1380_pp0_iter1_reg & and_ln104_reg_1536);

assign and_ln102_1198_fu_763_p2 = (icmp_ln86_979_reg_1386_pp0_iter2_reg & and_ln102_1195_fu_749_p2);

assign and_ln102_1199_fu_883_p2 = (icmp_ln86_980_reg_1392_pp0_iter3_reg & and_ln104_176_reg_1611);

assign and_ln102_1200_fu_580_p2 = (icmp_ln86_981_reg_1398 & and_ln102_1196_fu_566_p2);

assign and_ln102_1201_fu_590_p2 = (icmp_ln86_982_reg_1404 & and_ln104_177_fu_575_p2);

assign and_ln102_1202_fu_636_p2 = (icmp_ln86_983_reg_1410_pp0_iter1_reg & and_ln102_1197_fu_617_p2);

assign and_ln102_1203_fu_773_p2 = (icmp_ln86_984_reg_1416_pp0_iter2_reg & and_ln104_178_reg_1583);

assign and_ln102_1204_fu_777_p2 = (icmp_ln86_985_reg_1422_pp0_iter2_reg & and_ln102_1198_fu_763_p2);

assign and_ln102_1205_fu_907_p2 = (icmp_ln86_986_reg_1428_pp0_iter3_reg & and_ln104_179_fu_878_p2);

assign and_ln102_1206_fu_1025_p2 = (icmp_ln86_987_reg_1434_pp0_iter4_reg & and_ln102_1199_reg_1644);

assign and_ln102_1207_fu_1118_p2 = (icmp_ln86_988_reg_1440_pp0_iter5_reg & and_ln104_180_reg_1651_pp0_iter5_reg);

assign and_ln102_1208_fu_641_p2 = (icmp_ln86_989_reg_1446_pp0_iter1_reg & and_ln102_1200_reg_1554);

assign and_ln102_1209_fu_595_p2 = (xor_ln104_468_fu_585_p2 & icmp_ln86_990_reg_1451);

assign and_ln102_1210_fu_600_p2 = (and_ln102_1209_fu_595_p2 & and_ln102_1196_fu_566_p2);

assign and_ln102_1211_fu_645_p2 = (icmp_ln86_991_reg_1456_pp0_iter1_reg & and_ln102_1201_reg_1560);

assign and_ln102_1212_fu_649_p2 = (xor_ln104_469_fu_631_p2 & icmp_ln86_992_reg_1461_pp0_iter1_reg);

assign and_ln102_1213_fu_654_p2 = (and_ln104_177_reg_1549 & and_ln102_1212_fu_649_p2);

assign and_ln102_1214_fu_782_p2 = (icmp_ln86_993_reg_1466_pp0_iter2_reg & and_ln102_1202_reg_1589);

assign and_ln102_1215_fu_786_p2 = (xor_ln104_470_fu_768_p2 & icmp_ln86_994_reg_1471_pp0_iter2_reg);

assign and_ln102_1216_fu_791_p2 = (and_ln102_1215_fu_786_p2 & and_ln102_1197_reg_1577);

assign and_ln102_1217_fu_796_p2 = (icmp_ln86_995_reg_1476_pp0_iter2_reg & and_ln102_1203_fu_773_p2);

assign and_ln102_1218_fu_912_p2 = (xor_ln104_471_fu_897_p2 & icmp_ln86_996_reg_1481_pp0_iter3_reg);

assign and_ln102_1219_fu_917_p2 = (and_ln104_178_reg_1583_pp0_iter3_reg & and_ln102_1218_fu_912_p2);

assign and_ln102_1220_fu_922_p2 = (icmp_ln86_997_reg_1486_pp0_iter3_reg & and_ln102_1204_reg_1623);

assign and_ln102_1221_fu_926_p2 = (xor_ln104_472_fu_902_p2 & icmp_ln86_998_reg_1491_pp0_iter3_reg);

assign and_ln102_1222_fu_931_p2 = (and_ln102_1221_fu_926_p2 & and_ln102_1198_reg_1617);

assign and_ln102_1223_fu_1029_p2 = (icmp_ln86_999_reg_1496_pp0_iter4_reg & and_ln102_1205_reg_1657);

assign and_ln102_1224_fu_1033_p2 = (xor_ln104_473_fu_1020_p2 & icmp_ln86_1000_reg_1501_pp0_iter4_reg);

assign and_ln102_1225_fu_1038_p2 = (and_ln104_179_reg_1639 & and_ln102_1224_fu_1033_p2);

assign and_ln102_1226_fu_1043_p2 = (icmp_ln86_1001_reg_1506_pp0_iter4_reg & and_ln102_1206_fu_1025_p2);

assign and_ln102_1227_fu_1122_p2 = (xor_ln104_474_fu_1113_p2 & icmp_ln86_1002_reg_1511_pp0_iter5_reg);

assign and_ln102_1228_fu_1127_p2 = (and_ln102_1227_fu_1122_p2 & and_ln102_1199_reg_1644_pp0_iter5_reg);

assign and_ln102_1229_fu_1132_p2 = (icmp_ln86_1003_reg_1516_pp0_iter5_reg & and_ln102_1207_fu_1118_p2);

assign and_ln102_1230_fu_1194_p2 = (xor_ln104_475_fu_1189_p2 & icmp_ln86_1004_reg_1521_pp0_iter6_reg);

assign and_ln102_1231_fu_1199_p2 = (and_ln104_180_reg_1651_pp0_iter6_reg & and_ln102_1230_fu_1194_p2);

assign and_ln102_fu_550_p2 = (icmp_ln86_fu_354_p2 & icmp_ln86_975_fu_360_p2);

assign and_ln104_176_fu_758_p2 = (xor_ln104_reg_1571 & xor_ln104_463_fu_753_p2);

assign and_ln104_177_fu_575_p2 = (xor_ln104_464_fu_570_p2 & and_ln102_reg_1526);

assign and_ln104_178_fu_626_p2 = (xor_ln104_465_fu_621_p2 & and_ln104_reg_1536);

assign and_ln104_179_fu_878_p2 = (xor_ln104_466_fu_873_p2 & and_ln102_1195_reg_1605);

assign and_ln104_180_fu_892_p2 = (xor_ln104_467_fu_887_p2 & and_ln104_176_reg_1611);

assign and_ln104_fu_561_p2 = (xor_ln104_462_fu_556_p2 & icmp_ln86_reg_1352);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1216_p67;

assign icmp_ln86_1000_fu_520_p2 = (($signed(p_read1_int_reg) < $signed(18'd101155)) ? 1'b1 : 1'b0);

assign icmp_ln86_1001_fu_526_p2 = (($signed(p_read15_int_reg) < $signed(18'd81409)) ? 1'b1 : 1'b0);

assign icmp_ln86_1002_fu_532_p2 = (($signed(p_read15_int_reg) < $signed(18'd101889)) ? 1'b1 : 1'b0);

assign icmp_ln86_1003_fu_538_p2 = (($signed(p_read4_int_reg) < $signed(18'd678)) ? 1'b1 : 1'b0);

assign icmp_ln86_1004_fu_544_p2 = (($signed(p_read15_int_reg) < $signed(18'd86529)) ? 1'b1 : 1'b0);

assign icmp_ln86_975_fu_360_p2 = (($signed(p_read1_int_reg) < $signed(18'd212711)) ? 1'b1 : 1'b0);

assign icmp_ln86_976_fu_366_p2 = (($signed(p_read5_int_reg) < $signed(18'd377)) ? 1'b1 : 1'b0);

assign icmp_ln86_977_fu_372_p2 = (($signed(p_read14_int_reg) < $signed(18'd53738)) ? 1'b1 : 1'b0);

assign icmp_ln86_978_fu_378_p2 = (($signed(p_read7_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_979_fu_384_p2 = (($signed(p_read7_int_reg) < $signed(18'd19)) ? 1'b1 : 1'b0);

assign icmp_ln86_980_fu_390_p2 = (($signed(p_read1_int_reg) < $signed(18'd41212)) ? 1'b1 : 1'b0);

assign icmp_ln86_981_fu_396_p2 = (($signed(p_read3_int_reg) < $signed(18'd29691)) ? 1'b1 : 1'b0);

assign icmp_ln86_982_fu_402_p2 = (($signed(p_read8_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_983_fu_408_p2 = (($signed(p_read1_int_reg) < $signed(18'd233514)) ? 1'b1 : 1'b0);

assign icmp_ln86_984_fu_414_p2 = (($signed(p_read1_int_reg) < $signed(18'd244796)) ? 1'b1 : 1'b0);

assign icmp_ln86_985_fu_420_p2 = (($signed(p_read15_int_reg) < $signed(18'd74241)) ? 1'b1 : 1'b0);

assign icmp_ln86_986_fu_426_p2 = (($signed(p_read13_int_reg) < $signed(18'd200673)) ? 1'b1 : 1'b0);

assign icmp_ln86_987_fu_432_p2 = (($signed(p_read3_int_reg) < $signed(18'd97993)) ? 1'b1 : 1'b0);

assign icmp_ln86_988_fu_438_p2 = (($signed(p_read1_int_reg) < $signed(18'd112999)) ? 1'b1 : 1'b0);

assign icmp_ln86_989_fu_444_p2 = (($signed(p_read6_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_990_fu_450_p2 = (($signed(p_read11_int_reg) < $signed(18'd39)) ? 1'b1 : 1'b0);

assign icmp_ln86_991_fu_456_p2 = (($signed(p_read1_int_reg) < $signed(18'd178559)) ? 1'b1 : 1'b0);

assign icmp_ln86_992_fu_462_p2 = (($signed(p_read12_int_reg) < $signed(18'd271)) ? 1'b1 : 1'b0);

assign icmp_ln86_993_fu_468_p2 = (($signed(p_read2_int_reg) < $signed(18'd83273)) ? 1'b1 : 1'b0);

assign icmp_ln86_994_fu_484_p2 = (($signed(tmp_fu_474_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_995_fu_490_p2 = (($signed(p_read6_int_reg) < $signed(18'd46)) ? 1'b1 : 1'b0);

assign icmp_ln86_996_fu_496_p2 = (($signed(p_read10_int_reg) < $signed(18'd1147)) ? 1'b1 : 1'b0);

assign icmp_ln86_997_fu_502_p2 = (($signed(p_read1_int_reg) < $signed(18'd226013)) ? 1'b1 : 1'b0);

assign icmp_ln86_998_fu_508_p2 = (($signed(p_read1_int_reg) < $signed(18'd237617)) ? 1'b1 : 1'b0);

assign icmp_ln86_999_fu_514_p2 = (($signed(p_read7_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_354_p2 = (($signed(p_read6_int_reg) < $signed(18'd56)) ? 1'b1 : 1'b0);

assign or_ln117_862_fu_687_p2 = (and_ln102_1211_fu_645_p2 | and_ln102_1196_reg_1542);

assign or_ln117_863_fu_699_p2 = (and_ln102_1201_reg_1560 | and_ln102_1196_reg_1542);

assign or_ln117_864_fu_711_p2 = (or_ln117_863_fu_699_p2 | and_ln102_1213_fu_654_p2);

assign or_ln117_865_fu_801_p2 = (and_ln102_reg_1526_pp0_iter2_reg | and_ln102_1214_fu_782_p2);

assign or_ln117_866_fu_744_p2 = (and_ln102_reg_1526_pp0_iter1_reg | and_ln102_1202_fu_636_p2);

assign or_ln117_867_fu_813_p2 = (or_ln117_866_reg_1599 | and_ln102_1216_fu_791_p2);

assign or_ln117_868_fu_825_p2 = (and_ln102_reg_1526_pp0_iter2_reg | and_ln102_1197_reg_1577);

assign or_ln117_869_fu_837_p2 = (or_ln117_868_fu_825_p2 | and_ln102_1217_fu_796_p2);

assign or_ln117_870_fu_851_p2 = (or_ln117_868_fu_825_p2 | and_ln102_1203_fu_773_p2);

assign or_ln117_871_fu_936_p2 = (or_ln117_870_reg_1629 | and_ln102_1219_fu_917_p2);

assign or_ln117_872_fu_952_p2 = (icmp_ln86_reg_1352_pp0_iter3_reg | and_ln102_1220_fu_922_p2);

assign or_ln117_873_fu_964_p2 = (icmp_ln86_reg_1352_pp0_iter3_reg | and_ln102_1204_reg_1623);

assign or_ln117_874_fu_976_p2 = (or_ln117_873_fu_964_p2 | and_ln102_1222_fu_931_p2);

assign or_ln117_875_fu_990_p2 = (icmp_ln86_reg_1352_pp0_iter3_reg | and_ln102_1198_reg_1617);

assign or_ln117_876_fu_1048_p2 = (or_ln117_875_reg_1662 | and_ln102_1223_fu_1029_p2);

assign or_ln117_877_fu_1010_p2 = (or_ln117_875_fu_990_p2 | and_ln102_1205_fu_907_p2);

assign or_ln117_878_fu_1060_p2 = (or_ln117_877_reg_1672 | and_ln102_1225_fu_1038_p2);

assign or_ln117_879_fu_1016_p2 = (icmp_ln86_reg_1352_pp0_iter3_reg | and_ln102_1195_reg_1605);

assign or_ln117_880_fu_1080_p2 = (or_ln117_879_reg_1678 | and_ln102_1226_fu_1043_p2);

assign or_ln117_881_fu_1092_p2 = (or_ln117_879_reg_1678 | and_ln102_1206_fu_1025_p2);

assign or_ln117_882_fu_1137_p2 = (or_ln117_881_reg_1686 | and_ln102_1228_fu_1127_p2);

assign or_ln117_883_fu_1142_p2 = (or_ln117_879_reg_1678_pp0_iter5_reg | and_ln102_1199_reg_1644_pp0_iter5_reg);

assign or_ln117_884_fu_1153_p2 = (or_ln117_883_fu_1142_p2 | and_ln102_1229_fu_1132_p2);

assign or_ln117_885_fu_1167_p2 = (or_ln117_883_fu_1142_p2 | and_ln102_1207_fu_1118_p2);

assign or_ln117_886_fu_1204_p2 = (or_ln117_885_reg_1696 | and_ln102_1231_fu_1199_p2);

assign or_ln117_fu_606_p2 = (and_ln102_1210_fu_600_p2 | and_ln102_1200_fu_580_p2);

assign select_ln117_945_fu_676_p3 = ((or_ln117_reg_1566[0:0] == 1'b1) ? select_ln117_fu_669_p3 : 2'd3);

assign select_ln117_946_fu_692_p3 = ((and_ln102_1196_reg_1542[0:0] == 1'b1) ? zext_ln117_103_fu_683_p1 : 3'd4);

assign select_ln117_947_fu_703_p3 = ((or_ln117_862_fu_687_p2[0:0] == 1'b1) ? select_ln117_946_fu_692_p3 : 3'd5);

assign select_ln117_948_fu_717_p3 = ((or_ln117_863_fu_699_p2[0:0] == 1'b1) ? select_ln117_947_fu_703_p3 : 3'd6);

assign select_ln117_949_fu_725_p3 = ((or_ln117_864_fu_711_p2[0:0] == 1'b1) ? select_ln117_948_fu_717_p3 : 3'd7);

assign select_ln117_950_fu_737_p3 = ((and_ln102_reg_1526_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_104_fu_733_p1 : 4'd8);

assign select_ln117_951_fu_806_p3 = ((or_ln117_865_fu_801_p2[0:0] == 1'b1) ? select_ln117_950_reg_1594 : 4'd9);

assign select_ln117_952_fu_818_p3 = ((or_ln117_866_reg_1599[0:0] == 1'b1) ? select_ln117_951_fu_806_p3 : 4'd10);

assign select_ln117_953_fu_829_p3 = ((or_ln117_867_fu_813_p2[0:0] == 1'b1) ? select_ln117_952_fu_818_p3 : 4'd11);

assign select_ln117_954_fu_843_p3 = ((or_ln117_868_fu_825_p2[0:0] == 1'b1) ? select_ln117_953_fu_829_p3 : 4'd12);

assign select_ln117_955_fu_857_p3 = ((or_ln117_869_fu_837_p2[0:0] == 1'b1) ? select_ln117_954_fu_843_p3 : 4'd13);

assign select_ln117_956_fu_865_p3 = ((or_ln117_870_fu_851_p2[0:0] == 1'b1) ? select_ln117_955_fu_857_p3 : 4'd14);

assign select_ln117_957_fu_941_p3 = ((or_ln117_871_fu_936_p2[0:0] == 1'b1) ? select_ln117_956_reg_1634 : 4'd15);

assign select_ln117_958_fu_957_p3 = ((icmp_ln86_reg_1352_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_105_fu_948_p1 : 5'd16);

assign select_ln117_959_fu_968_p3 = ((or_ln117_872_fu_952_p2[0:0] == 1'b1) ? select_ln117_958_fu_957_p3 : 5'd17);

assign select_ln117_960_fu_982_p3 = ((or_ln117_873_fu_964_p2[0:0] == 1'b1) ? select_ln117_959_fu_968_p3 : 5'd18);

assign select_ln117_961_fu_994_p3 = ((or_ln117_874_fu_976_p2[0:0] == 1'b1) ? select_ln117_960_fu_982_p3 : 5'd19);

assign select_ln117_962_fu_1002_p3 = ((or_ln117_875_fu_990_p2[0:0] == 1'b1) ? select_ln117_961_fu_994_p3 : 5'd20);

assign select_ln117_963_fu_1053_p3 = ((or_ln117_876_fu_1048_p2[0:0] == 1'b1) ? select_ln117_962_reg_1667 : 5'd21);

assign select_ln117_964_fu_1065_p3 = ((or_ln117_877_reg_1672[0:0] == 1'b1) ? select_ln117_963_fu_1053_p3 : 5'd22);

assign select_ln117_965_fu_1072_p3 = ((or_ln117_878_fu_1060_p2[0:0] == 1'b1) ? select_ln117_964_fu_1065_p3 : 5'd23);

assign select_ln117_966_fu_1085_p3 = ((or_ln117_879_reg_1678[0:0] == 1'b1) ? select_ln117_965_fu_1072_p3 : 5'd24);

assign select_ln117_967_fu_1097_p3 = ((or_ln117_880_fu_1080_p2[0:0] == 1'b1) ? select_ln117_966_fu_1085_p3 : 5'd25);

assign select_ln117_968_fu_1105_p3 = ((or_ln117_881_fu_1092_p2[0:0] == 1'b1) ? select_ln117_967_fu_1097_p3 : 5'd26);

assign select_ln117_969_fu_1146_p3 = ((or_ln117_882_fu_1137_p2[0:0] == 1'b1) ? select_ln117_968_reg_1691 : 5'd27);

assign select_ln117_970_fu_1159_p3 = ((or_ln117_883_fu_1142_p2[0:0] == 1'b1) ? select_ln117_969_fu_1146_p3 : 5'd28);

assign select_ln117_971_fu_1173_p3 = ((or_ln117_884_fu_1153_p2[0:0] == 1'b1) ? select_ln117_970_fu_1159_p3 : 5'd29);

assign select_ln117_972_fu_1181_p3 = ((or_ln117_885_fu_1167_p2[0:0] == 1'b1) ? select_ln117_971_fu_1173_p3 : 5'd30);

assign select_ln117_fu_669_p3 = ((and_ln102_1200_reg_1554[0:0] == 1'b1) ? zext_ln117_fu_665_p1 : 2'd2);

assign tmp_fu_474_p4 = {{p_read9_int_reg[17:1]}};

assign xor_ln104_462_fu_556_p2 = (icmp_ln86_975_reg_1363 ^ 1'd1);

assign xor_ln104_463_fu_753_p2 = (icmp_ln86_976_reg_1368_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_464_fu_570_p2 = (icmp_ln86_977_reg_1374 ^ 1'd1);

assign xor_ln104_465_fu_621_p2 = (icmp_ln86_978_reg_1380_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_466_fu_873_p2 = (icmp_ln86_979_reg_1386_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_467_fu_887_p2 = (icmp_ln86_980_reg_1392_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_468_fu_585_p2 = (icmp_ln86_981_reg_1398 ^ 1'd1);

assign xor_ln104_469_fu_631_p2 = (icmp_ln86_982_reg_1404_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_470_fu_768_p2 = (icmp_ln86_983_reg_1410_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_471_fu_897_p2 = (icmp_ln86_984_reg_1416_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_472_fu_902_p2 = (icmp_ln86_985_reg_1422_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_473_fu_1020_p2 = (icmp_ln86_986_reg_1428_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_474_fu_1113_p2 = (icmp_ln86_987_reg_1434_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_475_fu_1189_p2 = (icmp_ln86_988_reg_1440_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_612_p2 = (icmp_ln86_reg_1352_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_659_p2 = (1'd1 ^ and_ln102_1208_fu_641_p2);

assign zext_ln117_103_fu_683_p1 = select_ln117_945_fu_676_p3;

assign zext_ln117_104_fu_733_p1 = select_ln117_949_fu_725_p3;

assign zext_ln117_105_fu_948_p1 = select_ln117_957_fu_941_p3;

assign zext_ln117_fu_665_p1 = xor_ln117_fu_659_p2;

endmodule //conifer_jettag_accelerator_decision_function_65
