#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 24 19:37:12 2021
# Process ID: 1964
# Current directory: C:/Users/angel/Documents/8405/VHDL Scripts/6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9668 C:\Users\angel\Documents\8405\VHDL Scripts\6\project.xpr
# Log file: C:/Users/angel/Documents/8405/VHDL Scripts/6/vivado.log
# Journal file: C:/Users/angel/Documents/8405/VHDL Scripts/6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/angel/Documents/8405/VHDL Scripts/6/project.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
adexit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 19:41:43 2021...
_DATA/pixel_hypervectors.data} {C:/Users/angel/Documents/8405/VHDL Scripts/6/OUR_RAM_DATA/lowercase/a_lower.data}}
close_project
open_project {C:/Users/angel/Documents/8405/VHDL Scripts/5 - working 5x7 algorithm/project.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/angel/Documents/8405/VHDL Scripts/test' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/angel/Documents/8405/VHDL Scripts/5 - working 5x7 algorithm/project.gen/sources_1', nor could it be found using path 'C:/Users/angel/Documents/8405/VHDL Scripts/test/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/angel/Documents/8405/VHDL Scripts/6/project.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/pixel_hypervectors.data'
INFO: [SIM-utils-43] Exported 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/a_lower.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/HDC_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HDC_FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/Hamming_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Hamming_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/Supervised_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Supervised_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/encoding_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoding_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/images_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'images_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/pixel_hypervector_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixel_hypervector_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim'
"xelab -wto d6866c250c924b68ae4178f8b400e28e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d6866c250c924b68ae4178f8b400e28e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 11 [C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/main.vhd:200]
ERROR: [VRFC 10-664] expression has 10 elements ; expected 10000 [C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/main.vhd:201]
ERROR: [VRFC 10-664] expression has 10 elements ; expected 10000 [C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/main.vhd:202]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/pixel_hypervectors.data'
INFO: [SIM-utils-43] Exported 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/a_lower.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim'
"xelab -wto d6866c250c924b68ae4178f8b400e28e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d6866c250c924b68ae4178f8b400e28e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 11 elements ; formal 'phr_address' expects 5 [C:/Users/angel/Documents/8405/VHDL Scripts/6/project.srcs/sources_1/new/main.vhd:248]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1119.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/angel/Documents/8405/VHDL Scripts/6/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1119.035 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 20:48:14 2021...
