// Seed: 2820760350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  logic [7:0] id_6;
  assign id_4 = id_5;
  assign module_1.type_18 = 0;
  wire id_7;
  assign id_6[1!=?1] = 1;
  id_8 :
  assert property (@(posedge id_8) $display)
  else $display(0, 1, 1 < 1);
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wire id_7,
    output uwire id_8,
    output wor id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13,
    output wand id_14,
    output wand id_15,
    output tri1 id_16,
    output supply1 id_17,
    input uwire id_18
    , id_27,
    output supply0 id_19,
    input wor id_20,
    output supply0 id_21,
    output wire id_22,
    input wand id_23,
    input tri id_24,
    output supply0 id_25
);
  assign id_17 = id_5;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
