// Seed: 557158659
module module_0 (
    output wor  id_0,
    output wand id_1
);
  assign id_1 = 1;
  tri0 id_3;
  assign id_3 = -1 + id_3;
  assign id_3 = id_3;
  wire id_4 = id_3;
  assign id_0 = id_4;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    output tri id_4,
    input tri id_5,
    input wire id_6,
    input supply1 id_7
);
  assign id_0 = id_1 >= (-1'b0 && id_3 == id_3);
  wire id_9;
  tri  id_10 = -1 !=? -1, id_11;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
