strict digraph "" {
	node [label="\N"];
	"429:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4810f1ae10>",
		fillcolor=turquoise,
		label="429:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"430:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810f1ae50>",
		fillcolor=springgreen,
		label="430:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"429:BL" -> "430:IF"	 [cond="[]",
		lineno=None];
	"447:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810f1ac10>",
		fillcolor=springgreen,
		label="447:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"448:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1a7d0>",
		fillcolor=firebrick,
		label="448:NS
Yreg <= alu_out;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1a7d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"447:IF" -> "448:NS"	 [cond="['load_outputs']",
		label=load_outputs,
		lineno=447];
	"428:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4810f1abd0>",
		clk_sens=False,
		fillcolor=gold,
		label="428:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'A', 'B', 'clr_Z', 'clr_V', 'alu_out', 'clr', 'carry', 'load_inputs', 'clr_C', 'load_outputs']"];
	"428:AL" -> "429:BL"	 [cond="[]",
		lineno=None];
	"453:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4810fc1250>",
		fillcolor=turquoise,
		label="453:BL
Areg <= 'd0;
Breg <= 'd0;
Yreg <= 'd0;
Creg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4810fc13d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1510>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4810fc1650>]",
		style=filled,
		typ=Block];
	"Leaf_428:AL"	 [def_var="['Areg', 'Breg', 'Yreg', 'Zreg', 'Vreg', 'Creg']",
		label="Leaf_428:AL"];
	"453:BL" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"465:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc19d0>",
		fillcolor=firebrick,
		label="465:NS
Creg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc19d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"465:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"441:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4810f1ae90>",
		fillcolor=turquoise,
		label="441:BL
Creg <= carry;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1f50>]",
		style=filled,
		typ=Block];
	"441:BL" -> "447:IF"	 [cond="[]",
		lineno=None];
	"466:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810fc1b50>",
		fillcolor=springgreen,
		label="466:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"441:BL" -> "466:IF"	 [cond="[]",
		lineno=None];
	"442:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810f1aed0>",
		fillcolor=springgreen,
		label="442:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"441:BL" -> "442:IF"	 [cond="[]",
		lineno=None];
	"452:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810fc1210>",
		fillcolor=springgreen,
		label="452:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"441:BL" -> "452:IF"	 [cond="[]",
		lineno=None];
	"470:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810fc1d10>",
		fillcolor=springgreen,
		label="470:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"441:BL" -> "470:IF"	 [cond="[]",
		lineno=None];
	"462:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810fc17d0>",
		fillcolor=springgreen,
		label="462:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"441:BL" -> "462:IF"	 [cond="[]",
		lineno=None];
	"464:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4810fc1990>",
		fillcolor=springgreen,
		label="464:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"441:BL" -> "464:IF"	 [cond="[]",
		lineno=None];
	"430:IF" -> "441:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=430];
	"431:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4810f1c0d0>",
		fillcolor=turquoise,
		label="431:BL
Areg <= 'd0;
Breg <= 'd0;
Yreg <= 'd0;
Zreg <= 'b1;
Creg <= 'b0;
Vreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1c110>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4810f1c250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1c390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4810f1c4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1c610>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4810f1c750>]",
		style=filled,
		typ=Block];
	"430:IF" -> "431:BL"	 [cond="['reset']",
		label=reset,
		lineno=430];
	"473:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1a990>",
		fillcolor=firebrick,
		label="473:NS
Zreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1a990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"473:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"467:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1b90>",
		fillcolor=firebrick,
		label="467:NS
Vreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"466:IF" -> "467:NS"	 [cond="['clr_V']",
		label=clr_V,
		lineno=466];
	"443:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4810f1af10>",
		fillcolor=turquoise,
		label="443:BL
Areg <= A;
Breg <= B;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810f1af50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4810fc1090>]",
		style=filled,
		typ=Block];
	"442:IF" -> "443:BL"	 [cond="['load_inputs']",
		label=load_inputs,
		lineno=442];
	"452:IF" -> "453:BL"	 [cond="['clr']",
		label=clr,
		lineno=452];
	"431:BL" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"443:BL" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"467:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"448:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"470:IF" -> "473:NS"	 [cond="['alu_out']",
		label="!((alu_out == 'd0))",
		lineno=470];
	"471:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1d50>",
		fillcolor=firebrick,
		label="471:NS
Zreg <= 'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"470:IF" -> "471:NS"	 [cond="['alu_out']",
		label="(alu_out == 'd0)",
		lineno=470];
	"463:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1810>",
		fillcolor=firebrick,
		label="463:NS
Zreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4810fc1810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"462:IF" -> "463:NS"	 [cond="['clr_Z']",
		label=clr_Z,
		lineno=462];
	"464:IF" -> "465:NS"	 [cond="['clr_C']",
		label=clr_C,
		lineno=464];
	"463:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
	"471:NS" -> "Leaf_428:AL"	 [cond="[]",
		lineno=None];
}
