#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Mar  6 11:54:27 2025
# Process ID: 17876
# Current directory: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18212 D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_ROM_READ_0to9\OV5640_HDMI_ROM_READ_0to9.xpr
# Log file: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/vivado.log
# Journal file: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3033.621 ; gain = 482.199
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
Reading block design file <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_150M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:border_adder:1.0 - border_adder_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:module_ref:show_num:1.0 - show_num_0
Successfully read diagram <ZYNQ_CORE> from block design file <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3559.922 ; gain = 2.324
update_compile_order -fileset sources_1
save_project_as OV5640_HDMI_ROM_0to9_AXI_Lite D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite -exclude_run_results -force
INFO: [IP_Flow 19-7005] Skipping external file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/coe/number.coe
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip 
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:border_adder:1.0'. The one found in IP location 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.gen/sources_1/bd/mref/border_adder' will take precedence over the same IP in location d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/mref/border_adder
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:border_adder:1.0'. The one found in IP location 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.gen/sources_1/bd/mref/border_adder' will take precedence over the same IP in location d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/mref/border_adder
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:show_num:1.0'. The one found in IP location 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_READ_0to9/OV5640_HDMI_ROM_READ_0to9.gen/sources_1/bd/mref/show_num' will take precedence over the same IP in location d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/mref/show_num
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/synth_1/ZYNQ_CORE_wrapper.dcp
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_axi_vdma_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_axi_vdma_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_v_tc_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_v_tc_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_rst_ps7_0_150M_1_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_rst_ps7_0_150M_1_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_rst_ps7_0_50M_1_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_rst_ps7_0_50M_1_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_xbar_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_xbar_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_clk_wiz_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_processing_system7_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_util_vector_logic_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_util_vector_logic_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_rgb2dvi_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_rgb2dvi_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_ov5640_capture_data_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_ov5640_capture_data_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_blk_mem_gen_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_blk_mem_gen_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_border_adder_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_border_adder_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_vio_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_vio_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_show_num_0_1_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_show_num_0_1_synth_1

INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_v_tc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_rst_ps7_0_150M_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_rst_ps7_0_50M_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_rgb2dvi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_ov5640_capture_data_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_blk_mem_gen_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_border_adder_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_vio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_show_num_0_1_impl_1'...
delete_bd_objs [get_bd_nets vio_0_probe_out0] [get_bd_cells vio_0]
create_peripheral xilinx.com user cycle_num 1.0 -dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:cycle_num:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:cycle_num:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:cycle_num:1.0]
set_property  ip_repo_paths  {D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi D:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
ipx::edit_ip_in_project -upgrade true -name edit_cycle_num_v1_0 -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 20
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Mar  6 12:03:04 2025] Launched synth_1...
Run output will be captured here: d:/programs/workspace/smartzynq_sp2/ov5640_hdmi_rom_0to9_axi_lite/ip_repo/edit_cycle_num_v1_0.runs/synth_1/runme.log
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cycle_num:1.0 cycle_num_0
endgroup
set_property location {5 1485 633} [get_bd_cells cycle_num_0]
connect_bd_net [get_bd_pins cycle_num_0/result] [get_bd_pins show_num_0/rom_addr_sel]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/cycle_num_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins cycle_num_0/S00_AXI]
Slave segment '/cycle_num_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_ROM_0to9_AXI_Lite\OV5640_HDMI_ROM_0to9_AXI_Lite.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
launch_runs synth_1 -jobs 5
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cycle_num_0 .
Exporting to file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_cycle_num_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_cycle_num_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_xbar_1
[Thu Mar  6 12:05:31 2025] Launched ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1, ZYNQ_CORE_axi_vdma_0_0_synth_1, ZYNQ_CORE_v_tc_0_0_synth_1, ZYNQ_CORE_rst_ps7_0_150M_1_synth_1, ZYNQ_CORE_rst_ps7_0_50M_1_synth_1, ZYNQ_CORE_xbar_0_synth_1, ZYNQ_CORE_clk_wiz_0_0_synth_1, ZYNQ_CORE_processing_system7_0_0_synth_1, ZYNQ_CORE_util_vector_logic_0_0_synth_1, ZYNQ_CORE_rgb2dvi_0_0_synth_1, ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1, ZYNQ_CORE_ov5640_capture_data_0_0_synth_1, ZYNQ_CORE_blk_mem_gen_0_0_synth_1, ZYNQ_CORE_border_adder_0_0_synth_1, ZYNQ_CORE_show_num_0_1_synth_1, ZYNQ_CORE_cycle_num_0_0_synth_1, ZYNQ_CORE_xbar_1_synth_1, ZYNQ_CORE_auto_pc_1_synth_1, ZYNQ_CORE_auto_pc_0_synth_1...
Run output will be captured here:
ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1/runme.log
ZYNQ_CORE_axi_vdma_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_axi_vdma_0_0_synth_1/runme.log
ZYNQ_CORE_v_tc_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_v_tc_0_0_synth_1/runme.log
ZYNQ_CORE_rst_ps7_0_150M_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_rst_ps7_0_150M_1_synth_1/runme.log
ZYNQ_CORE_rst_ps7_0_50M_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_rst_ps7_0_50M_1_synth_1/runme.log
ZYNQ_CORE_xbar_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_xbar_0_synth_1/runme.log
ZYNQ_CORE_clk_wiz_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_clk_wiz_0_0_synth_1/runme.log
ZYNQ_CORE_processing_system7_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_processing_system7_0_0_synth_1/runme.log
ZYNQ_CORE_util_vector_logic_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_util_vector_logic_0_0_synth_1/runme.log
ZYNQ_CORE_rgb2dvi_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_rgb2dvi_0_0_synth_1/runme.log
ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1/runme.log
ZYNQ_CORE_ov5640_capture_data_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_ov5640_capture_data_0_0_synth_1/runme.log
ZYNQ_CORE_blk_mem_gen_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_blk_mem_gen_0_0_synth_1/runme.log
ZYNQ_CORE_border_adder_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_border_adder_0_0_synth_1/runme.log
ZYNQ_CORE_show_num_0_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_show_num_0_1_synth_1/runme.log
ZYNQ_CORE_cycle_num_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_cycle_num_0_0_synth_1/runme.log
ZYNQ_CORE_xbar_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_xbar_1_synth_1/runme.log
ZYNQ_CORE_auto_pc_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_auto_pc_1_synth_1/runme.log
ZYNQ_CORE_auto_pc_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_auto_pc_0_synth_1/runme.log
[Thu Mar  6 12:05:32 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3664.578 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Thu Mar  6 12:10:13 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Mar  6 12:12:04 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/programs/workspace/smartzynq_sp2/ov5640_hdmi_rom_0to9_axi_lite/ov5640_hdmi_rom_0to9_axi_lite.tmp/cycle_num_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/programs/workspace/smartzynq_sp2/ov5640_hdmi_rom_0to9_axi_lite/ov5640_hdmi_rom_0to9_axi_lite.tmp/cycle_num_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
close_project
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/programs/workspace/smartzynq_sp2/ov5640_hdmi_rom_0to9_axi_lite/ov5640_hdmi_rom_0to9_axi_lite.tmp/cycle_num_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
close_project
delete_bd_objs [get_bd_nets cycle_num_0_result] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells cycle_num_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cycle_num:1.0 cycle_num_0
endgroup
set_property location {5 1563 981} [get_bd_cells cycle_num_0]
connect_bd_net [get_bd_pins cycle_num_0/result] [get_bd_pins show_num_0/rom_addr_sel]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/cycle_num_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins cycle_num_0/S00_AXI]
Slave segment '/cycle_num_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
save_bd_design
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_ROM_0to9_AXI_Lite\OV5640_HDMI_ROM_0to9_AXI_Lite.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_ROM_0to9_AXI_Lite\OV5640_HDMI_ROM_0to9_AXI_Lite.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cycle_num_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_cycle_num_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 20e581f62da0e442 to dir: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 20e581f62da0e442; cache size = 17.800 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = e6136d9902424a98; cache size = 17.800 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_cycle_num_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4413ff728b875ad9 to dir: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/4/4/4413ff728b875ad9/ZYNQ_CORE_cycle_num_0_0.dcp to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/4/4/4413ff728b875ad9/ZYNQ_CORE_cycle_num_0_0_sim_netlist.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/4/4/4413ff728b875ad9/ZYNQ_CORE_cycle_num_0_0_sim_netlist.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/4/4/4413ff728b875ad9/ZYNQ_CORE_cycle_num_0_0_stub.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/4/4/4413ff728b875ad9/ZYNQ_CORE_cycle_num_0_0_stub.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_cycle_num_0_1/ZYNQ_CORE_cycle_num_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_cycle_num_0_1, cache-ID = 4413ff728b875ad9; cache size = 17.800 MB.
[Thu Mar  6 20:13:02 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Mar  6 20:14:41 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Mar  6 20:17:17 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:cycle_num:1.0 [get_ips  ZYNQ_CORE_cycle_num_0_1] -log ip_upgrade.log
Upgrading 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_cycle_num_0_1 to use current project options
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_ROM_0to9_AXI_Lite\OV5640_HDMI_ROM_0to9_AXI_Lite.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips ZYNQ_CORE_cycle_num_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_ROM_0to9_AXI_Lite\OV5640_HDMI_ROM_0to9_AXI_Lite.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/show_num_0/rom_addr_sel'(4) to pin '/cycle_num_0/result'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block cycle_num_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3907.902 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ZYNQ_CORE_cycle_num_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_cycle_num_0_1
catch { config_ip_cache -export [get_ips -all ZYNQ_CORE_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 20e581f62da0e442 to dir: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0.dcp to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_sim_netlist.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_stub.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/2/0/20e581f62da0e442/ZYNQ_CORE_auto_pc_0_stub.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_0, cache-ID = 20e581f62da0e442; cache size = 17.622 MB.
catch { config_ip_cache -export [get_ips -all ZYNQ_CORE_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e6136d9902424a98 to dir: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1.dcp to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.v to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/ip/2023.1/e/6/e6136d9902424a98/ZYNQ_CORE_auto_pc_1_stub.vhdl to d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ZYNQ_CORE_auto_pc_1, cache-ID = e6136d9902424a98; cache size = 17.622 MB.
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
launch_runs ZYNQ_CORE_cycle_num_0_1_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_cycle_num_0_1
[Thu Mar  6 20:27:54 2025] Launched ZYNQ_CORE_cycle_num_0_1_synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/ZYNQ_CORE_cycle_num_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name cycle_num_v1_0_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.tmp/cycle_num_v1_0_project d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/programs/workspace/smartzynq_sp2/ov5640_hdmi_rom_0to9_axi_lite/ov5640_hdmi_rom_0to9_axi_lite.tmp/cycle_num_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 's00_axi_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0 d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi d:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ip_repo/cycle_num_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
close_project
report_ip_status -name ip_status 
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
[Thu Mar  6 20:36:08 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Mar  6 20:37:28 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Mar  6 20:40:30 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/OV5640_HDMI_ROM_0to9_AXI_Lite.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_ROM_0to9_AXI_Lite/ZYNQ_CORE_wrapper.xsa
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 22:27:15 2025...
