
GnarpAVRSTUDIO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002292  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00802000  00002292  00002326  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000022  00802108  00802108  0000242e  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002430  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002afc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00002b81  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000405  00000000  00000000  00002d01  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002c9f  00000000  00000000  00003106  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001177  00000000  00000000  00005da5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002086  00000000  00000000  00006f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000002d0  00000000  00000000  00008fa4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000008ed  00000000  00000000  00009274  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000cdd  00000000  00000000  00009b61  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 0000067c  00000000  00000000  0000a83e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000068  00000000  00000000  0000aeba  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 bc 00 	jmp	0x178	; 0x178 <__ctors_end>
       4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
       8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
       c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      10:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      14:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      18:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      1c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      20:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      24:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      28:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      2c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      30:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      34:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      38:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      3c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      40:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      44:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      48:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      4c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      50:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      54:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      58:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      5c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      60:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      64:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      68:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      6c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      70:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      74:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      78:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      7c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      80:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      84:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      88:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      8c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      90:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      94:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      98:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      9c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      a0:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      a4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      a8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      ac:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      b0:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      b4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      b8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      bc:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      c0:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      c4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      c8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      cc:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      d0:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      d4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      d8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      dc:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      e0:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      e4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      e8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      ec:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      f0:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      f4:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      f8:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
      fc:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     100:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     104:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     108:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     10c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     110:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     114:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     118:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     11c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     120:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     124:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     128:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     12c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     130:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     134:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     138:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     13c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     140:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     144:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     148:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     14c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     150:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     154:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     158:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     15c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     160:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     164:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     168:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     16c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     170:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>
     174:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__bad_interrupt>

00000178 <__ctors_end>:
     178:	11 24       	eor	r1, r1
     17a:	1f be       	out	0x3f, r1	; 63
     17c:	cf ef       	ldi	r28, 0xFF	; 255
     17e:	d7 e2       	ldi	r29, 0x27	; 39
     180:	de bf       	out	0x3e, r29	; 62
     182:	cd bf       	out	0x3d, r28	; 61

00000184 <__do_clear_bss>:
     184:	11 e2       	ldi	r17, 0x21	; 33
     186:	a8 e0       	ldi	r26, 0x08	; 8
     188:	b1 e2       	ldi	r27, 0x21	; 33
     18a:	01 c0       	rjmp	.+2      	; 0x18e <.do_clear_bss_start>

0000018c <.do_clear_bss_loop>:
     18c:	1d 92       	st	X+, r1

0000018e <.do_clear_bss_start>:
     18e:	aa 32       	cpi	r26, 0x2A	; 42
     190:	b1 07       	cpc	r27, r17
     192:	e1 f7       	brne	.-8      	; 0x18c <.do_clear_bss_loop>

00000194 <__do_copy_data>:
     194:	11 e2       	ldi	r17, 0x21	; 33
     196:	a0 e0       	ldi	r26, 0x00	; 0
     198:	b0 e2       	ldi	r27, 0x20	; 32
     19a:	e2 e9       	ldi	r30, 0x92	; 146
     19c:	f2 e2       	ldi	r31, 0x22	; 34
     19e:	02 c0       	rjmp	.+4      	; 0x1a4 <__do_copy_data+0x10>
     1a0:	05 90       	lpm	r0, Z+
     1a2:	0d 92       	st	X+, r0
     1a4:	a8 30       	cpi	r26, 0x08	; 8
     1a6:	b1 07       	cpc	r27, r17
     1a8:	d9 f7       	brne	.-10     	; 0x1a0 <__do_copy_data+0xc>
     1aa:	0e 94 65 0a 	call	0x14ca	; 0x14ca <main>
     1ae:	0c 94 47 11 	jmp	0x228e	; 0x228e <_exit>

000001b2 <__bad_interrupt>:
     1b2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001b6 <mcuStartup>:
	//needs to have URSEL set in order to write into this reg
//	UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);



void mcuStartup(){
     1b6:	df 93       	push	r29
     1b8:	cf 93       	push	r28
     1ba:	00 d0       	rcall	.+0      	; 0x1bc <mcuStartup+0x6>
     1bc:	cd b7       	in	r28, 0x3d	; 61
     1be:	de b7       	in	r29, 0x3e	; 62

    //CLOCK AND PLL SETUP
	unsigned char XOSCTEST = 0;
     1c0:	19 82       	std	Y+1, r1	; 0x01
	unsigned char PLLMULTFACTOR;
	PLLMULTFACTOR = 0x02;		//Set the PLL Multiplication Factor to 2x.
     1c2:	82 e0       	ldi	r24, 0x02	; 2
     1c4:	8a 83       	std	Y+2, r24	; 0x02
	CLK.PSCTRL = 0x01;			//Set Prescaler to 1.
     1c6:	80 e4       	ldi	r24, 0x40	; 64
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	21 e0       	ldi	r18, 0x01	; 1
     1cc:	fc 01       	movw	r30, r24
     1ce:	21 83       	std	Z+1, r18	; 0x01
	CLK.RTCCTRL = 0x04;			//Set Real Time Clock Control to internal RCOSC but do not enable.
     1d0:	80 e4       	ldi	r24, 0x40	; 64
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	24 e0       	ldi	r18, 0x04	; 4
     1d6:	fc 01       	movw	r30, r24
     1d8:	23 83       	std	Z+3, r18	; 0x03
	OSC.XOSCCTRL = 0x8B;
     1da:	80 e5       	ldi	r24, 0x50	; 80
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	2b e8       	ldi	r18, 0x8B	; 139
     1e0:	fc 01       	movw	r30, r24
     1e2:	22 83       	std	Z+2, r18	; 0x02
	OSC.CTRL = 0x08;			//Once XOOSCTEST equals 1, it will exit the do loop and enable the external oscillator.
     1e4:	80 e5       	ldi	r24, 0x50	; 80
     1e6:	90 e0       	ldi	r25, 0x00	; 0
     1e8:	28 e0       	ldi	r18, 0x08	; 8
     1ea:	fc 01       	movw	r30, r24
     1ec:	20 83       	st	Z, r18
	for (XOSCTEST = 0; XOSCTEST < 1; )
     1ee:	19 82       	std	Y+1, r1	; 0x01
     1f0:	09 c0       	rjmp	.+18     	; 0x204 <mcuStartup+0x4e>
		XOSCTEST = OSC.STATUS >> 3 &1;
     1f2:	80 e5       	ldi	r24, 0x50	; 80
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	fc 01       	movw	r30, r24
     1f8:	81 81       	ldd	r24, Z+1	; 0x01
     1fa:	86 95       	lsr	r24
     1fc:	86 95       	lsr	r24
     1fe:	86 95       	lsr	r24
     200:	81 70       	andi	r24, 0x01	; 1
     202:	89 83       	std	Y+1, r24	; 0x01
	PLLMULTFACTOR = 0x02;		//Set the PLL Multiplication Factor to 2x.
	CLK.PSCTRL = 0x01;			//Set Prescaler to 1.
	CLK.RTCCTRL = 0x04;			//Set Real Time Clock Control to internal RCOSC but do not enable.
	OSC.XOSCCTRL = 0x8B;
	OSC.CTRL = 0x08;			//Once XOOSCTEST equals 1, it will exit the do loop and enable the external oscillator.
	for (XOSCTEST = 0; XOSCTEST < 1; )
     204:	89 81       	ldd	r24, Y+1	; 0x01
     206:	88 23       	and	r24, r24
     208:	a1 f3       	breq	.-24     	; 0x1f2 <mcuStartup+0x3c>
		XOSCTEST = OSC.STATUS >> 3 &1;
	OSC.PLLCTRL = 0xC0 + PLLMULTFACTOR;	//Set the PLL to use the external crystal and set multiplication factor.
     20a:	80 e5       	ldi	r24, 0x50	; 80
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	2a 81       	ldd	r18, Y+2	; 0x02
     210:	20 54       	subi	r18, 0x40	; 64
     212:	fc 01       	movw	r30, r24
     214:	25 83       	std	Z+5, r18	; 0x05
	OSC.CTRL = 0x18;			//Enable the PLL, disable the External Clock.
     216:	80 e5       	ldi	r24, 0x50	; 80
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	28 e1       	ldi	r18, 0x18	; 24
     21c:	fc 01       	movw	r30, r24
     21e:	20 83       	st	Z, r18
	XOSCTEST = 0;
     220:	19 82       	std	Y+1, r1	; 0x01
	for (XOSCTEST = 0; XOSCTEST < 1; )
     222:	19 82       	std	Y+1, r1	; 0x01
     224:	08 c0       	rjmp	.+16     	; 0x236 <mcuStartup+0x80>
		XOSCTEST = OSC.STATUS >> 4 &1;
     226:	80 e5       	ldi	r24, 0x50	; 80
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	fc 01       	movw	r30, r24
     22c:	81 81       	ldd	r24, Z+1	; 0x01
     22e:	82 95       	swap	r24
     230:	8f 70       	andi	r24, 0x0F	; 15
     232:	81 70       	andi	r24, 0x01	; 1
     234:	89 83       	std	Y+1, r24	; 0x01
	for (XOSCTEST = 0; XOSCTEST < 1; )
		XOSCTEST = OSC.STATUS >> 3 &1;
	OSC.PLLCTRL = 0xC0 + PLLMULTFACTOR;	//Set the PLL to use the external crystal and set multiplication factor.
	OSC.CTRL = 0x18;			//Enable the PLL, disable the External Clock.
	XOSCTEST = 0;
	for (XOSCTEST = 0; XOSCTEST < 1; )
     236:	89 81       	ldd	r24, Y+1	; 0x01
     238:	88 23       	and	r24, r24
     23a:	a9 f3       	breq	.-22     	; 0x226 <mcuStartup+0x70>
		XOSCTEST = OSC.STATUS >> 4 &1;
	CCP = 0xD8;					//Configuration Change Protection, write signature to change Clock to PLL.
     23c:	84 e3       	ldi	r24, 0x34	; 52
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	28 ed       	ldi	r18, 0xD8	; 216
     242:	fc 01       	movw	r30, r24
     244:	20 83       	st	Z, r18
	CLK.CTRL = 0x04;			//Set the Clock to PLL
     246:	80 e4       	ldi	r24, 0x40	; 64
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	24 e0       	ldi	r18, 0x04	; 4
     24c:	fc 01       	movw	r30, r24
     24e:	20 83       	st	Z, r18
		Sync Out		-	PORTE.0 (ASYNC Interrupt / OC0C?)

*/

    // I/O DIRECTION SETUP
    PORTA.DIR = 0x06;        //1 and 2 output
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	96 e0       	ldi	r25, 0x06	; 6
     254:	26 e0       	ldi	r18, 0x06	; 6
     256:	fc 01       	movw	r30, r24
     258:	20 83       	st	Z, r18
    PORTB.DIR = 0x00;        //No output
     25a:	80 e2       	ldi	r24, 0x20	; 32
     25c:	96 e0       	ldi	r25, 0x06	; 6
     25e:	fc 01       	movw	r30, r24
     260:	10 82       	st	Z, r1
    PORTC.DIR = 0xF8;        //4-7 output
     262:	80 e4       	ldi	r24, 0x40	; 64
     264:	96 e0       	ldi	r25, 0x06	; 6
     266:	28 ef       	ldi	r18, 0xF8	; 248
     268:	fc 01       	movw	r30, r24
     26a:	20 83       	st	Z, r18
    PORTD.DIR = 0xBF;        //0-6, 8 output
     26c:	80 e6       	ldi	r24, 0x60	; 96
     26e:	96 e0       	ldi	r25, 0x06	; 6
     270:	2f eb       	ldi	r18, 0xBF	; 191
     272:	fc 01       	movw	r30, r24
     274:	20 83       	st	Z, r18
    PORTE.DIR = 0x01;
     276:	80 e8       	ldi	r24, 0x80	; 128
     278:	96 e0       	ldi	r25, 0x06	; 6
     27a:	21 e0       	ldi	r18, 0x01	; 1
     27c:	fc 01       	movw	r30, r24
     27e:	20 83       	st	Z, r18


    // USART SETUP
	cli();						//disable global interrupts
     280:	f8 94       	cli
	USARTD1.CTRLA = 0x27;		//enable RX interrupt as Medium Level, TX interrupt as Low Level, DRE as Hi Level
     282:	80 eb       	ldi	r24, 0xB0	; 176
     284:	99 e0       	ldi	r25, 0x09	; 9
     286:	27 e2       	ldi	r18, 0x27	; 39
     288:	fc 01       	movw	r30, r24
     28a:	23 83       	std	Z+3, r18	; 0x03
	USARTD1.CTRLB = 0x18;		//set RXEN and TXEN in CTRLB Register to enable USART reciever and transmitter
     28c:	80 eb       	ldi	r24, 0xB0	; 176
     28e:	99 e0       	ldi	r25, 0x09	; 9
     290:	28 e1       	ldi	r18, 0x18	; 24
     292:	fc 01       	movw	r30, r24
     294:	24 83       	std	Z+4, r18	; 0x04
	USARTD1.CTRLC = 0x03;		//Asynchronous, Parity disabled, Single stop bit, 8 bit character size
     296:	80 eb       	ldi	r24, 0xB0	; 176
     298:	99 e0       	ldi	r25, 0x09	; 9
     29a:	23 e0       	ldi	r18, 0x03	; 3
     29c:	fc 01       	movw	r30, r24
     29e:	25 83       	std	Z+5, r18	; 0x05
	USARTD1.BAUDCTRLA = 0x2F;	//BSEL = 47
     2a0:	80 eb       	ldi	r24, 0xB0	; 176
     2a2:	99 e0       	ldi	r25, 0x09	; 9
     2a4:	2f e2       	ldi	r18, 0x2F	; 47
     2a6:	fc 01       	movw	r30, r24
     2a8:	26 83       	std	Z+6, r18	; 0x06
	USARTD1.BAUDCTRLB = 0x00;	//BSCALE = 0
     2aa:	80 eb       	ldi	r24, 0xB0	; 176
     2ac:	99 e0       	ldi	r25, 0x09	; 9
     2ae:	fc 01       	movw	r30, r24
     2b0:	17 82       	std	Z+7, r1	; 0x07
	PMIC.CTRL |= 0x07;			//enable all levels on interrupts
     2b2:	80 ea       	ldi	r24, 0xA0	; 160
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	20 ea       	ldi	r18, 0xA0	; 160
     2b8:	30 e0       	ldi	r19, 0x00	; 0
     2ba:	f9 01       	movw	r30, r18
     2bc:	22 81       	ldd	r18, Z+2	; 0x02
     2be:	27 60       	ori	r18, 0x07	; 7
     2c0:	fc 01       	movw	r30, r24
     2c2:	22 83       	std	Z+2, r18	; 0x02
	sei();						//enable global interrupts
     2c4:	78 94       	sei

}
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	cf 91       	pop	r28
     2cc:	df 91       	pop	r29
     2ce:	08 95       	ret

000002d0 <testLED>:

void testLED() {
     2d0:	df 93       	push	r29
     2d2:	cf 93       	push	r28
     2d4:	cd b7       	in	r28, 0x3d	; 61
     2d6:	de b7       	in	r29, 0x3e	; 62
     2d8:	28 97       	sbiw	r28, 0x08	; 8
     2da:	cd bf       	out	0x3d, r28	; 61
     2dc:	de bf       	out	0x3e, r29	; 62
	PORTC.DIR = 0x08;
     2de:	80 e4       	ldi	r24, 0x40	; 64
     2e0:	96 e0       	ldi	r25, 0x06	; 6
     2e2:	28 e0       	ldi	r18, 0x08	; 8
     2e4:	fc 01       	movw	r30, r24
     2e6:	20 83       	st	Z, r18

	uint32_t n = 0x0FF0;
     2e8:	80 ef       	ldi	r24, 0xF0	; 240
     2ea:	9f e0       	ldi	r25, 0x0F	; 15
     2ec:	a0 e0       	ldi	r26, 0x00	; 0
     2ee:	b0 e0       	ldi	r27, 0x00	; 0
     2f0:	89 83       	std	Y+1, r24	; 0x01
     2f2:	9a 83       	std	Y+2, r25	; 0x02
     2f4:	ab 83       	std	Y+3, r26	; 0x03
     2f6:	bc 83       	std	Y+4, r27	; 0x04
	uint32_t i = 0;
     2f8:	1d 82       	std	Y+5, r1	; 0x05
     2fa:	1e 82       	std	Y+6, r1	; 0x06
     2fc:	1f 82       	std	Y+7, r1	; 0x07
     2fe:	18 86       	std	Y+8, r1	; 0x08
     300:	01 c0       	rjmp	.+2      	; 0x304 <testLED+0x34>
			n = 3*n/4;
		}

		if (n < 0x000F)
			n = 0x0FF0;
	}
     302:	00 00       	nop

	uint32_t n = 0x0FF0;
	uint32_t i = 0;

	while (1){
		if (i > n/2)
     304:	89 81       	ldd	r24, Y+1	; 0x01
     306:	9a 81       	ldd	r25, Y+2	; 0x02
     308:	ab 81       	ldd	r26, Y+3	; 0x03
     30a:	bc 81       	ldd	r27, Y+4	; 0x04
     30c:	9c 01       	movw	r18, r24
     30e:	ad 01       	movw	r20, r26
     310:	56 95       	lsr	r21
     312:	47 95       	ror	r20
     314:	37 95       	ror	r19
     316:	27 95       	ror	r18
     318:	8d 81       	ldd	r24, Y+5	; 0x05
     31a:	9e 81       	ldd	r25, Y+6	; 0x06
     31c:	af 81       	ldd	r26, Y+7	; 0x07
     31e:	b8 85       	ldd	r27, Y+8	; 0x08
     320:	28 17       	cp	r18, r24
     322:	39 07       	cpc	r19, r25
     324:	4a 07       	cpc	r20, r26
     326:	5b 07       	cpc	r21, r27
     328:	30 f4       	brcc	.+12     	; 0x336 <testLED+0x66>
			PORTC.OUTSET = 0x08;
     32a:	80 e4       	ldi	r24, 0x40	; 64
     32c:	96 e0       	ldi	r25, 0x06	; 6
     32e:	28 e0       	ldi	r18, 0x08	; 8
     330:	fc 01       	movw	r30, r24
     332:	25 83       	std	Z+5, r18	; 0x05
     334:	05 c0       	rjmp	.+10     	; 0x340 <testLED+0x70>
		else
			PORTC.OUTCLR = 0x08;
     336:	80 e4       	ldi	r24, 0x40	; 64
     338:	96 e0       	ldi	r25, 0x06	; 6
     33a:	28 e0       	ldi	r18, 0x08	; 8
     33c:	fc 01       	movw	r30, r24
     33e:	26 83       	std	Z+6, r18	; 0x06

		i++;
     340:	8d 81       	ldd	r24, Y+5	; 0x05
     342:	9e 81       	ldd	r25, Y+6	; 0x06
     344:	af 81       	ldd	r26, Y+7	; 0x07
     346:	b8 85       	ldd	r27, Y+8	; 0x08
     348:	01 96       	adiw	r24, 0x01	; 1
     34a:	a1 1d       	adc	r26, r1
     34c:	b1 1d       	adc	r27, r1
     34e:	8d 83       	std	Y+5, r24	; 0x05
     350:	9e 83       	std	Y+6, r25	; 0x06
     352:	af 83       	std	Y+7, r26	; 0x07
     354:	b8 87       	std	Y+8, r27	; 0x08

		if (i > n){
     356:	2d 81       	ldd	r18, Y+5	; 0x05
     358:	3e 81       	ldd	r19, Y+6	; 0x06
     35a:	4f 81       	ldd	r20, Y+7	; 0x07
     35c:	58 85       	ldd	r21, Y+8	; 0x08
     35e:	89 81       	ldd	r24, Y+1	; 0x01
     360:	9a 81       	ldd	r25, Y+2	; 0x02
     362:	ab 81       	ldd	r26, Y+3	; 0x03
     364:	bc 81       	ldd	r27, Y+4	; 0x04
     366:	82 17       	cp	r24, r18
     368:	93 07       	cpc	r25, r19
     36a:	a4 07       	cpc	r26, r20
     36c:	b5 07       	cpc	r27, r21
     36e:	f0 f4       	brcc	.+60     	; 0x3ac <testLED+0xdc>
			i = 0;
     370:	1d 82       	std	Y+5, r1	; 0x05
     372:	1e 82       	std	Y+6, r1	; 0x06
     374:	1f 82       	std	Y+7, r1	; 0x07
     376:	18 86       	std	Y+8, r1	; 0x08
			n = 3*n/4;
     378:	29 81       	ldd	r18, Y+1	; 0x01
     37a:	3a 81       	ldd	r19, Y+2	; 0x02
     37c:	4b 81       	ldd	r20, Y+3	; 0x03
     37e:	5c 81       	ldd	r21, Y+4	; 0x04
     380:	da 01       	movw	r26, r20
     382:	c9 01       	movw	r24, r18
     384:	88 0f       	add	r24, r24
     386:	99 1f       	adc	r25, r25
     388:	aa 1f       	adc	r26, r26
     38a:	bb 1f       	adc	r27, r27
     38c:	82 0f       	add	r24, r18
     38e:	93 1f       	adc	r25, r19
     390:	a4 1f       	adc	r26, r20
     392:	b5 1f       	adc	r27, r21
     394:	b6 95       	lsr	r27
     396:	a7 95       	ror	r26
     398:	97 95       	ror	r25
     39a:	87 95       	ror	r24
     39c:	b6 95       	lsr	r27
     39e:	a7 95       	ror	r26
     3a0:	97 95       	ror	r25
     3a2:	87 95       	ror	r24
     3a4:	89 83       	std	Y+1, r24	; 0x01
     3a6:	9a 83       	std	Y+2, r25	; 0x02
     3a8:	ab 83       	std	Y+3, r26	; 0x03
     3aa:	bc 83       	std	Y+4, r27	; 0x04
		}

		if (n < 0x000F)
     3ac:	89 81       	ldd	r24, Y+1	; 0x01
     3ae:	9a 81       	ldd	r25, Y+2	; 0x02
     3b0:	ab 81       	ldd	r26, Y+3	; 0x03
     3b2:	bc 81       	ldd	r27, Y+4	; 0x04
     3b4:	8f 30       	cpi	r24, 0x0F	; 15
     3b6:	91 05       	cpc	r25, r1
     3b8:	a1 05       	cpc	r26, r1
     3ba:	b1 05       	cpc	r27, r1
     3bc:	08 f0       	brcs	.+2      	; 0x3c0 <testLED+0xf0>
     3be:	a1 cf       	rjmp	.-190    	; 0x302 <testLED+0x32>
			n = 0x0FF0;
     3c0:	80 ef       	ldi	r24, 0xF0	; 240
     3c2:	9f e0       	ldi	r25, 0x0F	; 15
     3c4:	a0 e0       	ldi	r26, 0x00	; 0
     3c6:	b0 e0       	ldi	r27, 0x00	; 0
     3c8:	89 83       	std	Y+1, r24	; 0x01
     3ca:	9a 83       	std	Y+2, r25	; 0x02
     3cc:	ab 83       	std	Y+3, r26	; 0x03
     3ce:	bc 83       	std	Y+4, r27	; 0x04
	}
     3d0:	99 cf       	rjmp	.-206    	; 0x304 <testLED+0x34>

000003d2 <testLED_TOGGLESW>:
}

void testLED_TOGGLESW(){
     3d2:	df 93       	push	r29
     3d4:	cf 93       	push	r28
     3d6:	cd b7       	in	r28, 0x3d	; 61
     3d8:	de b7       	in	r29, 0x3e	; 62
     3da:	28 97       	sbiw	r28, 0x08	; 8
     3dc:	cd bf       	out	0x3d, r28	; 61
     3de:	de bf       	out	0x3e, r29	; 62
	PORTC.DIRSET = 0x08;
     3e0:	80 e4       	ldi	r24, 0x40	; 64
     3e2:	96 e0       	ldi	r25, 0x06	; 6
     3e4:	28 e0       	ldi	r18, 0x08	; 8
     3e6:	fc 01       	movw	r30, r24
     3e8:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     3ea:	80 e8       	ldi	r24, 0x80	; 128
     3ec:	96 e0       	ldi	r25, 0x06	; 6
     3ee:	28 e0       	ldi	r18, 0x08	; 8
     3f0:	fc 01       	movw	r30, r24
     3f2:	22 83       	std	Z+2, r18	; 0x02

	uint32_t n;
	uint32_t i;

	while (1){
		n = 0xFFF0;
     3f4:	80 ef       	ldi	r24, 0xF0	; 240
     3f6:	9f ef       	ldi	r25, 0xFF	; 255
     3f8:	a0 e0       	ldi	r26, 0x00	; 0
     3fa:	b0 e0       	ldi	r27, 0x00	; 0
     3fc:	89 83       	std	Y+1, r24	; 0x01
     3fe:	9a 83       	std	Y+2, r25	; 0x02
     400:	ab 83       	std	Y+3, r26	; 0x03
     402:	bc 83       	std	Y+4, r27	; 0x04
		i = 0;
     404:	1d 82       	std	Y+5, r1	; 0x05
     406:	1e 82       	std	Y+6, r1	; 0x06
     408:	1f 82       	std	Y+7, r1	; 0x07
     40a:	18 86       	std	Y+8, r1	; 0x08
		PORTC.OUTSET = 0x08;
     40c:	80 e4       	ldi	r24, 0x40	; 64
     40e:	96 e0       	ldi	r25, 0x06	; 6
     410:	28 e0       	ldi	r18, 0x08	; 8
     412:	fc 01       	movw	r30, r24
     414:	25 83       	std	Z+5, r18	; 0x05

		while (PORTE.IN & 0x08){
     416:	65 c0       	rjmp	.+202    	; 0x4e2 <testLED_TOGGLESW+0x110>
			if (i > n/2)
     418:	89 81       	ldd	r24, Y+1	; 0x01
     41a:	9a 81       	ldd	r25, Y+2	; 0x02
     41c:	ab 81       	ldd	r26, Y+3	; 0x03
     41e:	bc 81       	ldd	r27, Y+4	; 0x04
     420:	9c 01       	movw	r18, r24
     422:	ad 01       	movw	r20, r26
     424:	56 95       	lsr	r21
     426:	47 95       	ror	r20
     428:	37 95       	ror	r19
     42a:	27 95       	ror	r18
     42c:	8d 81       	ldd	r24, Y+5	; 0x05
     42e:	9e 81       	ldd	r25, Y+6	; 0x06
     430:	af 81       	ldd	r26, Y+7	; 0x07
     432:	b8 85       	ldd	r27, Y+8	; 0x08
     434:	28 17       	cp	r18, r24
     436:	39 07       	cpc	r19, r25
     438:	4a 07       	cpc	r20, r26
     43a:	5b 07       	cpc	r21, r27
     43c:	30 f4       	brcc	.+12     	; 0x44a <testLED_TOGGLESW+0x78>
				PORTC.OUTSET = 0x08;
     43e:	80 e4       	ldi	r24, 0x40	; 64
     440:	96 e0       	ldi	r25, 0x06	; 6
     442:	28 e0       	ldi	r18, 0x08	; 8
     444:	fc 01       	movw	r30, r24
     446:	25 83       	std	Z+5, r18	; 0x05
     448:	05 c0       	rjmp	.+10     	; 0x454 <testLED_TOGGLESW+0x82>
			else
				PORTC.OUTCLR = 0x08;
     44a:	80 e4       	ldi	r24, 0x40	; 64
     44c:	96 e0       	ldi	r25, 0x06	; 6
     44e:	28 e0       	ldi	r18, 0x08	; 8
     450:	fc 01       	movw	r30, r24
     452:	26 83       	std	Z+6, r18	; 0x06

			i++;
     454:	8d 81       	ldd	r24, Y+5	; 0x05
     456:	9e 81       	ldd	r25, Y+6	; 0x06
     458:	af 81       	ldd	r26, Y+7	; 0x07
     45a:	b8 85       	ldd	r27, Y+8	; 0x08
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	a1 1d       	adc	r26, r1
     460:	b1 1d       	adc	r27, r1
     462:	8d 83       	std	Y+5, r24	; 0x05
     464:	9e 83       	std	Y+6, r25	; 0x06
     466:	af 83       	std	Y+7, r26	; 0x07
     468:	b8 87       	std	Y+8, r27	; 0x08

			if (i > n){
     46a:	2d 81       	ldd	r18, Y+5	; 0x05
     46c:	3e 81       	ldd	r19, Y+6	; 0x06
     46e:	4f 81       	ldd	r20, Y+7	; 0x07
     470:	58 85       	ldd	r21, Y+8	; 0x08
     472:	89 81       	ldd	r24, Y+1	; 0x01
     474:	9a 81       	ldd	r25, Y+2	; 0x02
     476:	ab 81       	ldd	r26, Y+3	; 0x03
     478:	bc 81       	ldd	r27, Y+4	; 0x04
     47a:	82 17       	cp	r24, r18
     47c:	93 07       	cpc	r25, r19
     47e:	a4 07       	cpc	r26, r20
     480:	b5 07       	cpc	r27, r21
     482:	f0 f4       	brcc	.+60     	; 0x4c0 <testLED_TOGGLESW+0xee>
				i = 0;
     484:	1d 82       	std	Y+5, r1	; 0x05
     486:	1e 82       	std	Y+6, r1	; 0x06
     488:	1f 82       	std	Y+7, r1	; 0x07
     48a:	18 86       	std	Y+8, r1	; 0x08
				n = 3*n/4;
     48c:	29 81       	ldd	r18, Y+1	; 0x01
     48e:	3a 81       	ldd	r19, Y+2	; 0x02
     490:	4b 81       	ldd	r20, Y+3	; 0x03
     492:	5c 81       	ldd	r21, Y+4	; 0x04
     494:	da 01       	movw	r26, r20
     496:	c9 01       	movw	r24, r18
     498:	88 0f       	add	r24, r24
     49a:	99 1f       	adc	r25, r25
     49c:	aa 1f       	adc	r26, r26
     49e:	bb 1f       	adc	r27, r27
     4a0:	82 0f       	add	r24, r18
     4a2:	93 1f       	adc	r25, r19
     4a4:	a4 1f       	adc	r26, r20
     4a6:	b5 1f       	adc	r27, r21
     4a8:	b6 95       	lsr	r27
     4aa:	a7 95       	ror	r26
     4ac:	97 95       	ror	r25
     4ae:	87 95       	ror	r24
     4b0:	b6 95       	lsr	r27
     4b2:	a7 95       	ror	r26
     4b4:	97 95       	ror	r25
     4b6:	87 95       	ror	r24
     4b8:	89 83       	std	Y+1, r24	; 0x01
     4ba:	9a 83       	std	Y+2, r25	; 0x02
     4bc:	ab 83       	std	Y+3, r26	; 0x03
     4be:	bc 83       	std	Y+4, r27	; 0x04
			}

			if (n < 0x000F)
     4c0:	89 81       	ldd	r24, Y+1	; 0x01
     4c2:	9a 81       	ldd	r25, Y+2	; 0x02
     4c4:	ab 81       	ldd	r26, Y+3	; 0x03
     4c6:	bc 81       	ldd	r27, Y+4	; 0x04
     4c8:	8f 30       	cpi	r24, 0x0F	; 15
     4ca:	91 05       	cpc	r25, r1
     4cc:	a1 05       	cpc	r26, r1
     4ce:	b1 05       	cpc	r27, r1
     4d0:	40 f4       	brcc	.+16     	; 0x4e2 <testLED_TOGGLESW+0x110>
				n = 0xFFF0;
     4d2:	80 ef       	ldi	r24, 0xF0	; 240
     4d4:	9f ef       	ldi	r25, 0xFF	; 255
     4d6:	a0 e0       	ldi	r26, 0x00	; 0
     4d8:	b0 e0       	ldi	r27, 0x00	; 0
     4da:	89 83       	std	Y+1, r24	; 0x01
     4dc:	9a 83       	std	Y+2, r25	; 0x02
     4de:	ab 83       	std	Y+3, r26	; 0x03
     4e0:	bc 83       	std	Y+4, r27	; 0x04
	while (1){
		n = 0xFFF0;
		i = 0;
		PORTC.OUTSET = 0x08;

		while (PORTE.IN & 0x08){
     4e2:	80 e8       	ldi	r24, 0x80	; 128
     4e4:	96 e0       	ldi	r25, 0x06	; 6
     4e6:	fc 01       	movw	r30, r24
     4e8:	80 85       	ldd	r24, Z+8	; 0x08
     4ea:	88 2f       	mov	r24, r24
     4ec:	90 e0       	ldi	r25, 0x00	; 0
     4ee:	88 70       	andi	r24, 0x08	; 8
     4f0:	90 70       	andi	r25, 0x00	; 0
     4f2:	00 97       	sbiw	r24, 0x00	; 0
     4f4:	09 f0       	breq	.+2      	; 0x4f8 <testLED_TOGGLESW+0x126>
     4f6:	90 cf       	rjmp	.-224    	; 0x418 <testLED_TOGGLESW+0x46>
			}

			if (n < 0x000F)
				n = 0xFFF0;
		}
	}
     4f8:	7d cf       	rjmp	.-262    	; 0x3f4 <testLED_TOGGLESW+0x22>

000004fa <testOUTTGL>:
}

void testOUTTGL() {
     4fa:	df 93       	push	r29
     4fc:	cf 93       	push	r28
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
     502:	28 97       	sbiw	r28, 0x08	; 8
     504:	cd bf       	out	0x3d, r28	; 61
     506:	de bf       	out	0x3e, r29	; 62
	PORTC.DIRSET = 0x08;
     508:	80 e4       	ldi	r24, 0x40	; 64
     50a:	96 e0       	ldi	r25, 0x06	; 6
     50c:	28 e0       	ldi	r18, 0x08	; 8
     50e:	fc 01       	movw	r30, r24
     510:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     512:	80 e8       	ldi	r24, 0x80	; 128
     514:	96 e0       	ldi	r25, 0x06	; 6
     516:	28 e0       	ldi	r18, 0x08	; 8
     518:	fc 01       	movw	r30, r24
     51a:	22 83       	std	Z+2, r18	; 0x02

	uint32_t n;
	uint32_t i = 0;
     51c:	1d 82       	std	Y+5, r1	; 0x05
     51e:	1e 82       	std	Y+6, r1	; 0x06
     520:	1f 82       	std	Y+7, r1	; 0x07
     522:	18 86       	std	Y+8, r1	; 0x08
     524:	01 c0       	rjmp	.+2      	; 0x528 <testOUTTGL+0x2e>
		i++;
		if (i > n){
			PORTC.OUTTGL = 0x08;
			i = 0;
		}
	}
     526:	00 00       	nop

	uint32_t n;
	uint32_t i = 0;

	while (1){
		if (PORTE.IN & 0x08)
     528:	80 e8       	ldi	r24, 0x80	; 128
     52a:	96 e0       	ldi	r25, 0x06	; 6
     52c:	fc 01       	movw	r30, r24
     52e:	80 85       	ldd	r24, Z+8	; 0x08
     530:	88 2f       	mov	r24, r24
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	88 70       	andi	r24, 0x08	; 8
     536:	90 70       	andi	r25, 0x00	; 0
     538:	00 97       	sbiw	r24, 0x00	; 0
     53a:	49 f0       	breq	.+18     	; 0x54e <testOUTTGL+0x54>
			n = 0x0EF0;
     53c:	80 ef       	ldi	r24, 0xF0	; 240
     53e:	9e e0       	ldi	r25, 0x0E	; 14
     540:	a0 e0       	ldi	r26, 0x00	; 0
     542:	b0 e0       	ldi	r27, 0x00	; 0
     544:	89 83       	std	Y+1, r24	; 0x01
     546:	9a 83       	std	Y+2, r25	; 0x02
     548:	ab 83       	std	Y+3, r26	; 0x03
     54a:	bc 83       	std	Y+4, r27	; 0x04
     54c:	08 c0       	rjmp	.+16     	; 0x55e <testOUTTGL+0x64>
		else
			n = 0x0900;
     54e:	80 e0       	ldi	r24, 0x00	; 0
     550:	99 e0       	ldi	r25, 0x09	; 9
     552:	a0 e0       	ldi	r26, 0x00	; 0
     554:	b0 e0       	ldi	r27, 0x00	; 0
     556:	89 83       	std	Y+1, r24	; 0x01
     558:	9a 83       	std	Y+2, r25	; 0x02
     55a:	ab 83       	std	Y+3, r26	; 0x03
     55c:	bc 83       	std	Y+4, r27	; 0x04
		i++;
     55e:	8d 81       	ldd	r24, Y+5	; 0x05
     560:	9e 81       	ldd	r25, Y+6	; 0x06
     562:	af 81       	ldd	r26, Y+7	; 0x07
     564:	b8 85       	ldd	r27, Y+8	; 0x08
     566:	01 96       	adiw	r24, 0x01	; 1
     568:	a1 1d       	adc	r26, r1
     56a:	b1 1d       	adc	r27, r1
     56c:	8d 83       	std	Y+5, r24	; 0x05
     56e:	9e 83       	std	Y+6, r25	; 0x06
     570:	af 83       	std	Y+7, r26	; 0x07
     572:	b8 87       	std	Y+8, r27	; 0x08
		if (i > n){
     574:	2d 81       	ldd	r18, Y+5	; 0x05
     576:	3e 81       	ldd	r19, Y+6	; 0x06
     578:	4f 81       	ldd	r20, Y+7	; 0x07
     57a:	58 85       	ldd	r21, Y+8	; 0x08
     57c:	89 81       	ldd	r24, Y+1	; 0x01
     57e:	9a 81       	ldd	r25, Y+2	; 0x02
     580:	ab 81       	ldd	r26, Y+3	; 0x03
     582:	bc 81       	ldd	r27, Y+4	; 0x04
     584:	82 17       	cp	r24, r18
     586:	93 07       	cpc	r25, r19
     588:	a4 07       	cpc	r26, r20
     58a:	b5 07       	cpc	r27, r21
     58c:	60 f6       	brcc	.-104    	; 0x526 <testOUTTGL+0x2c>
			PORTC.OUTTGL = 0x08;
     58e:	80 e4       	ldi	r24, 0x40	; 64
     590:	96 e0       	ldi	r25, 0x06	; 6
     592:	28 e0       	ldi	r18, 0x08	; 8
     594:	fc 01       	movw	r30, r24
     596:	27 83       	std	Z+7, r18	; 0x07
			i = 0;
     598:	1d 82       	std	Y+5, r1	; 0x05
     59a:	1e 82       	std	Y+6, r1	; 0x06
     59c:	1f 82       	std	Y+7, r1	; 0x07
     59e:	18 86       	std	Y+8, r1	; 0x08
		}
	}
     5a0:	c3 cf       	rjmp	.-122    	; 0x528 <testOUTTGL+0x2e>

000005a2 <testLEDfade>:
		if (n < 0x000F)
			n = 0x0FF0;
	}
}

void testLEDfade(){
     5a2:	df 93       	push	r29
     5a4:	cf 93       	push	r28
     5a6:	cd b7       	in	r28, 0x3d	; 61
     5a8:	de b7       	in	r29, 0x3e	; 62
     5aa:	2c 97       	sbiw	r28, 0x0c	; 12
     5ac:	cd bf       	out	0x3d, r28	; 61
     5ae:	de bf       	out	0x3e, r29	; 62
	PORTC.DIRSET = 0x08;
     5b0:	80 e4       	ldi	r24, 0x40	; 64
     5b2:	96 e0       	ldi	r25, 0x06	; 6
     5b4:	28 e0       	ldi	r18, 0x08	; 8
     5b6:	fc 01       	movw	r30, r24
     5b8:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     5ba:	80 e8       	ldi	r24, 0x80	; 128
     5bc:	96 e0       	ldi	r25, 0x06	; 6
     5be:	28 e0       	ldi	r18, 0x08	; 8
     5c0:	fc 01       	movw	r30, r24
     5c2:	22 83       	std	Z+2, r18	; 0x02

	uint32_t n = 100;
     5c4:	84 e6       	ldi	r24, 0x64	; 100
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	a0 e0       	ldi	r26, 0x00	; 0
     5ca:	b0 e0       	ldi	r27, 0x00	; 0
     5cc:	89 87       	std	Y+9, r24	; 0x09
     5ce:	9a 87       	std	Y+10, r25	; 0x0a
     5d0:	ab 87       	std	Y+11, r26	; 0x0b
     5d2:	bc 87       	std	Y+12, r27	; 0x0c
	uint32_t x = 1;
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	a0 e0       	ldi	r26, 0x00	; 0
     5da:	b0 e0       	ldi	r27, 0x00	; 0
     5dc:	89 83       	std	Y+1, r24	; 0x01
     5de:	9a 83       	std	Y+2, r25	; 0x02
     5e0:	ab 83       	std	Y+3, r26	; 0x03
     5e2:	bc 83       	std	Y+4, r27	; 0x04
	uint32_t i = 0;
     5e4:	1d 82       	std	Y+5, r1	; 0x05
     5e6:	1e 82       	std	Y+6, r1	; 0x06
     5e8:	1f 82       	std	Y+7, r1	; 0x07
     5ea:	18 86       	std	Y+8, r1	; 0x08
     5ec:	01 c0       	rjmp	.+2      	; 0x5f0 <testLEDfade+0x4e>

		i++;
		if (i>n)
			i=0;

	}
     5ee:	00 00       	nop
	uint32_t n = 100;
	uint32_t x = 1;
	uint32_t i = 0;

	while(1){
		if (PORTE.IN & 0x08)
     5f0:	80 e8       	ldi	r24, 0x80	; 128
     5f2:	96 e0       	ldi	r25, 0x06	; 6
     5f4:	fc 01       	movw	r30, r24
     5f6:	80 85       	ldd	r24, Z+8	; 0x08
     5f8:	88 2f       	mov	r24, r24
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	88 70       	andi	r24, 0x08	; 8
     5fe:	90 70       	andi	r25, 0x00	; 0
     600:	00 97       	sbiw	r24, 0x00	; 0
     602:	49 f0       	breq	.+18     	; 0x616 <testLEDfade+0x74>
			x = n;
     604:	89 85       	ldd	r24, Y+9	; 0x09
     606:	9a 85       	ldd	r25, Y+10	; 0x0a
     608:	ab 85       	ldd	r26, Y+11	; 0x0b
     60a:	bc 85       	ldd	r27, Y+12	; 0x0c
     60c:	89 83       	std	Y+1, r24	; 0x01
     60e:	9a 83       	std	Y+2, r25	; 0x02
     610:	ab 83       	std	Y+3, r26	; 0x03
     612:	bc 83       	std	Y+4, r27	; 0x04
     614:	08 c0       	rjmp	.+16     	; 0x626 <testLEDfade+0x84>
		else
			x = 10;
     616:	8a e0       	ldi	r24, 0x0A	; 10
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	a0 e0       	ldi	r26, 0x00	; 0
     61c:	b0 e0       	ldi	r27, 0x00	; 0
     61e:	89 83       	std	Y+1, r24	; 0x01
     620:	9a 83       	std	Y+2, r25	; 0x02
     622:	ab 83       	std	Y+3, r26	; 0x03
     624:	bc 83       	std	Y+4, r27	; 0x04

		if (i <= x)
     626:	2d 81       	ldd	r18, Y+5	; 0x05
     628:	3e 81       	ldd	r19, Y+6	; 0x06
     62a:	4f 81       	ldd	r20, Y+7	; 0x07
     62c:	58 85       	ldd	r21, Y+8	; 0x08
     62e:	89 81       	ldd	r24, Y+1	; 0x01
     630:	9a 81       	ldd	r25, Y+2	; 0x02
     632:	ab 81       	ldd	r26, Y+3	; 0x03
     634:	bc 81       	ldd	r27, Y+4	; 0x04
     636:	82 17       	cp	r24, r18
     638:	93 07       	cpc	r25, r19
     63a:	a4 07       	cpc	r26, r20
     63c:	b5 07       	cpc	r27, r21
     63e:	30 f0       	brcs	.+12     	; 0x64c <testLEDfade+0xaa>
			PORTC.OUTCLR = 0x08;
     640:	80 e4       	ldi	r24, 0x40	; 64
     642:	96 e0       	ldi	r25, 0x06	; 6
     644:	28 e0       	ldi	r18, 0x08	; 8
     646:	fc 01       	movw	r30, r24
     648:	26 83       	std	Z+6, r18	; 0x06
     64a:	05 c0       	rjmp	.+10     	; 0x656 <testLEDfade+0xb4>
		else
			PORTC.OUTSET = 0x08;
     64c:	80 e4       	ldi	r24, 0x40	; 64
     64e:	96 e0       	ldi	r25, 0x06	; 6
     650:	28 e0       	ldi	r18, 0x08	; 8
     652:	fc 01       	movw	r30, r24
     654:	25 83       	std	Z+5, r18	; 0x05

		i++;
     656:	8d 81       	ldd	r24, Y+5	; 0x05
     658:	9e 81       	ldd	r25, Y+6	; 0x06
     65a:	af 81       	ldd	r26, Y+7	; 0x07
     65c:	b8 85       	ldd	r27, Y+8	; 0x08
     65e:	01 96       	adiw	r24, 0x01	; 1
     660:	a1 1d       	adc	r26, r1
     662:	b1 1d       	adc	r27, r1
     664:	8d 83       	std	Y+5, r24	; 0x05
     666:	9e 83       	std	Y+6, r25	; 0x06
     668:	af 83       	std	Y+7, r26	; 0x07
     66a:	b8 87       	std	Y+8, r27	; 0x08
		if (i>n)
     66c:	2d 81       	ldd	r18, Y+5	; 0x05
     66e:	3e 81       	ldd	r19, Y+6	; 0x06
     670:	4f 81       	ldd	r20, Y+7	; 0x07
     672:	58 85       	ldd	r21, Y+8	; 0x08
     674:	89 85       	ldd	r24, Y+9	; 0x09
     676:	9a 85       	ldd	r25, Y+10	; 0x0a
     678:	ab 85       	ldd	r26, Y+11	; 0x0b
     67a:	bc 85       	ldd	r27, Y+12	; 0x0c
     67c:	82 17       	cp	r24, r18
     67e:	93 07       	cpc	r25, r19
     680:	a4 07       	cpc	r26, r20
     682:	b5 07       	cpc	r27, r21
     684:	08 f0       	brcs	.+2      	; 0x688 <testLEDfade+0xe6>
     686:	b3 cf       	rjmp	.-154    	; 0x5ee <testLEDfade+0x4c>
			i=0;
     688:	1d 82       	std	Y+5, r1	; 0x05
     68a:	1e 82       	std	Y+6, r1	; 0x06
     68c:	1f 82       	std	Y+7, r1	; 0x07
     68e:	18 86       	std	Y+8, r1	; 0x08

	}
     690:	af cf       	rjmp	.-162    	; 0x5f0 <testLEDfade+0x4e>

00000692 <test7Seg>:



}

void test7Seg(){
     692:	df 93       	push	r29
     694:	cf 93       	push	r28
     696:	cd b7       	in	r28, 0x3d	; 61
     698:	de b7       	in	r29, 0x3e	; 62
     69a:	68 97       	sbiw	r28, 0x18	; 24
     69c:	cd bf       	out	0x3d, r28	; 61
     69e:	de bf       	out	0x3e, r29	; 62
	PORTA.DIRSET = 0x06;
     6a0:	80 e0       	ldi	r24, 0x00	; 0
     6a2:	96 e0       	ldi	r25, 0x06	; 6
     6a4:	26 e0       	ldi	r18, 0x06	; 6
     6a6:	fc 01       	movw	r30, r24
     6a8:	21 83       	std	Z+1, r18	; 0x01
	PORTA.OUTSET = 0x06;
     6aa:	80 e0       	ldi	r24, 0x00	; 0
     6ac:	96 e0       	ldi	r25, 0x06	; 6
     6ae:	26 e0       	ldi	r18, 0x06	; 6
     6b0:	fc 01       	movw	r30, r24
     6b2:	25 83       	std	Z+5, r18	; 0x05
	
	PORTC.DIRSET = 0xF8;
     6b4:	80 e4       	ldi	r24, 0x40	; 64
     6b6:	96 e0       	ldi	r25, 0x06	; 6
     6b8:	28 ef       	ldi	r18, 0xF8	; 248
     6ba:	fc 01       	movw	r30, r24
     6bc:	21 83       	std	Z+1, r18	; 0x01
	
	PORTD.DIRSET = 0xBF;
     6be:	80 e6       	ldi	r24, 0x60	; 96
     6c0:	96 e0       	ldi	r25, 0x06	; 6
     6c2:	2f eb       	ldi	r18, 0xBF	; 191
     6c4:	fc 01       	movw	r30, r24
     6c6:	21 83       	std	Z+1, r18	; 0x01
	PORTD.OUTSET = 0x38;
     6c8:	80 e6       	ldi	r24, 0x60	; 96
     6ca:	96 e0       	ldi	r25, 0x06	; 6
     6cc:	28 e3       	ldi	r18, 0x38	; 56
     6ce:	fc 01       	movw	r30, r24
     6d0:	25 83       	std	Z+5, r18	; 0x05
	PORTC.OUTSET = 0xF0;
     6d2:	80 e4       	ldi	r24, 0x40	; 64
     6d4:	96 e0       	ldi	r25, 0x06	; 6
     6d6:	20 ef       	ldi	r18, 0xF0	; 240
     6d8:	fc 01       	movw	r30, r24
     6da:	25 83       	std	Z+5, r18	; 0x05
	PORTD.OUTCLR = 0x3F;
     6dc:	80 e6       	ldi	r24, 0x60	; 96
     6de:	96 e0       	ldi	r25, 0x06	; 6
     6e0:	2f e3       	ldi	r18, 0x3F	; 63
     6e2:	fc 01       	movw	r30, r24
     6e4:	26 83       	std	Z+6, r18	; 0x06
	
	PORTE.DIRCLR = 0x08;
     6e6:	80 e8       	ldi	r24, 0x80	; 128
     6e8:	96 e0       	ldi	r25, 0x06	; 6
     6ea:	28 e0       	ldi	r18, 0x08	; 8
     6ec:	fc 01       	movw	r30, r24
     6ee:	22 83       	std	Z+2, r18	; 0x02

	uint32_t tick = 0;
     6f0:	19 82       	std	Y+1, r1	; 0x01
     6f2:	1a 82       	std	Y+2, r1	; 0x02
     6f4:	1b 82       	std	Y+3, r1	; 0x03
     6f6:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t tickM = 0x008F;
     6f8:	8f e8       	ldi	r24, 0x8F	; 143
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	a0 e0       	ldi	r26, 0x00	; 0
     6fe:	b0 e0       	ldi	r27, 0x00	; 0
     700:	8d 8b       	std	Y+21, r24	; 0x15
     702:	9e 8b       	std	Y+22, r25	; 0x16
     704:	af 8b       	std	Y+23, r26	; 0x17
     706:	b8 8f       	std	Y+24, r27	; 0x18
	uint32_t i = 0;
     708:	1d 82       	std	Y+5, r1	; 0x05
     70a:	1e 82       	std	Y+6, r1	; 0x06
     70c:	1f 82       	std	Y+7, r1	; 0x07
     70e:	18 86       	std	Y+8, r1	; 0x08

	uint32_t LED1=0;
     710:	19 86       	std	Y+9, r1	; 0x09
     712:	1a 86       	std	Y+10, r1	; 0x0a
     714:	1b 86       	std	Y+11, r1	; 0x0b
     716:	1c 86       	std	Y+12, r1	; 0x0c
	uint32_t LED10=0;
     718:	1d 86       	std	Y+13, r1	; 0x0d
     71a:	1e 86       	std	Y+14, r1	; 0x0e
     71c:	1f 86       	std	Y+15, r1	; 0x0f
     71e:	18 8a       	std	Y+16, r1	; 0x10
	uint32_t LED100=0;
     720:	19 8a       	std	Y+17, r1	; 0x11
     722:	1a 8a       	std	Y+18, r1	; 0x12
     724:	1b 8a       	std	Y+19, r1	; 0x13
     726:	1c 8a       	std	Y+20, r1	; 0x14
     728:	07 c0       	rjmp	.+14     	; 0x738 <test7Seg+0xa6>
				}
			}				
				
		}		

	}
     72a:	00 00       	nop
     72c:	05 c0       	rjmp	.+10     	; 0x738 <test7Seg+0xa6>
     72e:	00 00       	nop
     730:	03 c0       	rjmp	.+6      	; 0x738 <test7Seg+0xa6>
     732:	00 00       	nop
     734:	01 c0       	rjmp	.+2      	; 0x738 <test7Seg+0xa6>
     736:	00 00       	nop
	uint32_t LED1=0;
	uint32_t LED10=0;
	uint32_t LED100=0;

	while(1){
		if (i >= (LED10*1+LED100*10))
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	9a 89       	ldd	r25, Y+18	; 0x12
     73c:	ab 89       	ldd	r26, Y+19	; 0x13
     73e:	bc 89       	ldd	r27, Y+20	; 0x14
     740:	2a e0       	ldi	r18, 0x0A	; 10
     742:	30 e0       	ldi	r19, 0x00	; 0
     744:	40 e0       	ldi	r20, 0x00	; 0
     746:	50 e0       	ldi	r21, 0x00	; 0
     748:	bc 01       	movw	r22, r24
     74a:	cd 01       	movw	r24, r26
     74c:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <__mulsi3>
     750:	9b 01       	movw	r18, r22
     752:	ac 01       	movw	r20, r24
     754:	8d 85       	ldd	r24, Y+13	; 0x0d
     756:	9e 85       	ldd	r25, Y+14	; 0x0e
     758:	af 85       	ldd	r26, Y+15	; 0x0f
     75a:	b8 89       	ldd	r27, Y+16	; 0x10
     75c:	28 0f       	add	r18, r24
     75e:	39 1f       	adc	r19, r25
     760:	4a 1f       	adc	r20, r26
     762:	5b 1f       	adc	r21, r27
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	9e 81       	ldd	r25, Y+6	; 0x06
     768:	af 81       	ldd	r26, Y+7	; 0x07
     76a:	b8 85       	ldd	r27, Y+8	; 0x08
     76c:	82 17       	cp	r24, r18
     76e:	93 07       	cpc	r25, r19
     770:	a4 07       	cpc	r26, r20
     772:	b5 07       	cpc	r27, r21
     774:	58 f0       	brcs	.+22     	; 0x78c <test7Seg+0xfa>
		{
			PORTC.OUTCLR = 0x08;
     776:	80 e4       	ldi	r24, 0x40	; 64
     778:	96 e0       	ldi	r25, 0x06	; 6
     77a:	28 e0       	ldi	r18, 0x08	; 8
     77c:	fc 01       	movw	r30, r24
     77e:	26 83       	std	Z+6, r18	; 0x06
			PORTD.OUTCLR = 0x07;
     780:	80 e6       	ldi	r24, 0x60	; 96
     782:	96 e0       	ldi	r25, 0x06	; 6
     784:	27 e0       	ldi	r18, 0x07	; 7
     786:	fc 01       	movw	r30, r24
     788:	26 83       	std	Z+6, r18	; 0x06
     78a:	0a c0       	rjmp	.+20     	; 0x7a0 <test7Seg+0x10e>
		}			
		else
		{
			PORTC.OUTSET = 0x08;
     78c:	80 e4       	ldi	r24, 0x40	; 64
     78e:	96 e0       	ldi	r25, 0x06	; 6
     790:	28 e0       	ldi	r18, 0x08	; 8
     792:	fc 01       	movw	r30, r24
     794:	25 83       	std	Z+5, r18	; 0x05
			PORTD.OUTSET = 0x07;
     796:	80 e6       	ldi	r24, 0x60	; 96
     798:	96 e0       	ldi	r25, 0x06	; 6
     79a:	27 e0       	ldi	r18, 0x07	; 7
     79c:	fc 01       	movw	r30, r24
     79e:	25 83       	std	Z+5, r18	; 0x05
		}			
			
		PORTD.OUTCLR = 0x10;
     7a0:	80 e6       	ldi	r24, 0x60	; 96
     7a2:	96 e0       	ldi	r25, 0x06	; 6
     7a4:	20 e1       	ldi	r18, 0x10	; 16
     7a6:	fc 01       	movw	r30, r24
     7a8:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     7aa:	80 e4       	ldi	r24, 0x40	; 64
     7ac:	96 e0       	ldi	r25, 0x06	; 6
     7ae:	20 ef       	ldi	r18, 0xF0	; 240
     7b0:	fc 01       	movw	r30, r24
     7b2:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LED100 << 4;
     7b4:	80 e4       	ldi	r24, 0x40	; 64
     7b6:	96 e0       	ldi	r25, 0x06	; 6
     7b8:	29 89       	ldd	r18, Y+17	; 0x11
     7ba:	22 95       	swap	r18
     7bc:	20 7f       	andi	r18, 0xF0	; 240
     7be:	fc 01       	movw	r30, r24
     7c0:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0x10;
     7c2:	80 e6       	ldi	r24, 0x60	; 96
     7c4:	96 e0       	ldi	r25, 0x06	; 6
     7c6:	20 e1       	ldi	r18, 0x10	; 16
     7c8:	fc 01       	movw	r30, r24
     7ca:	25 83       	std	Z+5, r18	; 0x05
		
		PORTD.OUTCLR = 0x08;
     7cc:	80 e6       	ldi	r24, 0x60	; 96
     7ce:	96 e0       	ldi	r25, 0x06	; 6
     7d0:	28 e0       	ldi	r18, 0x08	; 8
     7d2:	fc 01       	movw	r30, r24
     7d4:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     7d6:	80 e4       	ldi	r24, 0x40	; 64
     7d8:	96 e0       	ldi	r25, 0x06	; 6
     7da:	20 ef       	ldi	r18, 0xF0	; 240
     7dc:	fc 01       	movw	r30, r24
     7de:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LED10 << 4;
     7e0:	80 e4       	ldi	r24, 0x40	; 64
     7e2:	96 e0       	ldi	r25, 0x06	; 6
     7e4:	2d 85       	ldd	r18, Y+13	; 0x0d
     7e6:	22 95       	swap	r18
     7e8:	20 7f       	andi	r18, 0xF0	; 240
     7ea:	fc 01       	movw	r30, r24
     7ec:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0x08;
     7ee:	80 e6       	ldi	r24, 0x60	; 96
     7f0:	96 e0       	ldi	r25, 0x06	; 6
     7f2:	28 e0       	ldi	r18, 0x08	; 8
     7f4:	fc 01       	movw	r30, r24
     7f6:	25 83       	std	Z+5, r18	; 0x05
		
		PORTD.OUTCLR = 0x20;
     7f8:	80 e6       	ldi	r24, 0x60	; 96
     7fa:	96 e0       	ldi	r25, 0x06	; 6
     7fc:	20 e2       	ldi	r18, 0x20	; 32
     7fe:	fc 01       	movw	r30, r24
     800:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     802:	80 e4       	ldi	r24, 0x40	; 64
     804:	96 e0       	ldi	r25, 0x06	; 6
     806:	20 ef       	ldi	r18, 0xF0	; 240
     808:	fc 01       	movw	r30, r24
     80a:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LED1 << 4;
     80c:	80 e4       	ldi	r24, 0x40	; 64
     80e:	96 e0       	ldi	r25, 0x06	; 6
     810:	29 85       	ldd	r18, Y+9	; 0x09
     812:	22 95       	swap	r18
     814:	20 7f       	andi	r18, 0xF0	; 240
     816:	fc 01       	movw	r30, r24
     818:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0x20;
     81a:	80 e6       	ldi	r24, 0x60	; 96
     81c:	96 e0       	ldi	r25, 0x06	; 6
     81e:	20 e2       	ldi	r18, 0x20	; 32
     820:	fc 01       	movw	r30, r24
     822:	25 83       	std	Z+5, r18	; 0x05

		i++;
     824:	8d 81       	ldd	r24, Y+5	; 0x05
     826:	9e 81       	ldd	r25, Y+6	; 0x06
     828:	af 81       	ldd	r26, Y+7	; 0x07
     82a:	b8 85       	ldd	r27, Y+8	; 0x08
     82c:	01 96       	adiw	r24, 0x01	; 1
     82e:	a1 1d       	adc	r26, r1
     830:	b1 1d       	adc	r27, r1
     832:	8d 83       	std	Y+5, r24	; 0x05
     834:	9e 83       	std	Y+6, r25	; 0x06
     836:	af 83       	std	Y+7, r26	; 0x07
     838:	b8 87       	std	Y+8, r27	; 0x08
		if (i>99)
     83a:	8d 81       	ldd	r24, Y+5	; 0x05
     83c:	9e 81       	ldd	r25, Y+6	; 0x06
     83e:	af 81       	ldd	r26, Y+7	; 0x07
     840:	b8 85       	ldd	r27, Y+8	; 0x08
     842:	84 36       	cpi	r24, 0x64	; 100
     844:	91 05       	cpc	r25, r1
     846:	a1 05       	cpc	r26, r1
     848:	b1 05       	cpc	r27, r1
     84a:	20 f0       	brcs	.+8      	; 0x854 <test7Seg+0x1c2>
			i = 0;
     84c:	1d 82       	std	Y+5, r1	; 0x05
     84e:	1e 82       	std	Y+6, r1	; 0x06
     850:	1f 82       	std	Y+7, r1	; 0x07
     852:	18 86       	std	Y+8, r1	; 0x08
		
		tick++;
     854:	89 81       	ldd	r24, Y+1	; 0x01
     856:	9a 81       	ldd	r25, Y+2	; 0x02
     858:	ab 81       	ldd	r26, Y+3	; 0x03
     85a:	bc 81       	ldd	r27, Y+4	; 0x04
     85c:	01 96       	adiw	r24, 0x01	; 1
     85e:	a1 1d       	adc	r26, r1
     860:	b1 1d       	adc	r27, r1
     862:	89 83       	std	Y+1, r24	; 0x01
     864:	9a 83       	std	Y+2, r25	; 0x02
     866:	ab 83       	std	Y+3, r26	; 0x03
     868:	bc 83       	std	Y+4, r27	; 0x04
		if (tick>tickM)
     86a:	29 81       	ldd	r18, Y+1	; 0x01
     86c:	3a 81       	ldd	r19, Y+2	; 0x02
     86e:	4b 81       	ldd	r20, Y+3	; 0x03
     870:	5c 81       	ldd	r21, Y+4	; 0x04
     872:	8d 89       	ldd	r24, Y+21	; 0x15
     874:	9e 89       	ldd	r25, Y+22	; 0x16
     876:	af 89       	ldd	r26, Y+23	; 0x17
     878:	b8 8d       	ldd	r27, Y+24	; 0x18
     87a:	82 17       	cp	r24, r18
     87c:	93 07       	cpc	r25, r19
     87e:	a4 07       	cpc	r26, r20
     880:	b5 07       	cpc	r27, r21
     882:	08 f0       	brcs	.+2      	; 0x886 <test7Seg+0x1f4>
     884:	52 cf       	rjmp	.-348    	; 0x72a <test7Seg+0x98>
		{
			tick = 0;
     886:	19 82       	std	Y+1, r1	; 0x01
     888:	1a 82       	std	Y+2, r1	; 0x02
     88a:	1b 82       	std	Y+3, r1	; 0x03
     88c:	1c 82       	std	Y+4, r1	; 0x04
			LED1++;
     88e:	89 85       	ldd	r24, Y+9	; 0x09
     890:	9a 85       	ldd	r25, Y+10	; 0x0a
     892:	ab 85       	ldd	r26, Y+11	; 0x0b
     894:	bc 85       	ldd	r27, Y+12	; 0x0c
     896:	01 96       	adiw	r24, 0x01	; 1
     898:	a1 1d       	adc	r26, r1
     89a:	b1 1d       	adc	r27, r1
     89c:	89 87       	std	Y+9, r24	; 0x09
     89e:	9a 87       	std	Y+10, r25	; 0x0a
     8a0:	ab 87       	std	Y+11, r26	; 0x0b
     8a2:	bc 87       	std	Y+12, r27	; 0x0c
			if (LED1>9)
     8a4:	89 85       	ldd	r24, Y+9	; 0x09
     8a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     8a8:	ab 85       	ldd	r26, Y+11	; 0x0b
     8aa:	bc 85       	ldd	r27, Y+12	; 0x0c
     8ac:	8a 30       	cpi	r24, 0x0A	; 10
     8ae:	91 05       	cpc	r25, r1
     8b0:	a1 05       	cpc	r26, r1
     8b2:	b1 05       	cpc	r27, r1
     8b4:	08 f4       	brcc	.+2      	; 0x8b8 <test7Seg+0x226>
     8b6:	3b cf       	rjmp	.-394    	; 0x72e <test7Seg+0x9c>
			{
				LED1 = 0;
     8b8:	19 86       	std	Y+9, r1	; 0x09
     8ba:	1a 86       	std	Y+10, r1	; 0x0a
     8bc:	1b 86       	std	Y+11, r1	; 0x0b
     8be:	1c 86       	std	Y+12, r1	; 0x0c
				LED10++;
     8c0:	8d 85       	ldd	r24, Y+13	; 0x0d
     8c2:	9e 85       	ldd	r25, Y+14	; 0x0e
     8c4:	af 85       	ldd	r26, Y+15	; 0x0f
     8c6:	b8 89       	ldd	r27, Y+16	; 0x10
     8c8:	01 96       	adiw	r24, 0x01	; 1
     8ca:	a1 1d       	adc	r26, r1
     8cc:	b1 1d       	adc	r27, r1
     8ce:	8d 87       	std	Y+13, r24	; 0x0d
     8d0:	9e 87       	std	Y+14, r25	; 0x0e
     8d2:	af 87       	std	Y+15, r26	; 0x0f
     8d4:	b8 8b       	std	Y+16, r27	; 0x10
				if (LED10>9)
     8d6:	8d 85       	ldd	r24, Y+13	; 0x0d
     8d8:	9e 85       	ldd	r25, Y+14	; 0x0e
     8da:	af 85       	ldd	r26, Y+15	; 0x0f
     8dc:	b8 89       	ldd	r27, Y+16	; 0x10
     8de:	8a 30       	cpi	r24, 0x0A	; 10
     8e0:	91 05       	cpc	r25, r1
     8e2:	a1 05       	cpc	r26, r1
     8e4:	b1 05       	cpc	r27, r1
     8e6:	08 f4       	brcc	.+2      	; 0x8ea <test7Seg+0x258>
     8e8:	24 cf       	rjmp	.-440    	; 0x732 <test7Seg+0xa0>
				{
					LED10 = 0;
     8ea:	1d 86       	std	Y+13, r1	; 0x0d
     8ec:	1e 86       	std	Y+14, r1	; 0x0e
     8ee:	1f 86       	std	Y+15, r1	; 0x0f
     8f0:	18 8a       	std	Y+16, r1	; 0x10
					LED100++;
     8f2:	89 89       	ldd	r24, Y+17	; 0x11
     8f4:	9a 89       	ldd	r25, Y+18	; 0x12
     8f6:	ab 89       	ldd	r26, Y+19	; 0x13
     8f8:	bc 89       	ldd	r27, Y+20	; 0x14
     8fa:	01 96       	adiw	r24, 0x01	; 1
     8fc:	a1 1d       	adc	r26, r1
     8fe:	b1 1d       	adc	r27, r1
     900:	89 8b       	std	Y+17, r24	; 0x11
     902:	9a 8b       	std	Y+18, r25	; 0x12
     904:	ab 8b       	std	Y+19, r26	; 0x13
     906:	bc 8b       	std	Y+20, r27	; 0x14
					if (LED100 > 9)
     908:	89 89       	ldd	r24, Y+17	; 0x11
     90a:	9a 89       	ldd	r25, Y+18	; 0x12
     90c:	ab 89       	ldd	r26, Y+19	; 0x13
     90e:	bc 89       	ldd	r27, Y+20	; 0x14
     910:	8a 30       	cpi	r24, 0x0A	; 10
     912:	91 05       	cpc	r25, r1
     914:	a1 05       	cpc	r26, r1
     916:	b1 05       	cpc	r27, r1
     918:	08 f4       	brcc	.+2      	; 0x91c <test7Seg+0x28a>
     91a:	0d cf       	rjmp	.-486    	; 0x736 <test7Seg+0xa4>
						LED100 = 0;
     91c:	19 8a       	std	Y+17, r1	; 0x11
     91e:	1a 8a       	std	Y+18, r1	; 0x12
     920:	1b 8a       	std	Y+19, r1	; 0x13
     922:	1c 8a       	std	Y+20, r1	; 0x14
				}
			}				
				
		}		

	}
     924:	09 cf       	rjmp	.-494    	; 0x738 <test7Seg+0xa6>

00000926 <testADC>:
}

void testADC(){
     926:	df 93       	push	r29
     928:	cf 93       	push	r28
     92a:	cd b7       	in	r28, 0x3d	; 61
     92c:	de b7       	in	r29, 0x3e	; 62
     92e:	2c 97       	sbiw	r28, 0x0c	; 12
     930:	cd bf       	out	0x3d, r28	; 61
     932:	de bf       	out	0x3e, r29	; 62
	PORTA.DIRSET = 0x06;
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	96 e0       	ldi	r25, 0x06	; 6
     938:	26 e0       	ldi	r18, 0x06	; 6
     93a:	fc 01       	movw	r30, r24
     93c:	21 83       	std	Z+1, r18	; 0x01
	PORTA.DIRCLR = 0xF9;
     93e:	80 e0       	ldi	r24, 0x00	; 0
     940:	96 e0       	ldi	r25, 0x06	; 6
     942:	29 ef       	ldi	r18, 0xF9	; 249
     944:	fc 01       	movw	r30, r24
     946:	22 83       	std	Z+2, r18	; 0x02
	PORTA.OUTSET = 0x06;
     948:	80 e0       	ldi	r24, 0x00	; 0
     94a:	96 e0       	ldi	r25, 0x06	; 6
     94c:	26 e0       	ldi	r18, 0x06	; 6
     94e:	fc 01       	movw	r30, r24
     950:	25 83       	std	Z+5, r18	; 0x05

	PORTC.DIRSET = 0xF8;
     952:	80 e4       	ldi	r24, 0x40	; 64
     954:	96 e0       	ldi	r25, 0x06	; 6
     956:	28 ef       	ldi	r18, 0xF8	; 248
     958:	fc 01       	movw	r30, r24
     95a:	21 83       	std	Z+1, r18	; 0x01
	PORTD.DIRSET = 0xBF;
     95c:	80 e6       	ldi	r24, 0x60	; 96
     95e:	96 e0       	ldi	r25, 0x06	; 6
     960:	2f eb       	ldi	r18, 0xBF	; 191
     962:	fc 01       	movw	r30, r24
     964:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     966:	80 e8       	ldi	r24, 0x80	; 128
     968:	96 e0       	ldi	r25, 0x06	; 6
     96a:	28 e0       	ldi	r18, 0x08	; 8
     96c:	fc 01       	movw	r30, r24
     96e:	22 83       	std	Z+2, r18	; 0x02
	
	PORTD.OUTCLR = 0xF0;
     970:	80 e6       	ldi	r24, 0x60	; 96
     972:	96 e0       	ldi	r25, 0x06	; 6
     974:	20 ef       	ldi	r18, 0xF0	; 240
     976:	fc 01       	movw	r30, r24
     978:	26 83       	std	Z+6, r18	; 0x06
	PORTC.OUTCLR = 0xF0;
     97a:	80 e4       	ldi	r24, 0x40	; 64
     97c:	96 e0       	ldi	r25, 0x06	; 6
     97e:	20 ef       	ldi	r18, 0xF0	; 240
     980:	fc 01       	movw	r30, r24
     982:	26 83       	std	Z+6, r18	; 0x06
	PORTC.OUTSET = 7 << 4;
     984:	80 e4       	ldi	r24, 0x40	; 64
     986:	96 e0       	ldi	r25, 0x06	; 6
     988:	20 e7       	ldi	r18, 0x70	; 112
     98a:	fc 01       	movw	r30, r24
     98c:	25 83       	std	Z+5, r18	; 0x05
	PORTD.OUTSET = 0xF0;
     98e:	80 e6       	ldi	r24, 0x60	; 96
     990:	96 e0       	ldi	r25, 0x06	; 6
     992:	20 ef       	ldi	r18, 0xF0	; 240
     994:	fc 01       	movw	r30, r24
     996:	25 83       	std	Z+5, r18	; 0x05
	
	uint16_t i = 0;
     998:	19 82       	std	Y+1, r1	; 0x01
     99a:	1a 82       	std	Y+2, r1	; 0x02
	uint16_t N = 0x09FF;
     99c:	8f ef       	ldi	r24, 0xFF	; 255
     99e:	99 e0       	ldi	r25, 0x09	; 9
     9a0:	8b 83       	std	Y+3, r24	; 0x03
     9a2:	9c 83       	std	Y+4, r25	; 0x04
	uint16_t result = 0;
     9a4:	1d 82       	std	Y+5, r1	; 0x05
     9a6:	1e 82       	std	Y+6, r1	; 0x06
	double	temp = 0;
     9a8:	80 e0       	ldi	r24, 0x00	; 0
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	dc 01       	movw	r26, r24
     9ae:	8f 83       	std	Y+7, r24	; 0x07
     9b0:	98 87       	std	Y+8, r25	; 0x08
     9b2:	a9 87       	std	Y+9, r26	; 0x09
     9b4:	ba 87       	std	Y+10, r27	; 0x0a
	uint16_t LEDout = 0;
     9b6:	1b 86       	std	Y+11, r1	; 0x0b
     9b8:	1c 86       	std	Y+12, r1	; 0x0c

	ADCA.CTRLA 		= 0x00;	//disable ADC
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	92 e0       	ldi	r25, 0x02	; 2
     9be:	fc 01       	movw	r30, r24
     9c0:	10 82       	st	Z, r1
	ADCA.CTRLB 		= 0x00;
     9c2:	80 e0       	ldi	r24, 0x00	; 0
     9c4:	92 e0       	ldi	r25, 0x02	; 2
     9c6:	fc 01       	movw	r30, r24
     9c8:	11 82       	std	Z+1, r1	; 0x01
	ADCA.REFCTRL	= 0x20; //set PORTA reference voltage
     9ca:	80 e0       	ldi	r24, 0x00	; 0
     9cc:	92 e0       	ldi	r25, 0x02	; 2
     9ce:	20 e2       	ldi	r18, 0x20	; 32
     9d0:	fc 01       	movw	r30, r24
     9d2:	22 83       	std	Z+2, r18	; 0x02
	ADCA.EVCTRL		= 0x00;
     9d4:	80 e0       	ldi	r24, 0x00	; 0
     9d6:	92 e0       	ldi	r25, 0x02	; 2
     9d8:	fc 01       	movw	r30, r24
     9da:	13 82       	std	Z+3, r1	; 0x03
	ADCA.PRESCALER	= 0x00;
     9dc:	80 e0       	ldi	r24, 0x00	; 0
     9de:	92 e0       	ldi	r25, 0x02	; 2
     9e0:	fc 01       	movw	r30, r24
     9e2:	14 82       	std	Z+4, r1	; 0x04
	ADCA.INTFLAGS	= 0x00;
     9e4:	80 e0       	ldi	r24, 0x00	; 0
     9e6:	92 e0       	ldi	r25, 0x02	; 2
     9e8:	fc 01       	movw	r30, r24
     9ea:	16 82       	std	Z+6, r1	; 0x06
	ADCA.CTRLA		|= 0x01;	//enable ADC
     9ec:	80 e0       	ldi	r24, 0x00	; 0
     9ee:	92 e0       	ldi	r25, 0x02	; 2
     9f0:	20 e0       	ldi	r18, 0x00	; 0
     9f2:	32 e0       	ldi	r19, 0x02	; 2
     9f4:	f9 01       	movw	r30, r18
     9f6:	20 81       	ld	r18, Z
     9f8:	21 60       	ori	r18, 0x01	; 1
     9fa:	fc 01       	movw	r30, r24
     9fc:	20 83       	st	Z, r18

	ADCA.CH0.CTRL	= 0x01;	//select external single-ended input
     9fe:	80 e0       	ldi	r24, 0x00	; 0
     a00:	92 e0       	ldi	r25, 0x02	; 2
     a02:	21 e0       	ldi	r18, 0x01	; 1
     a04:	fc 01       	movw	r30, r24
     a06:	20 a3       	std	Z+32, r18	; 0x20
	ADCA.CH0.MUXCTRL= 0x38;	//select pin 7
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	92 e0       	ldi	r25, 0x02	; 2
     a0c:	28 e3       	ldi	r18, 0x38	; 56
     a0e:	fc 01       	movw	r30, r24
     a10:	21 a3       	std	Z+33, r18	; 0x21
	ADCA.CH0.INTCTRL= 0x00;
     a12:	80 e0       	ldi	r24, 0x00	; 0
     a14:	92 e0       	ldi	r25, 0x02	; 2
     a16:	fc 01       	movw	r30, r24
     a18:	12 a2       	std	Z+34, r1	; 0x22
	
	while(1){
		ADCA.CH0.INTFLAGS |= 0x01;	//clear interrupt flag
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	92 e0       	ldi	r25, 0x02	; 2
     a1e:	20 e0       	ldi	r18, 0x00	; 0
     a20:	32 e0       	ldi	r19, 0x02	; 2
     a22:	f9 01       	movw	r30, r18
     a24:	23 a1       	ldd	r18, Z+35	; 0x23
     a26:	21 60       	ori	r18, 0x01	; 1
     a28:	fc 01       	movw	r30, r24
     a2a:	23 a3       	std	Z+35, r18	; 0x23
		ADCA.CH0.CTRL	|=	0x80;	//start conversion
     a2c:	80 e0       	ldi	r24, 0x00	; 0
     a2e:	92 e0       	ldi	r25, 0x02	; 2
     a30:	20 e0       	ldi	r18, 0x00	; 0
     a32:	32 e0       	ldi	r19, 0x02	; 2
     a34:	f9 01       	movw	r30, r18
     a36:	20 a1       	ldd	r18, Z+32	; 0x20
     a38:	20 68       	ori	r18, 0x80	; 128
     a3a:	fc 01       	movw	r30, r24
     a3c:	20 a3       	std	Z+32, r18	; 0x20
		
		PORTC.OUTSET = 0x08;
     a3e:	80 e4       	ldi	r24, 0x40	; 64
     a40:	96 e0       	ldi	r25, 0x06	; 6
     a42:	28 e0       	ldi	r18, 0x08	; 8
     a44:	fc 01       	movw	r30, r24
     a46:	25 83       	std	Z+5, r18	; 0x05
		i=0;
     a48:	19 82       	std	Y+1, r1	; 0x01
     a4a:	1a 82       	std	Y+2, r1	; 0x02
		while(!(ADCA.CH0.INTFLAGS & 0x01)){
     a4c:	13 c0       	rjmp	.+38     	; 0xa74 <testADC+0x14e>
			i++;
     a4e:	89 81       	ldd	r24, Y+1	; 0x01
     a50:	9a 81       	ldd	r25, Y+2	; 0x02
     a52:	01 96       	adiw	r24, 0x01	; 1
     a54:	89 83       	std	Y+1, r24	; 0x01
     a56:	9a 83       	std	Y+2, r25	; 0x02
			if (i>N){
     a58:	29 81       	ldd	r18, Y+1	; 0x01
     a5a:	3a 81       	ldd	r19, Y+2	; 0x02
     a5c:	8b 81       	ldd	r24, Y+3	; 0x03
     a5e:	9c 81       	ldd	r25, Y+4	; 0x04
     a60:	82 17       	cp	r24, r18
     a62:	93 07       	cpc	r25, r19
     a64:	38 f4       	brcc	.+14     	; 0xa74 <testADC+0x14e>
				i = 0;
     a66:	19 82       	std	Y+1, r1	; 0x01
     a68:	1a 82       	std	Y+2, r1	; 0x02
				PORTC.OUTTGL = 0x08;
     a6a:	80 e4       	ldi	r24, 0x40	; 64
     a6c:	96 e0       	ldi	r25, 0x06	; 6
     a6e:	28 e0       	ldi	r18, 0x08	; 8
     a70:	fc 01       	movw	r30, r24
     a72:	27 83       	std	Z+7, r18	; 0x07
		ADCA.CH0.INTFLAGS |= 0x01;	//clear interrupt flag
		ADCA.CH0.CTRL	|=	0x80;	//start conversion
		
		PORTC.OUTSET = 0x08;
		i=0;
		while(!(ADCA.CH0.INTFLAGS & 0x01)){
     a74:	80 e0       	ldi	r24, 0x00	; 0
     a76:	92 e0       	ldi	r25, 0x02	; 2
     a78:	fc 01       	movw	r30, r24
     a7a:	83 a1       	ldd	r24, Z+35	; 0x23
     a7c:	88 2f       	mov	r24, r24
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	81 70       	andi	r24, 0x01	; 1
     a82:	90 70       	andi	r25, 0x00	; 0
     a84:	00 97       	sbiw	r24, 0x00	; 0
     a86:	19 f3       	breq	.-58     	; 0xa4e <testADC+0x128>
			if (i>N){
				i = 0;
				PORTC.OUTTGL = 0x08;
			}
		}
		PORTC.OUTSET = 0x08;
     a88:	80 e4       	ldi	r24, 0x40	; 64
     a8a:	96 e0       	ldi	r25, 0x06	; 6
     a8c:	28 e0       	ldi	r18, 0x08	; 8
     a8e:	fc 01       	movw	r30, r24
     a90:	25 83       	std	Z+5, r18	; 0x05
		
		result = ADCA.CH0.RESL;
     a92:	80 e0       	ldi	r24, 0x00	; 0
     a94:	92 e0       	ldi	r25, 0x02	; 2
     a96:	fc 01       	movw	r30, r24
     a98:	84 a1       	ldd	r24, Z+36	; 0x24
     a9a:	88 2f       	mov	r24, r24
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	8d 83       	std	Y+5, r24	; 0x05
     aa0:	9e 83       	std	Y+6, r25	; 0x06
		result |= ADCA.CH0.RESH << 8;
     aa2:	80 e0       	ldi	r24, 0x00	; 0
     aa4:	92 e0       	ldi	r25, 0x02	; 2
     aa6:	fc 01       	movw	r30, r24
     aa8:	85 a1       	ldd	r24, Z+37	; 0x25
     aaa:	88 2f       	mov	r24, r24
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	98 2f       	mov	r25, r24
     ab0:	88 27       	eor	r24, r24
     ab2:	2d 81       	ldd	r18, Y+5	; 0x05
     ab4:	3e 81       	ldd	r19, Y+6	; 0x06
     ab6:	82 2b       	or	r24, r18
     ab8:	93 2b       	or	r25, r19
     aba:	8d 83       	std	Y+5, r24	; 0x05
     abc:	9e 83       	std	Y+6, r25	; 0x06
		
		temp = result*9.0;
     abe:	8d 81       	ldd	r24, Y+5	; 0x05
     ac0:	9e 81       	ldd	r25, Y+6	; 0x06
     ac2:	cc 01       	movw	r24, r24
     ac4:	a0 e0       	ldi	r26, 0x00	; 0
     ac6:	b0 e0       	ldi	r27, 0x00	; 0
     ac8:	bc 01       	movw	r22, r24
     aca:	cd 01       	movw	r24, r26
     acc:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <__floatunsisf>
     ad0:	dc 01       	movw	r26, r24
     ad2:	cb 01       	movw	r24, r22
     ad4:	bc 01       	movw	r22, r24
     ad6:	cd 01       	movw	r24, r26
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	40 e1       	ldi	r20, 0x10	; 16
     ade:	51 e4       	ldi	r21, 0x41	; 65
     ae0:	0e 94 44 0c 	call	0x1888	; 0x1888 <__mulsf3>
     ae4:	dc 01       	movw	r26, r24
     ae6:	cb 01       	movw	r24, r22
     ae8:	8f 83       	std	Y+7, r24	; 0x07
     aea:	98 87       	std	Y+8, r25	; 0x08
     aec:	a9 87       	std	Y+9, r26	; 0x09
     aee:	ba 87       	std	Y+10, r27	; 0x0a
		temp = temp/0xFFF;
     af0:	6f 81       	ldd	r22, Y+7	; 0x07
     af2:	78 85       	ldd	r23, Y+8	; 0x08
     af4:	89 85       	ldd	r24, Y+9	; 0x09
     af6:	9a 85       	ldd	r25, Y+10	; 0x0a
     af8:	20 e0       	ldi	r18, 0x00	; 0
     afa:	30 ef       	ldi	r19, 0xF0	; 240
     afc:	4f e7       	ldi	r20, 0x7F	; 127
     afe:	55 e4       	ldi	r21, 0x45	; 69
     b00:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <__divsf3>
     b04:	dc 01       	movw	r26, r24
     b06:	cb 01       	movw	r24, r22
     b08:	8f 83       	std	Y+7, r24	; 0x07
     b0a:	98 87       	std	Y+8, r25	; 0x08
     b0c:	a9 87       	std	Y+9, r26	; 0x09
     b0e:	ba 87       	std	Y+10, r27	; 0x0a
		
		LEDout = (uint16_t)temp % 9;
     b10:	6f 81       	ldd	r22, Y+7	; 0x07
     b12:	78 85       	ldd	r23, Y+8	; 0x08
     b14:	89 85       	ldd	r24, Y+9	; 0x09
     b16:	9a 85       	ldd	r25, Y+10	; 0x0a
     b18:	0e 94 70 0a 	call	0x14e0	; 0x14e0 <__fixunssfsi>
     b1c:	dc 01       	movw	r26, r24
     b1e:	cb 01       	movw	r24, r22
     b20:	29 e0       	ldi	r18, 0x09	; 9
     b22:	30 e0       	ldi	r19, 0x00	; 0
     b24:	b9 01       	movw	r22, r18
     b26:	0e 94 ef 10 	call	0x21de	; 0x21de <__udivmodhi4>
     b2a:	8b 87       	std	Y+11, r24	; 0x0b
     b2c:	9c 87       	std	Y+12, r25	; 0x0c
		
		PORTD.OUTCLR = 0xF0;
     b2e:	80 e6       	ldi	r24, 0x60	; 96
     b30:	96 e0       	ldi	r25, 0x06	; 6
     b32:	20 ef       	ldi	r18, 0xF0	; 240
     b34:	fc 01       	movw	r30, r24
     b36:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     b38:	80 e4       	ldi	r24, 0x40	; 64
     b3a:	96 e0       	ldi	r25, 0x06	; 6
     b3c:	20 ef       	ldi	r18, 0xF0	; 240
     b3e:	fc 01       	movw	r30, r24
     b40:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LEDout << 4;
     b42:	80 e4       	ldi	r24, 0x40	; 64
     b44:	96 e0       	ldi	r25, 0x06	; 6
     b46:	2b 85       	ldd	r18, Y+11	; 0x0b
     b48:	22 95       	swap	r18
     b4a:	20 7f       	andi	r18, 0xF0	; 240
     b4c:	fc 01       	movw	r30, r24
     b4e:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0xF0;
     b50:	80 e6       	ldi	r24, 0x60	; 96
     b52:	96 e0       	ldi	r25, 0x06	; 6
     b54:	20 ef       	ldi	r18, 0xF0	; 240
     b56:	fc 01       	movw	r30, r24
     b58:	25 83       	std	Z+5, r18	; 0x05
		
		
		
	}
     b5a:	5f cf       	rjmp	.-322    	; 0xa1a <testADC+0xf4>

00000b5c <initENC>:
	
}

void initENC(){
     b5c:	df 93       	push	r29
     b5e:	cf 93       	push	r28
     b60:	cd b7       	in	r28, 0x3d	; 61
     b62:	de b7       	in	r29, 0x3e	; 62
	PORTB.DIRCLR = 0x03;		//Encoder A and B input
     b64:	80 e2       	ldi	r24, 0x20	; 32
     b66:	96 e0       	ldi	r25, 0x06	; 6
     b68:	23 e0       	ldi	r18, 0x03	; 3
     b6a:	fc 01       	movw	r30, r24
     b6c:	22 83       	std	Z+2, r18	; 0x02
}
     b6e:	cf 91       	pop	r28
     b70:	df 91       	pop	r29
     b72:	08 95       	ret

00000b74 <runENC>:

void runENC(){
     b74:	df 93       	push	r29
     b76:	cf 93       	push	r28
     b78:	00 d0       	rcall	.+0      	; 0xb7a <runENC+0x6>
     b7a:	cd b7       	in	r28, 0x3d	; 61
     b7c:	de b7       	in	r29, 0x3e	; 62
	bool A1;	//current A
	bool B1;	//current B
	
	A1 = !(PORTB.IN & 0x01);
     b7e:	80 e2       	ldi	r24, 0x20	; 32
     b80:	96 e0       	ldi	r25, 0x06	; 6
     b82:	fc 01       	movw	r30, r24
     b84:	80 85       	ldd	r24, Z+8	; 0x08
     b86:	88 2f       	mov	r24, r24
     b88:	90 e0       	ldi	r25, 0x00	; 0
     b8a:	81 70       	andi	r24, 0x01	; 1
     b8c:	90 70       	andi	r25, 0x00	; 0
     b8e:	21 e0       	ldi	r18, 0x01	; 1
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	09 f0       	breq	.+2      	; 0xb96 <runENC+0x22>
     b94:	20 e0       	ldi	r18, 0x00	; 0
     b96:	29 83       	std	Y+1, r18	; 0x01
	B1 = !((PORTB.IN >> 1) & 0x01);
     b98:	80 e2       	ldi	r24, 0x20	; 32
     b9a:	96 e0       	ldi	r25, 0x06	; 6
     b9c:	fc 01       	movw	r30, r24
     b9e:	80 85       	ldd	r24, Z+8	; 0x08
     ba0:	86 95       	lsr	r24
     ba2:	88 2f       	mov	r24, r24
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	81 70       	andi	r24, 0x01	; 1
     ba8:	90 70       	andi	r25, 0x00	; 0
     baa:	21 e0       	ldi	r18, 0x01	; 1
     bac:	00 97       	sbiw	r24, 0x00	; 0
     bae:	09 f0       	breq	.+2      	; 0xbb2 <runENC+0x3e>
     bb0:	20 e0       	ldi	r18, 0x00	; 0
     bb2:	2a 83       	std	Y+2, r18	; 0x02
	
	if (!_i_ENCA0 & A1)		//movement
     bb4:	90 91 27 21 	lds	r25, 0x2127
     bb8:	81 e0       	ldi	r24, 0x01	; 1
     bba:	89 27       	eor	r24, r25
     bbc:	28 2f       	mov	r18, r24
     bbe:	30 e0       	ldi	r19, 0x00	; 0
     bc0:	89 81       	ldd	r24, Y+1	; 0x01
     bc2:	88 2f       	mov	r24, r24
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	82 23       	and	r24, r18
     bc8:	93 23       	and	r25, r19
     bca:	00 97       	sbiw	r24, 0x00	; 0
     bcc:	91 f0       	breq	.+36     	; 0xbf2 <runENC+0x7e>
	{
		if (B1)
     bce:	8a 81       	ldd	r24, Y+2	; 0x02
     bd0:	88 23       	and	r24, r24
     bd2:	21 f0       	breq	.+8      	; 0xbdc <runENC+0x68>
			i_ENCcw = 1;	//CW		
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	80 93 28 21 	sts	0x2128, r24
     bda:	02 c0       	rjmp	.+4      	; 0xbe0 <runENC+0x6c>
		else
			i_ENCcw = 0;	//CCW
     bdc:	10 92 28 21 	sts	0x2128, r1
			
		i_ENCccw = !i_ENCccw;
     be0:	90 91 29 21 	lds	r25, 0x2129
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	89 27       	eor	r24, r25
     be8:	88 2f       	mov	r24, r24
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	80 93 29 21 	sts	0x2129, r24
     bf0:	04 c0       	rjmp	.+8      	; 0xbfa <runENC+0x86>
	}
	else{
		i_ENCcw = 0;
     bf2:	10 92 28 21 	sts	0x2128, r1
		i_ENCccw = 0;
     bf6:	10 92 29 21 	sts	0x2129, r1
	}		
	_i_ENCA0 = A1;
     bfa:	89 81       	ldd	r24, Y+1	; 0x01
     bfc:	80 93 27 21 	sts	0x2127, r24
}
     c00:	0f 90       	pop	r0
     c02:	0f 90       	pop	r0
     c04:	cf 91       	pop	r28
     c06:	df 91       	pop	r29
     c08:	08 95       	ret

00000c0a <initPOT>:

void initPOT(){
     c0a:	df 93       	push	r29
     c0c:	cf 93       	push	r28
     c0e:	cd b7       	in	r28, 0x3d	; 61
     c10:	de b7       	in	r29, 0x3e	; 62
	PORTA.DIRCLR	= 0xF9;		//ADC3:7 and VREF input
     c12:	80 e0       	ldi	r24, 0x00	; 0
     c14:	96 e0       	ldi	r25, 0x06	; 6
     c16:	29 ef       	ldi	r18, 0xF9	; 249
     c18:	fc 01       	movw	r30, r24
     c1a:	22 83       	std	Z+2, r18	; 0x02

	ADCA.CTRLA 		= 0x00;		//disable ADC
     c1c:	80 e0       	ldi	r24, 0x00	; 0
     c1e:	92 e0       	ldi	r25, 0x02	; 2
     c20:	fc 01       	movw	r30, r24
     c22:	10 82       	st	Z, r1
	ADCA.CTRLB 		= 0x00;
     c24:	80 e0       	ldi	r24, 0x00	; 0
     c26:	92 e0       	ldi	r25, 0x02	; 2
     c28:	fc 01       	movw	r30, r24
     c2a:	11 82       	std	Z+1, r1	; 0x01
	ADCA.REFCTRL	= 0x20;		//set PORTA reference voltage
     c2c:	80 e0       	ldi	r24, 0x00	; 0
     c2e:	92 e0       	ldi	r25, 0x02	; 2
     c30:	20 e2       	ldi	r18, 0x20	; 32
     c32:	fc 01       	movw	r30, r24
     c34:	22 83       	std	Z+2, r18	; 0x02
	ADCA.EVCTRL		= 0x00;
     c36:	80 e0       	ldi	r24, 0x00	; 0
     c38:	92 e0       	ldi	r25, 0x02	; 2
     c3a:	fc 01       	movw	r30, r24
     c3c:	13 82       	std	Z+3, r1	; 0x03
	ADCA.PRESCALER	= 0x00;
     c3e:	80 e0       	ldi	r24, 0x00	; 0
     c40:	92 e0       	ldi	r25, 0x02	; 2
     c42:	fc 01       	movw	r30, r24
     c44:	14 82       	std	Z+4, r1	; 0x04
	ADCA.INTFLAGS	= 0x00;
     c46:	80 e0       	ldi	r24, 0x00	; 0
     c48:	92 e0       	ldi	r25, 0x02	; 2
     c4a:	fc 01       	movw	r30, r24
     c4c:	16 82       	std	Z+6, r1	; 0x06
	ADCA.CTRLA		|= 0x01;	//enable ADC
     c4e:	80 e0       	ldi	r24, 0x00	; 0
     c50:	92 e0       	ldi	r25, 0x02	; 2
     c52:	20 e0       	ldi	r18, 0x00	; 0
     c54:	32 e0       	ldi	r19, 0x02	; 2
     c56:	f9 01       	movw	r30, r18
     c58:	20 81       	ld	r18, Z
     c5a:	21 60       	ori	r18, 0x01	; 1
     c5c:	fc 01       	movw	r30, r24
     c5e:	20 83       	st	Z, r18

	ADCA.CH0.CTRL	= 0x01;		//select external single-ended input
     c60:	80 e0       	ldi	r24, 0x00	; 0
     c62:	92 e0       	ldi	r25, 0x02	; 2
     c64:	21 e0       	ldi	r18, 0x01	; 1
     c66:	fc 01       	movw	r30, r24
     c68:	20 a3       	std	Z+32, r18	; 0x20
	ADCA.CH0.MUXCTRL= 0x00;
     c6a:	80 e0       	ldi	r24, 0x00	; 0
     c6c:	92 e0       	ldi	r25, 0x02	; 2
     c6e:	fc 01       	movw	r30, r24
     c70:	11 a2       	std	Z+33, r1	; 0x21
	ADCA.CH0.INTCTRL= 0x00;
     c72:	80 e0       	ldi	r24, 0x00	; 0
     c74:	92 e0       	ldi	r25, 0x02	; 2
     c76:	fc 01       	movw	r30, r24
     c78:	12 a2       	std	Z+34, r1	; 0x22
}
     c7a:	cf 91       	pop	r28
     c7c:	df 91       	pop	r29
     c7e:	08 95       	ret

00000c80 <runPOT>:

void runPOT(){
     c80:	df 93       	push	r29
     c82:	cf 93       	push	r28
     c84:	0f 92       	push	r0
     c86:	cd b7       	in	r28, 0x3d	; 61
     c88:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	
	for(i = 0; i < 5; i++){
     c8a:	19 82       	std	Y+1, r1	; 0x01
     c8c:	9a c0       	rjmp	.+308    	; 0xdc2 <runPOT+0x142>
		ADCA.CH0.INTFLAGS	|= 0x01;			//clear interrupt flag
     c8e:	80 e0       	ldi	r24, 0x00	; 0
     c90:	92 e0       	ldi	r25, 0x02	; 2
     c92:	20 e0       	ldi	r18, 0x00	; 0
     c94:	32 e0       	ldi	r19, 0x02	; 2
     c96:	f9 01       	movw	r30, r18
     c98:	23 a1       	ldd	r18, Z+35	; 0x23
     c9a:	21 60       	ori	r18, 0x01	; 1
     c9c:	fc 01       	movw	r30, r24
     c9e:	23 a3       	std	Z+35, r18	; 0x23
		ADCA.CH0.MUXCTRL	&= ~(0x07 << 3);	//clear pin select
     ca0:	80 e0       	ldi	r24, 0x00	; 0
     ca2:	92 e0       	ldi	r25, 0x02	; 2
     ca4:	20 e0       	ldi	r18, 0x00	; 0
     ca6:	32 e0       	ldi	r19, 0x02	; 2
     ca8:	f9 01       	movw	r30, r18
     caa:	21 a1       	ldd	r18, Z+33	; 0x21
     cac:	27 7c       	andi	r18, 0xC7	; 199
     cae:	fc 01       	movw	r30, r24
     cb0:	21 a3       	std	Z+33, r18	; 0x21
		ADCA.CH0.MUXCTRL	|= ((i+3) << 3);	//set pin select to current input
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	92 e0       	ldi	r25, 0x02	; 2
     cb6:	20 e0       	ldi	r18, 0x00	; 0
     cb8:	32 e0       	ldi	r19, 0x02	; 2
     cba:	f9 01       	movw	r30, r18
     cbc:	21 a1       	ldd	r18, Z+33	; 0x21
     cbe:	42 2f       	mov	r20, r18
     cc0:	29 81       	ldd	r18, Y+1	; 0x01
     cc2:	22 2f       	mov	r18, r18
     cc4:	30 e0       	ldi	r19, 0x00	; 0
     cc6:	2d 5f       	subi	r18, 0xFD	; 253
     cc8:	3f 4f       	sbci	r19, 0xFF	; 255
     cca:	22 0f       	add	r18, r18
     ccc:	33 1f       	adc	r19, r19
     cce:	22 0f       	add	r18, r18
     cd0:	33 1f       	adc	r19, r19
     cd2:	22 0f       	add	r18, r18
     cd4:	33 1f       	adc	r19, r19
     cd6:	24 2b       	or	r18, r20
     cd8:	fc 01       	movw	r30, r24
     cda:	21 a3       	std	Z+33, r18	; 0x21
		ADCA.CH0.CTRL		|=	0x80;			//start conversion
     cdc:	80 e0       	ldi	r24, 0x00	; 0
     cde:	92 e0       	ldi	r25, 0x02	; 2
     ce0:	20 e0       	ldi	r18, 0x00	; 0
     ce2:	32 e0       	ldi	r19, 0x02	; 2
     ce4:	f9 01       	movw	r30, r18
     ce6:	20 a1       	ldd	r18, Z+32	; 0x20
     ce8:	20 68       	ori	r18, 0x80	; 128
     cea:	fc 01       	movw	r30, r24
     cec:	20 a3       	std	Z+32, r18	; 0x20
		
		while(!(ADCA.CH0.INTFLAGS & 0x01)){}
     cee:	00 00       	nop
     cf0:	80 e0       	ldi	r24, 0x00	; 0
     cf2:	92 e0       	ldi	r25, 0x02	; 2
     cf4:	fc 01       	movw	r30, r24
     cf6:	83 a1       	ldd	r24, Z+35	; 0x23
     cf8:	88 2f       	mov	r24, r24
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	81 70       	andi	r24, 0x01	; 1
     cfe:	90 70       	andi	r25, 0x00	; 0
     d00:	00 97       	sbiw	r24, 0x00	; 0
     d02:	b1 f3       	breq	.-20     	; 0xcf0 <runPOT+0x70>
		
		i_POT[i] = ADCA.CH0.RESL;
     d04:	89 81       	ldd	r24, Y+1	; 0x01
     d06:	88 2f       	mov	r24, r24
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	20 e0       	ldi	r18, 0x00	; 0
     d0c:	32 e0       	ldi	r19, 0x02	; 2
     d0e:	f9 01       	movw	r30, r18
     d10:	24 a1       	ldd	r18, Z+36	; 0x24
     d12:	22 2f       	mov	r18, r18
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	88 0f       	add	r24, r24
     d18:	99 1f       	adc	r25, r25
     d1a:	83 5e       	subi	r24, 0xE3	; 227
     d1c:	9e 4d       	sbci	r25, 0xDE	; 222
     d1e:	fc 01       	movw	r30, r24
     d20:	20 83       	st	Z, r18
     d22:	31 83       	std	Z+1, r19	; 0x01
		i_POT[i] |= ADCA.CH0.RESH << 8;
     d24:	89 81       	ldd	r24, Y+1	; 0x01
     d26:	88 2f       	mov	r24, r24
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	29 81       	ldd	r18, Y+1	; 0x01
     d2c:	22 2f       	mov	r18, r18
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	22 0f       	add	r18, r18
     d32:	33 1f       	adc	r19, r19
     d34:	23 5e       	subi	r18, 0xE3	; 227
     d36:	3e 4d       	sbci	r19, 0xDE	; 222
     d38:	f9 01       	movw	r30, r18
     d3a:	40 81       	ld	r20, Z
     d3c:	51 81       	ldd	r21, Z+1	; 0x01
     d3e:	20 e0       	ldi	r18, 0x00	; 0
     d40:	32 e0       	ldi	r19, 0x02	; 2
     d42:	f9 01       	movw	r30, r18
     d44:	25 a1       	ldd	r18, Z+37	; 0x25
     d46:	22 2f       	mov	r18, r18
     d48:	30 e0       	ldi	r19, 0x00	; 0
     d4a:	32 2f       	mov	r19, r18
     d4c:	22 27       	eor	r18, r18
     d4e:	24 2b       	or	r18, r20
     d50:	35 2b       	or	r19, r21
     d52:	88 0f       	add	r24, r24
     d54:	99 1f       	adc	r25, r25
     d56:	83 5e       	subi	r24, 0xE3	; 227
     d58:	9e 4d       	sbci	r25, 0xDE	; 222
     d5a:	fc 01       	movw	r30, r24
     d5c:	20 83       	st	Z, r18
     d5e:	31 83       	std	Z+1, r19	; 0x01
		
		if (i_POT[i] < POTMIN)
     d60:	89 81       	ldd	r24, Y+1	; 0x01
     d62:	88 2f       	mov	r24, r24
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	88 0f       	add	r24, r24
     d68:	99 1f       	adc	r25, r25
     d6a:	83 5e       	subi	r24, 0xE3	; 227
     d6c:	9e 4d       	sbci	r25, 0xDE	; 222
     d6e:	fc 01       	movw	r30, r24
     d70:	80 81       	ld	r24, Z
     d72:	91 81       	ldd	r25, Z+1	; 0x01
     d74:	80 3c       	cpi	r24, 0xC0	; 192
     d76:	91 05       	cpc	r25, r1
     d78:	58 f4       	brcc	.+22     	; 0xd90 <runPOT+0x110>
			i_POT[i] = 0;
     d7a:	89 81       	ldd	r24, Y+1	; 0x01
     d7c:	88 2f       	mov	r24, r24
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	88 0f       	add	r24, r24
     d82:	99 1f       	adc	r25, r25
     d84:	83 5e       	subi	r24, 0xE3	; 227
     d86:	9e 4d       	sbci	r25, 0xDE	; 222
     d88:	fc 01       	movw	r30, r24
     d8a:	10 82       	st	Z, r1
     d8c:	11 82       	std	Z+1, r1	; 0x01
     d8e:	16 c0       	rjmp	.+44     	; 0xdbc <runPOT+0x13c>
		else
			i_POT[i] = i_POT[i] - POTMIN;
     d90:	89 81       	ldd	r24, Y+1	; 0x01
     d92:	88 2f       	mov	r24, r24
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	29 81       	ldd	r18, Y+1	; 0x01
     d98:	22 2f       	mov	r18, r18
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	23 5e       	subi	r18, 0xE3	; 227
     da2:	3e 4d       	sbci	r19, 0xDE	; 222
     da4:	f9 01       	movw	r30, r18
     da6:	20 81       	ld	r18, Z
     da8:	31 81       	ldd	r19, Z+1	; 0x01
     daa:	20 5c       	subi	r18, 0xC0	; 192
     dac:	30 40       	sbci	r19, 0x00	; 0
     dae:	88 0f       	add	r24, r24
     db0:	99 1f       	adc	r25, r25
     db2:	83 5e       	subi	r24, 0xE3	; 227
     db4:	9e 4d       	sbci	r25, 0xDE	; 222
     db6:	fc 01       	movw	r30, r24
     db8:	20 83       	st	Z, r18
     dba:	31 83       	std	Z+1, r19	; 0x01
}

void runPOT(){
	uint8_t i;
	
	for(i = 0; i < 5; i++){
     dbc:	89 81       	ldd	r24, Y+1	; 0x01
     dbe:	8f 5f       	subi	r24, 0xFF	; 255
     dc0:	89 83       	std	Y+1, r24	; 0x01
     dc2:	89 81       	ldd	r24, Y+1	; 0x01
     dc4:	85 30       	cpi	r24, 0x05	; 5
     dc6:	08 f4       	brcc	.+2      	; 0xdca <runPOT+0x14a>
     dc8:	62 cf       	rjmp	.-316    	; 0xc8e <runPOT+0xe>
			i_POT[i] = 0;
		else
			i_POT[i] = i_POT[i] - POTMIN;
	}
	
}
     dca:	0f 90       	pop	r0
     dcc:	cf 91       	pop	r28
     dce:	df 91       	pop	r29
     dd0:	08 95       	ret

00000dd2 <scalePOT>:

uint16_t scalePOT(uint8_t pot, uint16_t outmin, uint16_t outmax){
     dd2:	ef 92       	push	r14
     dd4:	ff 92       	push	r15
     dd6:	0f 93       	push	r16
     dd8:	1f 93       	push	r17
     dda:	df 93       	push	r29
     ddc:	cf 93       	push	r28
     dde:	cd b7       	in	r28, 0x3d	; 61
     de0:	de b7       	in	r29, 0x3e	; 62
     de2:	29 97       	sbiw	r28, 0x09	; 9
     de4:	cd bf       	out	0x3d, r28	; 61
     de6:	de bf       	out	0x3e, r29	; 62
     de8:	8d 83       	std	Y+5, r24	; 0x05
     dea:	6e 83       	std	Y+6, r22	; 0x06
     dec:	7f 83       	std	Y+7, r23	; 0x07
     dee:	48 87       	std	Y+8, r20	; 0x08
     df0:	59 87       	std	Y+9, r21	; 0x09
	//outmin: minimum value to output
	//outmax: maximum value to output
	
	double temp;
	
	temp = 1.0*i_POT[pot]/POTRANGE;
     df2:	8d 81       	ldd	r24, Y+5	; 0x05
     df4:	88 2f       	mov	r24, r24
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	88 0f       	add	r24, r24
     dfa:	99 1f       	adc	r25, r25
     dfc:	83 5e       	subi	r24, 0xE3	; 227
     dfe:	9e 4d       	sbci	r25, 0xDE	; 222
     e00:	fc 01       	movw	r30, r24
     e02:	80 81       	ld	r24, Z
     e04:	91 81       	ldd	r25, Z+1	; 0x01
     e06:	cc 01       	movw	r24, r24
     e08:	a0 e0       	ldi	r26, 0x00	; 0
     e0a:	b0 e0       	ldi	r27, 0x00	; 0
     e0c:	bc 01       	movw	r22, r24
     e0e:	cd 01       	movw	r24, r26
     e10:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <__floatunsisf>
     e14:	dc 01       	movw	r26, r24
     e16:	cb 01       	movw	r24, r22
     e18:	bc 01       	movw	r22, r24
     e1a:	cd 01       	movw	r24, r26
     e1c:	20 e0       	ldi	r18, 0x00	; 0
     e1e:	30 ef       	ldi	r19, 0xF0	; 240
     e20:	43 e7       	ldi	r20, 0x73	; 115
     e22:	55 e4       	ldi	r21, 0x45	; 69
     e24:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <__divsf3>
     e28:	dc 01       	movw	r26, r24
     e2a:	cb 01       	movw	r24, r22
     e2c:	89 83       	std	Y+1, r24	; 0x01
     e2e:	9a 83       	std	Y+2, r25	; 0x02
     e30:	ab 83       	std	Y+3, r26	; 0x03
     e32:	bc 83       	std	Y+4, r27	; 0x04
	temp = temp*(outmax - outmin) + outmin;
     e34:	28 85       	ldd	r18, Y+8	; 0x08
     e36:	39 85       	ldd	r19, Y+9	; 0x09
     e38:	8e 81       	ldd	r24, Y+6	; 0x06
     e3a:	9f 81       	ldd	r25, Y+7	; 0x07
     e3c:	a9 01       	movw	r20, r18
     e3e:	48 1b       	sub	r20, r24
     e40:	59 0b       	sbc	r21, r25
     e42:	ca 01       	movw	r24, r20
     e44:	cc 01       	movw	r24, r24
     e46:	a0 e0       	ldi	r26, 0x00	; 0
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	bc 01       	movw	r22, r24
     e4c:	cd 01       	movw	r24, r26
     e4e:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <__floatunsisf>
     e52:	dc 01       	movw	r26, r24
     e54:	cb 01       	movw	r24, r22
     e56:	bc 01       	movw	r22, r24
     e58:	cd 01       	movw	r24, r26
     e5a:	29 81       	ldd	r18, Y+1	; 0x01
     e5c:	3a 81       	ldd	r19, Y+2	; 0x02
     e5e:	4b 81       	ldd	r20, Y+3	; 0x03
     e60:	5c 81       	ldd	r21, Y+4	; 0x04
     e62:	0e 94 44 0c 	call	0x1888	; 0x1888 <__mulsf3>
     e66:	dc 01       	movw	r26, r24
     e68:	cb 01       	movw	r24, r22
     e6a:	7c 01       	movw	r14, r24
     e6c:	8d 01       	movw	r16, r26
     e6e:	8e 81       	ldd	r24, Y+6	; 0x06
     e70:	9f 81       	ldd	r25, Y+7	; 0x07
     e72:	cc 01       	movw	r24, r24
     e74:	a0 e0       	ldi	r26, 0x00	; 0
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	bc 01       	movw	r22, r24
     e7a:	cd 01       	movw	r24, r26
     e7c:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <__floatunsisf>
     e80:	9b 01       	movw	r18, r22
     e82:	ac 01       	movw	r20, r24
     e84:	c8 01       	movw	r24, r16
     e86:	b7 01       	movw	r22, r14
     e88:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <__addsf3>
     e8c:	dc 01       	movw	r26, r24
     e8e:	cb 01       	movw	r24, r22
     e90:	89 83       	std	Y+1, r24	; 0x01
     e92:	9a 83       	std	Y+2, r25	; 0x02
     e94:	ab 83       	std	Y+3, r26	; 0x03
     e96:	bc 83       	std	Y+4, r27	; 0x04
	
	return (uint16_t) temp;
     e98:	69 81       	ldd	r22, Y+1	; 0x01
     e9a:	7a 81       	ldd	r23, Y+2	; 0x02
     e9c:	8b 81       	ldd	r24, Y+3	; 0x03
     e9e:	9c 81       	ldd	r25, Y+4	; 0x04
     ea0:	0e 94 70 0a 	call	0x14e0	; 0x14e0 <__fixunssfsi>
     ea4:	dc 01       	movw	r26, r24
     ea6:	cb 01       	movw	r24, r22
}
     ea8:	29 96       	adiw	r28, 0x09	; 9
     eaa:	cd bf       	out	0x3d, r28	; 61
     eac:	de bf       	out	0x3e, r29	; 62
     eae:	cf 91       	pop	r28
     eb0:	df 91       	pop	r29
     eb2:	1f 91       	pop	r17
     eb4:	0f 91       	pop	r16
     eb6:	ff 90       	pop	r15
     eb8:	ef 90       	pop	r14
     eba:	08 95       	ret

00000ebc <initLED>:

void initLED(){
     ebc:	df 93       	push	r29
     ebe:	cf 93       	push	r28
     ec0:	cd b7       	in	r28, 0x3d	; 61
     ec2:	de b7       	in	r29, 0x3e	; 62
	//initialize all LED outputs, set all as blank
	
	PORTA.DIRSET = 0x06;	//~LT and ~BL output
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	96 e0       	ldi	r25, 0x06	; 6
     ec8:	26 e0       	ldi	r18, 0x06	; 6
     eca:	fc 01       	movw	r30, r24
     ecc:	21 83       	std	Z+1, r18	; 0x01
	PORTA.OUTSET = 0x06;	//~LT and ~BL high
     ece:	80 e0       	ldi	r24, 0x00	; 0
     ed0:	96 e0       	ldi	r25, 0x06	; 6
     ed2:	26 e0       	ldi	r18, 0x06	; 6
     ed4:	fc 01       	movw	r30, r24
     ed6:	25 83       	std	Z+5, r18	; 0x05
	
	PORTC.DIRSET = 0xF8;	//STATLED and LED0:3 output
     ed8:	80 e4       	ldi	r24, 0x40	; 64
     eda:	96 e0       	ldi	r25, 0x06	; 6
     edc:	28 ef       	ldi	r18, 0xF8	; 248
     ede:	fc 01       	movw	r30, r24
     ee0:	21 83       	std	Z+1, r18	; 0x01
	PORTD.DIRSET = 0x3F;	//DSEL0:2 and DP0:2 output
     ee2:	80 e6       	ldi	r24, 0x60	; 96
     ee4:	96 e0       	ldi	r25, 0x06	; 6
     ee6:	2f e3       	ldi	r18, 0x3F	; 63
     ee8:	fc 01       	movw	r30, r24
     eea:	21 83       	std	Z+1, r18	; 0x01
	
	
	//All LEDs off
	PORTD.OUTSET = 0x38;	//DSEL0:2 high (arm all 7 segments)
     eec:	80 e6       	ldi	r24, 0x60	; 96
     eee:	96 e0       	ldi	r25, 0x06	; 6
     ef0:	28 e3       	ldi	r18, 0x38	; 56
     ef2:	fc 01       	movw	r30, r24
     ef4:	25 83       	std	Z+5, r18	; 0x05
	PORTC.OUTSET = 0xF0;	//LED0:3 high (blank all 7 segments)
     ef6:	80 e4       	ldi	r24, 0x40	; 64
     ef8:	96 e0       	ldi	r25, 0x06	; 6
     efa:	20 ef       	ldi	r18, 0xF0	; 240
     efc:	fc 01       	movw	r30, r24
     efe:	25 83       	std	Z+5, r18	; 0x05
	PORTD.OUTCLR = 0x38;	//DSEL0: low (disarm all 7 segments)
     f00:	80 e6       	ldi	r24, 0x60	; 96
     f02:	96 e0       	ldi	r25, 0x06	; 6
     f04:	28 e3       	ldi	r18, 0x38	; 56
     f06:	fc 01       	movw	r30, r24
     f08:	26 83       	std	Z+6, r18	; 0x06
	
	PORTD.OUTCLR = 0x07;	//DP0:2 low (blank all dps)
     f0a:	80 e6       	ldi	r24, 0x60	; 96
     f0c:	96 e0       	ldi	r25, 0x06	; 6
     f0e:	27 e0       	ldi	r18, 0x07	; 7
     f10:	fc 01       	movw	r30, r24
     f12:	26 83       	std	Z+6, r18	; 0x06
	PORTC.OUTSET = 0x08;	//STATLED high (blank statled)
     f14:	80 e4       	ldi	r24, 0x40	; 64
     f16:	96 e0       	ldi	r25, 0x06	; 6
     f18:	28 e0       	ldi	r18, 0x08	; 8
     f1a:	fc 01       	movw	r30, r24
     f1c:	25 83       	std	Z+5, r18	; 0x05
}
     f1e:	cf 91       	pop	r28
     f20:	df 91       	pop	r29
     f22:	08 95       	ret

00000f24 <runLED>:

void runLED(){
     f24:	df 93       	push	r29
     f26:	cf 93       	push	r28
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
     f2c:	27 97       	sbiw	r28, 0x07	; 7
     f2e:	cd bf       	out	0x3d, r28	; 61
     f30:	de bf       	out	0x3e, r29	; 62
	//booleans and such convert to LED out
	bool DP[3] = {o_LEDDP0, o_LEDDP1, o_LEDDP2};
     f32:	20 91 11 21 	lds	r18, 0x2111
     f36:	90 91 12 21 	lds	r25, 0x2112
     f3a:	80 91 13 21 	lds	r24, 0x2113
     f3e:	2d 83       	std	Y+5, r18	; 0x05
     f40:	9e 83       	std	Y+6, r25	; 0x06
     f42:	8f 83       	std	Y+7, r24	; 0x07
	
	uint8_t i;
	uint8_t digit;
	uint16_t threeDigits;
	
	threeDigits = o_LED7SEG;					//copy 7seg number
     f44:	80 91 1b 21 	lds	r24, 0x211B
     f48:	90 91 1c 21 	lds	r25, 0x211C
     f4c:	8b 83       	std	Y+3, r24	; 0x03
     f4e:	9c 83       	std	Y+4, r25	; 0x04
	
	for (i=0 ; i<3 ; i++){
     f50:	19 82       	std	Y+1, r1	; 0x01
     f52:	7e c0       	rjmp	.+252    	; 0x1050 <runLED+0x12c>
		digit = threeDigits%10;					//extract lowest current digit of 7seg
     f54:	8b 81       	ldd	r24, Y+3	; 0x03
     f56:	9c 81       	ldd	r25, Y+4	; 0x04
     f58:	2a e0       	ldi	r18, 0x0A	; 10
     f5a:	30 e0       	ldi	r19, 0x00	; 0
     f5c:	b9 01       	movw	r22, r18
     f5e:	0e 94 ef 10 	call	0x21de	; 0x21de <__udivmodhi4>
     f62:	8a 83       	std	Y+2, r24	; 0x02
		if (threeDigits==0 && (i>0))			//if the rest of the 7seg is zero, blank LEDS (except for 1st digit)
     f64:	8b 81       	ldd	r24, Y+3	; 0x03
     f66:	9c 81       	ldd	r25, Y+4	; 0x04
     f68:	00 97       	sbiw	r24, 0x00	; 0
     f6a:	29 f4       	brne	.+10     	; 0xf76 <runLED+0x52>
     f6c:	89 81       	ldd	r24, Y+1	; 0x01
     f6e:	88 23       	and	r24, r24
     f70:	11 f0       	breq	.+4      	; 0xf76 <runLED+0x52>
			digit = 10;
     f72:	8a e0       	ldi	r24, 0x0A	; 10
     f74:	8a 83       	std	Y+2, r24	; 0x02
			
		PORTD.OUTCLR = 0x08 << (i+2)%3;			//arm appropriate 7 segment		(CHANGE INDEX SCALING FOR NEXT REVISION)
     f76:	20 e6       	ldi	r18, 0x60	; 96
     f78:	36 e0       	ldi	r19, 0x06	; 6
     f7a:	89 81       	ldd	r24, Y+1	; 0x01
     f7c:	88 2f       	mov	r24, r24
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	02 96       	adiw	r24, 0x02	; 2
     f82:	43 e0       	ldi	r20, 0x03	; 3
     f84:	50 e0       	ldi	r21, 0x00	; 0
     f86:	ba 01       	movw	r22, r20
     f88:	0e 94 03 11 	call	0x2206	; 0x2206 <__divmodhi4>
     f8c:	ac 01       	movw	r20, r24
     f8e:	88 e0       	ldi	r24, 0x08	; 8
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	04 2e       	mov	r0, r20
     f94:	02 c0       	rjmp	.+4      	; 0xf9a <runLED+0x76>
     f96:	88 0f       	add	r24, r24
     f98:	99 1f       	adc	r25, r25
     f9a:	0a 94       	dec	r0
     f9c:	e2 f7       	brpl	.-8      	; 0xf96 <runLED+0x72>
     f9e:	f9 01       	movw	r30, r18
     fa0:	86 83       	std	Z+6, r24	; 0x06
		PORTC.OUTCLR = 0xF0;					//clear digit select
     fa2:	80 e4       	ldi	r24, 0x40	; 64
     fa4:	96 e0       	ldi	r25, 0x06	; 6
     fa6:	20 ef       	ldi	r18, 0xF0	; 240
     fa8:	fc 01       	movw	r30, r24
     faa:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = digit << 4;				//set digit select #
     fac:	80 e4       	ldi	r24, 0x40	; 64
     fae:	96 e0       	ldi	r25, 0x06	; 6
     fb0:	2a 81       	ldd	r18, Y+2	; 0x02
     fb2:	22 95       	swap	r18
     fb4:	20 7f       	andi	r18, 0xF0	; 240
     fb6:	fc 01       	movw	r30, r24
     fb8:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0x38;					//disarm all 7 segments
     fba:	80 e6       	ldi	r24, 0x60	; 96
     fbc:	96 e0       	ldi	r25, 0x06	; 6
     fbe:	28 e3       	ldi	r18, 0x38	; 56
     fc0:	fc 01       	movw	r30, r24
     fc2:	25 83       	std	Z+5, r18	; 0x05
		
		threeDigits = threeDigits/10;			//shift 7seg number down to next digit
     fc4:	8b 81       	ldd	r24, Y+3	; 0x03
     fc6:	9c 81       	ldd	r25, Y+4	; 0x04
     fc8:	2a e0       	ldi	r18, 0x0A	; 10
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	b9 01       	movw	r22, r18
     fce:	0e 94 ef 10 	call	0x21de	; 0x21de <__udivmodhi4>
     fd2:	9b 01       	movw	r18, r22
     fd4:	2b 83       	std	Y+3, r18	; 0x03
     fd6:	3c 83       	std	Y+4, r19	; 0x04
		
		if (DP[i])							//light appropriate decimal points  (CHANGE INDEX SCALING FOR NEXT REVISION)
     fd8:	89 81       	ldd	r24, Y+1	; 0x01
     fda:	88 2f       	mov	r24, r24
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	9e 01       	movw	r18, r28
     fe0:	2b 5f       	subi	r18, 0xFB	; 251
     fe2:	3f 4f       	sbci	r19, 0xFF	; 255
     fe4:	82 0f       	add	r24, r18
     fe6:	93 1f       	adc	r25, r19
     fe8:	fc 01       	movw	r30, r24
     fea:	80 81       	ld	r24, Z
     fec:	88 23       	and	r24, r24
     fee:	b9 f0       	breq	.+46     	; 0x101e <runLED+0xfa>
			PORTD.OUTSET = 1 << (i+2)%3;
     ff0:	20 e6       	ldi	r18, 0x60	; 96
     ff2:	36 e0       	ldi	r19, 0x06	; 6
     ff4:	89 81       	ldd	r24, Y+1	; 0x01
     ff6:	88 2f       	mov	r24, r24
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	02 96       	adiw	r24, 0x02	; 2
     ffc:	43 e0       	ldi	r20, 0x03	; 3
     ffe:	50 e0       	ldi	r21, 0x00	; 0
    1000:	ba 01       	movw	r22, r20
    1002:	0e 94 03 11 	call	0x2206	; 0x2206 <__divmodhi4>
    1006:	ac 01       	movw	r20, r24
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	04 2e       	mov	r0, r20
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <runLED+0xf0>
    1010:	88 0f       	add	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	0a 94       	dec	r0
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <runLED+0xec>
    1018:	f9 01       	movw	r30, r18
    101a:	85 83       	std	Z+5, r24	; 0x05
    101c:	16 c0       	rjmp	.+44     	; 0x104a <runLED+0x126>
		else
			PORTD.OUTCLR = 1 << (i+2)%3;
    101e:	20 e6       	ldi	r18, 0x60	; 96
    1020:	36 e0       	ldi	r19, 0x06	; 6
    1022:	89 81       	ldd	r24, Y+1	; 0x01
    1024:	88 2f       	mov	r24, r24
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	02 96       	adiw	r24, 0x02	; 2
    102a:	43 e0       	ldi	r20, 0x03	; 3
    102c:	50 e0       	ldi	r21, 0x00	; 0
    102e:	ba 01       	movw	r22, r20
    1030:	0e 94 03 11 	call	0x2206	; 0x2206 <__divmodhi4>
    1034:	ac 01       	movw	r20, r24
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	04 2e       	mov	r0, r20
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <runLED+0x11e>
    103e:	88 0f       	add	r24, r24
    1040:	99 1f       	adc	r25, r25
    1042:	0a 94       	dec	r0
    1044:	e2 f7       	brpl	.-8      	; 0x103e <runLED+0x11a>
    1046:	f9 01       	movw	r30, r18
    1048:	86 83       	std	Z+6, r24	; 0x06
	uint8_t digit;
	uint16_t threeDigits;
	
	threeDigits = o_LED7SEG;					//copy 7seg number
	
	for (i=0 ; i<3 ; i++){
    104a:	89 81       	ldd	r24, Y+1	; 0x01
    104c:	8f 5f       	subi	r24, 0xFF	; 255
    104e:	89 83       	std	Y+1, r24	; 0x01
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	83 30       	cpi	r24, 0x03	; 3
    1054:	08 f4       	brcc	.+2      	; 0x1058 <runLED+0x134>
    1056:	7e cf       	rjmp	.-260    	; 0xf54 <runLED+0x30>
			PORTD.OUTSET = 1 << (i+2)%3;
		else
			PORTD.OUTCLR = 1 << (i+2)%3;
	}
	
	if (o_LEDSTAT)								//light STATLED if necessary
    1058:	80 91 14 21 	lds	r24, 0x2114
    105c:	88 23       	and	r24, r24
    105e:	31 f0       	breq	.+12     	; 0x106c <runLED+0x148>
		PORTC.OUTCLR = 0x08;
    1060:	80 e4       	ldi	r24, 0x40	; 64
    1062:	96 e0       	ldi	r25, 0x06	; 6
    1064:	28 e0       	ldi	r18, 0x08	; 8
    1066:	fc 01       	movw	r30, r24
    1068:	26 83       	std	Z+6, r18	; 0x06
    106a:	05 c0       	rjmp	.+10     	; 0x1076 <runLED+0x152>
	else
		PORTC.OUTSET = 0x08;
    106c:	80 e4       	ldi	r24, 0x40	; 64
    106e:	96 e0       	ldi	r25, 0x06	; 6
    1070:	28 e0       	ldi	r18, 0x08	; 8
    1072:	fc 01       	movw	r30, r24
    1074:	25 83       	std	Z+5, r18	; 0x05
	
}
    1076:	27 96       	adiw	r28, 0x07	; 7
    1078:	cd bf       	out	0x3d, r28	; 61
    107a:	de bf       	out	0x3e, r29	; 62
    107c:	cf 91       	pop	r28
    107e:	df 91       	pop	r29
    1080:	08 95       	ret

00001082 <initSW>:

void initSW(){
    1082:	df 93       	push	r29
    1084:	cf 93       	push	r28
    1086:	cd b7       	in	r28, 0x3d	; 61
    1088:	de b7       	in	r29, 0x3e	; 62
	PORTB.DIRCLR = 0x0C;				//SW8(push) and Encoder pushbutton input
    108a:	80 e2       	ldi	r24, 0x20	; 32
    108c:	96 e0       	ldi	r25, 0x06	; 6
    108e:	2c e0       	ldi	r18, 0x0C	; 12
    1090:	fc 01       	movw	r30, r24
    1092:	22 83       	std	Z+2, r18	; 0x02
	PORTE.DIRCLR = 0x08;				//SW7(toggle) input
    1094:	80 e8       	ldi	r24, 0x80	; 128
    1096:	96 e0       	ldi	r25, 0x06	; 6
    1098:	28 e0       	ldi	r18, 0x08	; 8
    109a:	fc 01       	movw	r30, r24
    109c:	22 83       	std	Z+2, r18	; 0x02
}
    109e:	cf 91       	pop	r28
    10a0:	df 91       	pop	r29
    10a2:	08 95       	ret

000010a4 <runSW>:

void runSW(){
    10a4:	df 93       	push	r29
    10a6:	cf 93       	push	r28
    10a8:	0f 92       	push	r0
    10aa:	cd b7       	in	r28, 0x3d	; 61
    10ac:	de b7       	in	r29, 0x3e	; 62
	//_i_SW	 = final ["]
	//_i_SWc[] = count for ["]
	
	uint8_t i;
	
	_i_SW1 = 0x00;									//capture current physical switch positions
    10ae:	10 92 16 21 	sts	0x2116, r1
	_i_SW1 |= !(PORTE.IN >> 3) & 0x01;
    10b2:	80 e8       	ldi	r24, 0x80	; 128
    10b4:	96 e0       	ldi	r25, 0x06	; 6
    10b6:	fc 01       	movw	r30, r24
    10b8:	80 85       	ldd	r24, Z+8	; 0x08
    10ba:	98 2f       	mov	r25, r24
    10bc:	96 95       	lsr	r25
    10be:	96 95       	lsr	r25
    10c0:	96 95       	lsr	r25
    10c2:	81 e0       	ldi	r24, 0x01	; 1
    10c4:	99 23       	and	r25, r25
    10c6:	09 f0       	breq	.+2      	; 0x10ca <runSW+0x26>
    10c8:	80 e0       	ldi	r24, 0x00	; 0
    10ca:	90 91 16 21 	lds	r25, 0x2116
    10ce:	89 2b       	or	r24, r25
    10d0:	80 93 16 21 	sts	0x2116, r24
	_i_SW1 |= !((PORTB.IN >> 2) & 0x01) << 1;
    10d4:	80 e2       	ldi	r24, 0x20	; 32
    10d6:	96 e0       	ldi	r25, 0x06	; 6
    10d8:	fc 01       	movw	r30, r24
    10da:	80 85       	ldd	r24, Z+8	; 0x08
    10dc:	86 95       	lsr	r24
    10de:	86 95       	lsr	r24
    10e0:	88 2f       	mov	r24, r24
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	81 70       	andi	r24, 0x01	; 1
    10e6:	90 70       	andi	r25, 0x00	; 0
    10e8:	00 97       	sbiw	r24, 0x00	; 0
    10ea:	11 f4       	brne	.+4      	; 0x10f0 <runSW+0x4c>
    10ec:	82 e0       	ldi	r24, 0x02	; 2
    10ee:	01 c0       	rjmp	.+2      	; 0x10f2 <runSW+0x4e>
    10f0:	80 e0       	ldi	r24, 0x00	; 0
    10f2:	90 91 16 21 	lds	r25, 0x2116
    10f6:	89 2b       	or	r24, r25
    10f8:	80 93 16 21 	sts	0x2116, r24
	_i_SW1 |= !((PORTB.IN >> 3) & 0x01) << 2;
    10fc:	80 e2       	ldi	r24, 0x20	; 32
    10fe:	96 e0       	ldi	r25, 0x06	; 6
    1100:	fc 01       	movw	r30, r24
    1102:	80 85       	ldd	r24, Z+8	; 0x08
    1104:	86 95       	lsr	r24
    1106:	86 95       	lsr	r24
    1108:	86 95       	lsr	r24
    110a:	88 2f       	mov	r24, r24
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	81 70       	andi	r24, 0x01	; 1
    1110:	90 70       	andi	r25, 0x00	; 0
    1112:	00 97       	sbiw	r24, 0x00	; 0
    1114:	11 f4       	brne	.+4      	; 0x111a <runSW+0x76>
    1116:	84 e0       	ldi	r24, 0x04	; 4
    1118:	01 c0       	rjmp	.+2      	; 0x111c <runSW+0x78>
    111a:	80 e0       	ldi	r24, 0x00	; 0
    111c:	90 91 16 21 	lds	r25, 0x2116
    1120:	89 2b       	or	r24, r25
    1122:	80 93 16 21 	sts	0x2116, r24
	
	for (i = 0; i < 3; i++){
    1126:	19 82       	std	Y+1, r1	; 0x01
    1128:	6b c0       	rjmp	.+214    	; 0x1200 <runSW+0x15c>
		if (_i_SW1 >> i == _i_SW0 >> i)			//if switch didn't change
    112a:	80 91 16 21 	lds	r24, 0x2116
    112e:	88 2f       	mov	r24, r24
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	29 81       	ldd	r18, Y+1	; 0x01
    1134:	22 2f       	mov	r18, r18
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	ac 01       	movw	r20, r24
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <runSW+0x9c>
    113c:	55 95       	asr	r21
    113e:	47 95       	ror	r20
    1140:	2a 95       	dec	r18
    1142:	e2 f7       	brpl	.-8      	; 0x113c <runSW+0x98>
    1144:	9a 01       	movw	r18, r20
    1146:	80 91 15 21 	lds	r24, 0x2115
    114a:	88 2f       	mov	r24, r24
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	49 81       	ldd	r20, Y+1	; 0x01
    1150:	44 2f       	mov	r20, r20
    1152:	50 e0       	ldi	r21, 0x00	; 0
    1154:	04 2e       	mov	r0, r20
    1156:	02 c0       	rjmp	.+4      	; 0x115c <runSW+0xb8>
    1158:	95 95       	asr	r25
    115a:	87 95       	ror	r24
    115c:	0a 94       	dec	r0
    115e:	e2 f7       	brpl	.-8      	; 0x1158 <runSW+0xb4>
    1160:	28 17       	cp	r18, r24
    1162:	39 07       	cpc	r19, r25
    1164:	71 f4       	brne	.+28     	; 0x1182 <runSW+0xde>
			_i_SWc[i]++;							//increment count		
    1166:	89 81       	ldd	r24, Y+1	; 0x01
    1168:	88 2f       	mov	r24, r24
    116a:	90 e0       	ldi	r25, 0x00	; 0
    116c:	9c 01       	movw	r18, r24
    116e:	28 5e       	subi	r18, 0xE8	; 232
    1170:	3e 4d       	sbci	r19, 0xDE	; 222
    1172:	f9 01       	movw	r30, r18
    1174:	20 81       	ld	r18, Z
    1176:	2f 5f       	subi	r18, 0xFF	; 255
    1178:	88 5e       	subi	r24, 0xE8	; 232
    117a:	9e 4d       	sbci	r25, 0xDE	; 222
    117c:	fc 01       	movw	r30, r24
    117e:	20 83       	st	Z, r18
    1180:	07 c0       	rjmp	.+14     	; 0x1190 <runSW+0xec>
		else
			_i_SWc[i] = 0;							//else reset count			
    1182:	89 81       	ldd	r24, Y+1	; 0x01
    1184:	88 2f       	mov	r24, r24
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	88 5e       	subi	r24, 0xE8	; 232
    118a:	9e 4d       	sbci	r25, 0xDE	; 222
    118c:	fc 01       	movw	r30, r24
    118e:	10 82       	st	Z, r1
		if (_i_SWc[i] > DEBOUNCE){					//if count is over debounce value
    1190:	89 81       	ldd	r24, Y+1	; 0x01
    1192:	88 2f       	mov	r24, r24
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	88 5e       	subi	r24, 0xE8	; 232
    1198:	9e 4d       	sbci	r25, 0xDE	; 222
    119a:	fc 01       	movw	r30, r24
    119c:	80 81       	ld	r24, Z
    119e:	89 30       	cpi	r24, 0x09	; 9
    11a0:	60 f1       	brcs	.+88     	; 0x11fa <runSW+0x156>
			_i_SW &= ~(1 << i);
    11a2:	89 81       	ldd	r24, Y+1	; 0x01
    11a4:	28 2f       	mov	r18, r24
    11a6:	30 e0       	ldi	r19, 0x00	; 0
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	02 c0       	rjmp	.+4      	; 0x11b2 <runSW+0x10e>
    11ae:	88 0f       	add	r24, r24
    11b0:	99 1f       	adc	r25, r25
    11b2:	2a 95       	dec	r18
    11b4:	e2 f7       	brpl	.-8      	; 0x11ae <runSW+0x10a>
    11b6:	98 2f       	mov	r25, r24
    11b8:	90 95       	com	r25
    11ba:	80 91 17 21 	lds	r24, 0x2117
    11be:	89 23       	and	r24, r25
    11c0:	80 93 17 21 	sts	0x2117, r24
			_i_SW |= _i_SW1 & (1 << i);				//set final switch to current position
    11c4:	89 81       	ldd	r24, Y+1	; 0x01
    11c6:	28 2f       	mov	r18, r24
    11c8:	30 e0       	ldi	r19, 0x00	; 0
    11ca:	81 e0       	ldi	r24, 0x01	; 1
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	02 2e       	mov	r0, r18
    11d0:	02 c0       	rjmp	.+4      	; 0x11d6 <runSW+0x132>
    11d2:	88 0f       	add	r24, r24
    11d4:	99 1f       	adc	r25, r25
    11d6:	0a 94       	dec	r0
    11d8:	e2 f7       	brpl	.-8      	; 0x11d2 <runSW+0x12e>
    11da:	98 2f       	mov	r25, r24
    11dc:	80 91 16 21 	lds	r24, 0x2116
    11e0:	98 23       	and	r25, r24
    11e2:	80 91 17 21 	lds	r24, 0x2117
    11e6:	89 2b       	or	r24, r25
    11e8:	80 93 17 21 	sts	0x2117, r24
			_i_SWc[i] = 0;							//and reset count
    11ec:	89 81       	ldd	r24, Y+1	; 0x01
    11ee:	88 2f       	mov	r24, r24
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	88 5e       	subi	r24, 0xE8	; 232
    11f4:	9e 4d       	sbci	r25, 0xDE	; 222
    11f6:	fc 01       	movw	r30, r24
    11f8:	10 82       	st	Z, r1
	_i_SW1 = 0x00;									//capture current physical switch positions
	_i_SW1 |= !(PORTE.IN >> 3) & 0x01;
	_i_SW1 |= !((PORTB.IN >> 2) & 0x01) << 1;
	_i_SW1 |= !((PORTB.IN >> 3) & 0x01) << 2;
	
	for (i = 0; i < 3; i++){
    11fa:	89 81       	ldd	r24, Y+1	; 0x01
    11fc:	8f 5f       	subi	r24, 0xFF	; 255
    11fe:	89 83       	std	Y+1, r24	; 0x01
    1200:	89 81       	ldd	r24, Y+1	; 0x01
    1202:	83 30       	cpi	r24, 0x03	; 3
    1204:	08 f4       	brcc	.+2      	; 0x1208 <runSW+0x164>
    1206:	91 cf       	rjmp	.-222    	; 0x112a <runSW+0x86>
			_i_SW |= _i_SW1 & (1 << i);				//set final switch to current position
			_i_SWc[i] = 0;							//and reset count
		}
	}	
	
	_i_SW0 = _i_SW1;								//set last switch position to current switch position
    1208:	80 91 16 21 	lds	r24, 0x2116
    120c:	80 93 15 21 	sts	0x2115, r24
	
	//set booleans
	
	if (_i_SW & 0x01){			//if toggle IS on
    1210:	80 91 17 21 	lds	r24, 0x2117
    1214:	88 2f       	mov	r24, r24
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	81 70       	andi	r24, 0x01	; 1
    121a:	90 70       	andi	r25, 0x00	; 0
    121c:	88 23       	and	r24, r24
    121e:	81 f0       	breq	.+32     	; 0x1240 <runSW+0x19c>
		i_SWTOGoff = 0;				//not a new off
    1220:	10 92 10 21 	sts	0x2110, r1
		if (i_SWTOGstate)			//if toggle WAS on
    1224:	80 91 0e 21 	lds	r24, 0x210E
    1228:	88 23       	and	r24, r24
    122a:	19 f0       	breq	.+6      	; 0x1232 <runSW+0x18e>
			i_SWTOGon = 0;				//not a new on
    122c:	10 92 0f 21 	sts	0x210F, r1
    1230:	03 c0       	rjmp	.+6      	; 0x1238 <runSW+0x194>
		else							//else (toggle WAS off)
			i_SWTOGon = 1;				//new on
    1232:	81 e0       	ldi	r24, 0x01	; 1
    1234:	80 93 0f 21 	sts	0x210F, r24
		i_SWTOGstate = 1;		//set current value
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	80 93 0e 21 	sts	0x210E, r24
    123e:	0e c0       	rjmp	.+28     	; 0x125c <runSW+0x1b8>
	}		
	else{						//if toggle IS off
		i_SWTOGon = 0;				//not a new on
    1240:	10 92 0f 21 	sts	0x210F, r1
		if (i_SWTOGstate)			//if toggle WAS on
    1244:	80 91 0e 21 	lds	r24, 0x210E
    1248:	88 23       	and	r24, r24
    124a:	21 f0       	breq	.+8      	; 0x1254 <runSW+0x1b0>
			i_SWTOGoff = 1;				//new off
    124c:	81 e0       	ldi	r24, 0x01	; 1
    124e:	80 93 10 21 	sts	0x2110, r24
    1252:	02 c0       	rjmp	.+4      	; 0x1258 <runSW+0x1b4>
		else
			i_SWTOGoff = 0;
    1254:	10 92 10 21 	sts	0x2110, r1
		i_SWTOGstate = 0;
    1258:	10 92 0e 21 	sts	0x210E, r1
	}		
	
	if (_i_SW & 0x02){		
    125c:	80 91 17 21 	lds	r24, 0x2117
    1260:	88 2f       	mov	r24, r24
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	82 70       	andi	r24, 0x02	; 2
    1266:	90 70       	andi	r25, 0x00	; 0
    1268:	00 97       	sbiw	r24, 0x00	; 0
    126a:	81 f0       	breq	.+32     	; 0x128c <runSW+0x1e8>
		i_SWPUSHoff = 0;		
    126c:	10 92 0a 21 	sts	0x210A, r1
		if (i_SWPUSHstate)		
    1270:	80 91 08 21 	lds	r24, 0x2108
    1274:	88 23       	and	r24, r24
    1276:	19 f0       	breq	.+6      	; 0x127e <runSW+0x1da>
			i_SWPUSHon = 0;		
    1278:	10 92 09 21 	sts	0x2109, r1
    127c:	03 c0       	rjmp	.+6      	; 0x1284 <runSW+0x1e0>
		else						
			i_SWPUSHon = 1;				
    127e:	81 e0       	ldi	r24, 0x01	; 1
    1280:	80 93 09 21 	sts	0x2109, r24
		i_SWPUSHstate = 1;		
    1284:	81 e0       	ldi	r24, 0x01	; 1
    1286:	80 93 08 21 	sts	0x2108, r24
    128a:	0e c0       	rjmp	.+28     	; 0x12a8 <runSW+0x204>
	}		
	else{						
		i_SWPUSHon = 0;				
    128c:	10 92 09 21 	sts	0x2109, r1
		if (i_SWPUSHstate)			
    1290:	80 91 08 21 	lds	r24, 0x2108
    1294:	88 23       	and	r24, r24
    1296:	21 f0       	breq	.+8      	; 0x12a0 <runSW+0x1fc>
			i_SWPUSHoff = 1;		
    1298:	81 e0       	ldi	r24, 0x01	; 1
    129a:	80 93 0a 21 	sts	0x210A, r24
    129e:	02 c0       	rjmp	.+4      	; 0x12a4 <runSW+0x200>
		else
			i_SWPUSHoff = 0;
    12a0:	10 92 0a 21 	sts	0x210A, r1
		i_SWPUSHstate = 0;
    12a4:	10 92 08 21 	sts	0x2108, r1
	}
	
	if (_i_SW & 0x04){		
    12a8:	80 91 17 21 	lds	r24, 0x2117
    12ac:	88 2f       	mov	r24, r24
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	84 70       	andi	r24, 0x04	; 4
    12b2:	90 70       	andi	r25, 0x00	; 0
    12b4:	00 97       	sbiw	r24, 0x00	; 0
    12b6:	81 f0       	breq	.+32     	; 0x12d8 <runSW+0x234>
		i_SWENCoff = 0;		
    12b8:	10 92 0d 21 	sts	0x210D, r1
		if (i_SWENCstate)		
    12bc:	80 91 0b 21 	lds	r24, 0x210B
    12c0:	88 23       	and	r24, r24
    12c2:	19 f0       	breq	.+6      	; 0x12ca <runSW+0x226>
			i_SWENCon = 0;		
    12c4:	10 92 0c 21 	sts	0x210C, r1
    12c8:	03 c0       	rjmp	.+6      	; 0x12d0 <runSW+0x22c>
		else						
			i_SWENCon = 1;				
    12ca:	81 e0       	ldi	r24, 0x01	; 1
    12cc:	80 93 0c 21 	sts	0x210C, r24
		i_SWENCstate = 1;		
    12d0:	81 e0       	ldi	r24, 0x01	; 1
    12d2:	80 93 0b 21 	sts	0x210B, r24
    12d6:	0e c0       	rjmp	.+28     	; 0x12f4 <runSW+0x250>
	}		
	else{						
		i_SWENCon = 0;				
    12d8:	10 92 0c 21 	sts	0x210C, r1
		if (i_SWENCstate)			
    12dc:	80 91 0b 21 	lds	r24, 0x210B
    12e0:	88 23       	and	r24, r24
    12e2:	21 f0       	breq	.+8      	; 0x12ec <runSW+0x248>
			i_SWENCoff = 1;		
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	80 93 0d 21 	sts	0x210D, r24
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <runSW+0x24c>
		else
			i_SWENCoff = 0;
    12ec:	10 92 0d 21 	sts	0x210D, r1
		i_SWENCstate = 0;
    12f0:	10 92 0b 21 	sts	0x210B, r1
	}		
	
	
}
    12f4:	0f 90       	pop	r0
    12f6:	cf 91       	pop	r28
    12f8:	df 91       	pop	r29
    12fa:	08 95       	ret

000012fc <test_switches_and_LEDs>:

void test_switches_and_LEDs(){
    12fc:	df 93       	push	r29
    12fe:	cf 93       	push	r28
    1300:	cd b7       	in	r28, 0x3d	; 61
    1302:	de b7       	in	r29, 0x3e	; 62
	initLED();
    1304:	0e 94 5e 07 	call	0xebc	; 0xebc <initLED>
	initSW();
    1308:	0e 94 41 08 	call	0x1082	; 0x1082 <initSW>
	
	o_LED7SEG = 500;
    130c:	84 ef       	ldi	r24, 0xF4	; 244
    130e:	91 e0       	ldi	r25, 0x01	; 1
    1310:	80 93 1b 21 	sts	0x211B, r24
    1314:	90 93 1c 21 	sts	0x211C, r25
	
	while(1){
		runSW();
    1318:	0e 94 52 08 	call	0x10a4	; 0x10a4 <runSW>
		
		o_LEDDP0 = i_SWENCstate;
    131c:	80 91 0b 21 	lds	r24, 0x210B
    1320:	80 93 11 21 	sts	0x2111, r24
		o_LEDDP1 = i_SWPUSHstate;
    1324:	80 91 08 21 	lds	r24, 0x2108
    1328:	80 93 12 21 	sts	0x2112, r24
		o_LEDDP2 = i_SWTOGstate;
    132c:	80 91 0e 21 	lds	r24, 0x210E
    1330:	80 93 13 21 	sts	0x2113, r24
		
		if (i_SWTOGstate){
    1334:	80 91 0e 21 	lds	r24, 0x210E
    1338:	88 23       	and	r24, r24
    133a:	d9 f0       	breq	.+54     	; 0x1372 <test_switches_and_LEDs+0x76>
			if (i_SWPUSHon)
    133c:	80 91 09 21 	lds	r24, 0x2109
    1340:	88 23       	and	r24, r24
    1342:	49 f0       	breq	.+18     	; 0x1356 <test_switches_and_LEDs+0x5a>
				o_LED7SEG += 10;
    1344:	80 91 1b 21 	lds	r24, 0x211B
    1348:	90 91 1c 21 	lds	r25, 0x211C
    134c:	0a 96       	adiw	r24, 0x0a	; 10
    134e:	80 93 1b 21 	sts	0x211B, r24
    1352:	90 93 1c 21 	sts	0x211C, r25
			if (i_SWENCon)
    1356:	80 91 0c 21 	lds	r24, 0x210C
    135a:	88 23       	and	r24, r24
    135c:	21 f1       	breq	.+72     	; 0x13a6 <test_switches_and_LEDs+0xaa>
				o_LED7SEG += 1;
    135e:	80 91 1b 21 	lds	r24, 0x211B
    1362:	90 91 1c 21 	lds	r25, 0x211C
    1366:	01 96       	adiw	r24, 0x01	; 1
    1368:	80 93 1b 21 	sts	0x211B, r24
    136c:	90 93 1c 21 	sts	0x211C, r25
    1370:	1a c0       	rjmp	.+52     	; 0x13a6 <test_switches_and_LEDs+0xaa>
		}
		else{
			if (i_SWPUSHoff)
    1372:	80 91 0a 21 	lds	r24, 0x210A
    1376:	88 23       	and	r24, r24
    1378:	49 f0       	breq	.+18     	; 0x138c <test_switches_and_LEDs+0x90>
				o_LED7SEG += -10;
    137a:	80 91 1b 21 	lds	r24, 0x211B
    137e:	90 91 1c 21 	lds	r25, 0x211C
    1382:	0a 97       	sbiw	r24, 0x0a	; 10
    1384:	80 93 1b 21 	sts	0x211B, r24
    1388:	90 93 1c 21 	sts	0x211C, r25
			if (i_SWENCoff)
    138c:	80 91 0d 21 	lds	r24, 0x210D
    1390:	88 23       	and	r24, r24
    1392:	49 f0       	breq	.+18     	; 0x13a6 <test_switches_and_LEDs+0xaa>
				o_LED7SEG += -1;
    1394:	80 91 1b 21 	lds	r24, 0x211B
    1398:	90 91 1c 21 	lds	r25, 0x211C
    139c:	01 97       	sbiw	r24, 0x01	; 1
    139e:	80 93 1b 21 	sts	0x211B, r24
    13a2:	90 93 1c 21 	sts	0x211C, r25
		}
		
		if (o_LED7SEG > 999)
    13a6:	80 91 1b 21 	lds	r24, 0x211B
    13aa:	90 91 1c 21 	lds	r25, 0x211C
    13ae:	23 e0       	ldi	r18, 0x03	; 3
    13b0:	88 3e       	cpi	r24, 0xE8	; 232
    13b2:	92 07       	cpc	r25, r18
    13b4:	20 f0       	brcs	.+8      	; 0x13be <test_switches_and_LEDs+0xc2>
			o_LED7SEG = 0;
    13b6:	10 92 1b 21 	sts	0x211B, r1
    13ba:	10 92 1c 21 	sts	0x211C, r1
		
		if (o_LED7SEG < 1)
    13be:	80 91 1b 21 	lds	r24, 0x211B
    13c2:	90 91 1c 21 	lds	r25, 0x211C
    13c6:	00 97       	sbiw	r24, 0x00	; 0
    13c8:	31 f4       	brne	.+12     	; 0x13d6 <test_switches_and_LEDs+0xda>
			o_LED7SEG = 999; 
    13ca:	87 ee       	ldi	r24, 0xE7	; 231
    13cc:	93 e0       	ldi	r25, 0x03	; 3
    13ce:	80 93 1b 21 	sts	0x211B, r24
    13d2:	90 93 1c 21 	sts	0x211C, r25
		
		runLED();
    13d6:	0e 94 92 07 	call	0xf24	; 0xf24 <runLED>
	}
    13da:	9e cf       	rjmp	.-196    	; 0x1318 <test_switches_and_LEDs+0x1c>

000013dc <test_pots>:
}

void test_pots(){
    13dc:	0f 93       	push	r16
    13de:	1f 93       	push	r17
    13e0:	df 93       	push	r29
    13e2:	cf 93       	push	r28
    13e4:	0f 92       	push	r0
    13e6:	cd b7       	in	r28, 0x3d	; 61
    13e8:	de b7       	in	r29, 0x3e	; 62
	initLED();
    13ea:	0e 94 5e 07 	call	0xebc	; 0xebc <initLED>
	initSW();
    13ee:	0e 94 41 08 	call	0x1082	; 0x1082 <initSW>
	initPOT();
    13f2:	0e 94 05 06 	call	0xc0a	; 0xc0a <initPOT>
	
	uint8_t selPOT = 0;
    13f6:	19 82       	std	Y+1, r1	; 0x01
	
	while(1){
		runSW();
    13f8:	0e 94 52 08 	call	0x10a4	; 0x10a4 <runSW>
		runPOT();
    13fc:	0e 94 40 06 	call	0xc80	; 0xc80 <runPOT>
	
	
		o_LED7SEG = 100*(selPOT+1) + scalePOT(selPOT, 0, 7);
    1400:	89 81       	ldd	r24, Y+1	; 0x01
    1402:	88 2f       	mov	r24, r24
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	ac 01       	movw	r20, r24
    1408:	4f 5f       	subi	r20, 0xFF	; 255
    140a:	5f 4f       	sbci	r21, 0xFF	; 255
    140c:	24 e6       	ldi	r18, 0x64	; 100
    140e:	30 e0       	ldi	r19, 0x00	; 0
    1410:	42 9f       	mul	r20, r18
    1412:	c0 01       	movw	r24, r0
    1414:	43 9f       	mul	r20, r19
    1416:	90 0d       	add	r25, r0
    1418:	52 9f       	mul	r21, r18
    141a:	90 0d       	add	r25, r0
    141c:	11 24       	eor	r1, r1
    141e:	8c 01       	movw	r16, r24
    1420:	89 81       	ldd	r24, Y+1	; 0x01
    1422:	60 e0       	ldi	r22, 0x00	; 0
    1424:	70 e0       	ldi	r23, 0x00	; 0
    1426:	47 e0       	ldi	r20, 0x07	; 7
    1428:	50 e0       	ldi	r21, 0x00	; 0
    142a:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <scalePOT>
    142e:	80 0f       	add	r24, r16
    1430:	91 1f       	adc	r25, r17
    1432:	80 93 1b 21 	sts	0x211B, r24
    1436:	90 93 1c 21 	sts	0x211C, r25
			
		if(i_SWENCon){
    143a:	80 91 0c 21 	lds	r24, 0x210C
    143e:	88 23       	and	r24, r24
    1440:	39 f0       	breq	.+14     	; 0x1450 <test_pots+0x74>
			selPOT++;
    1442:	89 81       	ldd	r24, Y+1	; 0x01
    1444:	8f 5f       	subi	r24, 0xFF	; 255
    1446:	89 83       	std	Y+1, r24	; 0x01
			if (selPOT>4)
    1448:	89 81       	ldd	r24, Y+1	; 0x01
    144a:	85 30       	cpi	r24, 0x05	; 5
    144c:	08 f0       	brcs	.+2      	; 0x1450 <test_pots+0x74>
				selPOT = 0;
    144e:	19 82       	std	Y+1, r1	; 0x01
		}
	
		runLED();
    1450:	0e 94 92 07 	call	0xf24	; 0xf24 <runLED>
	
	}	
    1454:	d1 cf       	rjmp	.-94     	; 0x13f8 <test_pots+0x1c>

00001456 <test_encoder>:
}

void test_encoder(){
    1456:	df 93       	push	r29
    1458:	cf 93       	push	r28
    145a:	cd b7       	in	r28, 0x3d	; 61
    145c:	de b7       	in	r29, 0x3e	; 62
	initLED();
    145e:	0e 94 5e 07 	call	0xebc	; 0xebc <initLED>
	initSW();
    1462:	0e 94 41 08 	call	0x1082	; 0x1082 <initSW>
	initPOT();
    1466:	0e 94 05 06 	call	0xc0a	; 0xc0a <initPOT>
	initENC();
    146a:	0e 94 ae 05 	call	0xb5c	; 0xb5c <initENC>
	
	o_LED7SEG = 100;
    146e:	84 e6       	ldi	r24, 0x64	; 100
    1470:	90 e0       	ldi	r25, 0x00	; 0
    1472:	80 93 1b 21 	sts	0x211B, r24
    1476:	90 93 1c 21 	sts	0x211C, r25
	
	while(1){
		runSW();
    147a:	0e 94 52 08 	call	0x10a4	; 0x10a4 <runSW>
		runPOT();
    147e:	0e 94 40 06 	call	0xc80	; 0xc80 <runPOT>
		runENC();
    1482:	0e 94 ba 05 	call	0xb74	; 0xb74 <runENC>
		
		if (i_ENCcw)
    1486:	80 91 28 21 	lds	r24, 0x2128
    148a:	88 23       	and	r24, r24
    148c:	51 f0       	breq	.+20     	; 0x14a2 <test_encoder+0x4c>
			o_LED7SEG++;
    148e:	80 91 1b 21 	lds	r24, 0x211B
    1492:	90 91 1c 21 	lds	r25, 0x211C
    1496:	01 96       	adiw	r24, 0x01	; 1
    1498:	80 93 1b 21 	sts	0x211B, r24
    149c:	90 93 1c 21 	sts	0x211C, r25
    14a0:	0d c0       	rjmp	.+26     	; 0x14bc <test_encoder+0x66>
		else if (i_ENCccw)
    14a2:	80 91 29 21 	lds	r24, 0x2129
    14a6:	88 23       	and	r24, r24
    14a8:	49 f0       	breq	.+18     	; 0x14bc <test_encoder+0x66>
			o_LED7SEG += -1;
    14aa:	80 91 1b 21 	lds	r24, 0x211B
    14ae:	90 91 1c 21 	lds	r25, 0x211C
    14b2:	01 97       	sbiw	r24, 0x01	; 1
    14b4:	80 93 1b 21 	sts	0x211B, r24
    14b8:	90 93 1c 21 	sts	0x211C, r25
			
		o_LEDSTAT = i_SWENCstate;
    14bc:	80 91 0b 21 	lds	r24, 0x210B
    14c0:	80 93 14 21 	sts	0x2114, r24

		
		runLED();
    14c4:	0e 94 92 07 	call	0xf24	; 0xf24 <runLED>
	}
    14c8:	d8 cf       	rjmp	.-80     	; 0x147a <test_encoder+0x24>

000014ca <main>:
}

int main(void) {
    14ca:	df 93       	push	r29
    14cc:	cf 93       	push	r28
    14ce:	cd b7       	in	r28, 0x3d	; 61
    14d0:	de b7       	in	r29, 0x3e	; 62

	test_encoder();
    14d2:	0e 94 2b 0a 	call	0x1456	; 0x1456 <test_encoder>


	return 0;
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	90 e0       	ldi	r25, 0x00	; 0
}
    14da:	cf 91       	pop	r28
    14dc:	df 91       	pop	r29
    14de:	08 95       	ret

000014e0 <__fixunssfsi>:
    14e0:	ef 92       	push	r14
    14e2:	ff 92       	push	r15
    14e4:	0f 93       	push	r16
    14e6:	1f 93       	push	r17
    14e8:	7b 01       	movw	r14, r22
    14ea:	8c 01       	movw	r16, r24
    14ec:	20 e0       	ldi	r18, 0x00	; 0
    14ee:	30 e0       	ldi	r19, 0x00	; 0
    14f0:	40 e0       	ldi	r20, 0x00	; 0
    14f2:	5f e4       	ldi	r21, 0x4F	; 79
    14f4:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <__gesf2>
    14f8:	87 fd       	sbrc	r24, 7
    14fa:	11 c0       	rjmp	.+34     	; 0x151e <__fixunssfsi+0x3e>
    14fc:	c8 01       	movw	r24, r16
    14fe:	b7 01       	movw	r22, r14
    1500:	20 e0       	ldi	r18, 0x00	; 0
    1502:	30 e0       	ldi	r19, 0x00	; 0
    1504:	40 e0       	ldi	r20, 0x00	; 0
    1506:	5f e4       	ldi	r21, 0x4F	; 79
    1508:	0e 94 13 0c 	call	0x1826	; 0x1826 <__subsf3>
    150c:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <__fixsfsi>
    1510:	9b 01       	movw	r18, r22
    1512:	ac 01       	movw	r20, r24
    1514:	20 50       	subi	r18, 0x00	; 0
    1516:	30 40       	sbci	r19, 0x00	; 0
    1518:	40 40       	sbci	r20, 0x00	; 0
    151a:	50 48       	sbci	r21, 0x80	; 128
    151c:	06 c0       	rjmp	.+12     	; 0x152a <__fixunssfsi+0x4a>
    151e:	c8 01       	movw	r24, r16
    1520:	b7 01       	movw	r22, r14
    1522:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <__fixsfsi>
    1526:	9b 01       	movw	r18, r22
    1528:	ac 01       	movw	r20, r24
    152a:	b9 01       	movw	r22, r18
    152c:	ca 01       	movw	r24, r20
    152e:	1f 91       	pop	r17
    1530:	0f 91       	pop	r16
    1532:	ff 90       	pop	r15
    1534:	ef 90       	pop	r14
    1536:	08 95       	ret

00001538 <_fpadd_parts>:
    1538:	a0 e0       	ldi	r26, 0x00	; 0
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	e2 ea       	ldi	r30, 0xA2	; 162
    153e:	fa e0       	ldi	r31, 0x0A	; 10
    1540:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__prologue_saves__+0x8>
    1544:	fc 01       	movw	r30, r24
    1546:	ea 01       	movw	r28, r20
    1548:	80 81       	ld	r24, Z
    154a:	82 30       	cpi	r24, 0x02	; 2
    154c:	08 f4       	brcc	.+2      	; 0x1550 <_fpadd_parts+0x18>
    154e:	38 c1       	rjmp	.+624    	; 0x17c0 <_fpadd_parts+0x288>
    1550:	db 01       	movw	r26, r22
    1552:	9c 91       	ld	r25, X
    1554:	92 30       	cpi	r25, 0x02	; 2
    1556:	08 f4       	brcc	.+2      	; 0x155a <_fpadd_parts+0x22>
    1558:	30 c1       	rjmp	.+608    	; 0x17ba <_fpadd_parts+0x282>
    155a:	84 30       	cpi	r24, 0x04	; 4
    155c:	59 f4       	brne	.+22     	; 0x1574 <_fpadd_parts+0x3c>
    155e:	94 30       	cpi	r25, 0x04	; 4
    1560:	09 f0       	breq	.+2      	; 0x1564 <_fpadd_parts+0x2c>
    1562:	2e c1       	rjmp	.+604    	; 0x17c0 <_fpadd_parts+0x288>
    1564:	91 81       	ldd	r25, Z+1	; 0x01
    1566:	11 96       	adiw	r26, 0x01	; 1
    1568:	8c 91       	ld	r24, X
    156a:	11 97       	sbiw	r26, 0x01	; 1
    156c:	98 17       	cp	r25, r24
    156e:	09 f0       	breq	.+2      	; 0x1572 <_fpadd_parts+0x3a>
    1570:	21 c1       	rjmp	.+578    	; 0x17b4 <_fpadd_parts+0x27c>
    1572:	26 c1       	rjmp	.+588    	; 0x17c0 <_fpadd_parts+0x288>
    1574:	94 30       	cpi	r25, 0x04	; 4
    1576:	09 f4       	brne	.+2      	; 0x157a <_fpadd_parts+0x42>
    1578:	20 c1       	rjmp	.+576    	; 0x17ba <_fpadd_parts+0x282>
    157a:	92 30       	cpi	r25, 0x02	; 2
    157c:	b1 f4       	brne	.+44     	; 0x15aa <_fpadd_parts+0x72>
    157e:	82 30       	cpi	r24, 0x02	; 2
    1580:	09 f0       	breq	.+2      	; 0x1584 <_fpadd_parts+0x4c>
    1582:	1e c1       	rjmp	.+572    	; 0x17c0 <_fpadd_parts+0x288>
    1584:	ca 01       	movw	r24, r20
    1586:	af 01       	movw	r20, r30
    1588:	28 e0       	ldi	r18, 0x08	; 8
    158a:	da 01       	movw	r26, r20
    158c:	0d 90       	ld	r0, X+
    158e:	ad 01       	movw	r20, r26
    1590:	dc 01       	movw	r26, r24
    1592:	0d 92       	st	X+, r0
    1594:	cd 01       	movw	r24, r26
    1596:	21 50       	subi	r18, 0x01	; 1
    1598:	c1 f7       	brne	.-16     	; 0x158a <_fpadd_parts+0x52>
    159a:	db 01       	movw	r26, r22
    159c:	11 96       	adiw	r26, 0x01	; 1
    159e:	8c 91       	ld	r24, X
    15a0:	11 97       	sbiw	r26, 0x01	; 1
    15a2:	91 81       	ldd	r25, Z+1	; 0x01
    15a4:	89 23       	and	r24, r25
    15a6:	89 83       	std	Y+1, r24	; 0x01
    15a8:	0a c1       	rjmp	.+532    	; 0x17be <_fpadd_parts+0x286>
    15aa:	82 30       	cpi	r24, 0x02	; 2
    15ac:	09 f4       	brne	.+2      	; 0x15b0 <_fpadd_parts+0x78>
    15ae:	05 c1       	rjmp	.+522    	; 0x17ba <_fpadd_parts+0x282>
    15b0:	c2 80       	ldd	r12, Z+2	; 0x02
    15b2:	d3 80       	ldd	r13, Z+3	; 0x03
    15b4:	db 01       	movw	r26, r22
    15b6:	12 96       	adiw	r26, 0x02	; 2
    15b8:	6d 90       	ld	r6, X+
    15ba:	7c 90       	ld	r7, X
    15bc:	13 97       	sbiw	r26, 0x03	; 3
    15be:	24 81       	ldd	r18, Z+4	; 0x04
    15c0:	35 81       	ldd	r19, Z+5	; 0x05
    15c2:	46 81       	ldd	r20, Z+6	; 0x06
    15c4:	57 81       	ldd	r21, Z+7	; 0x07
    15c6:	14 96       	adiw	r26, 0x04	; 4
    15c8:	ed 90       	ld	r14, X+
    15ca:	fd 90       	ld	r15, X+
    15cc:	0d 91       	ld	r16, X+
    15ce:	1c 91       	ld	r17, X
    15d0:	17 97       	sbiw	r26, 0x07	; 7
    15d2:	c6 01       	movw	r24, r12
    15d4:	86 19       	sub	r24, r6
    15d6:	97 09       	sbc	r25, r7
    15d8:	5c 01       	movw	r10, r24
    15da:	97 ff       	sbrs	r25, 7
    15dc:	04 c0       	rjmp	.+8      	; 0x15e6 <_fpadd_parts+0xae>
    15de:	aa 24       	eor	r10, r10
    15e0:	bb 24       	eor	r11, r11
    15e2:	a8 1a       	sub	r10, r24
    15e4:	b9 0a       	sbc	r11, r25
    15e6:	b0 e2       	ldi	r27, 0x20	; 32
    15e8:	ab 16       	cp	r10, r27
    15ea:	b1 04       	cpc	r11, r1
    15ec:	0c f0       	brlt	.+2      	; 0x15f0 <_fpadd_parts+0xb8>
    15ee:	61 c0       	rjmp	.+194    	; 0x16b2 <_fpadd_parts+0x17a>
    15f0:	18 16       	cp	r1, r24
    15f2:	19 06       	cpc	r1, r25
    15f4:	6c f5       	brge	.+90     	; 0x1650 <_fpadd_parts+0x118>
    15f6:	37 01       	movw	r6, r14
    15f8:	48 01       	movw	r8, r16
    15fa:	0a 2c       	mov	r0, r10
    15fc:	04 c0       	rjmp	.+8      	; 0x1606 <_fpadd_parts+0xce>
    15fe:	96 94       	lsr	r9
    1600:	87 94       	ror	r8
    1602:	77 94       	ror	r7
    1604:	67 94       	ror	r6
    1606:	0a 94       	dec	r0
    1608:	d2 f7       	brpl	.-12     	; 0x15fe <_fpadd_parts+0xc6>
    160a:	81 e0       	ldi	r24, 0x01	; 1
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	a0 e0       	ldi	r26, 0x00	; 0
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	0a 2c       	mov	r0, r10
    1614:	04 c0       	rjmp	.+8      	; 0x161e <_fpadd_parts+0xe6>
    1616:	88 0f       	add	r24, r24
    1618:	99 1f       	adc	r25, r25
    161a:	aa 1f       	adc	r26, r26
    161c:	bb 1f       	adc	r27, r27
    161e:	0a 94       	dec	r0
    1620:	d2 f7       	brpl	.-12     	; 0x1616 <_fpadd_parts+0xde>
    1622:	01 97       	sbiw	r24, 0x01	; 1
    1624:	a1 09       	sbc	r26, r1
    1626:	b1 09       	sbc	r27, r1
    1628:	8e 21       	and	r24, r14
    162a:	9f 21       	and	r25, r15
    162c:	a0 23       	and	r26, r16
    162e:	b1 23       	and	r27, r17
    1630:	ee 24       	eor	r14, r14
    1632:	ff 24       	eor	r15, r15
    1634:	87 01       	movw	r16, r14
    1636:	e3 94       	inc	r14
    1638:	00 97       	sbiw	r24, 0x00	; 0
    163a:	a1 05       	cpc	r26, r1
    163c:	b1 05       	cpc	r27, r1
    163e:	19 f4       	brne	.+6      	; 0x1646 <_fpadd_parts+0x10e>
    1640:	ee 24       	eor	r14, r14
    1642:	ff 24       	eor	r15, r15
    1644:	87 01       	movw	r16, r14
    1646:	e6 28       	or	r14, r6
    1648:	f7 28       	or	r15, r7
    164a:	08 29       	or	r16, r8
    164c:	19 29       	or	r17, r9
    164e:	3c c0       	rjmp	.+120    	; 0x16c8 <_fpadd_parts+0x190>
    1650:	00 97       	sbiw	r24, 0x00	; 0
    1652:	d1 f1       	breq	.+116    	; 0x16c8 <_fpadd_parts+0x190>
    1654:	ca 0c       	add	r12, r10
    1656:	db 1c       	adc	r13, r11
    1658:	39 01       	movw	r6, r18
    165a:	4a 01       	movw	r8, r20
    165c:	0a 2c       	mov	r0, r10
    165e:	04 c0       	rjmp	.+8      	; 0x1668 <_fpadd_parts+0x130>
    1660:	96 94       	lsr	r9
    1662:	87 94       	ror	r8
    1664:	77 94       	ror	r7
    1666:	67 94       	ror	r6
    1668:	0a 94       	dec	r0
    166a:	d2 f7       	brpl	.-12     	; 0x1660 <_fpadd_parts+0x128>
    166c:	81 e0       	ldi	r24, 0x01	; 1
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	a0 e0       	ldi	r26, 0x00	; 0
    1672:	b0 e0       	ldi	r27, 0x00	; 0
    1674:	0a 2c       	mov	r0, r10
    1676:	04 c0       	rjmp	.+8      	; 0x1680 <_fpadd_parts+0x148>
    1678:	88 0f       	add	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	aa 1f       	adc	r26, r26
    167e:	bb 1f       	adc	r27, r27
    1680:	0a 94       	dec	r0
    1682:	d2 f7       	brpl	.-12     	; 0x1678 <_fpadd_parts+0x140>
    1684:	01 97       	sbiw	r24, 0x01	; 1
    1686:	a1 09       	sbc	r26, r1
    1688:	b1 09       	sbc	r27, r1
    168a:	82 23       	and	r24, r18
    168c:	93 23       	and	r25, r19
    168e:	a4 23       	and	r26, r20
    1690:	b5 23       	and	r27, r21
    1692:	21 e0       	ldi	r18, 0x01	; 1
    1694:	30 e0       	ldi	r19, 0x00	; 0
    1696:	40 e0       	ldi	r20, 0x00	; 0
    1698:	50 e0       	ldi	r21, 0x00	; 0
    169a:	00 97       	sbiw	r24, 0x00	; 0
    169c:	a1 05       	cpc	r26, r1
    169e:	b1 05       	cpc	r27, r1
    16a0:	19 f4       	brne	.+6      	; 0x16a8 <_fpadd_parts+0x170>
    16a2:	20 e0       	ldi	r18, 0x00	; 0
    16a4:	30 e0       	ldi	r19, 0x00	; 0
    16a6:	a9 01       	movw	r20, r18
    16a8:	26 29       	or	r18, r6
    16aa:	37 29       	or	r19, r7
    16ac:	48 29       	or	r20, r8
    16ae:	59 29       	or	r21, r9
    16b0:	0b c0       	rjmp	.+22     	; 0x16c8 <_fpadd_parts+0x190>
    16b2:	6c 14       	cp	r6, r12
    16b4:	7d 04       	cpc	r7, r13
    16b6:	24 f4       	brge	.+8      	; 0x16c0 <_fpadd_parts+0x188>
    16b8:	ee 24       	eor	r14, r14
    16ba:	ff 24       	eor	r15, r15
    16bc:	87 01       	movw	r16, r14
    16be:	04 c0       	rjmp	.+8      	; 0x16c8 <_fpadd_parts+0x190>
    16c0:	63 01       	movw	r12, r6
    16c2:	20 e0       	ldi	r18, 0x00	; 0
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	a9 01       	movw	r20, r18
    16c8:	81 81       	ldd	r24, Z+1	; 0x01
    16ca:	fb 01       	movw	r30, r22
    16cc:	91 81       	ldd	r25, Z+1	; 0x01
    16ce:	89 17       	cp	r24, r25
    16d0:	09 f4       	brne	.+2      	; 0x16d4 <_fpadd_parts+0x19c>
    16d2:	45 c0       	rjmp	.+138    	; 0x175e <_fpadd_parts+0x226>
    16d4:	88 23       	and	r24, r24
    16d6:	49 f0       	breq	.+18     	; 0x16ea <_fpadd_parts+0x1b2>
    16d8:	d8 01       	movw	r26, r16
    16da:	c7 01       	movw	r24, r14
    16dc:	82 1b       	sub	r24, r18
    16de:	93 0b       	sbc	r25, r19
    16e0:	a4 0b       	sbc	r26, r20
    16e2:	b5 0b       	sbc	r27, r21
    16e4:	9c 01       	movw	r18, r24
    16e6:	ad 01       	movw	r20, r26
    16e8:	04 c0       	rjmp	.+8      	; 0x16f2 <_fpadd_parts+0x1ba>
    16ea:	2e 19       	sub	r18, r14
    16ec:	3f 09       	sbc	r19, r15
    16ee:	40 0b       	sbc	r20, r16
    16f0:	51 0b       	sbc	r21, r17
    16f2:	57 fd       	sbrc	r21, 7
    16f4:	04 c0       	rjmp	.+8      	; 0x16fe <_fpadd_parts+0x1c6>
    16f6:	19 82       	std	Y+1, r1	; 0x01
    16f8:	ca 82       	std	Y+2, r12	; 0x02
    16fa:	db 82       	std	Y+3, r13	; 0x03
    16fc:	0b c0       	rjmp	.+22     	; 0x1714 <_fpadd_parts+0x1dc>
    16fe:	81 e0       	ldi	r24, 0x01	; 1
    1700:	89 83       	std	Y+1, r24	; 0x01
    1702:	ca 82       	std	Y+2, r12	; 0x02
    1704:	db 82       	std	Y+3, r13	; 0x03
    1706:	50 95       	com	r21
    1708:	40 95       	com	r20
    170a:	30 95       	com	r19
    170c:	21 95       	neg	r18
    170e:	3f 4f       	sbci	r19, 0xFF	; 255
    1710:	4f 4f       	sbci	r20, 0xFF	; 255
    1712:	5f 4f       	sbci	r21, 0xFF	; 255
    1714:	2c 83       	std	Y+4, r18	; 0x04
    1716:	3d 83       	std	Y+5, r19	; 0x05
    1718:	4e 83       	std	Y+6, r20	; 0x06
    171a:	5f 83       	std	Y+7, r21	; 0x07
    171c:	0d c0       	rjmp	.+26     	; 0x1738 <_fpadd_parts+0x200>
    171e:	88 0f       	add	r24, r24
    1720:	99 1f       	adc	r25, r25
    1722:	aa 1f       	adc	r26, r26
    1724:	bb 1f       	adc	r27, r27
    1726:	8c 83       	std	Y+4, r24	; 0x04
    1728:	9d 83       	std	Y+5, r25	; 0x05
    172a:	ae 83       	std	Y+6, r26	; 0x06
    172c:	bf 83       	std	Y+7, r27	; 0x07
    172e:	8a 81       	ldd	r24, Y+2	; 0x02
    1730:	9b 81       	ldd	r25, Y+3	; 0x03
    1732:	01 97       	sbiw	r24, 0x01	; 1
    1734:	8a 83       	std	Y+2, r24	; 0x02
    1736:	9b 83       	std	Y+3, r25	; 0x03
    1738:	8c 81       	ldd	r24, Y+4	; 0x04
    173a:	9d 81       	ldd	r25, Y+5	; 0x05
    173c:	ae 81       	ldd	r26, Y+6	; 0x06
    173e:	bf 81       	ldd	r27, Y+7	; 0x07
    1740:	9c 01       	movw	r18, r24
    1742:	ad 01       	movw	r20, r26
    1744:	21 50       	subi	r18, 0x01	; 1
    1746:	30 40       	sbci	r19, 0x00	; 0
    1748:	40 40       	sbci	r20, 0x00	; 0
    174a:	50 40       	sbci	r21, 0x00	; 0
    174c:	2f 3f       	cpi	r18, 0xFF	; 255
    174e:	ef ef       	ldi	r30, 0xFF	; 255
    1750:	3e 07       	cpc	r19, r30
    1752:	ef ef       	ldi	r30, 0xFF	; 255
    1754:	4e 07       	cpc	r20, r30
    1756:	ef e3       	ldi	r30, 0x3F	; 63
    1758:	5e 07       	cpc	r21, r30
    175a:	08 f3       	brcs	.-62     	; 0x171e <_fpadd_parts+0x1e6>
    175c:	0b c0       	rjmp	.+22     	; 0x1774 <_fpadd_parts+0x23c>
    175e:	89 83       	std	Y+1, r24	; 0x01
    1760:	ca 82       	std	Y+2, r12	; 0x02
    1762:	db 82       	std	Y+3, r13	; 0x03
    1764:	2e 0d       	add	r18, r14
    1766:	3f 1d       	adc	r19, r15
    1768:	40 1f       	adc	r20, r16
    176a:	51 1f       	adc	r21, r17
    176c:	2c 83       	std	Y+4, r18	; 0x04
    176e:	3d 83       	std	Y+5, r19	; 0x05
    1770:	4e 83       	std	Y+6, r20	; 0x06
    1772:	5f 83       	std	Y+7, r21	; 0x07
    1774:	83 e0       	ldi	r24, 0x03	; 3
    1776:	88 83       	st	Y, r24
    1778:	2c 81       	ldd	r18, Y+4	; 0x04
    177a:	3d 81       	ldd	r19, Y+5	; 0x05
    177c:	4e 81       	ldd	r20, Y+6	; 0x06
    177e:	5f 81       	ldd	r21, Y+7	; 0x07
    1780:	57 ff       	sbrs	r21, 7
    1782:	1d c0       	rjmp	.+58     	; 0x17be <_fpadd_parts+0x286>
    1784:	da 01       	movw	r26, r20
    1786:	c9 01       	movw	r24, r18
    1788:	81 70       	andi	r24, 0x01	; 1
    178a:	90 70       	andi	r25, 0x00	; 0
    178c:	a0 70       	andi	r26, 0x00	; 0
    178e:	b0 70       	andi	r27, 0x00	; 0
    1790:	56 95       	lsr	r21
    1792:	47 95       	ror	r20
    1794:	37 95       	ror	r19
    1796:	27 95       	ror	r18
    1798:	82 2b       	or	r24, r18
    179a:	93 2b       	or	r25, r19
    179c:	a4 2b       	or	r26, r20
    179e:	b5 2b       	or	r27, r21
    17a0:	8c 83       	std	Y+4, r24	; 0x04
    17a2:	9d 83       	std	Y+5, r25	; 0x05
    17a4:	ae 83       	std	Y+6, r26	; 0x06
    17a6:	bf 83       	std	Y+7, r27	; 0x07
    17a8:	8a 81       	ldd	r24, Y+2	; 0x02
    17aa:	9b 81       	ldd	r25, Y+3	; 0x03
    17ac:	01 96       	adiw	r24, 0x01	; 1
    17ae:	8a 83       	std	Y+2, r24	; 0x02
    17b0:	9b 83       	std	Y+3, r25	; 0x03
    17b2:	05 c0       	rjmp	.+10     	; 0x17be <_fpadd_parts+0x286>
    17b4:	e0 e0       	ldi	r30, 0x00	; 0
    17b6:	f0 e2       	ldi	r31, 0x20	; 32
    17b8:	03 c0       	rjmp	.+6      	; 0x17c0 <_fpadd_parts+0x288>
    17ba:	fb 01       	movw	r30, r22
    17bc:	01 c0       	rjmp	.+2      	; 0x17c0 <_fpadd_parts+0x288>
    17be:	fe 01       	movw	r30, r28
    17c0:	cf 01       	movw	r24, r30
    17c2:	cd b7       	in	r28, 0x3d	; 61
    17c4:	de b7       	in	r29, 0x3e	; 62
    17c6:	ee e0       	ldi	r30, 0x0E	; 14
    17c8:	0c 94 33 11 	jmp	0x2266	; 0x2266 <__epilogue_restores__+0x8>

000017cc <__addsf3>:
    17cc:	a0 e2       	ldi	r26, 0x20	; 32
    17ce:	b0 e0       	ldi	r27, 0x00	; 0
    17d0:	ec ee       	ldi	r30, 0xEC	; 236
    17d2:	fb e0       	ldi	r31, 0x0B	; 11
    17d4:	0c 94 22 11 	jmp	0x2244	; 0x2244 <__prologue_saves__+0x18>
    17d8:	69 83       	std	Y+1, r22	; 0x01
    17da:	7a 83       	std	Y+2, r23	; 0x02
    17dc:	8b 83       	std	Y+3, r24	; 0x03
    17de:	9c 83       	std	Y+4, r25	; 0x04
    17e0:	2d 83       	std	Y+5, r18	; 0x05
    17e2:	3e 83       	std	Y+6, r19	; 0x06
    17e4:	4f 83       	std	Y+7, r20	; 0x07
    17e6:	58 87       	std	Y+8, r21	; 0x08
    17e8:	89 e0       	ldi	r24, 0x09	; 9
    17ea:	e8 2e       	mov	r14, r24
    17ec:	f1 2c       	mov	r15, r1
    17ee:	ec 0e       	add	r14, r28
    17f0:	fd 1e       	adc	r15, r29
    17f2:	ce 01       	movw	r24, r28
    17f4:	01 96       	adiw	r24, 0x01	; 1
    17f6:	b7 01       	movw	r22, r14
    17f8:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    17fc:	8e 01       	movw	r16, r28
    17fe:	0f 5e       	subi	r16, 0xEF	; 239
    1800:	1f 4f       	sbci	r17, 0xFF	; 255
    1802:	ce 01       	movw	r24, r28
    1804:	05 96       	adiw	r24, 0x05	; 5
    1806:	b8 01       	movw	r22, r16
    1808:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    180c:	c7 01       	movw	r24, r14
    180e:	b8 01       	movw	r22, r16
    1810:	ae 01       	movw	r20, r28
    1812:	47 5e       	subi	r20, 0xE7	; 231
    1814:	5f 4f       	sbci	r21, 0xFF	; 255
    1816:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_fpadd_parts>
    181a:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <__pack_f>
    181e:	a0 96       	adiw	r28, 0x20	; 32
    1820:	e6 e0       	ldi	r30, 0x06	; 6
    1822:	0c 94 3b 11 	jmp	0x2276	; 0x2276 <__epilogue_restores__+0x18>

00001826 <__subsf3>:
    1826:	a0 e2       	ldi	r26, 0x20	; 32
    1828:	b0 e0       	ldi	r27, 0x00	; 0
    182a:	e9 e1       	ldi	r30, 0x19	; 25
    182c:	fc e0       	ldi	r31, 0x0C	; 12
    182e:	0c 94 22 11 	jmp	0x2244	; 0x2244 <__prologue_saves__+0x18>
    1832:	69 83       	std	Y+1, r22	; 0x01
    1834:	7a 83       	std	Y+2, r23	; 0x02
    1836:	8b 83       	std	Y+3, r24	; 0x03
    1838:	9c 83       	std	Y+4, r25	; 0x04
    183a:	2d 83       	std	Y+5, r18	; 0x05
    183c:	3e 83       	std	Y+6, r19	; 0x06
    183e:	4f 83       	std	Y+7, r20	; 0x07
    1840:	58 87       	std	Y+8, r21	; 0x08
    1842:	8e 01       	movw	r16, r28
    1844:	07 5f       	subi	r16, 0xF7	; 247
    1846:	1f 4f       	sbci	r17, 0xFF	; 255
    1848:	ce 01       	movw	r24, r28
    184a:	01 96       	adiw	r24, 0x01	; 1
    184c:	b8 01       	movw	r22, r16
    184e:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    1852:	91 e1       	ldi	r25, 0x11	; 17
    1854:	e9 2e       	mov	r14, r25
    1856:	f1 2c       	mov	r15, r1
    1858:	ec 0e       	add	r14, r28
    185a:	fd 1e       	adc	r15, r29
    185c:	ce 01       	movw	r24, r28
    185e:	05 96       	adiw	r24, 0x05	; 5
    1860:	b7 01       	movw	r22, r14
    1862:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    1866:	8a 89       	ldd	r24, Y+18	; 0x12
    1868:	91 e0       	ldi	r25, 0x01	; 1
    186a:	89 27       	eor	r24, r25
    186c:	8a 8b       	std	Y+18, r24	; 0x12
    186e:	c8 01       	movw	r24, r16
    1870:	b7 01       	movw	r22, r14
    1872:	ae 01       	movw	r20, r28
    1874:	47 5e       	subi	r20, 0xE7	; 231
    1876:	5f 4f       	sbci	r21, 0xFF	; 255
    1878:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_fpadd_parts>
    187c:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <__pack_f>
    1880:	a0 96       	adiw	r28, 0x20	; 32
    1882:	e6 e0       	ldi	r30, 0x06	; 6
    1884:	0c 94 3b 11 	jmp	0x2276	; 0x2276 <__epilogue_restores__+0x18>

00001888 <__mulsf3>:
    1888:	a0 e2       	ldi	r26, 0x20	; 32
    188a:	b0 e0       	ldi	r27, 0x00	; 0
    188c:	ea e4       	ldi	r30, 0x4A	; 74
    188e:	fc e0       	ldi	r31, 0x0C	; 12
    1890:	0c 94 16 11 	jmp	0x222c	; 0x222c <__prologue_saves__>
    1894:	69 83       	std	Y+1, r22	; 0x01
    1896:	7a 83       	std	Y+2, r23	; 0x02
    1898:	8b 83       	std	Y+3, r24	; 0x03
    189a:	9c 83       	std	Y+4, r25	; 0x04
    189c:	2d 83       	std	Y+5, r18	; 0x05
    189e:	3e 83       	std	Y+6, r19	; 0x06
    18a0:	4f 83       	std	Y+7, r20	; 0x07
    18a2:	58 87       	std	Y+8, r21	; 0x08
    18a4:	ce 01       	movw	r24, r28
    18a6:	01 96       	adiw	r24, 0x01	; 1
    18a8:	be 01       	movw	r22, r28
    18aa:	67 5f       	subi	r22, 0xF7	; 247
    18ac:	7f 4f       	sbci	r23, 0xFF	; 255
    18ae:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    18b2:	ce 01       	movw	r24, r28
    18b4:	05 96       	adiw	r24, 0x05	; 5
    18b6:	be 01       	movw	r22, r28
    18b8:	6f 5e       	subi	r22, 0xEF	; 239
    18ba:	7f 4f       	sbci	r23, 0xFF	; 255
    18bc:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    18c0:	99 85       	ldd	r25, Y+9	; 0x09
    18c2:	92 30       	cpi	r25, 0x02	; 2
    18c4:	78 f0       	brcs	.+30     	; 0x18e4 <__mulsf3+0x5c>
    18c6:	89 89       	ldd	r24, Y+17	; 0x11
    18c8:	82 30       	cpi	r24, 0x02	; 2
    18ca:	c0 f0       	brcs	.+48     	; 0x18fc <__mulsf3+0x74>
    18cc:	94 30       	cpi	r25, 0x04	; 4
    18ce:	19 f4       	brne	.+6      	; 0x18d6 <__mulsf3+0x4e>
    18d0:	82 30       	cpi	r24, 0x02	; 2
    18d2:	41 f4       	brne	.+16     	; 0x18e4 <__mulsf3+0x5c>
    18d4:	cb c0       	rjmp	.+406    	; 0x1a6c <__mulsf3+0x1e4>
    18d6:	84 30       	cpi	r24, 0x04	; 4
    18d8:	19 f4       	brne	.+6      	; 0x18e0 <__mulsf3+0x58>
    18da:	92 30       	cpi	r25, 0x02	; 2
    18dc:	79 f4       	brne	.+30     	; 0x18fc <__mulsf3+0x74>
    18de:	c6 c0       	rjmp	.+396    	; 0x1a6c <__mulsf3+0x1e4>
    18e0:	92 30       	cpi	r25, 0x02	; 2
    18e2:	51 f4       	brne	.+20     	; 0x18f8 <__mulsf3+0x70>
    18e4:	81 e0       	ldi	r24, 0x01	; 1
    18e6:	2a 85       	ldd	r18, Y+10	; 0x0a
    18e8:	9a 89       	ldd	r25, Y+18	; 0x12
    18ea:	29 17       	cp	r18, r25
    18ec:	09 f4       	brne	.+2      	; 0x18f0 <__mulsf3+0x68>
    18ee:	80 e0       	ldi	r24, 0x00	; 0
    18f0:	8a 87       	std	Y+10, r24	; 0x0a
    18f2:	ce 01       	movw	r24, r28
    18f4:	09 96       	adiw	r24, 0x09	; 9
    18f6:	bc c0       	rjmp	.+376    	; 0x1a70 <__mulsf3+0x1e8>
    18f8:	82 30       	cpi	r24, 0x02	; 2
    18fa:	51 f4       	brne	.+20     	; 0x1910 <__mulsf3+0x88>
    18fc:	81 e0       	ldi	r24, 0x01	; 1
    18fe:	2a 85       	ldd	r18, Y+10	; 0x0a
    1900:	9a 89       	ldd	r25, Y+18	; 0x12
    1902:	29 17       	cp	r18, r25
    1904:	09 f4       	brne	.+2      	; 0x1908 <__mulsf3+0x80>
    1906:	80 e0       	ldi	r24, 0x00	; 0
    1908:	8a 8b       	std	Y+18, r24	; 0x12
    190a:	ce 01       	movw	r24, r28
    190c:	41 96       	adiw	r24, 0x11	; 17
    190e:	b0 c0       	rjmp	.+352    	; 0x1a70 <__mulsf3+0x1e8>
    1910:	6d 84       	ldd	r6, Y+13	; 0x0d
    1912:	7e 84       	ldd	r7, Y+14	; 0x0e
    1914:	8f 84       	ldd	r8, Y+15	; 0x0f
    1916:	98 88       	ldd	r9, Y+16	; 0x10
    1918:	ed 88       	ldd	r14, Y+21	; 0x15
    191a:	fe 88       	ldd	r15, Y+22	; 0x16
    191c:	0f 89       	ldd	r16, Y+23	; 0x17
    191e:	18 8d       	ldd	r17, Y+24	; 0x18
    1920:	e0 e2       	ldi	r30, 0x20	; 32
    1922:	f0 e0       	ldi	r31, 0x00	; 0
    1924:	80 e0       	ldi	r24, 0x00	; 0
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	dc 01       	movw	r26, r24
    192a:	aa 24       	eor	r10, r10
    192c:	bb 24       	eor	r11, r11
    192e:	65 01       	movw	r12, r10
    1930:	20 e0       	ldi	r18, 0x00	; 0
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	a9 01       	movw	r20, r18
    1936:	b3 01       	movw	r22, r6
    1938:	61 70       	andi	r22, 0x01	; 1
    193a:	70 70       	andi	r23, 0x00	; 0
    193c:	61 15       	cp	r22, r1
    193e:	71 05       	cpc	r23, r1
    1940:	d1 f0       	breq	.+52     	; 0x1976 <__mulsf3+0xee>
    1942:	2e 0d       	add	r18, r14
    1944:	3f 1d       	adc	r19, r15
    1946:	40 1f       	adc	r20, r16
    1948:	51 1f       	adc	r21, r17
    194a:	15 01       	movw	r2, r10
    194c:	26 01       	movw	r4, r12
    194e:	28 0e       	add	r2, r24
    1950:	39 1e       	adc	r3, r25
    1952:	4a 1e       	adc	r4, r26
    1954:	5b 1e       	adc	r5, r27
    1956:	81 e0       	ldi	r24, 0x01	; 1
    1958:	90 e0       	ldi	r25, 0x00	; 0
    195a:	a0 e0       	ldi	r26, 0x00	; 0
    195c:	b0 e0       	ldi	r27, 0x00	; 0
    195e:	2e 15       	cp	r18, r14
    1960:	3f 05       	cpc	r19, r15
    1962:	40 07       	cpc	r20, r16
    1964:	51 07       	cpc	r21, r17
    1966:	18 f0       	brcs	.+6      	; 0x196e <__mulsf3+0xe6>
    1968:	80 e0       	ldi	r24, 0x00	; 0
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	dc 01       	movw	r26, r24
    196e:	82 0d       	add	r24, r2
    1970:	93 1d       	adc	r25, r3
    1972:	a4 1d       	adc	r26, r4
    1974:	b5 1d       	adc	r27, r5
    1976:	aa 0c       	add	r10, r10
    1978:	bb 1c       	adc	r11, r11
    197a:	cc 1c       	adc	r12, r12
    197c:	dd 1c       	adc	r13, r13
    197e:	17 ff       	sbrs	r17, 7
    1980:	09 c0       	rjmp	.+18     	; 0x1994 <__mulsf3+0x10c>
    1982:	61 e0       	ldi	r22, 0x01	; 1
    1984:	26 2e       	mov	r2, r22
    1986:	31 2c       	mov	r3, r1
    1988:	41 2c       	mov	r4, r1
    198a:	51 2c       	mov	r5, r1
    198c:	a2 28       	or	r10, r2
    198e:	b3 28       	or	r11, r3
    1990:	c4 28       	or	r12, r4
    1992:	d5 28       	or	r13, r5
    1994:	31 97       	sbiw	r30, 0x01	; 1
    1996:	49 f0       	breq	.+18     	; 0x19aa <__mulsf3+0x122>
    1998:	ee 0c       	add	r14, r14
    199a:	ff 1c       	adc	r15, r15
    199c:	00 1f       	adc	r16, r16
    199e:	11 1f       	adc	r17, r17
    19a0:	96 94       	lsr	r9
    19a2:	87 94       	ror	r8
    19a4:	77 94       	ror	r7
    19a6:	67 94       	ror	r6
    19a8:	c6 cf       	rjmp	.-116    	; 0x1936 <__mulsf3+0xae>
    19aa:	6b 89       	ldd	r22, Y+19	; 0x13
    19ac:	7c 89       	ldd	r23, Y+20	; 0x14
    19ae:	eb 85       	ldd	r30, Y+11	; 0x0b
    19b0:	fc 85       	ldd	r31, Y+12	; 0x0c
    19b2:	6e 0f       	add	r22, r30
    19b4:	7f 1f       	adc	r23, r31
    19b6:	6e 5f       	subi	r22, 0xFE	; 254
    19b8:	7f 4f       	sbci	r23, 0xFF	; 255
    19ba:	6b 8f       	std	Y+27, r22	; 0x1b
    19bc:	7c 8f       	std	Y+28, r23	; 0x1c
    19be:	61 e0       	ldi	r22, 0x01	; 1
    19c0:	ea 85       	ldd	r30, Y+10	; 0x0a
    19c2:	7a 89       	ldd	r23, Y+18	; 0x12
    19c4:	e7 17       	cp	r30, r23
    19c6:	09 f4       	brne	.+2      	; 0x19ca <__mulsf3+0x142>
    19c8:	60 e0       	ldi	r22, 0x00	; 0
    19ca:	6a 8f       	std	Y+26, r22	; 0x1a
    19cc:	6b 8d       	ldd	r22, Y+27	; 0x1b
    19ce:	7c 8d       	ldd	r23, Y+28	; 0x1c
    19d0:	10 c0       	rjmp	.+32     	; 0x19f2 <__mulsf3+0x16a>
    19d2:	fc 01       	movw	r30, r24
    19d4:	e1 70       	andi	r30, 0x01	; 1
    19d6:	f0 70       	andi	r31, 0x00	; 0
    19d8:	30 97       	sbiw	r30, 0x00	; 0
    19da:	29 f0       	breq	.+10     	; 0x19e6 <__mulsf3+0x15e>
    19dc:	56 95       	lsr	r21
    19de:	47 95       	ror	r20
    19e0:	37 95       	ror	r19
    19e2:	27 95       	ror	r18
    19e4:	50 68       	ori	r21, 0x80	; 128
    19e6:	b6 95       	lsr	r27
    19e8:	a7 95       	ror	r26
    19ea:	97 95       	ror	r25
    19ec:	87 95       	ror	r24
    19ee:	6f 5f       	subi	r22, 0xFF	; 255
    19f0:	7f 4f       	sbci	r23, 0xFF	; 255
    19f2:	b7 fd       	sbrc	r27, 7
    19f4:	ee cf       	rjmp	.-36     	; 0x19d2 <__mulsf3+0x14a>
    19f6:	0c c0       	rjmp	.+24     	; 0x1a10 <__mulsf3+0x188>
    19f8:	88 0f       	add	r24, r24
    19fa:	99 1f       	adc	r25, r25
    19fc:	aa 1f       	adc	r26, r26
    19fe:	bb 1f       	adc	r27, r27
    1a00:	57 fd       	sbrc	r21, 7
    1a02:	81 60       	ori	r24, 0x01	; 1
    1a04:	22 0f       	add	r18, r18
    1a06:	33 1f       	adc	r19, r19
    1a08:	44 1f       	adc	r20, r20
    1a0a:	55 1f       	adc	r21, r21
    1a0c:	61 50       	subi	r22, 0x01	; 1
    1a0e:	70 40       	sbci	r23, 0x00	; 0
    1a10:	80 30       	cpi	r24, 0x00	; 0
    1a12:	e0 e0       	ldi	r30, 0x00	; 0
    1a14:	9e 07       	cpc	r25, r30
    1a16:	e0 e0       	ldi	r30, 0x00	; 0
    1a18:	ae 07       	cpc	r26, r30
    1a1a:	e0 e4       	ldi	r30, 0x40	; 64
    1a1c:	be 07       	cpc	r27, r30
    1a1e:	60 f3       	brcs	.-40     	; 0x19f8 <__mulsf3+0x170>
    1a20:	6b 8f       	std	Y+27, r22	; 0x1b
    1a22:	7c 8f       	std	Y+28, r23	; 0x1c
    1a24:	6f e7       	ldi	r22, 0x7F	; 127
    1a26:	e6 2e       	mov	r14, r22
    1a28:	f1 2c       	mov	r15, r1
    1a2a:	01 2d       	mov	r16, r1
    1a2c:	11 2d       	mov	r17, r1
    1a2e:	e8 22       	and	r14, r24
    1a30:	f9 22       	and	r15, r25
    1a32:	0a 23       	and	r16, r26
    1a34:	1b 23       	and	r17, r27
    1a36:	60 e4       	ldi	r22, 0x40	; 64
    1a38:	e6 16       	cp	r14, r22
    1a3a:	f1 04       	cpc	r15, r1
    1a3c:	01 05       	cpc	r16, r1
    1a3e:	11 05       	cpc	r17, r1
    1a40:	61 f4       	brne	.+24     	; 0x1a5a <__mulsf3+0x1d2>
    1a42:	87 fd       	sbrc	r24, 7
    1a44:	0a c0       	rjmp	.+20     	; 0x1a5a <__mulsf3+0x1d2>
    1a46:	21 15       	cp	r18, r1
    1a48:	31 05       	cpc	r19, r1
    1a4a:	41 05       	cpc	r20, r1
    1a4c:	51 05       	cpc	r21, r1
    1a4e:	29 f0       	breq	.+10     	; 0x1a5a <__mulsf3+0x1d2>
    1a50:	80 5c       	subi	r24, 0xC0	; 192
    1a52:	9f 4f       	sbci	r25, 0xFF	; 255
    1a54:	af 4f       	sbci	r26, 0xFF	; 255
    1a56:	bf 4f       	sbci	r27, 0xFF	; 255
    1a58:	80 78       	andi	r24, 0x80	; 128
    1a5a:	8d 8f       	std	Y+29, r24	; 0x1d
    1a5c:	9e 8f       	std	Y+30, r25	; 0x1e
    1a5e:	af 8f       	std	Y+31, r26	; 0x1f
    1a60:	b8 a3       	std	Y+32, r27	; 0x20
    1a62:	83 e0       	ldi	r24, 0x03	; 3
    1a64:	89 8f       	std	Y+25, r24	; 0x19
    1a66:	ce 01       	movw	r24, r28
    1a68:	49 96       	adiw	r24, 0x19	; 25
    1a6a:	02 c0       	rjmp	.+4      	; 0x1a70 <__mulsf3+0x1e8>
    1a6c:	80 e0       	ldi	r24, 0x00	; 0
    1a6e:	90 e2       	ldi	r25, 0x20	; 32
    1a70:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <__pack_f>
    1a74:	a0 96       	adiw	r28, 0x20	; 32
    1a76:	e2 e1       	ldi	r30, 0x12	; 18
    1a78:	0c 94 2f 11 	jmp	0x225e	; 0x225e <__epilogue_restores__>

00001a7c <__divsf3>:
    1a7c:	a8 e1       	ldi	r26, 0x18	; 24
    1a7e:	b0 e0       	ldi	r27, 0x00	; 0
    1a80:	e4 e4       	ldi	r30, 0x44	; 68
    1a82:	fd e0       	ldi	r31, 0x0D	; 13
    1a84:	0c 94 1e 11 	jmp	0x223c	; 0x223c <__prologue_saves__+0x10>
    1a88:	69 83       	std	Y+1, r22	; 0x01
    1a8a:	7a 83       	std	Y+2, r23	; 0x02
    1a8c:	8b 83       	std	Y+3, r24	; 0x03
    1a8e:	9c 83       	std	Y+4, r25	; 0x04
    1a90:	2d 83       	std	Y+5, r18	; 0x05
    1a92:	3e 83       	std	Y+6, r19	; 0x06
    1a94:	4f 83       	std	Y+7, r20	; 0x07
    1a96:	58 87       	std	Y+8, r21	; 0x08
    1a98:	8e 01       	movw	r16, r28
    1a9a:	07 5f       	subi	r16, 0xF7	; 247
    1a9c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a9e:	ce 01       	movw	r24, r28
    1aa0:	01 96       	adiw	r24, 0x01	; 1
    1aa2:	b8 01       	movw	r22, r16
    1aa4:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    1aa8:	81 e1       	ldi	r24, 0x11	; 17
    1aaa:	e8 2e       	mov	r14, r24
    1aac:	f1 2c       	mov	r15, r1
    1aae:	ec 0e       	add	r14, r28
    1ab0:	fd 1e       	adc	r15, r29
    1ab2:	ce 01       	movw	r24, r28
    1ab4:	05 96       	adiw	r24, 0x05	; 5
    1ab6:	b7 01       	movw	r22, r14
    1ab8:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    1abc:	99 85       	ldd	r25, Y+9	; 0x09
    1abe:	92 30       	cpi	r25, 0x02	; 2
    1ac0:	08 f4       	brcc	.+2      	; 0x1ac4 <__divsf3+0x48>
    1ac2:	83 c0       	rjmp	.+262    	; 0x1bca <__divsf3+0x14e>
    1ac4:	89 89       	ldd	r24, Y+17	; 0x11
    1ac6:	82 30       	cpi	r24, 0x02	; 2
    1ac8:	08 f4       	brcc	.+2      	; 0x1acc <__divsf3+0x50>
    1aca:	7b c0       	rjmp	.+246    	; 0x1bc2 <__divsf3+0x146>
    1acc:	2a 85       	ldd	r18, Y+10	; 0x0a
    1ace:	3a 89       	ldd	r19, Y+18	; 0x12
    1ad0:	23 27       	eor	r18, r19
    1ad2:	2a 87       	std	Y+10, r18	; 0x0a
    1ad4:	94 30       	cpi	r25, 0x04	; 4
    1ad6:	11 f0       	breq	.+4      	; 0x1adc <__divsf3+0x60>
    1ad8:	92 30       	cpi	r25, 0x02	; 2
    1ada:	21 f4       	brne	.+8      	; 0x1ae4 <__divsf3+0x68>
    1adc:	98 17       	cp	r25, r24
    1ade:	09 f0       	breq	.+2      	; 0x1ae2 <__divsf3+0x66>
    1ae0:	6c c0       	rjmp	.+216    	; 0x1bba <__divsf3+0x13e>
    1ae2:	71 c0       	rjmp	.+226    	; 0x1bc6 <__divsf3+0x14a>
    1ae4:	84 30       	cpi	r24, 0x04	; 4
    1ae6:	39 f4       	brne	.+14     	; 0x1af6 <__divsf3+0x7a>
    1ae8:	1d 86       	std	Y+13, r1	; 0x0d
    1aea:	1e 86       	std	Y+14, r1	; 0x0e
    1aec:	1f 86       	std	Y+15, r1	; 0x0f
    1aee:	18 8a       	std	Y+16, r1	; 0x10
    1af0:	1b 86       	std	Y+11, r1	; 0x0b
    1af2:	1c 86       	std	Y+12, r1	; 0x0c
    1af4:	6a c0       	rjmp	.+212    	; 0x1bca <__divsf3+0x14e>
    1af6:	82 30       	cpi	r24, 0x02	; 2
    1af8:	19 f4       	brne	.+6      	; 0x1b00 <__divsf3+0x84>
    1afa:	84 e0       	ldi	r24, 0x04	; 4
    1afc:	89 87       	std	Y+9, r24	; 0x09
    1afe:	65 c0       	rjmp	.+202    	; 0x1bca <__divsf3+0x14e>
    1b00:	8b 85       	ldd	r24, Y+11	; 0x0b
    1b02:	9c 85       	ldd	r25, Y+12	; 0x0c
    1b04:	2b 89       	ldd	r18, Y+19	; 0x13
    1b06:	3c 89       	ldd	r19, Y+20	; 0x14
    1b08:	82 1b       	sub	r24, r18
    1b0a:	93 0b       	sbc	r25, r19
    1b0c:	8b 87       	std	Y+11, r24	; 0x0b
    1b0e:	9c 87       	std	Y+12, r25	; 0x0c
    1b10:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b12:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b14:	4f 85       	ldd	r20, Y+15	; 0x0f
    1b16:	58 89       	ldd	r21, Y+16	; 0x10
    1b18:	ed 88       	ldd	r14, Y+21	; 0x15
    1b1a:	fe 88       	ldd	r15, Y+22	; 0x16
    1b1c:	0f 89       	ldd	r16, Y+23	; 0x17
    1b1e:	18 8d       	ldd	r17, Y+24	; 0x18
    1b20:	2e 15       	cp	r18, r14
    1b22:	3f 05       	cpc	r19, r15
    1b24:	40 07       	cpc	r20, r16
    1b26:	51 07       	cpc	r21, r17
    1b28:	38 f4       	brcc	.+14     	; 0x1b38 <__divsf3+0xbc>
    1b2a:	22 0f       	add	r18, r18
    1b2c:	33 1f       	adc	r19, r19
    1b2e:	44 1f       	adc	r20, r20
    1b30:	55 1f       	adc	r21, r21
    1b32:	01 97       	sbiw	r24, 0x01	; 1
    1b34:	8b 87       	std	Y+11, r24	; 0x0b
    1b36:	9c 87       	std	Y+12, r25	; 0x0c
    1b38:	6f e1       	ldi	r22, 0x1F	; 31
    1b3a:	70 e0       	ldi	r23, 0x00	; 0
    1b3c:	a1 2c       	mov	r10, r1
    1b3e:	b1 2c       	mov	r11, r1
    1b40:	c1 2c       	mov	r12, r1
    1b42:	a0 e4       	ldi	r26, 0x40	; 64
    1b44:	da 2e       	mov	r13, r26
    1b46:	80 e0       	ldi	r24, 0x00	; 0
    1b48:	90 e0       	ldi	r25, 0x00	; 0
    1b4a:	dc 01       	movw	r26, r24
    1b4c:	2e 15       	cp	r18, r14
    1b4e:	3f 05       	cpc	r19, r15
    1b50:	40 07       	cpc	r20, r16
    1b52:	51 07       	cpc	r21, r17
    1b54:	40 f0       	brcs	.+16     	; 0x1b66 <__divsf3+0xea>
    1b56:	8a 29       	or	r24, r10
    1b58:	9b 29       	or	r25, r11
    1b5a:	ac 29       	or	r26, r12
    1b5c:	bd 29       	or	r27, r13
    1b5e:	2e 19       	sub	r18, r14
    1b60:	3f 09       	sbc	r19, r15
    1b62:	40 0b       	sbc	r20, r16
    1b64:	51 0b       	sbc	r21, r17
    1b66:	d6 94       	lsr	r13
    1b68:	c7 94       	ror	r12
    1b6a:	b7 94       	ror	r11
    1b6c:	a7 94       	ror	r10
    1b6e:	22 0f       	add	r18, r18
    1b70:	33 1f       	adc	r19, r19
    1b72:	44 1f       	adc	r20, r20
    1b74:	55 1f       	adc	r21, r21
    1b76:	61 50       	subi	r22, 0x01	; 1
    1b78:	70 40       	sbci	r23, 0x00	; 0
    1b7a:	41 f7       	brne	.-48     	; 0x1b4c <__divsf3+0xd0>
    1b7c:	6f e7       	ldi	r22, 0x7F	; 127
    1b7e:	e6 2e       	mov	r14, r22
    1b80:	f1 2c       	mov	r15, r1
    1b82:	01 2d       	mov	r16, r1
    1b84:	11 2d       	mov	r17, r1
    1b86:	e8 22       	and	r14, r24
    1b88:	f9 22       	and	r15, r25
    1b8a:	0a 23       	and	r16, r26
    1b8c:	1b 23       	and	r17, r27
    1b8e:	60 e4       	ldi	r22, 0x40	; 64
    1b90:	e6 16       	cp	r14, r22
    1b92:	f1 04       	cpc	r15, r1
    1b94:	01 05       	cpc	r16, r1
    1b96:	11 05       	cpc	r17, r1
    1b98:	61 f4       	brne	.+24     	; 0x1bb2 <__divsf3+0x136>
    1b9a:	87 fd       	sbrc	r24, 7
    1b9c:	0a c0       	rjmp	.+20     	; 0x1bb2 <__divsf3+0x136>
    1b9e:	21 15       	cp	r18, r1
    1ba0:	31 05       	cpc	r19, r1
    1ba2:	41 05       	cpc	r20, r1
    1ba4:	51 05       	cpc	r21, r1
    1ba6:	29 f0       	breq	.+10     	; 0x1bb2 <__divsf3+0x136>
    1ba8:	80 5c       	subi	r24, 0xC0	; 192
    1baa:	9f 4f       	sbci	r25, 0xFF	; 255
    1bac:	af 4f       	sbci	r26, 0xFF	; 255
    1bae:	bf 4f       	sbci	r27, 0xFF	; 255
    1bb0:	80 78       	andi	r24, 0x80	; 128
    1bb2:	8d 87       	std	Y+13, r24	; 0x0d
    1bb4:	9e 87       	std	Y+14, r25	; 0x0e
    1bb6:	af 87       	std	Y+15, r26	; 0x0f
    1bb8:	b8 8b       	std	Y+16, r27	; 0x10
    1bba:	8e 01       	movw	r16, r28
    1bbc:	07 5f       	subi	r16, 0xF7	; 247
    1bbe:	1f 4f       	sbci	r17, 0xFF	; 255
    1bc0:	04 c0       	rjmp	.+8      	; 0x1bca <__divsf3+0x14e>
    1bc2:	87 01       	movw	r16, r14
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <__divsf3+0x14e>
    1bc6:	00 e0       	ldi	r16, 0x00	; 0
    1bc8:	10 e2       	ldi	r17, 0x20	; 32
    1bca:	c8 01       	movw	r24, r16
    1bcc:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <__pack_f>
    1bd0:	68 96       	adiw	r28, 0x18	; 24
    1bd2:	ea e0       	ldi	r30, 0x0A	; 10
    1bd4:	0c 94 37 11 	jmp	0x226e	; 0x226e <__epilogue_restores__+0x10>

00001bd8 <__gesf2>:
    1bd8:	a8 e1       	ldi	r26, 0x18	; 24
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	e2 ef       	ldi	r30, 0xF2	; 242
    1bde:	fd e0       	ldi	r31, 0x0D	; 13
    1be0:	0c 94 22 11 	jmp	0x2244	; 0x2244 <__prologue_saves__+0x18>
    1be4:	69 83       	std	Y+1, r22	; 0x01
    1be6:	7a 83       	std	Y+2, r23	; 0x02
    1be8:	8b 83       	std	Y+3, r24	; 0x03
    1bea:	9c 83       	std	Y+4, r25	; 0x04
    1bec:	2d 83       	std	Y+5, r18	; 0x05
    1bee:	3e 83       	std	Y+6, r19	; 0x06
    1bf0:	4f 83       	std	Y+7, r20	; 0x07
    1bf2:	58 87       	std	Y+8, r21	; 0x08
    1bf4:	8e 01       	movw	r16, r28
    1bf6:	07 5f       	subi	r16, 0xF7	; 247
    1bf8:	1f 4f       	sbci	r17, 0xFF	; 255
    1bfa:	ce 01       	movw	r24, r28
    1bfc:	01 96       	adiw	r24, 0x01	; 1
    1bfe:	b8 01       	movw	r22, r16
    1c00:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    1c04:	81 e1       	ldi	r24, 0x11	; 17
    1c06:	e8 2e       	mov	r14, r24
    1c08:	f1 2c       	mov	r15, r1
    1c0a:	ec 0e       	add	r14, r28
    1c0c:	fd 1e       	adc	r15, r29
    1c0e:	ce 01       	movw	r24, r28
    1c10:	05 96       	adiw	r24, 0x05	; 5
    1c12:	b7 01       	movw	r22, r14
    1c14:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    1c18:	89 85       	ldd	r24, Y+9	; 0x09
    1c1a:	82 30       	cpi	r24, 0x02	; 2
    1c1c:	40 f0       	brcs	.+16     	; 0x1c2e <__gesf2+0x56>
    1c1e:	89 89       	ldd	r24, Y+17	; 0x11
    1c20:	82 30       	cpi	r24, 0x02	; 2
    1c22:	28 f0       	brcs	.+10     	; 0x1c2e <__gesf2+0x56>
    1c24:	c8 01       	movw	r24, r16
    1c26:	b7 01       	movw	r22, r14
    1c28:	0e 94 77 10 	call	0x20ee	; 0x20ee <__fpcmp_parts_f>
    1c2c:	01 c0       	rjmp	.+2      	; 0x1c30 <__gesf2+0x58>
    1c2e:	8f ef       	ldi	r24, 0xFF	; 255
    1c30:	68 96       	adiw	r28, 0x18	; 24
    1c32:	e6 e0       	ldi	r30, 0x06	; 6
    1c34:	0c 94 3b 11 	jmp	0x2276	; 0x2276 <__epilogue_restores__+0x18>

00001c38 <__fixsfsi>:
    1c38:	ac e0       	ldi	r26, 0x0C	; 12
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	e2 e2       	ldi	r30, 0x22	; 34
    1c3e:	fe e0       	ldi	r31, 0x0E	; 14
    1c40:	0c 94 26 11 	jmp	0x224c	; 0x224c <__prologue_saves__+0x20>
    1c44:	69 83       	std	Y+1, r22	; 0x01
    1c46:	7a 83       	std	Y+2, r23	; 0x02
    1c48:	8b 83       	std	Y+3, r24	; 0x03
    1c4a:	9c 83       	std	Y+4, r25	; 0x04
    1c4c:	ce 01       	movw	r24, r28
    1c4e:	01 96       	adiw	r24, 0x01	; 1
    1c50:	be 01       	movw	r22, r28
    1c52:	6b 5f       	subi	r22, 0xFB	; 251
    1c54:	7f 4f       	sbci	r23, 0xFF	; 255
    1c56:	0e 94 0e 10 	call	0x201c	; 0x201c <__unpack_f>
    1c5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c5c:	82 30       	cpi	r24, 0x02	; 2
    1c5e:	81 f1       	breq	.+96     	; 0x1cc0 <__fixsfsi+0x88>
    1c60:	82 30       	cpi	r24, 0x02	; 2
    1c62:	70 f1       	brcs	.+92     	; 0x1cc0 <__fixsfsi+0x88>
    1c64:	84 30       	cpi	r24, 0x04	; 4
    1c66:	21 f4       	brne	.+8      	; 0x1c70 <__fixsfsi+0x38>
    1c68:	8e 81       	ldd	r24, Y+6	; 0x06
    1c6a:	88 23       	and	r24, r24
    1c6c:	69 f1       	breq	.+90     	; 0x1cc8 <__fixsfsi+0x90>
    1c6e:	0a c0       	rjmp	.+20     	; 0x1c84 <__fixsfsi+0x4c>
    1c70:	2f 81       	ldd	r18, Y+7	; 0x07
    1c72:	38 85       	ldd	r19, Y+8	; 0x08
    1c74:	37 fd       	sbrc	r19, 7
    1c76:	24 c0       	rjmp	.+72     	; 0x1cc0 <__fixsfsi+0x88>
    1c78:	6e 81       	ldd	r22, Y+6	; 0x06
    1c7a:	2f 31       	cpi	r18, 0x1F	; 31
    1c7c:	31 05       	cpc	r19, r1
    1c7e:	3c f0       	brlt	.+14     	; 0x1c8e <__fixsfsi+0x56>
    1c80:	66 23       	and	r22, r22
    1c82:	11 f1       	breq	.+68     	; 0x1cc8 <__fixsfsi+0x90>
    1c84:	20 e0       	ldi	r18, 0x00	; 0
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	40 e0       	ldi	r20, 0x00	; 0
    1c8a:	50 e8       	ldi	r21, 0x80	; 128
    1c8c:	21 c0       	rjmp	.+66     	; 0x1cd0 <__fixsfsi+0x98>
    1c8e:	8e e1       	ldi	r24, 0x1E	; 30
    1c90:	90 e0       	ldi	r25, 0x00	; 0
    1c92:	82 1b       	sub	r24, r18
    1c94:	93 0b       	sbc	r25, r19
    1c96:	29 85       	ldd	r18, Y+9	; 0x09
    1c98:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c9a:	4b 85       	ldd	r20, Y+11	; 0x0b
    1c9c:	5c 85       	ldd	r21, Y+12	; 0x0c
    1c9e:	04 c0       	rjmp	.+8      	; 0x1ca8 <__fixsfsi+0x70>
    1ca0:	56 95       	lsr	r21
    1ca2:	47 95       	ror	r20
    1ca4:	37 95       	ror	r19
    1ca6:	27 95       	ror	r18
    1ca8:	8a 95       	dec	r24
    1caa:	d2 f7       	brpl	.-12     	; 0x1ca0 <__fixsfsi+0x68>
    1cac:	66 23       	and	r22, r22
    1cae:	81 f0       	breq	.+32     	; 0x1cd0 <__fixsfsi+0x98>
    1cb0:	50 95       	com	r21
    1cb2:	40 95       	com	r20
    1cb4:	30 95       	com	r19
    1cb6:	21 95       	neg	r18
    1cb8:	3f 4f       	sbci	r19, 0xFF	; 255
    1cba:	4f 4f       	sbci	r20, 0xFF	; 255
    1cbc:	5f 4f       	sbci	r21, 0xFF	; 255
    1cbe:	08 c0       	rjmp	.+16     	; 0x1cd0 <__fixsfsi+0x98>
    1cc0:	20 e0       	ldi	r18, 0x00	; 0
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
    1cc4:	a9 01       	movw	r20, r18
    1cc6:	04 c0       	rjmp	.+8      	; 0x1cd0 <__fixsfsi+0x98>
    1cc8:	2f ef       	ldi	r18, 0xFF	; 255
    1cca:	3f ef       	ldi	r19, 0xFF	; 255
    1ccc:	4f ef       	ldi	r20, 0xFF	; 255
    1cce:	5f e7       	ldi	r21, 0x7F	; 127
    1cd0:	b9 01       	movw	r22, r18
    1cd2:	ca 01       	movw	r24, r20
    1cd4:	2c 96       	adiw	r28, 0x0c	; 12
    1cd6:	e2 e0       	ldi	r30, 0x02	; 2
    1cd8:	0c 94 3f 11 	jmp	0x227e	; 0x227e <__epilogue_restores__+0x20>

00001cdc <__floatunsisf>:
    1cdc:	a8 e0       	ldi	r26, 0x08	; 8
    1cde:	b0 e0       	ldi	r27, 0x00	; 0
    1ce0:	e4 e7       	ldi	r30, 0x74	; 116
    1ce2:	fe e0       	ldi	r31, 0x0E	; 14
    1ce4:	0c 94 20 11 	jmp	0x2240	; 0x2240 <__prologue_saves__+0x14>
    1ce8:	7b 01       	movw	r14, r22
    1cea:	8c 01       	movw	r16, r24
    1cec:	1a 82       	std	Y+2, r1	; 0x02
    1cee:	61 15       	cp	r22, r1
    1cf0:	71 05       	cpc	r23, r1
    1cf2:	81 05       	cpc	r24, r1
    1cf4:	91 05       	cpc	r25, r1
    1cf6:	19 f4       	brne	.+6      	; 0x1cfe <__floatunsisf+0x22>
    1cf8:	82 e0       	ldi	r24, 0x02	; 2
    1cfa:	89 83       	std	Y+1, r24	; 0x01
    1cfc:	5f c0       	rjmp	.+190    	; 0x1dbc <__floatunsisf+0xe0>
    1cfe:	83 e0       	ldi	r24, 0x03	; 3
    1d00:	89 83       	std	Y+1, r24	; 0x01
    1d02:	8e e1       	ldi	r24, 0x1E	; 30
    1d04:	c8 2e       	mov	r12, r24
    1d06:	d1 2c       	mov	r13, r1
    1d08:	cb 82       	std	Y+3, r12	; 0x03
    1d0a:	dc 82       	std	Y+4, r13	; 0x04
    1d0c:	ed 82       	std	Y+5, r14	; 0x05
    1d0e:	fe 82       	std	Y+6, r15	; 0x06
    1d10:	0f 83       	std	Y+7, r16	; 0x07
    1d12:	18 87       	std	Y+8, r17	; 0x08
    1d14:	c8 01       	movw	r24, r16
    1d16:	b7 01       	movw	r22, r14
    1d18:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <__clzsi2>
    1d1c:	fc 01       	movw	r30, r24
    1d1e:	31 97       	sbiw	r30, 0x01	; 1
    1d20:	f7 ff       	sbrs	r31, 7
    1d22:	3a c0       	rjmp	.+116    	; 0x1d98 <__floatunsisf+0xbc>
    1d24:	aa 27       	eor	r26, r26
    1d26:	bb 27       	eor	r27, r27
    1d28:	ae 1b       	sub	r26, r30
    1d2a:	bf 0b       	sbc	r27, r31
    1d2c:	21 e0       	ldi	r18, 0x01	; 1
    1d2e:	30 e0       	ldi	r19, 0x00	; 0
    1d30:	40 e0       	ldi	r20, 0x00	; 0
    1d32:	50 e0       	ldi	r21, 0x00	; 0
    1d34:	0a 2e       	mov	r0, r26
    1d36:	04 c0       	rjmp	.+8      	; 0x1d40 <__floatunsisf+0x64>
    1d38:	22 0f       	add	r18, r18
    1d3a:	33 1f       	adc	r19, r19
    1d3c:	44 1f       	adc	r20, r20
    1d3e:	55 1f       	adc	r21, r21
    1d40:	0a 94       	dec	r0
    1d42:	d2 f7       	brpl	.-12     	; 0x1d38 <__floatunsisf+0x5c>
    1d44:	21 50       	subi	r18, 0x01	; 1
    1d46:	30 40       	sbci	r19, 0x00	; 0
    1d48:	40 40       	sbci	r20, 0x00	; 0
    1d4a:	50 40       	sbci	r21, 0x00	; 0
    1d4c:	2e 21       	and	r18, r14
    1d4e:	3f 21       	and	r19, r15
    1d50:	40 23       	and	r20, r16
    1d52:	51 23       	and	r21, r17
    1d54:	61 e0       	ldi	r22, 0x01	; 1
    1d56:	70 e0       	ldi	r23, 0x00	; 0
    1d58:	80 e0       	ldi	r24, 0x00	; 0
    1d5a:	90 e0       	ldi	r25, 0x00	; 0
    1d5c:	21 15       	cp	r18, r1
    1d5e:	31 05       	cpc	r19, r1
    1d60:	41 05       	cpc	r20, r1
    1d62:	51 05       	cpc	r21, r1
    1d64:	19 f4       	brne	.+6      	; 0x1d6c <__floatunsisf+0x90>
    1d66:	60 e0       	ldi	r22, 0x00	; 0
    1d68:	70 e0       	ldi	r23, 0x00	; 0
    1d6a:	cb 01       	movw	r24, r22
    1d6c:	04 c0       	rjmp	.+8      	; 0x1d76 <__floatunsisf+0x9a>
    1d6e:	16 95       	lsr	r17
    1d70:	07 95       	ror	r16
    1d72:	f7 94       	ror	r15
    1d74:	e7 94       	ror	r14
    1d76:	aa 95       	dec	r26
    1d78:	d2 f7       	brpl	.-12     	; 0x1d6e <__floatunsisf+0x92>
    1d7a:	e6 2a       	or	r14, r22
    1d7c:	f7 2a       	or	r15, r23
    1d7e:	08 2b       	or	r16, r24
    1d80:	19 2b       	or	r17, r25
    1d82:	ed 82       	std	Y+5, r14	; 0x05
    1d84:	fe 82       	std	Y+6, r15	; 0x06
    1d86:	0f 83       	std	Y+7, r16	; 0x07
    1d88:	18 87       	std	Y+8, r17	; 0x08
    1d8a:	8e e1       	ldi	r24, 0x1E	; 30
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	8e 1b       	sub	r24, r30
    1d90:	9f 0b       	sbc	r25, r31
    1d92:	8b 83       	std	Y+3, r24	; 0x03
    1d94:	9c 83       	std	Y+4, r25	; 0x04
    1d96:	12 c0       	rjmp	.+36     	; 0x1dbc <__floatunsisf+0xe0>
    1d98:	30 97       	sbiw	r30, 0x00	; 0
    1d9a:	81 f0       	breq	.+32     	; 0x1dbc <__floatunsisf+0xe0>
    1d9c:	0e 2e       	mov	r0, r30
    1d9e:	04 c0       	rjmp	.+8      	; 0x1da8 <__floatunsisf+0xcc>
    1da0:	ee 0c       	add	r14, r14
    1da2:	ff 1c       	adc	r15, r15
    1da4:	00 1f       	adc	r16, r16
    1da6:	11 1f       	adc	r17, r17
    1da8:	0a 94       	dec	r0
    1daa:	d2 f7       	brpl	.-12     	; 0x1da0 <__floatunsisf+0xc4>
    1dac:	ed 82       	std	Y+5, r14	; 0x05
    1dae:	fe 82       	std	Y+6, r15	; 0x06
    1db0:	0f 83       	std	Y+7, r16	; 0x07
    1db2:	18 87       	std	Y+8, r17	; 0x08
    1db4:	ce 1a       	sub	r12, r30
    1db6:	df 0a       	sbc	r13, r31
    1db8:	cb 82       	std	Y+3, r12	; 0x03
    1dba:	dc 82       	std	Y+4, r13	; 0x04
    1dbc:	ce 01       	movw	r24, r28
    1dbe:	01 96       	adiw	r24, 0x01	; 1
    1dc0:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <__pack_f>
    1dc4:	28 96       	adiw	r28, 0x08	; 8
    1dc6:	e8 e0       	ldi	r30, 0x08	; 8
    1dc8:	0c 94 39 11 	jmp	0x2272	; 0x2272 <__epilogue_restores__+0x14>

00001dcc <__clzsi2>:
    1dcc:	af 92       	push	r10
    1dce:	bf 92       	push	r11
    1dd0:	cf 92       	push	r12
    1dd2:	df 92       	push	r13
    1dd4:	ef 92       	push	r14
    1dd6:	ff 92       	push	r15
    1dd8:	0f 93       	push	r16
    1dda:	1f 93       	push	r17
    1ddc:	7b 01       	movw	r14, r22
    1dde:	8c 01       	movw	r16, r24
    1de0:	80 e0       	ldi	r24, 0x00	; 0
    1de2:	e8 16       	cp	r14, r24
    1de4:	80 e0       	ldi	r24, 0x00	; 0
    1de6:	f8 06       	cpc	r15, r24
    1de8:	81 e0       	ldi	r24, 0x01	; 1
    1dea:	08 07       	cpc	r16, r24
    1dec:	80 e0       	ldi	r24, 0x00	; 0
    1dee:	18 07       	cpc	r17, r24
    1df0:	58 f4       	brcc	.+22     	; 0x1e08 <__clzsi2+0x3c>
    1df2:	ef ef       	ldi	r30, 0xFF	; 255
    1df4:	ee 16       	cp	r14, r30
    1df6:	f1 04       	cpc	r15, r1
    1df8:	01 05       	cpc	r16, r1
    1dfa:	11 05       	cpc	r17, r1
    1dfc:	09 f0       	breq	.+2      	; 0x1e00 <__clzsi2+0x34>
    1dfe:	90 f4       	brcc	.+36     	; 0x1e24 <__clzsi2+0x58>
    1e00:	80 e0       	ldi	r24, 0x00	; 0
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	dc 01       	movw	r26, r24
    1e06:	17 c0       	rjmp	.+46     	; 0x1e36 <__clzsi2+0x6a>
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	ef 16       	cp	r14, r31
    1e0c:	f0 e0       	ldi	r31, 0x00	; 0
    1e0e:	ff 06       	cpc	r15, r31
    1e10:	f0 e0       	ldi	r31, 0x00	; 0
    1e12:	0f 07       	cpc	r16, r31
    1e14:	f1 e0       	ldi	r31, 0x01	; 1
    1e16:	1f 07       	cpc	r17, r31
    1e18:	50 f4       	brcc	.+20     	; 0x1e2e <__clzsi2+0x62>
    1e1a:	80 e1       	ldi	r24, 0x10	; 16
    1e1c:	90 e0       	ldi	r25, 0x00	; 0
    1e1e:	a0 e0       	ldi	r26, 0x00	; 0
    1e20:	b0 e0       	ldi	r27, 0x00	; 0
    1e22:	09 c0       	rjmp	.+18     	; 0x1e36 <__clzsi2+0x6a>
    1e24:	88 e0       	ldi	r24, 0x08	; 8
    1e26:	90 e0       	ldi	r25, 0x00	; 0
    1e28:	a0 e0       	ldi	r26, 0x00	; 0
    1e2a:	b0 e0       	ldi	r27, 0x00	; 0
    1e2c:	04 c0       	rjmp	.+8      	; 0x1e36 <__clzsi2+0x6a>
    1e2e:	88 e1       	ldi	r24, 0x18	; 24
    1e30:	90 e0       	ldi	r25, 0x00	; 0
    1e32:	a0 e0       	ldi	r26, 0x00	; 0
    1e34:	b0 e0       	ldi	r27, 0x00	; 0
    1e36:	20 e2       	ldi	r18, 0x20	; 32
    1e38:	30 e0       	ldi	r19, 0x00	; 0
    1e3a:	40 e0       	ldi	r20, 0x00	; 0
    1e3c:	50 e0       	ldi	r21, 0x00	; 0
    1e3e:	28 1b       	sub	r18, r24
    1e40:	39 0b       	sbc	r19, r25
    1e42:	4a 0b       	sbc	r20, r26
    1e44:	5b 0b       	sbc	r21, r27
    1e46:	57 01       	movw	r10, r14
    1e48:	68 01       	movw	r12, r16
    1e4a:	04 c0       	rjmp	.+8      	; 0x1e54 <__clzsi2+0x88>
    1e4c:	d6 94       	lsr	r13
    1e4e:	c7 94       	ror	r12
    1e50:	b7 94       	ror	r11
    1e52:	a7 94       	ror	r10
    1e54:	8a 95       	dec	r24
    1e56:	d2 f7       	brpl	.-12     	; 0x1e4c <__clzsi2+0x80>
    1e58:	d6 01       	movw	r26, r12
    1e5a:	c5 01       	movw	r24, r10
    1e5c:	88 5f       	subi	r24, 0xF8	; 248
    1e5e:	9f 4d       	sbci	r25, 0xDF	; 223
    1e60:	fc 01       	movw	r30, r24
    1e62:	80 81       	ld	r24, Z
    1e64:	28 1b       	sub	r18, r24
    1e66:	31 09       	sbc	r19, r1
    1e68:	41 09       	sbc	r20, r1
    1e6a:	51 09       	sbc	r21, r1
    1e6c:	c9 01       	movw	r24, r18
    1e6e:	1f 91       	pop	r17
    1e70:	0f 91       	pop	r16
    1e72:	ff 90       	pop	r15
    1e74:	ef 90       	pop	r14
    1e76:	df 90       	pop	r13
    1e78:	cf 90       	pop	r12
    1e7a:	bf 90       	pop	r11
    1e7c:	af 90       	pop	r10
    1e7e:	08 95       	ret

00001e80 <__pack_f>:
    1e80:	ef 92       	push	r14
    1e82:	ff 92       	push	r15
    1e84:	0f 93       	push	r16
    1e86:	1f 93       	push	r17
    1e88:	cf 93       	push	r28
    1e8a:	df 93       	push	r29
    1e8c:	fc 01       	movw	r30, r24
    1e8e:	24 81       	ldd	r18, Z+4	; 0x04
    1e90:	35 81       	ldd	r19, Z+5	; 0x05
    1e92:	46 81       	ldd	r20, Z+6	; 0x06
    1e94:	57 81       	ldd	r21, Z+7	; 0x07
    1e96:	61 81       	ldd	r22, Z+1	; 0x01
    1e98:	80 81       	ld	r24, Z
    1e9a:	82 30       	cpi	r24, 0x02	; 2
    1e9c:	20 f4       	brcc	.+8      	; 0x1ea6 <__pack_f+0x26>
    1e9e:	40 61       	ori	r20, 0x10	; 16
    1ea0:	ef ef       	ldi	r30, 0xFF	; 255
    1ea2:	f0 e0       	ldi	r31, 0x00	; 0
    1ea4:	a3 c0       	rjmp	.+326    	; 0x1fec <__pack_f+0x16c>
    1ea6:	84 30       	cpi	r24, 0x04	; 4
    1ea8:	09 f4       	brne	.+2      	; 0x1eac <__pack_f+0x2c>
    1eaa:	9b c0       	rjmp	.+310    	; 0x1fe2 <__pack_f+0x162>
    1eac:	82 30       	cpi	r24, 0x02	; 2
    1eae:	09 f4       	brne	.+2      	; 0x1eb2 <__pack_f+0x32>
    1eb0:	92 c0       	rjmp	.+292    	; 0x1fd6 <__pack_f+0x156>
    1eb2:	21 15       	cp	r18, r1
    1eb4:	31 05       	cpc	r19, r1
    1eb6:	41 05       	cpc	r20, r1
    1eb8:	51 05       	cpc	r21, r1
    1eba:	09 f4       	brne	.+2      	; 0x1ebe <__pack_f+0x3e>
    1ebc:	8f c0       	rjmp	.+286    	; 0x1fdc <__pack_f+0x15c>
    1ebe:	02 80       	ldd	r0, Z+2	; 0x02
    1ec0:	f3 81       	ldd	r31, Z+3	; 0x03
    1ec2:	e0 2d       	mov	r30, r0
    1ec4:	8f ef       	ldi	r24, 0xFF	; 255
    1ec6:	e2 38       	cpi	r30, 0x82	; 130
    1ec8:	f8 07       	cpc	r31, r24
    1eca:	0c f0       	brlt	.+2      	; 0x1ece <__pack_f+0x4e>
    1ecc:	5a c0       	rjmp	.+180    	; 0x1f82 <__pack_f+0x102>
    1ece:	c2 e8       	ldi	r28, 0x82	; 130
    1ed0:	df ef       	ldi	r29, 0xFF	; 255
    1ed2:	ce 1b       	sub	r28, r30
    1ed4:	df 0b       	sbc	r29, r31
    1ed6:	ca 31       	cpi	r28, 0x1A	; 26
    1ed8:	d1 05       	cpc	r29, r1
    1eda:	6c f5       	brge	.+90     	; 0x1f36 <__pack_f+0xb6>
    1edc:	79 01       	movw	r14, r18
    1ede:	8a 01       	movw	r16, r20
    1ee0:	0c 2e       	mov	r0, r28
    1ee2:	04 c0       	rjmp	.+8      	; 0x1eec <__pack_f+0x6c>
    1ee4:	16 95       	lsr	r17
    1ee6:	07 95       	ror	r16
    1ee8:	f7 94       	ror	r15
    1eea:	e7 94       	ror	r14
    1eec:	0a 94       	dec	r0
    1eee:	d2 f7       	brpl	.-12     	; 0x1ee4 <__pack_f+0x64>
    1ef0:	81 e0       	ldi	r24, 0x01	; 1
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	a0 e0       	ldi	r26, 0x00	; 0
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	0c 2e       	mov	r0, r28
    1efa:	04 c0       	rjmp	.+8      	; 0x1f04 <__pack_f+0x84>
    1efc:	88 0f       	add	r24, r24
    1efe:	99 1f       	adc	r25, r25
    1f00:	aa 1f       	adc	r26, r26
    1f02:	bb 1f       	adc	r27, r27
    1f04:	0a 94       	dec	r0
    1f06:	d2 f7       	brpl	.-12     	; 0x1efc <__pack_f+0x7c>
    1f08:	01 97       	sbiw	r24, 0x01	; 1
    1f0a:	a1 09       	sbc	r26, r1
    1f0c:	b1 09       	sbc	r27, r1
    1f0e:	82 23       	and	r24, r18
    1f10:	93 23       	and	r25, r19
    1f12:	a4 23       	and	r26, r20
    1f14:	b5 23       	and	r27, r21
    1f16:	21 e0       	ldi	r18, 0x01	; 1
    1f18:	30 e0       	ldi	r19, 0x00	; 0
    1f1a:	40 e0       	ldi	r20, 0x00	; 0
    1f1c:	50 e0       	ldi	r21, 0x00	; 0
    1f1e:	00 97       	sbiw	r24, 0x00	; 0
    1f20:	a1 05       	cpc	r26, r1
    1f22:	b1 05       	cpc	r27, r1
    1f24:	19 f4       	brne	.+6      	; 0x1f2c <__pack_f+0xac>
    1f26:	20 e0       	ldi	r18, 0x00	; 0
    1f28:	30 e0       	ldi	r19, 0x00	; 0
    1f2a:	a9 01       	movw	r20, r18
    1f2c:	2e 29       	or	r18, r14
    1f2e:	3f 29       	or	r19, r15
    1f30:	40 2b       	or	r20, r16
    1f32:	51 2b       	or	r21, r17
    1f34:	03 c0       	rjmp	.+6      	; 0x1f3c <__pack_f+0xbc>
    1f36:	20 e0       	ldi	r18, 0x00	; 0
    1f38:	30 e0       	ldi	r19, 0x00	; 0
    1f3a:	a9 01       	movw	r20, r18
    1f3c:	da 01       	movw	r26, r20
    1f3e:	c9 01       	movw	r24, r18
    1f40:	8f 77       	andi	r24, 0x7F	; 127
    1f42:	90 70       	andi	r25, 0x00	; 0
    1f44:	a0 70       	andi	r26, 0x00	; 0
    1f46:	b0 70       	andi	r27, 0x00	; 0
    1f48:	80 34       	cpi	r24, 0x40	; 64
    1f4a:	91 05       	cpc	r25, r1
    1f4c:	a1 05       	cpc	r26, r1
    1f4e:	b1 05       	cpc	r27, r1
    1f50:	39 f4       	brne	.+14     	; 0x1f60 <__pack_f+0xe0>
    1f52:	27 ff       	sbrs	r18, 7
    1f54:	09 c0       	rjmp	.+18     	; 0x1f68 <__pack_f+0xe8>
    1f56:	20 5c       	subi	r18, 0xC0	; 192
    1f58:	3f 4f       	sbci	r19, 0xFF	; 255
    1f5a:	4f 4f       	sbci	r20, 0xFF	; 255
    1f5c:	5f 4f       	sbci	r21, 0xFF	; 255
    1f5e:	04 c0       	rjmp	.+8      	; 0x1f68 <__pack_f+0xe8>
    1f60:	21 5c       	subi	r18, 0xC1	; 193
    1f62:	3f 4f       	sbci	r19, 0xFF	; 255
    1f64:	4f 4f       	sbci	r20, 0xFF	; 255
    1f66:	5f 4f       	sbci	r21, 0xFF	; 255
    1f68:	e1 e0       	ldi	r30, 0x01	; 1
    1f6a:	f0 e0       	ldi	r31, 0x00	; 0
    1f6c:	20 30       	cpi	r18, 0x00	; 0
    1f6e:	80 e0       	ldi	r24, 0x00	; 0
    1f70:	38 07       	cpc	r19, r24
    1f72:	80 e0       	ldi	r24, 0x00	; 0
    1f74:	48 07       	cpc	r20, r24
    1f76:	80 e4       	ldi	r24, 0x40	; 64
    1f78:	58 07       	cpc	r21, r24
    1f7a:	28 f5       	brcc	.+74     	; 0x1fc6 <__pack_f+0x146>
    1f7c:	e0 e0       	ldi	r30, 0x00	; 0
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	22 c0       	rjmp	.+68     	; 0x1fc6 <__pack_f+0x146>
    1f82:	e0 38       	cpi	r30, 0x80	; 128
    1f84:	f1 05       	cpc	r31, r1
    1f86:	6c f5       	brge	.+90     	; 0x1fe2 <__pack_f+0x162>
    1f88:	e1 58       	subi	r30, 0x81	; 129
    1f8a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f8c:	da 01       	movw	r26, r20
    1f8e:	c9 01       	movw	r24, r18
    1f90:	8f 77       	andi	r24, 0x7F	; 127
    1f92:	90 70       	andi	r25, 0x00	; 0
    1f94:	a0 70       	andi	r26, 0x00	; 0
    1f96:	b0 70       	andi	r27, 0x00	; 0
    1f98:	80 34       	cpi	r24, 0x40	; 64
    1f9a:	91 05       	cpc	r25, r1
    1f9c:	a1 05       	cpc	r26, r1
    1f9e:	b1 05       	cpc	r27, r1
    1fa0:	39 f4       	brne	.+14     	; 0x1fb0 <__pack_f+0x130>
    1fa2:	27 ff       	sbrs	r18, 7
    1fa4:	09 c0       	rjmp	.+18     	; 0x1fb8 <__pack_f+0x138>
    1fa6:	20 5c       	subi	r18, 0xC0	; 192
    1fa8:	3f 4f       	sbci	r19, 0xFF	; 255
    1faa:	4f 4f       	sbci	r20, 0xFF	; 255
    1fac:	5f 4f       	sbci	r21, 0xFF	; 255
    1fae:	04 c0       	rjmp	.+8      	; 0x1fb8 <__pack_f+0x138>
    1fb0:	21 5c       	subi	r18, 0xC1	; 193
    1fb2:	3f 4f       	sbci	r19, 0xFF	; 255
    1fb4:	4f 4f       	sbci	r20, 0xFF	; 255
    1fb6:	5f 4f       	sbci	r21, 0xFF	; 255
    1fb8:	57 ff       	sbrs	r21, 7
    1fba:	05 c0       	rjmp	.+10     	; 0x1fc6 <__pack_f+0x146>
    1fbc:	56 95       	lsr	r21
    1fbe:	47 95       	ror	r20
    1fc0:	37 95       	ror	r19
    1fc2:	27 95       	ror	r18
    1fc4:	31 96       	adiw	r30, 0x01	; 1
    1fc6:	87 e0       	ldi	r24, 0x07	; 7
    1fc8:	56 95       	lsr	r21
    1fca:	47 95       	ror	r20
    1fcc:	37 95       	ror	r19
    1fce:	27 95       	ror	r18
    1fd0:	8a 95       	dec	r24
    1fd2:	d1 f7       	brne	.-12     	; 0x1fc8 <__pack_f+0x148>
    1fd4:	0b c0       	rjmp	.+22     	; 0x1fec <__pack_f+0x16c>
    1fd6:	e0 e0       	ldi	r30, 0x00	; 0
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	05 c0       	rjmp	.+10     	; 0x1fe6 <__pack_f+0x166>
    1fdc:	e0 e0       	ldi	r30, 0x00	; 0
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	05 c0       	rjmp	.+10     	; 0x1fec <__pack_f+0x16c>
    1fe2:	ef ef       	ldi	r30, 0xFF	; 255
    1fe4:	f0 e0       	ldi	r31, 0x00	; 0
    1fe6:	20 e0       	ldi	r18, 0x00	; 0
    1fe8:	30 e0       	ldi	r19, 0x00	; 0
    1fea:	a9 01       	movw	r20, r18
    1fec:	8e 2f       	mov	r24, r30
    1fee:	87 95       	ror	r24
    1ff0:	88 27       	eor	r24, r24
    1ff2:	87 95       	ror	r24
    1ff4:	94 2f       	mov	r25, r20
    1ff6:	9f 77       	andi	r25, 0x7F	; 127
    1ff8:	67 95       	ror	r22
    1ffa:	66 27       	eor	r22, r22
    1ffc:	67 95       	ror	r22
    1ffe:	e6 95       	lsr	r30
    2000:	e2 2e       	mov	r14, r18
    2002:	a9 2f       	mov	r26, r25
    2004:	a8 2b       	or	r26, r24
    2006:	fe 2f       	mov	r31, r30
    2008:	f6 2b       	or	r31, r22
    200a:	62 2f       	mov	r22, r18
    200c:	73 2f       	mov	r23, r19
    200e:	8a 2f       	mov	r24, r26
    2010:	9f 2f       	mov	r25, r31
    2012:	cd b7       	in	r28, 0x3d	; 61
    2014:	de b7       	in	r29, 0x3e	; 62
    2016:	e6 e0       	ldi	r30, 0x06	; 6
    2018:	0c 94 3b 11 	jmp	0x2276	; 0x2276 <__epilogue_restores__+0x18>

0000201c <__unpack_f>:
    201c:	dc 01       	movw	r26, r24
    201e:	fb 01       	movw	r30, r22
    2020:	2c 91       	ld	r18, X
    2022:	11 96       	adiw	r26, 0x01	; 1
    2024:	3c 91       	ld	r19, X
    2026:	11 97       	sbiw	r26, 0x01	; 1
    2028:	12 96       	adiw	r26, 0x02	; 2
    202a:	8c 91       	ld	r24, X
    202c:	12 97       	sbiw	r26, 0x02	; 2
    202e:	48 2f       	mov	r20, r24
    2030:	4f 77       	andi	r20, 0x7F	; 127
    2032:	50 e0       	ldi	r21, 0x00	; 0
    2034:	98 2f       	mov	r25, r24
    2036:	99 1f       	adc	r25, r25
    2038:	99 27       	eor	r25, r25
    203a:	99 1f       	adc	r25, r25
    203c:	13 96       	adiw	r26, 0x03	; 3
    203e:	6c 91       	ld	r22, X
    2040:	13 97       	sbiw	r26, 0x03	; 3
    2042:	86 2f       	mov	r24, r22
    2044:	88 0f       	add	r24, r24
    2046:	89 2b       	or	r24, r25
    2048:	90 e0       	ldi	r25, 0x00	; 0
    204a:	66 1f       	adc	r22, r22
    204c:	66 27       	eor	r22, r22
    204e:	66 1f       	adc	r22, r22
    2050:	61 83       	std	Z+1, r22	; 0x01
    2052:	00 97       	sbiw	r24, 0x00	; 0
    2054:	39 f5       	brne	.+78     	; 0x20a4 <__unpack_f+0x88>
    2056:	21 15       	cp	r18, r1
    2058:	31 05       	cpc	r19, r1
    205a:	41 05       	cpc	r20, r1
    205c:	51 05       	cpc	r21, r1
    205e:	11 f4       	brne	.+4      	; 0x2064 <__unpack_f+0x48>
    2060:	82 e0       	ldi	r24, 0x02	; 2
    2062:	29 c0       	rjmp	.+82     	; 0x20b6 <__unpack_f+0x9a>
    2064:	82 e8       	ldi	r24, 0x82	; 130
    2066:	9f ef       	ldi	r25, 0xFF	; 255
    2068:	82 83       	std	Z+2, r24	; 0x02
    206a:	93 83       	std	Z+3, r25	; 0x03
    206c:	67 e0       	ldi	r22, 0x07	; 7
    206e:	22 0f       	add	r18, r18
    2070:	33 1f       	adc	r19, r19
    2072:	44 1f       	adc	r20, r20
    2074:	55 1f       	adc	r21, r21
    2076:	6a 95       	dec	r22
    2078:	d1 f7       	brne	.-12     	; 0x206e <__unpack_f+0x52>
    207a:	83 e0       	ldi	r24, 0x03	; 3
    207c:	80 83       	st	Z, r24
    207e:	09 c0       	rjmp	.+18     	; 0x2092 <__unpack_f+0x76>
    2080:	22 0f       	add	r18, r18
    2082:	33 1f       	adc	r19, r19
    2084:	44 1f       	adc	r20, r20
    2086:	55 1f       	adc	r21, r21
    2088:	82 81       	ldd	r24, Z+2	; 0x02
    208a:	93 81       	ldd	r25, Z+3	; 0x03
    208c:	01 97       	sbiw	r24, 0x01	; 1
    208e:	82 83       	std	Z+2, r24	; 0x02
    2090:	93 83       	std	Z+3, r25	; 0x03
    2092:	20 30       	cpi	r18, 0x00	; 0
    2094:	80 e0       	ldi	r24, 0x00	; 0
    2096:	38 07       	cpc	r19, r24
    2098:	80 e0       	ldi	r24, 0x00	; 0
    209a:	48 07       	cpc	r20, r24
    209c:	80 e4       	ldi	r24, 0x40	; 64
    209e:	58 07       	cpc	r21, r24
    20a0:	78 f3       	brcs	.-34     	; 0x2080 <__unpack_f+0x64>
    20a2:	20 c0       	rjmp	.+64     	; 0x20e4 <__unpack_f+0xc8>
    20a4:	8f 3f       	cpi	r24, 0xFF	; 255
    20a6:	91 05       	cpc	r25, r1
    20a8:	79 f4       	brne	.+30     	; 0x20c8 <__unpack_f+0xac>
    20aa:	21 15       	cp	r18, r1
    20ac:	31 05       	cpc	r19, r1
    20ae:	41 05       	cpc	r20, r1
    20b0:	51 05       	cpc	r21, r1
    20b2:	19 f4       	brne	.+6      	; 0x20ba <__unpack_f+0x9e>
    20b4:	84 e0       	ldi	r24, 0x04	; 4
    20b6:	80 83       	st	Z, r24
    20b8:	08 95       	ret
    20ba:	44 ff       	sbrs	r20, 4
    20bc:	03 c0       	rjmp	.+6      	; 0x20c4 <__unpack_f+0xa8>
    20be:	81 e0       	ldi	r24, 0x01	; 1
    20c0:	80 83       	st	Z, r24
    20c2:	10 c0       	rjmp	.+32     	; 0x20e4 <__unpack_f+0xc8>
    20c4:	10 82       	st	Z, r1
    20c6:	0e c0       	rjmp	.+28     	; 0x20e4 <__unpack_f+0xc8>
    20c8:	8f 57       	subi	r24, 0x7F	; 127
    20ca:	90 40       	sbci	r25, 0x00	; 0
    20cc:	82 83       	std	Z+2, r24	; 0x02
    20ce:	93 83       	std	Z+3, r25	; 0x03
    20d0:	83 e0       	ldi	r24, 0x03	; 3
    20d2:	80 83       	st	Z, r24
    20d4:	87 e0       	ldi	r24, 0x07	; 7
    20d6:	22 0f       	add	r18, r18
    20d8:	33 1f       	adc	r19, r19
    20da:	44 1f       	adc	r20, r20
    20dc:	55 1f       	adc	r21, r21
    20de:	8a 95       	dec	r24
    20e0:	d1 f7       	brne	.-12     	; 0x20d6 <__unpack_f+0xba>
    20e2:	50 64       	ori	r21, 0x40	; 64
    20e4:	24 83       	std	Z+4, r18	; 0x04
    20e6:	35 83       	std	Z+5, r19	; 0x05
    20e8:	46 83       	std	Z+6, r20	; 0x06
    20ea:	57 83       	std	Z+7, r21	; 0x07
    20ec:	08 95       	ret

000020ee <__fpcmp_parts_f>:
    20ee:	fc 01       	movw	r30, r24
    20f0:	db 01       	movw	r26, r22
    20f2:	90 81       	ld	r25, Z
    20f4:	92 30       	cpi	r25, 0x02	; 2
    20f6:	08 f4       	brcc	.+2      	; 0x20fa <__fpcmp_parts_f+0xc>
    20f8:	49 c0       	rjmp	.+146    	; 0x218c <__fpcmp_parts_f+0x9e>
    20fa:	8c 91       	ld	r24, X
    20fc:	82 30       	cpi	r24, 0x02	; 2
    20fe:	08 f4       	brcc	.+2      	; 0x2102 <__fpcmp_parts_f+0x14>
    2100:	45 c0       	rjmp	.+138    	; 0x218c <__fpcmp_parts_f+0x9e>
    2102:	94 30       	cpi	r25, 0x04	; 4
    2104:	51 f4       	brne	.+20     	; 0x211a <__fpcmp_parts_f+0x2c>
    2106:	61 81       	ldd	r22, Z+1	; 0x01
    2108:	84 30       	cpi	r24, 0x04	; 4
    210a:	b1 f5       	brne	.+108    	; 0x2178 <__fpcmp_parts_f+0x8a>
    210c:	11 96       	adiw	r26, 0x01	; 1
    210e:	2c 91       	ld	r18, X
    2110:	11 97       	sbiw	r26, 0x01	; 1
    2112:	30 e0       	ldi	r19, 0x00	; 0
    2114:	26 1b       	sub	r18, r22
    2116:	31 09       	sbc	r19, r1
    2118:	41 c0       	rjmp	.+130    	; 0x219c <__fpcmp_parts_f+0xae>
    211a:	84 30       	cpi	r24, 0x04	; 4
    211c:	21 f0       	breq	.+8      	; 0x2126 <__fpcmp_parts_f+0x38>
    211e:	92 30       	cpi	r25, 0x02	; 2
    2120:	41 f4       	brne	.+16     	; 0x2132 <__fpcmp_parts_f+0x44>
    2122:	82 30       	cpi	r24, 0x02	; 2
    2124:	b1 f1       	breq	.+108    	; 0x2192 <__fpcmp_parts_f+0xa4>
    2126:	11 96       	adiw	r26, 0x01	; 1
    2128:	8c 91       	ld	r24, X
    212a:	11 97       	sbiw	r26, 0x01	; 1
    212c:	88 23       	and	r24, r24
    212e:	a1 f1       	breq	.+104    	; 0x2198 <__fpcmp_parts_f+0xaa>
    2130:	2d c0       	rjmp	.+90     	; 0x218c <__fpcmp_parts_f+0x9e>
    2132:	61 81       	ldd	r22, Z+1	; 0x01
    2134:	82 30       	cpi	r24, 0x02	; 2
    2136:	01 f1       	breq	.+64     	; 0x2178 <__fpcmp_parts_f+0x8a>
    2138:	11 96       	adiw	r26, 0x01	; 1
    213a:	8c 91       	ld	r24, X
    213c:	11 97       	sbiw	r26, 0x01	; 1
    213e:	68 17       	cp	r22, r24
    2140:	d9 f4       	brne	.+54     	; 0x2178 <__fpcmp_parts_f+0x8a>
    2142:	22 81       	ldd	r18, Z+2	; 0x02
    2144:	33 81       	ldd	r19, Z+3	; 0x03
    2146:	12 96       	adiw	r26, 0x02	; 2
    2148:	8d 91       	ld	r24, X+
    214a:	9c 91       	ld	r25, X
    214c:	13 97       	sbiw	r26, 0x03	; 3
    214e:	82 17       	cp	r24, r18
    2150:	93 07       	cpc	r25, r19
    2152:	94 f0       	brlt	.+36     	; 0x2178 <__fpcmp_parts_f+0x8a>
    2154:	28 17       	cp	r18, r24
    2156:	39 07       	cpc	r19, r25
    2158:	bc f0       	brlt	.+46     	; 0x2188 <__fpcmp_parts_f+0x9a>
    215a:	24 81       	ldd	r18, Z+4	; 0x04
    215c:	35 81       	ldd	r19, Z+5	; 0x05
    215e:	46 81       	ldd	r20, Z+6	; 0x06
    2160:	57 81       	ldd	r21, Z+7	; 0x07
    2162:	14 96       	adiw	r26, 0x04	; 4
    2164:	8d 91       	ld	r24, X+
    2166:	9d 91       	ld	r25, X+
    2168:	0d 90       	ld	r0, X+
    216a:	bc 91       	ld	r27, X
    216c:	a0 2d       	mov	r26, r0
    216e:	82 17       	cp	r24, r18
    2170:	93 07       	cpc	r25, r19
    2172:	a4 07       	cpc	r26, r20
    2174:	b5 07       	cpc	r27, r21
    2176:	18 f4       	brcc	.+6      	; 0x217e <__fpcmp_parts_f+0x90>
    2178:	66 23       	and	r22, r22
    217a:	41 f0       	breq	.+16     	; 0x218c <__fpcmp_parts_f+0x9e>
    217c:	0d c0       	rjmp	.+26     	; 0x2198 <__fpcmp_parts_f+0xaa>
    217e:	28 17       	cp	r18, r24
    2180:	39 07       	cpc	r19, r25
    2182:	4a 07       	cpc	r20, r26
    2184:	5b 07       	cpc	r21, r27
    2186:	28 f4       	brcc	.+10     	; 0x2192 <__fpcmp_parts_f+0xa4>
    2188:	66 23       	and	r22, r22
    218a:	31 f0       	breq	.+12     	; 0x2198 <__fpcmp_parts_f+0xaa>
    218c:	21 e0       	ldi	r18, 0x01	; 1
    218e:	30 e0       	ldi	r19, 0x00	; 0
    2190:	05 c0       	rjmp	.+10     	; 0x219c <__fpcmp_parts_f+0xae>
    2192:	20 e0       	ldi	r18, 0x00	; 0
    2194:	30 e0       	ldi	r19, 0x00	; 0
    2196:	02 c0       	rjmp	.+4      	; 0x219c <__fpcmp_parts_f+0xae>
    2198:	2f ef       	ldi	r18, 0xFF	; 255
    219a:	3f ef       	ldi	r19, 0xFF	; 255
    219c:	c9 01       	movw	r24, r18
    219e:	08 95       	ret

000021a0 <__mulsi3>:
    21a0:	62 9f       	mul	r22, r18
    21a2:	d0 01       	movw	r26, r0
    21a4:	73 9f       	mul	r23, r19
    21a6:	f0 01       	movw	r30, r0
    21a8:	82 9f       	mul	r24, r18
    21aa:	e0 0d       	add	r30, r0
    21ac:	f1 1d       	adc	r31, r1
    21ae:	64 9f       	mul	r22, r20
    21b0:	e0 0d       	add	r30, r0
    21b2:	f1 1d       	adc	r31, r1
    21b4:	92 9f       	mul	r25, r18
    21b6:	f0 0d       	add	r31, r0
    21b8:	83 9f       	mul	r24, r19
    21ba:	f0 0d       	add	r31, r0
    21bc:	74 9f       	mul	r23, r20
    21be:	f0 0d       	add	r31, r0
    21c0:	65 9f       	mul	r22, r21
    21c2:	f0 0d       	add	r31, r0
    21c4:	99 27       	eor	r25, r25
    21c6:	72 9f       	mul	r23, r18
    21c8:	b0 0d       	add	r27, r0
    21ca:	e1 1d       	adc	r30, r1
    21cc:	f9 1f       	adc	r31, r25
    21ce:	63 9f       	mul	r22, r19
    21d0:	b0 0d       	add	r27, r0
    21d2:	e1 1d       	adc	r30, r1
    21d4:	f9 1f       	adc	r31, r25
    21d6:	bd 01       	movw	r22, r26
    21d8:	cf 01       	movw	r24, r30
    21da:	11 24       	eor	r1, r1
    21dc:	08 95       	ret

000021de <__udivmodhi4>:
    21de:	aa 1b       	sub	r26, r26
    21e0:	bb 1b       	sub	r27, r27
    21e2:	51 e1       	ldi	r21, 0x11	; 17
    21e4:	07 c0       	rjmp	.+14     	; 0x21f4 <__udivmodhi4_ep>

000021e6 <__udivmodhi4_loop>:
    21e6:	aa 1f       	adc	r26, r26
    21e8:	bb 1f       	adc	r27, r27
    21ea:	a6 17       	cp	r26, r22
    21ec:	b7 07       	cpc	r27, r23
    21ee:	10 f0       	brcs	.+4      	; 0x21f4 <__udivmodhi4_ep>
    21f0:	a6 1b       	sub	r26, r22
    21f2:	b7 0b       	sbc	r27, r23

000021f4 <__udivmodhi4_ep>:
    21f4:	88 1f       	adc	r24, r24
    21f6:	99 1f       	adc	r25, r25
    21f8:	5a 95       	dec	r21
    21fa:	a9 f7       	brne	.-22     	; 0x21e6 <__udivmodhi4_loop>
    21fc:	80 95       	com	r24
    21fe:	90 95       	com	r25
    2200:	bc 01       	movw	r22, r24
    2202:	cd 01       	movw	r24, r26
    2204:	08 95       	ret

00002206 <__divmodhi4>:
    2206:	97 fb       	bst	r25, 7
    2208:	09 2e       	mov	r0, r25
    220a:	07 26       	eor	r0, r23
    220c:	0a d0       	rcall	.+20     	; 0x2222 <__divmodhi4_neg1>
    220e:	77 fd       	sbrc	r23, 7
    2210:	04 d0       	rcall	.+8      	; 0x221a <__divmodhi4_neg2>
    2212:	e5 df       	rcall	.-54     	; 0x21de <__udivmodhi4>
    2214:	06 d0       	rcall	.+12     	; 0x2222 <__divmodhi4_neg1>
    2216:	00 20       	and	r0, r0
    2218:	1a f4       	brpl	.+6      	; 0x2220 <__divmodhi4_exit>

0000221a <__divmodhi4_neg2>:
    221a:	70 95       	com	r23
    221c:	61 95       	neg	r22
    221e:	7f 4f       	sbci	r23, 0xFF	; 255

00002220 <__divmodhi4_exit>:
    2220:	08 95       	ret

00002222 <__divmodhi4_neg1>:
    2222:	f6 f7       	brtc	.-4      	; 0x2220 <__divmodhi4_exit>
    2224:	90 95       	com	r25
    2226:	81 95       	neg	r24
    2228:	9f 4f       	sbci	r25, 0xFF	; 255
    222a:	08 95       	ret

0000222c <__prologue_saves__>:
    222c:	2f 92       	push	r2
    222e:	3f 92       	push	r3
    2230:	4f 92       	push	r4
    2232:	5f 92       	push	r5
    2234:	6f 92       	push	r6
    2236:	7f 92       	push	r7
    2238:	8f 92       	push	r8
    223a:	9f 92       	push	r9
    223c:	af 92       	push	r10
    223e:	bf 92       	push	r11
    2240:	cf 92       	push	r12
    2242:	df 92       	push	r13
    2244:	ef 92       	push	r14
    2246:	ff 92       	push	r15
    2248:	0f 93       	push	r16
    224a:	1f 93       	push	r17
    224c:	cf 93       	push	r28
    224e:	df 93       	push	r29
    2250:	cd b7       	in	r28, 0x3d	; 61
    2252:	de b7       	in	r29, 0x3e	; 62
    2254:	ca 1b       	sub	r28, r26
    2256:	db 0b       	sbc	r29, r27
    2258:	cd bf       	out	0x3d, r28	; 61
    225a:	de bf       	out	0x3e, r29	; 62
    225c:	09 94       	ijmp

0000225e <__epilogue_restores__>:
    225e:	2a 88       	ldd	r2, Y+18	; 0x12
    2260:	39 88       	ldd	r3, Y+17	; 0x11
    2262:	48 88       	ldd	r4, Y+16	; 0x10
    2264:	5f 84       	ldd	r5, Y+15	; 0x0f
    2266:	6e 84       	ldd	r6, Y+14	; 0x0e
    2268:	7d 84       	ldd	r7, Y+13	; 0x0d
    226a:	8c 84       	ldd	r8, Y+12	; 0x0c
    226c:	9b 84       	ldd	r9, Y+11	; 0x0b
    226e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2270:	b9 84       	ldd	r11, Y+9	; 0x09
    2272:	c8 84       	ldd	r12, Y+8	; 0x08
    2274:	df 80       	ldd	r13, Y+7	; 0x07
    2276:	ee 80       	ldd	r14, Y+6	; 0x06
    2278:	fd 80       	ldd	r15, Y+5	; 0x05
    227a:	0c 81       	ldd	r16, Y+4	; 0x04
    227c:	1b 81       	ldd	r17, Y+3	; 0x03
    227e:	aa 81       	ldd	r26, Y+2	; 0x02
    2280:	b9 81       	ldd	r27, Y+1	; 0x01
    2282:	ce 0f       	add	r28, r30
    2284:	d1 1d       	adc	r29, r1
    2286:	cd bf       	out	0x3d, r28	; 61
    2288:	de bf       	out	0x3e, r29	; 62
    228a:	ed 01       	movw	r28, r26
    228c:	08 95       	ret

0000228e <_exit>:
    228e:	f8 94       	cli

00002290 <__stop_program>:
    2290:	ff cf       	rjmp	.-2      	; 0x2290 <__stop_program>
