

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_68_5_proc3'
================================================================
* Date:           Wed Jan 28 08:24:52 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_8x8_proj
* Solution:       int8_8x8_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       73|       73|  0.365 us|  0.365 us|   64|   64|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_5_VITIS_LOOP_70_6  |       71|       71|         9|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      507|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      117|    -|
|Register             |        -|     -|      311|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      311|      656|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln68_fu_178_p2                |         +|   0|  0|   13|           6|           1|
    |j_fu_191_p2                       |         +|   0|  0|   12|           4|           1|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|    2|           1|           1|
    |ap_condition_217                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_395                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_400                  |       and|   0|  0|    2|           1|           1|
    |first_iter_0_fu_172_p2            |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln68_fu_203_p2               |      icmp|   0|  0|   13|           6|           2|
    |icmp_ln70_fu_197_p2               |      icmp|   0|  0|   12|           4|           5|
    |lshr_ln71_fu_266_p2               |      lshr|   0|  0|  423|         128|         128|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |select_ln68_fu_164_p3             |    select|   0|  0|    4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  507|         162|         149|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_blk_n                                  |   9|          2|    1|          2|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg         |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln707_phi_fu_141_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten4_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten4_load_1  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j6_load                 |   9|          2|    4|          8|
    |c_stream_blk_n                           |   9|          2|    1|          2|
    |gmem_c_blk_n_AW                          |   9|          2|    1|          2|
    |gmem_c_blk_n_B                           |   9|          2|    1|          2|
    |gmem_c_blk_n_W                           |   9|          2|    1|          2|
    |indvar_flatten4_fu_78                    |   9|          2|    6|         12|
    |j6_fu_82                                 |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         26|   34|         68|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |    1|   0|    1|          0|
    |first_iter_08_reg_126                |    1|   0|    1|          0|
    |first_iter_08_reg_126_pp0_iter1_reg  |    1|   0|    1|          0|
    |first_iter_0_reg_309                 |    1|   0|    1|          0|
    |gmem_c_addr_reg_327                  |   64|   0|   64|          0|
    |icmp_ln68_reg_323                    |    1|   0|    1|          0|
    |icmp_ln70_reg_318                    |    1|   0|    1|          0|
    |indvar_flatten4_fu_78                |    6|   0|    6|          0|
    |j6_fu_82                             |    4|   0|    4|          0|
    |row_c15_fu_86                        |  128|   0|  128|          0|
    |trunc_ln71_1_reg_332                 |   16|   0|   16|          0|
    |trunc_ln71_reg_313                   |    3|   0|    3|          0|
    |trunc_ln71_reg_313_pp0_iter1_reg     |    3|   0|    3|          0|
    |icmp_ln68_reg_323                    |   64|  32|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  311|  32|  248|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|C_dout                   |   in|   64|     ap_fifo|                           C|       pointer|
|C_num_data_valid         |   in|    3|     ap_fifo|                           C|       pointer|
|C_fifo_cap               |   in|    3|     ap_fifo|                           C|       pointer|
|C_empty_n                |   in|    1|     ap_fifo|                           C|       pointer|
|C_read                   |  out|    1|     ap_fifo|                           C|       pointer|
|c_stream_dout            |   in|  128|     ap_fifo|                    c_stream|       pointer|
|c_stream_num_data_valid  |   in|    3|     ap_fifo|                    c_stream|       pointer|
|c_stream_fifo_cap        |   in|    3|     ap_fifo|                    c_stream|       pointer|
|c_stream_empty_n         |   in|    1|     ap_fifo|                    c_stream|       pointer|
|c_stream_read            |  out|    1|     ap_fifo|                    c_stream|       pointer|
|m_axi_gmem_c_AWVALID     |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWREADY     |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWADDR      |  out|   64|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWID        |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWLEN       |  out|   32|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWSIZE      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWBURST     |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWLOCK      |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWCACHE     |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWPROT      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWQOS       |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWREGION    |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWUSER      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WVALID      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WREADY      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WDATA       |  out|   16|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WSTRB       |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WLAST       |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WID         |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WUSER       |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARVALID     |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARREADY     |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARADDR      |  out|   64|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARID        |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARLEN       |  out|   32|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARSIZE      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARBURST     |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARLOCK      |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARCACHE     |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARPROT      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARQOS       |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARREGION    |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARUSER      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RVALID      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RREADY      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RDATA       |   in|   16|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RLAST       |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RID         |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RFIFONUM    |   in|   10|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RUSER       |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RRESP       |   in|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BVALID      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BREADY      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BRESP       |   in|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BID         |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BUSER       |   in|    1|       m_axi|                      gmem_c|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten4 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j6 = alloca i32 1"   --->   Operation 13 'alloca' 'j6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row_c15 = alloca i32 1"   --->   Operation 14 'alloca' 'row_c15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln689 = alloca i32 1"   --->   Operation 15 'alloca' 'sext_ln689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %c_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_c, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %j6"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten4"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%first_iter_08 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc58.split"   --->   Operation 22 'phi' 'first_iter_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%icmp_ln707 = phi i1 0, void %newFuncRoot, i1 %icmp_ln70, void %new.latch.for.inc58.split" [matrix_multiply_8x8.cpp:70]   --->   Operation 23 'phi' 'icmp_ln707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %first_iter_08, void %for.inc61, void %for.first.iter.for.inc61" [matrix_multiply_8x8.cpp:70]   --->   Operation 24 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten4_load = load i6 %indvar_flatten4" [matrix_multiply_8x8.cpp:68]   --->   Operation 25 'load' 'indvar_flatten4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j6_load = load i4 %j6" [matrix_multiply_8x8.cpp:68]   --->   Operation 26 'load' 'j6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_5_VITIS_LOOP_70_6_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.35ns)   --->   "%select_ln68 = select i1 %icmp_ln707, i4 0, i4 %j6_load" [matrix_multiply_8x8.cpp:68]   --->   Operation 29 'select' 'select_ln68' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%first_iter_0 = icmp_eq  i4 %select_ln68, i4 0" [matrix_multiply_8x8.cpp:68]   --->   Operation 30 'icmp' 'first_iter_0' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln68 = add i6 %indvar_flatten4_load, i6 1" [matrix_multiply_8x8.cpp:68]   --->   Operation 31 'add' 'add_ln68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %first_iter_0, void %for.inc58.split, void %for.first.iter.for.inc58" [matrix_multiply_8x8.cpp:70]   --->   Operation 32 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten4_load_1 = load i6 %indvar_flatten4" [matrix_multiply_8x8.cpp:68]   --->   Operation 33 'load' 'indvar_flatten4_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i4 %select_ln68" [matrix_multiply_8x8.cpp:71]   --->   Operation 34 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%j = add i4 %select_ln68, i4 1" [matrix_multiply_8x8.cpp:70]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln70 = icmp_eq  i4 %j, i4 8" [matrix_multiply_8x8.cpp:70]   --->   Operation 36 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln68 = icmp_eq  i6 %indvar_flatten4_load_1, i6 63" [matrix_multiply_8x8.cpp:68]   --->   Operation 37 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %new.latch.for.inc58.split, void %last.iter.for.inc58.split" [matrix_multiply_8x8.cpp:68]   --->   Operation 38 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln70 = store i4 %j, i4 %j6" [matrix_multiply_8x8.cpp:70]   --->   Operation 39 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln68 = store i6 %add_ln68, i6 %indvar_flatten4" [matrix_multiply_8x8.cpp:68]   --->   Operation 40 'store' 'store_ln68' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %new.header, void %for.end63" [matrix_multiply_8x8.cpp:68]   --->   Operation 41 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 42 [1/1] (1.41ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %C"   --->   Operation 42 'read' 'C_read' <Predicate = (first_iter_08)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %C_read, i32 1, i32 63" [matrix_multiply_8x8.cpp:68]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i63 %trunc_ln" [matrix_multiply_8x8.cpp:68]   --->   Operation 44 'sext' 'sext_ln68' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_c_addr = getelementptr i16 %gmem_c, i64 %sext_ln68" [matrix_multiply_8x8.cpp:68]   --->   Operation 45 'getelementptr' 'gmem_c_addr' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln68 = store i64 %sext_ln68, i64 %sext_ln689" [matrix_multiply_8x8.cpp:68]   --->   Operation 46 'store' 'store_ln68' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.40ns)   --->   "%row_c = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %c_stream" [matrix_multiply_8x8.cpp:69]   --->   Operation 47 'read' 'row_c' <Predicate = (first_iter_0)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln69 = store i128 %row_c, i128 %row_c15" [matrix_multiply_8x8.cpp:69]   --->   Operation 48 'store' 'store_ln69' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc58.split" [matrix_multiply_8x8.cpp:70]   --->   Operation 49 'br' 'br_ln70' <Predicate = (first_iter_0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 50 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_c_addr, i64 64" [matrix_multiply_8x8.cpp:68]   --->   Operation 50 'writereq' 'empty' <Predicate = (first_iter_08)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc61" [matrix_multiply_8x8.cpp:70]   --->   Operation 51 'br' 'br_ln70' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%row_c15_load = load i128 %row_c15" [matrix_multiply_8x8.cpp:71]   --->   Operation 52 'load' 'row_c15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln689_load = load i64 %sext_ln689" [matrix_multiply_8x8.cpp:68]   --->   Operation 53 'load' 'sext_ln689_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln71, i4 0" [matrix_multiply_8x8.cpp:71]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %shl_ln" [matrix_multiply_8x8.cpp:71]   --->   Operation 55 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.17ns)   --->   "%lshr_ln71 = lshr i128 %row_c15_load, i128 %zext_ln71" [matrix_multiply_8x8.cpp:71]   --->   Operation 56 'lshr' 'lshr_ln71' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i128 %lshr_ln71" [matrix_multiply_8x8.cpp:71]   --->   Operation 57 'trunc' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_c_addr_1 = getelementptr i16 %gmem_c, i64 %sext_ln689_load" [matrix_multiply_8x8.cpp:68]   --->   Operation 58 'getelementptr' 'gmem_c_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_8x8.cpp:70]   --->   Operation 59 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.65ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem_c_addr_1, i16 %trunc_ln71_1, i2 3" [matrix_multiply_8x8.cpp:71]   --->   Operation 60 'write' 'write_ln71' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 61 [5/5] (3.65ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_8x8.cpp:75]   --->   Operation 61 'writeresp' 'empty_69' <Predicate = (icmp_ln68)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 62 [4/5] (3.65ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_8x8.cpp:75]   --->   Operation 62 'writeresp' 'empty_69' <Predicate = (icmp_ln68)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 63 [3/5] (3.65ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_8x8.cpp:75]   --->   Operation 63 'writeresp' 'empty_69' <Predicate = (icmp_ln68)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 64 [2/5] (3.65ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_8x8.cpp:75]   --->   Operation 64 'writeresp' 'empty_69' <Predicate = (icmp_ln68)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 65 [1/5] (3.65ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_c_addr_1" [matrix_multiply_8x8.cpp:75]   --->   Operation 65 'writeresp' 'empty_69' <Predicate = (icmp_ln68)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc58.split"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten4        (alloca           ) [ 0100000000]
j6                     (alloca           ) [ 0100000000]
row_c15                (alloca           ) [ 0111000000]
sext_ln689             (alloca           ) [ 0111000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
first_iter_08          (phi              ) [ 0111000000]
icmp_ln707             (phi              ) [ 0100000000]
br_ln70                (br               ) [ 0000000000]
indvar_flatten4_load   (load             ) [ 0000000000]
j6_load                (load             ) [ 0000000000]
specloopname_ln0       (specloopname     ) [ 0000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
select_ln68            (select           ) [ 0000000000]
first_iter_0           (icmp             ) [ 0110000000]
add_ln68               (add              ) [ 0000000000]
br_ln70                (br               ) [ 0000000000]
indvar_flatten4_load_1 (load             ) [ 0000000000]
trunc_ln71             (trunc            ) [ 0111000000]
j                      (add              ) [ 0000000000]
icmp_ln70              (icmp             ) [ 0100000000]
icmp_ln68              (icmp             ) [ 0111111111]
br_ln68                (br               ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
store_ln68             (store            ) [ 0000000000]
br_ln68                (br               ) [ 0100000000]
C_read                 (read             ) [ 0000000000]
trunc_ln               (partselect       ) [ 0000000000]
sext_ln68              (sext             ) [ 0000000000]
gmem_c_addr            (getelementptr    ) [ 0101000000]
store_ln68             (store            ) [ 0000000000]
row_c                  (read             ) [ 0000000000]
store_ln69             (store            ) [ 0000000000]
br_ln70                (br               ) [ 0000000000]
empty                  (writereq         ) [ 0000000000]
br_ln70                (br               ) [ 0000000000]
row_c15_load           (load             ) [ 0000000000]
sext_ln689_load        (load             ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000]
zext_ln71              (zext             ) [ 0000000000]
lshr_ln71              (lshr             ) [ 0000000000]
trunc_ln71_1           (trunc            ) [ 0100100000]
gmem_c_addr_1          (getelementptr    ) [ 0100111111]
specpipeline_ln70      (specpipeline     ) [ 0000000000]
write_ln71             (write            ) [ 0000000000]
empty_69               (writeresp        ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_68_5_VITIS_LOOP_70_6_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="row_c15_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_c15/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln689_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sext_ln689/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="C_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="row_c_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_c/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_writereq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="1"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln71_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="1"/>
<pin id="116" dir="0" index="2" bw="16" slack="1"/>
<pin id="117" dir="0" index="3" bw="1" slack="0"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_writeresp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="2"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_69/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="first_iter_08_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_08 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="first_iter_08_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_08/1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln707_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln707 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln707_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln707/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten4_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten4_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j6_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j6_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln68_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="first_iter_0_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln68_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten4_load_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten4_load_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln71_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln70_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln68_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln70_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln68_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="63" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="7" slack="0"/>
<pin id="224" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln68_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="63" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="gmem_c_addr_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_c_addr/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln68_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="63" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="1"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln69_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="128" slack="0"/>
<pin id="246" dir="0" index="1" bw="128" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="row_c15_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="128" slack="2"/>
<pin id="251" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_c15_load/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln689_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="2"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sext_ln689_load/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="2"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln71_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="lshr_ln71_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln71/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln71_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="128" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="gmem_c_addr_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_c_addr_1/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="indvar_flatten4_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten4 "/>
</bind>
</comp>

<comp id="290" class="1005" name="j6_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j6 "/>
</bind>
</comp>

<comp id="297" class="1005" name="row_c15_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="128" slack="1"/>
<pin id="299" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="row_c15 "/>
</bind>
</comp>

<comp id="303" class="1005" name="sext_ln689_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln689 "/>
</bind>
</comp>

<comp id="309" class="1005" name="first_iter_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="313" class="1005" name="trunc_ln71_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="2"/>
<pin id="315" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln70_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln68_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="327" class="1005" name="gmem_c_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="1"/>
<pin id="329" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_c_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln71_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="gmem_c_addr_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="1"/>
<pin id="339" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_c_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="74" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="141" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="158" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="164" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="164" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="184" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="191" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="178" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="94" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="229" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="100" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="249" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="2" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="252" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="78" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="293"><net_src comp="82" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="300"><net_src comp="86" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="306"><net_src comp="90" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="312"><net_src comp="172" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="187" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="321"><net_src comp="197" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="326"><net_src comp="203" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="233" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="335"><net_src comp="272" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="340"><net_src comp="276" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="121" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_c | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: Loop_VITIS_LOOP_68_5_proc3 : C | {2 }
	Port: Loop_VITIS_LOOP_68_5_proc3 : gmem_c | {}
	Port: Loop_VITIS_LOOP_68_5_proc3 : c_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		first_iter_08 : 1
		icmp_ln707 : 1
		br_ln70 : 2
		indvar_flatten4_load : 1
		j6_load : 1
		select_ln68 : 2
		first_iter_0 : 3
		add_ln68 : 2
		br_ln70 : 4
		indvar_flatten4_load_1 : 1
		trunc_ln71 : 3
		j : 3
		icmp_ln70 : 4
		icmp_ln68 : 2
		br_ln68 : 3
		store_ln70 : 4
		store_ln68 : 3
		br_ln68 : 3
	State 2
		sext_ln68 : 1
		gmem_c_addr : 2
		store_ln68 : 2
	State 3
		zext_ln71 : 1
		lshr_ln71 : 2
		trunc_ln71_1 : 3
		gmem_c_addr_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   lshr   |     lshr_ln71_fu_266    |    0    |   423   |
|----------|-------------------------|---------|---------|
|          |   first_iter_0_fu_172   |    0    |    12   |
|   icmp   |     icmp_ln70_fu_197    |    0    |    12   |
|          |     icmp_ln68_fu_203    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln68_fu_178     |    0    |    13   |
|          |         j_fu_191        |    0    |    12   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln68_fu_164   |    0    |    4    |
|----------|-------------------------|---------|---------|
|   read   |    C_read_read_fu_94    |    0    |    0    |
|          |    row_c_read_fu_100    |    0    |    0    |
|----------|-------------------------|---------|---------|
| writereq |  empty_writereq_fu_106  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln71_write_fu_113 |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_121  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln71_fu_187    |    0    |    0    |
|          |   trunc_ln71_1_fu_272   |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_219     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln68_fu_229    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_255      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln71_fu_262    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   489   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| first_iter_08_reg_126 |    1   |
|  first_iter_0_reg_309 |    1   |
| gmem_c_addr_1_reg_337 |   16   |
|  gmem_c_addr_reg_327  |   16   |
|   icmp_ln68_reg_323   |    1   |
|   icmp_ln707_reg_138  |    1   |
|   icmp_ln70_reg_318   |    1   |
|indvar_flatten4_reg_282|    6   |
|       j6_reg_290      |    4   |
|    row_c15_reg_297    |   128  |
|   sext_ln689_reg_303  |   64   |
|  trunc_ln71_1_reg_332 |   16   |
|   trunc_ln71_reg_313  |    3   |
+-----------------------+--------+
|         Total         |   258  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   489  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   258  |    -   |
+-----------+--------+--------+
|   Total   |   258  |   489  |
+-----------+--------+--------+
