Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Dec  9 18:02:51 2020
| Host         : elitebook-manjaro-lgu running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file signal_generator_timing_summary_routed.rpt -pb signal_generator_timing_summary_routed.pb -rpx signal_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : signal_generator
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn1 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adc_ch/adc1/U0/EOC (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adc_ch/mux_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 207 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.260     -302.736                    115                 1410        0.058        0.000                      0                 1410        5.971        0.000                       0                   215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
i_clk_12mhz             {0.000 41.666}       83.333          12.000          
  clk_out2_clk_wiz_0    {0.000 4.986}        9.971           100.286         
  clk_out4_clk_wiz_0    {0.000 20.655}       41.310          24.207          
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out2_clk_wiz_0_1  {0.000 4.986}        9.971           100.290         
  clk_out4_clk_wiz_0_1  {0.000 20.654}       41.309          24.208          
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_12mhz                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out2_clk_wiz_0                                                                                                                                                      5.971        0.000                       0                     3  
  clk_out4_clk_wiz_0          9.769        0.000                      0                 1410        0.383        0.000                      0                 1410       20.155        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out2_clk_wiz_0_1                                                                                                                                                    5.971        0.000                       0                     3  
  clk_out4_clk_wiz_0_1        9.806        0.000                      0                 1410        0.383        0.000                      0                 1410       20.154        0.000                       0                   208  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0         -3.260     -302.736                    115                 1410        0.058        0.000                      0                 1410  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1        8.284        0.000                      0                 1410        0.058        0.000                      0                 1410  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_12mhz
  To Clock:  i_clk_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_clk_12mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.986 }
Period(ns):         9.971
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         9.971       5.971      XADC_X0Y0        adc_ch/adc1/U0/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         9.971       7.816      BUFGCTRL_X0Y1    clock_manager/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.971       8.722      MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.971       203.389    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.769ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        10.023ns  (logic 0.719ns (7.174%)  route 9.304ns (92.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 39.940 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.393    28.687    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X12Y82         LUT4 (Prop_lut4_I1_O)        0.297    28.984 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__7/O
                         net (fo=1, routed)           0.910    29.894    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.463    39.940    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.432    
                         clock uncertainty           -0.326    40.106    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.663    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.663    
                         arrival time                         -29.894    
  -------------------------------------------------------------------
                         slack                                  9.769    

Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        9.796ns  (logic 0.741ns (7.565%)  route 9.055ns (92.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 39.939 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.393    28.687    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X12Y82         LUT4 (Prop_lut4_I3_O)        0.319    29.006 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           0.661    29.667    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.462    39.939    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.431    
                         clock uncertainty           -0.326    40.105    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    39.458    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.458    
                         arrival time                         -29.667    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.834ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        9.964ns  (logic 0.719ns (7.216%)  route 9.245ns (92.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.946 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.919    28.212    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y77         LUT4 (Prop_lut4_I3_O)        0.297    28.509 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.326    29.836    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.946    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.438    
                         clock uncertainty           -0.326    40.112    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.669    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.669    
                         arrival time                         -29.836    
  -------------------------------------------------------------------
                         slack                                  9.834    

Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        9.619ns  (logic 0.422ns (4.387%)  route 9.197ns (95.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.946 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          9.197    29.490    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.946    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493    40.438    
                         clock uncertainty           -0.326    40.112    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739    39.373    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.373    
                         arrival time                         -29.490    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             9.959ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        9.624ns  (logic 0.743ns (7.720%)  route 8.881ns (92.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 39.935 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.919    28.212    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y77         LUT4 (Prop_lut4_I3_O)        0.321    28.533 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.962    29.496    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X1Y15         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.458    39.935    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.427    
                         clock uncertainty           -0.326    40.101    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    39.454    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.454    
                         arrival time                         -29.496    
  -------------------------------------------------------------------
                         slack                                  9.959    

Slack (MET) :             10.219ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        9.281ns  (logic 0.422ns (4.547%)  route 8.859ns (95.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 39.944 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.859    29.152    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y17         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.467    39.944    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.493    40.436    
                         clock uncertainty           -0.326    40.110    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739    39.371    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                         -29.152    
  -------------------------------------------------------------------
                         slack                                 10.219    

Slack (MET) :             10.442ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        9.058ns  (logic 0.422ns (4.659%)  route 8.636ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.946 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[14]/Q
                         net (fo=52, routed)          8.636    28.929    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.946    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493    40.438    
                         clock uncertainty           -0.326    40.112    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    39.371    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                         -28.929    
  -------------------------------------------------------------------
                         slack                                 10.442    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        9.332ns  (logic 0.719ns (7.704%)  route 8.613ns (92.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 39.943 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.289    27.582    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I3_O)        0.297    27.879 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=1, routed)           1.325    29.204    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.466    39.943    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.435    
                         clock uncertainty           -0.326    40.109    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.666    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.666    
                         arrival time                         -29.204    
  -------------------------------------------------------------------
                         slack                                 10.463    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        8.907ns  (logic 0.422ns (4.738%)  route 8.485ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.946 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[13]/Q
                         net (fo=52, routed)          8.485    28.778    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.946    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493    40.438    
                         clock uncertainty           -0.326    40.112    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    39.371    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                         -28.778    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.656ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        8.926ns  (logic 0.745ns (8.347%)  route 8.181ns (91.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 39.934 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.289    27.582    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I1_O)        0.323    27.905 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=1, routed)           0.892    28.797    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.457    39.934    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.426    
                         clock uncertainty           -0.326    40.100    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    39.453    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.453    
                         arrival time                         -28.797    
  -------------------------------------------------------------------
                         slack                                 10.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.402%)  route 0.325ns (63.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.563    -0.527    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y7          FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.386 f  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.173    -0.213    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/sel_pipe[3]_repN_2_alias
    SLICE_X24Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_41/O
                         net (fo=1, routed)           0.152    -0.016    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_21
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.875    -0.718    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.468    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.399    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.247%)  route 0.325ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/Q
                         net (fo=1, routed)           0.325    -0.068    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]_repN_1
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    -0.768    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.248    -0.520    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.066    -0.454    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.540ns  (logic 0.416ns (76.971%)  route 0.124ns (23.029%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    20.665 r  adc_ch/phase2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.665    dac_channel1/phase2_reg[15]_0[0]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[12]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.665    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.519ns  (logic 0.396ns (76.285%)  route 0.123ns (23.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 19.887 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 20.120 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    20.120    dac_channel1/clk_out4
    SLICE_X17Y33         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.146    20.266 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=45, routed)          0.123    20.390    adc_ch/addra[2]
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.045    20.435 r  adc_ch/phase1[0]_i_3/O
                         net (fo=1, routed)           0.000    20.435    adc_ch/phase1[0]_i_3_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    20.550 r  adc_ch/phase1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.550    adc_ch/phase1_reg[0]_i_1_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    20.640 r  adc_ch/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.640    dac_channel1/phase1_reg[7]_0[1]
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    19.887    dac_channel1/clk_out4
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.135    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.112    20.247    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.247    
                         arrival time                          20.640    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.954%)  route 0.314ns (60.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.560    -0.530    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y57          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/Q
                         net (fo=1, routed)           0.162    -0.203    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/sel_pipe[3]_repN_3_alias
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.045    -0.158 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_85/O
                         net (fo=1, routed)           0.152    -0.006    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_43
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.871    -0.722    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.402    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.553ns  (logic 0.429ns (77.511%)  route 0.124ns (22.489%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    20.678 r  adc_ch/phase2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.678    dac_channel1/phase2_reg[15]_0[2]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[14]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.678    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.790%)  route 0.349ns (71.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    -0.535    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/Q
                         net (fo=6, routed)           0.349    -0.045    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.823    -0.769    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.519    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.063    -0.456    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.675%)  route 0.351ns (71.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.351    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.824    -0.769    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.235    -0.534    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.070    -0.464    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.576ns  (logic 0.452ns (78.409%)  route 0.124ns (21.591%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    20.701 r  adc_ch/phase2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.701    dac_channel1/phase2_reg[15]_0[1]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[13]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.701    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.578ns  (logic 0.454ns (78.484%)  route 0.124ns (21.517%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    20.703 r  adc_ch/phase2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.703    dac_channel1/phase2_reg[15]_0[3]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[15]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.703    
  -------------------------------------------------------------------
                         slack                                  0.424    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 20.655 }
Period(ns):         41.310
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y0      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y0      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y9      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y9      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y9      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y9      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y4      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y4      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y17     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y17     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.310      172.050    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X25Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X25Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X8Y77      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X24Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X24Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X9Y78      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X9Y63      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X9Y50      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X25Y82     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X24Y33     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X19Y32     dac_channel1/phase1_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X13Y34     dac_channel1/phase2_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X18Y36     dac_channel1/phase1_reg[9]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y33     dac_channel1/phase1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y35     dac_channel1/phase1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y35     dac_channel1/phase1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y36     dac_channel1/phase1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y36     dac_channel1/phase1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y36     dac_channel1/phase1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y36     dac_channel1/phase1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_clk_12mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.986 }
Period(ns):         9.971
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         9.971       5.971      XADC_X0Y0        adc_ch/adc1/U0/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         9.971       7.816      BUFGCTRL_X0Y1    clock_manager/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.971       8.722      MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.971       203.389    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.806ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        10.023ns  (logic 0.719ns (7.174%)  route 9.304ns (92.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 39.938 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.393    28.686    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X12Y82         LUT4 (Prop_lut4_I1_O)        0.297    28.983 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__7/O
                         net (fo=1, routed)           0.910    29.893    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.463    39.938    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.431    
                         clock uncertainty           -0.289    40.142    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.699    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.699    
                         arrival time                         -29.893    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        9.796ns  (logic 0.741ns (7.565%)  route 9.055ns (92.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 39.937 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.393    28.686    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X12Y82         LUT4 (Prop_lut4_I3_O)        0.319    29.005 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           0.661    29.666    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.462    39.937    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.430    
                         clock uncertainty           -0.289    40.141    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    39.494    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.494    
                         arrival time                         -29.666    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.870ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        9.964ns  (logic 0.719ns (7.216%)  route 9.245ns (92.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.944 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.919    28.212    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y77         LUT4 (Prop_lut4_I3_O)        0.297    28.509 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.326    29.835    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.944    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.437    
                         clock uncertainty           -0.289    40.148    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.705    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.705    
                         arrival time                         -29.835    
  -------------------------------------------------------------------
                         slack                                  9.870    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        9.619ns  (logic 0.422ns (4.387%)  route 9.197ns (95.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.944 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          9.197    29.490    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.944    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493    40.437    
                         clock uncertainty           -0.289    40.148    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739    39.409    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.409    
                         arrival time                         -29.490    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        9.624ns  (logic 0.743ns (7.720%)  route 8.881ns (92.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 39.933 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.919    28.212    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y77         LUT4 (Prop_lut4_I3_O)        0.321    28.533 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.962    29.495    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X1Y15         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.458    39.933    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.426    
                         clock uncertainty           -0.289    40.137    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    39.490    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.490    
                         arrival time                         -29.495    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.255ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        9.281ns  (logic 0.422ns (4.547%)  route 8.859ns (95.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 39.942 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.859    29.152    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y17         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.467    39.942    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.493    40.435    
                         clock uncertainty           -0.289    40.146    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739    39.407    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -29.152    
  -------------------------------------------------------------------
                         slack                                 10.255    

Slack (MET) :             10.478ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        9.058ns  (logic 0.422ns (4.659%)  route 8.636ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.944 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[14]/Q
                         net (fo=52, routed)          8.636    28.929    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.944    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493    40.437    
                         clock uncertainty           -0.289    40.148    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    39.407    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -28.929    
  -------------------------------------------------------------------
                         slack                                 10.478    

Slack (MET) :             10.499ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        9.332ns  (logic 0.719ns (7.704%)  route 8.613ns (92.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 39.941 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.289    27.581    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I3_O)        0.297    27.878 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=1, routed)           1.325    29.203    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.466    39.941    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.434    
                         clock uncertainty           -0.289    40.145    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.702    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.702    
                         arrival time                         -29.203    
  -------------------------------------------------------------------
                         slack                                 10.499    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        8.907ns  (logic 0.422ns (4.738%)  route 8.485ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.944 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 r  dac_channel1/phase1_reg[13]/Q
                         net (fo=52, routed)          8.485    28.777    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469    39.944    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493    40.437    
                         clock uncertainty           -0.289    40.148    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    39.407    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -28.777    
  -------------------------------------------------------------------
                         slack                                 10.630    

Slack (MET) :             10.693ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        8.926ns  (logic 0.745ns (8.347%)  route 8.181ns (91.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 39.932 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.871 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557    19.871    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422    20.293 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.289    27.581    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I1_O)        0.323    27.904 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=1, routed)           0.892    28.796    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.457    39.932    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.425    
                         clock uncertainty           -0.289    40.136    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    39.489    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.489    
                         arrival time                         -28.796    
  -------------------------------------------------------------------
                         slack                                 10.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.402%)  route 0.325ns (63.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.563    -0.527    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y7          FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.386 f  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.173    -0.213    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/sel_pipe[3]_repN_2_alias
    SLICE_X24Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_41/O
                         net (fo=1, routed)           0.152    -0.016    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_21
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.875    -0.718    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.468    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.399    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.247%)  route 0.325ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/Q
                         net (fo=1, routed)           0.325    -0.068    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]_repN_1
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    -0.768    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.248    -0.520    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.066    -0.454    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.540ns  (logic 0.416ns (76.971%)  route 0.124ns (23.029%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    20.664 r  adc_ch/phase2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.664    dac_channel1/phase2_reg[15]_0[0]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[12]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.664    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.519ns  (logic 0.396ns (76.285%)  route 0.123ns (23.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 19.886 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 20.120 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    20.120    dac_channel1/clk_out4
    SLICE_X17Y33         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.146    20.266 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=45, routed)          0.123    20.389    adc_ch/addra[2]
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.045    20.434 r  adc_ch/phase1[0]_i_3/O
                         net (fo=1, routed)           0.000    20.434    adc_ch/phase1[0]_i_3_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    20.549 r  adc_ch/phase1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.549    adc_ch/phase1_reg[0]_i_1_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    20.639 r  adc_ch/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.639    dac_channel1/phase1_reg[7]_0[1]
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    19.886    dac_channel1/clk_out4
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.135    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.112    20.247    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.247    
                         arrival time                          20.639    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.954%)  route 0.314ns (60.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.560    -0.530    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y57          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/Q
                         net (fo=1, routed)           0.162    -0.203    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/sel_pipe[3]_repN_3_alias
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.045    -0.158 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_85/O
                         net (fo=1, routed)           0.152    -0.006    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_43
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.871    -0.722    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.402    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.553ns  (logic 0.429ns (77.511%)  route 0.124ns (22.489%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    20.677 r  adc_ch/phase2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.677    dac_channel1/phase2_reg[15]_0[2]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[14]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.677    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.790%)  route 0.349ns (71.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    -0.535    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/Q
                         net (fo=6, routed)           0.349    -0.045    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.823    -0.769    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.519    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.063    -0.456    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.675%)  route 0.351ns (71.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.351    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.824    -0.769    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.235    -0.534    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.070    -0.464    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.576ns  (logic 0.452ns (78.409%)  route 0.124ns (21.591%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    20.700 r  adc_ch/phase2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.700    dac_channel1/phase2_reg[15]_0[1]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[13]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.700    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.578ns  (logic 0.454ns (78.484%)  route 0.124ns (21.517%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    20.702 r  adc_ch/phase2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.702    dac_channel1/phase2_reg[15]_0[3]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.278    dac_channel1/phase2_reg[15]
  -------------------------------------------------------------------
                         required time                        -20.278    
                         arrival time                          20.702    
  -------------------------------------------------------------------
                         slack                                  0.424    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 20.654 }
Period(ns):         41.309
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y0      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y0      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y9      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y9      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y9      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y9      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y4      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y4      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y17     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y17     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.309      172.051    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X25Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X25Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X8Y77      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X24Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X24Y78     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X9Y78      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X9Y63      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X9Y50      dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X25Y82     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X24Y33     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X19Y32     dac_channel1/phase1_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X13Y34     dac_channel1/phase2_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X18Y36     dac_channel1/phase1_reg[9]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y33     dac_channel1/phase1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y35     dac_channel1/phase1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y35     dac_channel1/phase1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y36     dac_channel1/phase1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y36     dac_channel1/phase1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y36     dac_channel1/phase1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y36     dac_channel1/phase1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y5    clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :          115  Failing Endpoints,  Worst Slack       -3.260ns,  Total Violation     -302.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 39.944 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 40.518 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.550    40.518    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y50          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456    40.974 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica/Q
                         net (fo=4, routed)           1.424    42.398    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]_repN_alias
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.124    42.522 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_147/O
                         net (fo=1, routed)           0.490    43.011    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_74
    RAMB36_X0Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.468    39.944    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.493    40.437    
                         clock uncertainty           -0.326    40.111    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.751    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.751    
                         arrival time                         -43.011    
  -------------------------------------------------------------------
                         slack                                 -3.260    

Slack (VIOLATED) :        -3.239ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.541%)  route 1.884ns (76.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 39.945 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 40.527 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.559    40.527    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y40          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456    40.983 f  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=5, routed)           1.243    42.226    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_3
    SLICE_X8Y52          LUT4 (Prop_lut4_I0_O)        0.124    42.350 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.640    42.991    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_37
    RAMB36_X0Y10         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.468    39.945    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.437    
                         clock uncertainty           -0.326    40.111    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    39.751    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.751    
                         arrival time                         -42.991    
  -------------------------------------------------------------------
                         slack                                 -3.239    

Slack (VIOLATED) :        -3.157ns  (required time - arrival time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.112%)  route 1.825ns (75.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 39.956 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 40.523 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.555    40.523    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X21Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.456    40.979 f  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          1.336    42.315    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_4
    SLICE_X11Y2          LUT4 (Prop_lut4_I3_O)        0.124    42.439 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_113/O
                         net (fo=1, routed)           0.489    42.929    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_57
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.480    39.956    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.457    
                         clock uncertainty           -0.326    40.131    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.771    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                         -42.929    
  -------------------------------------------------------------------
                         slack                                 -3.157    

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[9]_replica/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out4_clk_wiz_0 fall@61.966ns - clk_out4_clk_wiz_0_1 fall@61.963ns)
  Data Path Delay:        2.607ns  (logic 1.467ns (56.264%)  route 1.140ns (43.736%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 60.570 - 61.966 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 61.178 - 61.963 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     61.963    61.963 f  
    M9                                                0.000    61.963 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.963    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    63.428 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.662    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.866 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    59.526    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    59.622 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.555    61.178    dac_channel1/clk_out4
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.459    61.637 r  dac_channel1/phase1_reg[5]/Q
                         net (fo=45, routed)          0.779    62.415    adc_ch/addra[5]
    SLICE_X16Y34         LUT2 (Prop_lut2_I1_O)        0.124    62.539 r  adc_ch/phase1[4]_i_4/O
                         net (fo=1, routed)           0.000    62.539    adc_ch/phase1[4]_i_4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.089 r  adc_ch/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.089    adc_ch/phase1_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.423 r  adc_ch/phase1_reg[8]_i_1/O[1]
                         net (fo=2, routed)           0.362    63.785    dac_channel1/phase1_reg[11]_0[1]
    SLICE_X18Y36         FDRE                                         r  dac_channel1/phase1_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     61.966    61.966 f  
    M9                                                0.000    61.966 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.966    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    63.360 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.522    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    57.460 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    59.041    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.132 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.438    60.570    dac_channel1/clk_out4
    SLICE_X18Y36         FDRE                                         r  dac_channel1/phase1_reg[9]_replica/C  (IS_INVERTED)
                         clock pessimism              0.587    61.157    
                         clock uncertainty           -0.326    60.831    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)       -0.187    60.644    dac_channel1/phase1_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         60.644    
                         arrival time                         -63.785    
  -------------------------------------------------------------------
                         slack                                 -3.141    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out4_clk_wiz_0 fall@61.966ns - clk_out4_clk_wiz_0_1 fall@61.963ns)
  Data Path Delay:        2.534ns  (logic 1.560ns (61.562%)  route 0.974ns (38.438%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 60.570 - 61.966 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 61.178 - 61.963 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     61.963    61.963 f  
    M9                                                0.000    61.963 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.963    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    63.428 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.662    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.866 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    59.526    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    59.622 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.555    61.178    dac_channel1/clk_out4
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.459    61.637 r  dac_channel1/phase1_reg[5]/Q
                         net (fo=45, routed)          0.779    62.415    adc_ch/addra[5]
    SLICE_X16Y34         LUT2 (Prop_lut2_I1_O)        0.124    62.539 r  adc_ch/phase1[4]_i_4/O
                         net (fo=1, routed)           0.000    62.539    adc_ch/phase1[4]_i_4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.089 r  adc_ch/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.089    adc_ch/phase1_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.203 r  adc_ch/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.203    adc_ch/phase1_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    63.516 r  adc_ch/phase1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.196    63.712    dac_channel1/phase1_reg[15]_0[3]
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     61.966    61.966 f  
    M9                                                0.000    61.966 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.966    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    63.360 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.522    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    57.460 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    59.041    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.132 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.438    60.570    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.587    61.157    
                         clock uncertainty           -0.326    60.831    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)       -0.241    60.590    dac_channel1/phase1_reg[15]
  -------------------------------------------------------------------
                         required time                         60.590    
                         arrival time                         -63.712    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out4_clk_wiz_0 fall@61.966ns - clk_out4_clk_wiz_0_1 fall@61.963ns)
  Data Path Delay:        2.557ns  (logic 1.581ns (61.822%)  route 0.976ns (38.178%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 60.570 - 61.966 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 61.178 - 61.963 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     61.963    61.963 f  
    M9                                                0.000    61.963 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.963    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    63.428 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.662    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.866 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    59.526    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    59.622 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.555    61.178    dac_channel1/clk_out4
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.459    61.637 r  dac_channel1/phase1_reg[5]/Q
                         net (fo=45, routed)          0.779    62.415    adc_ch/addra[5]
    SLICE_X16Y34         LUT2 (Prop_lut2_I1_O)        0.124    62.539 r  adc_ch/phase1[4]_i_4/O
                         net (fo=1, routed)           0.000    62.539    adc_ch/phase1[4]_i_4_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.089 r  adc_ch/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.089    adc_ch/phase1_reg[4]_i_1_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.203 r  adc_ch/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.203    adc_ch/phase1_reg[8]_i_1_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.537 r  adc_ch/phase1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.198    63.735    dac_channel1/phase1_reg[15]_0[1]
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     61.966    61.966 f  
    M9                                                0.000    61.966 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.966    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    63.360 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.522    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    57.460 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    59.041    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.132 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.438    60.570    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.587    61.157    
                         clock uncertainty           -0.326    60.831    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)       -0.216    60.615    dac_channel1/phase1_reg[13]
  -------------------------------------------------------------------
                         required time                         60.615    
                         arrival time                         -63.735    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -3.109ns  (required time - arrival time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.356ns  (logic 0.580ns (24.617%)  route 1.776ns (75.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 39.955 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 40.523 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.555    40.523    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X21Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.456    40.979 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          1.279    42.259    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_4
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.124    42.383 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_107/O
                         net (fo=1, routed)           0.497    42.879    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_54
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.479    39.955    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.456    
                         clock uncertainty           -0.326    40.130    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.770    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.770    
                         arrival time                         -42.879    
  -------------------------------------------------------------------
                         slack                                 -3.109    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.781%)  route 1.760ns (75.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 39.949 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 40.523 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.555    40.523    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X21Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.456    40.979 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          0.976    41.956    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_4
    SLICE_X14Y17         LUT4 (Prop_lut4_I3_O)        0.124    42.080 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_115/O
                         net (fo=1, routed)           0.784    42.864    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_58
    RAMB36_X0Y3          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.473    39.949    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.450    
                         clock uncertainty           -0.326    40.124    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.764    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.764    
                         arrival time                         -42.864    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.420ns  (logic 0.580ns (23.969%)  route 1.840ns (76.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 39.960 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 40.526 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.558    40.526    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X27Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456    40.982 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=8, routed)           1.192    42.174    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/pwropt_2
    SLICE_X27Y2          LUT4 (Prop_lut4_I1_O)        0.124    42.298 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.648    42.946    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19
    RAMB36_X1Y0          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.484    39.960    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573    40.533    
                         clock uncertainty           -0.326    40.207    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    39.847    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.847    
                         arrival time                         -42.946    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.075ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.384ns  (logic 0.580ns (24.324%)  route 1.804ns (75.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 39.953 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 40.531 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.563    40.531    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y48         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    40.987 f  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_2/Q
                         net (fo=4, routed)           1.040    42.027    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]_repN_2_alias
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.124    42.151 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_151/O
                         net (fo=1, routed)           0.764    42.916    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_76
    RAMB36_X0Y8          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.477    39.953    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.526    
                         clock uncertainty           -0.326    40.200    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.840    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.840    
                         arrival time                         -42.916    
  -------------------------------------------------------------------
                         slack                                 -3.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.402%)  route 0.325ns (63.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.563    -0.527    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y7          FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.386 f  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.173    -0.213    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/sel_pipe[3]_repN_2_alias
    SLICE_X24Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_41/O
                         net (fo=1, routed)           0.152    -0.016    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_21
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.875    -0.718    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.468    
                         clock uncertainty            0.326    -0.142    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.073    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.540ns  (logic 0.416ns (76.971%)  route 0.124ns (23.029%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    20.664 r  adc_ch/phase2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.664    dac_channel1/phase2_reg[15]_0[0]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[12]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.664    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.247%)  route 0.325ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/Q
                         net (fo=1, routed)           0.325    -0.068    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]_repN_1
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    -0.768    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.248    -0.520    
                         clock uncertainty            0.326    -0.194    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.066    -0.128    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.519ns  (logic 0.396ns (76.285%)  route 0.123ns (23.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 19.887 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 20.120 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    20.120    dac_channel1/clk_out4
    SLICE_X17Y33         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.146    20.266 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=45, routed)          0.123    20.389    adc_ch/addra[2]
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.045    20.434 r  adc_ch/phase1[0]_i_3/O
                         net (fo=1, routed)           0.000    20.434    adc_ch/phase1[0]_i_3_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    20.549 r  adc_ch/phase1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.549    adc_ch/phase1_reg[0]_i_1_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    20.639 r  adc_ch/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.639    dac_channel1/phase1_reg[7]_0[1]
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    19.887    dac_channel1/clk_out4
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.135    
                         clock uncertainty            0.326    20.461    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.112    20.573    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.573    
                         arrival time                          20.639    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.954%)  route 0.314ns (60.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.560    -0.530    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y57          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/Q
                         net (fo=1, routed)           0.162    -0.203    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/sel_pipe[3]_repN_3_alias
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.045    -0.158 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_85/O
                         net (fo=1, routed)           0.152    -0.006    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_43
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.871    -0.722    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
                         clock uncertainty            0.326    -0.145    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.076    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.553ns  (logic 0.429ns (77.511%)  route 0.124ns (22.489%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    20.677 r  adc_ch/phase2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.677    dac_channel1/phase2_reg[15]_0[2]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[14]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.790%)  route 0.349ns (71.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    -0.535    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/Q
                         net (fo=6, routed)           0.349    -0.045    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.823    -0.769    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.519    
                         clock uncertainty            0.326    -0.193    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.063    -0.130    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.675%)  route 0.351ns (71.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.351    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.824    -0.769    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.235    -0.534    
                         clock uncertainty            0.326    -0.208    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.070    -0.138    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.576ns  (logic 0.452ns (78.409%)  route 0.124ns (21.591%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    20.700 r  adc_ch/phase2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.700    dac_channel1/phase2_reg[15]_0[1]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[13]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.700    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase2_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.578ns  (logic 0.454ns (78.484%)  route 0.124ns (21.517%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.890 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.415    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.460 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.460    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.571 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.571    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.611 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.611    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    20.702 r  adc_ch/phase2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.702    dac_channel1/phase2_reg[15]_0[3]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.890    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[15]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.702    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        10.023ns  (logic 0.719ns (7.174%)  route 9.304ns (92.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 41266.207 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.393 41256.445    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X12Y82         LUT4 (Prop_lut4_I1_O)        0.297 41256.742 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__7/O
                         net (fo=1, routed)           0.910 41257.652    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.463 41266.207    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493 41266.699    
                         clock uncertainty           -0.326 41266.375    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443 41265.934    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.934    
                         arrival time                       -41257.648    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.306ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        9.796ns  (logic 0.741ns (7.565%)  route 9.055ns (92.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 41266.207 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.393 41256.445    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X12Y82         LUT4 (Prop_lut4_I3_O)        0.319 41256.766 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=1, routed)           0.661 41257.426    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.462 41266.203    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493 41266.695    
                         clock uncertainty           -0.326 41266.371    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647 41265.723    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.727    
                         arrival time                       -41257.422    
  -------------------------------------------------------------------
                         slack                                  8.306    

Slack (MET) :             8.348ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        9.964ns  (logic 0.719ns (7.216%)  route 9.245ns (92.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 41266.215 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.919 41255.969    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y77         LUT4 (Prop_lut4_I3_O)        0.297 41256.266 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.326 41257.594    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469 41266.211    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493 41266.703    
                         clock uncertainty           -0.326 41266.379    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443 41265.938    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.938    
                         arrival time                       -41257.590    
  -------------------------------------------------------------------
                         slack                                  8.348    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        9.619ns  (logic 0.422ns (4.387%)  route 9.197ns (95.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 41266.215 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          9.197 41257.246    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469 41266.211    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493 41266.703    
                         clock uncertainty           -0.326 41266.379    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739 41265.641    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                      41265.645    
                         arrival time                       -41257.246    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        9.624ns  (logic 0.743ns (7.720%)  route 8.881ns (92.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 41266.203 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.919 41255.969    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    SLICE_X12Y77         LUT4 (Prop_lut4_I3_O)        0.321 41256.289 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.962 41257.250    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X1Y15         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.458 41266.199    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493 41266.691    
                         clock uncertainty           -0.326 41266.367    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647 41265.719    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.723    
                         arrival time                       -41257.250    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        9.281ns  (logic 0.422ns (4.547%)  route 8.859ns (95.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 41266.211 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          8.859 41256.910    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y17         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.467 41266.211    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.493 41266.703    
                         clock uncertainty           -0.326 41266.379    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739 41265.641    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                      41265.641    
                         arrival time                       -41256.906    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        9.058ns  (logic 0.422ns (4.659%)  route 8.636ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 41266.215 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 r  dac_channel1/phase1_reg[14]/Q
                         net (fo=52, routed)          8.636 41256.688    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469 41266.211    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493 41266.703    
                         clock uncertainty           -0.326 41266.379    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741 41265.637    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                      41265.641    
                         arrival time                       -41256.684    
  -------------------------------------------------------------------
                         slack                                  8.957    

Slack (MET) :             8.977ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        9.332ns  (logic 0.719ns (7.704%)  route 8.613ns (92.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 41266.211 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.289 41255.340    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I3_O)        0.297 41255.637 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=1, routed)           1.325 41256.961    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.466 41266.207    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493 41266.699    
                         clock uncertainty           -0.326 41266.375    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443 41265.934    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.938    
                         arrival time                       -41256.957    
  -------------------------------------------------------------------
                         slack                                  8.977    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        8.907ns  (logic 0.422ns (4.738%)  route 8.485ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 41266.215 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 r  dac_channel1/phase1_reg[13]/Q
                         net (fo=52, routed)          8.485 41256.535    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.469 41266.211    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.493 41266.703    
                         clock uncertainty           -0.326 41266.379    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741 41265.637    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                      41265.641    
                         arrival time                       -41256.531    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        8.926ns  (logic 0.745ns (8.347%)  route 8.181ns (91.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 41266.203 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 41247.625 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.557 41247.629    dac_channel1/clk_out4
    SLICE_X17Y36         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.422 41248.051 f  dac_channel1/phase1_reg[12]/Q
                         net (fo=52, routed)          7.289 41255.340    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I1_O)        0.323 41255.664 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=1, routed)           0.892 41256.555    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         1.457 41266.199    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493 41266.691    
                         clock uncertainty           -0.326 41266.367    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647 41265.719    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.723    
                         arrival time                       -41256.555    
  -------------------------------------------------------------------
                         slack                                  9.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.402%)  route 0.325ns (63.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.563    -0.527    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X24Y7          FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.386 f  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.173    -0.213    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/sel_pipe[3]_repN_2_alias
    SLICE_X24Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_41/O
                         net (fo=1, routed)           0.152    -0.016    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_21
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.875    -0.718    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.468    
                         clock uncertainty            0.326    -0.142    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.073    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.247%)  route 0.325ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/Q
                         net (fo=1, routed)           0.325    -0.068    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]_repN_1
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    -0.768    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.248    -0.520    
                         clock uncertainty            0.326    -0.194    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.066    -0.128    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.540ns  (logic 0.416ns (76.971%)  route 0.124ns (23.029%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    20.665 r  adc_ch/phase2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.665    dac_channel1/phase2_reg[15]_0[0]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[12]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.665    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.519ns  (logic 0.396ns (76.285%)  route 0.123ns (23.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 19.886 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 20.120 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    20.120    dac_channel1/clk_out4
    SLICE_X17Y33         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.146    20.266 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=45, routed)          0.123    20.390    adc_ch/addra[2]
    SLICE_X16Y33         LUT2 (Prop_lut2_I1_O)        0.045    20.435 r  adc_ch/phase1[0]_i_3/O
                         net (fo=1, routed)           0.000    20.435    adc_ch/phase1[0]_i_3_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    20.550 r  adc_ch/phase1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.550    adc_ch/phase1_reg[0]_i_1_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    20.640 r  adc_ch/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.640    dac_channel1/phase1_reg[7]_0[1]
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.825    19.886    dac_channel1/clk_out4
    SLICE_X16Y34         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.135    
                         clock uncertainty            0.326    20.461    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.112    20.573    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.573    
                         arrival time                          20.640    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.954%)  route 0.314ns (60.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.560    -0.530    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y57          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/Q
                         net (fo=1, routed)           0.162    -0.203    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/sel_pipe[3]_repN_3_alias
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.045    -0.158 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_85/O
                         net (fo=1, routed)           0.152    -0.006    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_43
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.871    -0.722    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.471    
                         clock uncertainty            0.326    -0.145    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.076    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.553ns  (logic 0.429ns (77.511%)  route 0.124ns (22.489%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    20.678 r  adc_ch/phase2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.678    dac_channel1/phase2_reg[15]_0[2]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[14]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.678    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.790%)  route 0.349ns (71.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.555    -0.535    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y67          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica/Q
                         net (fo=6, routed)           0.349    -0.045    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.823    -0.769    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y65          FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.519    
                         clock uncertainty            0.326    -0.193    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.063    -0.130    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.675%)  route 0.351ns (71.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.556    -0.534    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.351    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.824    -0.769    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.235    -0.534    
                         clock uncertainty            0.326    -0.208    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.070    -0.138    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.576ns  (logic 0.452ns (78.409%)  route 0.124ns (21.591%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    20.701 r  adc_ch/phase2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.701    dac_channel1/phase2_reg[15]_0[1]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[13]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.701    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dac_channel1/phase2_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase2_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.578ns  (logic 0.454ns (78.484%)  route 0.124ns (21.517%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 19.889 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.559    20.124    dac_channel1/clk_out4
    SLICE_X12Y35         FDRE                                         r  dac_channel1/phase2_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.167    20.291 r  dac_channel1/phase2_reg[6]/Q
                         net (fo=45, routed)          0.124    20.416    adc_ch/addrb[6]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    20.461 r  adc_ch/phase2[4]_i_3/O
                         net (fo=1, routed)           0.000    20.461    adc_ch/phase2[4]_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    20.572 r  adc_ch/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.572    adc_ch/phase2_reg[4]_i_1_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    20.612 r  adc_ch/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.612    adc_ch/phase2_reg[8]_i_1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    20.703 r  adc_ch/phase2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.703    dac_channel1/phase2_reg[15]_0[3]
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=208, routed)         0.828    19.889    dac_channel1/clk_out4
    SLICE_X14Y37         FDRE                                         r  dac_channel1/phase2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.250    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.138    20.604    dac_channel1/phase2_reg[15]
  -------------------------------------------------------------------
                         required time                        -20.604    
                         arrival time                          20.703    
  -------------------------------------------------------------------
                         slack                                  0.099    





