// Seed: 3246125806
module module_0;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input uwire id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output tri id_11,
    output wand id_12,
    input supply0 id_13,
    input wand id_14,
    input wor id_15
    , id_19,
    input uwire id_16,
    input wor id_17
);
  assign id_11 = -1;
  logic id_20 = id_9;
  module_0 modCall_1 ();
  wire id_21;
  logic [1 : ""] id_22;
  ;
  if (1) assign id_22[1] = -1;
  else begin : LABEL_0
    assign id_19 = -1;
  end
  wire id_23;
  assign id_0 = id_7;
endmodule
