

================================================================
== Vitis HLS Report for 'forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:19:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.065 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       82|       82|  0.820 us|  0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       80|       80|         2|          2|        100|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     66|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     86|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|      86|    255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |add_42ns_42ns_42_1_1_U398  |add_42ns_42ns_42_1_1  |        0|   1|  0|   0|    0|
    |mul_25s_25s_50_1_1_U395    |mul_25s_25s_50_1_1    |        0|   2|  0|  26|    0|
    |sparsemux_9_2_25_1_1_U396  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_25_1_1_U397  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0|  66|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_233_p2       |         +|   0|  0|  13|           6|           1|
    |i_22_fu_245_p2           |         +|   0|  0|  12|           4|           1|
    |k_3_fu_381_p2            |         +|   0|  0|  10|           3|           1|
    |icmp_ln71_fu_227_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln74_3_fu_386_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln74_fu_251_p2      |      icmp|   0|  0|  12|           3|           4|
    |select_ln71_5_fu_265_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln71_6_fu_345_p3  |    select|   0|  0|  24|           1|           1|
    |select_ln71_fu_257_p3    |    select|   0|  0|   3|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 103|          28|          23|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load               |   9|          2|    3|          6|
    |i_fu_104                              |   9|          2|    4|          8|
    |indvar_flatten_fu_108                 |   9|          2|    6|         12|
    |k_fu_100                              |   9|          2|    3|          6|
    |temp_fu_96                            |   9|          2|   25|         50|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  86|         19|   53|        107|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |C_0_addr_reg_491       |   4|   0|    4|          0|
    |add_ln71_reg_441       |   6|   0|    6|          0|
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_104               |   4|   0|    4|          0|
    |icmp_ln74_reg_446      |   1|   0|    1|          0|
    |indvar_flatten_fu_108  |   6|   0|    6|          0|
    |k_fu_100               |   3|   0|    3|          0|
    |select_ln71_5_reg_456  |   4|   0|    4|          0|
    |select_ln71_reg_451    |   3|   0|    3|          0|
    |temp_fu_96             |  25|   0|   25|          0|
    |tmp_8_reg_486          |  25|   0|   25|          0|
    |trunc_ln74_reg_481     |   2|   0|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  86|   0|   86|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|weights_0_address0  |  out|    4|   ap_memory|                                                           weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|                                                           weights_0|         array|
|weights_0_q0        |   in|   25|   ap_memory|                                                           weights_0|         array|
|weights_1_address0  |  out|    4|   ap_memory|                                                           weights_1|         array|
|weights_1_ce0       |  out|    1|   ap_memory|                                                           weights_1|         array|
|weights_1_q0        |   in|   25|   ap_memory|                                                           weights_1|         array|
|weights_2_address0  |  out|    4|   ap_memory|                                                           weights_2|         array|
|weights_2_ce0       |  out|    1|   ap_memory|                                                           weights_2|         array|
|weights_2_q0        |   in|   25|   ap_memory|                                                           weights_2|         array|
|weights_3_address0  |  out|    4|   ap_memory|                                                           weights_3|         array|
|weights_3_ce0       |  out|    1|   ap_memory|                                                           weights_3|         array|
|weights_3_q0        |   in|   25|   ap_memory|                                                           weights_3|         array|
|p_read              |   in|   25|     ap_none|                                                              p_read|        scalar|
|p_read1             |   in|   25|     ap_none|                                                             p_read1|        scalar|
|p_read2             |   in|   25|     ap_none|                                                             p_read2|        scalar|
|p_read3             |   in|   25|     ap_none|                                                             p_read3|        scalar|
|C_0_address0        |  out|    4|   ap_memory|                                                                 C_0|         array|
|C_0_ce0             |  out|    1|   ap_memory|                                                                 C_0|         array|
|C_0_we0             |  out|    1|   ap_memory|                                                                 C_0|         array|
|C_0_d0              |  out|   25|   ap_memory|                                                                 C_0|         array|
+--------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [../layer.h:67->../layer.h:141]   --->   Operation 5 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../layer.h:74->../layer.h:141]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:71->../layer.h:141]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read37 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 9 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read26 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 10 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read15 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 11 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_142 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 12 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 0, i4 %i" [../layer.h:71->../layer.h:141]   --->   Operation 14 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln74 = store i3 0, i3 %k" [../layer.h:74->../layer.h:141]   --->   Operation 15 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 0, i25 %temp" [../layer.h:67->../layer.h:141]   --->   Operation 16 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [../layer.h:71->../layer.h:141]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%icmp_ln71 = icmp_eq  i6 %indvar_flatten_load, i6 40" [../layer.h:71->../layer.h:141]   --->   Operation 19 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln71 = add i6 %indvar_flatten_load, i6 1" [../layer.h:71->../layer.h:141]   --->   Operation 20 'add' 'add_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.for.body8.i.249, void %_Z6matmulILm10ELm4ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT1_EEXT_EERKS0_IS0_IS4_XT0_EEXT_EERKS0_IS5_XT0_EE.201.317.exit.exitStub" [../layer.h:71->../layer.h:141]   --->   Operation 21 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [../layer.h:74->../layer.h:141]   --->   Operation 22 'load' 'k_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../layer.h:71->../layer.h:141]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%i_22 = add i4 %i_load, i4 1" [../layer.h:71->../layer.h:141]   --->   Operation 24 'add' 'i_22' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%icmp_ln74 = icmp_eq  i3 %k_load, i3 4" [../layer.h:74->../layer.h:141]   --->   Operation 25 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i3 0, i3 %k_load" [../layer.h:71->../layer.h:141]   --->   Operation 26 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.45ns)   --->   "%select_ln71_5 = select i1 %icmp_ln74, i4 %i_22, i4 %i_load" [../layer.h:71->../layer.h:141]   --->   Operation 27 'select' 'select_ln71_5' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %select_ln71_5" [../layer.h:71->../layer.h:141]   --->   Operation 28 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i25 %weights_0, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 29 'getelementptr' 'weights_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i25 %weights_1, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 30 'getelementptr' 'weights_1_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i25 %weights_2, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 31 'getelementptr' 'weights_2_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr i25 %weights_3, i64 0, i64 %zext_ln71" [../layer.h:71->../layer.h:141]   --->   Operation 32 'getelementptr' 'weights_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.79ns)   --->   "%weights_0_load = load i4 %weights_0_addr" [../layer.h:79->../layer.h:141]   --->   Operation 33 'load' 'weights_0_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 34 [2/2] (0.79ns)   --->   "%weights_1_load = load i4 %weights_1_addr" [../layer.h:79->../layer.h:141]   --->   Operation 34 'load' 'weights_1_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%weights_2_load = load i4 %weights_2_addr" [../layer.h:79->../layer.h:141]   --->   Operation 35 'load' 'weights_2_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%weights_3_load = load i4 %weights_3_addr" [../layer.h:79->../layer.h:141]   --->   Operation 36 'load' 'weights_3_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i3 %select_ln71" [../layer.h:74->../layer.h:141]   --->   Operation 37 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.60ns)   --->   "%tmp_8 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_142, i2 1, i25 %p_read15, i2 2, i25 %p_read26, i2 3, i25 %p_read37, i25 0, i2 %trunc_ln74" [../layer.h:79->../layer.h:141]   --->   Operation 38 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln71)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i25 %C_0, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:141]   --->   Operation 39 'getelementptr' 'C_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%temp_load = load i25 %temp" [../layer.h:71->../layer.h:141]   --->   Operation 40 'load' 'temp_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.79ns)   --->   "%weights_0_load = load i4 %weights_0_addr" [../layer.h:79->../layer.h:141]   --->   Operation 43 'load' 'weights_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/2] (0.79ns)   --->   "%weights_1_load = load i4 %weights_1_addr" [../layer.h:79->../layer.h:141]   --->   Operation 44 'load' 'weights_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (0.79ns)   --->   "%weights_2_load = load i4 %weights_2_addr" [../layer.h:79->../layer.h:141]   --->   Operation 45 'load' 'weights_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/2] (0.79ns)   --->   "%weights_3_load = load i4 %weights_3_addr" [../layer.h:79->../layer.h:141]   --->   Operation 46 'load' 'weights_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:75->../layer.h:141]   --->   Operation 47 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [../layer.h:74->../layer.h:141]   --->   Operation 48 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.60ns)   --->   "%tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %weights_0_load, i2 1, i25 %weights_1_load, i2 2, i25 %weights_2_load, i2 3, i25 %weights_3_load, i25 0, i2 %trunc_ln74" [../layer.h:79->../layer.h:141]   --->   Operation 49 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i25 %tmp" [../layer.h:79->../layer.h:141]   --->   Operation 50 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i25 %tmp_8" [../layer.h:79->../layer.h:141]   --->   Operation 51 'sext' 'sext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %sext_ln79_1, i50 %sext_ln79" [../layer.h:79->../layer.h:141]   --->   Operation 52 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:141]   --->   Operation 53 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%select_ln71_6 = select i1 %icmp_ln74, i25 0, i25 %temp_load" [../layer.h:71->../layer.h:141]   --->   Operation 54 'select' 'select_ln71_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %select_ln71_6, i17 0" [../layer.h:79->../layer.h:141]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%trunc_ln79 = trunc i50 %mul_ln79" [../layer.h:79->../layer.h:141]   --->   Operation 56 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.06ns) (out node of the LUT)   --->   "%add_ln79 = add i42 %shl_ln, i42 %trunc_ln79" [../layer.h:79->../layer.h:141]   --->   Operation 57 'add' 'add_ln79' <Predicate = true> <Delay = 1.06> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i42 %add_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:141]   --->   Operation 58 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%temp_74 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %add_ln79, i32 17, i32 41" [../layer.h:79->../layer.h:141]   --->   Operation 59 'partselect' 'temp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin4" [../layer.h:79->../layer.h:141]   --->   Operation 60 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.74ns)   --->   "%k_3 = add i3 %select_ln71, i3 1" [../layer.h:74->../layer.h:141]   --->   Operation 61 'add' 'k_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.74ns)   --->   "%icmp_ln74_3 = icmp_eq  i3 %k_3, i3 4" [../layer.h:74->../layer.h:141]   --->   Operation 62 'icmp' 'icmp_ln74_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74_3, void %new.latch.for.body8.i.split, void %last.iter.for.body8.i.split" [../layer.h:74->../layer.h:141]   --->   Operation 63 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_74, i4 %C_0_addr" [../layer.h:81->../layer.h:141]   --->   Operation 64 'store' 'store_ln81' <Predicate = (icmp_ln74_3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln74 = br void %new.latch.for.body8.i.split" [../layer.h:74->../layer.h:141]   --->   Operation 65 'br' 'br_ln74' <Predicate = (icmp_ln74_3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.48ns)   --->   "%store_ln71 = store i6 %add_ln71, i6 %indvar_flatten" [../layer.h:71->../layer.h:141]   --->   Operation 66 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 %select_ln71_5, i4 %i" [../layer.h:71->../layer.h:141]   --->   Operation 67 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln74 = store i3 %k_3, i3 %k" [../layer.h:74->../layer.h:141]   --->   Operation 68 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 %temp_74, i25 %temp" [../layer.h:67->../layer.h:141]   --->   Operation 69 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.i" [../layer.h:74->../layer.h:141]   --->   Operation 70 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp                  (alloca           ) [ 011]
k                     (alloca           ) [ 011]
i                     (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 011]
p_read37              (read             ) [ 000]
p_read26              (read             ) [ 000]
p_read15              (read             ) [ 000]
p_read_142            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln71            (store            ) [ 000]
store_ln74            (store            ) [ 000]
store_ln67            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln71             (icmp             ) [ 010]
add_ln71              (add              ) [ 001]
br_ln71               (br               ) [ 000]
k_load                (load             ) [ 000]
i_load                (load             ) [ 000]
i_22                  (add              ) [ 000]
icmp_ln74             (icmp             ) [ 001]
select_ln71           (select           ) [ 001]
select_ln71_5         (select           ) [ 001]
zext_ln71             (zext             ) [ 000]
weights_0_addr        (getelementptr    ) [ 001]
weights_1_addr        (getelementptr    ) [ 001]
weights_2_addr        (getelementptr    ) [ 001]
weights_3_addr        (getelementptr    ) [ 001]
trunc_ln74            (trunc            ) [ 001]
tmp_8                 (sparsemux        ) [ 001]
C_0_addr              (getelementptr    ) [ 001]
temp_load             (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
weights_0_load        (load             ) [ 000]
weights_1_load        (load             ) [ 000]
weights_2_load        (load             ) [ 000]
weights_3_load        (load             ) [ 000]
specpipeline_ln75     (specpipeline     ) [ 000]
rbegin4               (specregionbegin  ) [ 000]
tmp                   (sparsemux        ) [ 000]
sext_ln79             (sext             ) [ 000]
sext_ln79_1           (sext             ) [ 000]
mul_ln79              (mul              ) [ 000]
specfucore_ln76       (specfucore       ) [ 000]
select_ln71_6         (select           ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
trunc_ln79            (trunc            ) [ 000]
add_ln79              (add              ) [ 000]
specfucore_ln77       (specfucore       ) [ 000]
temp_74               (partselect       ) [ 000]
rend5                 (specregionend    ) [ 000]
k_3                   (add              ) [ 000]
icmp_ln74_3           (icmp             ) [ 001]
br_ln74               (br               ) [ 000]
store_ln81            (store            ) [ 000]
br_ln74               (br               ) [ 000]
store_ln71            (store            ) [ 000]
store_ln71            (store            ) [ 000]
store_ln74            (store            ) [ 000]
store_ln67            (store            ) [ 000]
br_ln74               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="temp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read37_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="25" slack="0"/>
<pin id="114" dir="0" index="1" bw="25" slack="0"/>
<pin id="115" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read26_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="25" slack="0"/>
<pin id="120" dir="0" index="1" bw="25" slack="0"/>
<pin id="121" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read15_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="25" slack="0"/>
<pin id="126" dir="0" index="1" bw="25" slack="0"/>
<pin id="127" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_142_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="25" slack="0"/>
<pin id="132" dir="0" index="1" bw="25" slack="0"/>
<pin id="133" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_142/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="weights_0_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="25" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="weights_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="weights_2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="25" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="weights_3_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="25" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_3_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_1_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_2_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_3_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="C_0_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="25" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln81_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="0" index="1" bw="25" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mul_ln79_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="25" slack="0"/>
<pin id="202" dir="0" index="1" bw="25" slack="0"/>
<pin id="203" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln71_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln74_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln67_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="25" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln71_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln71_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="k_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_22_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln74_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln71_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln71_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_5/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln71_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln74_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="25" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="0" index="2" bw="25" slack="0"/>
<pin id="290" dir="0" index="3" bw="2" slack="0"/>
<pin id="291" dir="0" index="4" bw="25" slack="0"/>
<pin id="292" dir="0" index="5" bw="2" slack="0"/>
<pin id="293" dir="0" index="6" bw="25" slack="0"/>
<pin id="294" dir="0" index="7" bw="2" slack="0"/>
<pin id="295" dir="0" index="8" bw="25" slack="0"/>
<pin id="296" dir="0" index="9" bw="25" slack="0"/>
<pin id="297" dir="0" index="10" bw="2" slack="0"/>
<pin id="298" dir="1" index="11" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="temp_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="25" slack="1"/>
<pin id="312" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="25" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="0" index="2" bw="25" slack="0"/>
<pin id="317" dir="0" index="3" bw="2" slack="0"/>
<pin id="318" dir="0" index="4" bw="25" slack="0"/>
<pin id="319" dir="0" index="5" bw="2" slack="0"/>
<pin id="320" dir="0" index="6" bw="25" slack="0"/>
<pin id="321" dir="0" index="7" bw="2" slack="0"/>
<pin id="322" dir="0" index="8" bw="25" slack="0"/>
<pin id="323" dir="0" index="9" bw="25" slack="0"/>
<pin id="324" dir="0" index="10" bw="2" slack="1"/>
<pin id="325" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln79_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="25" slack="0"/>
<pin id="338" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln79_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="25" slack="1"/>
<pin id="343" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln71_6_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="25" slack="0"/>
<pin id="348" dir="0" index="2" bw="25" slack="0"/>
<pin id="349" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_6/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="shl_ln_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="42" slack="0"/>
<pin id="354" dir="0" index="1" bw="25" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln79_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="50" slack="0"/>
<pin id="362" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln79_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="42" slack="0"/>
<pin id="366" dir="0" index="1" bw="42" slack="0"/>
<pin id="367" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="temp_74_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="25" slack="0"/>
<pin id="372" dir="0" index="1" bw="42" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_74/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="k_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln74_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74_3/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln71_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="1"/>
<pin id="394" dir="0" index="1" bw="6" slack="1"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln71_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="0" index="1" bw="4" slack="1"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln74_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="1"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln67_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="25" slack="0"/>
<pin id="407" dir="0" index="1" bw="25" slack="1"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="temp_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="25" slack="0"/>
<pin id="412" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="417" class="1005" name="k_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="431" class="1005" name="indvar_flatten_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="441" class="1005" name="add_ln71_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="1"/>
<pin id="443" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln74_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="451" class="1005" name="select_ln71_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="1"/>
<pin id="453" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="456" class="1005" name="select_ln71_5_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_5 "/>
</bind>
</comp>

<comp id="461" class="1005" name="weights_0_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="weights_1_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="1"/>
<pin id="468" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="weights_2_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="weights_3_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_3_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="trunc_ln74_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="1"/>
<pin id="483" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln74 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_8_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="25" slack="1"/>
<pin id="488" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="491" class="1005" name="C_0_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="1"/>
<pin id="493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="C_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="136" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="143" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="150" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="157" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="239" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="239" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="251" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="245" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="242" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="285"><net_src comp="257" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="301"><net_src comp="130" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="303"><net_src comp="124" pin="2"/><net_sink comp="286" pin=4"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="286" pin=5"/></net>

<net id="305"><net_src comp="118" pin="2"/><net_sink comp="286" pin=6"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="286" pin=7"/></net>

<net id="307"><net_src comp="112" pin="2"/><net_sink comp="286" pin=8"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="286" pin=9"/></net>

<net id="309"><net_src comp="282" pin="1"/><net_sink comp="286" pin=10"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="328"><net_src comp="164" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="330"><net_src comp="170" pin="3"/><net_sink comp="313" pin=4"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="313" pin=5"/></net>

<net id="332"><net_src comp="176" pin="3"/><net_sink comp="313" pin=6"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="313" pin=7"/></net>

<net id="334"><net_src comp="182" pin="3"/><net_sink comp="313" pin=8"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="313" pin=9"/></net>

<net id="339"><net_src comp="313" pin="11"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="310" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="345" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="200" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="352" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="86" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="88" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="90" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="380"><net_src comp="370" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="385"><net_src comp="94" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="404"><net_src comp="381" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="370" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="96" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="420"><net_src comp="100" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="427"><net_src comp="104" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="434"><net_src comp="108" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="444"><net_src comp="233" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="449"><net_src comp="251" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="454"><net_src comp="257" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="459"><net_src comp="265" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="464"><net_src comp="136" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="469"><net_src comp="143" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="474"><net_src comp="150" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="479"><net_src comp="157" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="484"><net_src comp="282" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="313" pin=10"/></net>

<net id="489"><net_src comp="286" pin="11"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="494"><net_src comp="188" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="195" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_0 | {}
	Port: weights_1 | {}
	Port: weights_2 | {}
	Port: weights_3 | {}
	Port: C_0 | {2 }
 - Input state : 
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : weights_0 | {1 2 }
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : weights_1 | {1 2 }
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : weights_2 | {1 2 }
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : weights_3 | {1 2 }
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read | {1 }
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read1 | {1 }
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read2 | {1 }
	Port: forwardPropagation<4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln71 : 1
		store_ln74 : 1
		store_ln67 : 1
		indvar_flatten_load : 1
		icmp_ln71 : 2
		add_ln71 : 2
		br_ln71 : 3
		k_load : 1
		i_load : 1
		i_22 : 2
		icmp_ln74 : 2
		select_ln71 : 3
		select_ln71_5 : 3
		zext_ln71 : 4
		weights_0_addr : 5
		weights_1_addr : 5
		weights_2_addr : 5
		weights_3_addr : 5
		weights_0_load : 6
		weights_1_load : 6
		weights_2_load : 6
		weights_3_load : 6
		trunc_ln74 : 4
		tmp_8 : 5
		C_0_addr : 5
	State 2
		tmp : 1
		sext_ln79 : 2
		mul_ln79 : 3
		specfucore_ln76 : 4
		select_ln71_6 : 1
		shl_ln : 2
		trunc_ln79 : 4
		add_ln79 : 5
		specfucore_ln77 : 6
		temp_74 : 6
		rend5 : 1
		icmp_ln74_3 : 1
		br_ln74 : 2
		store_ln81 : 7
		store_ln74 : 1
		store_ln67 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
| sparsemux|      tmp_8_fu_286      |    0    |    0    |    20   |
|          |       tmp_fu_313       |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln71_fu_233    |    0    |    0    |    13   |
|    add   |       i_22_fu_245      |    0    |    0    |    12   |
|          |     add_ln79_fu_364    |    1    |    0    |    0    |
|          |       k_3_fu_381       |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln71_fu_227    |    0    |    0    |    13   |
|   icmp   |    icmp_ln74_fu_251    |    0    |    0    |    10   |
|          |   icmp_ln74_3_fu_386   |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln71_fu_257   |    0    |    0    |    3    |
|  select  |  select_ln71_5_fu_265  |    0    |    0    |    4    |
|          |  select_ln71_6_fu_345  |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln79_fu_200    |    2    |    0    |    26   |
|----------|------------------------|---------|---------|---------|
|          |  p_read37_read_fu_112  |    0    |    0    |    0    |
|   read   |  p_read26_read_fu_118  |    0    |    0    |    0    |
|          |  p_read15_read_fu_124  |    0    |    0    |    0    |
|          | p_read_142_read_fu_130 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln71_fu_273    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln74_fu_282   |    0    |    0    |    0    |
|          |    trunc_ln79_fu_360   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln79_fu_336    |    0    |    0    |    0    |
|          |   sext_ln79_1_fu_341   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_352     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     temp_74_fu_370     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   165   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   C_0_addr_reg_491   |    4   |
|   add_ln71_reg_441   |    6   |
|       i_reg_424      |    4   |
|   icmp_ln74_reg_446  |    1   |
|indvar_flatten_reg_431|    6   |
|       k_reg_417      |    3   |
| select_ln71_5_reg_456|    4   |
|  select_ln71_reg_451 |    3   |
|     temp_reg_410     |   25   |
|     tmp_8_reg_486    |   25   |
|  trunc_ln74_reg_481  |    2   |
|weights_0_addr_reg_461|    4   |
|weights_1_addr_reg_466|    4   |
|weights_2_addr_reg_471|    4   |
|weights_3_addr_reg_476|    4   |
+----------------------+--------+
|         Total        |   99   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_164 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_170 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_176 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   32   ||  1.956  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   36   |
|  Register |    -   |    -   |   99   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   99   |   201  |
+-----------+--------+--------+--------+--------+
