{
  "processor": "ARM1",
  "year": 1985,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 8.0,
    "transistors": 25000,
    "technology": "3\u00b5m CMOS",
    "package": "84-pin PLCC"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      17
    ],
    "typical_cpi": 1.8
  },
  "validated_performance": {
    "ips_min": 3000000,
    "ips_max": 6000000,
    "mips_typical": 3.0
  },
  "notes": "First ARM processor",
  "model_accuracy": {
    "target_error_pct": 15,
    "confidence": "Medium"
  },
  "sources": [
    {
      "type": "wikichip",
      "name": "WikiChip",
      "url": "https://en.wikichip.org/wiki/acorn/microarchitectures/arm1",
      "verified": false
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia ARM",
      "url": "https://en.wikipedia.org/wiki/ARM_architecture",
      "verified": true
    }
  ],
  "validation_date": "2026-01-27",
  "timing_tests": [
    {
      "name": "MOV_R_R",
      "category": "data_transfer",
      "expected_cycles": 1,
      "source": "reference"
    },
    {
      "name": "ADD_R_R_R",
      "category": "alu",
      "expected_cycles": 1,
      "source": "reference"
    },
    {
      "name": "LDR",
      "category": "memory",
      "expected_cycles": 3,
      "source": "reference"
    },
    {
      "name": "STR",
      "category": "memory",
      "expected_cycles": 2,
      "source": "reference"
    },
    {
      "name": "B",
      "category": "control",
      "expected_cycles": 3,
      "source": "reference"
    },
    {
      "name": "BL",
      "category": "control",
      "expected_cycles": 3,
      "source": "reference"
    },
    {
      "name": "MUL",
      "category": "mul_div",
      "expected_cycles": 16,
      "source": "reference",
      "notes": "variable, 2-17 cycles"
    },
    {
      "name": "MOV_r_r",
      "category": "data_transfer",
      "expected_cycles": 1,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "MOV_r_imm",
      "category": "data_transfer",
      "expected_cycles": 1,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    },
    {
      "name": "ADD_r_r",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": null,
      "error_percent": null,
      "passed": false,
      "source": "datasheet"
    }
  ],
  "accuracy": {
    "expected_cpi": 1.8,
    "expected_ipc": 0.5556,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 1.856,
    "cpi_error_percent": 3.1,
    "ipc_error_percent": 3.1,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-28",
    "notes": "Model calibrated and validated"
  }
}