{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394829878561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394829878561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 14:44:38 2014 " "Processing started: Fri Mar 14 14:44:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394829878561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394829878561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fir -c fir " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394829878561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_6_1200mv_85c_slow.svo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir_6_1200mv_85c_slow.svo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829887484 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_6_1200mv_0c_slow.svo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir_6_1200mv_0c_slow.svo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829891728 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_min_1200mv_0c_fast.svo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir_min_1200mv_0c_fast.svo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829897016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir.svo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir.svo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829902117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_6_1200mv_85c_v_slow.sdo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir_6_1200mv_85c_v_slow.sdo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829905003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_6_1200mv_0c_v_slow.sdo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir_6_1200mv_0c_v_slow.sdo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829908123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_min_1200mv_0c_v_fast.sdo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir_min_1200mv_0c_v_fast.sdo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829911150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_v.sdo Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/ simulation " "Generated file fir_v.sdo in folder \"Z:/Users/austinglaser/src/ecen3000/labs/lab6/fir_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1394829914441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394829914972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 14:45:14 2014 " "Processing ended: Fri Mar 14 14:45:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394829914972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394829914972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394829914972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394829914972 ""}
