

================================================================
== Vitis HLS Report for 'gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop'
================================================================
* Date:           Wed Sep  4 19:39:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.739 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1926|     1926|  6.356 us|  6.356 us|  1926|  1926|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ColLoop  |     1924|     1924|         6|          1|          1|  1920|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      99|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     203|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     203|     217|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_10ns_26_4_1_U70  |mul_mul_16ns_10ns_26_4_1  |    i0 * i1|
    |mul_mul_16ns_10ns_26_4_1_U71  |mul_mul_16ns_10ns_26_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_V_6_fu_127_p2            |         +|   0|  0|  18|          11|           1|
    |and_ln116_fu_221_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_1_fu_191_p2      |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln47_fu_159_p2        |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln90_fu_121_p2        |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_146_p2         |        or|   0|  0|   2|           1|           1|
    |t_V_1_fu_206_p3            |    select|   0|  0|  10|           1|           2|
    |t_V_2_fu_214_p3            |    select|   0|  0|  10|           1|          10|
    |t_V_4_fu_225_p3            |    select|   0|  0|  10|           1|          10|
    |t_V_fu_174_p3              |    select|   0|  0|  10|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  99|          48|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_V_5   |   9|          2|   11|         22|
    |gain_out_data240_blk_n   |   9|          2|    1|          2|
    |imgInput2_data239_blk_n  |   9|          2|    1|          2|
    |j_V_fu_64                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |conv3_i11_i_i152_i_cast_reg_260   |  16|   0|   26|         10|
    |conv3_i11_i_i214_i_cast_reg_265   |  16|   0|   26|         10|
    |j_V_fu_64                         |  11|   0|   11|          0|
    |t_V_4_reg_291                     |  10|   0|   10|          0|
    |tmp_V_reg_280                     |  10|   0|   10|          0|
    |trunc_ln1073_reg_274              |   1|   0|    1|          0|
    |tmp_V_reg_280                     |  64|  32|   10|          0|
    |trunc_ln1073_reg_274              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 203|  64|  106|         20|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop|  return value|
|imgInput2_data239_dout            |   in|   10|     ap_fifo|                                   imgInput2_data239|       pointer|
|imgInput2_data239_num_data_valid  |   in|    2|     ap_fifo|                                   imgInput2_data239|       pointer|
|imgInput2_data239_fifo_cap        |   in|    2|     ap_fifo|                                   imgInput2_data239|       pointer|
|imgInput2_data239_empty_n         |   in|    1|     ap_fifo|                                   imgInput2_data239|       pointer|
|imgInput2_data239_read            |  out|    1|     ap_fifo|                                   imgInput2_data239|       pointer|
|gain_out_data240_din              |  out|   10|     ap_fifo|                                    gain_out_data240|       pointer|
|gain_out_data240_num_data_valid   |   in|    2|     ap_fifo|                                    gain_out_data240|       pointer|
|gain_out_data240_fifo_cap         |   in|    2|     ap_fifo|                                    gain_out_data240|       pointer|
|gain_out_data240_full_n           |   in|    1|     ap_fifo|                                    gain_out_data240|       pointer|
|gain_out_data240_write            |  out|    1|     ap_fifo|                                    gain_out_data240|       pointer|
|p_read1                           |   in|   11|     ap_none|                                             p_read1|        scalar|
|trunc_ln                          |   in|    1|     ap_none|                                            trunc_ln|        scalar|
|conv3_i11_i_i214_i                |   in|   16|     ap_none|                                  conv3_i11_i_i214_i|        scalar|
|conv3_i11_i_i152_i                |   in|   16|     ap_none|                                  conv3_i11_i_i152_i|        scalar|
+----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 9 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv3_i11_i_i152_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i11_i_i152_i"   --->   Operation 10 'read' 'conv3_i11_i_i152_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv3_i11_i_i214_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i11_i_i214_i"   --->   Operation 11 'read' 'conv3_i11_i_i214_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln"   --->   Operation 12 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read13 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 13 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_i11_i_i152_i_cast = zext i16 %conv3_i11_i_i152_i_read"   --->   Operation 14 'zext' 'conv3_i11_i_i152_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv3_i11_i_i214_i_cast = zext i16 %conv3_i11_i_i214_i_read"   --->   Operation 15 'zext' 'conv3_i11_i_i214_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput2_data239, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_V_5 = load i11 %j_V"   --->   Operation 20 'load' 'j_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %j_V_5, i11 %p_read13" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 21 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%j_V_6 = add i11 %j_V_5, i11 1"   --->   Operation 22 'add' 'j_V_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.body11.i.split_ifconv, void %for.inc56.i.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 23 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i11 %j_V_5"   --->   Operation 24 'trunc' 'trunc_ln1073' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln90 = store i11 %j_V_6, i11 %j_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 25 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 26 [1/1] (1.20ns)   --->   "%tmp_V = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %imgInput2_data239" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %tmp_V"   --->   Operation 27 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 28 'mul' 'ret_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 29 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 30 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 30 'mul' 'ret_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 31 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 32 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 32 'mul' 'ret_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 33 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node t_V_2)   --->   "%or_ln112 = or i1 %trunc_ln1073, i1 %trunc_ln_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:112]   --->   Operation 34 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i26 %conv3_i11_i_i214_i_cast, i26 %zext_ln232"   --->   Operation 35 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_V, i32 17, i32 25" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.88ns)   --->   "%icmp_ln47 = icmp_ne  i9 %tmp, i9 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 37 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_V_2)   --->   "%trunc_ln9 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %ret_V, i32 7, i32 16"   --->   Operation 38 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_V_2)   --->   "%t_V = select i1 %icmp_ln47, i10 1023, i10 %trunc_ln9"   --->   Operation 39 'select' 't_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_39 = mul i26 %conv3_i11_i_i152_i_cast, i26 %zext_ln232"   --->   Operation 40 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i9 @_ssdm_op_PartSelect.i9.i26.i32.i32, i26 %ret_V_39, i32 17, i32 25" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 41 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln47_1 = icmp_ne  i9 %tmp_45, i9 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:47]   --->   Operation 42 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node t_V_4)   --->   "%trunc_ln260_3 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %ret_V_39, i32 7, i32 16"   --->   Operation 43 'partselect' 'trunc_ln260_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node t_V_4)   --->   "%t_V_1 = select i1 %icmp_ln47_1, i10 1023, i10 %trunc_ln260_3"   --->   Operation 44 'select' 't_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.40ns) (out node of the LUT)   --->   "%t_V_2 = select i1 %or_ln112, i10 %tmp_V, i10 %t_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:112]   --->   Operation 45 'select' 't_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node t_V_4)   --->   "%and_ln116 = and i1 %trunc_ln_read, i1 %trunc_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:116]   --->   Operation 46 'and' 'and_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.40ns) (out node of the LUT)   --->   "%t_V_4 = select i1 %and_ln116, i10 %t_V_1, i10 %t_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:116]   --->   Operation 47 'select' 't_V_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:92]   --->   Operation 48 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:91]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:79]   --->   Operation 50 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %gain_out_data240, i10 %t_V_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body11.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:90]   --->   Operation 52 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput2_data239]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i11_i_i214_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i11_i_i152_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gain_out_data240]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_V                     (alloca           ) [ 0100000]
conv3_i11_i_i152_i_read (read             ) [ 0000000]
conv3_i11_i_i214_i_read (read             ) [ 0000000]
trunc_ln_read           (read             ) [ 0111110]
p_read13                (read             ) [ 0000000]
conv3_i11_i_i152_i_cast (zext             ) [ 0111110]
conv3_i11_i_i214_i_cast (zext             ) [ 0111110]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
j_V_5                   (load             ) [ 0000000]
icmp_ln90               (icmp             ) [ 0111110]
j_V_6                   (add              ) [ 0000000]
br_ln90                 (br               ) [ 0000000]
trunc_ln1073            (trunc            ) [ 0111110]
store_ln90              (store            ) [ 0000000]
tmp_V                   (read             ) [ 0101110]
zext_ln232              (zext             ) [ 0101110]
or_ln112                (or               ) [ 0000000]
ret_V                   (mul              ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
icmp_ln47               (icmp             ) [ 0000000]
trunc_ln9               (partselect       ) [ 0000000]
t_V                     (select           ) [ 0000000]
ret_V_39                (mul              ) [ 0000000]
tmp_45                  (partselect       ) [ 0000000]
icmp_ln47_1             (icmp             ) [ 0000000]
trunc_ln260_3           (partselect       ) [ 0000000]
t_V_1                   (select           ) [ 0000000]
t_V_2                   (select           ) [ 0000000]
and_ln116               (and              ) [ 0000000]
t_V_4                   (select           ) [ 0100001]
specpipeline_ln92       (specpipeline     ) [ 0000000]
speclooptripcount_ln91  (speclooptripcount) [ 0000000]
specloopname_ln79       (specloopname     ) [ 0000000]
write_ln174             (write            ) [ 0000000]
br_ln90                 (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgInput2_data239">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput2_data239"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_i11_i_i214_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i11_i_i214_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_i11_i_i152_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i11_i_i152_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gain_out_data240">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_out_data240"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conv3_i11_i_i152_i_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i11_i_i152_i_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conv3_i11_i_i214_i_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i11_i_i214_i_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read13_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln174_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv3_i11_i_i152_i_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i11_i_i152_i_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv3_i11_i_i214_i_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i11_i_i214_i_cast/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="11" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_V_5_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_5/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln90_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="j_V_6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_6/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln1073_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1073/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln90_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="11" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln232_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_ln112_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="4"/>
<pin id="148" dir="0" index="1" bw="1" slack="4"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="26" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln47_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="0" index="1" bw="9" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="26" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="t_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_45_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="26" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="6" slack="0"/>
<pin id="187" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln47_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47_1/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln260_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="26" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln260_3/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="t_V_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="t_V_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="3"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_2/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="and_ln116_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="4"/>
<pin id="223" dir="0" index="1" bw="1" slack="4"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln116/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="t_V_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_4/5 "/>
</bind>
</comp>

<comp id="233" class="1007" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="240" class="1007" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_39/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="trunc_ln_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="4"/>
<pin id="256" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="conv3_i11_i_i152_i_cast_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="26" slack="1"/>
<pin id="262" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i11_i_i152_i_cast "/>
</bind>
</comp>

<comp id="265" class="1005" name="conv3_i11_i_i214_i_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="26" slack="1"/>
<pin id="267" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i11_i_i214_i_cast "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln90_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="4"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="274" class="1005" name="trunc_ln1073_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="4"/>
<pin id="276" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln1073 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="3"/>
<pin id="282" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="zext_ln232_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="26" slack="1"/>
<pin id="287" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232 "/>
</bind>
</comp>

<comp id="291" class="1005" name="t_V_4_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="1"/>
<pin id="293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="68" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="74" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="86" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="118" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="127" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="92" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="150" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="179"><net_src comp="159" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="165" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="191" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="197" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="146" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="174" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="206" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="214" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="142" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="238"><net_src comp="233" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="239"><net_src comp="233" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="244"><net_src comp="142" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="245"><net_src comp="240" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="250"><net_src comp="64" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="257"><net_src comp="80" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="263"><net_src comp="105" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="268"><net_src comp="109" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="273"><net_src comp="121" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="133" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="283"><net_src comp="92" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="288"><net_src comp="142" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="294"><net_src comp="225" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput2_data239 | {}
	Port: gain_out_data240 | {6 }
 - Input state : 
	Port: gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop : p_read1 | {1 }
	Port: gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop : imgInput2_data239 | {2 }
	Port: gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop : trunc_ln | {1 }
	Port: gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop : conv3_i11_i_i214_i | {1 }
	Port: gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop : conv3_i11_i_i152_i | {1 }
	Port: gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop : gain_out_data240 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_V_5 : 1
		icmp_ln90 : 2
		j_V_6 : 2
		br_ln90 : 3
		trunc_ln1073 : 2
		store_ln90 : 3
	State 2
		ret_V : 1
		ret_V_39 : 1
	State 3
	State 4
	State 5
		tmp : 1
		icmp_ln47 : 2
		trunc_ln9 : 1
		t_V : 3
		tmp_45 : 1
		icmp_ln47_1 : 2
		trunc_ln260_3 : 1
		t_V_1 : 3
		t_V_2 : 4
		t_V_4 : 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             t_V_fu_174             |    0    |    0    |    10   |
|  select  |            t_V_1_fu_206            |    0    |    0    |    10   |
|          |            t_V_2_fu_214            |    0    |    0    |    10   |
|          |            t_V_4_fu_225            |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln90_fu_121          |    0    |    0    |    11   |
|   icmp   |          icmp_ln47_fu_159          |    0    |    0    |    11   |
|          |         icmp_ln47_1_fu_191         |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|
|    add   |            j_V_6_fu_127            |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|    or    |           or_ln112_fu_146          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    and   |          and_ln116_fu_221          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             grp_fu_233             |    1    |    0    |    0    |
|          |             grp_fu_240             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          | conv3_i11_i_i152_i_read_read_fu_68 |    0    |    0    |    0    |
|          | conv3_i11_i_i214_i_read_read_fu_74 |    0    |    0    |    0    |
|   read   |      trunc_ln_read_read_fu_80      |    0    |    0    |    0    |
|          |         p_read13_read_fu_86        |    0    |    0    |    0    |
|          |          tmp_V_read_fu_92          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |       write_ln174_write_fu_98      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |   conv3_i11_i_i152_i_cast_fu_105   |    0    |    0    |    0    |
|   zext   |   conv3_i11_i_i214_i_cast_fu_109   |    0    |    0    |    0    |
|          |          zext_ln232_fu_142         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln1073_fu_133        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp_fu_150             |    0    |    0    |    0    |
|partselect|          trunc_ln9_fu_165          |    0    |    0    |    0    |
|          |            tmp_45_fu_182           |    0    |    0    |    0    |
|          |        trunc_ln260_3_fu_197        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    2    |    0    |    95   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|conv3_i11_i_i152_i_cast_reg_260|   26   |
|conv3_i11_i_i214_i_cast_reg_265|   26   |
|       icmp_ln90_reg_270       |    1   |
|          j_V_reg_247          |   11   |
|         t_V_4_reg_291         |   10   |
|         tmp_V_reg_280         |   10   |
|      trunc_ln1073_reg_274     |    1   |
|     trunc_ln_read_reg_254     |    1   |
|       zext_ln232_reg_285      |   26   |
+-------------------------------+--------+
|             Total             |   112  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_233 |  p1  |   2  |  10  |   20   ||    9    |
| grp_fu_240 |  p1  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   40   ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   112  |   113  |
+-----------+--------+--------+--------+--------+
