// Seed: 1490865515
module module_0 (
    id_1
);
  output wire id_1;
  always @(*) begin
    id_1 = id_2;
  end
endmodule
module module_1 (
    input  logic   id_0,
    output logic   id_1
    , id_4,
    output supply0 id_2
);
  assign id_1 = id_0;
  wire id_5;
  always @(1'b0) id_4 <= id_0;
  initial $display(1);
  wire id_6;
  module_0(
      id_5
  );
  always @(*) begin
    cover (id_5#(.id_6(1)));
  end
endmodule
