============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:01:05 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_7_1)       ext delay                     +100     100 R 
InputVector[12]                  in port         9 126.5    0    +0     100 R 
MULT/A4[31] 
  g1861__7654/B                                                  +0     100   
  g1861__7654/SUM                ADDF_E          2  37.7  172  +303     403 R 
  g1846__9867/B                                                  +0     403   
  g1846__9867/Z                  XNOR2_C         2  29.0  180  +146     549 F 
  g1829__1279/B                                                  +0     549   
  g1829__1279/Z                  XOR2_C          2  29.4  240  +182     731 R 
  CPA_1_g918__1377/A                                             +0     731   
  CPA_1_g918__1377/Z             AND2_H          1  21.1   74  +111     842 R 
  CPA_1_g916__7654/A                                             +0     842   
  CPA_1_g916__7654/COUT          ADDF_E          1  19.8  110  +219    1061 R 
  CPA_1_g915__7557/CIN                                           +0    1061   
  CPA_1_g915__7557/COUT          ADDF_E          1  19.8  109  +152    1213 R 
  CPA_1_g914__7837/CIN                                           +0    1213   
  CPA_1_g914__7837/COUT          ADDF_E          1  19.8  109  +152    1365 R 
  CPA_1_g913__6179/CIN                                           +0    1365   
  CPA_1_g913__6179/COUT          ADDF_E          1  19.8  109  +152    1517 R 
  CPA_1_g912__1279/CIN                                           +0    1517   
  CPA_1_g912__1279/COUT          ADDF_E          1  19.8  109  +152    1670 R 
  CPA_1_g911__3457/CIN                                           +0    1670   
  CPA_1_g911__3457/COUT          ADDF_E          1  19.8  109  +152    1822 R 
  CPA_1_g910__9771/CIN                                           +0    1822   
  CPA_1_g910__9771/COUT          ADDF_E          1  19.8  109  +152    1974 R 
  CPA_1_g909__2005/CIN                                           +0    1974   
  CPA_1_g909__2005/COUT          ADDF_E          1  19.8  109  +152    2126 R 
  CPA_1_g908__1122/CIN                                           +0    2126   
  CPA_1_g908__1122/COUT          ADDF_E          1  19.8  109  +152    2278 R 
  CPA_1_g907__2001/CIN                                           +0    2278   
  CPA_1_g907__2001/COUT          ADDF_E          1  19.8  109  +152    2430 R 
  CPA_1_g906__5927/CIN                                           +0    2430   
  CPA_1_g906__5927/COUT          ADDF_E          1  19.8  109  +152    2583 R 
  CPA_1_g905__6789/CIN                                           +0    2583   
  CPA_1_g905__6789/COUT          ADDF_E          1  19.8  109  +152    2735 R 
  CPA_1_g904__1591/CIN                                           +0    2735   
  CPA_1_g904__1591/COUT          ADDF_E          1  19.8  109  +152    2887 R 
  CPA_1_g903__9719/CIN                                           +0    2887   
  CPA_1_g903__9719/COUT          ADDF_E          1  19.8  109  +152    3039 R 
  CPA_1_g902__3377/CIN                                           +0    3039   
  CPA_1_g902__3377/COUT          ADDF_E          1  19.8  109  +152    3192 R 
  CPA_1_g901__9867/CIN                                           +0    3192   
  CPA_1_g901__9867/COUT          ADDF_E          1  19.8  109  +152    3344 R 
  CPA_1_g900__7765/CIN                                           +0    3344   
  CPA_1_g900__7765/COUT          ADDF_E          1  19.8  109  +152    3496 R 
  CPA_1_g899__7547/CIN                                           +0    3496   
  CPA_1_g899__7547/COUT          ADDF_E          1  19.8  109  +152    3648 R 
  CPA_1_g898__2833/CIN                                           +0    3648   
  CPA_1_g898__2833/COUT          ADDF_E          1  19.8  109  +152    3800 R 
  CPA_1_g897__2006/CIN                                           +0    3800   
  CPA_1_g897__2006/COUT          ADDF_E          1  19.8  109  +152    3952 R 
  CPA_1_g896__1297/CIN                                           +0    3952   
  CPA_1_g896__1297/SUM           ADDF_E          1   8.8   70  +142    4095 F 
MULT/OutputVector[38] 
OutputVector[38]            <<<  out port                        +0    4095 F 
(AddShift.sdc_line_12_21_1)      ext delay                     +200    4295 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15705ps 
Start-point  : InputVector[12]
End-point    : OutputVector[38]
