{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611827752708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611827752708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 18:55:52 2021 " "Processing started: Thu Jan 28 18:55:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611827752708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827752708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2 -c nios2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2 -c nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827752709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611827753353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611827753354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/nios2pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/nios2pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio " "Found entity 1: nios2pio" {  } { { "nios2pio/synthesis/nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2pio/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2pio/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_irq_mapper " "Found entity 1: nios2pio_irq_mapper" {  } { { "nios2pio/synthesis/submodules/nios2pio_irq_mapper.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0 " "Found entity 1: nios2pio_mm_interconnect_0" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2pio_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2pio_mm_interconnect_0_rsp_mux_001" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758288 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_rsp_mux " "Found entity 1: nios2pio_mm_interconnect_0_rsp_mux" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2pio_mm_interconnect_0_rsp_demux_002" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_rsp_demux " "Found entity 1: nios2pio_mm_interconnect_0_rsp_demux" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2pio_mm_interconnect_0_cmd_mux_002" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_cmd_mux " "Found entity 1: nios2pio_mm_interconnect_0_cmd_mux" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2pio_mm_interconnect_0_cmd_demux_001" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_cmd_demux " "Found entity 1: nios2pio_mm_interconnect_0_cmd_demux" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2pio/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2pio/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2pio/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758374 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2pio/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2pio/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2pio/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2pio_mm_interconnect_0_router_004_default_decode" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758401 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_mm_interconnect_0_router_004 " "Found entity 2: nios2pio_mm_interconnect_0_router_004" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2pio_mm_interconnect_0_router_002_default_decode" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758406 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_mm_interconnect_0_router_002 " "Found entity 2: nios2pio_mm_interconnect_0_router_002" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2pio_mm_interconnect_0_router_001_default_decode" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758410 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_mm_interconnect_0_router_001 " "Found entity 2: nios2pio_mm_interconnect_0_router_001" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2pio_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611827758414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_mm_interconnect_0_router_default_decode " "Found entity 1: nios2pio_mm_interconnect_0_router_default_decode" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758415 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_mm_interconnect_0_router " "Found entity 2: nios2pio_mm_interconnect_0_router" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2pio/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2pio/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2pio/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2pio/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_sysid_qsys_0 " "Found entity 1: nios2pio_sysid_qsys_0" {  } { { "nios2pio/synthesis/submodules/nios2pio_sysid_qsys_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_pio_1 " "Found entity 1: nios2pio_pio_1" {  } { { "nios2pio/synthesis/submodules/nios2pio_pio_1.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_pio_0 " "Found entity 1: nios2pio_pio_0" {  } { { "nios2pio/synthesis/submodules/nios2pio_pio_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_onchip_memory2_0 " "Found entity 1: nios2pio_onchip_memory2_0" {  } { { "nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_nios2_gen2_0 " "Found entity 1: nios2pio_nios2_gen2_0" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios2pio_nios2_gen2_0_cpu_test_bench" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios2pio_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios2pio_nios2_gen2_0_cpu_mult_cell" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios2pio_nios2_gen2_0_cpu_ic_data_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios2pio_nios2_gen2_0_cpu_ic_tag_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2pio_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios2pio_nios2_gen2_0_cpu_bht_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2pio_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios2pio_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2pio_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios2pio_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2pio_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios2pio_nios2_gen2_0_cpu_dc_tag_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2pio_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios2pio_nios2_gen2_0_cpu_dc_data_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2pio_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios2pio_nios2_gen2_0_cpu_dc_victim_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2pio_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios2pio_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2pio_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios2pio_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2pio_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios2pio_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2pio_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios2pio_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2pio_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios2pio_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2pio_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios2pio_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2pio_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios2pio_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2pio_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios2pio_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2pio_nios2_gen2_0_cpu " "Found entity 27: nios2pio_nios2_gen2_0_cpu" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "nios2pio/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2pio_jtag_uart_0_sim_scfifo_w" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758647 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_jtag_uart_0_scfifo_w " "Found entity 2: nios2pio_jtag_uart_0_scfifo_w" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758647 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2pio_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2pio_jtag_uart_0_sim_scfifo_r" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758647 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2pio_jtag_uart_0_scfifo_r " "Found entity 4: nios2pio_jtag_uart_0_scfifo_r" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758647 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2pio_jtag_uart_0 " "Found entity 5: nios2pio_jtag_uart_0" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827758647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827758647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2 " "Elaborating entity \"nios2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611827758799 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR nios2.v(11) " "Output port \"LEDR\" at nios2.v(11) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R nios2.v(15) " "Output port \"VGA_R\" at nios2.v(15) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G nios2.v(15) " "Output port \"VGA_G\" at nios2.v(15) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B nios2.v(15) " "Output port \"VGA_B\" at nios2.v(15) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR nios2.v(20) " "Output port \"DRAM_ADDR\" at nios2.v(20) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA nios2.v(21) " "Output port \"DRAM_BA\" at nios2.v(21) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PS2_CLK nios2.v(12) " "Output port \"PS2_CLK\" at nios2.v(12) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PS2_DAT nios2.v(12) " "Output port \"PS2_DAT\" at nios2.v(12) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS nios2.v(16) " "Output port \"VGA_HS\" at nios2.v(16) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS nios2.v(16) " "Output port \"VGA_VS\" at nios2.v(16) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758804 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK nios2.v(19) " "Output port \"DRAM_CLK\" at nios2.v(19) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DARM_CKE nios2.v(19) " "Output port \"DARM_CKE\" at nios2.v(19) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N nios2.v(22) " "Output port \"DRAM_CAS_N\" at nios2.v(22) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N nios2.v(22) " "Output port \"DRAM_RAS_N\" at nios2.v(22) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N nios2.v(23) " "Output port \"DRAM_CS_N\" at nios2.v(23) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N nios2.v(23) " "Output port \"DRAM_WE_N\" at nios2.v(23) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM nios2.v(24) " "Output port \"DRAM_UDQM\" at nios2.v(24) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM nios2.v(24) " "Output port \"DRAM_LDQM\" at nios2.v(24) has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611827758805 "|nios2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio nios2pio:u0 " "Elaborating entity \"nios2pio\" for hierarchy \"nios2pio:u0\"" {  } { { "nios2.v" "u0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827758916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_jtag_uart_0 nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2pio_jtag_uart_0\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2pio/synthesis/nios2pio.v" "jtag_uart_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827758955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_jtag_uart_0_scfifo_w nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2pio_jtag_uart_0_scfifo_w\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "the_nios2pio_jtag_uart_0_scfifo_w" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827758965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "wfifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827759678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827759681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827759681 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827759681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827759806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827759806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827759807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827759816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827759816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827759817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827759827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827759827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827759828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827759862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827759862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827759862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827760025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827760025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827760026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827760094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827760094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_w:the_nios2pio_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827760094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_jtag_uart_0_scfifo_r nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_r:the_nios2pio_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2pio_jtag_uart_0_scfifo_r\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|nios2pio_jtag_uart_0_scfifo_r:the_nios2pio_jtag_uart_0_scfifo_r\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "the_nios2pio_jtag_uart_0_scfifo_r" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827760098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "nios2pio_jtag_uart_0_alt_jtag_atlantic" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827760346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827760364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827760364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827760364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827760364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827760364 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827760364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2pio:u0\|nios2pio_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios2pio_nios2_gen2_0\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios2pio/synthesis/nios2pio.v" "nios2_gen2_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0.v" "cpu" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_test_bench nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_test_bench:the_nios2pio_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_test_bench:the_nios2pio_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_test_bench" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 5936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_ic_data_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_ic_data" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 6938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761657 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827761657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827761686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827761686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_data_module:nios2pio_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_ic_tag_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_ic_tag" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 7004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761710 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827761710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkc1 " "Found entity 1: altsyncram_pkc1" {  } { { "db/altsyncram_pkc1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_pkc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827761735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827761735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkc1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pkc1:auto_generated " "Elaborating entity \"altsyncram_pkc1\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_ic_tag_module:nios2pio_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_bht_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_bht_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_bht" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 7202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761751 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827761751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827761776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827761776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_bht_module:nios2pio_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_register_bank_a_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_register_bank_a" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 8143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761792 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827761792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827761821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827761821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_register_bank_b_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_b_module:nios2pio_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_register_bank_b_module:nios2pio_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_register_bank_b" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 8161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_mult_cell nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_mult_cell" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 8618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827761896 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827761896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827761944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827761944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827761983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762021 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827762021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762042 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762059 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762169 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762184 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_dc_tag_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_dc_tag" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 9040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762446 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827762446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqb1 " "Found entity 1: altsyncram_jqb1" {  } { { "db/altsyncram_jqb1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_jqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827762471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827762471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqb1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jqb1:auto_generated " "Elaborating entity \"altsyncram_jqb1\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_tag_module:nios2pio_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_dc_data_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_dc_data" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 9106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762511 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827762511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827762541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827762541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_data_module:nios2pio_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_dc_victim_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_dc_victim" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 9218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762566 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827762566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827762595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827762595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_dc_victim_module:nios2pio_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 9797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 10028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_debug nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827762813 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827762813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_break nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_break:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_break:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_td_mode nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios2pio_nios2_gen2_0_cpu_nios2_oci_td_mode:nios2pio_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios2pio_nios2_gen2_0_cpu_nios2_oci_td_mode:nios2pio_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_pib nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_pib:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_pib:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_oci_im nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_im:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_oci_im:the_nios2pio_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_nios2_ocimem nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "nios2pio_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827762994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763007 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827763007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827763034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827763034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_debug_slave_tck nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_nios2_gen2_0_cpu_debug_slave_tck:the_nios2pio_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_nios2_gen2_0_cpu_debug_slave_tck:the_nios2pio_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios2pio_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios2pio_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios2pio_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763122 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827763122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_nios2_gen2_0_cpu_nios2_oci\|nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_onchip_memory2_0 nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2pio_onchip_memory2_0\" for hierarchy \"nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios2pio/synthesis/nios2pio.v" "onchip_memory2_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2pio_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios2pio_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827763145 ""}  } { { "nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827763145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhg1 " "Found entity 1: altsyncram_uhg1" {  } { { "db/altsyncram_uhg1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/altsyncram_uhg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827763173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827763173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uhg1 nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uhg1:auto_generated " "Elaborating entity \"altsyncram_uhg1\" for hierarchy \"nios2pio:u0\|nios2pio_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uhg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_pio_0 nios2pio:u0\|nios2pio_pio_0:pio_0 " "Elaborating entity \"nios2pio_pio_0\" for hierarchy \"nios2pio:u0\|nios2pio_pio_0:pio_0\"" {  } { { "nios2pio/synthesis/nios2pio.v" "pio_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_pio_1 nios2pio:u0\|nios2pio_pio_1:pio_1 " "Elaborating entity \"nios2pio_pio_1\" for hierarchy \"nios2pio:u0\|nios2pio_pio_1:pio_1\"" {  } { { "nios2pio/synthesis/nios2pio.v" "pio_1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_sysid_qsys_0 nios2pio:u0\|nios2pio_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios2pio_sysid_qsys_0\" for hierarchy \"nios2pio:u0\|nios2pio_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios2pio/synthesis/nios2pio.v" "sysid_qsys_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2pio_mm_interconnect_0\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2pio/synthesis/nios2pio.v" "mm_interconnect_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2pio/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router:router " "Elaborating entity \"nios2pio_mm_interconnect_0_router\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router:router\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "router" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router_default_decode nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router:router\|nios2pio_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2pio_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router:router\|nios2pio_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router_001 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2pio_mm_interconnect_0_router_001\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "router_001" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router_001_default_decode nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_001:router_001\|nios2pio_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2pio_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_001:router_001\|nios2pio_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router_002 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2pio_mm_interconnect_0_router_002\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "router_002" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router_002_default_decode nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_002:router_002\|nios2pio_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2pio_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_002:router_002\|nios2pio_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router_004 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2pio_mm_interconnect_0_router_004\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_004:router_004\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "router_004" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_router_004_default_decode nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_004:router_004\|nios2pio_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2pio_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_router_004:router_004\|nios2pio_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_cmd_demux nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2pio_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "cmd_demux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_cmd_demux_001 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2pio_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_cmd_mux nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2pio_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "cmd_mux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_cmd_mux_002 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2pio_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_rsp_demux nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2pio_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "rsp_demux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_rsp_demux_002 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2pio_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_rsp_mux nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2pio_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "rsp_mux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_rsp_mux_001 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2pio_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_avalon_st_adapter nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2pio_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2pio:u0\|nios2pio_mm_interconnect_0:mm_interconnect_0\|nios2pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_irq_mapper nios2pio:u0\|nios2pio_irq_mapper:irq_mapper " "Elaborating entity \"nios2pio_irq_mapper\" for hierarchy \"nios2pio:u0\|nios2pio_irq_mapper:irq_mapper\"" {  } { { "nios2pio/synthesis/nios2pio.v" "irq_mapper" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2pio:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2pio:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios2pio/synthesis/nios2pio.v" "rst_controller" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/nios2pio.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2pio:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2pio:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2pio/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2pio:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2pio:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2pio/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827763659 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611827765370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.28.18:56:07 Progress: Loading sld1338336b/alt_sld_fab_wrapper_hw.tcl " "2021.01.28.18:56:07 Progress: Loading sld1338336b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827767374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827768979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827769094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827769865 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827769982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827770105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827770243 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827770246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827770246 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611827770975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1338336b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1338336b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1338336b/alt_sld_fab.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/ip/sld1338336b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827771228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827771228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827771336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827771336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827771336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827771336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827771417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827771417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827771519 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827771519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827771519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/ip/sld1338336b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827771605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827771605 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827775745 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827775745 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827775745 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611827775745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827775840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775840 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827775840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827775905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827775905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827775914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2pio:u0\|nios2pio_nios2_gen2_0:nios2_gen2_0\|nios2pio_nios2_gen2_0_cpu:cpu\|nios2pio_nios2_gen2_0_cpu_mult_cell:the_nios2pio_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611827775914 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611827775914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611827775938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827775938 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1611827776826 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1611827776826 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1611827776860 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1611827776860 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1611827776860 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1611827776860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611827776872 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611827776962 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1611827776962 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 7608 -1 0 } } { "nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_jtag_uart_0.v" 398 -1 0 } } { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 4032 -1 0 } } { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 5860 -1 0 } } { "nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/nios2pio_nios2_gen2_0_cpu.v" 7617 -1 0 } } { "nios2pio/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2pio/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611827776974 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611827776974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Pin \"PS2_CLK\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|PS2_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_DAT GND " "Pin \"PS2_DAT\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|PS2_DAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DARM_CKE GND " "Pin \"DARM_CKE\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DARM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611827777844 "|nios2|DRAM_LDQM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611827777844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827778119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611827780009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827780331 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611827780727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611827780727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827780852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/output_files/nios2.map.smsg " "Generated suppressed messages file /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/output_files/nios2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827781519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611827784071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611827784071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "nios2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2/nios2.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611827785064 "|nios2|DRAM_DQ[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611827785064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4138 " "Implemented 4138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611827785079 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611827785079 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1611827785079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3704 " "Implemented 3704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611827785079 ""} { "Info" "ICUT_CUT_TM_RAMS" "259 " "Implemented 259 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611827785079 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1611827785079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611827785079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611827785119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 18:56:25 2021 " "Processing ended: Thu Jan 28 18:56:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611827785119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611827785119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611827785119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611827785119 ""}
