# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_proc_sys_reset_0_0/sim/cpu_design_proc_sys_reset_0_0.vhd" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_bram_ctrl_1_0/sim/cpu_design_axi_bram_ctrl_1_0.vhd" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_intc_0_0/sim/cpu_design_axi_intc_0_0.vhd" \
"../../../../thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_gpio_0_1/sim/cpu_design_axi_gpio_0_1.vhd" \

# Do not sort compile order
nosort
