{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Unified Processing Engine\n",
    "#### Verification | Version 0.6.1 | Updated 2018.7.30\n",
    "___"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Setup"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[36mpath\u001b[39m: \u001b[32mString\u001b[39m = \u001b[32m\"\"\"\n",
       "C:\\Users\\RyanL\\OneDrive\\Research\\SEAL\\processing-engine/source/load-ivy.sc\n",
       "\"\"\"\u001b[39m"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-ivy.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\r\n",
       "\u001b[39m\r\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\r\n",
       "\u001b[39m\r\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.iotesters.{ChiselFlatSpec, Driver, PeekPokeTester}\r\n",
       "\r\n",
       "\u001b[39m\r\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.math.pow\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.iotesters.{ChiselFlatSpec, Driver, PeekPokeTester}\n",
    "\n",
    "import scala.math.pow"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Register File"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "##### Definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mPartialRFConfig\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mPartialRFControl\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRFConfig\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRFControl\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRF\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class PartialRFConfig(\n",
    "        val numInputs: Int,\n",
    "        val numOutputs: Int,\n",
    "        val numCrossInputs: Int,\n",
    "        val addrWidth: Int,\n",
    "        val bpSoft: Boolean,\n",
    "        val bpFirm: Boolean)\n",
    "\n",
    "class PartialRFControl(c: PartialRFConfig) extends Bundle {\n",
    "    val wEnable = Vec(c.numInputs, Bool())\n",
    "    val rEnable = Vec(c.numOutputs, Bool())\n",
    "    val wAddr = if (!c.bpFirm) Some(Vec(c.numInputs, UInt(c.addrWidth.W))) else None\n",
    "    val rAddr = if (!c.bpFirm) Some(Vec(c.numOutputs, UInt(c.addrWidth.W))) else None\n",
    "    // Each output can select which input of the opposite bus to bypass from\n",
    "    val bpSel = if (c.bpSoft || c.bpFirm) Some(Vec(c.numOutputs, Vec(c.numCrossInputs, Bool()))) else None\n",
    "}\n",
    "\n",
    "class RFConfig(\n",
    "        val numIntInputs: Int,\n",
    "        val numExtInputs: Int,\n",
    "        val numIntOutputs: Int,\n",
    "        val numExtOutputs: Int,\n",
    "        val addrWidth: Int,\n",
    "        val dataWidth: Int,\n",
    "        val bpType: String) {\n",
    "    \n",
    "    val bpNone = (bpType == \"None\")\n",
    "    val bpSoft = (bpType == \"Soft\")\n",
    "    val bpFirm = (bpType == \"Firm\")\n",
    "    \n",
    "    require(bpNone || bpSoft || bpFirm, \"Invalid Bypass type.\\n\")\n",
    "    require(numIntInputs > 0 || numExtInputs > 0, \"Must have at least one input.\\n\")\n",
    "    require(numIntOutputs > 0 || numExtOutputs > 0, \"Must have at least one output.\\n\")\n",
    "    require(dataWidth > 0, \"Data bitwidth must be at least one.\\n\") \n",
    "    if (bpFirm) { require(addrWidth == 0, \"Address width must be 0 when Firm Bypassing.\\n\") }\n",
    "    \n",
    "    val intConfig = new PartialRFConfig(\n",
    "        numIntInputs, numIntOutputs, numExtOutputs, addrWidth, bpSoft, bpFirm)\n",
    "    \n",
    "    val extConfig = new PartialRFConfig(\n",
    "        numExtInputs, numExtOutputs, numIntOutputs, addrWidth, bpSoft, bpFirm)\n",
    "}\n",
    "\n",
    "class RFControl(c: RFConfig) extends Bundle {\n",
    "    \n",
    "    override def cloneType = (new RFControl(c)).asInstanceOf[this.type]\n",
    "    \n",
    "    val internal = if (c.numIntInputs > 0 || c.numIntOutputs > 0)\n",
    "        Some(new PartialRFControl(c.intConfig)) else None\n",
    "    val external = if (c.numExtInputs > 0 || c.numExtOutputs > 0)\n",
    "        Some(new PartialRFControl(c.extConfig)) else None\n",
    "}\n",
    "\n",
    "class RF(c: RFConfig) extends Module {\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val control = Input(new RFControl(c))\n",
    "        val wInternal = Input(Vec(c.numIntInputs, SInt(c.dataWidth.W))) \n",
    "        val wExternal = Input(Vec(c.numExtInputs, SInt(c.dataWidth.W)))\n",
    "        val rInternal = Output(Vec(c.numIntOutputs, SInt(c.dataWidth.W)))\n",
    "        val rExternal = Output(Vec(c.numExtOutputs, SInt(c.dataWidth.W)))\n",
    "    })\n",
    "    \n",
    "    val dataRegister = if (!c.bpFirm) \n",
    "        Some(RegInit(Vec.fill(pow(2, c.addrWidth).toInt){0.S(c.dataWidth.W)})) else None\n",
    "    \n",
    "    // Need to bypass through a register to prevent combinational loops\n",
    "    val bpAny = c.bpSoft || c.bpFirm\n",
    "    val bpRegisterInt = if (bpAny && c.numIntInputs > 0)\n",
    "        Some(RegInit(Vec.fill(c.numIntInputs){0.S(c.dataWidth.W)})) else None\n",
    "    val bpRegisterExt = if (bpAny && c.numExtInputs > 0)\n",
    "        Some(RegInit(Vec.fill(c.numExtInputs){0.S(c.dataWidth.W)})) else None\n",
    "    \n",
    "    for (i <- 0 until c.numIntInputs) {\n",
    "        when (io.control.internal.get.wEnable(i)) {\n",
    "            if (!c.bpFirm) { dataRegister.get(io.control.internal.get.wAddr.get(i)) := io.wInternal(i) }\n",
    "            if (bpRegisterInt.isDefined) { bpRegisterInt.get(i) := io.wInternal(i) }\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    for (i <- 0 until c.numExtInputs) {\n",
    "        when (io.control.external.get.wEnable(i)) {\n",
    "            if (!c.bpFirm) { dataRegister.get(io.control.external.get.wAddr.get(i)) := io.wExternal(i) }\n",
    "            if (bpRegisterExt.isDefined) { bpRegisterExt.get(i) := io.wExternal(i) }\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    for (i <- 0 until c.numIntOutputs) {\n",
    "        when (io.control.internal.get.rEnable(i)) {\n",
    "            if (c.bpFirm) {\n",
    "                io.rInternal(i) := PriorityMux(io.control.internal.get.bpSel.get(i), bpRegisterExt.get)\n",
    "            } else if (c.bpSoft) {\n",
    "                when (io.control.internal.get.bpSel.get(i).contains(true.B)) {\n",
    "                    // External write bypasses to Internal read\n",
    "                    io.rInternal(i) := PriorityMux(io.control.internal.get.bpSel.get(i), bpRegisterExt.get)\n",
    "                } .otherwise {\n",
    "                    io.rInternal(i) := dataRegister.get(io.control.internal.get.rAddr.get(i))\n",
    "                }\n",
    "            } else {\n",
    "                io.rInternal(i) := dataRegister.get(io.control.internal.get.rAddr.get(i))\n",
    "            }\n",
    "        } .otherwise {\n",
    "            io.rInternal(i) := 0.S\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    for (i <- 0 until c.numExtOutputs) {\n",
    "        when (io.control.external.get.rEnable(i)) {\n",
    "            if (c.bpFirm) {\n",
    "                io.rExternal(i) := PriorityMux(io.control.external.get.bpSel.get(i), bpRegisterInt.get)\n",
    "            } else if (c.bpSoft) {\n",
    "                when (io.control.external.get.bpSel.get(i).contains(true.B)) {\n",
    "                    // Internal write bypasses to External read\n",
    "                    io.rExternal(i) := PriorityMux(io.control.external.get.bpSel.get(i), bpRegisterInt.get)\n",
    "                } .otherwise {\n",
    "                    io.rExternal(i) := dataRegister.get(io.control.external.get.rAddr.get(i))\n",
    "                }\n",
    "            } else {\n",
    "                io.rExternal(i) := dataRegister.get(io.control.external.get.rAddr.get(i))\n",
    "            }\n",
    "        } .otherwise {\n",
    "            io.rExternal(i) := 0.S\n",
    "        }\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "##### Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.001] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.084] Done elaborating.\n",
      "Total FIRRTL Compile Time: 853.5 ms\n",
      "Total FIRRTL Compile Time: 185.7 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.007] SEED 1533059127272\n",
      "test cmd2WrapperHelperRF Success: 0 tests passed in 5 cycles taking 0.069458 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.009] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.025] Done elaborating.\n",
      "Total FIRRTL Compile Time: 237.3 ms\n",
      "Total FIRRTL Compile Time: 176.6 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533059128984\n",
      "test cmd2WrapperHelperRF Success: 0 tests passed in 5 cycles taking 0.012032 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.001] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.010] Done elaborating.\n",
      "Total FIRRTL Compile Time: 113.4 ms\n",
      "Total FIRRTL Compile Time: 86.6 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533059129549\n",
      "test cmd2WrapperHelperRF Success: 0 tests passed in 5 cycles taking 0.009157 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.017] Done elaborating.\n",
      "Total FIRRTL Compile Time: 82.1 ms\n",
      "Total FIRRTL Compile Time: 107.4 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533059129822\n",
      "test cmd2WrapperHelperRF Success: 0 tests passed in 5 cycles taking 0.023836 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.001] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.001] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.019] Done elaborating.\n",
      "Total FIRRTL Compile Time: 155.7 ms\n",
      "Total FIRRTL Compile Time: 206.2 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533059130128\n",
      "test cmd2WrapperHelperRF Success: 0 tests passed in 5 cycles taking 0.033813 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.040] Done elaborating.\n",
      "Total FIRRTL Compile Time: 162.2 ms\n",
      "Total FIRRTL Compile Time: 102.4 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533059130649\n",
      "test cmd2WrapperHelperRF Success: 0 tests passed in 5 cycles taking 0.011169 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.007] Done elaborating.\n",
      "Total FIRRTL Compile Time: 28.2 ms\n",
      "Total FIRRTL Compile Time: 18.2 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533059131027\n",
      "test cmd2WrapperHelperRF Success: 0 tests passed in 5 cycles taking 0.002739 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[36mexRFConfigNoIntWrite\u001b[39m: \u001b[32mRFConfig\u001b[39m = $sess.cmd2Wrapper$Helper$RFConfig@6ef3ce0c\r\n",
       "\u001b[36mexRFConfigNoExtWrite\u001b[39m: \u001b[32mRFConfig\u001b[39m = $sess.cmd2Wrapper$Helper$RFConfig@2a23ddc7\r\n",
       "\u001b[36mexRFConfigNoIntRead\u001b[39m: \u001b[32mRFConfig\u001b[39m = $sess.cmd2Wrapper$Helper$RFConfig@785b78d4\r\n",
       "\u001b[36mexRFConfigNoExtRead\u001b[39m: \u001b[32mRFConfig\u001b[39m = $sess.cmd2Wrapper$Helper$RFConfig@59d97031\r\n",
       "\u001b[36mexRFConfigNoBypass\u001b[39m: \u001b[32mRFConfig\u001b[39m = $sess.cmd2Wrapper$Helper$RFConfig@29aa56a8\r\n",
       "\u001b[36mexRFConfigSoftBypass\u001b[39m: \u001b[32mRFConfig\u001b[39m = $sess.cmd2Wrapper$Helper$RFConfig@1d536bbf\r\n",
       "\u001b[36mexRFConfigHardBypass\u001b[39m: \u001b[32mRFConfig\u001b[39m = $sess.cmd2Wrapper$Helper$RFConfig@3eed3d19\r\n",
       "\u001b[36mnoIntWriteTest\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mnoExtWriteTest\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mnoIntReadTest\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mnoExtReadTest\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mnoBypassTest\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36msoftBypassTest\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mhardBypassTest\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "/*\n",
    "Basic Test Checklist:\n",
    "[-] Optional Hardware\n",
    "    [-] No Internal Read Port\n",
    "    [-] No External Read Port\n",
    "    [-] No Internal Write Port\n",
    "    [-] No External Write Port\n",
    "\n",
    "[-] No Bypass\n",
    "    [-] Standard Read/Write\n",
    "    [-] Port Independence \n",
    "    [-] Read Enable\n",
    "    [-] Write Enable\n",
    "\n",
    "[-] Soft Bypass\n",
    "    [-] Standard Read/Write\n",
    "    [-] Port Independence\n",
    "    [-] Read Enable\n",
    "    [-] Write Enable \n",
    "    [-] Bypass Enable/Select\n",
    "    \n",
    "[-] Hard Bypass\n",
    "    [-] Bypass Enable/Select\n",
    "\n",
    "Better would be to check these together.\n",
    "Even better would be to use Golden Model...\n",
    "*/\n",
    "\n",
    "// TODO: Do this.\n",
    "val exRFConfigNoIntWrite = new RFConfig(0, 2, 2, 2, 4, 8, \"None\")\n",
    "val exRFConfigNoExtWrite = new RFConfig(2, 0, 2, 2, 4, 8, \"None\")\n",
    "val exRFConfigNoIntRead = new RFConfig(2, 2, 0, 2, 4, 8, \"None\")\n",
    "val exRFConfigNoExtRead = new RFConfig(2, 2, 2, 0, 4, 8, \"None\")\n",
    "\n",
    "val exRFConfigNoBypass = new RFConfig(2, 2, 2, 2, 4, 8, \"None\")\n",
    "val exRFConfigSoftBypass = new RFConfig(2, 2, 2, 2, 4, 8, \"Soft\")\n",
    "val exRFConfigHardBypass = new RFConfig(2, 2, 2, 2, 0, 8, \"Firm\")\n",
    "\n",
    "val noIntWriteTest = Driver(() => new RF(exRFConfigNoIntWrite)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "val noExtWriteTest = Driver(() => new RF(exRFConfigNoExtWrite)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "val noIntReadTest = Driver(() => new RF(exRFConfigNoIntRead)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "val noExtReadTest = Driver(() => new RF(exRFConfigNoExtRead)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "val noBypassTest = Driver(() => new RF(exRFConfigNoBypass)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "val softBypassTest = Driver(() => new RF(exRFConfigSoftBypass)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "val hardBypassTest = Driver(() => new RF(exRFConfigHardBypass)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "                          "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Inner Product Unit"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "##### Definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mIPUConfig\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mIPUOutput\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mIPU\u001b[39m"
      ]
     },
     "execution_count": 47,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class IPUConfig(val width: Int, val inBitWidth: Int, val outBitWidth: Int, val bpType: String) {\n",
    "    \n",
    "    require(width >= 1, \"Width must be at least one.\\n\")\n",
    "    require(List(\"None\", \"Firm\").contains(bpType), \"Bypass must be \\\"None\\\" or \\\"Firm\\\".\\n\")\n",
    "    require(inBitWidth > 0 && outBitWidth > 0, \"Data bitwidth must be greater than 0\\n\")\n",
    "    \n",
    "    val bpFirm = (bpType == \"Firm\")\n",
    "}\n",
    "\n",
    "class IPUOutput(outBitWidth: Int, bp: Boolean) extends Bundle {\n",
    "    \n",
    "    override def cloneType = (new IPUOutput(outBitWidth, bp)).asInstanceOf[this.type]\n",
    "    \n",
    "    val innerProd = SInt(outBitWidth.W)\n",
    "    // Extending the bitwidths for consistency\n",
    "    val bpWeight = if (bp) Some(SInt(outBitWidth.W)) else None\n",
    "    val bpActvtn = if (bp) Some(SInt(outBitWidth.W)) else None\n",
    "}\n",
    "\n",
    "\n",
    "class IPU(c: IPUConfig) extends Module {\n",
    "\n",
    "    val io = IO(new Bundle {\n",
    "        val bpSel = if (c.bpFirm) Some(Input(Vec(c.width, Bool()))) else None\n",
    "        val weightIn = Input(Vec(c.width, SInt(c.inBitWidth.W)))\n",
    "        val actvtnIn = Input(Vec(c.width, SInt(c.inBitWidth.W)))\n",
    "        val out = Output(new IPUOutput(c.outBitWidth, c.bpFirm))\n",
    "    })\n",
    "    \n",
    "    private class PMult extends Module {\n",
    "        val io = IO(new Bundle {\n",
    "            val weightVec = Input(Vec(c.width, SInt(c.inBitWidth.W)))\n",
    "            val actvtnVec = Input(Vec(c.width, SInt(c.inBitWidth.W)))\n",
    "            val pairwiseProd = Output(Vec(c.width, SInt(c.outBitWidth.W)))\n",
    "        })\n",
    "        io.pairwiseProd := (io.weightVec zip io.actvtnVec).map { case(a, b) => a * b }\n",
    "    }\n",
    "    \n",
    "    private class SumTree extends Module {\n",
    "        val io = IO(new Bundle {\n",
    "            val inVec = Input(Vec(c.width, SInt(c.outBitWidth.W)))\n",
    "            val sum = Output(SInt(c.outBitWidth.W))\n",
    "        })\n",
    "        \n",
    "        // Recursively creates a balanced syntax tree\n",
    "        private def adjReduce[A](xs: List[A], op: (A, A) => A): A = xs match {\n",
    "            case List(single) => single\n",
    "            case default => {\n",
    "                val grouped = default.grouped(2).toList\n",
    "                val result = for (g <- grouped) yield { g match {\n",
    "                    case List(a, b) => op(a, b)\n",
    "                    case List(x) => x\n",
    "                }}\n",
    "                adjReduce(result, op)\n",
    "            }\n",
    "        }\n",
    "        \n",
    "        io.sum := adjReduce(io.inVec.toList, (x: SInt, y: SInt) => x + y)\n",
    "    }\n",
    "    \n",
    "    private val pMult = Module(new PMult)\n",
    "    pMult.io.weightVec := io.weightIn\n",
    "    pMult.io.actvtnVec := io.actvtnIn\n",
    "    \n",
    "    private val sumTree = Module(new SumTree)\n",
    "    sumTree.io.inVec := pMult.io.pairwiseProd\n",
    "    \n",
    "    io.out.innerProd := sumTree.io.sum\n",
    "    \n",
    "    if (c.bpFirm) {\n",
    "        io.out.bpWeight.get := PriorityMux(io.bpSel.get, io.weightIn)\n",
    "        io.out.bpActvtn.get := PriorityMux(io.bpSel.get, io.actvtnIn)\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.002] Done elaborating.\n",
      "Total FIRRTL Compile Time: 13.0 ms\n",
      "Total FIRRTL Compile Time: 10.8 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064849530\n",
      "test cmd46WrapperHelperIPU Success: 0 tests passed in 5 cycles taking 0.002218 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.003] Done elaborating.\n",
      "Total FIRRTL Compile Time: 14.8 ms\n",
      "Total FIRRTL Compile Time: 9.0 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064849568\n",
      "test cmd46WrapperHelperIPU Success: 0 tests passed in 5 cycles taking 0.001506 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.002] Done elaborating.\n",
      "Total FIRRTL Compile Time: 11.6 ms\n",
      "Total FIRRTL Compile Time: 10.0 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064849606\n",
      "test cmd46WrapperHelperIPU Success: 0 tests passed in 5 cycles taking 0.003057 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.001] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.003] Done elaborating.\n",
      "Total FIRRTL Compile Time: 17.0 ms\n",
      "Total FIRRTL Compile Time: 11.7 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064849644\n",
      "test cmd46WrapperHelperIPU Success: 0 tests passed in 5 cycles taking 0.003969 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[36mexIPUConfigNoBypass\u001b[39m: \u001b[32mIPUConfig\u001b[39m = $sess.cmd46Wrapper$Helper$IPUConfig@4aaf6e38\r\n",
       "\u001b[36mexIPUConfigFirmBypass\u001b[39m: \u001b[32mIPUConfig\u001b[39m = $sess.cmd46Wrapper$Helper$IPUConfig@783c2da5\r\n",
       "\u001b[36mexIPUConfigDiffBW1\u001b[39m: \u001b[32mIPUConfig\u001b[39m = $sess.cmd46Wrapper$Helper$IPUConfig@95505d6\r\n",
       "\u001b[36mexIPUConfigDiffBW2\u001b[39m: \u001b[32mIPUConfig\u001b[39m = $sess.cmd46Wrapper$Helper$IPUConfig@5baae44b\r\n",
       "\u001b[36mres50_4\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres50_5\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres50_6\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres50_7\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 51,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "/*\n",
    "Basic Test Checklist:\n",
    "[-] Inner Products\n",
    "\n",
    "[-] None Bypass\n",
    "\n",
    "[-] Firm Bypass\n",
    "    [-] Bypass Select\n",
    "\n",
    "[-] Differing bitwidths\n",
    "    [-] Small -> Large\n",
    "    [-] Large -> Small\n",
    "    [-] Bypass bitwidth\n",
    "\n",
    "Better would be to check these together.\n",
    "Even better would be to use Golden Model...\n",
    "*/\n",
    "\n",
    "val exIPUConfigNoBypass = new IPUConfig(4, 8, 8, \"None\")\n",
    "val exIPUConfigFirmBypass = new IPUConfig(4, 8, 8, \"Firm\")\n",
    "val exIPUConfigDiffBW1 = new IPUConfig(4, 4, 8, \"None\")\n",
    "val exIPUConfigDiffBW2 = new IPUConfig(4, 8, 4, \"None\")\n",
    "\n",
    "Driver(() => new IPU(exIPUConfigNoBypass)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new IPU(exIPUConfigFirmBypass)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new IPU(exIPUConfigDiffBW1)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new IPU(exIPUConfigDiffBW2)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## ALU"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mALUConfig\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mALUFSel\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mALU\u001b[39m"
      ]
     },
     "execution_count": 55,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class ALUConfig(val dataWidth: Int, val funcs: List[String]) {\n",
    "    \n",
    "    require(funcs.length > 0, \"Must support at least one function.\")\n",
    "    for(x <- funcs) { \n",
    "        require(List(\"Identity\", \"Add\", \"Max\", \"Accumulate\").contains(x), \"Unsupported function.\")\n",
    "    }\n",
    "    \n",
    "    val idnSupp = funcs.contains(\"Identity\")\n",
    "    val addSupp = funcs.contains(\"Add\")\n",
    "    val maxSupp = funcs.contains(\"Max\")\n",
    "    val accSupp = funcs.contains(\"Accumulate\")\n",
    "    val addBypassIn = addSupp || maxSupp\n",
    "}\n",
    "\n",
    "class ALUFSel(c: ALUConfig) extends Bundle {\n",
    "    \n",
    "    override def cloneType = (new ALUFSel(c)).asInstanceOf[this.type]\n",
    "    \n",
    "    // Priority is given from top to bottom\n",
    "    val idnEnable = if (c.idnSupp) Some(Bool()) else None\n",
    "    val addEnable = if (c.addSupp) Some(Bool()) else None\n",
    "    val maxEnable = if (c.maxSupp) Some(Bool()) else None\n",
    "    val accEnable = if (c.accSupp) Some(Bool()) else None\n",
    "}\n",
    "\n",
    "class ALU(c: ALUConfig) extends Module {\n",
    " \n",
    "    val io = IO(new Bundle {\n",
    "        val fSel = Input(new ALUFSel(c))\n",
    "        val ipu = Input(new IPUOutput(c.dataWidth, c.addBypassIn))\n",
    "        val rf = if (c.accSupp) Some(Input(SInt(c.dataWidth.W))) else None\n",
    "        val out = Output(SInt(c.dataWidth.W))\n",
    "    })\n",
    "    \n",
    "    // The inner \"OrElse\" clauses are logically unnecessary,\n",
    "    // but Chisel can't infer that.\n",
    "    when (io.fSel.idnEnable.getOrElse(false.B)) {\n",
    "        io.out := io.ipu.innerProd\n",
    "    } .elsewhen (io.fSel.addEnable.getOrElse(false.B)) {\n",
    "        io.out := io.ipu.bpWeight.getOrElse(0.S) + io.ipu.bpActvtn.getOrElse(0.S)\n",
    "    } .elsewhen (io.fSel.maxEnable.getOrElse(false.B)) {\n",
    "        when (io.ipu.bpWeight.getOrElse(0.S) > io.ipu.bpActvtn.getOrElse(0.S)) {\n",
    "            io.out := io.ipu.bpWeight.getOrElse(0.S)\n",
    "        } .otherwise {\n",
    "            io.out := io.ipu.bpActvtn.getOrElse(0.S)\n",
    "        }\n",
    "    } .elsewhen (io.fSel.accEnable.getOrElse(false.B)) {\n",
    "        io.out := io.ipu.innerProd + io.rf.getOrElse(0.S)\n",
    "    } .otherwise {\n",
    "        io.out := 0.S\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.009] Done elaborating.\n",
      "Total FIRRTL Compile Time: 8.1 ms\n",
      "Total FIRRTL Compile Time: 5.2 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064879839\n",
      "test cmd52WrapperHelperALU Success: 0 tests passed in 5 cycles taking 0.001036 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.002] Done elaborating.\n",
      "Total FIRRTL Compile Time: 5.8 ms\n",
      "Total FIRRTL Compile Time: 6.0 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064879875\n",
      "test cmd52WrapperHelperALU Success: 0 tests passed in 5 cycles taking 0.000630 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.001] Done elaborating.\n",
      "Total FIRRTL Compile Time: 6.6 ms\n",
      "Total FIRRTL Compile Time: 4.4 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064879898\n",
      "test cmd52WrapperHelperALU Success: 0 tests passed in 5 cycles taking 0.000726 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.002] Done elaborating.\n",
      "Total FIRRTL Compile Time: 8.3 ms\n",
      "Total FIRRTL Compile Time: 5.2 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064879919\n",
      "test cmd52WrapperHelperALU Success: 0 tests passed in 5 cycles taking 0.001430 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.001] Done elaborating.\n",
      "Total FIRRTL Compile Time: 10.3 ms\n",
      "Total FIRRTL Compile Time: 5.9 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533064879945\n",
      "test cmd52WrapperHelperALU Success: 0 tests passed in 5 cycles taking 0.001004 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[36mexALUConfigIdn\u001b[39m: \u001b[32mALUConfig\u001b[39m = $sess.cmd52Wrapper$Helper$ALUConfig@47edf8bc\r\n",
       "\u001b[36mexALUConfigAdd\u001b[39m: \u001b[32mALUConfig\u001b[39m = $sess.cmd52Wrapper$Helper$ALUConfig@461dc581\r\n",
       "\u001b[36mexALUConfigMax\u001b[39m: \u001b[32mALUConfig\u001b[39m = $sess.cmd52Wrapper$Helper$ALUConfig@2b9cee82\r\n",
       "\u001b[36mexALUConfigAcc\u001b[39m: \u001b[32mALUConfig\u001b[39m = $sess.cmd52Wrapper$Helper$ALUConfig@5ce1d2f4\r\n",
       "\u001b[36mexALUConfigAll\u001b[39m: \u001b[32mALUConfig\u001b[39m = $sess.cmd52Wrapper$Helper$ALUConfig@7461e9cc\r\n",
       "\u001b[36mres53_5\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres53_6\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres53_7\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres53_8\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres53_9\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 54,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "/*\n",
    "Basic Test Checklist:\n",
    "[-] Alone\n",
    "    [-] Identity\n",
    "    [-] Add\n",
    "    [-] Max\n",
    "    [-] Accumulate\n",
    "\n",
    "[-] All functions together\n",
    "    [-] Identity\n",
    "    [-] Add\n",
    "    [-] Max\n",
    "    [-] Accumulate\n",
    "    [-] Priority\n",
    "\n",
    "Better would be to check these together.\n",
    "Even better would be to use Golden Model...\n",
    "*/\n",
    "\n",
    "val exALUConfigIdn = new ALUConfig(8, List(\"Identity\"))\n",
    "val exALUConfigAdd = new ALUConfig(8, List(\"Add\"))\n",
    "val exALUConfigMax = new ALUConfig(8, List(\"Max\"))\n",
    "val exALUConfigAcc = new ALUConfig(8, List(\"Accumulate\"))\n",
    "val exALUConfigAll = new ALUConfig(8, List(\"Identity\", \"Add\", \"Max\", \"Accumulate\"))\n",
    "\n",
    "\n",
    "Driver(() => new ALU(exALUConfigIdn)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new ALU(exALUConfigAdd)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new ALU(exALUConfigMax)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new ALU(exALUConfigAcc)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new ALU(exALUConfigAll)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        // TODO\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Nonlinear Unit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mNLUConfig\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mNLUFSel\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mNLU\u001b[39m"
      ]
     },
     "execution_count": 61,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class NLUConfig(val inBitWidth: Int, val outBitWidth: Int, val funcs: List[String]) {\n",
    "    \n",
    "    for(x <- funcs) {\n",
    "        require(List(\"Identity\", \"ReLu\").contains(x), \"Unsupported Function\")\n",
    "    }\n",
    "    \n",
    "    val idSupp = funcs.contains(\"Identity\")\n",
    "    val reluSupp = funcs.contains(\"ReLu\")\n",
    "    val tanhSupp = false //funcs.contains(\"tanh\")\n",
    "    val sinhSupp = false //funcs.contains(\"sinh\")\n",
    "}\n",
    "\n",
    "class NLUFSel(c: NLUConfig) extends Bundle {\n",
    "    \n",
    "    override def cloneType = (new NLUFSel(c)).asInstanceOf[this.type]\n",
    "    \n",
    "    val idEnable = if (c.idSupp) Some(Bool()) else None\n",
    "    val reluEnable = if (c.reluSupp) Some(Bool()) else None\n",
    "    val tanhEnable = if (c.tanhSupp) Some(Bool()) else None \n",
    "    val sinhEnable = if (c.sinhSupp) Some(Bool()) else None\n",
    "}\n",
    "\n",
    "class NLU(c: NLUConfig) extends Module {\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val fSel = Input(new NLUFSel(c))\n",
    "        val in = Input(SInt(c.inBitWidth.W))\n",
    "        val out = Output(SInt(c.outBitWidth.W))\n",
    "    })\n",
    "    \n",
    "    when (io.fSel.idEnable.getOrElse(false.B)) {\n",
    "        io.out := io.in\n",
    "    } .elsewhen (io.fSel.reluEnable.getOrElse(false.B)) {\n",
    "        when (io.in.data > 0.S) {\n",
    "            io.out := io.in.data\n",
    "        } .otherwise {\n",
    "            io.out := 0.S\n",
    "        }\n",
    "    } .elsewhen (io.fSel.tanhEnable.getOrElse(false.B)) {\n",
    "        // TODO\n",
    "        io.out := 0.S\n",
    "    } .elsewhen (io.fSel.sinhEnable.getOrElse(false.B)) {\n",
    "        // TODO\n",
    "        io.out := 0.S\n",
    "    } .otherwise {\n",
    "        io.out := 0.S\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.005] Done elaborating.\n",
      "Total FIRRTL Compile Time: 5.0 ms\n",
      "Total FIRRTL Compile Time: 3.6 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533067218060\n",
      "test cmd60WrapperHelperNLU Success: 0 tests passed in 5 cycles taking 0.000659 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.001] Done elaborating.\n",
      "Total FIRRTL Compile Time: 4.6 ms\n",
      "Total FIRRTL Compile Time: 4.0 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533067218083\n",
      "test cmd60WrapperHelperNLU Success: 0 tests passed in 5 cycles taking 0.000660 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.000] RAN 0 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.001] Done elaborating.\n",
      "Total FIRRTL Compile Time: 4.1 ms\n",
      "Total FIRRTL Compile Time: 4.2 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1533067218101\n",
      "test cmd60WrapperHelperNLU Success: 0 tests passed in 5 cycles taking 0.000766 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.001] RAN 0 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[36mexNLUConfigId\u001b[39m: \u001b[32mNLUConfig\u001b[39m = $sess.cmd60Wrapper$Helper$NLUConfig@6b6bf948\r\n",
       "\u001b[36mexNLUConfigReLu\u001b[39m: \u001b[32mNLUConfig\u001b[39m = $sess.cmd60Wrapper$Helper$NLUConfig@27aeddf3\r\n",
       "\u001b[36mexNLUConfigIdReLu\u001b[39m: \u001b[32mNLUConfig\u001b[39m = $sess.cmd60Wrapper$Helper$NLUConfig@4c9b7d05\r\n",
       "\u001b[36mres61_3\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres61_4\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\r\n",
       "\u001b[36mres61_5\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 62,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "/*\n",
    "Basic Test Checklist:\n",
    "[ ] Alone\n",
    "    [ ] Identity\n",
    "    [ ] ReLu\n",
    "    [ ] tanh\n",
    "    [ ] sinh\n",
    "\n",
    "[ ] All functions together\n",
    "    [ ] Identity works\n",
    "    [ ] ReLu works\n",
    "    [ ] tanh works\n",
    "    [ ] sinh works\n",
    "    [ ] Correct Priority\n",
    "\n",
    "Better would be to check these together.\n",
    "Even better would be to use Golden Model...\n",
    "*/\n",
    "\n",
    "val exNLUConfigId = new NLUConfig(8, 8, List(\"Identity\"))\n",
    "val exNLUConfigReLu = new NLUConfig(8, 8, List(\"ReLu\"))\n",
    "val exNLUConfigIdReLu = new NLUConfig(8, 8, List(\"Identity\", \"ReLu\"))\n",
    "\n",
    "Driver(() => new NLU(exNLUConfigId)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new NLU(exNLUConfigReLu)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new NLU(exNLUConfigIdReLu)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Control"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### State Machine"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mStateMachineConfig\u001b[39m\r\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mStateMachine\u001b[39m"
      ]
     },
     "execution_count": 63,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class StateMachineConfig(\n",
    "        val numStates: Int, \n",
    "        val numCtrlSigs: Int, \n",
    "        val stateMap: (UInt, UInt, StateMachineConfig) => UInt) {\n",
    "    \n",
    "    val stateWidth = log2Up(numStates)\n",
    "    val ctrlWidth = log2Up(numCtrlSigs)\n",
    "}\n",
    "\n",
    "class StateMachine(c: StateMachineConfig) extends Module {\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val control = Input(UInt(c.ctrlWidth.W))\n",
    "        val out = Output(UInt(c.stateWidth.W))\n",
    "    })\n",
    "    \n",
    "    val register = RegInit(0.U(c.stateWidth.W))\n",
    "    register := c.stateMap(register, io.control, c)\n",
    "    \n",
    "    io.out := register\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def exampleStateMap(state: UInt, control: UInt, c: StateMachineConfig): UInt = {\n",
    "    \n",
    "    val nextState = Wire(UInt(c.stateWidth.W))\n",
    "    \n",
    "    when      (state === 0.U & control === 0.U) { nextState := 0.U }\n",
    "    .elsewhen (state === 0.U & control === 1.U) { nextState := 1.U }\n",
    "    .elsewhen (state === 1.U & control === 0.U) { nextState := 0.U }\n",
    "    .elsewhen (state === 1.U & control === 1.U) { nextState := 1.U }\n",
    "    .otherwise { nextState := 0.U }\n",
    "    \n",
    "    nextState\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "val exampleStateMachineConfig = new StateMachineConfig(2, 2, exampleStateMap)\n",
    "\n",
    "Driver(() => new StateMachine(exampleStateMachineConfig)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        poke(uut.io.control, 0)\n",
    "        expect(uut.io.out, 0)\n",
    "        \n",
    "        // 0 -> 1\n",
    "        poke(uut.io.control, 1)\n",
    "        step(1)\n",
    "        expect(uut.io.out, 1)\n",
    "        \n",
    "        // 1 -> 1\n",
    "        poke(uut.io.control, 1)\n",
    "        step(1)\n",
    "        expect(uut.io.out, 1)\n",
    "        \n",
    "        // 1 -> 0\n",
    "        poke(uut.io.control, 0)\n",
    "        step(1)\n",
    "        expect(uut.io.out, 0)\n",
    "        \n",
    "        // 0 -> 0\n",
    "        poke(uut.io.control, 0)\n",
    "        step(1)\n",
    "        expect(uut.io.out, 0)\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Decoder"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class PEConfig(\n",
    "        val weightRFConfig: RFConfig,\n",
    "        val actvtnRFConfig: RFConfig,\n",
    "        val scratchRFConfig: RFConfig,\n",
    "        val ipuConfig: IPUConfig,\n",
    "        val aluConfig: ALUConfig,\n",
    "        val nluConfig: NLUConfig,\n",
    "        val smConfig: StateMachineConfig,\n",
    "        val decodeWeightRF: (UInt, RFConfig) => Data,\n",
    "        val decodeActvtnRF: (UInt, RFConfig) => Data,\n",
    "        val decodeScratchRF: (UInt, RFConfig) => Data,\n",
    "        val decodeIPU: (UInt, IPUConfig) => Data,\n",
    "        val decodeALU: (UInt, ALUConfig) => Data,\n",
    "        val decodeNLU: (UInt, NLUConfig) => Data)\n",
    "\n",
    "class MemoryControl(c: PEConfig) extends Bundle {\n",
    "    \n",
    "    override def cloneType = (new MemoryControl(c)).asInstanceOf[this.type]\n",
    "    \n",
    "    val weightRF = new RFControl(c.weightRFConfig)\n",
    "    val actvtnRF = new RFControl(c.actvtnRFConfig)\n",
    "    val scratchRF = new RFControl(c.scratchRFConfig)\n",
    "}\n",
    "\n",
    "class ProcessControl(c: PEConfig) extends Bundle {\n",
    "    \n",
    "    override def cloneType = (new ProcessControl(c)).asInstanceOf[this.type]\n",
    "    \n",
    "    val aluFSel = Output(Vec(c.aluConfig.funcs.length, Bool()))\n",
    "    val nluFSel = Output(Vec(c.nluConfig.funcs.length, Bool()))\n",
    "    \n",
    "    private val ipuPorts = c.weightRFConfig.numIntOutputs\n",
    "    private val ipuBpFirm = c.ipuConfig.bpFirm\n",
    "    val ipuBpSel = if (ipuBpFirm) Some(Output(Vec(ipuPorts, Bool()))) else None\n",
    "}\n",
    "\n",
    "class Decoder(c: PEConfig) extends Module {\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val state = Input(UInt(c.smConfig.stateWidth.W))\n",
    "        val mem = Output(new MemoryControl(c))\n",
    "        val proc = Output(new ProcessControl(c))\n",
    "    })\n",
    "    \n",
    "    io.mem.weightRF <> c.decodeWeightRF(io.state, c.weightRFConfig)\n",
    "    io.mem.actvtnRF <> c.decodeActvtnRF(io.state, c.actvtnRFConfig)\n",
    "    io.mem.scratchRF <> c.decodeScratchRF(io.state, c.scratchRFConfig)\n",
    "    \n",
    "    if (c.ipuConfig.bpFirm) { \n",
    "        io.proc.ipuBpSel.get := c.decodeIPU(io.state, c.ipuConfig)\n",
    "    }\n",
    "    \n",
    "    io.proc.aluFSel := c.decodeALU(io.state, c.aluConfig)\n",
    "    io.proc.nluFSel := c.decodeNLU(io.state, c.nluConfig)\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def exampleDecodeWeightPRF(state: UInt, c: PRFConfig) = {\n",
    "    \n",
    "    val data = Wire(new PRFControl(c))\n",
    "    \n",
    "    when (state === 0.U) {\n",
    "        data.rf.foreach { k =>\n",
    "            k.wEnable   := true.B\n",
    "            k.rEnable   := true.B\n",
    "            k.wAddr     := 1.U\n",
    "            k.rAddrInt  := 2.U\n",
    "            k.rAddrExt  := 3.U\n",
    "            if (k.bpSel.isDefined) { k.bpSel.get := true.B }\n",
    "        }\n",
    "    } .otherwise {\n",
    "        data.rf.foreach { k =>\n",
    "            k.wEnable   := false.B\n",
    "            k.rEnable   := false.B\n",
    "            k.wAddr     := 4.U\n",
    "            k.rAddrInt  := 5.U\n",
    "            k.rAddrExt  := 6.U\n",
    "            if (k.bpSel.isDefined) { k.bpSel.get := false.B }\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    data\n",
    "}\n",
    "\n",
    "def exampleDecodeActvtnPRF(state: UInt, c: PRFConfig) = {\n",
    "    \n",
    "    val data = Wire(new PRFControl(c))\n",
    "    \n",
    "    when (state === 0.U) {\n",
    "        data.rf.foreach { k =>\n",
    "            k.wEnable   := true.B\n",
    "            k.rEnable   := true.B\n",
    "            k.wAddr     := 1.U\n",
    "            k.rAddrInt  := 2.U\n",
    "            k.rAddrExt  := 3.U\n",
    "            if (k.bpSel.isDefined) { k.bpSel.get := true.B }\n",
    "        }\n",
    "    } .otherwise {\n",
    "        data.rf.foreach { k =>\n",
    "            k.wEnable   := false.B\n",
    "            k.rEnable   := false.B\n",
    "            k.wAddr     := 4.U\n",
    "            k.rAddrInt  := 5.U\n",
    "            k.rAddrExt  := 6.U\n",
    "            if (k.bpSel.isDefined) { k.bpSel.get := false.B }\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    data\n",
    "}\n",
    "\n",
    "def exampleDecodeScratchRF(state: UInt, c: RFConfig) = {\n",
    "    \n",
    "    val data = Wire(new RFControl(c))\n",
    "    \n",
    "    when (state === 0.U) {\n",
    "        data.wEnable   := true.B\n",
    "        data.rEnable   := true.B\n",
    "        data.wAddr     := 1.U\n",
    "        data.rAddrInt  := 2.U\n",
    "        data.rAddrExt  := 3.U\n",
    "        if(data.bpSel.isDefined) { data.bpSel.get := true.B }\n",
    "        if(data.inSel.isDefined) { data.inSel.get := Vec(List(true.B, false.B)) }\n",
    "    } .otherwise {\n",
    "        data.wEnable   := false.B\n",
    "        data.rEnable   := false.B\n",
    "        data.wAddr     := 4.U\n",
    "        data.rAddrInt  := 5.U\n",
    "        data.rAddrExt  := 6.U\n",
    "        if(data.bpSel.isDefined) { data.bpSel.get := false.B }\n",
    "        if(data.inSel.isDefined) { data.inSel.get := Vec(List(false.B, true.B)) }\n",
    "    }\n",
    "    \n",
    "    data\n",
    "}\n",
    "\n",
    "def exampleDecodeIPU(state: UInt, c: IPUConfig) = {\n",
    "    \n",
    "    val data = Wire(Vec(c.width, Bool()))\n",
    "    \n",
    "    when (state === 0.U) {\n",
    "        data := Vec(1.U :: 0.U :: Nil)\n",
    "    } .otherwise {\n",
    "        data := Vec(0.U :: 1.U :: Nil)\n",
    "    }\n",
    "    \n",
    "    data\n",
    "}\n",
    "\n",
    "def exampleDecodeALU(state: UInt, c: ALUConfig) = {\n",
    "    \n",
    "    val data = Wire(Vec(c.numFuncs, Bool()))\n",
    "    \n",
    "    when (state === 0.U) {\n",
    "        data := Vec(1.U :: 0.U :: 0.U :: 0.U :: Nil)\n",
    "    } .otherwise {\n",
    "        data := Vec(0.U :: 1.U :: 0.U :: 0.U :: Nil)\n",
    "    }\n",
    "    \n",
    "    data\n",
    "}\n",
    "\n",
    "def exampleDecodeNLU(state: UInt, c: NLUConfig) = {\n",
    "    \n",
    "    val data = Wire(Vec(c.numFuncs, Bool()))\n",
    "    \n",
    "    when (state === 0.U) {\n",
    "        data := Vec(1.U :: 0.U :: Nil)\n",
    "    } .otherwise {\n",
    "        data := Vec(0.U :: 1.U :: Nil)\n",
    "    }\n",
    "    \n",
    "    data\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "// TODO: require IPU width == weightPRF width == actvtnPRF width\n",
    "// TODO: require IPUConfig \"Firm\" if ALUConfig \"Add\" or \"Max\"\n",
    "\n",
    "val examplePEConfig = new PEConfig(\n",
    "    new PRFConfig(2, 8, 4, 1, \"Soft\"),\n",
    "    new PRFConfig(2, 8, 4, 1, \"Soft\"),\n",
    "    new RFConfig(8, 4, 2, true),\n",
    "    new IPUConfig(2, 8, \"Firm\"),\n",
    "    new ALUConfig(8, List(\"Identity\", \"Add\", \"Max\", \"Accumulate\")),\n",
    "    new NLUConfig(8, List(\"Identity\", \"ReLu\")),\n",
    "    new StateMachineConfig(4, 4, exampleStateMap),\n",
    "    exampleDecodeWeightPRF,\n",
    "    exampleDecodeActvtnPRF,\n",
    "    exampleDecodeScratchRF,\n",
    "    exampleDecodeIPU,\n",
    "    exampleDecodeALU,\n",
    "    exampleDecodeNLU\n",
    ")\n",
    "\n",
    "\n",
    "Driver(() => new Decoder(examplePEConfig)) {\n",
    "    \n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        \n",
    "        poke(uut.io.state, 0.U)\n",
    "        step(1)\n",
    "        \n",
    "        expect(uut.io.mem.weightPRF.rf(0).wEnable, true.B)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).rEnable, true.B)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).wAddr, 1.U)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).rAddrInt, 2.U)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).rAddrExt, 3.U)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).bpSel.get, true.B)\n",
    "        \n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).wEnable, true.B)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).rEnable, true.B)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).wAddr, 1.U)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).rAddrInt, 2.U)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).rAddrExt, 3.U)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).bpSel.get, true.B)\n",
    "        \n",
    "        expect(uut.io.proc.ipuBpSel.get(0), 1)\n",
    "        expect(uut.io.proc.ipuBpSel.get(1), 0)\n",
    "        \n",
    "        expect(uut.io.proc.aluFSel(0), 1)\n",
    "        expect(uut.io.proc.aluFSel(1), 0)\n",
    "        expect(uut.io.proc.aluFSel(2), 0)\n",
    "        expect(uut.io.proc.aluFSel(3), 0)\n",
    "        \n",
    "        expect(uut.io.mem.sratchRF.rf(0).wEnable, true.B)\n",
    "        expect(uut.io.mem.sratchRF.rf(0).rEnable, true.B)\n",
    "        expect(uut.io.mem.sratchRF.rf(0).wAddr, 1.U)\n",
    "        expect(uut.io.mem.sratchRF.rf(0).rAddrInt, 2.U)\n",
    "        expect(uut.io.mem.sratchRF.rf(0).rAddrExt, 3.U)\n",
    "        expect(uut.io.mem.sratchRF.rf(0).bpSel.get, true.B)\n",
    "        \n",
    "        expect(uut.io.proc.nluFSel(0), 1)\n",
    "        expect(uut.io.proc.nluFSel(1), 0)\n",
    "        \n",
    "        poke(uut.io.state, 1.U) \n",
    "        step(1)\n",
    "        \n",
    "        expect(uut.io.mem.weightPRF.rf(0).wEnable, false.B)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).rEnable, false.B)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).wAddr, 4.U)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).rAddrInt, 5.U)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).rAddrExt, 6.U)\n",
    "        expect(uut.io.mem.weightPRF.rf(0).bpSel.get, false.B)\n",
    "        \n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).wEnable, false.B)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).rEnable, false.B)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).wAddr, 4.U)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).rAddrInt, 5.U)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).rAddrExt, 6.U)\n",
    "        expect(uut.io.mem.actvtnPRF.rf(0).bpSel.get, false.B)\n",
    "        \n",
    "        expect(uut.io.proc.ipuBpSel.get(0), 0)\n",
    "        expect(uut.io.proc.ipuBpSel.get(1), 1)\n",
    "        \n",
    "        expect(uut.io.proc.aluFSel(0), 0)\n",
    "        expect(uut.io.proc.aluFSel(1), 1)\n",
    "        expect(uut.io.proc.aluFSel(2), 0)\n",
    "        expect(uut.io.proc.aluFSel(3), 0)\n",
    "        \n",
    "        expect(uut.io.mem.scratchRF.rf(0).wEnable, false.B)\n",
    "        expect(uut.io.mem.scratchRF.rf(0).rEnable, false.B)\n",
    "        expect(uut.io.mem.scratchRF.rf(0).wAddr, 4.U)\n",
    "        expect(uut.io.mem.scratchRF.rf(0).rAddrInt, 5.U)\n",
    "        expect(uut.io.mem.scratchRF.rf(0).rAddrExt, 6.U)\n",
    "        expect(uut.io.mem.scratchRF.rf(0).bpSel.get, false.B)\n",
    "        \n",
    "        expect(uut.io.proc.nluFSel(0), 0)\n",
    "        expect(uut.io.proc.nluFSel(1), 1)\n",
    "        \n",
    "    }\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PE"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class PE(c: PEConfig) extends Module {\n",
    "    \n",
    "    val cw = c.weightPRFConfig\n",
    "    val ca = c.actvtnPRFConfig\n",
    "    val cs = c.scratchRFConfig\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val stateCtrl = Input(UInt(c.smConfig.ctrlWidth.W))\n",
    "        val toWeightPRF = Input(new PRFInput(cw))\n",
    "        val toActvtnPRF = Input(new PRFInput(ca))\n",
    "        val toScratchRF = Input(SInt(cs.dataWidth.W))\n",
    "        val fromWeightPRF = Output(Vec(cw.ports, SInt(cw.dataWidth.W)))\n",
    "        val fromActvtnPRF = Output(Vec(ca.ports, SInt(ca.dataWidth.W)))\n",
    "        val fromScratchRF = Output(SInt(cs.dataWidth.W))\n",
    "        val totalOutput = Output(SInt(c.nluConfig.dataWidth.W))\n",
    "    })\n",
    "    \n",
    "    val stateMachine = Module(new StateMachine(c.smConfig))\n",
    "    stateMachine.io.control := io.stateCtrl\n",
    "    \n",
    "    val decoder = Module(new Decoder(c))\n",
    "    decoder.io.state := stateMachine.io.out\n",
    "    \n",
    "    val weightPRF = Module(new PRF(cw))\n",
    "    weightPRF.io.control <> decoder.io.mem.weightPRF\n",
    "    weightPRF.io.in <> io.toWeightPRF\n",
    "    weightPRF.io.out.rf.zipWithIndex.map { \n",
    "        case (x: RFOutput, i: Int) => io.fromWeightPRF(i) := x.ext\n",
    "    }\n",
    "    \n",
    "    val actvtnPRF = Module(new PRF(ca))\n",
    "    actvtnPRF.io.control <> decoder.io.mem.actvtnPRF\n",
    "    actvtnPRF.io.in <> io.toActvtnPRF\n",
    "    actvtnPRF.io.out.rf.zipWithIndex.map {\n",
    "        case (x: RFOutput, i: Int) => io.fromActvtnPRF(i) := x.ext\n",
    "    }\n",
    "       \n",
    "    val ipu = Module(new IPU(c.ipuConfig))\n",
    "    if (ipu.io.bpSel.isDefined) { ipu.io.bpSel.get := decoder.io.proc.ipuBpSel.get }\n",
    "    weightPRF.io.out.rf.zipWithIndex.map { \n",
    "        case (x: RFOutput, i: Int) => ipu.io.dataIn.weight(i) := x.int\n",
    "    }\n",
    "    actvtnPRF.io.out.rf.zipWithIndex.map {\n",
    "        case (x: RFOutput, i: Int) => ipu.io.dataIn.actvtn(i) := x.int\n",
    "    }\n",
    "\n",
    "    val alu = Module(new ALU(c.aluConfig))\n",
    "    alu.io.in.funcSel := decoder.io.proc.aluFSel\n",
    "    alu.io.in.ipu <> ipu.io.dataOut\n",
    "    \n",
    "    val scratchRF = Module(new RF(cs))\n",
    "    scratchRF.io.control <> decoder.io.mem.scratchRF\n",
    "    // This next group of statements is the result of poor decisions :(\n",
    "    scratchRF.io.in.data(0) := io.toScratchRF\n",
    "    scratchRF.io.in.data(1) := alu.io.out\n",
    "    io.fromScratchRF := scratchRF.io.out.ext\n",
    "    if(alu.io.in.rfFeedback.isDefined) alu.io.in.rfFeedback.get := scratchRF.io.out.int\n",
    "    \n",
    "    val nlu = Module(new NLU(c.nluConfig))\n",
    "    nlu.io.in.fSel := decoder.io.proc.nluFSel\n",
    "    nlu.io.in.data := scratchRF.io.out.int\n",
    "    io.totalOutput := nlu.io.out\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "val examplePEConfig10 = new PEConfig(\n",
    "    new PRFConfig(2, 8, 4, 1, \"Soft\"),\n",
    "    new PRFConfig(2, 8, 4, 1, \"Soft\"),\n",
    "    new RFConfig(8, 4, 2, false),\n",
    "    new IPUConfig(2, 8, \"Firm\"),\n",
    "    new ALUConfig(8, List(\"Identity\", \"Add\", \"Max\", \"Accumulate\")),\n",
    "    new NLUConfig(8, List(\"Identity\", \"ReLu\")),\n",
    "    new StateMachineConfig(4, 4, exampleStateMap),\n",
    "    exampleDecodeWeightPRF,\n",
    "    exampleDecodeActvtnPRF,\n",
    "    exampleDecodeScratchRF,\n",
    "    exampleDecodeIPU,\n",
    "    exampleDecodeALU,\n",
    "    exampleDecodeNLU\n",
    ")\n",
    "\n",
    "Driver(() => new PE(examplePEConfig10)) {\n",
    "    uut => new PeekPokeTester(uut) {\n",
    "        \n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Future Plans\n",
    "* Verify everything using Golden Models"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala211",
   "nbconvert_exporter": "script",
   "pygments_lexer": "scala",
   "version": "2.11.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
