digraph "adc_cgroup.c"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  Node1 [label="adc_cgroup.c",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled" fontcolor="black"];
  Node1 -> Node2 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="stm32f4xx_hal.h",height=0.2,width=0.4,color="grey75", fillcolor="white", style="filled"];
  Node1 -> Node3 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="adc_cgroup.h",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$adc__cgroup_8h.html",tooltip="Header adc for adc Project, test and validation of the ADC module. "];
}
