# fpga-vga-verilog

<img width="919" height="565" alt="Screenshot 2025-12-14 215446" src="https://github.com/user-attachments/assets/e3444251-76ab-4e5a-bbab-293b11883e44" />
<img width="751" height="562" alt="Screenshot 2025-12-14 215519" src="https://github.com/user-attachments/assets/ce978d17-bced-4861-a5a9-2491edcb6b7b" />
<img width="776" height="526" alt="Screenshot 2025-12-14 215553" src="https://github.com/user-attachments/assets/25e79c39-7583-41fc-8ac1-8840ee4c0329" />
<img width="771" height="524" alt="Screenshot 2025-12-14 215619" src="https://github.com/user-attachments/assets/8a869462-e2a8-4c4d-b6bd-bdca947115ab" />
