#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 19 14:50:29 2019
# Process ID: 10972
# Current directory: C:/Users/IDEAL-INFO/Desktop/RNG4/Update_Velocity
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15428 C:\Users\IDEAL-INFO\Desktop\RNG4\Update_Velocity\Update_Velocity.xpr
# Log file: C:/Users/IDEAL-INFO/Desktop/RNG4/Update_Velocity/vivado.log
# Journal file: C:/Users/IDEAL-INFO/Desktop/RNG4/Update_Velocity\vivado.jou
#----------------------------------------------------------start_gui
open_project C:/Users/IDEAL-INFO/Desktop/RNG4/Update_Velocity/Update_Velocity.xpr
ScScanning sources..FiFinished scanning sourceININFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'INopen_project: Time (s): cpu = 00:00:21 ; elapsed = 00:01:00 . Memory (MB): peak = 801.590 ; gain = 118.922
update_exit
INFO: [Common 17-206] Exitinupdate_compile_order -fileset sources_1
create_project array_1d C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:01:29 . Memory (MB): peak = 873.199 ; gain = 16.070
close [ open C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.vhd w ]
add_files C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.vhd
update_compile_order -fileset sources_1
current_project Update_Velocity
update_compile_order -fileset sources_1
current_project array_1d
launch_runs synth_1 -jobs 3
[Sat Jun 22 13:03:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 897.527 ; gain = 8.285
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sat Jun 22 14:07:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sat Jun 22 14:38:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/tb_memory.vhd w ]
add_files -fileset sim_1 C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/tb_memory.vhd
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sun Jun 23 00:40:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Sun Jun 23 00:42:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RAM1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM1
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 927.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto dc61e925b61f415f864e2aa4a05ea85b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM1_behav xil_defaultlib.RAM1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.ram1
Built simulation snapshot RAM1_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim/xsim.dir/RAM1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim/xsim.dir/RAM1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 23 00:46:50 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.160 ; gain = 1.277
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 23 00:46:50 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 927.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM1_behav -key {Behavioral:sim_1:Functional:RAM1} -tclbatch {RAM1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source RAM1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 948.258 ; gain = 20.406
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:42 . Memory (MB): peak = 948.258 ; gain = 20.406
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.406 ; gain = 0.059
launch_runs synth_1 -jobs 3
[Wed Jun 26 10:14:28 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_memory_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/tb_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_memory
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto dc61e925b61f415f864e2aa4a05ea85b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_memory_behav xil_defaultlib.tb_memory -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.RAM1 [ram1_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_memory
Built simulation snapshot tb_memory_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim/xsim.dir/tb_memory_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim/xsim.dir/tb_memory_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 26 10:18:15 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 26 10:18:15 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1008.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IDEAL-INFO/Desktop/RNG4/array_1d/array_1d.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_memory_behav -key {Behavioral:sim_1:Functional:tb_memory} -tclbatch {tb_memory.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_memory.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.703 ; gain = 5.840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_memory_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1014.703 ; gain = 5.840
