
Practica6Fase1A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a154  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800a2dc  0800a2dc  0001a2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a384  0800a384  0002012c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a384  0800a384  0001a384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a38c  0800a38c  0002012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a38c  0800a38c  0001a38c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a390  0800a390  0001a390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  0800a394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c94  2000012c  0800a4c0  0002012c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000dc0  0800a4c0  00020dc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ccfb  00000000  00000000  0002019f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040b9  00000000  00000000  0003ce9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001970  00000000  00000000  00040f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000138f  00000000  00000000  000428c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a6a9  00000000  00000000  00043c57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fd7e  00000000  00000000  0006e300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f500b  00000000  00000000  0008e07e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c88  00000000  00000000  0018308c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00189d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000012c 	.word	0x2000012c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a2c4 	.word	0x0800a2c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000130 	.word	0x20000130
 80001c4:	0800a2c4 	.word	0x0800a2c4

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2iz>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800079c:	d215      	bcs.n	80007ca <__aeabi_d2iz+0x36>
 800079e:	d511      	bpl.n	80007c4 <__aeabi_d2iz+0x30>
 80007a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d912      	bls.n	80007d0 <__aeabi_d2iz+0x3c>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	bf18      	it	ne
 80007c0:	4240      	negne	r0, r0
 80007c2:	4770      	bx	lr
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ce:	d105      	bne.n	80007dc <__aeabi_d2iz+0x48>
 80007d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	bf08      	it	eq
 80007d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <__aeabi_uldivmod>:
 80007e4:	b953      	cbnz	r3, 80007fc <__aeabi_uldivmod+0x18>
 80007e6:	b94a      	cbnz	r2, 80007fc <__aeabi_uldivmod+0x18>
 80007e8:	2900      	cmp	r1, #0
 80007ea:	bf08      	it	eq
 80007ec:	2800      	cmpeq	r0, #0
 80007ee:	bf1c      	itt	ne
 80007f0:	f04f 31ff 	movne.w	r1, #4294967295
 80007f4:	f04f 30ff 	movne.w	r0, #4294967295
 80007f8:	f000 b970 	b.w	8000adc <__aeabi_idiv0>
 80007fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000800:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000804:	f000 f806 	bl	8000814 <__udivmoddi4>
 8000808:	f8dd e004 	ldr.w	lr, [sp, #4]
 800080c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000810:	b004      	add	sp, #16
 8000812:	4770      	bx	lr

08000814 <__udivmoddi4>:
 8000814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000818:	9e08      	ldr	r6, [sp, #32]
 800081a:	460d      	mov	r5, r1
 800081c:	4604      	mov	r4, r0
 800081e:	460f      	mov	r7, r1
 8000820:	2b00      	cmp	r3, #0
 8000822:	d14a      	bne.n	80008ba <__udivmoddi4+0xa6>
 8000824:	428a      	cmp	r2, r1
 8000826:	4694      	mov	ip, r2
 8000828:	d965      	bls.n	80008f6 <__udivmoddi4+0xe2>
 800082a:	fab2 f382 	clz	r3, r2
 800082e:	b143      	cbz	r3, 8000842 <__udivmoddi4+0x2e>
 8000830:	fa02 fc03 	lsl.w	ip, r2, r3
 8000834:	f1c3 0220 	rsb	r2, r3, #32
 8000838:	409f      	lsls	r7, r3
 800083a:	fa20 f202 	lsr.w	r2, r0, r2
 800083e:	4317      	orrs	r7, r2
 8000840:	409c      	lsls	r4, r3
 8000842:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000846:	fa1f f58c 	uxth.w	r5, ip
 800084a:	fbb7 f1fe 	udiv	r1, r7, lr
 800084e:	0c22      	lsrs	r2, r4, #16
 8000850:	fb0e 7711 	mls	r7, lr, r1, r7
 8000854:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000858:	fb01 f005 	mul.w	r0, r1, r5
 800085c:	4290      	cmp	r0, r2
 800085e:	d90a      	bls.n	8000876 <__udivmoddi4+0x62>
 8000860:	eb1c 0202 	adds.w	r2, ip, r2
 8000864:	f101 37ff 	add.w	r7, r1, #4294967295
 8000868:	f080 811c 	bcs.w	8000aa4 <__udivmoddi4+0x290>
 800086c:	4290      	cmp	r0, r2
 800086e:	f240 8119 	bls.w	8000aa4 <__udivmoddi4+0x290>
 8000872:	3902      	subs	r1, #2
 8000874:	4462      	add	r2, ip
 8000876:	1a12      	subs	r2, r2, r0
 8000878:	b2a4      	uxth	r4, r4
 800087a:	fbb2 f0fe 	udiv	r0, r2, lr
 800087e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000882:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000886:	fb00 f505 	mul.w	r5, r0, r5
 800088a:	42a5      	cmp	r5, r4
 800088c:	d90a      	bls.n	80008a4 <__udivmoddi4+0x90>
 800088e:	eb1c 0404 	adds.w	r4, ip, r4
 8000892:	f100 32ff 	add.w	r2, r0, #4294967295
 8000896:	f080 8107 	bcs.w	8000aa8 <__udivmoddi4+0x294>
 800089a:	42a5      	cmp	r5, r4
 800089c:	f240 8104 	bls.w	8000aa8 <__udivmoddi4+0x294>
 80008a0:	4464      	add	r4, ip
 80008a2:	3802      	subs	r0, #2
 80008a4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008a8:	1b64      	subs	r4, r4, r5
 80008aa:	2100      	movs	r1, #0
 80008ac:	b11e      	cbz	r6, 80008b6 <__udivmoddi4+0xa2>
 80008ae:	40dc      	lsrs	r4, r3
 80008b0:	2300      	movs	r3, #0
 80008b2:	e9c6 4300 	strd	r4, r3, [r6]
 80008b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ba:	428b      	cmp	r3, r1
 80008bc:	d908      	bls.n	80008d0 <__udivmoddi4+0xbc>
 80008be:	2e00      	cmp	r6, #0
 80008c0:	f000 80ed 	beq.w	8000a9e <__udivmoddi4+0x28a>
 80008c4:	2100      	movs	r1, #0
 80008c6:	e9c6 0500 	strd	r0, r5, [r6]
 80008ca:	4608      	mov	r0, r1
 80008cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d0:	fab3 f183 	clz	r1, r3
 80008d4:	2900      	cmp	r1, #0
 80008d6:	d149      	bne.n	800096c <__udivmoddi4+0x158>
 80008d8:	42ab      	cmp	r3, r5
 80008da:	d302      	bcc.n	80008e2 <__udivmoddi4+0xce>
 80008dc:	4282      	cmp	r2, r0
 80008de:	f200 80f8 	bhi.w	8000ad2 <__udivmoddi4+0x2be>
 80008e2:	1a84      	subs	r4, r0, r2
 80008e4:	eb65 0203 	sbc.w	r2, r5, r3
 80008e8:	2001      	movs	r0, #1
 80008ea:	4617      	mov	r7, r2
 80008ec:	2e00      	cmp	r6, #0
 80008ee:	d0e2      	beq.n	80008b6 <__udivmoddi4+0xa2>
 80008f0:	e9c6 4700 	strd	r4, r7, [r6]
 80008f4:	e7df      	b.n	80008b6 <__udivmoddi4+0xa2>
 80008f6:	b902      	cbnz	r2, 80008fa <__udivmoddi4+0xe6>
 80008f8:	deff      	udf	#255	; 0xff
 80008fa:	fab2 f382 	clz	r3, r2
 80008fe:	2b00      	cmp	r3, #0
 8000900:	f040 8090 	bne.w	8000a24 <__udivmoddi4+0x210>
 8000904:	1a8a      	subs	r2, r1, r2
 8000906:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800090a:	fa1f fe8c 	uxth.w	lr, ip
 800090e:	2101      	movs	r1, #1
 8000910:	fbb2 f5f7 	udiv	r5, r2, r7
 8000914:	fb07 2015 	mls	r0, r7, r5, r2
 8000918:	0c22      	lsrs	r2, r4, #16
 800091a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800091e:	fb0e f005 	mul.w	r0, lr, r5
 8000922:	4290      	cmp	r0, r2
 8000924:	d908      	bls.n	8000938 <__udivmoddi4+0x124>
 8000926:	eb1c 0202 	adds.w	r2, ip, r2
 800092a:	f105 38ff 	add.w	r8, r5, #4294967295
 800092e:	d202      	bcs.n	8000936 <__udivmoddi4+0x122>
 8000930:	4290      	cmp	r0, r2
 8000932:	f200 80cb 	bhi.w	8000acc <__udivmoddi4+0x2b8>
 8000936:	4645      	mov	r5, r8
 8000938:	1a12      	subs	r2, r2, r0
 800093a:	b2a4      	uxth	r4, r4
 800093c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000940:	fb07 2210 	mls	r2, r7, r0, r2
 8000944:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000948:	fb0e fe00 	mul.w	lr, lr, r0
 800094c:	45a6      	cmp	lr, r4
 800094e:	d908      	bls.n	8000962 <__udivmoddi4+0x14e>
 8000950:	eb1c 0404 	adds.w	r4, ip, r4
 8000954:	f100 32ff 	add.w	r2, r0, #4294967295
 8000958:	d202      	bcs.n	8000960 <__udivmoddi4+0x14c>
 800095a:	45a6      	cmp	lr, r4
 800095c:	f200 80bb 	bhi.w	8000ad6 <__udivmoddi4+0x2c2>
 8000960:	4610      	mov	r0, r2
 8000962:	eba4 040e 	sub.w	r4, r4, lr
 8000966:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800096a:	e79f      	b.n	80008ac <__udivmoddi4+0x98>
 800096c:	f1c1 0720 	rsb	r7, r1, #32
 8000970:	408b      	lsls	r3, r1
 8000972:	fa22 fc07 	lsr.w	ip, r2, r7
 8000976:	ea4c 0c03 	orr.w	ip, ip, r3
 800097a:	fa05 f401 	lsl.w	r4, r5, r1
 800097e:	fa20 f307 	lsr.w	r3, r0, r7
 8000982:	40fd      	lsrs	r5, r7
 8000984:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000988:	4323      	orrs	r3, r4
 800098a:	fbb5 f8f9 	udiv	r8, r5, r9
 800098e:	fa1f fe8c 	uxth.w	lr, ip
 8000992:	fb09 5518 	mls	r5, r9, r8, r5
 8000996:	0c1c      	lsrs	r4, r3, #16
 8000998:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800099c:	fb08 f50e 	mul.w	r5, r8, lr
 80009a0:	42a5      	cmp	r5, r4
 80009a2:	fa02 f201 	lsl.w	r2, r2, r1
 80009a6:	fa00 f001 	lsl.w	r0, r0, r1
 80009aa:	d90b      	bls.n	80009c4 <__udivmoddi4+0x1b0>
 80009ac:	eb1c 0404 	adds.w	r4, ip, r4
 80009b0:	f108 3aff 	add.w	sl, r8, #4294967295
 80009b4:	f080 8088 	bcs.w	8000ac8 <__udivmoddi4+0x2b4>
 80009b8:	42a5      	cmp	r5, r4
 80009ba:	f240 8085 	bls.w	8000ac8 <__udivmoddi4+0x2b4>
 80009be:	f1a8 0802 	sub.w	r8, r8, #2
 80009c2:	4464      	add	r4, ip
 80009c4:	1b64      	subs	r4, r4, r5
 80009c6:	b29d      	uxth	r5, r3
 80009c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80009cc:	fb09 4413 	mls	r4, r9, r3, r4
 80009d0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009d4:	fb03 fe0e 	mul.w	lr, r3, lr
 80009d8:	45a6      	cmp	lr, r4
 80009da:	d908      	bls.n	80009ee <__udivmoddi4+0x1da>
 80009dc:	eb1c 0404 	adds.w	r4, ip, r4
 80009e0:	f103 35ff 	add.w	r5, r3, #4294967295
 80009e4:	d26c      	bcs.n	8000ac0 <__udivmoddi4+0x2ac>
 80009e6:	45a6      	cmp	lr, r4
 80009e8:	d96a      	bls.n	8000ac0 <__udivmoddi4+0x2ac>
 80009ea:	3b02      	subs	r3, #2
 80009ec:	4464      	add	r4, ip
 80009ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009f2:	fba3 9502 	umull	r9, r5, r3, r2
 80009f6:	eba4 040e 	sub.w	r4, r4, lr
 80009fa:	42ac      	cmp	r4, r5
 80009fc:	46c8      	mov	r8, r9
 80009fe:	46ae      	mov	lr, r5
 8000a00:	d356      	bcc.n	8000ab0 <__udivmoddi4+0x29c>
 8000a02:	d053      	beq.n	8000aac <__udivmoddi4+0x298>
 8000a04:	b156      	cbz	r6, 8000a1c <__udivmoddi4+0x208>
 8000a06:	ebb0 0208 	subs.w	r2, r0, r8
 8000a0a:	eb64 040e 	sbc.w	r4, r4, lr
 8000a0e:	fa04 f707 	lsl.w	r7, r4, r7
 8000a12:	40ca      	lsrs	r2, r1
 8000a14:	40cc      	lsrs	r4, r1
 8000a16:	4317      	orrs	r7, r2
 8000a18:	e9c6 7400 	strd	r7, r4, [r6]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	2100      	movs	r1, #0
 8000a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a24:	f1c3 0120 	rsb	r1, r3, #32
 8000a28:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a2c:	fa20 f201 	lsr.w	r2, r0, r1
 8000a30:	fa25 f101 	lsr.w	r1, r5, r1
 8000a34:	409d      	lsls	r5, r3
 8000a36:	432a      	orrs	r2, r5
 8000a38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a3c:	fa1f fe8c 	uxth.w	lr, ip
 8000a40:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a44:	fb07 1510 	mls	r5, r7, r0, r1
 8000a48:	0c11      	lsrs	r1, r2, #16
 8000a4a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a4e:	fb00 f50e 	mul.w	r5, r0, lr
 8000a52:	428d      	cmp	r5, r1
 8000a54:	fa04 f403 	lsl.w	r4, r4, r3
 8000a58:	d908      	bls.n	8000a6c <__udivmoddi4+0x258>
 8000a5a:	eb1c 0101 	adds.w	r1, ip, r1
 8000a5e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a62:	d22f      	bcs.n	8000ac4 <__udivmoddi4+0x2b0>
 8000a64:	428d      	cmp	r5, r1
 8000a66:	d92d      	bls.n	8000ac4 <__udivmoddi4+0x2b0>
 8000a68:	3802      	subs	r0, #2
 8000a6a:	4461      	add	r1, ip
 8000a6c:	1b49      	subs	r1, r1, r5
 8000a6e:	b292      	uxth	r2, r2
 8000a70:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a74:	fb07 1115 	mls	r1, r7, r5, r1
 8000a78:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a7c:	fb05 f10e 	mul.w	r1, r5, lr
 8000a80:	4291      	cmp	r1, r2
 8000a82:	d908      	bls.n	8000a96 <__udivmoddi4+0x282>
 8000a84:	eb1c 0202 	adds.w	r2, ip, r2
 8000a88:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a8c:	d216      	bcs.n	8000abc <__udivmoddi4+0x2a8>
 8000a8e:	4291      	cmp	r1, r2
 8000a90:	d914      	bls.n	8000abc <__udivmoddi4+0x2a8>
 8000a92:	3d02      	subs	r5, #2
 8000a94:	4462      	add	r2, ip
 8000a96:	1a52      	subs	r2, r2, r1
 8000a98:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a9c:	e738      	b.n	8000910 <__udivmoddi4+0xfc>
 8000a9e:	4631      	mov	r1, r6
 8000aa0:	4630      	mov	r0, r6
 8000aa2:	e708      	b.n	80008b6 <__udivmoddi4+0xa2>
 8000aa4:	4639      	mov	r1, r7
 8000aa6:	e6e6      	b.n	8000876 <__udivmoddi4+0x62>
 8000aa8:	4610      	mov	r0, r2
 8000aaa:	e6fb      	b.n	80008a4 <__udivmoddi4+0x90>
 8000aac:	4548      	cmp	r0, r9
 8000aae:	d2a9      	bcs.n	8000a04 <__udivmoddi4+0x1f0>
 8000ab0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ab4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	e7a3      	b.n	8000a04 <__udivmoddi4+0x1f0>
 8000abc:	4645      	mov	r5, r8
 8000abe:	e7ea      	b.n	8000a96 <__udivmoddi4+0x282>
 8000ac0:	462b      	mov	r3, r5
 8000ac2:	e794      	b.n	80009ee <__udivmoddi4+0x1da>
 8000ac4:	4640      	mov	r0, r8
 8000ac6:	e7d1      	b.n	8000a6c <__udivmoddi4+0x258>
 8000ac8:	46d0      	mov	r8, sl
 8000aca:	e77b      	b.n	80009c4 <__udivmoddi4+0x1b0>
 8000acc:	3d02      	subs	r5, #2
 8000ace:	4462      	add	r2, ip
 8000ad0:	e732      	b.n	8000938 <__udivmoddi4+0x124>
 8000ad2:	4608      	mov	r0, r1
 8000ad4:	e70a      	b.n	80008ec <__udivmoddi4+0xd8>
 8000ad6:	4464      	add	r4, ip
 8000ad8:	3802      	subs	r0, #2
 8000ada:	e742      	b.n	8000962 <__udivmoddi4+0x14e>

08000adc <__aeabi_idiv0>:
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <ini_acelerometro>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ini_acelerometro(){
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af04      	add	r7, sp, #16

	uint8_t buffer[1];
	// que metemos en el buffer
	// pues los datos a escribir
	buffer[0]= 0x40;
 8000ae6:	2340      	movs	r3, #64	; 0x40
 8000ae8:	713b      	strb	r3, [r7, #4]
	// debe escribir en la dirección del esclabo
	// 0xD4
	// el tamaño es de 8 byrtes
	//creo que no hace falta meterle 1000 de timeaout
	// ya qyue no hay que calentarlo
	HAL_I2C_Mem_Write(&hi2c2, 0xD4, 0x10, I2C_MEMADD_SIZE_8BIT, buffer, 1, 100);
 8000aea:	2364      	movs	r3, #100	; 0x64
 8000aec:	9302      	str	r3, [sp, #8]
 8000aee:	2301      	movs	r3, #1
 8000af0:	9301      	str	r3, [sp, #4]
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	9300      	str	r3, [sp, #0]
 8000af6:	2301      	movs	r3, #1
 8000af8:	2210      	movs	r2, #16
 8000afa:	21d4      	movs	r1, #212	; 0xd4
 8000afc:	4803      	ldr	r0, [pc, #12]	; (8000b0c <ini_acelerometro+0x2c>)
 8000afe:	f001 fbc9 	bl	8002294 <HAL_I2C_Mem_Write>
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000180 	.word	0x20000180

08000b10 <readAccel>:
int16_t readAccel(uint8_t axis){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b088      	sub	sp, #32
 8000b14:	af04      	add	r7, sp, #16
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
	int16_t res = 0 ;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	81fb      	strh	r3, [r7, #14]
	uint8_t buffer[2];
	HAL_I2C_Mem_Read(&hi2c2, 0xD4, 0x28+2*axis, I2C_MEMADD_SIZE_8BIT, buffer,2, 100);
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	3314      	adds	r3, #20
 8000b22:	b29b      	uxth	r3, r3
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	2364      	movs	r3, #100	; 0x64
 8000b2a:	9302      	str	r3, [sp, #8]
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	9301      	str	r3, [sp, #4]
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	2301      	movs	r3, #1
 8000b38:	21d4      	movs	r1, #212	; 0xd4
 8000b3a:	4811      	ldr	r0, [pc, #68]	; (8000b80 <readAccel+0x70>)
 8000b3c:	f001 fcbe 	bl	80024bc <HAL_I2C_Mem_Read>
	res = ((int16_t)(buffer[1]<<8)| buffer[0])*0.061;
 8000b40:	7b7b      	ldrb	r3, [r7, #13]
 8000b42:	021b      	lsls	r3, r3, #8
 8000b44:	b21b      	sxth	r3, r3
 8000b46:	461a      	mov	r2, r3
 8000b48:	7b3b      	ldrb	r3, [r7, #12]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff fdb7 	bl	80006c0 <__aeabi_i2d>
 8000b52:	a309      	add	r3, pc, #36	; (adr r3, 8000b78 <readAccel+0x68>)
 8000b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b58:	f7ff fb36 	bl	80001c8 <__aeabi_dmul>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	460b      	mov	r3, r1
 8000b60:	4610      	mov	r0, r2
 8000b62:	4619      	mov	r1, r3
 8000b64:	f7ff fe16 	bl	8000794 <__aeabi_d2iz>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	81fb      	strh	r3, [r7, #14]
	return res;
 8000b6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	5a1cac08 	.word	0x5a1cac08
 8000b7c:	3faf3b64 	.word	0x3faf3b64
 8000b80:	20000180 	.word	0x20000180

08000b84 <convert2>:
int16_t convert(int16_t dato){
	return (((dato - (-1000)) * (127 - 0)) /
			(1000 - (-1000))) + 0;
}
int16_t convert2(int16_t dato){
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	80fb      	strh	r3, [r7, #6]
	return dato/100;
 8000b8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b92:	4a06      	ldr	r2, [pc, #24]	; (8000bac <convert2+0x28>)
 8000b94:	fb82 1203 	smull	r1, r2, r2, r3
 8000b98:	1152      	asrs	r2, r2, #5
 8000b9a:	17db      	asrs	r3, r3, #31
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	b21b      	sxth	r3, r3
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	51eb851f 	.word	0x51eb851f

08000bb0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0

	uint8_t dato[3]; // esta es la variable donde vamos a mandar el report
	/* USER CODE END 1 */
	/* MCU Configuration--------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bb6:	f000 fe36 	bl	8001826 <HAL_Init>
	/* USER CODE BEGIN Init */
	/* USER CODE END Init */
	/* Configure the system clock */
	SystemClock_Config();
 8000bba:	f000 f835 	bl	8000c28 <SystemClock_Config>
/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */
	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bbe:	f000 f9cf 	bl	8000f60 <MX_GPIO_Init>
	MX_DFSDM1_Init();
 8000bc2:	f000 f893 	bl	8000cec <MX_DFSDM1_Init>
	MX_I2C2_Init();
 8000bc6:	f000 f8c9 	bl	8000d5c <MX_I2C2_Init>
	MX_QUADSPI_Init();
 8000bca:	f000 f905 	bl	8000dd8 <MX_QUADSPI_Init>
	MX_SPI3_Init();
 8000bce:	f000 f929 	bl	8000e24 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 8000bd2:	f000 f965 	bl	8000ea0 <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8000bd6:	f000 f993 	bl	8000f00 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8000bda:	f008 fd7d 	bl	80096d8 <MX_USB_DEVICE_Init>
	ini_acelerometro();
 8000bde:	f7ff ff7f 	bl	8000ae0 <ini_acelerometro>
	/* USER CODE BEGIN 2 */
	HAL_Delay(5000); //retraso para esperar a que el USB se configure
 8000be2:	f241 3088 	movw	r0, #5000	; 0x1388
 8000be6:	f000 fe93 	bl	8001910 <HAL_Delay>
	dato[0] = 0;
 8000bea:	2300      	movs	r3, #0
 8000bec:	713b      	strb	r3, [r7, #4]
/* Infinite loop */
/* USER CODE BEGIN WHILE */
while (1)
{// leemos eje x
// establecemos el valor de dato[1]
	dato[1]= convert2(readAccel(0));
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f7ff ff8e 	bl	8000b10 <readAccel>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff ffc4 	bl	8000b84 <convert2>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	717b      	strb	r3, [r7, #5]
// leemos eje y
//establecemos el valor de dato[2]
dato[2]= convert2(readAccel(1)),
 8000c02:	2001      	movs	r0, #1
 8000c04:	f7ff ff84 	bl	8000b10 <readAccel>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff ffba 	bl	8000b84 <convert2>
 8000c10:	4603      	mov	r3, r0
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	71bb      	strb	r3, [r7, #6]
USBD_CUSTOM_HID_SendReport_FS(dato,3);
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	2103      	movs	r1, #3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f008 fdae 	bl	800977c <USBD_CUSTOM_HID_SendReport_FS>
 HAL_Delay(100);
 8000c20:	2064      	movs	r0, #100	; 0x64
 8000c22:	f000 fe75 	bl	8001910 <HAL_Delay>
{// leemos eje x
 8000c26:	e7e2      	b.n	8000bee <main+0x3e>

08000c28 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b096      	sub	sp, #88	; 0x58
 8000c2c:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	2244      	movs	r2, #68	; 0x44
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f009 fb18 	bl	800a26c <memset>
RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

/** Configure the main internal regulator output voltage
 */
if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 8000c4a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c4e:	f003 fa4b 	bl	80040e8 <HAL_PWREx_ControlVoltageScaling>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <SystemClock_Config+0x34>
	Error_Handler();
 8000c58:	f000 fb34 	bl	80012c4 <Error_Handler>
}

/** Configure LSE Drive Capability
 */
HAL_PWR_EnableBkUpAccess();
 8000c5c:	f003 fa26 	bl	80040ac <HAL_PWR_EnableBkUpAccess>
__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c60:	4b21      	ldr	r3, [pc, #132]	; (8000ce8 <SystemClock_Config+0xc0>)
 8000c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c66:	4a20      	ldr	r2, [pc, #128]	; (8000ce8 <SystemClock_Config+0xc0>)
 8000c68:	f023 0318 	bic.w	r3, r3, #24
 8000c6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

/** Initializes the RCC Oscillators according to the specified parameters
 * in the RCC_OscInitTypeDef structure.
 */
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8000c70:	2314      	movs	r3, #20
 8000c72:	617b      	str	r3, [r7, #20]
		| RCC_OSCILLATORTYPE_MSI;
RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c74:	2301      	movs	r3, #1
 8000c76:	61fb      	str	r3, [r7, #28]
RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	633b      	str	r3, [r7, #48]	; 0x30
RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c80:	2360      	movs	r3, #96	; 0x60
 8000c82:	637b      	str	r3, [r7, #52]	; 0x34
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c84:	2302      	movs	r3, #2
 8000c86:	63fb      	str	r3, [r7, #60]	; 0x3c
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	643b      	str	r3, [r7, #64]	; 0x40
RCC_OscInitStruct.PLL.PLLM = 1;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	647b      	str	r3, [r7, #68]	; 0x44
RCC_OscInitStruct.PLL.PLLN = 40;
 8000c90:	2328      	movs	r3, #40	; 0x28
 8000c92:	64bb      	str	r3, [r7, #72]	; 0x48
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c94:	2307      	movs	r3, #7
 8000c96:	64fb      	str	r3, [r7, #76]	; 0x4c
RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	653b      	str	r3, [r7, #80]	; 0x50
RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	657b      	str	r3, [r7, #84]	; 0x54
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f003 fb41 	bl	800432c <HAL_RCC_OscConfig>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <SystemClock_Config+0x8c>
	Error_Handler();
 8000cb0:	f000 fb08 	bl	80012c4 <Error_Handler>
}

/** Initializes the CPU, AHB and APB buses clocks
 */
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000cb4:	230f      	movs	r3, #15
 8000cb6:	603b      	str	r3, [r7, #0]
		| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	607b      	str	r3, [r7, #4]
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	60bb      	str	r3, [r7, #8]
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	613b      	str	r3, [r7, #16]

if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8000cc8:	463b      	mov	r3, r7
 8000cca:	2104      	movs	r1, #4
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f003 ff09 	bl	8004ae4 <HAL_RCC_ClockConfig>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <SystemClock_Config+0xb4>
	Error_Handler();
 8000cd8:	f000 faf4 	bl	80012c4 <Error_Handler>
}

/** Enable MSI Auto calibration
 */
HAL_RCCEx_EnableMSIPLLMode();
 8000cdc:	f004 fc10 	bl	8005500 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000ce0:	bf00      	nop
 8000ce2:	3758      	adds	r7, #88	; 0x58
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40021000 	.word	0x40021000

08000cec <MX_DFSDM1_Init>:
/**
 * @brief DFSDM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DFSDM1_Init(void) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
/* USER CODE END DFSDM1_Init 0 */

/* USER CODE BEGIN DFSDM1_Init 1 */

/* USER CODE END DFSDM1_Init 1 */
hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000cf0:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000cf2:	4a19      	ldr	r2, [pc, #100]	; (8000d58 <MX_DFSDM1_Init+0x6c>)
 8000cf4:	601a      	str	r2, [r3, #0]
hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	711a      	strb	r2, [r3, #4]
hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000cfc:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000d02:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d04:	2202      	movs	r2, #2
 8000d06:	60da      	str	r2, [r3, #12]
hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000d0e:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	615a      	str	r2, [r3, #20]
hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000d14:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d1a:	619a      	str	r2, [r3, #24]
hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000d1c:	4b0d      	ldr	r3, [pc, #52]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	61da      	str	r2, [r3, #28]
hdfsdm1_channel1.Init.SerialInterface.SpiClock =
 8000d22:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d24:	2204      	movs	r2, #4
 8000d26:	621a      	str	r2, [r3, #32]
		DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000d28:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	625a      	str	r2, [r3, #36]	; 0x24
hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000d2e:	4b09      	ldr	r3, [pc, #36]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	629a      	str	r2, [r3, #40]	; 0x28
hdfsdm1_channel1.Init.Offset = 0;
 8000d34:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	62da      	str	r2, [r3, #44]	; 0x2c
hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000d3a:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	631a      	str	r2, [r3, #48]	; 0x30
if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK) {
 8000d40:	4804      	ldr	r0, [pc, #16]	; (8000d54 <MX_DFSDM1_Init+0x68>)
 8000d42:	f000 ff1b 	bl	8001b7c <HAL_DFSDM_ChannelInit>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_DFSDM1_Init+0x64>
	Error_Handler();
 8000d4c:	f000 faba 	bl	80012c4 <Error_Handler>
}
/* USER CODE BEGIN DFSDM1_Init 2 */

/* USER CODE END DFSDM1_Init 2 */

}
 8000d50:	bf00      	nop
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000148 	.word	0x20000148
 8000d58:	40016020 	.word	0x40016020

08000d5c <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
/* USER CODE END I2C2_Init 0 */

/* USER CODE BEGIN I2C2_Init 1 */

/* USER CODE END I2C2_Init 1 */
hi2c2.Instance = I2C2;
 8000d60:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d62:	4a1c      	ldr	r2, [pc, #112]	; (8000dd4 <MX_I2C2_Init+0x78>)
 8000d64:	601a      	str	r2, [r3, #0]
hi2c2.Init.Timing = 0x00000E14;
 8000d66:	4b1a      	ldr	r3, [pc, #104]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d68:	f640 6214 	movw	r2, #3604	; 0xe14
 8000d6c:	605a      	str	r2, [r3, #4]
hi2c2.Init.OwnAddress1 = 0;
 8000d6e:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d74:	4b16      	ldr	r3, [pc, #88]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	60da      	str	r2, [r3, #12]
hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d7a:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
hi2c2.Init.OwnAddress2 = 0;
 8000d80:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	615a      	str	r2, [r3, #20]
hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d8c:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	621a      	str	r2, [r3, #32]
if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000d9a:	f001 f9e0 	bl	800215e <HAL_I2C_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_I2C2_Init+0x4c>
	Error_Handler();
 8000da4:	f000 fa8e 	bl	80012c4 <Error_Handler>
}

/** Configure Analogue filter
 */
if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8000da8:	2100      	movs	r1, #0
 8000daa:	4809      	ldr	r0, [pc, #36]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000dac:	f001 ff58 	bl	8002c60 <HAL_I2CEx_ConfigAnalogFilter>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_I2C2_Init+0x5e>
	Error_Handler();
 8000db6:	f000 fa85 	bl	80012c4 <Error_Handler>
}

/** Configure Digital filter
 */
if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4804      	ldr	r0, [pc, #16]	; (8000dd0 <MX_I2C2_Init+0x74>)
 8000dbe:	f001 ff9a 	bl	8002cf6 <HAL_I2CEx_ConfigDigitalFilter>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_I2C2_Init+0x70>
	Error_Handler();
 8000dc8:	f000 fa7c 	bl	80012c4 <Error_Handler>
}
/* USER CODE BEGIN I2C2_Init 2 */

/* USER CODE END I2C2_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000180 	.word	0x20000180
 8000dd4:	40005800 	.word	0x40005800

08000dd8 <MX_QUADSPI_Init>:
/**
 * @brief QUADSPI Initialization Function
 * @param None
 * @retval None
 */
static void MX_QUADSPI_Init(void) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0

/* USER CODE BEGIN QUADSPI_Init 1 */

/* USER CODE END QUADSPI_Init 1 */
/* QUADSPI parameter configuration*/
hqspi.Instance = QUADSPI;
 8000ddc:	4b0f      	ldr	r3, [pc, #60]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000dde:	4a10      	ldr	r2, [pc, #64]	; (8000e20 <MX_QUADSPI_Init+0x48>)
 8000de0:	601a      	str	r2, [r3, #0]
hqspi.Init.ClockPrescaler = 2;
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000de4:	2202      	movs	r2, #2
 8000de6:	605a      	str	r2, [r3, #4]
hqspi.Init.FifoThreshold = 4;
 8000de8:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000dea:	2204      	movs	r2, #4
 8000dec:	609a      	str	r2, [r3, #8]
hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000dee:	4b0b      	ldr	r3, [pc, #44]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000df0:	2210      	movs	r2, #16
 8000df2:	60da      	str	r2, [r3, #12]
hqspi.Init.FlashSize = 23;
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000df6:	2217      	movs	r2, #23
 8000df8:	611a      	str	r2, [r3, #16]
hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	615a      	str	r2, [r3, #20]
hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	619a      	str	r2, [r3, #24]
if (HAL_QSPI_Init(&hqspi) != HAL_OK) {
 8000e06:	4805      	ldr	r0, [pc, #20]	; (8000e1c <MX_QUADSPI_Init+0x44>)
 8000e08:	f003 f9d4 	bl	80041b4 <HAL_QSPI_Init>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_QUADSPI_Init+0x3e>
	Error_Handler();
 8000e12:	f000 fa57 	bl	80012c4 <Error_Handler>
}
/* USER CODE BEGIN QUADSPI_Init 2 */

/* USER CODE END QUADSPI_Init 2 */

}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	200001d4 	.word	0x200001d4
 8000e20:	a0001000 	.word	0xa0001000

08000e24 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0

/* USER CODE BEGIN SPI3_Init 1 */

/* USER CODE END SPI3_Init 1 */
/* SPI3 parameter configuration*/
hspi3.Instance = SPI3;
 8000e28:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e2a:	4a1c      	ldr	r2, [pc, #112]	; (8000e9c <MX_SPI3_Init+0x78>)
 8000e2c:	601a      	str	r2, [r3, #0]
hspi3.Init.Mode = SPI_MODE_MASTER;
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e34:	605a      	str	r2, [r3, #4]
hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000e36:	4b18      	ldr	r3, [pc, #96]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e3c:	4b16      	ldr	r3, [pc, #88]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e3e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000e42:	60da      	str	r2, [r3, #12]
hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e44:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e4a:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	615a      	str	r2, [r3, #20]
hspi3.Init.NSS = SPI_NSS_SOFT;
 8000e50:	4b11      	ldr	r3, [pc, #68]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e56:	619a      	str	r2, [r3, #24]
hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e58:	4b0f      	ldr	r3, [pc, #60]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	61da      	str	r2, [r3, #28]
hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	621a      	str	r2, [r3, #32]
hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e64:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	625a      	str	r2, [r3, #36]	; 0x24
hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e6a:	4b0b      	ldr	r3, [pc, #44]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	629a      	str	r2, [r3, #40]	; 0x28
hspi3.Init.CRCPolynomial = 7;
 8000e70:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e72:	2207      	movs	r2, #7
 8000e74:	62da      	str	r2, [r3, #44]	; 0x2c
hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e76:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	631a      	str	r2, [r3, #48]	; 0x30
hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e7e:	2208      	movs	r2, #8
 8000e80:	635a      	str	r2, [r3, #52]	; 0x34
if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8000e82:	4805      	ldr	r0, [pc, #20]	; (8000e98 <MX_SPI3_Init+0x74>)
 8000e84:	f004 fd1e 	bl	80058c4 <HAL_SPI_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_SPI3_Init+0x6e>
	Error_Handler();
 8000e8e:	f000 fa19 	bl	80012c4 <Error_Handler>
}
/* USER CODE BEGIN SPI3_Init 2 */

/* USER CODE END SPI3_Init 2 */

}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000218 	.word	0x20000218
 8000e9c:	40003c00 	.word	0x40003c00

08000ea0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
/* USER CODE END USART1_Init 0 */

/* USER CODE BEGIN USART1_Init 1 */

/* USER CODE END USART1_Init 1 */
huart1.Instance = USART1;
 8000ea4:	4b14      	ldr	r3, [pc, #80]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ea6:	4a15      	ldr	r2, [pc, #84]	; (8000efc <MX_USART1_UART_Init+0x5c>)
 8000ea8:	601a      	str	r2, [r3, #0]
huart1.Init.BaudRate = 115200;
 8000eaa:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000eac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000eb0:	605a      	str	r2, [r3, #4]
huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
huart1.Init.StopBits = UART_STOPBITS_1;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
huart1.Init.Parity = UART_PARITY_NONE;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
huart1.Init.Mode = UART_MODE_TX_RX;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ec6:	220c      	movs	r2, #12
 8000ec8:	615a      	str	r2, [r3, #20]
huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed0:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]
huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	621a      	str	r2, [r3, #32]
huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	625a      	str	r2, [r3, #36]	; 0x24
if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000ee2:	4805      	ldr	r0, [pc, #20]	; (8000ef8 <MX_USART1_UART_Init+0x58>)
 8000ee4:	f004 fd91 	bl	8005a0a <HAL_UART_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_USART1_UART_Init+0x52>
	Error_Handler();
 8000eee:	f000 f9e9 	bl	80012c4 <Error_Handler>
}
/* USER CODE BEGIN USART1_Init 2 */

/* USER CODE END USART1_Init 2 */

}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	2000027c 	.word	0x2000027c
 8000efc:	40013800 	.word	0x40013800

08000f00 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
/* USER CODE END USART3_Init 0 */

/* USER CODE BEGIN USART3_Init 1 */

/* USER CODE END USART3_Init 1 */
huart3.Instance = USART3;
 8000f04:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f06:	4a15      	ldr	r2, [pc, #84]	; (8000f5c <MX_USART3_UART_Init+0x5c>)
 8000f08:	601a      	str	r2, [r3, #0]
huart3.Init.BaudRate = 115200;
 8000f0a:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f10:	605a      	str	r2, [r3, #4]
huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f12:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
huart3.Init.StopBits = UART_STOPBITS_1;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
huart3.Init.Parity = UART_PARITY_NONE;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
huart3.Init.Mode = UART_MODE_TX_RX;
 8000f24:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f26:	220c      	movs	r2, #12
 8000f28:	615a      	str	r2, [r3, #20]
huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f30:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	61da      	str	r2, [r3, #28]
huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f36:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	621a      	str	r2, [r3, #32]
huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f3c:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	625a      	str	r2, [r3, #36]	; 0x24
if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000f42:	4805      	ldr	r0, [pc, #20]	; (8000f58 <MX_USART3_UART_Init+0x58>)
 8000f44:	f004 fd61 	bl	8005a0a <HAL_UART_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_USART3_UART_Init+0x52>
	Error_Handler();
 8000f4e:	f000 f9b9 	bl	80012c4 <Error_Handler>
}
/* USER CODE BEGIN USART3_Init 2 */

/* USER CODE END USART3_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000304 	.word	0x20000304
 8000f5c:	40004800 	.word	0x40004800

08000f60 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08a      	sub	sp, #40	; 0x28
 8000f64:	af00      	add	r7, sp, #0
GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
 8000f74:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

/* GPIO Ports Clock Enable */
__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f76:	4bbd      	ldr	r3, [pc, #756]	; (800126c <MX_GPIO_Init+0x30c>)
 8000f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7a:	4abc      	ldr	r2, [pc, #752]	; (800126c <MX_GPIO_Init+0x30c>)
 8000f7c:	f043 0310 	orr.w	r3, r3, #16
 8000f80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f82:	4bba      	ldr	r3, [pc, #744]	; (800126c <MX_GPIO_Init+0x30c>)
 8000f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f86:	f003 0310 	and.w	r3, r3, #16
 8000f8a:	613b      	str	r3, [r7, #16]
 8000f8c:	693b      	ldr	r3, [r7, #16]
__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8e:	4bb7      	ldr	r3, [pc, #732]	; (800126c <MX_GPIO_Init+0x30c>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f92:	4ab6      	ldr	r2, [pc, #728]	; (800126c <MX_GPIO_Init+0x30c>)
 8000f94:	f043 0304 	orr.w	r3, r3, #4
 8000f98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f9a:	4bb4      	ldr	r3, [pc, #720]	; (800126c <MX_GPIO_Init+0x30c>)
 8000f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9e:	f003 0304 	and.w	r3, r3, #4
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
__HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	4bb1      	ldr	r3, [pc, #708]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000faa:	4ab0      	ldr	r2, [pc, #704]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fb2:	4bae      	ldr	r3, [pc, #696]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	4bab      	ldr	r3, [pc, #684]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc2:	4aaa      	ldr	r2, [pc, #680]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fc4:	f043 0302 	orr.w	r3, r3, #2
 8000fc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fca:	4ba8      	ldr	r3, [pc, #672]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
__HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd6:	4ba5      	ldr	r3, [pc, #660]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	4aa4      	ldr	r2, [pc, #656]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fdc:	f043 0308 	orr.w	r3, r3, #8
 8000fe0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe2:	4ba2      	ldr	r3, [pc, #648]	; (800126c <MX_GPIO_Init+0x30c>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe6:	f003 0308 	and.w	r3, r3, #8
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOE,
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000ff4:	489e      	ldr	r0, [pc, #632]	; (8001270 <MX_GPIO_Init+0x310>)
 8000ff6:	f001 f877 	bl	80020e8 <HAL_GPIO_WritePin>
		M24SR64_Y_RF_DISABLE_Pin | M24SR64_Y_GPO_Pin | ISM43362_RST_Pin,
		GPIO_PIN_RESET);

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin | SPBTLE_RF_RST_Pin | ARD_D9_Pin,
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f248 1104 	movw	r1, #33028	; 0x8104
 8001000:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001004:	f001 f870 	bl	80020e8 <HAL_GPIO_WritePin>
		GPIO_PIN_RESET);

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOB,
 8001008:	2200      	movs	r2, #0
 800100a:	f24f 0114 	movw	r1, #61460	; 0xf014
 800100e:	4899      	ldr	r0, [pc, #612]	; (8001274 <MX_GPIO_Init+0x314>)
 8001010:	f001 f86a 	bl	80020e8 <HAL_GPIO_WritePin>
		ARD_D8_Pin | ISM43362_BOOT0_Pin | ISM43362_WAKEUP_Pin | LED2_Pin
				| SPSGRF_915_SDN_Pin | ARD_D5_Pin, GPIO_PIN_RESET);

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOD,
 8001014:	2200      	movs	r2, #0
 8001016:	f241 0181 	movw	r1, #4225	; 0x1081
 800101a:	4897      	ldr	r0, [pc, #604]	; (8001278 <MX_GPIO_Init+0x318>)
 800101c:	f001 f864 	bl	80020e8 <HAL_GPIO_WritePin>
		USB_OTG_FS_PWR_EN_Pin | PMOD_RESET_Pin | STSAFE_A100_RESET_Pin,
		GPIO_PIN_RESET);

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin,
 8001020:	2201      	movs	r2, #1
 8001022:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001026:	4894      	ldr	r0, [pc, #592]	; (8001278 <MX_GPIO_Init+0x318>)
 8001028:	f001 f85e 	bl	80020e8 <HAL_GPIO_WritePin>
		GPIO_PIN_SET);

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin | LED3_WIFI__LED4_BLE_Pin,
 800102c:	2200      	movs	r2, #0
 800102e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001032:	4892      	ldr	r0, [pc, #584]	; (800127c <MX_GPIO_Init+0x31c>)
 8001034:	f001 f858 	bl	80020e8 <HAL_GPIO_WritePin>
		GPIO_PIN_RESET);

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin,
 8001038:	2201      	movs	r2, #1
 800103a:	2120      	movs	r1, #32
 800103c:	488d      	ldr	r0, [pc, #564]	; (8001274 <MX_GPIO_Init+0x314>)
 800103e:	f001 f853 	bl	80020e8 <HAL_GPIO_WritePin>
		GPIO_PIN_SET);

/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin,
 8001042:	2201      	movs	r2, #1
 8001044:	2101      	movs	r1, #1
 8001046:	488a      	ldr	r0, [pc, #552]	; (8001270 <MX_GPIO_Init+0x310>)
 8001048:	f001 f84e 	bl	80020e8 <HAL_GPIO_WritePin>
		GPIO_PIN_SET);

/*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin | M24SR64_Y_GPO_Pin
 800104c:	f240 1315 	movw	r3, #277	; 0x115
 8001050:	617b      	str	r3, [r7, #20]
		| ISM43362_RST_Pin | ISM43362_SPI3_CSN_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	2301      	movs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	623b      	str	r3, [r7, #32]
HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4619      	mov	r1, r3
 8001064:	4882      	ldr	r0, [pc, #520]	; (8001270 <MX_GPIO_Init+0x310>)
 8001066:	f000 fe95 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin | SPSGRF_915_GPIO3_EXTI5_Pin
 800106a:	236a      	movs	r3, #106	; 0x6a
 800106c:	617b      	str	r3, [r7, #20]
		| SPBTLE_RF_IRQ_EXTI6_Pin | ISM43362_DRDY_EXTI1_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800106e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001072:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4619      	mov	r1, r3
 800107e:	487c      	ldr	r0, [pc, #496]	; (8001270 <MX_GPIO_Init+0x310>)
 8001080:	f000 fe88 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pin : BUTTON_EXTI13_Pin */
GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001084:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001088:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800108a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800108e:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	4878      	ldr	r0, [pc, #480]	; (800127c <MX_GPIO_Init+0x31c>)
 800109c:	f000 fe7a 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
 ARD_A1_Pin ARD_A0_Pin */
GPIO_InitStruct.Pin = ARD_A5_Pin | ARD_A4_Pin | ARD_A3_Pin | ARD_A2_Pin
 80010a0:	233f      	movs	r3, #63	; 0x3f
 80010a2:	617b      	str	r3, [r7, #20]
		| ARD_A1_Pin | ARD_A0_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010a4:	230b      	movs	r3, #11
 80010a6:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4619      	mov	r1, r3
 80010b2:	4872      	ldr	r0, [pc, #456]	; (800127c <MX_GPIO_Init+0x31c>)
 80010b4:	f000 fe6e 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
GPIO_InitStruct.Pin = ARD_D1_Pin | ARD_D0_Pin;
 80010b8:	2303      	movs	r3, #3
 80010ba:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010bc:	2302      	movs	r3, #2
 80010be:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c4:	2303      	movs	r3, #3
 80010c6:	623b      	str	r3, [r7, #32]
GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80010c8:	2308      	movs	r3, #8
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	4619      	mov	r1, r3
 80010d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d6:	f000 fe5d 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
GPIO_InitStruct.Pin = ARD_D10_Pin | SPBTLE_RF_RST_Pin | ARD_D9_Pin;
 80010da:	f248 1304 	movw	r3, #33028	; 0x8104
 80010de:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e0:	2301      	movs	r3, #1
 80010e2:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e8:	2300      	movs	r3, #0
 80010ea:	623b      	str	r3, [r7, #32]
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	4619      	mov	r1, r3
 80010f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f6:	f000 fe4d 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pin : ARD_D4_Pin */
GPIO_InitStruct.Pin = ARD_D4_Pin;
 80010fa:	2308      	movs	r3, #8
 80010fc:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	2302      	movs	r3, #2
 8001100:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001106:	2300      	movs	r3, #0
 8001108:	623b      	str	r3, [r7, #32]
GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800110a:	2301      	movs	r3, #1
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001118:	f000 fe3c 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pin : ARD_D7_Pin */
GPIO_InitStruct.Pin = ARD_D7_Pin;
 800111c:	2310      	movs	r3, #16
 800111e:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001120:	230b      	movs	r3, #11
 8001122:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	4619      	mov	r1, r3
 800112e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001132:	f000 fe2f 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
GPIO_InitStruct.Pin = ARD_D13_Pin | ARD_D12_Pin | ARD_D11_Pin;
 8001136:	23e0      	movs	r3, #224	; 0xe0
 8001138:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001142:	2303      	movs	r3, #3
 8001144:	623b      	str	r3, [r7, #32]
GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001146:	2305      	movs	r3, #5
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001154:	f000 fe1e 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pin : ARD_D3_Pin */
GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001158:	2301      	movs	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800115c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001160:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4619      	mov	r1, r3
 800116c:	4841      	ldr	r0, [pc, #260]	; (8001274 <MX_GPIO_Init+0x314>)
 800116e:	f000 fe11 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pin : ARD_D6_Pin */
GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001172:	2302      	movs	r3, #2
 8001174:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001176:	230b      	movs	r3, #11
 8001178:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	483b      	ldr	r0, [pc, #236]	; (8001274 <MX_GPIO_Init+0x314>)
 8001186:	f000 fe05 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
 SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
GPIO_InitStruct.Pin = ARD_D8_Pin | ISM43362_BOOT0_Pin | ISM43362_WAKEUP_Pin
 800118a:	f24f 0334 	movw	r3, #61492	; 0xf034
 800118e:	617b      	str	r3, [r7, #20]
		| LED2_Pin | SPSGRF_915_SDN_Pin | ARD_D5_Pin | SPSGRF_915_SPI3_CSN_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2301      	movs	r3, #1
 8001192:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	2300      	movs	r3, #0
 800119a:	623b      	str	r3, [r7, #32]
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	4834      	ldr	r0, [pc, #208]	; (8001274 <MX_GPIO_Init+0x314>)
 80011a4:	f000 fdf6 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
 PMOD_IRQ_EXTI12_Pin */
GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin | LSM6DSL_INT1_EXTI11_Pin
 80011a8:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80011ac:	617b      	str	r3, [r7, #20]
		| ARD_D2_Pin | HTS221_DRDY_EXTI15_Pin | PMOD_IRQ_EXTI12_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011b2:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	482e      	ldr	r0, [pc, #184]	; (8001278 <MX_GPIO_Init+0x318>)
 80011c0:	f000 fde8 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin | SPBTLE_RF_SPI3_CSN_Pin
 80011c4:	f243 0381 	movw	r3, #12417	; 0x3081
 80011c8:	617b      	str	r3, [r7, #20]
		| PMOD_RESET_Pin | STSAFE_A100_RESET_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	2300      	movs	r3, #0
 80011d4:	623b      	str	r3, [r7, #32]
HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	4826      	ldr	r0, [pc, #152]	; (8001278 <MX_GPIO_Init+0x318>)
 80011de:	f000 fdd9 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin | LED3_WIFI__LED4_BLE_Pin;
 80011e2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80011e6:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	623b      	str	r3, [r7, #32]
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	4820      	ldr	r0, [pc, #128]	; (800127c <MX_GPIO_Init+0x31c>)
 80011fc:	f000 fdca 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin | LSM3MDL_DRDY_EXTI8_Pin;
 8001200:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001204:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001206:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800120a:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	61fb      	str	r3, [r7, #28]
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	4819      	ldr	r0, [pc, #100]	; (800127c <MX_GPIO_Init+0x31c>)
 8001218:	f000 fdbc 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 800121c:	2302      	movs	r3, #2
 800121e:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001220:	2302      	movs	r3, #2
 8001222:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001228:	2303      	movs	r3, #3
 800122a:	623b      	str	r3, [r7, #32]
GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800122c:	2305      	movs	r3, #5
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	4810      	ldr	r0, [pc, #64]	; (8001278 <MX_GPIO_Init+0x318>)
 8001238:	f000 fdac 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin | PMOD_UART2_RTS_Pin
 800123c:	2378      	movs	r3, #120	; 0x78
 800123e:	617b      	str	r3, [r7, #20]
		| PMOD_UART2_TX_Pin | PMOD_UART2_RX_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001240:	2302      	movs	r3, #2
 8001242:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001248:	2303      	movs	r3, #3
 800124a:	623b      	str	r3, [r7, #32]
GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800124c:	2307      	movs	r3, #7
 800124e:	627b      	str	r3, [r7, #36]	; 0x24
HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4619      	mov	r1, r3
 8001256:	4808      	ldr	r0, [pc, #32]	; (8001278 <MX_GPIO_Init+0x318>)
 8001258:	f000 fd9c 	bl	8001d94 <HAL_GPIO_Init>

/*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
GPIO_InitStruct.Pin = ARD_D15_Pin | ARD_D14_Pin;
 800125c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001260:	617b      	str	r3, [r7, #20]
GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001262:	2312      	movs	r3, #18
 8001264:	61bb      	str	r3, [r7, #24]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	e00a      	b.n	8001280 <MX_GPIO_Init+0x320>
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000
 8001270:	48001000 	.word	0x48001000
 8001274:	48000400 	.word	0x48000400
 8001278:	48000c00 	.word	0x48000c00
 800127c:	48000800 	.word	0x48000800
 8001280:	61fb      	str	r3, [r7, #28]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001282:	2303      	movs	r3, #3
 8001284:	623b      	str	r3, [r7, #32]
GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001286:	2304      	movs	r3, #4
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4619      	mov	r1, r3
 8001290:	480b      	ldr	r0, [pc, #44]	; (80012c0 <MX_GPIO_Init+0x360>)
 8001292:	f000 fd7f 	bl	8001d94 <HAL_GPIO_Init>

/* EXTI interrupt init*/
HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	2017      	movs	r0, #23
 800129c:	f000 fc37 	bl	8001b0e <HAL_NVIC_SetPriority>
HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012a0:	2017      	movs	r0, #23
 80012a2:	f000 fc50 	bl	8001b46 <HAL_NVIC_EnableIRQ>

HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	2028      	movs	r0, #40	; 0x28
 80012ac:	f000 fc2f 	bl	8001b0e <HAL_NVIC_SetPriority>
HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012b0:	2028      	movs	r0, #40	; 0x28
 80012b2:	f000 fc48 	bl	8001b46 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012b6:	bf00      	nop
 80012b8:	3728      	adds	r7, #40	; 0x28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	48000400 	.word	0x48000400

080012c4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c8:	b672      	cpsid	i
}
 80012ca:	bf00      	nop
/* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 80012cc:	e7fe      	b.n	80012cc <Error_Handler+0x8>
	...

080012d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d6:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <HAL_MspInit+0x44>)
 80012d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012da:	4a0e      	ldr	r2, [pc, #56]	; (8001314 <HAL_MspInit+0x44>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6613      	str	r3, [r2, #96]	; 0x60
 80012e2:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <HAL_MspInit+0x44>)
 80012e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ee:	4b09      	ldr	r3, [pc, #36]	; (8001314 <HAL_MspInit+0x44>)
 80012f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f2:	4a08      	ldr	r2, [pc, #32]	; (8001314 <HAL_MspInit+0x44>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f8:	6593      	str	r3, [r2, #88]	; 0x58
 80012fa:	4b06      	ldr	r3, [pc, #24]	; (8001314 <HAL_MspInit+0x44>)
 80012fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001306:	bf00      	nop
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	40021000 	.word	0x40021000

08001318 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b0ac      	sub	sp, #176	; 0xb0
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2288      	movs	r2, #136	; 0x88
 8001336:	2100      	movs	r1, #0
 8001338:	4618      	mov	r0, r3
 800133a:	f008 ff97 	bl	800a26c <memset>
  if(DFSDM1_Init == 0)
 800133e:	4b25      	ldr	r3, [pc, #148]	; (80013d4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d142      	bne.n	80013cc <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001346:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800134a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800134c:	2300      	movs	r3, #0
 800134e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4618      	mov	r0, r3
 8001358:	f003 fde8 	bl	8004f2c <HAL_RCCEx_PeriphCLKConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001362:	f7ff ffaf 	bl	80012c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001366:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001368:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800136a:	4a1b      	ldr	r2, [pc, #108]	; (80013d8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800136c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001370:	6613      	str	r3, [r2, #96]	; 0x60
 8001372:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001376:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800137a:	613b      	str	r3, [r7, #16]
 800137c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800137e:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001382:	4a15      	ldr	r2, [pc, #84]	; (80013d8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001384:	f043 0310 	orr.w	r3, r3, #16
 8001388:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138e:	f003 0310 	and.w	r3, r3, #16
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001396:	f44f 7320 	mov.w	r3, #640	; 0x280
 800139a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	2302      	movs	r3, #2
 80013a0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80013b0:	2306      	movs	r3, #6
 80013b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013ba:	4619      	mov	r1, r3
 80013bc:	4807      	ldr	r0, [pc, #28]	; (80013dc <HAL_DFSDM_ChannelMspInit+0xc4>)
 80013be:	f000 fce9 	bl	8001d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80013c2:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	3301      	adds	r3, #1
 80013c8:	4a02      	ldr	r2, [pc, #8]	; (80013d4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80013ca:	6013      	str	r3, [r2, #0]
  }

}
 80013cc:	bf00      	nop
 80013ce:	37b0      	adds	r7, #176	; 0xb0
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	2000038c 	.word	0x2000038c
 80013d8:	40021000 	.word	0x40021000
 80013dc:	48001000 	.word	0x48001000

080013e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b0ac      	sub	sp, #176	; 0xb0
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	2288      	movs	r2, #136	; 0x88
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f008 ff33 	bl	800a26c <memset>
  if(hi2c->Instance==I2C2)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a21      	ldr	r2, [pc, #132]	; (8001490 <HAL_I2C_MspInit+0xb0>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d13b      	bne.n	8001488 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001410:	2380      	movs	r3, #128	; 0x80
 8001412:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001414:	2300      	movs	r3, #0
 8001416:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001418:	f107 0314 	add.w	r3, r7, #20
 800141c:	4618      	mov	r0, r3
 800141e:	f003 fd85 	bl	8004f2c <HAL_RCCEx_PeriphCLKConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001428:	f7ff ff4c 	bl	80012c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800142c:	4b19      	ldr	r3, [pc, #100]	; (8001494 <HAL_I2C_MspInit+0xb4>)
 800142e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001430:	4a18      	ldr	r2, [pc, #96]	; (8001494 <HAL_I2C_MspInit+0xb4>)
 8001432:	f043 0302 	orr.w	r3, r3, #2
 8001436:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001438:	4b16      	ldr	r3, [pc, #88]	; (8001494 <HAL_I2C_MspInit+0xb4>)
 800143a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001444:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001448:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800144c:	2312      	movs	r3, #18
 800144e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001452:	2301      	movs	r3, #1
 8001454:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001458:	2303      	movs	r3, #3
 800145a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800145e:	2304      	movs	r3, #4
 8001460:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001464:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001468:	4619      	mov	r1, r3
 800146a:	480b      	ldr	r0, [pc, #44]	; (8001498 <HAL_I2C_MspInit+0xb8>)
 800146c:	f000 fc92 	bl	8001d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <HAL_I2C_MspInit+0xb4>)
 8001472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001474:	4a07      	ldr	r2, [pc, #28]	; (8001494 <HAL_I2C_MspInit+0xb4>)
 8001476:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800147a:	6593      	str	r3, [r2, #88]	; 0x58
 800147c:	4b05      	ldr	r3, [pc, #20]	; (8001494 <HAL_I2C_MspInit+0xb4>)
 800147e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001480:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001488:	bf00      	nop
 800148a:	37b0      	adds	r7, #176	; 0xb0
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40005800 	.word	0x40005800
 8001494:	40021000 	.word	0x40021000
 8001498:	48000400 	.word	0x48000400

0800149c <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	; 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a17      	ldr	r2, [pc, #92]	; (8001518 <HAL_QSPI_MspInit+0x7c>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d128      	bne.n	8001510 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <HAL_QSPI_MspInit+0x80>)
 80014c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014c2:	4a16      	ldr	r2, [pc, #88]	; (800151c <HAL_QSPI_MspInit+0x80>)
 80014c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c8:	6513      	str	r3, [r2, #80]	; 0x50
 80014ca:	4b14      	ldr	r3, [pc, #80]	; (800151c <HAL_QSPI_MspInit+0x80>)
 80014cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80014d6:	4b11      	ldr	r3, [pc, #68]	; (800151c <HAL_QSPI_MspInit+0x80>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014da:	4a10      	ldr	r2, [pc, #64]	; (800151c <HAL_QSPI_MspInit+0x80>)
 80014dc:	f043 0310 	orr.w	r3, r3, #16
 80014e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <HAL_QSPI_MspInit+0x80>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e6:	f003 0310 	and.w	r3, r3, #16
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80014ee:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80014f2:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f4:	2302      	movs	r3, #2
 80014f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fc:	2303      	movs	r3, #3
 80014fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001500:	230a      	movs	r3, #10
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001504:	f107 0314 	add.w	r3, r7, #20
 8001508:	4619      	mov	r1, r3
 800150a:	4805      	ldr	r0, [pc, #20]	; (8001520 <HAL_QSPI_MspInit+0x84>)
 800150c:	f000 fc42 	bl	8001d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	; 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	a0001000 	.word	0xa0001000
 800151c:	40021000 	.word	0x40021000
 8001520:	48001000 	.word	0x48001000

08001524 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08a      	sub	sp, #40	; 0x28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a17      	ldr	r2, [pc, #92]	; (80015a0 <HAL_SPI_MspInit+0x7c>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d128      	bne.n	8001598 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001546:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <HAL_SPI_MspInit+0x80>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800154a:	4a16      	ldr	r2, [pc, #88]	; (80015a4 <HAL_SPI_MspInit+0x80>)
 800154c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001550:	6593      	str	r3, [r2, #88]	; 0x58
 8001552:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <HAL_SPI_MspInit+0x80>)
 8001554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001556:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800155e:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <HAL_SPI_MspInit+0x80>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001562:	4a10      	ldr	r2, [pc, #64]	; (80015a4 <HAL_SPI_MspInit+0x80>)
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800156a:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <HAL_SPI_MspInit+0x80>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001576:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800157a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001584:	2303      	movs	r3, #3
 8001586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001588:	2306      	movs	r3, #6
 800158a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <HAL_SPI_MspInit+0x84>)
 8001594:	f000 fbfe 	bl	8001d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	; 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40003c00 	.word	0x40003c00
 80015a4:	40021000 	.word	0x40021000
 80015a8:	48000800 	.word	0x48000800

080015ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b0ae      	sub	sp, #184	; 0xb8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c4:	f107 031c 	add.w	r3, r7, #28
 80015c8:	2288      	movs	r2, #136	; 0x88
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f008 fe4d 	bl	800a26c <memset>
  if(huart->Instance==USART1)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a42      	ldr	r2, [pc, #264]	; (80016e0 <HAL_UART_MspInit+0x134>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d13b      	bne.n	8001654 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015dc:	2301      	movs	r3, #1
 80015de:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015e0:	2300      	movs	r3, #0
 80015e2:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	4618      	mov	r0, r3
 80015ea:	f003 fc9f 	bl	8004f2c <HAL_RCCEx_PeriphCLKConfig>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015f4:	f7ff fe66 	bl	80012c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015f8:	4b3a      	ldr	r3, [pc, #232]	; (80016e4 <HAL_UART_MspInit+0x138>)
 80015fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fc:	4a39      	ldr	r2, [pc, #228]	; (80016e4 <HAL_UART_MspInit+0x138>)
 80015fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001602:	6613      	str	r3, [r2, #96]	; 0x60
 8001604:	4b37      	ldr	r3, [pc, #220]	; (80016e4 <HAL_UART_MspInit+0x138>)
 8001606:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001608:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800160c:	61bb      	str	r3, [r7, #24]
 800160e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001610:	4b34      	ldr	r3, [pc, #208]	; (80016e4 <HAL_UART_MspInit+0x138>)
 8001612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001614:	4a33      	ldr	r2, [pc, #204]	; (80016e4 <HAL_UART_MspInit+0x138>)
 8001616:	f043 0302 	orr.w	r3, r3, #2
 800161a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161c:	4b31      	ldr	r3, [pc, #196]	; (80016e4 <HAL_UART_MspInit+0x138>)
 800161e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001628:	23c0      	movs	r3, #192	; 0xc0
 800162a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163a:	2303      	movs	r3, #3
 800163c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001640:	2307      	movs	r3, #7
 8001642:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001646:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800164a:	4619      	mov	r1, r3
 800164c:	4826      	ldr	r0, [pc, #152]	; (80016e8 <HAL_UART_MspInit+0x13c>)
 800164e:	f000 fba1 	bl	8001d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001652:	e040      	b.n	80016d6 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a24      	ldr	r2, [pc, #144]	; (80016ec <HAL_UART_MspInit+0x140>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d13b      	bne.n	80016d6 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800165e:	2304      	movs	r3, #4
 8001660:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001662:	2300      	movs	r3, #0
 8001664:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001666:	f107 031c 	add.w	r3, r7, #28
 800166a:	4618      	mov	r0, r3
 800166c:	f003 fc5e 	bl	8004f2c <HAL_RCCEx_PeriphCLKConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001676:	f7ff fe25 	bl	80012c4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800167a:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <HAL_UART_MspInit+0x138>)
 800167c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800167e:	4a19      	ldr	r2, [pc, #100]	; (80016e4 <HAL_UART_MspInit+0x138>)
 8001680:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001684:	6593      	str	r3, [r2, #88]	; 0x58
 8001686:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <HAL_UART_MspInit+0x138>)
 8001688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001692:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <HAL_UART_MspInit+0x138>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001696:	4a13      	ldr	r2, [pc, #76]	; (80016e4 <HAL_UART_MspInit+0x138>)
 8001698:	f043 0308 	orr.w	r3, r3, #8
 800169c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <HAL_UART_MspInit+0x138>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a2:	f003 0308 	and.w	r3, r3, #8
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80016aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	2302      	movs	r3, #2
 80016b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016be:	2303      	movs	r3, #3
 80016c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016c4:	2307      	movs	r3, #7
 80016c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ca:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016ce:	4619      	mov	r1, r3
 80016d0:	4807      	ldr	r0, [pc, #28]	; (80016f0 <HAL_UART_MspInit+0x144>)
 80016d2:	f000 fb5f 	bl	8001d94 <HAL_GPIO_Init>
}
 80016d6:	bf00      	nop
 80016d8:	37b8      	adds	r7, #184	; 0xb8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40013800 	.word	0x40013800
 80016e4:	40021000 	.word	0x40021000
 80016e8:	48000400 	.word	0x48000400
 80016ec:	40004800 	.word	0x40004800
 80016f0:	48000c00 	.word	0x48000c00

080016f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016f8:	e7fe      	b.n	80016f8 <NMI_Handler+0x4>

080016fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016fe:	e7fe      	b.n	80016fe <HardFault_Handler+0x4>

08001700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001704:	e7fe      	b.n	8001704 <MemManage_Handler+0x4>

08001706 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001706:	b480      	push	{r7}
 8001708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800170a:	e7fe      	b.n	800170a <BusFault_Handler+0x4>

0800170c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001710:	e7fe      	b.n	8001710 <UsageFault_Handler+0x4>

08001712 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001712:	b480      	push	{r7}
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001740:	f000 f8c6 	bl	80018d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}

08001748 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800174c:	2020      	movs	r0, #32
 800174e:	f000 fce3 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001752:	2040      	movs	r0, #64	; 0x40
 8001754:	f000 fce0 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001758:	2080      	movs	r0, #128	; 0x80
 800175a:	f000 fcdd 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800175e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001762:	f000 fcd9 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}

0800176a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800176e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001772:	f000 fcd1 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001776:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800177a:	f000 fccd 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800177e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001782:	f000 fcc9 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001786:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800178a:	f000 fcc5 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800178e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001792:	f000 fcc1 	bl	8002118 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80017a0:	4802      	ldr	r0, [pc, #8]	; (80017ac <OTG_FS_IRQHandler+0x10>)
 80017a2:	f001 fc47 	bl	8003034 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000898 	.word	0x20000898

080017b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <SystemInit+0x20>)
 80017b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017ba:	4a05      	ldr	r2, [pc, #20]	; (80017d0 <SystemInit+0x20>)
 80017bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800180c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017d8:	f7ff ffea 	bl	80017b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017dc:	480c      	ldr	r0, [pc, #48]	; (8001810 <LoopForever+0x6>)
  ldr r1, =_edata
 80017de:	490d      	ldr	r1, [pc, #52]	; (8001814 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017e0:	4a0d      	ldr	r2, [pc, #52]	; (8001818 <LoopForever+0xe>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e4:	e002      	b.n	80017ec <LoopCopyDataInit>

080017e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ea:	3304      	adds	r3, #4

080017ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f0:	d3f9      	bcc.n	80017e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f2:	4a0a      	ldr	r2, [pc, #40]	; (800181c <LoopForever+0x12>)
  ldr r4, =_ebss
 80017f4:	4c0a      	ldr	r4, [pc, #40]	; (8001820 <LoopForever+0x16>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f8:	e001      	b.n	80017fe <LoopFillZerobss>

080017fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017fc:	3204      	adds	r2, #4

080017fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001800:	d3fb      	bcc.n	80017fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001802:	f008 fd3b 	bl	800a27c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001806:	f7ff f9d3 	bl	8000bb0 <main>

0800180a <LoopForever>:

LoopForever:
    b LoopForever
 800180a:	e7fe      	b.n	800180a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800180c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001814:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8001818:	0800a394 	.word	0x0800a394
  ldr r2, =_sbss
 800181c:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8001820:	20000dc0 	.word	0x20000dc0

08001824 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001824:	e7fe      	b.n	8001824 <ADC1_2_IRQHandler>

08001826 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800182c:	2300      	movs	r3, #0
 800182e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001830:	2003      	movs	r0, #3
 8001832:	f000 f961 	bl	8001af8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001836:	2000      	movs	r0, #0
 8001838:	f000 f80e 	bl	8001858 <HAL_InitTick>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d002      	beq.n	8001848 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	71fb      	strb	r3, [r7, #7]
 8001846:	e001      	b.n	800184c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001848:	f7ff fd42 	bl	80012d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800184c:	79fb      	ldrb	r3, [r7, #7]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001860:	2300      	movs	r3, #0
 8001862:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001864:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <HAL_InitTick+0x6c>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d023      	beq.n	80018b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800186c:	4b16      	ldr	r3, [pc, #88]	; (80018c8 <HAL_InitTick+0x70>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <HAL_InitTick+0x6c>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4619      	mov	r1, r3
 8001876:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800187a:	fbb3 f3f1 	udiv	r3, r3, r1
 800187e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001882:	4618      	mov	r0, r3
 8001884:	f000 f96d 	bl	8001b62 <HAL_SYSTICK_Config>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d10f      	bne.n	80018ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b0f      	cmp	r3, #15
 8001892:	d809      	bhi.n	80018a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001894:	2200      	movs	r2, #0
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	f04f 30ff 	mov.w	r0, #4294967295
 800189c:	f000 f937 	bl	8001b0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018a0:	4a0a      	ldr	r2, [pc, #40]	; (80018cc <HAL_InitTick+0x74>)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	e007      	b.n	80018b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	73fb      	strb	r3, [r7, #15]
 80018ac:	e004      	b.n	80018b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	73fb      	strb	r3, [r7, #15]
 80018b2:	e001      	b.n	80018b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000008 	.word	0x20000008
 80018c8:	20000000 	.word	0x20000000
 80018cc:	20000004 	.word	0x20000004

080018d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_IncTick+0x20>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	461a      	mov	r2, r3
 80018da:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <HAL_IncTick+0x24>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <HAL_IncTick+0x24>)
 80018e2:	6013      	str	r3, [r2, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000008 	.word	0x20000008
 80018f4:	20000390 	.word	0x20000390

080018f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return uwTick;
 80018fc:	4b03      	ldr	r3, [pc, #12]	; (800190c <HAL_GetTick+0x14>)
 80018fe:	681b      	ldr	r3, [r3, #0]
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	20000390 	.word	0x20000390

08001910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001918:	f7ff ffee 	bl	80018f8 <HAL_GetTick>
 800191c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001928:	d005      	beq.n	8001936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_Delay+0x44>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001936:	bf00      	nop
 8001938:	f7ff ffde 	bl	80018f8 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	429a      	cmp	r2, r3
 8001946:	d8f7      	bhi.n	8001938 <HAL_Delay+0x28>
  {
  }
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000008 	.word	0x20000008

08001958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001974:	4013      	ands	r3, r2
 8001976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001980:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800198a:	4a04      	ldr	r2, [pc, #16]	; (800199c <__NVIC_SetPriorityGrouping+0x44>)
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	60d3      	str	r3, [r2, #12]
}
 8001990:	bf00      	nop
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <__NVIC_GetPriorityGrouping+0x18>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	0a1b      	lsrs	r3, r3, #8
 80019aa:	f003 0307 	and.w	r3, r3, #7
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	db0b      	blt.n	80019e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	f003 021f 	and.w	r2, r3, #31
 80019d4:	4907      	ldr	r1, [pc, #28]	; (80019f4 <__NVIC_EnableIRQ+0x38>)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	095b      	lsrs	r3, r3, #5
 80019dc:	2001      	movs	r0, #1
 80019de:	fa00 f202 	lsl.w	r2, r0, r2
 80019e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000e100 	.word	0xe000e100

080019f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	6039      	str	r1, [r7, #0]
 8001a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	db0a      	blt.n	8001a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	490c      	ldr	r1, [pc, #48]	; (8001a44 <__NVIC_SetPriority+0x4c>)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	0112      	lsls	r2, r2, #4
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a20:	e00a      	b.n	8001a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4908      	ldr	r1, [pc, #32]	; (8001a48 <__NVIC_SetPriority+0x50>)
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	3b04      	subs	r3, #4
 8001a30:	0112      	lsls	r2, r2, #4
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	440b      	add	r3, r1
 8001a36:	761a      	strb	r2, [r3, #24]
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	e000e100 	.word	0xe000e100
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b089      	sub	sp, #36	; 0x24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f1c3 0307 	rsb	r3, r3, #7
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	bf28      	it	cs
 8001a6a:	2304      	movcs	r3, #4
 8001a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3304      	adds	r3, #4
 8001a72:	2b06      	cmp	r3, #6
 8001a74:	d902      	bls.n	8001a7c <NVIC_EncodePriority+0x30>
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3b03      	subs	r3, #3
 8001a7a:	e000      	b.n	8001a7e <NVIC_EncodePriority+0x32>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a80:	f04f 32ff 	mov.w	r2, #4294967295
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	43da      	mvns	r2, r3
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	401a      	ands	r2, r3
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a94:	f04f 31ff 	mov.w	r1, #4294967295
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	43d9      	mvns	r1, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	4313      	orrs	r3, r2
         );
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3724      	adds	r7, #36	; 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
	...

08001ab4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ac4:	d301      	bcc.n	8001aca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00f      	b.n	8001aea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aca:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <SysTick_Config+0x40>)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ad2:	210f      	movs	r1, #15
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f7ff ff8e 	bl	80019f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <SysTick_Config+0x40>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ae2:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <SysTick_Config+0x40>)
 8001ae4:	2207      	movs	r2, #7
 8001ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	e000e010 	.word	0xe000e010

08001af8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff ff29 	bl	8001958 <__NVIC_SetPriorityGrouping>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b086      	sub	sp, #24
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b20:	f7ff ff3e 	bl	80019a0 <__NVIC_GetPriorityGrouping>
 8001b24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	68b9      	ldr	r1, [r7, #8]
 8001b2a:	6978      	ldr	r0, [r7, #20]
 8001b2c:	f7ff ff8e 	bl	8001a4c <NVIC_EncodePriority>
 8001b30:	4602      	mov	r2, r0
 8001b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b36:	4611      	mov	r1, r2
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff ff5d 	bl	80019f8 <__NVIC_SetPriority>
}
 8001b3e:	bf00      	nop
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b082      	sub	sp, #8
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff ff31 	bl	80019bc <__NVIC_EnableIRQ>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff ffa2 	bl	8001ab4 <SysTick_Config>
 8001b70:	4603      	mov	r3, r0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e0ac      	b.n	8001ce8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f000 f8b2 	bl	8001cfc <DFSDM_GetChannelFromInstance>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	4a55      	ldr	r2, [pc, #340]	; (8001cf0 <HAL_DFSDM_ChannelInit+0x174>)
 8001b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e09f      	b.n	8001ce8 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff fbb5 	bl	8001318 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001bae:	4b51      	ldr	r3, [pc, #324]	; (8001cf4 <HAL_DFSDM_ChannelInit+0x178>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	4a4f      	ldr	r2, [pc, #316]	; (8001cf4 <HAL_DFSDM_ChannelInit+0x178>)
 8001bb6:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001bb8:	4b4e      	ldr	r3, [pc, #312]	; (8001cf4 <HAL_DFSDM_ChannelInit+0x178>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d125      	bne.n	8001c0c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001bc0:	4b4d      	ldr	r3, [pc, #308]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a4c      	ldr	r2, [pc, #304]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001bc6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001bca:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001bcc:	4b4a      	ldr	r3, [pc, #296]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	4948      	ldr	r1, [pc, #288]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001bda:	4b47      	ldr	r3, [pc, #284]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a46      	ldr	r2, [pc, #280]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001be0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001be4:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	791b      	ldrb	r3, [r3, #4]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d108      	bne.n	8001c00 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001bee:	4b42      	ldr	r3, [pc, #264]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	041b      	lsls	r3, r3, #16
 8001bfa:	493f      	ldr	r1, [pc, #252]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001c00:	4b3d      	ldr	r3, [pc, #244]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a3c      	ldr	r2, [pc, #240]	; (8001cf8 <HAL_DFSDM_ChannelInit+0x17c>)
 8001c06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001c0a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001c1a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6819      	ldr	r1, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001c2a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001c30:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 020f 	bic.w	r2, r2, #15
 8001c48:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6819      	ldr	r1, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001c70:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6899      	ldr	r1, [r3, #8]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	3b01      	subs	r3, #1
 8001c82:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001c84:	431a      	orrs	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f002 0207 	and.w	r2, r2, #7
 8001c9c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6859      	ldr	r1, [r3, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca8:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cc8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 f810 	bl	8001cfc <DFSDM_GetChannelFromInstance>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	4904      	ldr	r1, [pc, #16]	; (8001cf0 <HAL_DFSDM_ChannelInit+0x174>)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000398 	.word	0x20000398
 8001cf4:	20000394 	.word	0x20000394
 8001cf8:	40016000 	.word	0x40016000

08001cfc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a1c      	ldr	r2, [pc, #112]	; (8001d78 <DFSDM_GetChannelFromInstance+0x7c>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d102      	bne.n	8001d12 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	e02b      	b.n	8001d6a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a19      	ldr	r2, [pc, #100]	; (8001d7c <DFSDM_GetChannelFromInstance+0x80>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d102      	bne.n	8001d20 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	e024      	b.n	8001d6a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a17      	ldr	r2, [pc, #92]	; (8001d80 <DFSDM_GetChannelFromInstance+0x84>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d102      	bne.n	8001d2e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	e01d      	b.n	8001d6a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a14      	ldr	r2, [pc, #80]	; (8001d84 <DFSDM_GetChannelFromInstance+0x88>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d102      	bne.n	8001d3c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001d36:	2304      	movs	r3, #4
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	e016      	b.n	8001d6a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a12      	ldr	r2, [pc, #72]	; (8001d88 <DFSDM_GetChannelFromInstance+0x8c>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d102      	bne.n	8001d4a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001d44:	2305      	movs	r3, #5
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	e00f      	b.n	8001d6a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a0f      	ldr	r2, [pc, #60]	; (8001d8c <DFSDM_GetChannelFromInstance+0x90>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d102      	bne.n	8001d58 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001d52:	2306      	movs	r3, #6
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	e008      	b.n	8001d6a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a0d      	ldr	r2, [pc, #52]	; (8001d90 <DFSDM_GetChannelFromInstance+0x94>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d102      	bne.n	8001d66 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001d60:	2307      	movs	r3, #7
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	e001      	b.n	8001d6a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001d66:	2303      	movs	r3, #3
 8001d68:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr
 8001d78:	40016000 	.word	0x40016000
 8001d7c:	40016020 	.word	0x40016020
 8001d80:	40016040 	.word	0x40016040
 8001d84:	40016080 	.word	0x40016080
 8001d88:	400160a0 	.word	0x400160a0
 8001d8c:	400160c0 	.word	0x400160c0
 8001d90:	400160e0 	.word	0x400160e0

08001d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b087      	sub	sp, #28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da2:	e17f      	b.n	80020a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	2101      	movs	r1, #1
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	fa01 f303 	lsl.w	r3, r1, r3
 8001db0:	4013      	ands	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 8171 	beq.w	800209e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d005      	beq.n	8001dd4 <HAL_GPIO_Init+0x40>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d130      	bne.n	8001e36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	2203      	movs	r2, #3
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	43db      	mvns	r3, r3
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	4013      	ands	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	f003 0201 	and.w	r2, r3, #1
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
 8001e3e:	2b03      	cmp	r3, #3
 8001e40:	d118      	bne.n	8001e74 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e48:	2201      	movs	r2, #1
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	08db      	lsrs	r3, r3, #3
 8001e5e:	f003 0201 	and.w	r2, r3, #1
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	2b03      	cmp	r3, #3
 8001e7e:	d017      	beq.n	8001eb0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	2203      	movs	r2, #3
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	43db      	mvns	r3, r3
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4013      	ands	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 0303 	and.w	r3, r3, #3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d123      	bne.n	8001f04 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	08da      	lsrs	r2, r3, #3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3208      	adds	r2, #8
 8001ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f003 0307 	and.w	r3, r3, #7
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	220f      	movs	r2, #15
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4013      	ands	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	691a      	ldr	r2, [r3, #16]
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	08da      	lsrs	r2, r3, #3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3208      	adds	r2, #8
 8001efe:	6939      	ldr	r1, [r7, #16]
 8001f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	2203      	movs	r2, #3
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f003 0203 	and.w	r2, r3, #3
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 80ac 	beq.w	800209e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f46:	4b5f      	ldr	r3, [pc, #380]	; (80020c4 <HAL_GPIO_Init+0x330>)
 8001f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f4a:	4a5e      	ldr	r2, [pc, #376]	; (80020c4 <HAL_GPIO_Init+0x330>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6613      	str	r3, [r2, #96]	; 0x60
 8001f52:	4b5c      	ldr	r3, [pc, #368]	; (80020c4 <HAL_GPIO_Init+0x330>)
 8001f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f5e:	4a5a      	ldr	r2, [pc, #360]	; (80020c8 <HAL_GPIO_Init+0x334>)
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	089b      	lsrs	r3, r3, #2
 8001f64:	3302      	adds	r3, #2
 8001f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	220f      	movs	r2, #15
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f88:	d025      	beq.n	8001fd6 <HAL_GPIO_Init+0x242>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a4f      	ldr	r2, [pc, #316]	; (80020cc <HAL_GPIO_Init+0x338>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d01f      	beq.n	8001fd2 <HAL_GPIO_Init+0x23e>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a4e      	ldr	r2, [pc, #312]	; (80020d0 <HAL_GPIO_Init+0x33c>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d019      	beq.n	8001fce <HAL_GPIO_Init+0x23a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a4d      	ldr	r2, [pc, #308]	; (80020d4 <HAL_GPIO_Init+0x340>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_GPIO_Init+0x236>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a4c      	ldr	r2, [pc, #304]	; (80020d8 <HAL_GPIO_Init+0x344>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d00d      	beq.n	8001fc6 <HAL_GPIO_Init+0x232>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a4b      	ldr	r2, [pc, #300]	; (80020dc <HAL_GPIO_Init+0x348>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d007      	beq.n	8001fc2 <HAL_GPIO_Init+0x22e>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a4a      	ldr	r2, [pc, #296]	; (80020e0 <HAL_GPIO_Init+0x34c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d101      	bne.n	8001fbe <HAL_GPIO_Init+0x22a>
 8001fba:	2306      	movs	r3, #6
 8001fbc:	e00c      	b.n	8001fd8 <HAL_GPIO_Init+0x244>
 8001fbe:	2307      	movs	r3, #7
 8001fc0:	e00a      	b.n	8001fd8 <HAL_GPIO_Init+0x244>
 8001fc2:	2305      	movs	r3, #5
 8001fc4:	e008      	b.n	8001fd8 <HAL_GPIO_Init+0x244>
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	e006      	b.n	8001fd8 <HAL_GPIO_Init+0x244>
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e004      	b.n	8001fd8 <HAL_GPIO_Init+0x244>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e002      	b.n	8001fd8 <HAL_GPIO_Init+0x244>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <HAL_GPIO_Init+0x244>
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	697a      	ldr	r2, [r7, #20]
 8001fda:	f002 0203 	and.w	r2, r2, #3
 8001fde:	0092      	lsls	r2, r2, #2
 8001fe0:	4093      	lsls	r3, r2
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fe8:	4937      	ldr	r1, [pc, #220]	; (80020c8 <HAL_GPIO_Init+0x334>)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	089b      	lsrs	r3, r3, #2
 8001fee:	3302      	adds	r3, #2
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	; (80020e4 <HAL_GPIO_Init+0x350>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	43db      	mvns	r3, r3
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	4013      	ands	r3, r2
 8002004:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4313      	orrs	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800201a:	4a32      	ldr	r2, [pc, #200]	; (80020e4 <HAL_GPIO_Init+0x350>)
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002020:	4b30      	ldr	r3, [pc, #192]	; (80020e4 <HAL_GPIO_Init+0x350>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	43db      	mvns	r3, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4313      	orrs	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002044:	4a27      	ldr	r2, [pc, #156]	; (80020e4 <HAL_GPIO_Init+0x350>)
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800204a:	4b26      	ldr	r3, [pc, #152]	; (80020e4 <HAL_GPIO_Init+0x350>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	43db      	mvns	r3, r3
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	4013      	ands	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4313      	orrs	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800206e:	4a1d      	ldr	r2, [pc, #116]	; (80020e4 <HAL_GPIO_Init+0x350>)
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002074:	4b1b      	ldr	r3, [pc, #108]	; (80020e4 <HAL_GPIO_Init+0x350>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	43db      	mvns	r3, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4013      	ands	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4313      	orrs	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002098:	4a12      	ldr	r2, [pc, #72]	; (80020e4 <HAL_GPIO_Init+0x350>)
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	3301      	adds	r3, #1
 80020a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	fa22 f303 	lsr.w	r3, r2, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f47f ae78 	bne.w	8001da4 <HAL_GPIO_Init+0x10>
  }
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop
 80020b8:	371c      	adds	r7, #28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	40021000 	.word	0x40021000
 80020c8:	40010000 	.word	0x40010000
 80020cc:	48000400 	.word	0x48000400
 80020d0:	48000800 	.word	0x48000800
 80020d4:	48000c00 	.word	0x48000c00
 80020d8:	48001000 	.word	0x48001000
 80020dc:	48001400 	.word	0x48001400
 80020e0:	48001800 	.word	0x48001800
 80020e4:	40010400 	.word	0x40010400

080020e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	807b      	strh	r3, [r7, #2]
 80020f4:	4613      	mov	r3, r2
 80020f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020f8:	787b      	ldrb	r3, [r7, #1]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020fe:	887a      	ldrh	r2, [r7, #2]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002104:	e002      	b.n	800210c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002106:	887a      	ldrh	r2, [r7, #2]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002122:	4b08      	ldr	r3, [pc, #32]	; (8002144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002124:	695a      	ldr	r2, [r3, #20]
 8002126:	88fb      	ldrh	r3, [r7, #6]
 8002128:	4013      	ands	r3, r2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d006      	beq.n	800213c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800212e:	4a05      	ldr	r2, [pc, #20]	; (8002144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002130:	88fb      	ldrh	r3, [r7, #6]
 8002132:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002134:	88fb      	ldrh	r3, [r7, #6]
 8002136:	4618      	mov	r0, r3
 8002138:	f000 f806 	bl	8002148 <HAL_GPIO_EXTI_Callback>
  }
}
 800213c:	bf00      	nop
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40010400 	.word	0x40010400

08002148 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e08d      	b.n	800228c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d106      	bne.n	800218a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff f92b 	bl	80013e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2224      	movs	r2, #36	; 0x24
 800218e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0201 	bic.w	r2, r2, #1
 80021a0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021ae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021be:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d107      	bne.n	80021d8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	e006      	b.n	80021e6 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80021e4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d108      	bne.n	8002200 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	e007      	b.n	8002210 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800220e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	6812      	ldr	r2, [r2, #0]
 800221a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800221e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002222:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68da      	ldr	r2, [r3, #12]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002232:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69d9      	ldr	r1, [r3, #28]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a1a      	ldr	r2, [r3, #32]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	430a      	orrs	r2, r1
 800225c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f042 0201 	orr.w	r2, r2, #1
 800226c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2220      	movs	r2, #32
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af02      	add	r7, sp, #8
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	4608      	mov	r0, r1
 800229e:	4611      	mov	r1, r2
 80022a0:	461a      	mov	r2, r3
 80022a2:	4603      	mov	r3, r0
 80022a4:	817b      	strh	r3, [r7, #10]
 80022a6:	460b      	mov	r3, r1
 80022a8:	813b      	strh	r3, [r7, #8]
 80022aa:	4613      	mov	r3, r2
 80022ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b20      	cmp	r3, #32
 80022b8:	f040 80f9 	bne.w	80024ae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022bc:	6a3b      	ldr	r3, [r7, #32]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <HAL_I2C_Mem_Write+0x34>
 80022c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d105      	bne.n	80022d4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e0ed      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d101      	bne.n	80022e2 <HAL_I2C_Mem_Write+0x4e>
 80022de:	2302      	movs	r3, #2
 80022e0:	e0e6      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2201      	movs	r2, #1
 80022e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022ea:	f7ff fb05 	bl	80018f8 <HAL_GetTick>
 80022ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	2319      	movs	r3, #25
 80022f6:	2201      	movs	r2, #1
 80022f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 fac3 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e0d1      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2221      	movs	r2, #33	; 0x21
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2240      	movs	r2, #64	; 0x40
 8002318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6a3a      	ldr	r2, [r7, #32]
 8002326:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800232c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002334:	88f8      	ldrh	r0, [r7, #6]
 8002336:	893a      	ldrh	r2, [r7, #8]
 8002338:	8979      	ldrh	r1, [r7, #10]
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	9301      	str	r3, [sp, #4]
 800233e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	4603      	mov	r3, r0
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f000 f9d3 	bl	80026f0 <I2C_RequestMemoryWrite>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0a9      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002360:	b29b      	uxth	r3, r3
 8002362:	2bff      	cmp	r3, #255	; 0xff
 8002364:	d90e      	bls.n	8002384 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	22ff      	movs	r2, #255	; 0xff
 800236a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002370:	b2da      	uxtb	r2, r3
 8002372:	8979      	ldrh	r1, [r7, #10]
 8002374:	2300      	movs	r3, #0
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 fc3d 	bl	8002bfc <I2C_TransferConfig>
 8002382:	e00f      	b.n	80023a4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002392:	b2da      	uxtb	r2, r3
 8002394:	8979      	ldrh	r1, [r7, #10]
 8002396:	2300      	movs	r3, #0
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 fc2c 	bl	8002bfc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 fabc 	bl	8002926 <I2C_WaitOnTXISFlagUntilTimeout>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e07b      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	781a      	ldrb	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c8:	1c5a      	adds	r2, r3, #1
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	3b01      	subs	r3, #1
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e0:	3b01      	subs	r3, #1
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d034      	beq.n	800245c <HAL_I2C_Mem_Write+0x1c8>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d130      	bne.n	800245c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002400:	2200      	movs	r2, #0
 8002402:	2180      	movs	r1, #128	; 0x80
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 fa3f 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e04d      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002418:	b29b      	uxth	r3, r3
 800241a:	2bff      	cmp	r3, #255	; 0xff
 800241c:	d90e      	bls.n	800243c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	22ff      	movs	r2, #255	; 0xff
 8002422:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002428:	b2da      	uxtb	r2, r3
 800242a:	8979      	ldrh	r1, [r7, #10]
 800242c:	2300      	movs	r3, #0
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 fbe1 	bl	8002bfc <I2C_TransferConfig>
 800243a:	e00f      	b.n	800245c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002440:	b29a      	uxth	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244a:	b2da      	uxtb	r2, r3
 800244c:	8979      	ldrh	r1, [r7, #10]
 800244e:	2300      	movs	r3, #0
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 fbd0 	bl	8002bfc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002460:	b29b      	uxth	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d19e      	bne.n	80023a4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f000 faa2 	bl	80029b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e01a      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2220      	movs	r2, #32
 8002480:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6859      	ldr	r1, [r3, #4]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <HAL_I2C_Mem_Write+0x224>)
 800248e:	400b      	ands	r3, r1
 8002490:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2220      	movs	r2, #32
 8002496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024aa:	2300      	movs	r3, #0
 80024ac:	e000      	b.n	80024b0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80024ae:	2302      	movs	r3, #2
  }
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	fe00e800 	.word	0xfe00e800

080024bc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	4608      	mov	r0, r1
 80024c6:	4611      	mov	r1, r2
 80024c8:	461a      	mov	r2, r3
 80024ca:	4603      	mov	r3, r0
 80024cc:	817b      	strh	r3, [r7, #10]
 80024ce:	460b      	mov	r3, r1
 80024d0:	813b      	strh	r3, [r7, #8]
 80024d2:	4613      	mov	r3, r2
 80024d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b20      	cmp	r3, #32
 80024e0:	f040 80fd 	bne.w	80026de <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80024e4:	6a3b      	ldr	r3, [r7, #32]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <HAL_I2C_Mem_Read+0x34>
 80024ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024f6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e0f1      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002502:	2b01      	cmp	r3, #1
 8002504:	d101      	bne.n	800250a <HAL_I2C_Mem_Read+0x4e>
 8002506:	2302      	movs	r3, #2
 8002508:	e0ea      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2201      	movs	r2, #1
 800250e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002512:	f7ff f9f1 	bl	80018f8 <HAL_GetTick>
 8002516:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	2319      	movs	r3, #25
 800251e:	2201      	movs	r2, #1
 8002520:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f000 f9af 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0d5      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2222      	movs	r2, #34	; 0x22
 8002538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2240      	movs	r2, #64	; 0x40
 8002540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6a3a      	ldr	r2, [r7, #32]
 800254e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002554:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2200      	movs	r2, #0
 800255a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800255c:	88f8      	ldrh	r0, [r7, #6]
 800255e:	893a      	ldrh	r2, [r7, #8]
 8002560:	8979      	ldrh	r1, [r7, #10]
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	9301      	str	r3, [sp, #4]
 8002566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	4603      	mov	r3, r0
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f000 f913 	bl	8002798 <I2C_RequestMemoryRead>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e0ad      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002588:	b29b      	uxth	r3, r3
 800258a:	2bff      	cmp	r3, #255	; 0xff
 800258c:	d90e      	bls.n	80025ac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	22ff      	movs	r2, #255	; 0xff
 8002592:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002598:	b2da      	uxtb	r2, r3
 800259a:	8979      	ldrh	r1, [r7, #10]
 800259c:	4b52      	ldr	r3, [pc, #328]	; (80026e8 <HAL_I2C_Mem_Read+0x22c>)
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 fb29 	bl	8002bfc <I2C_TransferConfig>
 80025aa:	e00f      	b.n	80025cc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	8979      	ldrh	r1, [r7, #10]
 80025be:	4b4a      	ldr	r3, [pc, #296]	; (80026e8 <HAL_I2C_Mem_Read+0x22c>)
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f000 fb18 	bl	8002bfc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d2:	2200      	movs	r2, #0
 80025d4:	2104      	movs	r1, #4
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 f956 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e07c      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f8:	1c5a      	adds	r2, r3, #1
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002602:	3b01      	subs	r3, #1
 8002604:	b29a      	uxth	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800260e:	b29b      	uxth	r3, r3
 8002610:	3b01      	subs	r3, #1
 8002612:	b29a      	uxth	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261c:	b29b      	uxth	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d034      	beq.n	800268c <HAL_I2C_Mem_Read+0x1d0>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002626:	2b00      	cmp	r3, #0
 8002628:	d130      	bne.n	800268c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002630:	2200      	movs	r2, #0
 8002632:	2180      	movs	r1, #128	; 0x80
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 f927 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e04d      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002648:	b29b      	uxth	r3, r3
 800264a:	2bff      	cmp	r3, #255	; 0xff
 800264c:	d90e      	bls.n	800266c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	22ff      	movs	r2, #255	; 0xff
 8002652:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002658:	b2da      	uxtb	r2, r3
 800265a:	8979      	ldrh	r1, [r7, #10]
 800265c:	2300      	movs	r3, #0
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 fac9 	bl	8002bfc <I2C_TransferConfig>
 800266a:	e00f      	b.n	800268c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002670:	b29a      	uxth	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267a:	b2da      	uxtb	r2, r3
 800267c:	8979      	ldrh	r1, [r7, #10]
 800267e:	2300      	movs	r3, #0
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 fab8 	bl	8002bfc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002690:	b29b      	uxth	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d19a      	bne.n	80025cc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 f98a 	bl	80029b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e01a      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2220      	movs	r2, #32
 80026b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6859      	ldr	r1, [r3, #4]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b0b      	ldr	r3, [pc, #44]	; (80026ec <HAL_I2C_Mem_Read+0x230>)
 80026be:	400b      	ands	r3, r1
 80026c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2220      	movs	r2, #32
 80026c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	e000      	b.n	80026e0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80026de:	2302      	movs	r3, #2
  }
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	80002400 	.word	0x80002400
 80026ec:	fe00e800 	.word	0xfe00e800

080026f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af02      	add	r7, sp, #8
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	4608      	mov	r0, r1
 80026fa:	4611      	mov	r1, r2
 80026fc:	461a      	mov	r2, r3
 80026fe:	4603      	mov	r3, r0
 8002700:	817b      	strh	r3, [r7, #10]
 8002702:	460b      	mov	r3, r1
 8002704:	813b      	strh	r3, [r7, #8]
 8002706:	4613      	mov	r3, r2
 8002708:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800270a:	88fb      	ldrh	r3, [r7, #6]
 800270c:	b2da      	uxtb	r2, r3
 800270e:	8979      	ldrh	r1, [r7, #10]
 8002710:	4b20      	ldr	r3, [pc, #128]	; (8002794 <I2C_RequestMemoryWrite+0xa4>)
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 fa6f 	bl	8002bfc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800271e:	69fa      	ldr	r2, [r7, #28]
 8002720:	69b9      	ldr	r1, [r7, #24]
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 f8ff 	bl	8002926 <I2C_WaitOnTXISFlagUntilTimeout>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e02c      	b.n	800278c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d105      	bne.n	8002744 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002738:	893b      	ldrh	r3, [r7, #8]
 800273a:	b2da      	uxtb	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	629a      	str	r2, [r3, #40]	; 0x28
 8002742:	e015      	b.n	8002770 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002744:	893b      	ldrh	r3, [r7, #8]
 8002746:	0a1b      	lsrs	r3, r3, #8
 8002748:	b29b      	uxth	r3, r3
 800274a:	b2da      	uxtb	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002752:	69fa      	ldr	r2, [r7, #28]
 8002754:	69b9      	ldr	r1, [r7, #24]
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f000 f8e5 	bl	8002926 <I2C_WaitOnTXISFlagUntilTimeout>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e012      	b.n	800278c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002766:	893b      	ldrh	r3, [r7, #8]
 8002768:	b2da      	uxtb	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2200      	movs	r2, #0
 8002778:	2180      	movs	r1, #128	; 0x80
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 f884 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e000      	b.n	800278c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	80002000 	.word	0x80002000

08002798 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af02      	add	r7, sp, #8
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	4608      	mov	r0, r1
 80027a2:	4611      	mov	r1, r2
 80027a4:	461a      	mov	r2, r3
 80027a6:	4603      	mov	r3, r0
 80027a8:	817b      	strh	r3, [r7, #10]
 80027aa:	460b      	mov	r3, r1
 80027ac:	813b      	strh	r3, [r7, #8]
 80027ae:	4613      	mov	r3, r2
 80027b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80027b2:	88fb      	ldrh	r3, [r7, #6]
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	8979      	ldrh	r1, [r7, #10]
 80027b8:	4b20      	ldr	r3, [pc, #128]	; (800283c <I2C_RequestMemoryRead+0xa4>)
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	2300      	movs	r3, #0
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 fa1c 	bl	8002bfc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027c4:	69fa      	ldr	r2, [r7, #28]
 80027c6:	69b9      	ldr	r1, [r7, #24]
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 f8ac 	bl	8002926 <I2C_WaitOnTXISFlagUntilTimeout>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e02c      	b.n	8002832 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d105      	bne.n	80027ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027de:	893b      	ldrh	r3, [r7, #8]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	629a      	str	r2, [r3, #40]	; 0x28
 80027e8:	e015      	b.n	8002816 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80027ea:	893b      	ldrh	r3, [r7, #8]
 80027ec:	0a1b      	lsrs	r3, r3, #8
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027f8:	69fa      	ldr	r2, [r7, #28]
 80027fa:	69b9      	ldr	r1, [r7, #24]
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 f892 	bl	8002926 <I2C_WaitOnTXISFlagUntilTimeout>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e012      	b.n	8002832 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800280c:	893b      	ldrh	r3, [r7, #8]
 800280e:	b2da      	uxtb	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	2200      	movs	r2, #0
 800281e:	2140      	movs	r1, #64	; 0x40
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f000 f831 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	80002000 	.word	0x80002000

08002840 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b02      	cmp	r3, #2
 8002854:	d103      	bne.n	800285e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2200      	movs	r2, #0
 800285c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b01      	cmp	r3, #1
 800286a:	d007      	beq.n	800287c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	699a      	ldr	r2, [r3, #24]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0201 	orr.w	r2, r2, #1
 800287a:	619a      	str	r2, [r3, #24]
  }
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	4613      	mov	r3, r2
 8002896:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002898:	e031      	b.n	80028fe <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a0:	d02d      	beq.n	80028fe <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028a2:	f7ff f829 	bl	80018f8 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d302      	bcc.n	80028b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d122      	bne.n	80028fe <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	699a      	ldr	r2, [r3, #24]
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	4013      	ands	r3, r2
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	bf0c      	ite	eq
 80028c8:	2301      	moveq	r3, #1
 80028ca:	2300      	movne	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	461a      	mov	r2, r3
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d113      	bne.n	80028fe <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028da:	f043 0220 	orr.w	r2, r3, #32
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e00f      	b.n	800291e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	699a      	ldr	r2, [r3, #24]
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	4013      	ands	r3, r2
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	429a      	cmp	r2, r3
 800290c:	bf0c      	ite	eq
 800290e:	2301      	moveq	r3, #1
 8002910:	2300      	movne	r3, #0
 8002912:	b2db      	uxtb	r3, r3
 8002914:	461a      	mov	r2, r3
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	429a      	cmp	r2, r3
 800291a:	d0be      	beq.n	800289a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b084      	sub	sp, #16
 800292a:	af00      	add	r7, sp, #0
 800292c:	60f8      	str	r0, [r7, #12]
 800292e:	60b9      	str	r1, [r7, #8]
 8002930:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002932:	e033      	b.n	800299c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	68b9      	ldr	r1, [r7, #8]
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f87f 	bl	8002a3c <I2C_IsErrorOccurred>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e031      	b.n	80029ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294e:	d025      	beq.n	800299c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002950:	f7fe ffd2 	bl	80018f8 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	429a      	cmp	r2, r3
 800295e:	d302      	bcc.n	8002966 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d11a      	bne.n	800299c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b02      	cmp	r3, #2
 8002972:	d013      	beq.n	800299c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002978:	f043 0220 	orr.w	r2, r3, #32
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2220      	movs	r2, #32
 8002984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e007      	b.n	80029ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d1c4      	bne.n	8002934 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029c0:	e02f      	b.n	8002a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	68b9      	ldr	r1, [r7, #8]
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f838 	bl	8002a3c <I2C_IsErrorOccurred>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e02d      	b.n	8002a32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029d6:	f7fe ff8f 	bl	80018f8 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	68ba      	ldr	r2, [r7, #8]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d302      	bcc.n	80029ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d11a      	bne.n	8002a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	f003 0320 	and.w	r3, r3, #32
 80029f6:	2b20      	cmp	r3, #32
 80029f8:	d013      	beq.n	8002a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fe:	f043 0220 	orr.w	r2, r3, #32
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e007      	b.n	8002a32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	f003 0320 	and.w	r3, r3, #32
 8002a2c:	2b20      	cmp	r3, #32
 8002a2e:	d1c8      	bne.n	80029c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
	...

08002a3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08a      	sub	sp, #40	; 0x28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	f003 0310 	and.w	r3, r3, #16
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d068      	beq.n	8002b3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2210      	movs	r2, #16
 8002a6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a70:	e049      	b.n	8002b06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a78:	d045      	beq.n	8002b06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a7a:	f7fe ff3d 	bl	80018f8 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d302      	bcc.n	8002a90 <I2C_IsErrorOccurred+0x54>
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d13a      	bne.n	8002b06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002aa2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002aae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ab2:	d121      	bne.n	8002af8 <I2C_IsErrorOccurred+0xbc>
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002aba:	d01d      	beq.n	8002af8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002abc:	7cfb      	ldrb	r3, [r7, #19]
 8002abe:	2b20      	cmp	r3, #32
 8002ac0:	d01a      	beq.n	8002af8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ad0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ad2:	f7fe ff11 	bl	80018f8 <HAL_GetTick>
 8002ad6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ad8:	e00e      	b.n	8002af8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002ada:	f7fe ff0d 	bl	80018f8 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b19      	cmp	r3, #25
 8002ae6:	d907      	bls.n	8002af8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	f043 0320 	orr.w	r3, r3, #32
 8002aee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002af6:	e006      	b.n	8002b06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	f003 0320 	and.w	r3, r3, #32
 8002b02:	2b20      	cmp	r3, #32
 8002b04:	d1e9      	bne.n	8002ada <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	f003 0320 	and.w	r3, r3, #32
 8002b10:	2b20      	cmp	r3, #32
 8002b12:	d003      	beq.n	8002b1c <I2C_IsErrorOccurred+0xe0>
 8002b14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d0aa      	beq.n	8002a72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d103      	bne.n	8002b2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002b2c:	6a3b      	ldr	r3, [r7, #32]
 8002b2e:	f043 0304 	orr.w	r3, r3, #4
 8002b32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00b      	beq.n	8002b64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b4c:	6a3b      	ldr	r3, [r7, #32]
 8002b4e:	f043 0301 	orr.w	r3, r3, #1
 8002b52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00b      	beq.n	8002b86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b6e:	6a3b      	ldr	r3, [r7, #32]
 8002b70:	f043 0308 	orr.w	r3, r3, #8
 8002b74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00b      	beq.n	8002ba8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	f043 0302 	orr.w	r3, r3, #2
 8002b96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ba0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002ba8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d01c      	beq.n	8002bea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fe45 	bl	8002840 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6859      	ldr	r1, [r3, #4]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	4b0d      	ldr	r3, [pc, #52]	; (8002bf8 <I2C_IsErrorOccurred+0x1bc>)
 8002bc2:	400b      	ands	r3, r1
 8002bc4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	431a      	orrs	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002bea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3728      	adds	r7, #40	; 0x28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	fe00e800 	.word	0xfe00e800

08002bfc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b087      	sub	sp, #28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	607b      	str	r3, [r7, #4]
 8002c06:	460b      	mov	r3, r1
 8002c08:	817b      	strh	r3, [r7, #10]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c0e:	897b      	ldrh	r3, [r7, #10]
 8002c10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c14:	7a7b      	ldrb	r3, [r7, #9]
 8002c16:	041b      	lsls	r3, r3, #16
 8002c18:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c1c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c2a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	0d5b      	lsrs	r3, r3, #21
 8002c36:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002c3a:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <I2C_TransferConfig+0x60>)
 8002c3c:	430b      	orrs	r3, r1
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	ea02 0103 	and.w	r1, r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c4e:	bf00      	nop
 8002c50:	371c      	adds	r7, #28
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	03ff63ff 	.word	0x03ff63ff

08002c60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b20      	cmp	r3, #32
 8002c74:	d138      	bne.n	8002ce8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d101      	bne.n	8002c84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c80:	2302      	movs	r3, #2
 8002c82:	e032      	b.n	8002cea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2224      	movs	r2, #36	; 0x24
 8002c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0201 	bic.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cb2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	6819      	ldr	r1, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f042 0201 	orr.w	r2, r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	e000      	b.n	8002cea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ce8:	2302      	movs	r3, #2
  }
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b085      	sub	sp, #20
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b20      	cmp	r3, #32
 8002d0a:	d139      	bne.n	8002d80 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d101      	bne.n	8002d1a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d16:	2302      	movs	r3, #2
 8002d18:	e033      	b.n	8002d82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2224      	movs	r2, #36	; 0x24
 8002d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0201 	bic.w	r2, r2, #1
 8002d38:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d48:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f042 0201 	orr.w	r2, r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	e000      	b.n	8002d82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d80:	2302      	movs	r3, #2
  }
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002d8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d90:	b08f      	sub	sp, #60	; 0x3c
 8002d92:	af0a      	add	r7, sp, #40	; 0x28
 8002d94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e116      	b.n	8002fce <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f006 fe14 	bl	80099e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2203      	movs	r2, #3
 8002dc4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f003 fc09 	bl	80065f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	603b      	str	r3, [r7, #0]
 8002dea:	687e      	ldr	r6, [r7, #4]
 8002dec:	466d      	mov	r5, sp
 8002dee:	f106 0410 	add.w	r4, r6, #16
 8002df2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002df4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002df6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002df8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dfa:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002dfe:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e02:	1d33      	adds	r3, r6, #4
 8002e04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e06:	6838      	ldr	r0, [r7, #0]
 8002e08:	f003 fb1b 	bl	8006442 <USB_CoreInit>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d005      	beq.n	8002e1e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2202      	movs	r2, #2
 8002e16:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e0d7      	b.n	8002fce <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2100      	movs	r1, #0
 8002e24:	4618      	mov	r0, r3
 8002e26:	f003 fbf7 	bl	8006618 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	73fb      	strb	r3, [r7, #15]
 8002e2e:	e04a      	b.n	8002ec6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e30:	7bfa      	ldrb	r2, [r7, #15]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	4413      	add	r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	333d      	adds	r3, #61	; 0x3d
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e44:	7bfa      	ldrb	r2, [r7, #15]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	4413      	add	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	333c      	adds	r3, #60	; 0x3c
 8002e54:	7bfa      	ldrb	r2, [r7, #15]
 8002e56:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e58:	7bfa      	ldrb	r2, [r7, #15]
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	b298      	uxth	r0, r3
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	4413      	add	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	440b      	add	r3, r1
 8002e6a:	3356      	adds	r3, #86	; 0x56
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002e70:	7bfa      	ldrb	r2, [r7, #15]
 8002e72:	6879      	ldr	r1, [r7, #4]
 8002e74:	4613      	mov	r3, r2
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	4413      	add	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	3340      	adds	r3, #64	; 0x40
 8002e80:	2200      	movs	r2, #0
 8002e82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002e84:	7bfa      	ldrb	r2, [r7, #15]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	00db      	lsls	r3, r3, #3
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	3344      	adds	r3, #68	; 0x44
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002e98:	7bfa      	ldrb	r2, [r7, #15]
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	4413      	add	r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	3348      	adds	r3, #72	; 0x48
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002eac:	7bfa      	ldrb	r2, [r7, #15]
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	4413      	add	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	440b      	add	r3, r1
 8002eba:	334c      	adds	r3, #76	; 0x4c
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	73fb      	strb	r3, [r7, #15]
 8002ec6:	7bfa      	ldrb	r2, [r7, #15]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d3af      	bcc.n	8002e30 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	73fb      	strb	r3, [r7, #15]
 8002ed4:	e044      	b.n	8002f60 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002ed6:	7bfa      	ldrb	r2, [r7, #15]
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	4613      	mov	r3, r2
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	4413      	add	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002ee8:	2200      	movs	r2, #0
 8002eea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002eec:	7bfa      	ldrb	r2, [r7, #15]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4413      	add	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002efe:	7bfa      	ldrb	r2, [r7, #15]
 8002f00:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f02:	7bfa      	ldrb	r2, [r7, #15]
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	4613      	mov	r3, r2
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	4413      	add	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	440b      	add	r3, r1
 8002f10:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002f14:	2200      	movs	r2, #0
 8002f16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f18:	7bfa      	ldrb	r2, [r7, #15]
 8002f1a:	6879      	ldr	r1, [r7, #4]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f2e:	7bfa      	ldrb	r2, [r7, #15]
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	4413      	add	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f44:	7bfa      	ldrb	r2, [r7, #15]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f5a:	7bfb      	ldrb	r3, [r7, #15]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	73fb      	strb	r3, [r7, #15]
 8002f60:	7bfa      	ldrb	r2, [r7, #15]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d3b5      	bcc.n	8002ed6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	603b      	str	r3, [r7, #0]
 8002f70:	687e      	ldr	r6, [r7, #4]
 8002f72:	466d      	mov	r5, sp
 8002f74:	f106 0410 	add.w	r4, r6, #16
 8002f78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f84:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f88:	1d33      	adds	r3, r6, #4
 8002f8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f8c:	6838      	ldr	r0, [r7, #0]
 8002f8e:	f003 fb8f 	bl	80066b0 <USB_DevInit>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e014      	b.n	8002fce <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d102      	bne.n	8002fc2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f001 f851 	bl	8004064 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f004 fb3d 	bl	8007646 <USB_DevDisconnect>

  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3714      	adds	r7, #20
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002fd6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b084      	sub	sp, #16
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d101      	bne.n	8002ff2 <HAL_PCD_Start+0x1c>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e01c      	b.n	800302c <HAL_PCD_Start+0x56>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d105      	bne.n	800300e <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003006:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f003 fade 	bl	80065d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4618      	mov	r0, r3
 800301e:	f004 faf1 	bl	8007604 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003034:	b590      	push	{r4, r7, lr}
 8003036:	b08d      	sub	sp, #52	; 0x34
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f004 fbaf 	bl	80077ae <USB_GetMode>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	f040 847e 	bne.w	8003954 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4618      	mov	r0, r3
 800305e:	f004 fb13 	bl	8007688 <USB_ReadInterrupts>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 8474 	beq.w	8003952 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	0a1b      	lsrs	r3, r3, #8
 8003074:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f004 fb00 	bl	8007688 <USB_ReadInterrupts>
 8003088:	4603      	mov	r3, r0
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b02      	cmp	r3, #2
 8003090:	d107      	bne.n	80030a2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695a      	ldr	r2, [r3, #20]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f002 0202 	and.w	r2, r2, #2
 80030a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f004 faee 	bl	8007688 <USB_ReadInterrupts>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f003 0310 	and.w	r3, r3, #16
 80030b2:	2b10      	cmp	r3, #16
 80030b4:	d161      	bne.n	800317a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	699a      	ldr	r2, [r3, #24]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f022 0210 	bic.w	r2, r2, #16
 80030c4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	f003 020f 	and.w	r2, r3, #15
 80030d2:	4613      	mov	r3, r2
 80030d4:	00db      	lsls	r3, r3, #3
 80030d6:	4413      	add	r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	4413      	add	r3, r2
 80030e2:	3304      	adds	r3, #4
 80030e4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	0c5b      	lsrs	r3, r3, #17
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d124      	bne.n	800313c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d035      	beq.n	800316a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	091b      	lsrs	r3, r3, #4
 8003106:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003108:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800310c:	b29b      	uxth	r3, r3
 800310e:	461a      	mov	r2, r3
 8003110:	6a38      	ldr	r0, [r7, #32]
 8003112:	f004 f925 	bl	8007360 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	091b      	lsrs	r3, r3, #4
 800311e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003122:	441a      	add	r2, r3
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	695a      	ldr	r2, [r3, #20]
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	091b      	lsrs	r3, r3, #4
 8003130:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003134:	441a      	add	r2, r3
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	615a      	str	r2, [r3, #20]
 800313a:	e016      	b.n	800316a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	0c5b      	lsrs	r3, r3, #17
 8003140:	f003 030f 	and.w	r3, r3, #15
 8003144:	2b06      	cmp	r3, #6
 8003146:	d110      	bne.n	800316a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800314e:	2208      	movs	r2, #8
 8003150:	4619      	mov	r1, r3
 8003152:	6a38      	ldr	r0, [r7, #32]
 8003154:	f004 f904 	bl	8007360 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	091b      	lsrs	r3, r3, #4
 8003160:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003164:	441a      	add	r2, r3
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699a      	ldr	r2, [r3, #24]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f042 0210 	orr.w	r2, r2, #16
 8003178:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f004 fa82 	bl	8007688 <USB_ReadInterrupts>
 8003184:	4603      	mov	r3, r0
 8003186:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800318a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800318e:	f040 80a7 	bne.w	80032e0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003192:	2300      	movs	r3, #0
 8003194:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f004 fa87 	bl	80076ae <USB_ReadDevAllOutEpInterrupt>
 80031a0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80031a2:	e099      	b.n	80032d8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80031a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f000 808e 	beq.w	80032cc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	4611      	mov	r1, r2
 80031ba:	4618      	mov	r0, r3
 80031bc:	f004 faab 	bl	8007716 <USB_ReadDevOutEPInterrupt>
 80031c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00c      	beq.n	80031e6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	015a      	lsls	r2, r3, #5
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	4413      	add	r3, r2
 80031d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031d8:	461a      	mov	r2, r3
 80031da:	2301      	movs	r3, #1
 80031dc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80031de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 fe65 	bl	8003eb0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	f003 0308 	and.w	r3, r3, #8
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00c      	beq.n	800320a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80031f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f2:	015a      	lsls	r2, r3, #5
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	4413      	add	r3, r2
 80031f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031fc:	461a      	mov	r2, r3
 80031fe:	2308      	movs	r3, #8
 8003200:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003202:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 fea1 	bl	8003f4c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	f003 0310 	and.w	r3, r3, #16
 8003210:	2b00      	cmp	r3, #0
 8003212:	d008      	beq.n	8003226 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003216:	015a      	lsls	r2, r3, #5
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	4413      	add	r3, r2
 800321c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003220:	461a      	mov	r2, r3
 8003222:	2310      	movs	r3, #16
 8003224:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d030      	beq.n	8003292 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	695b      	ldr	r3, [r3, #20]
 8003234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003238:	2b80      	cmp	r3, #128	; 0x80
 800323a:	d109      	bne.n	8003250 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	69fa      	ldr	r2, [r7, #28]
 8003246:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800324a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800324e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003252:	4613      	mov	r3, r2
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	4413      	add	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	4413      	add	r3, r2
 8003262:	3304      	adds	r3, #4
 8003264:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	78db      	ldrb	r3, [r3, #3]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d108      	bne.n	8003280 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2200      	movs	r2, #0
 8003272:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003276:	b2db      	uxtb	r3, r3
 8003278:	4619      	mov	r1, r3
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f006 fd1a 	bl	8009cb4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	015a      	lsls	r2, r3, #5
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	4413      	add	r3, r2
 8003288:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800328c:	461a      	mov	r2, r3
 800328e:	2302      	movs	r3, #2
 8003290:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800329c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329e:	015a      	lsls	r2, r3, #5
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032a8:	461a      	mov	r2, r3
 80032aa:	2320      	movs	r3, #32
 80032ac:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d009      	beq.n	80032cc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80032b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ba:	015a      	lsls	r2, r3, #5
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	4413      	add	r3, r2
 80032c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032c4:	461a      	mov	r2, r3
 80032c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032ca:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	3301      	adds	r3, #1
 80032d0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80032d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032d4:	085b      	lsrs	r3, r3, #1
 80032d6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80032d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f47f af62 	bne.w	80031a4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f004 f9cf 	bl	8007688 <USB_ReadInterrupts>
 80032ea:	4603      	mov	r3, r0
 80032ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032f0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80032f4:	f040 80a4 	bne.w	8003440 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f004 f9f0 	bl	80076e2 <USB_ReadDevAllInEpInterrupt>
 8003302:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003308:	e096      	b.n	8003438 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 808b 	beq.w	800342c <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	4611      	mov	r1, r2
 8003320:	4618      	mov	r0, r3
 8003322:	f004 fa16 	bl	8007752 <USB_ReadDevInEPInterrupt>
 8003326:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d020      	beq.n	8003374 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	f003 030f 	and.w	r3, r3, #15
 8003338:	2201      	movs	r2, #1
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003346:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	43db      	mvns	r3, r3
 800334c:	69f9      	ldr	r1, [r7, #28]
 800334e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003352:	4013      	ands	r3, r2
 8003354:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	015a      	lsls	r2, r3, #5
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	4413      	add	r3, r2
 800335e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003362:	461a      	mov	r2, r3
 8003364:	2301      	movs	r3, #1
 8003366:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336a:	b2db      	uxtb	r3, r3
 800336c:	4619      	mov	r1, r3
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f006 fc0b 	bl	8009b8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	f003 0308 	and.w	r3, r3, #8
 800337a:	2b00      	cmp	r3, #0
 800337c:	d008      	beq.n	8003390 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800337e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003380:	015a      	lsls	r2, r3, #5
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	4413      	add	r3, r2
 8003386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800338a:	461a      	mov	r2, r3
 800338c:	2308      	movs	r3, #8
 800338e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	f003 0310 	and.w	r3, r3, #16
 8003396:	2b00      	cmp	r3, #0
 8003398:	d008      	beq.n	80033ac <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800339a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339c:	015a      	lsls	r2, r3, #5
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	4413      	add	r3, r2
 80033a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033a6:	461a      	mov	r2, r3
 80033a8:	2310      	movs	r3, #16
 80033aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d008      	beq.n	80033c8 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80033b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b8:	015a      	lsls	r2, r3, #5
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	4413      	add	r3, r2
 80033be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033c2:	461a      	mov	r2, r3
 80033c4:	2340      	movs	r3, #64	; 0x40
 80033c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d023      	beq.n	800341a <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80033d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033d4:	6a38      	ldr	r0, [r7, #32]
 80033d6:	f003 faad 	bl	8006934 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80033da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033dc:	4613      	mov	r3, r2
 80033de:	00db      	lsls	r3, r3, #3
 80033e0:	4413      	add	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	3338      	adds	r3, #56	; 0x38
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	4413      	add	r3, r2
 80033ea:	3304      	adds	r3, #4
 80033ec:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	78db      	ldrb	r3, [r3, #3]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d108      	bne.n	8003408 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	2200      	movs	r2, #0
 80033fa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80033fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	4619      	mov	r1, r3
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f006 fc68 	bl	8009cd8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340a:	015a      	lsls	r2, r3, #5
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	4413      	add	r3, r2
 8003410:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003414:	461a      	mov	r2, r3
 8003416:	2302      	movs	r3, #2
 8003418:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003424:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 fcba 	bl	8003da0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	3301      	adds	r3, #1
 8003430:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003434:	085b      	lsrs	r3, r3, #1
 8003436:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343a:	2b00      	cmp	r3, #0
 800343c:	f47f af65 	bne.w	800330a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4618      	mov	r0, r3
 8003446:	f004 f91f 	bl	8007688 <USB_ReadInterrupts>
 800344a:	4603      	mov	r3, r0
 800344c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003450:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003454:	d122      	bne.n	800349c <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	69fa      	ldr	r2, [r7, #28]
 8003460:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003464:	f023 0301 	bic.w	r3, r3, #1
 8003468:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003470:	2b01      	cmp	r3, #1
 8003472:	d108      	bne.n	8003486 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800347c:	2100      	movs	r1, #0
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f006 fe88 	bl	800a194 <HAL_PCDEx_LPM_Callback>
 8003484:	e002      	b.n	800348c <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f006 fbec 	bl	8009c64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695a      	ldr	r2, [r3, #20]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800349a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f004 f8f1 	bl	8007688 <USB_ReadInterrupts>
 80034a6:	4603      	mov	r3, r0
 80034a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034b0:	d112      	bne.n	80034d8 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d102      	bne.n	80034c8 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f006 fba8 	bl	8009c18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695a      	ldr	r2, [r3, #20]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80034d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f004 f8d3 	bl	8007688 <USB_ReadInterrupts>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034ec:	d121      	bne.n	8003532 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695a      	ldr	r2, [r3, #20]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80034fc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d111      	bne.n	800352c <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003516:	089b      	lsrs	r3, r3, #2
 8003518:	f003 020f 	and.w	r2, r3, #15
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003522:	2101      	movs	r1, #1
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f006 fe35 	bl	800a194 <HAL_PCDEx_LPM_Callback>
 800352a:	e002      	b.n	8003532 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f006 fb73 	bl	8009c18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4618      	mov	r0, r3
 8003538:	f004 f8a6 	bl	8007688 <USB_ReadInterrupts>
 800353c:	4603      	mov	r3, r0
 800353e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003542:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003546:	f040 80b5 	bne.w	80036b4 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	69fa      	ldr	r2, [r7, #28]
 8003554:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003558:	f023 0301 	bic.w	r3, r3, #1
 800355c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2110      	movs	r1, #16
 8003564:	4618      	mov	r0, r3
 8003566:	f003 f9e5 	bl	8006934 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800356a:	2300      	movs	r3, #0
 800356c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800356e:	e046      	b.n	80035fe <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003572:	015a      	lsls	r2, r3, #5
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	4413      	add	r3, r2
 8003578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800357c:	461a      	mov	r2, r3
 800357e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003582:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003586:	015a      	lsls	r2, r3, #5
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	4413      	add	r3, r2
 800358c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003594:	0151      	lsls	r1, r2, #5
 8003596:	69fa      	ldr	r2, [r7, #28]
 8003598:	440a      	add	r2, r1
 800359a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800359e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035a2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80035a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a6:	015a      	lsls	r2, r3, #5
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	4413      	add	r3, r2
 80035ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035b0:	461a      	mov	r2, r3
 80035b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80035b6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80035b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ba:	015a      	lsls	r2, r3, #5
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	4413      	add	r3, r2
 80035c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035c8:	0151      	lsls	r1, r2, #5
 80035ca:	69fa      	ldr	r2, [r7, #28]
 80035cc:	440a      	add	r2, r1
 80035ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80035d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035d6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80035d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035da:	015a      	lsls	r2, r3, #5
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	4413      	add	r3, r2
 80035e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035e8:	0151      	lsls	r1, r2, #5
 80035ea:	69fa      	ldr	r2, [r7, #28]
 80035ec:	440a      	add	r2, r1
 80035ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80035f2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80035f6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fa:	3301      	adds	r3, #1
 80035fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003604:	429a      	cmp	r2, r3
 8003606:	d3b3      	bcc.n	8003570 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	69fa      	ldr	r2, [r7, #28]
 8003612:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003616:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800361a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003620:	2b00      	cmp	r3, #0
 8003622:	d016      	beq.n	8003652 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800362a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800362e:	69fa      	ldr	r2, [r7, #28]
 8003630:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003634:	f043 030b 	orr.w	r3, r3, #11
 8003638:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003644:	69fa      	ldr	r2, [r7, #28]
 8003646:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800364a:	f043 030b 	orr.w	r3, r3, #11
 800364e:	6453      	str	r3, [r2, #68]	; 0x44
 8003650:	e015      	b.n	800367e <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003660:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003664:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003668:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	69fa      	ldr	r2, [r7, #28]
 8003674:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003678:	f043 030b 	orr.w	r3, r3, #11
 800367c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800368c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003690:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800369c:	4619      	mov	r1, r3
 800369e:	4610      	mov	r0, r2
 80036a0:	f004 f8b6 	bl	8007810 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	695a      	ldr	r2, [r3, #20]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80036b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f003 ffe5 	bl	8007688 <USB_ReadInterrupts>
 80036be:	4603      	mov	r3, r0
 80036c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036c8:	d124      	bne.n	8003714 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f004 f87b 	bl	80077ca <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f003 f9a8 	bl	8006a2e <USB_GetDevSpeed>
 80036de:	4603      	mov	r3, r0
 80036e0:	461a      	mov	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681c      	ldr	r4, [r3, #0]
 80036ea:	f001 fb87 	bl	8004dfc <HAL_RCC_GetHCLKFreq>
 80036ee:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	461a      	mov	r2, r3
 80036f8:	4620      	mov	r0, r4
 80036fa:	f002 fecf 	bl	800649c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f006 fa6b 	bl	8009bda <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695a      	ldr	r2, [r3, #20]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003712:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f003 ffb5 	bl	8007688 <USB_ReadInterrupts>
 800371e:	4603      	mov	r3, r0
 8003720:	f003 0308 	and.w	r3, r3, #8
 8003724:	2b08      	cmp	r3, #8
 8003726:	d10a      	bne.n	800373e <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f006 fa48 	bl	8009bbe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	695a      	ldr	r2, [r3, #20]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f002 0208 	and.w	r2, r2, #8
 800373c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4618      	mov	r0, r3
 8003744:	f003 ffa0 	bl	8007688 <USB_ReadInterrupts>
 8003748:	4603      	mov	r3, r0
 800374a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800374e:	2b80      	cmp	r3, #128	; 0x80
 8003750:	d122      	bne.n	8003798 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003752:	6a3b      	ldr	r3, [r7, #32]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800375a:	6a3b      	ldr	r3, [r7, #32]
 800375c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800375e:	2301      	movs	r3, #1
 8003760:	627b      	str	r3, [r7, #36]	; 0x24
 8003762:	e014      	b.n	800378e <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003764:	6879      	ldr	r1, [r7, #4]
 8003766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003768:	4613      	mov	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d105      	bne.n	8003788 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377e:	b2db      	uxtb	r3, r3
 8003780:	4619      	mov	r1, r3
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 fadb 	bl	8003d3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378a:	3301      	adds	r3, #1
 800378c:	627b      	str	r3, [r7, #36]	; 0x24
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003794:	429a      	cmp	r2, r3
 8003796:	d3e5      	bcc.n	8003764 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4618      	mov	r0, r3
 800379e:	f003 ff73 	bl	8007688 <USB_ReadInterrupts>
 80037a2:	4603      	mov	r3, r0
 80037a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037ac:	d13b      	bne.n	8003826 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037ae:	2301      	movs	r3, #1
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
 80037b2:	e02b      	b.n	800380c <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80037b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b6:	015a      	lsls	r2, r3, #5
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	4413      	add	r3, r2
 80037bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80037c4:	6879      	ldr	r1, [r7, #4]
 80037c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c8:	4613      	mov	r3, r2
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	4413      	add	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	440b      	add	r3, r1
 80037d2:	3340      	adds	r3, #64	; 0x40
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d115      	bne.n	8003806 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80037da:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80037dc:	2b00      	cmp	r3, #0
 80037de:	da12      	bge.n	8003806 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80037e0:	6879      	ldr	r1, [r7, #4]
 80037e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037e4:	4613      	mov	r3, r2
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	4413      	add	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	440b      	add	r3, r1
 80037ee:	333f      	adds	r3, #63	; 0x3f
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80037f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	4619      	mov	r1, r3
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 fa9c 	bl	8003d3e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003808:	3301      	adds	r3, #1
 800380a:	627b      	str	r3, [r7, #36]	; 0x24
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003812:	429a      	cmp	r2, r3
 8003814:	d3ce      	bcc.n	80037b4 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695a      	ldr	r2, [r3, #20]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003824:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f003 ff2c 	bl	8007688 <USB_ReadInterrupts>
 8003830:	4603      	mov	r3, r0
 8003832:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003836:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800383a:	d155      	bne.n	80038e8 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800383c:	2301      	movs	r3, #1
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
 8003840:	e045      	b.n	80038ce <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003844:	015a      	lsls	r2, r3, #5
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	4413      	add	r3, r2
 800384a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003856:	4613      	mov	r3, r2
 8003858:	00db      	lsls	r3, r3, #3
 800385a:	4413      	add	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	440b      	add	r3, r1
 8003860:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d12e      	bne.n	80038c8 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800386a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800386c:	2b00      	cmp	r3, #0
 800386e:	da2b      	bge.n	80038c8 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800387c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003880:	429a      	cmp	r2, r3
 8003882:	d121      	bne.n	80038c8 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003888:	4613      	mov	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	4413      	add	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003896:	2201      	movs	r2, #1
 8003898:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80038a6:	6a3b      	ldr	r3, [r7, #32]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10a      	bne.n	80038c8 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	69fa      	ldr	r2, [r7, #28]
 80038bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038c4:	6053      	str	r3, [r2, #4]
            break;
 80038c6:	e007      	b.n	80038d8 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ca:	3301      	adds	r3, #1
 80038cc:	627b      	str	r3, [r7, #36]	; 0x24
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d3b4      	bcc.n	8003842 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80038e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f003 fecb 	bl	8007688 <USB_ReadInterrupts>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80038f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038fc:	d10a      	bne.n	8003914 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f006 f9fc 	bl	8009cfc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	695a      	ldr	r2, [r3, #20]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003912:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f003 feb5 	bl	8007688 <USB_ReadInterrupts>
 800391e:	4603      	mov	r3, r0
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	2b04      	cmp	r3, #4
 8003926:	d115      	bne.n	8003954 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	f003 0304 	and.w	r3, r3, #4
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f006 f9ec 	bl	8009d18 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6859      	ldr	r1, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	430a      	orrs	r2, r1
 800394e:	605a      	str	r2, [r3, #4]
 8003950:	e000      	b.n	8003954 <HAL_PCD_IRQHandler+0x920>
      return;
 8003952:	bf00      	nop
    }
  }
}
 8003954:	3734      	adds	r7, #52	; 0x34
 8003956:	46bd      	mov	sp, r7
 8003958:	bd90      	pop	{r4, r7, pc}

0800395a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
 8003962:	460b      	mov	r3, r1
 8003964:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800396c:	2b01      	cmp	r3, #1
 800396e:	d101      	bne.n	8003974 <HAL_PCD_SetAddress+0x1a>
 8003970:	2302      	movs	r3, #2
 8003972:	e013      	b.n	800399c <HAL_PCD_SetAddress+0x42>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	78fa      	ldrb	r2, [r7, #3]
 8003980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	4611      	mov	r1, r2
 800398c:	4618      	mov	r0, r3
 800398e:	f003 fe13 	bl	80075b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	4608      	mov	r0, r1
 80039ae:	4611      	mov	r1, r2
 80039b0:	461a      	mov	r2, r3
 80039b2:	4603      	mov	r3, r0
 80039b4:	70fb      	strb	r3, [r7, #3]
 80039b6:	460b      	mov	r3, r1
 80039b8:	803b      	strh	r3, [r7, #0]
 80039ba:	4613      	mov	r3, r2
 80039bc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80039be:	2300      	movs	r3, #0
 80039c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	da0f      	bge.n	80039ea <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039ca:	78fb      	ldrb	r3, [r7, #3]
 80039cc:	f003 020f 	and.w	r2, r3, #15
 80039d0:	4613      	mov	r3, r2
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	3338      	adds	r3, #56	; 0x38
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	4413      	add	r3, r2
 80039de:	3304      	adds	r3, #4
 80039e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2201      	movs	r2, #1
 80039e6:	705a      	strb	r2, [r3, #1]
 80039e8:	e00f      	b.n	8003a0a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039ea:	78fb      	ldrb	r3, [r7, #3]
 80039ec:	f003 020f 	and.w	r2, r3, #15
 80039f0:	4613      	mov	r3, r2
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4413      	add	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	4413      	add	r3, r2
 8003a00:	3304      	adds	r3, #4
 8003a02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003a0a:	78fb      	ldrb	r3, [r7, #3]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	b2da      	uxtb	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003a16:	883a      	ldrh	r2, [r7, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	78ba      	ldrb	r2, [r7, #2]
 8003a20:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	785b      	ldrb	r3, [r3, #1]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d004      	beq.n	8003a34 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003a34:	78bb      	ldrb	r3, [r7, #2]
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d102      	bne.n	8003a40 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d101      	bne.n	8003a4e <HAL_PCD_EP_Open+0xaa>
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e00e      	b.n	8003a6c <HAL_PCD_EP_Open+0xc8>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68f9      	ldr	r1, [r7, #12]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f003 f805 	bl	8006a6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003a6a:	7afb      	ldrb	r3, [r7, #11]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3710      	adds	r7, #16
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	da0f      	bge.n	8003aa8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a88:	78fb      	ldrb	r3, [r7, #3]
 8003a8a:	f003 020f 	and.w	r2, r3, #15
 8003a8e:	4613      	mov	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4413      	add	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	3338      	adds	r3, #56	; 0x38
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	3304      	adds	r3, #4
 8003a9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	705a      	strb	r2, [r3, #1]
 8003aa6:	e00f      	b.n	8003ac8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003aa8:	78fb      	ldrb	r3, [r7, #3]
 8003aaa:	f003 020f 	and.w	r2, r3, #15
 8003aae:	4613      	mov	r3, r2
 8003ab0:	00db      	lsls	r3, r3, #3
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	4413      	add	r3, r2
 8003abe:	3304      	adds	r3, #4
 8003ac0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ac8:	78fb      	ldrb	r3, [r7, #3]
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	b2da      	uxtb	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d101      	bne.n	8003ae2 <HAL_PCD_EP_Close+0x6e>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e00e      	b.n	8003b00 <HAL_PCD_EP_Close+0x8c>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	68f9      	ldr	r1, [r7, #12]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f003 f843 	bl	8006b7c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3710      	adds	r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	607a      	str	r2, [r7, #4]
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	460b      	mov	r3, r1
 8003b16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b18:	7afb      	ldrb	r3, [r7, #11]
 8003b1a:	f003 020f 	and.w	r2, r3, #15
 8003b1e:	4613      	mov	r3, r2
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	4413      	add	r3, r2
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b2a:	68fa      	ldr	r2, [r7, #12]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	3304      	adds	r3, #4
 8003b30:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2200      	movs	r2, #0
 8003b42:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	2200      	movs	r2, #0
 8003b48:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b4a:	7afb      	ldrb	r3, [r7, #11]
 8003b4c:	f003 030f 	and.w	r3, r3, #15
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	6979      	ldr	r1, [r7, #20]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f003 f8e9 	bl	8006d34 <USB_EPStartXfer>

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b086      	sub	sp, #24
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	607a      	str	r2, [r7, #4]
 8003b76:	603b      	str	r3, [r7, #0]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b7c:	7afb      	ldrb	r3, [r7, #11]
 8003b7e:	f003 020f 	and.w	r2, r3, #15
 8003b82:	4613      	mov	r3, r2
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	3338      	adds	r3, #56	; 0x38
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	4413      	add	r3, r2
 8003b90:	3304      	adds	r3, #4
 8003b92:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bac:	7afb      	ldrb	r3, [r7, #11]
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	b2da      	uxtb	r2, r3
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6979      	ldr	r1, [r7, #20]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f003 f8b8 	bl	8006d34 <USB_EPStartXfer>

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3718      	adds	r7, #24
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b084      	sub	sp, #16
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003bda:	78fb      	ldrb	r3, [r7, #3]
 8003bdc:	f003 020f 	and.w	r2, r3, #15
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d901      	bls.n	8003bec <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e04e      	b.n	8003c8a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003bec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	da0f      	bge.n	8003c14 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	f003 020f 	and.w	r2, r3, #15
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	00db      	lsls	r3, r3, #3
 8003bfe:	4413      	add	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	3338      	adds	r3, #56	; 0x38
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	4413      	add	r3, r2
 8003c08:	3304      	adds	r3, #4
 8003c0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	705a      	strb	r2, [r3, #1]
 8003c12:	e00d      	b.n	8003c30 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c14:	78fa      	ldrb	r2, [r7, #3]
 8003c16:	4613      	mov	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	4413      	add	r3, r2
 8003c26:	3304      	adds	r3, #4
 8003c28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2201      	movs	r2, #1
 8003c34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c36:	78fb      	ldrb	r3, [r7, #3]
 8003c38:	f003 030f 	and.w	r3, r3, #15
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_PCD_EP_SetStall+0x82>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e01c      	b.n	8003c8a <HAL_PCD_EP_SetStall+0xbc>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68f9      	ldr	r1, [r7, #12]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f003 fbd6 	bl	8007410 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d108      	bne.n	8003c80 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003c78:	4619      	mov	r1, r3
 8003c7a:	4610      	mov	r0, r2
 8003c7c:	f003 fdc8 	bl	8007810 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b084      	sub	sp, #16
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c9e:	78fb      	ldrb	r3, [r7, #3]
 8003ca0:	f003 020f 	and.w	r2, r3, #15
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d901      	bls.n	8003cb0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e042      	b.n	8003d36 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003cb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	da0f      	bge.n	8003cd8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cb8:	78fb      	ldrb	r3, [r7, #3]
 8003cba:	f003 020f 	and.w	r2, r3, #15
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	4413      	add	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	3338      	adds	r3, #56	; 0x38
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	4413      	add	r3, r2
 8003ccc:	3304      	adds	r3, #4
 8003cce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	705a      	strb	r2, [r3, #1]
 8003cd6:	e00f      	b.n	8003cf8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cd8:	78fb      	ldrb	r3, [r7, #3]
 8003cda:	f003 020f 	and.w	r2, r3, #15
 8003cde:	4613      	mov	r3, r2
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	4413      	add	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	4413      	add	r3, r2
 8003cee:	3304      	adds	r3, #4
 8003cf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cfe:	78fb      	ldrb	r3, [r7, #3]
 8003d00:	f003 030f 	and.w	r3, r3, #15
 8003d04:	b2da      	uxtb	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d101      	bne.n	8003d18 <HAL_PCD_EP_ClrStall+0x86>
 8003d14:	2302      	movs	r3, #2
 8003d16:	e00e      	b.n	8003d36 <HAL_PCD_EP_ClrStall+0xa4>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68f9      	ldr	r1, [r7, #12]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f003 fbe0 	bl	80074ec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
 8003d46:	460b      	mov	r3, r1
 8003d48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003d4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	da0c      	bge.n	8003d6c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d52:	78fb      	ldrb	r3, [r7, #3]
 8003d54:	f003 020f 	and.w	r2, r3, #15
 8003d58:	4613      	mov	r3, r2
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	4413      	add	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	3338      	adds	r3, #56	; 0x38
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	4413      	add	r3, r2
 8003d66:	3304      	adds	r3, #4
 8003d68:	60fb      	str	r3, [r7, #12]
 8003d6a:	e00c      	b.n	8003d86 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d6c:	78fb      	ldrb	r3, [r7, #3]
 8003d6e:	f003 020f 	and.w	r2, r3, #15
 8003d72:	4613      	mov	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4413      	add	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	4413      	add	r3, r2
 8003d82:	3304      	adds	r3, #4
 8003d84:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68f9      	ldr	r1, [r7, #12]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f003 fa03 	bl	8007198 <USB_EPStopXfer>
 8003d92:	4603      	mov	r3, r0
 8003d94:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003d96:	7afb      	ldrb	r3, [r7, #11]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b088      	sub	sp, #32
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	4613      	mov	r3, r2
 8003db8:	00db      	lsls	r3, r3, #3
 8003dba:	4413      	add	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	3338      	adds	r3, #56	; 0x38
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	695a      	ldr	r2, [r3, #20]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d901      	bls.n	8003dd8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e067      	b.n	8003ea8 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	69fa      	ldr	r2, [r7, #28]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d902      	bls.n	8003df4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	3303      	adds	r3, #3
 8003df8:	089b      	lsrs	r3, r3, #2
 8003dfa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003dfc:	e026      	b.n	8003e4c <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	691a      	ldr	r2, [r3, #16]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	69fa      	ldr	r2, [r7, #28]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d902      	bls.n	8003e1a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	3303      	adds	r3, #3
 8003e1e:	089b      	lsrs	r3, r3, #2
 8003e20:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	68d9      	ldr	r1, [r3, #12]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	6978      	ldr	r0, [r7, #20]
 8003e30:	f003 fa5c 	bl	80072ec <USB_WritePacket>

    ep->xfer_buff  += len;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	68da      	ldr	r2, [r3, #12]
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	441a      	add	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	695a      	ldr	r2, [r3, #20]
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	441a      	add	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	015a      	lsls	r2, r3, #5
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	4413      	add	r3, r2
 8003e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d809      	bhi.n	8003e76 <PCD_WriteEmptyTxFifo+0xd6>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d203      	bcs.n	8003e76 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1c3      	bne.n	8003dfe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	691a      	ldr	r2, [r3, #16]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d811      	bhi.n	8003ea6 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	2201      	movs	r2, #1
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	6939      	ldr	r1, [r7, #16]
 8003e9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3720      	adds	r7, #32
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	333c      	adds	r3, #60	; 0x3c
 8003ec8:	3304      	adds	r3, #4
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4a19      	ldr	r2, [pc, #100]	; (8003f48 <PCD_EP_OutXfrComplete_int+0x98>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d124      	bne.n	8003f30 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00a      	beq.n	8003f06 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	015a      	lsls	r2, r3, #5
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003efc:	461a      	mov	r2, r3
 8003efe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f02:	6093      	str	r3, [r2, #8]
 8003f04:	e01a      	b.n	8003f3c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	f003 0320 	and.w	r3, r3, #32
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d008      	beq.n	8003f22 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	015a      	lsls	r2, r3, #5
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	4413      	add	r3, r2
 8003f18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	2320      	movs	r3, #32
 8003f20:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	4619      	mov	r1, r3
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f005 fe13 	bl	8009b54 <HAL_PCD_DataOutStageCallback>
 8003f2e:	e005      	b.n	8003f3c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	4619      	mov	r1, r3
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f005 fe0c 	bl	8009b54 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	4f54310a 	.word	0x4f54310a

08003f4c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b086      	sub	sp, #24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	333c      	adds	r3, #60	; 0x3c
 8003f64:	3304      	adds	r3, #4
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	015a      	lsls	r2, r3, #5
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	4413      	add	r3, r2
 8003f72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	4a0c      	ldr	r2, [pc, #48]	; (8003fb0 <PCD_EP_OutSetupPacket_int+0x64>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d90e      	bls.n	8003fa0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d009      	beq.n	8003fa0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	015a      	lsls	r2, r3, #5
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	4413      	add	r3, r2
 8003f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f98:	461a      	mov	r2, r3
 8003f9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f9e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f005 fdc5 	bl	8009b30 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3718      	adds	r7, #24
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	4f54300a 	.word	0x4f54300a

08003fb4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	70fb      	strb	r3, [r7, #3]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003fcc:	78fb      	ldrb	r3, [r7, #3]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d107      	bne.n	8003fe2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003fd2:	883b      	ldrh	r3, [r7, #0]
 8003fd4:	0419      	lsls	r1, r3, #16
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68ba      	ldr	r2, [r7, #8]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	629a      	str	r2, [r3, #40]	; 0x28
 8003fe0:	e028      	b.n	8004034 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe8:	0c1b      	lsrs	r3, r3, #16
 8003fea:	68ba      	ldr	r2, [r7, #8]
 8003fec:	4413      	add	r3, r2
 8003fee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	73fb      	strb	r3, [r7, #15]
 8003ff4:	e00d      	b.n	8004012 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	3340      	adds	r3, #64	; 0x40
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	0c1b      	lsrs	r3, r3, #16
 8004006:	68ba      	ldr	r2, [r7, #8]
 8004008:	4413      	add	r3, r2
 800400a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800400c:	7bfb      	ldrb	r3, [r7, #15]
 800400e:	3301      	adds	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
 8004012:	7bfa      	ldrb	r2, [r7, #15]
 8004014:	78fb      	ldrb	r3, [r7, #3]
 8004016:	3b01      	subs	r3, #1
 8004018:	429a      	cmp	r2, r3
 800401a:	d3ec      	bcc.n	8003ff6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800401c:	883b      	ldrh	r3, [r7, #0]
 800401e:	0418      	lsls	r0, r3, #16
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6819      	ldr	r1, [r3, #0]
 8004024:	78fb      	ldrb	r3, [r7, #3]
 8004026:	3b01      	subs	r3, #1
 8004028:	68ba      	ldr	r2, [r7, #8]
 800402a:	4302      	orrs	r2, r0
 800402c:	3340      	adds	r3, #64	; 0x40
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	440b      	add	r3, r1
 8004032:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004042:	b480      	push	{r7}
 8004044:	b083      	sub	sp, #12
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	460b      	mov	r3, r1
 800404c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	887a      	ldrh	r2, [r7, #2]
 8004054:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004092:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004096:	f043 0303 	orr.w	r3, r3, #3
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040b0:	4b05      	ldr	r3, [pc, #20]	; (80040c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a04      	ldr	r2, [pc, #16]	; (80040c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80040b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040ba:	6013      	str	r3, [r2, #0]
}
 80040bc:	bf00      	nop
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40007000 	.word	0x40007000

080040cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80040d0:	4b04      	ldr	r3, [pc, #16]	; (80040e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80040d8:	4618      	mov	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40007000 	.word	0x40007000

080040e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040f6:	d130      	bne.n	800415a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040f8:	4b23      	ldr	r3, [pc, #140]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004104:	d038      	beq.n	8004178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004106:	4b20      	ldr	r3, [pc, #128]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800410e:	4a1e      	ldr	r2, [pc, #120]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004110:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004114:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004116:	4b1d      	ldr	r3, [pc, #116]	; (800418c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2232      	movs	r2, #50	; 0x32
 800411c:	fb02 f303 	mul.w	r3, r2, r3
 8004120:	4a1b      	ldr	r2, [pc, #108]	; (8004190 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	0c9b      	lsrs	r3, r3, #18
 8004128:	3301      	adds	r3, #1
 800412a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800412c:	e002      	b.n	8004134 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	3b01      	subs	r3, #1
 8004132:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004134:	4b14      	ldr	r3, [pc, #80]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800413c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004140:	d102      	bne.n	8004148 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1f2      	bne.n	800412e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004148:	4b0f      	ldr	r3, [pc, #60]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004150:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004154:	d110      	bne.n	8004178 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e00f      	b.n	800417a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800415a:	4b0b      	ldr	r3, [pc, #44]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004166:	d007      	beq.n	8004178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004168:	4b07      	ldr	r3, [pc, #28]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004170:	4a05      	ldr	r2, [pc, #20]	; (8004188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004172:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004176:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40007000 	.word	0x40007000
 800418c:	20000000 	.word	0x20000000
 8004190:	431bde83 	.word	0x431bde83

08004194 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004198:	4b05      	ldr	r3, [pc, #20]	; (80041b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	4a04      	ldr	r2, [pc, #16]	; (80041b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800419e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041a2:	6053      	str	r3, [r2, #4]
}
 80041a4:	bf00      	nop
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40007000 	.word	0x40007000

080041b4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af02      	add	r7, sp, #8
 80041ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80041bc:	f7fd fb9c 	bl	80018f8 <HAL_GetTick>
 80041c0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e063      	b.n	8004294 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10b      	bne.n	80041f0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7fd f95b 	bl	800149c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80041e6:	f241 3188 	movw	r1, #5000	; 0x1388
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f858 	bl	80042a0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	3b01      	subs	r3, #1
 8004200:	021a      	lsls	r2, r3, #8
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	2120      	movs	r1, #32
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 f850 	bl	80042bc <QSPI_WaitFlagStateUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004220:	7afb      	ldrb	r3, [r7, #11]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d131      	bne.n	800428a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004230:	f023 0310 	bic.w	r3, r3, #16
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6852      	ldr	r2, [r2, #4]
 8004238:	0611      	lsls	r1, r2, #24
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	68d2      	ldr	r2, [r2, #12]
 800423e:	4311      	orrs	r1, r2
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6812      	ldr	r2, [r2, #0]
 8004244:	430b      	orrs	r3, r1
 8004246:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	4b13      	ldr	r3, [pc, #76]	; (800429c <HAL_QSPI_Init+0xe8>)
 8004250:	4013      	ands	r3, r2
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6912      	ldr	r2, [r2, #16]
 8004256:	0411      	lsls	r1, r2, #16
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6952      	ldr	r2, [r2, #20]
 800425c:	4311      	orrs	r1, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6992      	ldr	r2, [r2, #24]
 8004262:	4311      	orrs	r1, r2
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6812      	ldr	r2, [r2, #0]
 8004268:	430b      	orrs	r3, r1
 800426a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004292:	7afb      	ldrb	r3, [r7, #11]
}
 8004294:	4618      	mov	r0, r3
 8004296:	3710      	adds	r7, #16
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	ffe0f8fe 	.word	0xffe0f8fe

080042a0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	683a      	ldr	r2, [r7, #0]
 80042ae:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	603b      	str	r3, [r7, #0]
 80042c8:	4613      	mov	r3, r2
 80042ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80042cc:	e01a      	b.n	8004304 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d4:	d016      	beq.n	8004304 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d6:	f7fd fb0f 	bl	80018f8 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d302      	bcc.n	80042ec <QSPI_WaitFlagStateUntilTimeout+0x30>
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d10b      	bne.n	8004304 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2204      	movs	r2, #4
 80042f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f8:	f043 0201 	orr.w	r2, r3, #1
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e00e      	b.n	8004322 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689a      	ldr	r2, [r3, #8]
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	4013      	ands	r3, r2
 800430e:	2b00      	cmp	r3, #0
 8004310:	bf14      	ite	ne
 8004312:	2301      	movne	r3, #1
 8004314:	2300      	moveq	r3, #0
 8004316:	b2db      	uxtb	r3, r3
 8004318:	461a      	mov	r2, r3
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	429a      	cmp	r2, r3
 800431e:	d1d6      	bne.n	80042ce <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b088      	sub	sp, #32
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e3ca      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800433e:	4b97      	ldr	r3, [pc, #604]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 030c 	and.w	r3, r3, #12
 8004346:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004348:	4b94      	ldr	r3, [pc, #592]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0310 	and.w	r3, r3, #16
 800435a:	2b00      	cmp	r3, #0
 800435c:	f000 80e4 	beq.w	8004528 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d007      	beq.n	8004376 <HAL_RCC_OscConfig+0x4a>
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	2b0c      	cmp	r3, #12
 800436a:	f040 808b 	bne.w	8004484 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2b01      	cmp	r3, #1
 8004372:	f040 8087 	bne.w	8004484 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004376:	4b89      	ldr	r3, [pc, #548]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d005      	beq.n	800438e <HAL_RCC_OscConfig+0x62>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e3a2      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a1a      	ldr	r2, [r3, #32]
 8004392:	4b82      	ldr	r3, [pc, #520]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	2b00      	cmp	r3, #0
 800439c:	d004      	beq.n	80043a8 <HAL_RCC_OscConfig+0x7c>
 800439e:	4b7f      	ldr	r3, [pc, #508]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043a6:	e005      	b.n	80043b4 <HAL_RCC_OscConfig+0x88>
 80043a8:	4b7c      	ldr	r3, [pc, #496]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043ae:	091b      	lsrs	r3, r3, #4
 80043b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d223      	bcs.n	8004400 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 fd55 	bl	8004e6c <RCC_SetFlashLatencyFromMSIRange>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e383      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043cc:	4b73      	ldr	r3, [pc, #460]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a72      	ldr	r2, [pc, #456]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043d2:	f043 0308 	orr.w	r3, r3, #8
 80043d6:	6013      	str	r3, [r2, #0]
 80043d8:	4b70      	ldr	r3, [pc, #448]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	496d      	ldr	r1, [pc, #436]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043ea:	4b6c      	ldr	r3, [pc, #432]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	021b      	lsls	r3, r3, #8
 80043f8:	4968      	ldr	r1, [pc, #416]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	604b      	str	r3, [r1, #4]
 80043fe:	e025      	b.n	800444c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004400:	4b66      	ldr	r3, [pc, #408]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a65      	ldr	r2, [pc, #404]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004406:	f043 0308 	orr.w	r3, r3, #8
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	4b63      	ldr	r3, [pc, #396]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	4960      	ldr	r1, [pc, #384]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800441a:	4313      	orrs	r3, r2
 800441c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800441e:	4b5f      	ldr	r3, [pc, #380]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	69db      	ldr	r3, [r3, #28]
 800442a:	021b      	lsls	r3, r3, #8
 800442c:	495b      	ldr	r1, [pc, #364]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800442e:	4313      	orrs	r3, r2
 8004430:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d109      	bne.n	800444c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a1b      	ldr	r3, [r3, #32]
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fd15 	bl	8004e6c <RCC_SetFlashLatencyFromMSIRange>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e343      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800444c:	f000 fc4a 	bl	8004ce4 <HAL_RCC_GetSysClockFreq>
 8004450:	4602      	mov	r2, r0
 8004452:	4b52      	ldr	r3, [pc, #328]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	091b      	lsrs	r3, r3, #4
 8004458:	f003 030f 	and.w	r3, r3, #15
 800445c:	4950      	ldr	r1, [pc, #320]	; (80045a0 <HAL_RCC_OscConfig+0x274>)
 800445e:	5ccb      	ldrb	r3, [r1, r3]
 8004460:	f003 031f 	and.w	r3, r3, #31
 8004464:	fa22 f303 	lsr.w	r3, r2, r3
 8004468:	4a4e      	ldr	r2, [pc, #312]	; (80045a4 <HAL_RCC_OscConfig+0x278>)
 800446a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800446c:	4b4e      	ldr	r3, [pc, #312]	; (80045a8 <HAL_RCC_OscConfig+0x27c>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f7fd f9f1 	bl	8001858 <HAL_InitTick>
 8004476:	4603      	mov	r3, r0
 8004478:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d052      	beq.n	8004526 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
 8004482:	e327      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d032      	beq.n	80044f2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800448c:	4b43      	ldr	r3, [pc, #268]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a42      	ldr	r2, [pc, #264]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004498:	f7fd fa2e 	bl	80018f8 <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800449e:	e008      	b.n	80044b2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044a0:	f7fd fa2a 	bl	80018f8 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e310      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044b2:	4b3a      	ldr	r3, [pc, #232]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0f0      	beq.n	80044a0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044be:	4b37      	ldr	r3, [pc, #220]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a36      	ldr	r2, [pc, #216]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044c4:	f043 0308 	orr.w	r3, r3, #8
 80044c8:	6013      	str	r3, [r2, #0]
 80044ca:	4b34      	ldr	r3, [pc, #208]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	4931      	ldr	r1, [pc, #196]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044dc:	4b2f      	ldr	r3, [pc, #188]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	021b      	lsls	r3, r3, #8
 80044ea:	492c      	ldr	r1, [pc, #176]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	604b      	str	r3, [r1, #4]
 80044f0:	e01a      	b.n	8004528 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80044f2:	4b2a      	ldr	r3, [pc, #168]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a29      	ldr	r2, [pc, #164]	; (800459c <HAL_RCC_OscConfig+0x270>)
 80044f8:	f023 0301 	bic.w	r3, r3, #1
 80044fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80044fe:	f7fd f9fb 	bl	80018f8 <HAL_GetTick>
 8004502:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004504:	e008      	b.n	8004518 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004506:	f7fd f9f7 	bl	80018f8 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d901      	bls.n	8004518 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e2dd      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004518:	4b20      	ldr	r3, [pc, #128]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1f0      	bne.n	8004506 <HAL_RCC_OscConfig+0x1da>
 8004524:	e000      	b.n	8004528 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004526:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b00      	cmp	r3, #0
 8004532:	d074      	beq.n	800461e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b08      	cmp	r3, #8
 8004538:	d005      	beq.n	8004546 <HAL_RCC_OscConfig+0x21a>
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	2b0c      	cmp	r3, #12
 800453e:	d10e      	bne.n	800455e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2b03      	cmp	r3, #3
 8004544:	d10b      	bne.n	800455e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004546:	4b15      	ldr	r3, [pc, #84]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d064      	beq.n	800461c <HAL_RCC_OscConfig+0x2f0>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d160      	bne.n	800461c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e2ba      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004566:	d106      	bne.n	8004576 <HAL_RCC_OscConfig+0x24a>
 8004568:	4b0c      	ldr	r3, [pc, #48]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a0b      	ldr	r2, [pc, #44]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800456e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	e026      	b.n	80045c4 <HAL_RCC_OscConfig+0x298>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800457e:	d115      	bne.n	80045ac <HAL_RCC_OscConfig+0x280>
 8004580:	4b06      	ldr	r3, [pc, #24]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a05      	ldr	r2, [pc, #20]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004586:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b03      	ldr	r3, [pc, #12]	; (800459c <HAL_RCC_OscConfig+0x270>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a02      	ldr	r2, [pc, #8]	; (800459c <HAL_RCC_OscConfig+0x270>)
 8004592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004596:	6013      	str	r3, [r2, #0]
 8004598:	e014      	b.n	80045c4 <HAL_RCC_OscConfig+0x298>
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000
 80045a0:	0800a33c 	.word	0x0800a33c
 80045a4:	20000000 	.word	0x20000000
 80045a8:	20000004 	.word	0x20000004
 80045ac:	4ba0      	ldr	r3, [pc, #640]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a9f      	ldr	r2, [pc, #636]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80045b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045b6:	6013      	str	r3, [r2, #0]
 80045b8:	4b9d      	ldr	r3, [pc, #628]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a9c      	ldr	r2, [pc, #624]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80045be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d013      	beq.n	80045f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045cc:	f7fd f994 	bl	80018f8 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d4:	f7fd f990 	bl	80018f8 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b64      	cmp	r3, #100	; 0x64
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e276      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045e6:	4b92      	ldr	r3, [pc, #584]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d0f0      	beq.n	80045d4 <HAL_RCC_OscConfig+0x2a8>
 80045f2:	e014      	b.n	800461e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fd f980 	bl	80018f8 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045fc:	f7fd f97c 	bl	80018f8 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b64      	cmp	r3, #100	; 0x64
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e262      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800460e:	4b88      	ldr	r3, [pc, #544]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1f0      	bne.n	80045fc <HAL_RCC_OscConfig+0x2d0>
 800461a:	e000      	b.n	800461e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800461c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d060      	beq.n	80046ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	2b04      	cmp	r3, #4
 800462e:	d005      	beq.n	800463c <HAL_RCC_OscConfig+0x310>
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2b0c      	cmp	r3, #12
 8004634:	d119      	bne.n	800466a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2b02      	cmp	r3, #2
 800463a:	d116      	bne.n	800466a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800463c:	4b7c      	ldr	r3, [pc, #496]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_OscConfig+0x328>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d101      	bne.n	8004654 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e23f      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004654:	4b76      	ldr	r3, [pc, #472]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	061b      	lsls	r3, r3, #24
 8004662:	4973      	ldr	r1, [pc, #460]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004664:	4313      	orrs	r3, r2
 8004666:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004668:	e040      	b.n	80046ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d023      	beq.n	80046ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004672:	4b6f      	ldr	r3, [pc, #444]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a6e      	ldr	r2, [pc, #440]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800467c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467e:	f7fd f93b 	bl	80018f8 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004684:	e008      	b.n	8004698 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004686:	f7fd f937 	bl	80018f8 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b02      	cmp	r3, #2
 8004692:	d901      	bls.n	8004698 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e21d      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004698:	4b65      	ldr	r3, [pc, #404]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0f0      	beq.n	8004686 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a4:	4b62      	ldr	r3, [pc, #392]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	061b      	lsls	r3, r3, #24
 80046b2:	495f      	ldr	r1, [pc, #380]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	604b      	str	r3, [r1, #4]
 80046b8:	e018      	b.n	80046ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046ba:	4b5d      	ldr	r3, [pc, #372]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a5c      	ldr	r2, [pc, #368]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80046c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c6:	f7fd f917 	bl	80018f8 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ce:	f7fd f913 	bl	80018f8 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e1f9      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046e0:	4b53      	ldr	r3, [pc, #332]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1f0      	bne.n	80046ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0308 	and.w	r3, r3, #8
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d03c      	beq.n	8004772 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01c      	beq.n	800473a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004700:	4b4b      	ldr	r3, [pc, #300]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004706:	4a4a      	ldr	r2, [pc, #296]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004710:	f7fd f8f2 	bl	80018f8 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004718:	f7fd f8ee 	bl	80018f8 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e1d4      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800472a:	4b41      	ldr	r3, [pc, #260]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 800472c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0ef      	beq.n	8004718 <HAL_RCC_OscConfig+0x3ec>
 8004738:	e01b      	b.n	8004772 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800473a:	4b3d      	ldr	r3, [pc, #244]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 800473c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004740:	4a3b      	ldr	r2, [pc, #236]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004742:	f023 0301 	bic.w	r3, r3, #1
 8004746:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474a:	f7fd f8d5 	bl	80018f8 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004750:	e008      	b.n	8004764 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004752:	f7fd f8d1 	bl	80018f8 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e1b7      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004764:	4b32      	ldr	r3, [pc, #200]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004766:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1ef      	bne.n	8004752 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	2b00      	cmp	r3, #0
 800477c:	f000 80a6 	beq.w	80048cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004780:	2300      	movs	r3, #0
 8004782:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004784:	4b2a      	ldr	r3, [pc, #168]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10d      	bne.n	80047ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004790:	4b27      	ldr	r3, [pc, #156]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004794:	4a26      	ldr	r2, [pc, #152]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800479a:	6593      	str	r3, [r2, #88]	; 0x58
 800479c:	4b24      	ldr	r3, [pc, #144]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 800479e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047a8:	2301      	movs	r3, #1
 80047aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ac:	4b21      	ldr	r3, [pc, #132]	; (8004834 <HAL_RCC_OscConfig+0x508>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d118      	bne.n	80047ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047b8:	4b1e      	ldr	r3, [pc, #120]	; (8004834 <HAL_RCC_OscConfig+0x508>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a1d      	ldr	r2, [pc, #116]	; (8004834 <HAL_RCC_OscConfig+0x508>)
 80047be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047c4:	f7fd f898 	bl	80018f8 <HAL_GetTick>
 80047c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047cc:	f7fd f894 	bl	80018f8 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e17a      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047de:	4b15      	ldr	r3, [pc, #84]	; (8004834 <HAL_RCC_OscConfig+0x508>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0f0      	beq.n	80047cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d108      	bne.n	8004804 <HAL_RCC_OscConfig+0x4d8>
 80047f2:	4b0f      	ldr	r3, [pc, #60]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80047f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047f8:	4a0d      	ldr	r2, [pc, #52]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 80047fa:	f043 0301 	orr.w	r3, r3, #1
 80047fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004802:	e029      	b.n	8004858 <HAL_RCC_OscConfig+0x52c>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	2b05      	cmp	r3, #5
 800480a:	d115      	bne.n	8004838 <HAL_RCC_OscConfig+0x50c>
 800480c:	4b08      	ldr	r3, [pc, #32]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 800480e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004812:	4a07      	ldr	r2, [pc, #28]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004814:	f043 0304 	orr.w	r3, r3, #4
 8004818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800481c:	4b04      	ldr	r3, [pc, #16]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 800481e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004822:	4a03      	ldr	r2, [pc, #12]	; (8004830 <HAL_RCC_OscConfig+0x504>)
 8004824:	f043 0301 	orr.w	r3, r3, #1
 8004828:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800482c:	e014      	b.n	8004858 <HAL_RCC_OscConfig+0x52c>
 800482e:	bf00      	nop
 8004830:	40021000 	.word	0x40021000
 8004834:	40007000 	.word	0x40007000
 8004838:	4b9c      	ldr	r3, [pc, #624]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 800483a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800483e:	4a9b      	ldr	r2, [pc, #620]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004840:	f023 0301 	bic.w	r3, r3, #1
 8004844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004848:	4b98      	ldr	r3, [pc, #608]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 800484a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800484e:	4a97      	ldr	r2, [pc, #604]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004850:	f023 0304 	bic.w	r3, r3, #4
 8004854:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d016      	beq.n	800488e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004860:	f7fd f84a 	bl	80018f8 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004866:	e00a      	b.n	800487e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004868:	f7fd f846 	bl	80018f8 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	f241 3288 	movw	r2, #5000	; 0x1388
 8004876:	4293      	cmp	r3, r2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e12a      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800487e:	4b8b      	ldr	r3, [pc, #556]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0ed      	beq.n	8004868 <HAL_RCC_OscConfig+0x53c>
 800488c:	e015      	b.n	80048ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800488e:	f7fd f833 	bl	80018f8 <HAL_GetTick>
 8004892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004894:	e00a      	b.n	80048ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004896:	f7fd f82f 	bl	80018f8 <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d901      	bls.n	80048ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e113      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80048ac:	4b7f      	ldr	r3, [pc, #508]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80048ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1ed      	bne.n	8004896 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048ba:	7ffb      	ldrb	r3, [r7, #31]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d105      	bne.n	80048cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c0:	4b7a      	ldr	r3, [pc, #488]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80048c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c4:	4a79      	ldr	r2, [pc, #484]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80048c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	f000 80fe 	beq.w	8004ad2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048da:	2b02      	cmp	r3, #2
 80048dc:	f040 80d0 	bne.w	8004a80 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80048e0:	4b72      	ldr	r3, [pc, #456]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	f003 0203 	and.w	r2, r3, #3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d130      	bne.n	8004956 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fe:	3b01      	subs	r3, #1
 8004900:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004902:	429a      	cmp	r2, r3
 8004904:	d127      	bne.n	8004956 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004910:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004912:	429a      	cmp	r2, r3
 8004914:	d11f      	bne.n	8004956 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004920:	2a07      	cmp	r2, #7
 8004922:	bf14      	ite	ne
 8004924:	2201      	movne	r2, #1
 8004926:	2200      	moveq	r2, #0
 8004928:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800492a:	4293      	cmp	r3, r2
 800492c:	d113      	bne.n	8004956 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004938:	085b      	lsrs	r3, r3, #1
 800493a:	3b01      	subs	r3, #1
 800493c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800493e:	429a      	cmp	r2, r3
 8004940:	d109      	bne.n	8004956 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494c:	085b      	lsrs	r3, r3, #1
 800494e:	3b01      	subs	r3, #1
 8004950:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004952:	429a      	cmp	r2, r3
 8004954:	d06e      	beq.n	8004a34 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	2b0c      	cmp	r3, #12
 800495a:	d069      	beq.n	8004a30 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800495c:	4b53      	ldr	r3, [pc, #332]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d105      	bne.n	8004974 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004968:	4b50      	ldr	r3, [pc, #320]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e0ad      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004978:	4b4c      	ldr	r3, [pc, #304]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a4b      	ldr	r2, [pc, #300]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 800497e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004982:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004984:	f7fc ffb8 	bl	80018f8 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800498c:	f7fc ffb4 	bl	80018f8 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e09a      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800499e:	4b43      	ldr	r3, [pc, #268]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1f0      	bne.n	800498c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049aa:	4b40      	ldr	r3, [pc, #256]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	4b40      	ldr	r3, [pc, #256]	; (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80049ba:	3a01      	subs	r2, #1
 80049bc:	0112      	lsls	r2, r2, #4
 80049be:	4311      	orrs	r1, r2
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049c4:	0212      	lsls	r2, r2, #8
 80049c6:	4311      	orrs	r1, r2
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80049cc:	0852      	lsrs	r2, r2, #1
 80049ce:	3a01      	subs	r2, #1
 80049d0:	0552      	lsls	r2, r2, #21
 80049d2:	4311      	orrs	r1, r2
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80049d8:	0852      	lsrs	r2, r2, #1
 80049da:	3a01      	subs	r2, #1
 80049dc:	0652      	lsls	r2, r2, #25
 80049de:	4311      	orrs	r1, r2
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80049e4:	0912      	lsrs	r2, r2, #4
 80049e6:	0452      	lsls	r2, r2, #17
 80049e8:	430a      	orrs	r2, r1
 80049ea:	4930      	ldr	r1, [pc, #192]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80049f0:	4b2e      	ldr	r3, [pc, #184]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a2d      	ldr	r2, [pc, #180]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80049f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049fc:	4b2b      	ldr	r3, [pc, #172]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	4a2a      	ldr	r2, [pc, #168]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a06:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a08:	f7fc ff76 	bl	80018f8 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a10:	f7fc ff72 	bl	80018f8 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e058      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a22:	4b22      	ldr	r3, [pc, #136]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0f0      	beq.n	8004a10 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a2e:	e050      	b.n	8004ad2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e04f      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a34:	4b1d      	ldr	r3, [pc, #116]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d148      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004a40:	4b1a      	ldr	r3, [pc, #104]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a19      	ldr	r2, [pc, #100]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a4c:	4b17      	ldr	r3, [pc, #92]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	4a16      	ldr	r2, [pc, #88]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004a58:	f7fc ff4e 	bl	80018f8 <HAL_GetTick>
 8004a5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a60:	f7fc ff4a 	bl	80018f8 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e030      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a72:	4b0e      	ldr	r3, [pc, #56]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0f0      	beq.n	8004a60 <HAL_RCC_OscConfig+0x734>
 8004a7e:	e028      	b.n	8004ad2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	2b0c      	cmp	r3, #12
 8004a84:	d023      	beq.n	8004ace <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a86:	4b09      	ldr	r3, [pc, #36]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a08      	ldr	r2, [pc, #32]	; (8004aac <HAL_RCC_OscConfig+0x780>)
 8004a8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a92:	f7fc ff31 	bl	80018f8 <HAL_GetTick>
 8004a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a98:	e00c      	b.n	8004ab4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a9a:	f7fc ff2d 	bl	80018f8 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d905      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e013      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
 8004aac:	40021000 	.word	0x40021000
 8004ab0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ab4:	4b09      	ldr	r3, [pc, #36]	; (8004adc <HAL_RCC_OscConfig+0x7b0>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1ec      	bne.n	8004a9a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004ac0:	4b06      	ldr	r3, [pc, #24]	; (8004adc <HAL_RCC_OscConfig+0x7b0>)
 8004ac2:	68da      	ldr	r2, [r3, #12]
 8004ac4:	4905      	ldr	r1, [pc, #20]	; (8004adc <HAL_RCC_OscConfig+0x7b0>)
 8004ac6:	4b06      	ldr	r3, [pc, #24]	; (8004ae0 <HAL_RCC_OscConfig+0x7b4>)
 8004ac8:	4013      	ands	r3, r2
 8004aca:	60cb      	str	r3, [r1, #12]
 8004acc:	e001      	b.n	8004ad2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e000      	b.n	8004ad4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3720      	adds	r7, #32
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	feeefffc 	.word	0xfeeefffc

08004ae4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e0e7      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004af8:	4b75      	ldr	r3, [pc, #468]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0307 	and.w	r3, r3, #7
 8004b00:	683a      	ldr	r2, [r7, #0]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d910      	bls.n	8004b28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b06:	4b72      	ldr	r3, [pc, #456]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f023 0207 	bic.w	r2, r3, #7
 8004b0e:	4970      	ldr	r1, [pc, #448]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b16:	4b6e      	ldr	r3, [pc, #440]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0307 	and.w	r3, r3, #7
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d001      	beq.n	8004b28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e0cf      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d010      	beq.n	8004b56 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	4b66      	ldr	r3, [pc, #408]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d908      	bls.n	8004b56 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b44:	4b63      	ldr	r3, [pc, #396]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	4960      	ldr	r1, [pc, #384]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d04c      	beq.n	8004bfc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	2b03      	cmp	r3, #3
 8004b68:	d107      	bne.n	8004b7a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b6a:	4b5a      	ldr	r3, [pc, #360]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d121      	bne.n	8004bba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e0a6      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d107      	bne.n	8004b92 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b82:	4b54      	ldr	r3, [pc, #336]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d115      	bne.n	8004bba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e09a      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d107      	bne.n	8004baa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b9a:	4b4e      	ldr	r3, [pc, #312]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d109      	bne.n	8004bba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e08e      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004baa:	4b4a      	ldr	r3, [pc, #296]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e086      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004bba:	4b46      	ldr	r3, [pc, #280]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f023 0203 	bic.w	r2, r3, #3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	4943      	ldr	r1, [pc, #268]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bcc:	f7fc fe94 	bl	80018f8 <HAL_GetTick>
 8004bd0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bd2:	e00a      	b.n	8004bea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bd4:	f7fc fe90 	bl	80018f8 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e06e      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bea:	4b3a      	ldr	r3, [pc, #232]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 020c 	and.w	r2, r3, #12
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d1eb      	bne.n	8004bd4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d010      	beq.n	8004c2a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	4b31      	ldr	r3, [pc, #196]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d208      	bcs.n	8004c2a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c18:	4b2e      	ldr	r3, [pc, #184]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	492b      	ldr	r1, [pc, #172]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c2a:	4b29      	ldr	r3, [pc, #164]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0307 	and.w	r3, r3, #7
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d210      	bcs.n	8004c5a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c38:	4b25      	ldr	r3, [pc, #148]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f023 0207 	bic.w	r2, r3, #7
 8004c40:	4923      	ldr	r1, [pc, #140]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c48:	4b21      	ldr	r3, [pc, #132]	; (8004cd0 <HAL_RCC_ClockConfig+0x1ec>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0307 	and.w	r3, r3, #7
 8004c50:	683a      	ldr	r2, [r7, #0]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d001      	beq.n	8004c5a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e036      	b.n	8004cc8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0304 	and.w	r3, r3, #4
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d008      	beq.n	8004c78 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c66:	4b1b      	ldr	r3, [pc, #108]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	4918      	ldr	r1, [pc, #96]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0308 	and.w	r3, r3, #8
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d009      	beq.n	8004c98 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c84:	4b13      	ldr	r3, [pc, #76]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	4910      	ldr	r1, [pc, #64]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c98:	f000 f824 	bl	8004ce4 <HAL_RCC_GetSysClockFreq>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	4b0d      	ldr	r3, [pc, #52]	; (8004cd4 <HAL_RCC_ClockConfig+0x1f0>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	091b      	lsrs	r3, r3, #4
 8004ca4:	f003 030f 	and.w	r3, r3, #15
 8004ca8:	490b      	ldr	r1, [pc, #44]	; (8004cd8 <HAL_RCC_ClockConfig+0x1f4>)
 8004caa:	5ccb      	ldrb	r3, [r1, r3]
 8004cac:	f003 031f 	and.w	r3, r3, #31
 8004cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb4:	4a09      	ldr	r2, [pc, #36]	; (8004cdc <HAL_RCC_ClockConfig+0x1f8>)
 8004cb6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004cb8:	4b09      	ldr	r3, [pc, #36]	; (8004ce0 <HAL_RCC_ClockConfig+0x1fc>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fc fdcb 	bl	8001858 <HAL_InitTick>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	72fb      	strb	r3, [r7, #11]

  return status;
 8004cc6:	7afb      	ldrb	r3, [r7, #11]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40022000 	.word	0x40022000
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	0800a33c 	.word	0x0800a33c
 8004cdc:	20000000 	.word	0x20000000
 8004ce0:	20000004 	.word	0x20000004

08004ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b089      	sub	sp, #36	; 0x24
 8004ce8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	61fb      	str	r3, [r7, #28]
 8004cee:	2300      	movs	r3, #0
 8004cf0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cf2:	4b3e      	ldr	r3, [pc, #248]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f003 030c 	and.w	r3, r3, #12
 8004cfa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cfc:	4b3b      	ldr	r3, [pc, #236]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	f003 0303 	and.w	r3, r3, #3
 8004d04:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d005      	beq.n	8004d18 <HAL_RCC_GetSysClockFreq+0x34>
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	2b0c      	cmp	r3, #12
 8004d10:	d121      	bne.n	8004d56 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d11e      	bne.n	8004d56 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d18:	4b34      	ldr	r3, [pc, #208]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d107      	bne.n	8004d34 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d24:	4b31      	ldr	r3, [pc, #196]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d2a:	0a1b      	lsrs	r3, r3, #8
 8004d2c:	f003 030f 	and.w	r3, r3, #15
 8004d30:	61fb      	str	r3, [r7, #28]
 8004d32:	e005      	b.n	8004d40 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d34:	4b2d      	ldr	r3, [pc, #180]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	091b      	lsrs	r3, r3, #4
 8004d3a:	f003 030f 	and.w	r3, r3, #15
 8004d3e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004d40:	4a2b      	ldr	r2, [pc, #172]	; (8004df0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d48:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10d      	bne.n	8004d6c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d54:	e00a      	b.n	8004d6c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d102      	bne.n	8004d62 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d5c:	4b25      	ldr	r3, [pc, #148]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d5e:	61bb      	str	r3, [r7, #24]
 8004d60:	e004      	b.n	8004d6c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	2b08      	cmp	r3, #8
 8004d66:	d101      	bne.n	8004d6c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d68:	4b23      	ldr	r3, [pc, #140]	; (8004df8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d6a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	2b0c      	cmp	r3, #12
 8004d70:	d134      	bne.n	8004ddc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d72:	4b1e      	ldr	r3, [pc, #120]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	f003 0303 	and.w	r3, r3, #3
 8004d7a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d003      	beq.n	8004d8a <HAL_RCC_GetSysClockFreq+0xa6>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b03      	cmp	r3, #3
 8004d86:	d003      	beq.n	8004d90 <HAL_RCC_GetSysClockFreq+0xac>
 8004d88:	e005      	b.n	8004d96 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004d8a:	4b1a      	ldr	r3, [pc, #104]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d8c:	617b      	str	r3, [r7, #20]
      break;
 8004d8e:	e005      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004d90:	4b19      	ldr	r3, [pc, #100]	; (8004df8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d92:	617b      	str	r3, [r7, #20]
      break;
 8004d94:	e002      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	617b      	str	r3, [r7, #20]
      break;
 8004d9a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d9c:	4b13      	ldr	r3, [pc, #76]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	091b      	lsrs	r3, r3, #4
 8004da2:	f003 0307 	and.w	r3, r3, #7
 8004da6:	3301      	adds	r3, #1
 8004da8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004daa:	4b10      	ldr	r3, [pc, #64]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	0a1b      	lsrs	r3, r3, #8
 8004db0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004db4:	697a      	ldr	r2, [r7, #20]
 8004db6:	fb03 f202 	mul.w	r2, r3, r2
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004dc2:	4b0a      	ldr	r3, [pc, #40]	; (8004dec <HAL_RCC_GetSysClockFreq+0x108>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	0e5b      	lsrs	r3, r3, #25
 8004dc8:	f003 0303 	and.w	r3, r3, #3
 8004dcc:	3301      	adds	r3, #1
 8004dce:	005b      	lsls	r3, r3, #1
 8004dd0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dda:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ddc:	69bb      	ldr	r3, [r7, #24]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3724      	adds	r7, #36	; 0x24
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	40021000 	.word	0x40021000
 8004df0:	0800a354 	.word	0x0800a354
 8004df4:	00f42400 	.word	0x00f42400
 8004df8:	007a1200 	.word	0x007a1200

08004dfc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e00:	4b03      	ldr	r3, [pc, #12]	; (8004e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e02:	681b      	ldr	r3, [r3, #0]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	20000000 	.word	0x20000000

08004e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e18:	f7ff fff0 	bl	8004dfc <HAL_RCC_GetHCLKFreq>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	4b06      	ldr	r3, [pc, #24]	; (8004e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	0a1b      	lsrs	r3, r3, #8
 8004e24:	f003 0307 	and.w	r3, r3, #7
 8004e28:	4904      	ldr	r1, [pc, #16]	; (8004e3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e2a:	5ccb      	ldrb	r3, [r1, r3]
 8004e2c:	f003 031f 	and.w	r3, r3, #31
 8004e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	0800a34c 	.word	0x0800a34c

08004e40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e44:	f7ff ffda 	bl	8004dfc <HAL_RCC_GetHCLKFreq>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	4b06      	ldr	r3, [pc, #24]	; (8004e64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	0adb      	lsrs	r3, r3, #11
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	4904      	ldr	r1, [pc, #16]	; (8004e68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e56:	5ccb      	ldrb	r3, [r1, r3]
 8004e58:	f003 031f 	and.w	r3, r3, #31
 8004e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	40021000 	.word	0x40021000
 8004e68:	0800a34c 	.word	0x0800a34c

08004e6c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b086      	sub	sp, #24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e74:	2300      	movs	r3, #0
 8004e76:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004e78:	4b2a      	ldr	r3, [pc, #168]	; (8004f24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d003      	beq.n	8004e8c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e84:	f7ff f922 	bl	80040cc <HAL_PWREx_GetVoltageRange>
 8004e88:	6178      	str	r0, [r7, #20]
 8004e8a:	e014      	b.n	8004eb6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e8c:	4b25      	ldr	r3, [pc, #148]	; (8004f24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e90:	4a24      	ldr	r2, [pc, #144]	; (8004f24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e96:	6593      	str	r3, [r2, #88]	; 0x58
 8004e98:	4b22      	ldr	r3, [pc, #136]	; (8004f24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea0:	60fb      	str	r3, [r7, #12]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ea4:	f7ff f912 	bl	80040cc <HAL_PWREx_GetVoltageRange>
 8004ea8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004eaa:	4b1e      	ldr	r3, [pc, #120]	; (8004f24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eae:	4a1d      	ldr	r2, [pc, #116]	; (8004f24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004eb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eb4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ebc:	d10b      	bne.n	8004ed6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b80      	cmp	r3, #128	; 0x80
 8004ec2:	d919      	bls.n	8004ef8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2ba0      	cmp	r3, #160	; 0xa0
 8004ec8:	d902      	bls.n	8004ed0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004eca:	2302      	movs	r3, #2
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	e013      	b.n	8004ef8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	613b      	str	r3, [r7, #16]
 8004ed4:	e010      	b.n	8004ef8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2b80      	cmp	r3, #128	; 0x80
 8004eda:	d902      	bls.n	8004ee2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004edc:	2303      	movs	r3, #3
 8004ede:	613b      	str	r3, [r7, #16]
 8004ee0:	e00a      	b.n	8004ef8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b80      	cmp	r3, #128	; 0x80
 8004ee6:	d102      	bne.n	8004eee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ee8:	2302      	movs	r3, #2
 8004eea:	613b      	str	r3, [r7, #16]
 8004eec:	e004      	b.n	8004ef8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b70      	cmp	r3, #112	; 0x70
 8004ef2:	d101      	bne.n	8004ef8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004ef8:	4b0b      	ldr	r3, [pc, #44]	; (8004f28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f023 0207 	bic.w	r2, r3, #7
 8004f00:	4909      	ldr	r1, [pc, #36]	; (8004f28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f08:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0307 	and.w	r3, r3, #7
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d001      	beq.n	8004f1a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e000      	b.n	8004f1c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3718      	adds	r7, #24
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	40021000 	.word	0x40021000
 8004f28:	40022000 	.word	0x40022000

08004f2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f34:	2300      	movs	r3, #0
 8004f36:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f38:	2300      	movs	r3, #0
 8004f3a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d041      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f4c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f50:	d02a      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004f52:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f56:	d824      	bhi.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f58:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f5c:	d008      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004f5e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f62:	d81e      	bhi.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00a      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004f68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f6c:	d010      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004f6e:	e018      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f70:	4b86      	ldr	r3, [pc, #536]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	4a85      	ldr	r2, [pc, #532]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f7a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f7c:	e015      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	3304      	adds	r3, #4
 8004f82:	2100      	movs	r1, #0
 8004f84:	4618      	mov	r0, r3
 8004f86:	f000 facb 	bl	8005520 <RCCEx_PLLSAI1_Config>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f8e:	e00c      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	3320      	adds	r3, #32
 8004f94:	2100      	movs	r1, #0
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 fbb6 	bl	8005708 <RCCEx_PLLSAI2_Config>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fa0:	e003      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	74fb      	strb	r3, [r7, #19]
      break;
 8004fa6:	e000      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004fa8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004faa:	7cfb      	ldrb	r3, [r7, #19]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d10b      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fb0:	4b76      	ldr	r3, [pc, #472]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fbe:	4973      	ldr	r1, [pc, #460]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004fc6:	e001      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fc8:	7cfb      	ldrb	r3, [r7, #19]
 8004fca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d041      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fdc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004fe0:	d02a      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004fe2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004fe6:	d824      	bhi.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004fe8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004fec:	d008      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004fee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ff2:	d81e      	bhi.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00a      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004ff8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ffc:	d010      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ffe:	e018      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005000:	4b62      	ldr	r3, [pc, #392]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	4a61      	ldr	r2, [pc, #388]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005006:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800500a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800500c:	e015      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	3304      	adds	r3, #4
 8005012:	2100      	movs	r1, #0
 8005014:	4618      	mov	r0, r3
 8005016:	f000 fa83 	bl	8005520 <RCCEx_PLLSAI1_Config>
 800501a:	4603      	mov	r3, r0
 800501c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800501e:	e00c      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3320      	adds	r3, #32
 8005024:	2100      	movs	r1, #0
 8005026:	4618      	mov	r0, r3
 8005028:	f000 fb6e 	bl	8005708 <RCCEx_PLLSAI2_Config>
 800502c:	4603      	mov	r3, r0
 800502e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005030:	e003      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	74fb      	strb	r3, [r7, #19]
      break;
 8005036:	e000      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005038:	bf00      	nop
    }

    if(ret == HAL_OK)
 800503a:	7cfb      	ldrb	r3, [r7, #19]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005040:	4b52      	ldr	r3, [pc, #328]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005046:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800504e:	494f      	ldr	r1, [pc, #316]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005050:	4313      	orrs	r3, r2
 8005052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005056:	e001      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005058:	7cfb      	ldrb	r3, [r7, #19]
 800505a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005064:	2b00      	cmp	r3, #0
 8005066:	f000 80a0 	beq.w	80051aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800506a:	2300      	movs	r3, #0
 800506c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800506e:	4b47      	ldr	r3, [pc, #284]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800507e:	2300      	movs	r3, #0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00d      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005084:	4b41      	ldr	r3, [pc, #260]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005088:	4a40      	ldr	r2, [pc, #256]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800508a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800508e:	6593      	str	r3, [r2, #88]	; 0x58
 8005090:	4b3e      	ldr	r3, [pc, #248]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005098:	60bb      	str	r3, [r7, #8]
 800509a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800509c:	2301      	movs	r3, #1
 800509e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050a0:	4b3b      	ldr	r3, [pc, #236]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a3a      	ldr	r2, [pc, #232]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80050a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050ac:	f7fc fc24 	bl	80018f8 <HAL_GetTick>
 80050b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050b2:	e009      	b.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050b4:	f7fc fc20 	bl	80018f8 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d902      	bls.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	74fb      	strb	r3, [r7, #19]
        break;
 80050c6:	e005      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050c8:	4b31      	ldr	r3, [pc, #196]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0ef      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80050d4:	7cfb      	ldrb	r3, [r7, #19]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d15c      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80050da:	4b2c      	ldr	r3, [pc, #176]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d01f      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d019      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80050f8:	4b24      	ldr	r3, [pc, #144]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005102:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005104:	4b21      	ldr	r3, [pc, #132]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510a:	4a20      	ldr	r2, [pc, #128]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800510c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005110:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005114:	4b1d      	ldr	r3, [pc, #116]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800511a:	4a1c      	ldr	r2, [pc, #112]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800511c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005120:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005124:	4a19      	ldr	r2, [pc, #100]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d016      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005136:	f7fc fbdf 	bl	80018f8 <HAL_GetTick>
 800513a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800513c:	e00b      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800513e:	f7fc fbdb 	bl	80018f8 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	f241 3288 	movw	r2, #5000	; 0x1388
 800514c:	4293      	cmp	r3, r2
 800514e:	d902      	bls.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	74fb      	strb	r3, [r7, #19]
            break;
 8005154:	e006      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005156:	4b0d      	ldr	r3, [pc, #52]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0ec      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005164:	7cfb      	ldrb	r3, [r7, #19]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d10c      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800516a:	4b08      	ldr	r3, [pc, #32]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800516c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005170:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800517a:	4904      	ldr	r1, [pc, #16]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005182:	e009      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005184:	7cfb      	ldrb	r3, [r7, #19]
 8005186:	74bb      	strb	r3, [r7, #18]
 8005188:	e006      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800518a:	bf00      	nop
 800518c:	40021000 	.word	0x40021000
 8005190:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005194:	7cfb      	ldrb	r3, [r7, #19]
 8005196:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005198:	7c7b      	ldrb	r3, [r7, #17]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d105      	bne.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800519e:	4b9e      	ldr	r3, [pc, #632]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051a2:	4a9d      	ldr	r2, [pc, #628]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0301 	and.w	r3, r3, #1
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00a      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051b6:	4b98      	ldr	r3, [pc, #608]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051bc:	f023 0203 	bic.w	r2, r3, #3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c4:	4994      	ldr	r1, [pc, #592]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00a      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051d8:	4b8f      	ldr	r3, [pc, #572]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051de:	f023 020c 	bic.w	r2, r3, #12
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e6:	498c      	ldr	r1, [pc, #560]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0304 	and.w	r3, r3, #4
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051fa:	4b87      	ldr	r3, [pc, #540]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005200:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005208:	4983      	ldr	r1, [pc, #524]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0308 	and.w	r3, r3, #8
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800521c:	4b7e      	ldr	r3, [pc, #504]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800521e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005222:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522a:	497b      	ldr	r1, [pc, #492]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0310 	and.w	r3, r3, #16
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800523e:	4b76      	ldr	r3, [pc, #472]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005244:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800524c:	4972      	ldr	r1, [pc, #456]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0320 	and.w	r3, r3, #32
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005260:	4b6d      	ldr	r3, [pc, #436]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005266:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526e:	496a      	ldr	r1, [pc, #424]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005282:	4b65      	ldr	r3, [pc, #404]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005288:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005290:	4961      	ldr	r1, [pc, #388]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052a4:	4b5c      	ldr	r3, [pc, #368]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052b2:	4959      	ldr	r1, [pc, #356]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052c6:	4b54      	ldr	r3, [pc, #336]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052d4:	4950      	ldr	r1, [pc, #320]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052e8:	4b4b      	ldr	r3, [pc, #300]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	4948      	ldr	r1, [pc, #288]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800530a:	4b43      	ldr	r3, [pc, #268]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005310:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005318:	493f      	ldr	r1, [pc, #252]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d028      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800532c:	4b3a      	ldr	r3, [pc, #232]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800532e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005332:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800533a:	4937      	ldr	r1, [pc, #220]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005346:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800534a:	d106      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800534c:	4b32      	ldr	r3, [pc, #200]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	4a31      	ldr	r2, [pc, #196]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005352:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005356:	60d3      	str	r3, [r2, #12]
 8005358:	e011      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800535e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005362:	d10c      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3304      	adds	r3, #4
 8005368:	2101      	movs	r1, #1
 800536a:	4618      	mov	r0, r3
 800536c:	f000 f8d8 	bl	8005520 <RCCEx_PLLSAI1_Config>
 8005370:	4603      	mov	r3, r0
 8005372:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005374:	7cfb      	ldrb	r3, [r7, #19]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800537a:	7cfb      	ldrb	r3, [r7, #19]
 800537c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d028      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800538a:	4b23      	ldr	r3, [pc, #140]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005390:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005398:	491f      	ldr	r1, [pc, #124]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053a8:	d106      	bne.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053aa:	4b1b      	ldr	r3, [pc, #108]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	4a1a      	ldr	r2, [pc, #104]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053b4:	60d3      	str	r3, [r2, #12]
 80053b6:	e011      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053c0:	d10c      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3304      	adds	r3, #4
 80053c6:	2101      	movs	r1, #1
 80053c8:	4618      	mov	r0, r3
 80053ca:	f000 f8a9 	bl	8005520 <RCCEx_PLLSAI1_Config>
 80053ce:	4603      	mov	r3, r0
 80053d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053d2:	7cfb      	ldrb	r3, [r7, #19]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80053d8:	7cfb      	ldrb	r3, [r7, #19]
 80053da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d02b      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053e8:	4b0b      	ldr	r3, [pc, #44]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053f6:	4908      	ldr	r1, [pc, #32]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005402:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005406:	d109      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005408:	4b03      	ldr	r3, [pc, #12]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	4a02      	ldr	r2, [pc, #8]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800540e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005412:	60d3      	str	r3, [r2, #12]
 8005414:	e014      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005416:	bf00      	nop
 8005418:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005420:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005424:	d10c      	bne.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	3304      	adds	r3, #4
 800542a:	2101      	movs	r1, #1
 800542c:	4618      	mov	r0, r3
 800542e:	f000 f877 	bl	8005520 <RCCEx_PLLSAI1_Config>
 8005432:	4603      	mov	r3, r0
 8005434:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005436:	7cfb      	ldrb	r3, [r7, #19]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d001      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800543c:	7cfb      	ldrb	r3, [r7, #19]
 800543e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d02f      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800544c:	4b2b      	ldr	r3, [pc, #172]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800544e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005452:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800545a:	4928      	ldr	r1, [pc, #160]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800545c:	4313      	orrs	r3, r2
 800545e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005466:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800546a:	d10d      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	3304      	adds	r3, #4
 8005470:	2102      	movs	r1, #2
 8005472:	4618      	mov	r0, r3
 8005474:	f000 f854 	bl	8005520 <RCCEx_PLLSAI1_Config>
 8005478:	4603      	mov	r3, r0
 800547a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800547c:	7cfb      	ldrb	r3, [r7, #19]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d014      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005482:	7cfb      	ldrb	r3, [r7, #19]
 8005484:	74bb      	strb	r3, [r7, #18]
 8005486:	e011      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800548c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005490:	d10c      	bne.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	3320      	adds	r3, #32
 8005496:	2102      	movs	r1, #2
 8005498:	4618      	mov	r0, r3
 800549a:	f000 f935 	bl	8005708 <RCCEx_PLLSAI2_Config>
 800549e:	4603      	mov	r3, r0
 80054a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054a2:	7cfb      	ldrb	r3, [r7, #19]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80054a8:	7cfb      	ldrb	r3, [r7, #19]
 80054aa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00a      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054b8:	4b10      	ldr	r3, [pc, #64]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054be:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054c6:	490d      	ldr	r1, [pc, #52]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00b      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054da:	4b08      	ldr	r3, [pc, #32]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054ea:	4904      	ldr	r1, [pc, #16]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80054f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3718      	adds	r7, #24
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	40021000 	.word	0x40021000

08005500 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005504:	4b05      	ldr	r3, [pc, #20]	; (800551c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a04      	ldr	r2, [pc, #16]	; (800551c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800550a:	f043 0304 	orr.w	r3, r3, #4
 800550e:	6013      	str	r3, [r2, #0]
}
 8005510:	bf00      	nop
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	40021000 	.word	0x40021000

08005520 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800552e:	4b75      	ldr	r3, [pc, #468]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d018      	beq.n	800556c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800553a:	4b72      	ldr	r3, [pc, #456]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f003 0203 	and.w	r2, r3, #3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	429a      	cmp	r2, r3
 8005548:	d10d      	bne.n	8005566 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
       ||
 800554e:	2b00      	cmp	r3, #0
 8005550:	d009      	beq.n	8005566 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005552:	4b6c      	ldr	r3, [pc, #432]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	091b      	lsrs	r3, r3, #4
 8005558:	f003 0307 	and.w	r3, r3, #7
 800555c:	1c5a      	adds	r2, r3, #1
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
       ||
 8005562:	429a      	cmp	r2, r3
 8005564:	d047      	beq.n	80055f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	73fb      	strb	r3, [r7, #15]
 800556a:	e044      	b.n	80055f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b03      	cmp	r3, #3
 8005572:	d018      	beq.n	80055a6 <RCCEx_PLLSAI1_Config+0x86>
 8005574:	2b03      	cmp	r3, #3
 8005576:	d825      	bhi.n	80055c4 <RCCEx_PLLSAI1_Config+0xa4>
 8005578:	2b01      	cmp	r3, #1
 800557a:	d002      	beq.n	8005582 <RCCEx_PLLSAI1_Config+0x62>
 800557c:	2b02      	cmp	r3, #2
 800557e:	d009      	beq.n	8005594 <RCCEx_PLLSAI1_Config+0x74>
 8005580:	e020      	b.n	80055c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005582:	4b60      	ldr	r3, [pc, #384]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d11d      	bne.n	80055ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005592:	e01a      	b.n	80055ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005594:	4b5b      	ldr	r3, [pc, #364]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800559c:	2b00      	cmp	r3, #0
 800559e:	d116      	bne.n	80055ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055a4:	e013      	b.n	80055ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055a6:	4b57      	ldr	r3, [pc, #348]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10f      	bne.n	80055d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055b2:	4b54      	ldr	r3, [pc, #336]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d109      	bne.n	80055d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055c2:	e006      	b.n	80055d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	73fb      	strb	r3, [r7, #15]
      break;
 80055c8:	e004      	b.n	80055d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055ca:	bf00      	nop
 80055cc:	e002      	b.n	80055d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055ce:	bf00      	nop
 80055d0:	e000      	b.n	80055d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10d      	bne.n	80055f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055da:	4b4a      	ldr	r3, [pc, #296]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6819      	ldr	r1, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	3b01      	subs	r3, #1
 80055ec:	011b      	lsls	r3, r3, #4
 80055ee:	430b      	orrs	r3, r1
 80055f0:	4944      	ldr	r1, [pc, #272]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d17d      	bne.n	80056f8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80055fc:	4b41      	ldr	r3, [pc, #260]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a40      	ldr	r2, [pc, #256]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005602:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005606:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005608:	f7fc f976 	bl	80018f8 <HAL_GetTick>
 800560c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800560e:	e009      	b.n	8005624 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005610:	f7fc f972 	bl	80018f8 <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d902      	bls.n	8005624 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	73fb      	strb	r3, [r7, #15]
        break;
 8005622:	e005      	b.n	8005630 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005624:	4b37      	ldr	r3, [pc, #220]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1ef      	bne.n	8005610 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005630:	7bfb      	ldrb	r3, [r7, #15]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d160      	bne.n	80056f8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d111      	bne.n	8005660 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800563c:	4b31      	ldr	r3, [pc, #196]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005644:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6892      	ldr	r2, [r2, #8]
 800564c:	0211      	lsls	r1, r2, #8
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	68d2      	ldr	r2, [r2, #12]
 8005652:	0912      	lsrs	r2, r2, #4
 8005654:	0452      	lsls	r2, r2, #17
 8005656:	430a      	orrs	r2, r1
 8005658:	492a      	ldr	r1, [pc, #168]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 800565a:	4313      	orrs	r3, r2
 800565c:	610b      	str	r3, [r1, #16]
 800565e:	e027      	b.n	80056b0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d112      	bne.n	800568c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005666:	4b27      	ldr	r3, [pc, #156]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800566e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	6892      	ldr	r2, [r2, #8]
 8005676:	0211      	lsls	r1, r2, #8
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6912      	ldr	r2, [r2, #16]
 800567c:	0852      	lsrs	r2, r2, #1
 800567e:	3a01      	subs	r2, #1
 8005680:	0552      	lsls	r2, r2, #21
 8005682:	430a      	orrs	r2, r1
 8005684:	491f      	ldr	r1, [pc, #124]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005686:	4313      	orrs	r3, r2
 8005688:	610b      	str	r3, [r1, #16]
 800568a:	e011      	b.n	80056b0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800568c:	4b1d      	ldr	r3, [pc, #116]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005694:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	6892      	ldr	r2, [r2, #8]
 800569c:	0211      	lsls	r1, r2, #8
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	6952      	ldr	r2, [r2, #20]
 80056a2:	0852      	lsrs	r2, r2, #1
 80056a4:	3a01      	subs	r2, #1
 80056a6:	0652      	lsls	r2, r2, #25
 80056a8:	430a      	orrs	r2, r1
 80056aa:	4916      	ldr	r1, [pc, #88]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80056b0:	4b14      	ldr	r3, [pc, #80]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a13      	ldr	r2, [pc, #76]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80056ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056bc:	f7fc f91c 	bl	80018f8 <HAL_GetTick>
 80056c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056c2:	e009      	b.n	80056d8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056c4:	f7fc f918 	bl	80018f8 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d902      	bls.n	80056d8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	73fb      	strb	r3, [r7, #15]
          break;
 80056d6:	e005      	b.n	80056e4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056d8:	4b0a      	ldr	r3, [pc, #40]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0ef      	beq.n	80056c4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80056e4:	7bfb      	ldrb	r3, [r7, #15]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d106      	bne.n	80056f8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80056ea:	4b06      	ldr	r3, [pc, #24]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ec:	691a      	ldr	r2, [r3, #16]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	4904      	ldr	r1, [pc, #16]	; (8005704 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	40021000 	.word	0x40021000

08005708 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b084      	sub	sp, #16
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005712:	2300      	movs	r3, #0
 8005714:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005716:	4b6a      	ldr	r3, [pc, #424]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d018      	beq.n	8005754 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005722:	4b67      	ldr	r3, [pc, #412]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f003 0203 	and.w	r2, r3, #3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	429a      	cmp	r2, r3
 8005730:	d10d      	bne.n	800574e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
       ||
 8005736:	2b00      	cmp	r3, #0
 8005738:	d009      	beq.n	800574e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800573a:	4b61      	ldr	r3, [pc, #388]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	091b      	lsrs	r3, r3, #4
 8005740:	f003 0307 	and.w	r3, r3, #7
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
       ||
 800574a:	429a      	cmp	r2, r3
 800574c:	d047      	beq.n	80057de <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	73fb      	strb	r3, [r7, #15]
 8005752:	e044      	b.n	80057de <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2b03      	cmp	r3, #3
 800575a:	d018      	beq.n	800578e <RCCEx_PLLSAI2_Config+0x86>
 800575c:	2b03      	cmp	r3, #3
 800575e:	d825      	bhi.n	80057ac <RCCEx_PLLSAI2_Config+0xa4>
 8005760:	2b01      	cmp	r3, #1
 8005762:	d002      	beq.n	800576a <RCCEx_PLLSAI2_Config+0x62>
 8005764:	2b02      	cmp	r3, #2
 8005766:	d009      	beq.n	800577c <RCCEx_PLLSAI2_Config+0x74>
 8005768:	e020      	b.n	80057ac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800576a:	4b55      	ldr	r3, [pc, #340]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d11d      	bne.n	80057b2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800577a:	e01a      	b.n	80057b2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800577c:	4b50      	ldr	r3, [pc, #320]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005784:	2b00      	cmp	r3, #0
 8005786:	d116      	bne.n	80057b6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800578c:	e013      	b.n	80057b6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800578e:	4b4c      	ldr	r3, [pc, #304]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10f      	bne.n	80057ba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800579a:	4b49      	ldr	r3, [pc, #292]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d109      	bne.n	80057ba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057aa:	e006      	b.n	80057ba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	73fb      	strb	r3, [r7, #15]
      break;
 80057b0:	e004      	b.n	80057bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057b2:	bf00      	nop
 80057b4:	e002      	b.n	80057bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057b6:	bf00      	nop
 80057b8:	e000      	b.n	80057bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80057bc:	7bfb      	ldrb	r3, [r7, #15]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10d      	bne.n	80057de <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80057c2:	4b3f      	ldr	r3, [pc, #252]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6819      	ldr	r1, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	011b      	lsls	r3, r3, #4
 80057d6:	430b      	orrs	r3, r1
 80057d8:	4939      	ldr	r1, [pc, #228]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057de:	7bfb      	ldrb	r3, [r7, #15]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d167      	bne.n	80058b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80057e4:	4b36      	ldr	r3, [pc, #216]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a35      	ldr	r2, [pc, #212]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057f0:	f7fc f882 	bl	80018f8 <HAL_GetTick>
 80057f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80057f6:	e009      	b.n	800580c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80057f8:	f7fc f87e 	bl	80018f8 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d902      	bls.n	800580c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	73fb      	strb	r3, [r7, #15]
        break;
 800580a:	e005      	b.n	8005818 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800580c:	4b2c      	ldr	r3, [pc, #176]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1ef      	bne.n	80057f8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005818:	7bfb      	ldrb	r3, [r7, #15]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d14a      	bne.n	80058b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d111      	bne.n	8005848 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005824:	4b26      	ldr	r3, [pc, #152]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800582c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6892      	ldr	r2, [r2, #8]
 8005834:	0211      	lsls	r1, r2, #8
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	68d2      	ldr	r2, [r2, #12]
 800583a:	0912      	lsrs	r2, r2, #4
 800583c:	0452      	lsls	r2, r2, #17
 800583e:	430a      	orrs	r2, r1
 8005840:	491f      	ldr	r1, [pc, #124]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005842:	4313      	orrs	r3, r2
 8005844:	614b      	str	r3, [r1, #20]
 8005846:	e011      	b.n	800586c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005848:	4b1d      	ldr	r3, [pc, #116]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005850:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6892      	ldr	r2, [r2, #8]
 8005858:	0211      	lsls	r1, r2, #8
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6912      	ldr	r2, [r2, #16]
 800585e:	0852      	lsrs	r2, r2, #1
 8005860:	3a01      	subs	r2, #1
 8005862:	0652      	lsls	r2, r2, #25
 8005864:	430a      	orrs	r2, r1
 8005866:	4916      	ldr	r1, [pc, #88]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005868:	4313      	orrs	r3, r2
 800586a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800586c:	4b14      	ldr	r3, [pc, #80]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a13      	ldr	r2, [pc, #76]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005872:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005876:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005878:	f7fc f83e 	bl	80018f8 <HAL_GetTick>
 800587c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800587e:	e009      	b.n	8005894 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005880:	f7fc f83a 	bl	80018f8 <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b02      	cmp	r3, #2
 800588c:	d902      	bls.n	8005894 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	73fb      	strb	r3, [r7, #15]
          break;
 8005892:	e005      	b.n	80058a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005894:	4b0a      	ldr	r3, [pc, #40]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0ef      	beq.n	8005880 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80058a0:	7bfb      	ldrb	r3, [r7, #15]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d106      	bne.n	80058b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80058a6:	4b06      	ldr	r3, [pc, #24]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058a8:	695a      	ldr	r2, [r3, #20]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	4904      	ldr	r1, [pc, #16]	; (80058c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	40021000 	.word	0x40021000

080058c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e095      	b.n	8005a02 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d108      	bne.n	80058f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058e6:	d009      	beq.n	80058fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	61da      	str	r2, [r3, #28]
 80058ee:	e005      	b.n	80058fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d106      	bne.n	800591c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7fb fe04 	bl	8001524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2202      	movs	r2, #2
 8005920:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005932:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800593c:	d902      	bls.n	8005944 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800593e:	2300      	movs	r3, #0
 8005940:	60fb      	str	r3, [r7, #12]
 8005942:	e002      	b.n	800594a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005948:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005952:	d007      	beq.n	8005964 <HAL_SPI_Init+0xa0>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800595c:	d002      	beq.n	8005964 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005974:	431a      	orrs	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	695b      	ldr	r3, [r3, #20]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	431a      	orrs	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	69db      	ldr	r3, [r3, #28]
 8005998:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800599c:	431a      	orrs	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a6:	ea42 0103 	orr.w	r1, r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	0c1b      	lsrs	r3, r3, #16
 80059c0:	f003 0204 	and.w	r2, r3, #4
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c8:	f003 0310 	and.w	r3, r3, #16
 80059cc:	431a      	orrs	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d2:	f003 0308 	and.w	r3, r3, #8
 80059d6:	431a      	orrs	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80059e0:	ea42 0103 	orr.w	r1, r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	430a      	orrs	r2, r1
 80059f0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b082      	sub	sp, #8
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d101      	bne.n	8005a1c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e040      	b.n	8005a9e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d106      	bne.n	8005a32 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7fb fdbd 	bl	80015ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2224      	movs	r2, #36	; 0x24
 8005a36:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f022 0201 	bic.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d002      	beq.n	8005a56 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 fae1 	bl	8006018 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f826 	bl	8005aa8 <UART_SetConfig>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d101      	bne.n	8005a66 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e01b      	b.n	8005a9e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	685a      	ldr	r2, [r3, #4]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f042 0201 	orr.w	r2, r2, #1
 8005a94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 fb60 	bl	800615c <UART_CheckIdleState>
 8005a9c:	4603      	mov	r3, r0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3708      	adds	r7, #8
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
	...

08005aa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aac:	b08a      	sub	sp, #40	; 0x28
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	4ba4      	ldr	r3, [pc, #656]	; (8005d68 <UART_SetConfig+0x2c0>)
 8005ad8:	4013      	ands	r3, r2
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	6812      	ldr	r2, [r2, #0]
 8005ade:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ae0:	430b      	orrs	r3, r1
 8005ae2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a99      	ldr	r2, [pc, #612]	; (8005d6c <UART_SetConfig+0x2c4>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d004      	beq.n	8005b14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b10:	4313      	orrs	r3, r2
 8005b12:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b24:	430a      	orrs	r2, r1
 8005b26:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a90      	ldr	r2, [pc, #576]	; (8005d70 <UART_SetConfig+0x2c8>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d126      	bne.n	8005b80 <UART_SetConfig+0xd8>
 8005b32:	4b90      	ldr	r3, [pc, #576]	; (8005d74 <UART_SetConfig+0x2cc>)
 8005b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b38:	f003 0303 	and.w	r3, r3, #3
 8005b3c:	2b03      	cmp	r3, #3
 8005b3e:	d81b      	bhi.n	8005b78 <UART_SetConfig+0xd0>
 8005b40:	a201      	add	r2, pc, #4	; (adr r2, 8005b48 <UART_SetConfig+0xa0>)
 8005b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b46:	bf00      	nop
 8005b48:	08005b59 	.word	0x08005b59
 8005b4c:	08005b69 	.word	0x08005b69
 8005b50:	08005b61 	.word	0x08005b61
 8005b54:	08005b71 	.word	0x08005b71
 8005b58:	2301      	movs	r3, #1
 8005b5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b5e:	e116      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005b60:	2302      	movs	r3, #2
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b66:	e112      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005b68:	2304      	movs	r3, #4
 8005b6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b6e:	e10e      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005b70:	2308      	movs	r3, #8
 8005b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b76:	e10a      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005b78:	2310      	movs	r3, #16
 8005b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b7e:	e106      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a7c      	ldr	r2, [pc, #496]	; (8005d78 <UART_SetConfig+0x2d0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d138      	bne.n	8005bfc <UART_SetConfig+0x154>
 8005b8a:	4b7a      	ldr	r3, [pc, #488]	; (8005d74 <UART_SetConfig+0x2cc>)
 8005b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b90:	f003 030c 	and.w	r3, r3, #12
 8005b94:	2b0c      	cmp	r3, #12
 8005b96:	d82d      	bhi.n	8005bf4 <UART_SetConfig+0x14c>
 8005b98:	a201      	add	r2, pc, #4	; (adr r2, 8005ba0 <UART_SetConfig+0xf8>)
 8005b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9e:	bf00      	nop
 8005ba0:	08005bd5 	.word	0x08005bd5
 8005ba4:	08005bf5 	.word	0x08005bf5
 8005ba8:	08005bf5 	.word	0x08005bf5
 8005bac:	08005bf5 	.word	0x08005bf5
 8005bb0:	08005be5 	.word	0x08005be5
 8005bb4:	08005bf5 	.word	0x08005bf5
 8005bb8:	08005bf5 	.word	0x08005bf5
 8005bbc:	08005bf5 	.word	0x08005bf5
 8005bc0:	08005bdd 	.word	0x08005bdd
 8005bc4:	08005bf5 	.word	0x08005bf5
 8005bc8:	08005bf5 	.word	0x08005bf5
 8005bcc:	08005bf5 	.word	0x08005bf5
 8005bd0:	08005bed 	.word	0x08005bed
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bda:	e0d8      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005bdc:	2302      	movs	r3, #2
 8005bde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005be2:	e0d4      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005be4:	2304      	movs	r3, #4
 8005be6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bea:	e0d0      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005bec:	2308      	movs	r3, #8
 8005bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf2:	e0cc      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005bf4:	2310      	movs	r3, #16
 8005bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bfa:	e0c8      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a5e      	ldr	r2, [pc, #376]	; (8005d7c <UART_SetConfig+0x2d4>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d125      	bne.n	8005c52 <UART_SetConfig+0x1aa>
 8005c06:	4b5b      	ldr	r3, [pc, #364]	; (8005d74 <UART_SetConfig+0x2cc>)
 8005c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c10:	2b30      	cmp	r3, #48	; 0x30
 8005c12:	d016      	beq.n	8005c42 <UART_SetConfig+0x19a>
 8005c14:	2b30      	cmp	r3, #48	; 0x30
 8005c16:	d818      	bhi.n	8005c4a <UART_SetConfig+0x1a2>
 8005c18:	2b20      	cmp	r3, #32
 8005c1a:	d00a      	beq.n	8005c32 <UART_SetConfig+0x18a>
 8005c1c:	2b20      	cmp	r3, #32
 8005c1e:	d814      	bhi.n	8005c4a <UART_SetConfig+0x1a2>
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d002      	beq.n	8005c2a <UART_SetConfig+0x182>
 8005c24:	2b10      	cmp	r3, #16
 8005c26:	d008      	beq.n	8005c3a <UART_SetConfig+0x192>
 8005c28:	e00f      	b.n	8005c4a <UART_SetConfig+0x1a2>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c30:	e0ad      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c32:	2302      	movs	r3, #2
 8005c34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c38:	e0a9      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c3a:	2304      	movs	r3, #4
 8005c3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c40:	e0a5      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c42:	2308      	movs	r3, #8
 8005c44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c48:	e0a1      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c4a:	2310      	movs	r3, #16
 8005c4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c50:	e09d      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a4a      	ldr	r2, [pc, #296]	; (8005d80 <UART_SetConfig+0x2d8>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d125      	bne.n	8005ca8 <UART_SetConfig+0x200>
 8005c5c:	4b45      	ldr	r3, [pc, #276]	; (8005d74 <UART_SetConfig+0x2cc>)
 8005c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c62:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005c66:	2bc0      	cmp	r3, #192	; 0xc0
 8005c68:	d016      	beq.n	8005c98 <UART_SetConfig+0x1f0>
 8005c6a:	2bc0      	cmp	r3, #192	; 0xc0
 8005c6c:	d818      	bhi.n	8005ca0 <UART_SetConfig+0x1f8>
 8005c6e:	2b80      	cmp	r3, #128	; 0x80
 8005c70:	d00a      	beq.n	8005c88 <UART_SetConfig+0x1e0>
 8005c72:	2b80      	cmp	r3, #128	; 0x80
 8005c74:	d814      	bhi.n	8005ca0 <UART_SetConfig+0x1f8>
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <UART_SetConfig+0x1d8>
 8005c7a:	2b40      	cmp	r3, #64	; 0x40
 8005c7c:	d008      	beq.n	8005c90 <UART_SetConfig+0x1e8>
 8005c7e:	e00f      	b.n	8005ca0 <UART_SetConfig+0x1f8>
 8005c80:	2300      	movs	r3, #0
 8005c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c86:	e082      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c88:	2302      	movs	r3, #2
 8005c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c8e:	e07e      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c90:	2304      	movs	r3, #4
 8005c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c96:	e07a      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005c98:	2308      	movs	r3, #8
 8005c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c9e:	e076      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005ca0:	2310      	movs	r3, #16
 8005ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ca6:	e072      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a35      	ldr	r2, [pc, #212]	; (8005d84 <UART_SetConfig+0x2dc>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d12a      	bne.n	8005d08 <UART_SetConfig+0x260>
 8005cb2:	4b30      	ldr	r3, [pc, #192]	; (8005d74 <UART_SetConfig+0x2cc>)
 8005cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cc0:	d01a      	beq.n	8005cf8 <UART_SetConfig+0x250>
 8005cc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cc6:	d81b      	bhi.n	8005d00 <UART_SetConfig+0x258>
 8005cc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ccc:	d00c      	beq.n	8005ce8 <UART_SetConfig+0x240>
 8005cce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cd2:	d815      	bhi.n	8005d00 <UART_SetConfig+0x258>
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d003      	beq.n	8005ce0 <UART_SetConfig+0x238>
 8005cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cdc:	d008      	beq.n	8005cf0 <UART_SetConfig+0x248>
 8005cde:	e00f      	b.n	8005d00 <UART_SetConfig+0x258>
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ce6:	e052      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cee:	e04e      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005cf0:	2304      	movs	r3, #4
 8005cf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cf6:	e04a      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005cf8:	2308      	movs	r3, #8
 8005cfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cfe:	e046      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005d00:	2310      	movs	r3, #16
 8005d02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d06:	e042      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a17      	ldr	r2, [pc, #92]	; (8005d6c <UART_SetConfig+0x2c4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d13a      	bne.n	8005d88 <UART_SetConfig+0x2e0>
 8005d12:	4b18      	ldr	r3, [pc, #96]	; (8005d74 <UART_SetConfig+0x2cc>)
 8005d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d18:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005d1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d20:	d01a      	beq.n	8005d58 <UART_SetConfig+0x2b0>
 8005d22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d26:	d81b      	bhi.n	8005d60 <UART_SetConfig+0x2b8>
 8005d28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d2c:	d00c      	beq.n	8005d48 <UART_SetConfig+0x2a0>
 8005d2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d32:	d815      	bhi.n	8005d60 <UART_SetConfig+0x2b8>
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d003      	beq.n	8005d40 <UART_SetConfig+0x298>
 8005d38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d3c:	d008      	beq.n	8005d50 <UART_SetConfig+0x2a8>
 8005d3e:	e00f      	b.n	8005d60 <UART_SetConfig+0x2b8>
 8005d40:	2300      	movs	r3, #0
 8005d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d46:	e022      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d4e:	e01e      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005d50:	2304      	movs	r3, #4
 8005d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d56:	e01a      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005d58:	2308      	movs	r3, #8
 8005d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d5e:	e016      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005d60:	2310      	movs	r3, #16
 8005d62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d66:	e012      	b.n	8005d8e <UART_SetConfig+0x2e6>
 8005d68:	efff69f3 	.word	0xefff69f3
 8005d6c:	40008000 	.word	0x40008000
 8005d70:	40013800 	.word	0x40013800
 8005d74:	40021000 	.word	0x40021000
 8005d78:	40004400 	.word	0x40004400
 8005d7c:	40004800 	.word	0x40004800
 8005d80:	40004c00 	.word	0x40004c00
 8005d84:	40005000 	.word	0x40005000
 8005d88:	2310      	movs	r3, #16
 8005d8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a9f      	ldr	r2, [pc, #636]	; (8006010 <UART_SetConfig+0x568>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d17a      	bne.n	8005e8e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d9c:	2b08      	cmp	r3, #8
 8005d9e:	d824      	bhi.n	8005dea <UART_SetConfig+0x342>
 8005da0:	a201      	add	r2, pc, #4	; (adr r2, 8005da8 <UART_SetConfig+0x300>)
 8005da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005da6:	bf00      	nop
 8005da8:	08005dcd 	.word	0x08005dcd
 8005dac:	08005deb 	.word	0x08005deb
 8005db0:	08005dd5 	.word	0x08005dd5
 8005db4:	08005deb 	.word	0x08005deb
 8005db8:	08005ddb 	.word	0x08005ddb
 8005dbc:	08005deb 	.word	0x08005deb
 8005dc0:	08005deb 	.word	0x08005deb
 8005dc4:	08005deb 	.word	0x08005deb
 8005dc8:	08005de3 	.word	0x08005de3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dcc:	f7ff f822 	bl	8004e14 <HAL_RCC_GetPCLK1Freq>
 8005dd0:	61f8      	str	r0, [r7, #28]
        break;
 8005dd2:	e010      	b.n	8005df6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dd4:	4b8f      	ldr	r3, [pc, #572]	; (8006014 <UART_SetConfig+0x56c>)
 8005dd6:	61fb      	str	r3, [r7, #28]
        break;
 8005dd8:	e00d      	b.n	8005df6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dda:	f7fe ff83 	bl	8004ce4 <HAL_RCC_GetSysClockFreq>
 8005dde:	61f8      	str	r0, [r7, #28]
        break;
 8005de0:	e009      	b.n	8005df6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005de6:	61fb      	str	r3, [r7, #28]
        break;
 8005de8:	e005      	b.n	8005df6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005dea:	2300      	movs	r3, #0
 8005dec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005df4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 80fb 	beq.w	8005ff4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	4613      	mov	r3, r2
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	4413      	add	r3, r2
 8005e08:	69fa      	ldr	r2, [r7, #28]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d305      	bcc.n	8005e1a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005e14:	69fa      	ldr	r2, [r7, #28]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d903      	bls.n	8005e22 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005e20:	e0e8      	b.n	8005ff4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	2200      	movs	r2, #0
 8005e26:	461c      	mov	r4, r3
 8005e28:	4615      	mov	r5, r2
 8005e2a:	f04f 0200 	mov.w	r2, #0
 8005e2e:	f04f 0300 	mov.w	r3, #0
 8005e32:	022b      	lsls	r3, r5, #8
 8005e34:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005e38:	0222      	lsls	r2, r4, #8
 8005e3a:	68f9      	ldr	r1, [r7, #12]
 8005e3c:	6849      	ldr	r1, [r1, #4]
 8005e3e:	0849      	lsrs	r1, r1, #1
 8005e40:	2000      	movs	r0, #0
 8005e42:	4688      	mov	r8, r1
 8005e44:	4681      	mov	r9, r0
 8005e46:	eb12 0a08 	adds.w	sl, r2, r8
 8005e4a:	eb43 0b09 	adc.w	fp, r3, r9
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	603b      	str	r3, [r7, #0]
 8005e56:	607a      	str	r2, [r7, #4]
 8005e58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e5c:	4650      	mov	r0, sl
 8005e5e:	4659      	mov	r1, fp
 8005e60:	f7fa fcc0 	bl	80007e4 <__aeabi_uldivmod>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	4613      	mov	r3, r2
 8005e6a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e72:	d308      	bcc.n	8005e86 <UART_SetConfig+0x3de>
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e7a:	d204      	bcs.n	8005e86 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	69ba      	ldr	r2, [r7, #24]
 8005e82:	60da      	str	r2, [r3, #12]
 8005e84:	e0b6      	b.n	8005ff4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005e8c:	e0b2      	b.n	8005ff4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e96:	d15e      	bne.n	8005f56 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005e98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e9c:	2b08      	cmp	r3, #8
 8005e9e:	d828      	bhi.n	8005ef2 <UART_SetConfig+0x44a>
 8005ea0:	a201      	add	r2, pc, #4	; (adr r2, 8005ea8 <UART_SetConfig+0x400>)
 8005ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea6:	bf00      	nop
 8005ea8:	08005ecd 	.word	0x08005ecd
 8005eac:	08005ed5 	.word	0x08005ed5
 8005eb0:	08005edd 	.word	0x08005edd
 8005eb4:	08005ef3 	.word	0x08005ef3
 8005eb8:	08005ee3 	.word	0x08005ee3
 8005ebc:	08005ef3 	.word	0x08005ef3
 8005ec0:	08005ef3 	.word	0x08005ef3
 8005ec4:	08005ef3 	.word	0x08005ef3
 8005ec8:	08005eeb 	.word	0x08005eeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ecc:	f7fe ffa2 	bl	8004e14 <HAL_RCC_GetPCLK1Freq>
 8005ed0:	61f8      	str	r0, [r7, #28]
        break;
 8005ed2:	e014      	b.n	8005efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ed4:	f7fe ffb4 	bl	8004e40 <HAL_RCC_GetPCLK2Freq>
 8005ed8:	61f8      	str	r0, [r7, #28]
        break;
 8005eda:	e010      	b.n	8005efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005edc:	4b4d      	ldr	r3, [pc, #308]	; (8006014 <UART_SetConfig+0x56c>)
 8005ede:	61fb      	str	r3, [r7, #28]
        break;
 8005ee0:	e00d      	b.n	8005efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ee2:	f7fe feff 	bl	8004ce4 <HAL_RCC_GetSysClockFreq>
 8005ee6:	61f8      	str	r0, [r7, #28]
        break;
 8005ee8:	e009      	b.n	8005efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005eea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005eee:	61fb      	str	r3, [r7, #28]
        break;
 8005ef0:	e005      	b.n	8005efe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005efc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d077      	beq.n	8005ff4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	005a      	lsls	r2, r3, #1
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	085b      	lsrs	r3, r3, #1
 8005f0e:	441a      	add	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f18:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	2b0f      	cmp	r3, #15
 8005f1e:	d916      	bls.n	8005f4e <UART_SetConfig+0x4a6>
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f26:	d212      	bcs.n	8005f4e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	f023 030f 	bic.w	r3, r3, #15
 8005f30:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	085b      	lsrs	r3, r3, #1
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	8afb      	ldrh	r3, [r7, #22]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	8afa      	ldrh	r2, [r7, #22]
 8005f4a:	60da      	str	r2, [r3, #12]
 8005f4c:	e052      	b.n	8005ff4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005f54:	e04e      	b.n	8005ff4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f56:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f5a:	2b08      	cmp	r3, #8
 8005f5c:	d827      	bhi.n	8005fae <UART_SetConfig+0x506>
 8005f5e:	a201      	add	r2, pc, #4	; (adr r2, 8005f64 <UART_SetConfig+0x4bc>)
 8005f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f64:	08005f89 	.word	0x08005f89
 8005f68:	08005f91 	.word	0x08005f91
 8005f6c:	08005f99 	.word	0x08005f99
 8005f70:	08005faf 	.word	0x08005faf
 8005f74:	08005f9f 	.word	0x08005f9f
 8005f78:	08005faf 	.word	0x08005faf
 8005f7c:	08005faf 	.word	0x08005faf
 8005f80:	08005faf 	.word	0x08005faf
 8005f84:	08005fa7 	.word	0x08005fa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f88:	f7fe ff44 	bl	8004e14 <HAL_RCC_GetPCLK1Freq>
 8005f8c:	61f8      	str	r0, [r7, #28]
        break;
 8005f8e:	e014      	b.n	8005fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f90:	f7fe ff56 	bl	8004e40 <HAL_RCC_GetPCLK2Freq>
 8005f94:	61f8      	str	r0, [r7, #28]
        break;
 8005f96:	e010      	b.n	8005fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f98:	4b1e      	ldr	r3, [pc, #120]	; (8006014 <UART_SetConfig+0x56c>)
 8005f9a:	61fb      	str	r3, [r7, #28]
        break;
 8005f9c:	e00d      	b.n	8005fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f9e:	f7fe fea1 	bl	8004ce4 <HAL_RCC_GetSysClockFreq>
 8005fa2:	61f8      	str	r0, [r7, #28]
        break;
 8005fa4:	e009      	b.n	8005fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005faa:	61fb      	str	r3, [r7, #28]
        break;
 8005fac:	e005      	b.n	8005fba <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005fb8:	bf00      	nop
    }

    if (pclk != 0U)
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d019      	beq.n	8005ff4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	085a      	lsrs	r2, r3, #1
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	441a      	add	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fd2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	2b0f      	cmp	r3, #15
 8005fd8:	d909      	bls.n	8005fee <UART_SetConfig+0x546>
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fe0:	d205      	bcs.n	8005fee <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	b29a      	uxth	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	60da      	str	r2, [r3, #12]
 8005fec:	e002      	b.n	8005ff4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006000:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006004:	4618      	mov	r0, r3
 8006006:	3728      	adds	r7, #40	; 0x28
 8006008:	46bd      	mov	sp, r7
 800600a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800600e:	bf00      	nop
 8006010:	40008000 	.word	0x40008000
 8006014:	00f42400 	.word	0x00f42400

08006018 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006024:	f003 0308 	and.w	r3, r3, #8
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00a      	beq.n	8006042 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	f003 0301 	and.w	r3, r3, #1
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00a      	beq.n	8006064 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006068:	f003 0302 	and.w	r3, r3, #2
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00a      	beq.n	8006086 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	f003 0304 	and.w	r3, r3, #4
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00a      	beq.n	80060a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ac:	f003 0310 	and.w	r3, r3, #16
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d00a      	beq.n	80060ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	430a      	orrs	r2, r1
 80060c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ce:	f003 0320 	and.w	r3, r3, #32
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00a      	beq.n	80060ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	430a      	orrs	r2, r1
 80060ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d01a      	beq.n	800612e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	430a      	orrs	r2, r1
 800610c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006112:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006116:	d10a      	bne.n	800612e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	605a      	str	r2, [r3, #4]
  }
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b098      	sub	sp, #96	; 0x60
 8006160:	af02      	add	r7, sp, #8
 8006162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800616c:	f7fb fbc4 	bl	80018f8 <HAL_GetTick>
 8006170:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 0308 	and.w	r3, r3, #8
 800617c:	2b08      	cmp	r3, #8
 800617e:	d12e      	bne.n	80061de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006180:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006184:	9300      	str	r3, [sp, #0]
 8006186:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006188:	2200      	movs	r2, #0
 800618a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f88c 	bl	80062ac <UART_WaitOnFlagUntilTimeout>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d021      	beq.n	80061de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a2:	e853 3f00 	ldrex	r3, [r3]
 80061a6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80061a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061ae:	653b      	str	r3, [r7, #80]	; 0x50
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	461a      	mov	r2, r3
 80061b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061b8:	647b      	str	r3, [r7, #68]	; 0x44
 80061ba:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80061be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061c0:	e841 2300 	strex	r3, r2, [r1]
 80061c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80061c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1e6      	bne.n	800619a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2220      	movs	r2, #32
 80061d0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e062      	b.n	80062a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b04      	cmp	r3, #4
 80061ea:	d149      	bne.n	8006280 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061f4:	2200      	movs	r2, #0
 80061f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f856 	bl	80062ac <UART_WaitOnFlagUntilTimeout>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d03c      	beq.n	8006280 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620e:	e853 3f00 	ldrex	r3, [r3]
 8006212:	623b      	str	r3, [r7, #32]
   return(result);
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800621a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	461a      	mov	r2, r3
 8006222:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006224:	633b      	str	r3, [r7, #48]	; 0x30
 8006226:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006228:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800622a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800622c:	e841 2300 	strex	r3, r2, [r1]
 8006230:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006234:	2b00      	cmp	r3, #0
 8006236:	d1e6      	bne.n	8006206 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	3308      	adds	r3, #8
 800623e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	e853 3f00 	ldrex	r3, [r3]
 8006246:	60fb      	str	r3, [r7, #12]
   return(result);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f023 0301 	bic.w	r3, r3, #1
 800624e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	3308      	adds	r3, #8
 8006256:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006258:	61fa      	str	r2, [r7, #28]
 800625a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	69b9      	ldr	r1, [r7, #24]
 800625e:	69fa      	ldr	r2, [r7, #28]
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	617b      	str	r3, [r7, #20]
   return(result);
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e5      	bne.n	8006238 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2220      	movs	r2, #32
 8006270:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e011      	b.n	80062a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2220      	movs	r2, #32
 8006284:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2220      	movs	r2, #32
 800628a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3758      	adds	r7, #88	; 0x58
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	603b      	str	r3, [r7, #0]
 80062b8:	4613      	mov	r3, r2
 80062ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062bc:	e049      	b.n	8006352 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c4:	d045      	beq.n	8006352 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062c6:	f7fb fb17 	bl	80018f8 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d302      	bcc.n	80062dc <UART_WaitOnFlagUntilTimeout+0x30>
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e048      	b.n	8006372 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0304 	and.w	r3, r3, #4
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d031      	beq.n	8006352 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69db      	ldr	r3, [r3, #28]
 80062f4:	f003 0308 	and.w	r3, r3, #8
 80062f8:	2b08      	cmp	r3, #8
 80062fa:	d110      	bne.n	800631e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2208      	movs	r2, #8
 8006302:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f000 f838 	bl	800637a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2208      	movs	r2, #8
 800630e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e029      	b.n	8006372 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	69db      	ldr	r3, [r3, #28]
 8006324:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006328:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800632c:	d111      	bne.n	8006352 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006336:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f000 f81e 	bl	800637a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2220      	movs	r2, #32
 8006342:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e00f      	b.n	8006372 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69da      	ldr	r2, [r3, #28]
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	4013      	ands	r3, r2
 800635c:	68ba      	ldr	r2, [r7, #8]
 800635e:	429a      	cmp	r2, r3
 8006360:	bf0c      	ite	eq
 8006362:	2301      	moveq	r3, #1
 8006364:	2300      	movne	r3, #0
 8006366:	b2db      	uxtb	r3, r3
 8006368:	461a      	mov	r2, r3
 800636a:	79fb      	ldrb	r3, [r7, #7]
 800636c:	429a      	cmp	r2, r3
 800636e:	d0a6      	beq.n	80062be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3710      	adds	r7, #16
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}

0800637a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800637a:	b480      	push	{r7}
 800637c:	b095      	sub	sp, #84	; 0x54
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800638a:	e853 3f00 	ldrex	r3, [r3]
 800638e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006392:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006396:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	461a      	mov	r2, r3
 800639e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063a0:	643b      	str	r3, [r7, #64]	; 0x40
 80063a2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80063a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063a8:	e841 2300 	strex	r3, r2, [r1]
 80063ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80063ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1e6      	bne.n	8006382 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3308      	adds	r3, #8
 80063ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	6a3b      	ldr	r3, [r7, #32]
 80063be:	e853 3f00 	ldrex	r3, [r3]
 80063c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	f023 0301 	bic.w	r3, r3, #1
 80063ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	3308      	adds	r3, #8
 80063d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80063d4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063dc:	e841 2300 	strex	r3, r2, [r1]
 80063e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80063e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1e5      	bne.n	80063b4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d118      	bne.n	8006422 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	e853 3f00 	ldrex	r3, [r3]
 80063fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	f023 0310 	bic.w	r3, r3, #16
 8006404:	647b      	str	r3, [r7, #68]	; 0x44
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	461a      	mov	r2, r3
 800640c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800640e:	61bb      	str	r3, [r7, #24]
 8006410:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006412:	6979      	ldr	r1, [r7, #20]
 8006414:	69ba      	ldr	r2, [r7, #24]
 8006416:	e841 2300 	strex	r3, r2, [r1]
 800641a:	613b      	str	r3, [r7, #16]
   return(result);
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1e6      	bne.n	80063f0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2220      	movs	r2, #32
 8006426:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006436:	bf00      	nop
 8006438:	3754      	adds	r7, #84	; 0x54
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006442:	b084      	sub	sp, #16
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	f107 001c 	add.w	r0, r7, #28
 8006450:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f001 fa1d 	bl	80078a0 <USB_CoreReset>
 8006466:	4603      	mov	r3, r0
 8006468:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800646a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800646c:	2b00      	cmp	r3, #0
 800646e:	d106      	bne.n	800647e <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006474:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	639a      	str	r2, [r3, #56]	; 0x38
 800647c:	e005      	b.n	800648a <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006482:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800648a:	7bfb      	ldrb	r3, [r7, #15]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006496:	b004      	add	sp, #16
 8006498:	4770      	bx	lr
	...

0800649c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800649c:	b480      	push	{r7}
 800649e:	b087      	sub	sp, #28
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	4613      	mov	r3, r2
 80064a8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d165      	bne.n	800657c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	4a3e      	ldr	r2, [pc, #248]	; (80065ac <USB_SetTurnaroundTime+0x110>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d906      	bls.n	80064c6 <USB_SetTurnaroundTime+0x2a>
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4a3d      	ldr	r2, [pc, #244]	; (80065b0 <USB_SetTurnaroundTime+0x114>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d202      	bcs.n	80064c6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80064c0:	230f      	movs	r3, #15
 80064c2:	617b      	str	r3, [r7, #20]
 80064c4:	e05c      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	4a39      	ldr	r2, [pc, #228]	; (80065b0 <USB_SetTurnaroundTime+0x114>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d306      	bcc.n	80064dc <USB_SetTurnaroundTime+0x40>
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	4a38      	ldr	r2, [pc, #224]	; (80065b4 <USB_SetTurnaroundTime+0x118>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d202      	bcs.n	80064dc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80064d6:	230e      	movs	r3, #14
 80064d8:	617b      	str	r3, [r7, #20]
 80064da:	e051      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	4a35      	ldr	r2, [pc, #212]	; (80065b4 <USB_SetTurnaroundTime+0x118>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d306      	bcc.n	80064f2 <USB_SetTurnaroundTime+0x56>
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	4a34      	ldr	r2, [pc, #208]	; (80065b8 <USB_SetTurnaroundTime+0x11c>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d202      	bcs.n	80064f2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80064ec:	230d      	movs	r3, #13
 80064ee:	617b      	str	r3, [r7, #20]
 80064f0:	e046      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	4a30      	ldr	r2, [pc, #192]	; (80065b8 <USB_SetTurnaroundTime+0x11c>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d306      	bcc.n	8006508 <USB_SetTurnaroundTime+0x6c>
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	4a2f      	ldr	r2, [pc, #188]	; (80065bc <USB_SetTurnaroundTime+0x120>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d802      	bhi.n	8006508 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006502:	230c      	movs	r3, #12
 8006504:	617b      	str	r3, [r7, #20]
 8006506:	e03b      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	4a2c      	ldr	r2, [pc, #176]	; (80065bc <USB_SetTurnaroundTime+0x120>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d906      	bls.n	800651e <USB_SetTurnaroundTime+0x82>
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	4a2b      	ldr	r2, [pc, #172]	; (80065c0 <USB_SetTurnaroundTime+0x124>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d802      	bhi.n	800651e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006518:	230b      	movs	r3, #11
 800651a:	617b      	str	r3, [r7, #20]
 800651c:	e030      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	4a27      	ldr	r2, [pc, #156]	; (80065c0 <USB_SetTurnaroundTime+0x124>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d906      	bls.n	8006534 <USB_SetTurnaroundTime+0x98>
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	4a26      	ldr	r2, [pc, #152]	; (80065c4 <USB_SetTurnaroundTime+0x128>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d802      	bhi.n	8006534 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800652e:	230a      	movs	r3, #10
 8006530:	617b      	str	r3, [r7, #20]
 8006532:	e025      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	4a23      	ldr	r2, [pc, #140]	; (80065c4 <USB_SetTurnaroundTime+0x128>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d906      	bls.n	800654a <USB_SetTurnaroundTime+0xae>
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	4a22      	ldr	r2, [pc, #136]	; (80065c8 <USB_SetTurnaroundTime+0x12c>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d202      	bcs.n	800654a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006544:	2309      	movs	r3, #9
 8006546:	617b      	str	r3, [r7, #20]
 8006548:	e01a      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	4a1e      	ldr	r2, [pc, #120]	; (80065c8 <USB_SetTurnaroundTime+0x12c>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d306      	bcc.n	8006560 <USB_SetTurnaroundTime+0xc4>
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	4a1d      	ldr	r2, [pc, #116]	; (80065cc <USB_SetTurnaroundTime+0x130>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d802      	bhi.n	8006560 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800655a:	2308      	movs	r3, #8
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	e00f      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	4a1a      	ldr	r2, [pc, #104]	; (80065cc <USB_SetTurnaroundTime+0x130>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d906      	bls.n	8006576 <USB_SetTurnaroundTime+0xda>
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	4a19      	ldr	r2, [pc, #100]	; (80065d0 <USB_SetTurnaroundTime+0x134>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d202      	bcs.n	8006576 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006570:	2307      	movs	r3, #7
 8006572:	617b      	str	r3, [r7, #20]
 8006574:	e004      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006576:	2306      	movs	r3, #6
 8006578:	617b      	str	r3, [r7, #20]
 800657a:	e001      	b.n	8006580 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800657c:	2309      	movs	r3, #9
 800657e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	029b      	lsls	r3, r3, #10
 8006594:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006598:	431a      	orrs	r2, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	371c      	adds	r7, #28
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr
 80065ac:	00d8acbf 	.word	0x00d8acbf
 80065b0:	00e4e1c0 	.word	0x00e4e1c0
 80065b4:	00f42400 	.word	0x00f42400
 80065b8:	01067380 	.word	0x01067380
 80065bc:	011a499f 	.word	0x011a499f
 80065c0:	01312cff 	.word	0x01312cff
 80065c4:	014ca43f 	.word	0x014ca43f
 80065c8:	016e3600 	.word	0x016e3600
 80065cc:	01a6ab1f 	.word	0x01a6ab1f
 80065d0:	01e84800 	.word	0x01e84800

080065d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f043 0201 	orr.w	r2, r3, #1
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	370c      	adds	r7, #12
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b083      	sub	sp, #12
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f023 0201 	bic.w	r2, r3, #1
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800660a:	2300      	movs	r3, #0
}
 800660c:	4618      	mov	r0, r3
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	460b      	mov	r3, r1
 8006622:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006624:	2300      	movs	r3, #0
 8006626:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006634:	78fb      	ldrb	r3, [r7, #3]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d115      	bne.n	8006666 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006646:	2001      	movs	r0, #1
 8006648:	f7fb f962 	bl	8001910 <HAL_Delay>
      ms++;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3301      	adds	r3, #1
 8006650:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f001 f8ab 	bl	80077ae <USB_GetMode>
 8006658:	4603      	mov	r3, r0
 800665a:	2b01      	cmp	r3, #1
 800665c:	d01e      	beq.n	800669c <USB_SetCurrentMode+0x84>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2b31      	cmp	r3, #49	; 0x31
 8006662:	d9f0      	bls.n	8006646 <USB_SetCurrentMode+0x2e>
 8006664:	e01a      	b.n	800669c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006666:	78fb      	ldrb	r3, [r7, #3]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d115      	bne.n	8006698 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006678:	2001      	movs	r0, #1
 800667a:	f7fb f949 	bl	8001910 <HAL_Delay>
      ms++;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	3301      	adds	r3, #1
 8006682:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f001 f892 	bl	80077ae <USB_GetMode>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d005      	beq.n	800669c <USB_SetCurrentMode+0x84>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2b31      	cmp	r3, #49	; 0x31
 8006694:	d9f0      	bls.n	8006678 <USB_SetCurrentMode+0x60>
 8006696:	e001      	b.n	800669c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e005      	b.n	80066a8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2b32      	cmp	r3, #50	; 0x32
 80066a0:	d101      	bne.n	80066a6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e000      	b.n	80066a8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3710      	adds	r7, #16
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80066b0:	b084      	sub	sp, #16
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b086      	sub	sp, #24
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
 80066ba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80066be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80066c2:	2300      	movs	r3, #0
 80066c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80066ca:	2300      	movs	r3, #0
 80066cc:	613b      	str	r3, [r7, #16]
 80066ce:	e009      	b.n	80066e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	3340      	adds	r3, #64	; 0x40
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	2200      	movs	r2, #0
 80066dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	3301      	adds	r3, #1
 80066e2:	613b      	str	r3, [r7, #16]
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	2b0e      	cmp	r3, #14
 80066e8:	d9f2      	bls.n	80066d0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80066ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d11c      	bne.n	800672a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066fe:	f043 0302 	orr.w	r3, r3, #2
 8006702:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006708:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	601a      	str	r2, [r3, #0]
 8006728:	e005      	b.n	8006736 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800672e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800673c:	461a      	mov	r2, r3
 800673e:	2300      	movs	r3, #0
 8006740:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006742:	2103      	movs	r1, #3
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 f959 	bl	80069fc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800674a:	2110      	movs	r1, #16
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f8f1 	bl	8006934 <USB_FlushTxFifo>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d001      	beq.n	800675c <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 f91d 	bl	800699c <USB_FlushRxFifo>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d001      	beq.n	800676c <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006772:	461a      	mov	r2, r3
 8006774:	2300      	movs	r3, #0
 8006776:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800677e:	461a      	mov	r2, r3
 8006780:	2300      	movs	r3, #0
 8006782:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800678a:	461a      	mov	r2, r3
 800678c:	2300      	movs	r3, #0
 800678e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006790:	2300      	movs	r3, #0
 8006792:	613b      	str	r3, [r7, #16]
 8006794:	e043      	b.n	800681e <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	015a      	lsls	r2, r3, #5
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	4413      	add	r3, r2
 800679e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067ac:	d118      	bne.n	80067e0 <USB_DevInit+0x130>
    {
      if (i == 0U)
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d10a      	bne.n	80067ca <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	015a      	lsls	r2, r3, #5
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	4413      	add	r3, r2
 80067bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067c0:	461a      	mov	r2, r3
 80067c2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80067c6:	6013      	str	r3, [r2, #0]
 80067c8:	e013      	b.n	80067f2 <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	015a      	lsls	r2, r3, #5
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	4413      	add	r3, r2
 80067d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067d6:	461a      	mov	r2, r3
 80067d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80067dc:	6013      	str	r3, [r2, #0]
 80067de:	e008      	b.n	80067f2 <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	015a      	lsls	r2, r3, #5
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	4413      	add	r3, r2
 80067e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067ec:	461a      	mov	r2, r3
 80067ee:	2300      	movs	r3, #0
 80067f0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	015a      	lsls	r2, r3, #5
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	4413      	add	r3, r2
 80067fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067fe:	461a      	mov	r2, r3
 8006800:	2300      	movs	r3, #0
 8006802:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	015a      	lsls	r2, r3, #5
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	4413      	add	r3, r2
 800680c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006810:	461a      	mov	r2, r3
 8006812:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006816:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	3301      	adds	r3, #1
 800681c:	613b      	str	r3, [r7, #16]
 800681e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006820:	693a      	ldr	r2, [r7, #16]
 8006822:	429a      	cmp	r2, r3
 8006824:	d3b7      	bcc.n	8006796 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006826:	2300      	movs	r3, #0
 8006828:	613b      	str	r3, [r7, #16]
 800682a:	e043      	b.n	80068b4 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	015a      	lsls	r2, r3, #5
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	4413      	add	r3, r2
 8006834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800683e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006842:	d118      	bne.n	8006876 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10a      	bne.n	8006860 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	4413      	add	r3, r2
 8006852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006856:	461a      	mov	r2, r3
 8006858:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	e013      	b.n	8006888 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4413      	add	r3, r2
 8006868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800686c:	461a      	mov	r2, r3
 800686e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006872:	6013      	str	r3, [r2, #0]
 8006874:	e008      	b.n	8006888 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	015a      	lsls	r2, r3, #5
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	4413      	add	r3, r2
 800687e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006882:	461a      	mov	r2, r3
 8006884:	2300      	movs	r3, #0
 8006886:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	015a      	lsls	r2, r3, #5
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	4413      	add	r3, r2
 8006890:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006894:	461a      	mov	r2, r3
 8006896:	2300      	movs	r3, #0
 8006898:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068a6:	461a      	mov	r2, r3
 80068a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80068ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	3301      	adds	r3, #1
 80068b2:	613b      	str	r3, [r7, #16]
 80068b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b6:	693a      	ldr	r2, [r7, #16]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d3b7      	bcc.n	800682c <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068ce:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80068dc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	f043 0210 	orr.w	r2, r3, #16
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	699a      	ldr	r2, [r3, #24]
 80068ee:	4b10      	ldr	r3, [pc, #64]	; (8006930 <USB_DevInit+0x280>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80068f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d005      	beq.n	8006908 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	f043 0208 	orr.w	r2, r3, #8
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800690a:	2b01      	cmp	r3, #1
 800690c:	d107      	bne.n	800691e <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006916:	f043 0304 	orr.w	r3, r3, #4
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800691e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006920:	4618      	mov	r0, r3
 8006922:	3718      	adds	r7, #24
 8006924:	46bd      	mov	sp, r7
 8006926:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800692a:	b004      	add	sp, #16
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	803c3800 	.word	0x803c3800

08006934 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800693e:	2300      	movs	r3, #0
 8006940:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	3301      	adds	r3, #1
 8006946:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	4a13      	ldr	r2, [pc, #76]	; (8006998 <USB_FlushTxFifo+0x64>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d901      	bls.n	8006954 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e01b      	b.n	800698c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	691b      	ldr	r3, [r3, #16]
 8006958:	2b00      	cmp	r3, #0
 800695a:	daf2      	bge.n	8006942 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800695c:	2300      	movs	r3, #0
 800695e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	019b      	lsls	r3, r3, #6
 8006964:	f043 0220 	orr.w	r2, r3, #32
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	3301      	adds	r3, #1
 8006970:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	4a08      	ldr	r2, [pc, #32]	; (8006998 <USB_FlushTxFifo+0x64>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d901      	bls.n	800697e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e006      	b.n	800698c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	f003 0320 	and.w	r3, r3, #32
 8006986:	2b20      	cmp	r3, #32
 8006988:	d0f0      	beq.n	800696c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr
 8006998:	00030d40 	.word	0x00030d40

0800699c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80069a4:	2300      	movs	r3, #0
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	3301      	adds	r3, #1
 80069ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	4a11      	ldr	r2, [pc, #68]	; (80069f8 <USB_FlushRxFifo+0x5c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d901      	bls.n	80069ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e018      	b.n	80069ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	691b      	ldr	r3, [r3, #16]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	daf2      	bge.n	80069a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80069c2:	2300      	movs	r3, #0
 80069c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2210      	movs	r2, #16
 80069ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	3301      	adds	r3, #1
 80069d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	4a08      	ldr	r2, [pc, #32]	; (80069f8 <USB_FlushRxFifo+0x5c>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d901      	bls.n	80069de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e006      	b.n	80069ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	f003 0310 	and.w	r3, r3, #16
 80069e6:	2b10      	cmp	r3, #16
 80069e8:	d0f0      	beq.n	80069cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80069ea:	2300      	movs	r3, #0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3714      	adds	r7, #20
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr
 80069f8:	00030d40 	.word	0x00030d40

080069fc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b085      	sub	sp, #20
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	460b      	mov	r3, r1
 8006a06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	78fb      	ldrb	r3, [r7, #3]
 8006a16:	68f9      	ldr	r1, [r7, #12]
 8006a18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3714      	adds	r7, #20
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b087      	sub	sp, #28
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f003 0306 	and.w	r3, r3, #6
 8006a46:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d002      	beq.n	8006a54 <USB_GetDevSpeed+0x26>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2b06      	cmp	r3, #6
 8006a52:	d102      	bne.n	8006a5a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006a54:	2302      	movs	r3, #2
 8006a56:	75fb      	strb	r3, [r7, #23]
 8006a58:	e001      	b.n	8006a5e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8006a5a:	230f      	movs	r3, #15
 8006a5c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	371c      	adds	r7, #28
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b085      	sub	sp, #20
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	785b      	ldrb	r3, [r3, #1]
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d13a      	bne.n	8006afe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a8e:	69da      	ldr	r2, [r3, #28]
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	f003 030f 	and.w	r3, r3, #15
 8006a98:	2101      	movs	r1, #1
 8006a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	68f9      	ldr	r1, [r7, #12]
 8006aa2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	015a      	lsls	r2, r3, #5
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d155      	bne.n	8006b6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	015a      	lsls	r2, r3, #5
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	4413      	add	r3, r2
 8006ac8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	791b      	ldrb	r3, [r3, #4]
 8006ada:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006adc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	059b      	lsls	r3, r3, #22
 8006ae2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	68ba      	ldr	r2, [r7, #8]
 8006ae8:	0151      	lsls	r1, r2, #5
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	440a      	add	r2, r1
 8006aee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006af6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006afa:	6013      	str	r3, [r2, #0]
 8006afc:	e036      	b.n	8006b6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b04:	69da      	ldr	r2, [r3, #28]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	f003 030f 	and.w	r3, r3, #15
 8006b0e:	2101      	movs	r1, #1
 8006b10:	fa01 f303 	lsl.w	r3, r1, r3
 8006b14:	041b      	lsls	r3, r3, #16
 8006b16:	68f9      	ldr	r1, [r7, #12]
 8006b18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d11a      	bne.n	8006b6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	015a      	lsls	r2, r3, #5
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	791b      	ldrb	r3, [r3, #4]
 8006b50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b52:	430b      	orrs	r3, r1
 8006b54:	4313      	orrs	r3, r2
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	0151      	lsls	r1, r2, #5
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	440a      	add	r2, r1
 8006b5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
	...

08006b7c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	785b      	ldrb	r3, [r3, #1]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d161      	bne.n	8006c5c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	015a      	lsls	r2, r3, #5
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006baa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006bae:	d11f      	bne.n	8006bf0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	015a      	lsls	r2, r3, #5
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68ba      	ldr	r2, [r7, #8]
 8006bc0:	0151      	lsls	r1, r2, #5
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	440a      	add	r2, r1
 8006bc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006bce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	015a      	lsls	r2, r3, #5
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	0151      	lsls	r1, r2, #5
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	440a      	add	r2, r1
 8006be6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006bee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	f003 030f 	and.w	r3, r3, #15
 8006c00:	2101      	movs	r1, #1
 8006c02:	fa01 f303 	lsl.w	r3, r1, r3
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	43db      	mvns	r3, r3
 8006c0a:	68f9      	ldr	r1, [r7, #12]
 8006c0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c10:	4013      	ands	r3, r2
 8006c12:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c1a:	69da      	ldr	r2, [r3, #28]
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	f003 030f 	and.w	r3, r3, #15
 8006c24:	2101      	movs	r1, #1
 8006c26:	fa01 f303 	lsl.w	r3, r1, r3
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	43db      	mvns	r3, r3
 8006c2e:	68f9      	ldr	r1, [r7, #12]
 8006c30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c34:	4013      	ands	r3, r2
 8006c36:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	015a      	lsls	r2, r3, #5
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	4413      	add	r3, r2
 8006c40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	0159      	lsls	r1, r3, #5
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	440b      	add	r3, r1
 8006c4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c52:	4619      	mov	r1, r3
 8006c54:	4b35      	ldr	r3, [pc, #212]	; (8006d2c <USB_DeactivateEndpoint+0x1b0>)
 8006c56:	4013      	ands	r3, r2
 8006c58:	600b      	str	r3, [r1, #0]
 8006c5a:	e060      	b.n	8006d1e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c72:	d11f      	bne.n	8006cb4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	015a      	lsls	r2, r3, #5
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	4413      	add	r3, r2
 8006c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	0151      	lsls	r1, r2, #5
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	440a      	add	r2, r1
 8006c8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006c92:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	015a      	lsls	r2, r3, #5
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	0151      	lsls	r1, r2, #5
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	440a      	add	r2, r1
 8006caa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006cb2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	f003 030f 	and.w	r3, r3, #15
 8006cc4:	2101      	movs	r1, #1
 8006cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8006cca:	041b      	lsls	r3, r3, #16
 8006ccc:	43db      	mvns	r3, r3
 8006cce:	68f9      	ldr	r1, [r7, #12]
 8006cd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cde:	69da      	ldr	r2, [r3, #28]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	f003 030f 	and.w	r3, r3, #15
 8006ce8:	2101      	movs	r1, #1
 8006cea:	fa01 f303 	lsl.w	r3, r1, r3
 8006cee:	041b      	lsls	r3, r3, #16
 8006cf0:	43db      	mvns	r3, r3
 8006cf2:	68f9      	ldr	r1, [r7, #12]
 8006cf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	015a      	lsls	r2, r3, #5
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	4413      	add	r3, r2
 8006d04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	0159      	lsls	r1, r3, #5
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	440b      	add	r3, r1
 8006d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d16:	4619      	mov	r1, r3
 8006d18:	4b05      	ldr	r3, [pc, #20]	; (8006d30 <USB_DeactivateEndpoint+0x1b4>)
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	ec337800 	.word	0xec337800
 8006d30:	eff37800 	.word	0xeff37800

08006d34 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	785b      	ldrb	r3, [r3, #1]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	f040 8128 	bne.w	8006fa2 <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d132      	bne.n	8006dc0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	693a      	ldr	r2, [r7, #16]
 8006d6a:	0151      	lsls	r1, r2, #5
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	440a      	add	r2, r1
 8006d70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	015a      	lsls	r2, r3, #5
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	4413      	add	r3, r2
 8006d86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	0151      	lsls	r1, r2, #5
 8006d90:	697a      	ldr	r2, [r7, #20]
 8006d92:	440a      	add	r2, r1
 8006d94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d98:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	015a      	lsls	r2, r3, #5
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	4413      	add	r3, r2
 8006da6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	693a      	ldr	r2, [r7, #16]
 8006dae:	0151      	lsls	r1, r2, #5
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	440a      	add	r2, r1
 8006db4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006db8:	0cdb      	lsrs	r3, r3, #19
 8006dba:	04db      	lsls	r3, r3, #19
 8006dbc:	6113      	str	r3, [r2, #16]
 8006dbe:	e092      	b.n	8006ee6 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	0151      	lsls	r1, r2, #5
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	440a      	add	r2, r1
 8006dd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dda:	0cdb      	lsrs	r3, r3, #19
 8006ddc:	04db      	lsls	r3, r3, #19
 8006dde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	015a      	lsls	r2, r3, #5
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	4413      	add	r3, r2
 8006de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	0151      	lsls	r1, r2, #5
 8006df2:	697a      	ldr	r2, [r7, #20]
 8006df4:	440a      	add	r2, r1
 8006df6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dfa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006dfe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e02:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d11a      	bne.n	8006e40 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	691a      	ldr	r2, [r3, #16]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d903      	bls.n	8006e1e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	689a      	ldr	r2, [r3, #8]
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	015a      	lsls	r2, r3, #5
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	4413      	add	r3, r2
 8006e26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	693a      	ldr	r2, [r7, #16]
 8006e2e:	0151      	lsls	r1, r2, #5
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	440a      	add	r2, r1
 8006e34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e3c:	6113      	str	r3, [r2, #16]
 8006e3e:	e01b      	b.n	8006e78 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	015a      	lsls	r2, r3, #5
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	4413      	add	r3, r2
 8006e48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e4c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	6919      	ldr	r1, [r3, #16]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	440b      	add	r3, r1
 8006e58:	1e59      	subs	r1, r3, #1
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e62:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006e64:	4b8d      	ldr	r3, [pc, #564]	; (800709c <USB_EPStartXfer+0x368>)
 8006e66:	400b      	ands	r3, r1
 8006e68:	6939      	ldr	r1, [r7, #16]
 8006e6a:	0148      	lsls	r0, r1, #5
 8006e6c:	6979      	ldr	r1, [r7, #20]
 8006e6e:	4401      	add	r1, r0
 8006e70:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006e74:	4313      	orrs	r3, r2
 8006e76:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e84:	691a      	ldr	r2, [r3, #16]
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e8e:	6939      	ldr	r1, [r7, #16]
 8006e90:	0148      	lsls	r0, r1, #5
 8006e92:	6979      	ldr	r1, [r7, #20]
 8006e94:	4401      	add	r1, r0
 8006e96:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	791b      	ldrb	r3, [r3, #4]
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d11f      	bne.n	8006ee6 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	015a      	lsls	r2, r3, #5
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	4413      	add	r3, r2
 8006eae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	693a      	ldr	r2, [r7, #16]
 8006eb6:	0151      	lsls	r1, r2, #5
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	440a      	add	r2, r1
 8006ebc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ec0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006ec4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	015a      	lsls	r2, r3, #5
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	4413      	add	r3, r2
 8006ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	0151      	lsls	r1, r2, #5
 8006ed8:	697a      	ldr	r2, [r7, #20]
 8006eda:	440a      	add	r2, r1
 8006edc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ee0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006ee4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	015a      	lsls	r2, r3, #5
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	4413      	add	r3, r2
 8006eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	0151      	lsls	r1, r2, #5
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	440a      	add	r2, r1
 8006efc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f00:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006f04:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	791b      	ldrb	r3, [r3, #4]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d015      	beq.n	8006f3a <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 8139 	beq.w	800718a <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	f003 030f 	and.w	r3, r3, #15
 8006f28:	2101      	movs	r1, #1
 8006f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f2e:	6979      	ldr	r1, [r7, #20]
 8006f30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f34:	4313      	orrs	r3, r2
 8006f36:	634b      	str	r3, [r1, #52]	; 0x34
 8006f38:	e127      	b.n	800718a <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d110      	bne.n	8006f6c <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	015a      	lsls	r2, r3, #5
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	4413      	add	r3, r2
 8006f52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	693a      	ldr	r2, [r7, #16]
 8006f5a:	0151      	lsls	r1, r2, #5
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	440a      	add	r2, r1
 8006f60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006f68:	6013      	str	r3, [r2, #0]
 8006f6a:	e00f      	b.n	8006f8c <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	693a      	ldr	r2, [r7, #16]
 8006f7c:	0151      	lsls	r1, r2, #5
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	440a      	add	r2, r1
 8006f82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f8a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	68d9      	ldr	r1, [r3, #12]
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	781a      	ldrb	r2, [r3, #0]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	691b      	ldr	r3, [r3, #16]
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f9a6 	bl	80072ec <USB_WritePacket>
 8006fa0:	e0f3      	b.n	800718a <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	015a      	lsls	r2, r3, #5
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	4413      	add	r3, r2
 8006faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	0151      	lsls	r1, r2, #5
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	440a      	add	r2, r1
 8006fb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fbc:	0cdb      	lsrs	r3, r3, #19
 8006fbe:	04db      	lsls	r3, r3, #19
 8006fc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	015a      	lsls	r2, r3, #5
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	4413      	add	r3, r2
 8006fca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	693a      	ldr	r2, [r7, #16]
 8006fd2:	0151      	lsls	r1, r2, #5
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	440a      	add	r2, r1
 8006fd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fdc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006fe0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006fe4:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d12f      	bne.n	800704c <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	689a      	ldr	r2, [r3, #8]
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	689a      	ldr	r2, [r3, #8]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	015a      	lsls	r2, r3, #5
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	4413      	add	r3, r2
 800700c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007010:	691a      	ldr	r2, [r3, #16]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800701a:	6939      	ldr	r1, [r7, #16]
 800701c:	0148      	lsls	r0, r1, #5
 800701e:	6979      	ldr	r1, [r7, #20]
 8007020:	4401      	add	r1, r0
 8007022:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007026:	4313      	orrs	r3, r2
 8007028:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	015a      	lsls	r2, r3, #5
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	4413      	add	r3, r2
 8007032:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	693a      	ldr	r2, [r7, #16]
 800703a:	0151      	lsls	r1, r2, #5
 800703c:	697a      	ldr	r2, [r7, #20]
 800703e:	440a      	add	r2, r1
 8007040:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007044:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007048:	6113      	str	r3, [r2, #16]
 800704a:	e061      	b.n	8007110 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d125      	bne.n	80070a0 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	015a      	lsls	r2, r3, #5
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	4413      	add	r3, r2
 800705c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007060:	691a      	ldr	r2, [r3, #16]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800706a:	6939      	ldr	r1, [r7, #16]
 800706c:	0148      	lsls	r0, r1, #5
 800706e:	6979      	ldr	r1, [r7, #20]
 8007070:	4401      	add	r1, r0
 8007072:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007076:	4313      	orrs	r3, r2
 8007078:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	015a      	lsls	r2, r3, #5
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	4413      	add	r3, r2
 8007082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007086:	691b      	ldr	r3, [r3, #16]
 8007088:	693a      	ldr	r2, [r7, #16]
 800708a:	0151      	lsls	r1, r2, #5
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	440a      	add	r2, r1
 8007090:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007094:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007098:	6113      	str	r3, [r2, #16]
 800709a:	e039      	b.n	8007110 <USB_EPStartXfer+0x3dc>
 800709c:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	691a      	ldr	r2, [r3, #16]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	4413      	add	r3, r2
 80070aa:	1e5a      	subs	r2, r3, #1
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b4:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	89fa      	ldrh	r2, [r7, #14]
 80070bc:	fb03 f202 	mul.w	r2, r3, r2
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	015a      	lsls	r2, r3, #5
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	4413      	add	r3, r2
 80070cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070d0:	691a      	ldr	r2, [r3, #16]
 80070d2:	89fb      	ldrh	r3, [r7, #14]
 80070d4:	04d9      	lsls	r1, r3, #19
 80070d6:	4b2f      	ldr	r3, [pc, #188]	; (8007194 <USB_EPStartXfer+0x460>)
 80070d8:	400b      	ands	r3, r1
 80070da:	6939      	ldr	r1, [r7, #16]
 80070dc:	0148      	lsls	r0, r1, #5
 80070de:	6979      	ldr	r1, [r7, #20]
 80070e0:	4401      	add	r1, r0
 80070e2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80070e6:	4313      	orrs	r3, r2
 80070e8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	015a      	lsls	r2, r3, #5
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	4413      	add	r3, r2
 80070f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070f6:	691a      	ldr	r2, [r3, #16]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	6a1b      	ldr	r3, [r3, #32]
 80070fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007100:	6939      	ldr	r1, [r7, #16]
 8007102:	0148      	lsls	r0, r1, #5
 8007104:	6979      	ldr	r1, [r7, #20]
 8007106:	4401      	add	r1, r0
 8007108:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800710c:	4313      	orrs	r3, r2
 800710e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	791b      	ldrb	r3, [r3, #4]
 8007114:	2b01      	cmp	r3, #1
 8007116:	d128      	bne.n	800716a <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007124:	2b00      	cmp	r3, #0
 8007126:	d110      	bne.n	800714a <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	015a      	lsls	r2, r3, #5
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	4413      	add	r3, r2
 8007130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	0151      	lsls	r1, r2, #5
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	440a      	add	r2, r1
 800713e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007142:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007146:	6013      	str	r3, [r2, #0]
 8007148:	e00f      	b.n	800716a <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	015a      	lsls	r2, r3, #5
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	4413      	add	r3, r2
 8007152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	0151      	lsls	r1, r2, #5
 800715c:	697a      	ldr	r2, [r7, #20]
 800715e:	440a      	add	r2, r1
 8007160:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007168:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	015a      	lsls	r2, r3, #5
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	4413      	add	r3, r2
 8007172:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	693a      	ldr	r2, [r7, #16]
 800717a:	0151      	lsls	r1, r2, #5
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	440a      	add	r2, r1
 8007180:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007184:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007188:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3718      	adds	r7, #24
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	1ff80000 	.word	0x1ff80000

08007198 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071a2:	2300      	movs	r3, #0
 80071a4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80071a6:	2300      	movs	r3, #0
 80071a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	785b      	ldrb	r3, [r3, #1]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d14a      	bne.n	800724c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071ce:	f040 8086 	bne.w	80072de <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	7812      	ldrb	r2, [r2, #0]
 80071e6:	0151      	lsls	r1, r2, #5
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	440a      	add	r2, r1
 80071ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071f0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80071f4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	781b      	ldrb	r3, [r3, #0]
 80071fa:	015a      	lsls	r2, r3, #5
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	4413      	add	r3, r2
 8007200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	683a      	ldr	r2, [r7, #0]
 8007208:	7812      	ldrb	r2, [r2, #0]
 800720a:	0151      	lsls	r1, r2, #5
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	440a      	add	r2, r1
 8007210:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007214:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007218:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	3301      	adds	r3, #1
 800721e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f242 7210 	movw	r2, #10000	; 0x2710
 8007226:	4293      	cmp	r3, r2
 8007228:	d902      	bls.n	8007230 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	75fb      	strb	r3, [r7, #23]
          break;
 800722e:	e056      	b.n	80072de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	015a      	lsls	r2, r3, #5
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	4413      	add	r3, r2
 800723a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007244:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007248:	d0e7      	beq.n	800721a <USB_EPStopXfer+0x82>
 800724a:	e048      	b.n	80072de <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	015a      	lsls	r2, r3, #5
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	4413      	add	r3, r2
 8007256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007260:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007264:	d13b      	bne.n	80072de <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	683a      	ldr	r2, [r7, #0]
 8007278:	7812      	ldrb	r2, [r2, #0]
 800727a:	0151      	lsls	r1, r2, #5
 800727c:	693a      	ldr	r2, [r7, #16]
 800727e:	440a      	add	r2, r1
 8007280:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007284:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007288:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	015a      	lsls	r2, r3, #5
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	4413      	add	r3, r2
 8007294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	683a      	ldr	r2, [r7, #0]
 800729c:	7812      	ldrb	r2, [r2, #0]
 800729e:	0151      	lsls	r1, r2, #5
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	440a      	add	r2, r1
 80072a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	3301      	adds	r3, #1
 80072b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f242 7210 	movw	r2, #10000	; 0x2710
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d902      	bls.n	80072c4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	75fb      	strb	r3, [r7, #23]
          break;
 80072c2:	e00c      	b.n	80072de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072dc:	d0e7      	beq.n	80072ae <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80072de:	7dfb      	ldrb	r3, [r7, #23]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	371c      	adds	r7, #28
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b089      	sub	sp, #36	; 0x24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	4611      	mov	r1, r2
 80072f8:	461a      	mov	r2, r3
 80072fa:	460b      	mov	r3, r1
 80072fc:	71fb      	strb	r3, [r7, #7]
 80072fe:	4613      	mov	r3, r2
 8007300:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800730a:	88bb      	ldrh	r3, [r7, #4]
 800730c:	3303      	adds	r3, #3
 800730e:	089b      	lsrs	r3, r3, #2
 8007310:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8007312:	2300      	movs	r3, #0
 8007314:	61bb      	str	r3, [r7, #24]
 8007316:	e018      	b.n	800734a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007318:	79fb      	ldrb	r3, [r7, #7]
 800731a:	031a      	lsls	r2, r3, #12
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	4413      	add	r3, r2
 8007320:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007324:	461a      	mov	r2, r3
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	3301      	adds	r3, #1
 8007330:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8007332:	69fb      	ldr	r3, [r7, #28]
 8007334:	3301      	adds	r3, #1
 8007336:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	3301      	adds	r3, #1
 800733c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	3301      	adds	r3, #1
 8007342:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	3301      	adds	r3, #1
 8007348:	61bb      	str	r3, [r7, #24]
 800734a:	69ba      	ldr	r2, [r7, #24]
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	429a      	cmp	r2, r3
 8007350:	d3e2      	bcc.n	8007318 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8007352:	2300      	movs	r3, #0
}
 8007354:	4618      	mov	r0, r3
 8007356:	3724      	adds	r7, #36	; 0x24
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007360:	b480      	push	{r7}
 8007362:	b08b      	sub	sp, #44	; 0x2c
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	4613      	mov	r3, r2
 800736c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007376:	88fb      	ldrh	r3, [r7, #6]
 8007378:	089b      	lsrs	r3, r3, #2
 800737a:	b29b      	uxth	r3, r3
 800737c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800737e:	88fb      	ldrh	r3, [r7, #6]
 8007380:	f003 0303 	and.w	r3, r3, #3
 8007384:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007386:	2300      	movs	r3, #0
 8007388:	623b      	str	r3, [r7, #32]
 800738a:	e014      	b.n	80073b6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007396:	601a      	str	r2, [r3, #0]
    pDest++;
 8007398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800739a:	3301      	adds	r3, #1
 800739c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800739e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a0:	3301      	adds	r3, #1
 80073a2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80073a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a6:	3301      	adds	r3, #1
 80073a8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80073aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ac:	3301      	adds	r3, #1
 80073ae:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80073b0:	6a3b      	ldr	r3, [r7, #32]
 80073b2:	3301      	adds	r3, #1
 80073b4:	623b      	str	r3, [r7, #32]
 80073b6:	6a3a      	ldr	r2, [r7, #32]
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d3e6      	bcc.n	800738c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80073be:	8bfb      	ldrh	r3, [r7, #30]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d01e      	beq.n	8007402 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80073c4:	2300      	movs	r3, #0
 80073c6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073ce:	461a      	mov	r2, r3
 80073d0:	f107 0310 	add.w	r3, r7, #16
 80073d4:	6812      	ldr	r2, [r2, #0]
 80073d6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	6a3b      	ldr	r3, [r7, #32]
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	00db      	lsls	r3, r3, #3
 80073e0:	fa22 f303 	lsr.w	r3, r2, r3
 80073e4:	b2da      	uxtb	r2, r3
 80073e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e8:	701a      	strb	r2, [r3, #0]
      i++;
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	3301      	adds	r3, #1
 80073ee:	623b      	str	r3, [r7, #32]
      pDest++;
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	3301      	adds	r3, #1
 80073f4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80073f6:	8bfb      	ldrh	r3, [r7, #30]
 80073f8:	3b01      	subs	r3, #1
 80073fa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80073fc:	8bfb      	ldrh	r3, [r7, #30]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1ea      	bne.n	80073d8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007404:	4618      	mov	r0, r3
 8007406:	372c      	adds	r7, #44	; 0x2c
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	785b      	ldrb	r3, [r3, #1]
 8007428:	2b01      	cmp	r3, #1
 800742a:	d12c      	bne.n	8007486 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	4413      	add	r3, r2
 8007434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	db12      	blt.n	8007464 <USB_EPSetStall+0x54>
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00f      	beq.n	8007464 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	015a      	lsls	r2, r3, #5
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4413      	add	r3, r2
 800744c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68ba      	ldr	r2, [r7, #8]
 8007454:	0151      	lsls	r1, r2, #5
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	440a      	add	r2, r1
 800745a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800745e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007462:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	015a      	lsls	r2, r3, #5
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	4413      	add	r3, r2
 800746c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68ba      	ldr	r2, [r7, #8]
 8007474:	0151      	lsls	r1, r2, #5
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	440a      	add	r2, r1
 800747a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800747e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007482:	6013      	str	r3, [r2, #0]
 8007484:	e02b      	b.n	80074de <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	015a      	lsls	r2, r3, #5
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	4413      	add	r3, r2
 800748e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	db12      	blt.n	80074be <USB_EPSetStall+0xae>
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00f      	beq.n	80074be <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	015a      	lsls	r2, r3, #5
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	4413      	add	r3, r2
 80074a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68ba      	ldr	r2, [r7, #8]
 80074ae:	0151      	lsls	r1, r2, #5
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	440a      	add	r2, r1
 80074b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80074b8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80074bc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	015a      	lsls	r2, r3, #5
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	4413      	add	r3, r2
 80074c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68ba      	ldr	r2, [r7, #8]
 80074ce:	0151      	lsls	r1, r2, #5
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	440a      	add	r2, r1
 80074d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80074d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80074dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3714      	adds	r7, #20
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	785b      	ldrb	r3, [r3, #1]
 8007504:	2b01      	cmp	r3, #1
 8007506:	d128      	bne.n	800755a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	015a      	lsls	r2, r3, #5
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	4413      	add	r3, r2
 8007510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	0151      	lsls	r1, r2, #5
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	440a      	add	r2, r1
 800751e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007522:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007526:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	791b      	ldrb	r3, [r3, #4]
 800752c:	2b03      	cmp	r3, #3
 800752e:	d003      	beq.n	8007538 <USB_EPClearStall+0x4c>
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	791b      	ldrb	r3, [r3, #4]
 8007534:	2b02      	cmp	r3, #2
 8007536:	d138      	bne.n	80075aa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	015a      	lsls	r2, r3, #5
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	4413      	add	r3, r2
 8007540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68ba      	ldr	r2, [r7, #8]
 8007548:	0151      	lsls	r1, r2, #5
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	440a      	add	r2, r1
 800754e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007556:	6013      	str	r3, [r2, #0]
 8007558:	e027      	b.n	80075aa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	015a      	lsls	r2, r3, #5
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	4413      	add	r3, r2
 8007562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	0151      	lsls	r1, r2, #5
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	440a      	add	r2, r1
 8007570:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007574:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007578:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	791b      	ldrb	r3, [r3, #4]
 800757e:	2b03      	cmp	r3, #3
 8007580:	d003      	beq.n	800758a <USB_EPClearStall+0x9e>
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	791b      	ldrb	r3, [r3, #4]
 8007586:	2b02      	cmp	r3, #2
 8007588:	d10f      	bne.n	80075aa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	015a      	lsls	r2, r3, #5
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4413      	add	r3, r2
 8007592:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68ba      	ldr	r2, [r7, #8]
 800759a:	0151      	lsls	r1, r2, #5
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	440a      	add	r2, r1
 80075a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075a8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3714      	adds	r7, #20
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	460b      	mov	r3, r1
 80075c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80075d6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80075da:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	78fb      	ldrb	r3, [r7, #3]
 80075e6:	011b      	lsls	r3, r3, #4
 80075e8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80075ec:	68f9      	ldr	r1, [r7, #12]
 80075ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075f2:	4313      	orrs	r3, r2
 80075f4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3714      	adds	r7, #20
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800761e:	f023 0303 	bic.w	r3, r3, #3
 8007622:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	68fa      	ldr	r2, [r7, #12]
 800762e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007632:	f023 0302 	bic.w	r3, r3, #2
 8007636:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3714      	adds	r7, #20
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007646:	b480      	push	{r7}
 8007648:	b085      	sub	sp, #20
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007660:	f023 0303 	bic.w	r3, r3, #3
 8007664:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	68fa      	ldr	r2, [r7, #12]
 8007670:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007674:	f043 0302 	orr.w	r3, r3, #2
 8007678:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3714      	adds	r7, #20
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	695b      	ldr	r3, [r3, #20]
 8007694:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	699b      	ldr	r3, [r3, #24]
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	4013      	ands	r3, r2
 800769e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80076a0:	68fb      	ldr	r3, [r7, #12]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3714      	adds	r7, #20
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr

080076ae <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80076ae:	b480      	push	{r7}
 80076b0:	b085      	sub	sp, #20
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ca:	69db      	ldr	r3, [r3, #28]
 80076cc:	68ba      	ldr	r2, [r7, #8]
 80076ce:	4013      	ands	r3, r2
 80076d0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	0c1b      	lsrs	r3, r3, #16
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3714      	adds	r7, #20
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr

080076e2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80076e2:	b480      	push	{r7}
 80076e4:	b085      	sub	sp, #20
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076f4:	699b      	ldr	r3, [r3, #24]
 80076f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	4013      	ands	r3, r2
 8007704:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	b29b      	uxth	r3, r3
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007716:	b480      	push	{r7}
 8007718:	b085      	sub	sp, #20
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
 800771e:	460b      	mov	r3, r1
 8007720:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007726:	78fb      	ldrb	r3, [r7, #3]
 8007728:	015a      	lsls	r2, r3, #5
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	4413      	add	r3, r2
 800772e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	68ba      	ldr	r2, [r7, #8]
 8007740:	4013      	ands	r3, r2
 8007742:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007744:	68bb      	ldr	r3, [r7, #8]
}
 8007746:	4618      	mov	r0, r3
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007752:	b480      	push	{r7}
 8007754:	b087      	sub	sp, #28
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	460b      	mov	r3, r1
 800775c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007774:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007776:	78fb      	ldrb	r3, [r7, #3]
 8007778:	f003 030f 	and.w	r3, r3, #15
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	fa22 f303 	lsr.w	r3, r2, r3
 8007782:	01db      	lsls	r3, r3, #7
 8007784:	b2db      	uxtb	r3, r3
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	4313      	orrs	r3, r2
 800778a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800778c:	78fb      	ldrb	r3, [r7, #3]
 800778e:	015a      	lsls	r2, r3, #5
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	4413      	add	r3, r2
 8007794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	4013      	ands	r3, r2
 800779e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80077a0:	68bb      	ldr	r3, [r7, #8]
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	371c      	adds	r7, #28
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr

080077ae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b083      	sub	sp, #12
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	695b      	ldr	r3, [r3, #20]
 80077ba:	f003 0301 	and.w	r3, r3, #1
}
 80077be:	4618      	mov	r0, r3
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b085      	sub	sp, #20
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077e4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80077e8:	f023 0307 	bic.w	r3, r3, #7
 80077ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007800:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3714      	adds	r7, #20
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr

08007810 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8007810:	b480      	push	{r7}
 8007812:	b085      	sub	sp, #20
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	333c      	adds	r3, #60	; 0x3c
 8007822:	3304      	adds	r3, #4
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	4a1c      	ldr	r2, [pc, #112]	; (800789c <USB_EP0_OutStart+0x8c>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d90a      	bls.n	8007846 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800783c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007840:	d101      	bne.n	8007846 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8007842:	2300      	movs	r3, #0
 8007844:	e024      	b.n	8007890 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800784c:	461a      	mov	r2, r3
 800784e:	2300      	movs	r3, #0
 8007850:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007860:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007864:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800786c:	691b      	ldr	r3, [r3, #16]
 800786e:	68fa      	ldr	r2, [r7, #12]
 8007870:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007874:	f043 0318 	orr.w	r3, r3, #24
 8007878:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	68fa      	ldr	r2, [r7, #12]
 8007884:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007888:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800788c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3714      	adds	r7, #20
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr
 800789c:	4f54300a 	.word	0x4f54300a

080078a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80078a8:	2300      	movs	r3, #0
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	3301      	adds	r3, #1
 80078b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4a13      	ldr	r2, [pc, #76]	; (8007904 <USB_CoreReset+0x64>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d901      	bls.n	80078be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80078ba:	2303      	movs	r3, #3
 80078bc:	e01b      	b.n	80078f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	daf2      	bge.n	80078ac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80078c6:	2300      	movs	r3, #0
 80078c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	f043 0201 	orr.w	r2, r3, #1
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	3301      	adds	r3, #1
 80078da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	4a09      	ldr	r2, [pc, #36]	; (8007904 <USB_CoreReset+0x64>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d901      	bls.n	80078e8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80078e4:	2303      	movs	r3, #3
 80078e6:	e006      	b.n	80078f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	691b      	ldr	r3, [r3, #16]
 80078ec:	f003 0301 	and.w	r3, r3, #1
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d0f0      	beq.n	80078d6 <USB_CoreReset+0x36>

  return HAL_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	00030d40 	.word	0x00030d40

08007908 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	460b      	mov	r3, r1
 8007912:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8007914:	2018      	movs	r0, #24
 8007916:	f002 fc8b 	bl	800a230 <USBD_static_malloc>
 800791a:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d109      	bne.n	8007936 <USBD_CUSTOM_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	32b0      	adds	r2, #176	; 0xb0
 800792c:	2100      	movs	r1, #0
 800792e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007932:	2302      	movs	r3, #2
 8007934:	e08a      	b.n	8007a4c <USBD_CUSTOM_HID_Init+0x144>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	32b0      	adds	r2, #176	; 0xb0
 8007940:	68f9      	ldr	r1, [r7, #12]
 8007942:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	32b0      	adds	r2, #176	; 0xb0
 8007950:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	7c1b      	ldrb	r3, [r3, #16]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d11b      	bne.n	800799a <USBD_CUSTOM_HID_Init+0x92>
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 8007962:	4b3c      	ldr	r3, [pc, #240]	; (8007a54 <USBD_CUSTOM_HID_Init+0x14c>)
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	f003 020f 	and.w	r2, r3, #15
 800796a:	6879      	ldr	r1, [r7, #4]
 800796c:	4613      	mov	r3, r2
 800796e:	009b      	lsls	r3, r3, #2
 8007970:	4413      	add	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	440b      	add	r3, r1
 8007976:	3326      	adds	r3, #38	; 0x26
 8007978:	2205      	movs	r2, #5
 800797a:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800797c:	4b36      	ldr	r3, [pc, #216]	; (8007a58 <USBD_CUSTOM_HID_Init+0x150>)
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	f003 020f 	and.w	r2, r3, #15
 8007984:	6879      	ldr	r1, [r7, #4]
 8007986:	4613      	mov	r3, r2
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	4413      	add	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	440b      	add	r3, r1
 8007990:	f503 73b3 	add.w	r3, r3, #358	; 0x166
 8007994:	2205      	movs	r2, #5
 8007996:	801a      	strh	r2, [r3, #0]
 8007998:	e01a      	b.n	80079d0 <USBD_CUSTOM_HID_Init+0xc8>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800799a:	4b2e      	ldr	r3, [pc, #184]	; (8007a54 <USBD_CUSTOM_HID_Init+0x14c>)
 800799c:	781b      	ldrb	r3, [r3, #0]
 800799e:	f003 020f 	and.w	r2, r3, #15
 80079a2:	6879      	ldr	r1, [r7, #4]
 80079a4:	4613      	mov	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4413      	add	r3, r2
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	440b      	add	r3, r1
 80079ae:	3326      	adds	r3, #38	; 0x26
 80079b0:	2205      	movs	r2, #5
 80079b2:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 80079b4:	4b28      	ldr	r3, [pc, #160]	; (8007a58 <USBD_CUSTOM_HID_Init+0x150>)
 80079b6:	781b      	ldrb	r3, [r3, #0]
 80079b8:	f003 020f 	and.w	r2, r3, #15
 80079bc:	6879      	ldr	r1, [r7, #4]
 80079be:	4613      	mov	r3, r2
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	4413      	add	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	440b      	add	r3, r1
 80079c8:	f503 73b3 	add.w	r3, r3, #358	; 0x166
 80079cc:	2205      	movs	r2, #5
 80079ce:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDInEpAdd, USBD_EP_TYPE_INTR,
 80079d0:	4b20      	ldr	r3, [pc, #128]	; (8007a54 <USBD_CUSTOM_HID_Init+0x14c>)
 80079d2:	7819      	ldrb	r1, [r3, #0]
 80079d4:	2302      	movs	r3, #2
 80079d6:	2203      	movs	r2, #3
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f002 fa29 	bl	8009e30 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 1U;
 80079de:	4b1d      	ldr	r3, [pc, #116]	; (8007a54 <USBD_CUSTOM_HID_Init+0x14c>)
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	f003 020f 	and.w	r2, r3, #15
 80079e6:	6879      	ldr	r1, [r7, #4]
 80079e8:	4613      	mov	r3, r2
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	4413      	add	r3, r2
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	440b      	add	r3, r1
 80079f2:	3324      	adds	r3, #36	; 0x24
 80079f4:	2201      	movs	r2, #1
 80079f6:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOMHIDOutEpAdd, USBD_EP_TYPE_INTR,
 80079f8:	4b17      	ldr	r3, [pc, #92]	; (8007a58 <USBD_CUSTOM_HID_Init+0x150>)
 80079fa:	7819      	ldrb	r1, [r3, #0]
 80079fc:	2302      	movs	r3, #2
 80079fe:	2203      	movs	r2, #3
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f002 fa15 	bl	8009e30 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 1U;
 8007a06:	4b14      	ldr	r3, [pc, #80]	; (8007a58 <USBD_CUSTOM_HID_Init+0x150>)
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	f003 020f 	and.w	r2, r3, #15
 8007a0e:	6879      	ldr	r1, [r7, #4]
 8007a10:	4613      	mov	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	4413      	add	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	440b      	add	r3, r1
 8007a1a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007a1e:	2201      	movs	r2, #1
 8007a20:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	33b0      	adds	r3, #176	; 0xb0
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	4413      	add	r3, r2
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	4798      	blx	r3

#ifndef USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED
  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOMHIDOutEpAdd, hhid->Report_buf,
 8007a3c:	4b06      	ldr	r3, [pc, #24]	; (8007a58 <USBD_CUSTOM_HID_Init+0x150>)
 8007a3e:	7819      	ldrb	r1, [r3, #0]
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	2302      	movs	r3, #2
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f002 fb6d 	bl	800a124 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
#endif /* USBD_CUSTOMHID_OUT_PREPARE_RECEIVE_DISABLED */

  return (uint8_t)USBD_OK;
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3710      	adds	r7, #16
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	20000086 	.word	0x20000086
 8007a58:	20000087 	.word	0x20000087

08007a5c <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	460b      	mov	r3, r1
 8007a66:	70fb      	strb	r3, [r7, #3]
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDInEpAdd);
 8007a68:	4b37      	ldr	r3, [pc, #220]	; (8007b48 <USBD_CUSTOM_HID_DeInit+0xec>)
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f002 fa1c 	bl	8009eac <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].is_used = 0U;
 8007a74:	4b34      	ldr	r3, [pc, #208]	; (8007b48 <USBD_CUSTOM_HID_DeInit+0xec>)
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	f003 020f 	and.w	r2, r3, #15
 8007a7c:	6879      	ldr	r1, [r7, #4]
 8007a7e:	4613      	mov	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	440b      	add	r3, r1
 8007a88:	3324      	adds	r3, #36	; 0x24
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOMHIDInEpAdd & 0xFU].bInterval = 0U;
 8007a8e:	4b2e      	ldr	r3, [pc, #184]	; (8007b48 <USBD_CUSTOM_HID_DeInit+0xec>)
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	f003 020f 	and.w	r2, r3, #15
 8007a96:	6879      	ldr	r1, [r7, #4]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4413      	add	r3, r2
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	440b      	add	r3, r1
 8007aa2:	3326      	adds	r3, #38	; 0x26
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOMHIDOutEpAdd);
 8007aa8:	4b28      	ldr	r3, [pc, #160]	; (8007b4c <USBD_CUSTOM_HID_DeInit+0xf0>)
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	4619      	mov	r1, r3
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f002 f9fc 	bl	8009eac <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].is_used = 0U;
 8007ab4:	4b25      	ldr	r3, [pc, #148]	; (8007b4c <USBD_CUSTOM_HID_DeInit+0xf0>)
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	f003 020f 	and.w	r2, r3, #15
 8007abc:	6879      	ldr	r1, [r7, #4]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	4413      	add	r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	440b      	add	r3, r1
 8007ac8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007acc:	2200      	movs	r2, #0
 8007ace:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOMHIDOutEpAdd & 0xFU].bInterval = 0U;
 8007ad0:	4b1e      	ldr	r3, [pc, #120]	; (8007b4c <USBD_CUSTOM_HID_DeInit+0xf0>)
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	f003 020f 	and.w	r2, r3, #15
 8007ad8:	6879      	ldr	r1, [r7, #4]
 8007ada:	4613      	mov	r3, r2
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	4413      	add	r3, r2
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	440b      	add	r3, r1
 8007ae4:	f503 73b3 	add.w	r3, r3, #358	; 0x166
 8007ae8:	2200      	movs	r2, #0
 8007aea:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	32b0      	adds	r2, #176	; 0xb0
 8007af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d01f      	beq.n	8007b3e <USBD_CUSTOM_HID_DeInit+0xe2>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	33b0      	adds	r3, #176	; 0xb0
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4413      	add	r3, r2
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	4798      	blx	r3
    USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	32b0      	adds	r2, #176	; 0xb0
 8007b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f002 fb93 	bl	800a24c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	32b0      	adds	r2, #176	; 0xb0
 8007b30:	2100      	movs	r1, #0
 8007b32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3708      	adds	r7, #8
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	20000086 	.word	0x20000086
 8007b4c:	20000087 	.word	0x20000087

08007b50 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b088      	sub	sp, #32
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	32b0      	adds	r2, #176	; 0xb0
 8007b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b68:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	83fb      	strh	r3, [r7, #30]
#ifdef USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED
  uint16_t ReportLength = 0U;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */
  uint8_t  *pbuf = NULL;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8007b72:	2300      	movs	r3, #0
 8007b74:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b76:	2300      	movs	r3, #0
 8007b78:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d101      	bne.n	8007b84 <USBD_CUSTOM_HID_Setup+0x34>
  {
    return (uint8_t)USBD_FAIL;
 8007b80:	2303      	movs	r3, #3
 8007b82:	e0f8      	b.n	8007d76 <USBD_CUSTOM_HID_Setup+0x226>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d056      	beq.n	8007c3e <USBD_CUSTOM_HID_Setup+0xee>
 8007b90:	2b20      	cmp	r3, #32
 8007b92:	f040 80e8 	bne.w	8007d66 <USBD_CUSTOM_HID_Setup+0x216>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	785b      	ldrb	r3, [r3, #1]
 8007b9a:	3b02      	subs	r3, #2
 8007b9c:	2b09      	cmp	r3, #9
 8007b9e:	d846      	bhi.n	8007c2e <USBD_CUSTOM_HID_Setup+0xde>
 8007ba0:	a201      	add	r2, pc, #4	; (adr r2, 8007ba8 <USBD_CUSTOM_HID_Setup+0x58>)
 8007ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba6:	bf00      	nop
 8007ba8:	08007c01 	.word	0x08007c01
 8007bac:	08007bdf 	.word	0x08007bdf
 8007bb0:	08007c2f 	.word	0x08007c2f
 8007bb4:	08007c2f 	.word	0x08007c2f
 8007bb8:	08007c2f 	.word	0x08007c2f
 8007bbc:	08007c2f 	.word	0x08007c2f
 8007bc0:	08007c2f 	.word	0x08007c2f
 8007bc4:	08007c11 	.word	0x08007c11
 8007bc8:	08007bef 	.word	0x08007bef
 8007bcc:	08007bd1 	.word	0x08007bd1
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	885b      	ldrh	r3, [r3, #2]
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	605a      	str	r2, [r3, #4]
          break;
 8007bdc:	e02e      	b.n	8007c3c <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	3304      	adds	r3, #4
 8007be2:	2201      	movs	r2, #1
 8007be4:	4619      	mov	r1, r3
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f001 fcf6 	bl	80095d8 <USBD_CtlSendData>
          break;
 8007bec:	e026      	b.n	8007c3c <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	885b      	ldrh	r3, [r3, #2]
 8007bf2:	0a1b      	lsrs	r3, r3, #8
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	609a      	str	r2, [r3, #8]
          break;
 8007bfe:	e01d      	b.n	8007c3c <USBD_CUSTOM_HID_Setup+0xec>

        case CUSTOM_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	3308      	adds	r3, #8
 8007c04:	2201      	movs	r2, #1
 8007c06:	4619      	mov	r1, r3
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f001 fce5 	bl	80095d8 <USBD_CtlSendData>
          break;
 8007c0e:	e015      	b.n	8007c3c <USBD_CUSTOM_HID_Setup+0xec>
            ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->CtrlReqComplete(req->bRequest,
                                                                                            req->wLength);
          }
#endif /* USBD_CUSTOMHID_CTRL_REQ_COMPLETE_CALLBACK_ENABLED */
#ifndef USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED
          hhid->IsReportAvailable = 1U;
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	2201      	movs	r2, #1
 8007c14:	611a      	str	r2, [r3, #16]
          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf,
 8007c16:	6939      	ldr	r1, [r7, #16]
                                  MIN(req->wLength, USBD_CUSTOMHID_OUTREPORT_BUF_SIZE));
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	88db      	ldrh	r3, [r3, #6]
 8007c1c:	2b02      	cmp	r3, #2
 8007c1e:	bf28      	it	cs
 8007c20:	2302      	movcs	r3, #2
 8007c22:	b29b      	uxth	r3, r3
          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf,
 8007c24:	461a      	mov	r2, r3
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f001 fd02 	bl	8009630 <USBD_CtlPrepareRx>
#endif /* USBD_CUSTOMHID_EP0_OUT_PREPARE_RECEIVE_DISABLED */
          break;
 8007c2c:	e006      	b.n	8007c3c <USBD_CUSTOM_HID_Setup+0xec>
          }
          break;
#endif /* USBD_CUSTOMHID_CTRL_REQ_GET_REPORT_ENABLED */

        default:
          USBD_CtlError(pdev, req);
 8007c2e:	6839      	ldr	r1, [r7, #0]
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f001 fc60 	bl	80094f6 <USBD_CtlError>
          ret = USBD_FAIL;
 8007c36:	2303      	movs	r3, #3
 8007c38:	75fb      	strb	r3, [r7, #23]
          break;
 8007c3a:	bf00      	nop
      }
      break;
 8007c3c:	e09a      	b.n	8007d74 <USBD_CUSTOM_HID_Setup+0x224>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	785b      	ldrb	r3, [r3, #1]
 8007c42:	2b0b      	cmp	r3, #11
 8007c44:	f200 8086 	bhi.w	8007d54 <USBD_CUSTOM_HID_Setup+0x204>
 8007c48:	a201      	add	r2, pc, #4	; (adr r2, 8007c50 <USBD_CUSTOM_HID_Setup+0x100>)
 8007c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c4e:	bf00      	nop
 8007c50:	08007c81 	.word	0x08007c81
 8007c54:	08007d63 	.word	0x08007d63
 8007c58:	08007d55 	.word	0x08007d55
 8007c5c:	08007d55 	.word	0x08007d55
 8007c60:	08007d55 	.word	0x08007d55
 8007c64:	08007d55 	.word	0x08007d55
 8007c68:	08007cab 	.word	0x08007cab
 8007c6c:	08007d55 	.word	0x08007d55
 8007c70:	08007d55 	.word	0x08007d55
 8007c74:	08007d55 	.word	0x08007d55
 8007c78:	08007d03 	.word	0x08007d03
 8007c7c:	08007d2d 	.word	0x08007d2d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	2b03      	cmp	r3, #3
 8007c8a:	d107      	bne.n	8007c9c <USBD_CUSTOM_HID_Setup+0x14c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007c8c:	f107 030e 	add.w	r3, r7, #14
 8007c90:	2202      	movs	r2, #2
 8007c92:	4619      	mov	r1, r3
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f001 fc9f 	bl	80095d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c9a:	e063      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>
            USBD_CtlError(pdev, req);
 8007c9c:	6839      	ldr	r1, [r7, #0]
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f001 fc29 	bl	80094f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	75fb      	strb	r3, [r7, #23]
          break;
 8007ca8:	e05c      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	885b      	ldrh	r3, [r3, #2]
 8007cae:	0a1b      	lsrs	r3, r3, #8
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	2b22      	cmp	r3, #34	; 0x22
 8007cb4:	d110      	bne.n	8007cd8 <USBD_CUSTOM_HID_Setup+0x188>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	88db      	ldrh	r3, [r3, #6]
 8007cba:	2b32      	cmp	r3, #50	; 0x32
 8007cbc:	bf28      	it	cs
 8007cbe:	2332      	movcs	r3, #50	; 0x32
 8007cc0:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->pReport;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	33b0      	adds	r3, #176	; 0xb0
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	4413      	add	r3, r2
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	61bb      	str	r3, [r7, #24]
 8007cd6:	e00d      	b.n	8007cf4 <USBD_CUSTOM_HID_Setup+0x1a4>
          }
          else
          {
            if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	885b      	ldrh	r3, [r3, #2]
 8007cdc:	0a1b      	lsrs	r3, r3, #8
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2b21      	cmp	r3, #33	; 0x21
 8007ce2:	d107      	bne.n	8007cf4 <USBD_CUSTOM_HID_Setup+0x1a4>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8007ce4:	4b26      	ldr	r3, [pc, #152]	; (8007d80 <USBD_CUSTOM_HID_Setup+0x230>)
 8007ce6:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	88db      	ldrh	r3, [r3, #6]
 8007cec:	2b09      	cmp	r3, #9
 8007cee:	bf28      	it	cs
 8007cf0:	2309      	movcs	r3, #9
 8007cf2:	83fb      	strh	r3, [r7, #30]
            }
          }

          (void)USBD_CtlSendData(pdev, pbuf, len);
 8007cf4:	8bfb      	ldrh	r3, [r7, #30]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	69b9      	ldr	r1, [r7, #24]
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f001 fc6c 	bl	80095d8 <USBD_CtlSendData>
          break;
 8007d00:	e030      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b03      	cmp	r3, #3
 8007d0c:	d107      	bne.n	8007d1e <USBD_CUSTOM_HID_Setup+0x1ce>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	330c      	adds	r3, #12
 8007d12:	2201      	movs	r2, #1
 8007d14:	4619      	mov	r1, r3
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f001 fc5e 	bl	80095d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d1c:	e022      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>
            USBD_CtlError(pdev, req);
 8007d1e:	6839      	ldr	r1, [r7, #0]
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f001 fbe8 	bl	80094f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d26:	2303      	movs	r3, #3
 8007d28:	75fb      	strb	r3, [r7, #23]
          break;
 8007d2a:	e01b      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d32:	b2db      	uxtb	r3, r3
 8007d34:	2b03      	cmp	r3, #3
 8007d36:	d106      	bne.n	8007d46 <USBD_CUSTOM_HID_Setup+0x1f6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	885b      	ldrh	r3, [r3, #2]
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	461a      	mov	r2, r3
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	60da      	str	r2, [r3, #12]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d44:	e00e      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>
            USBD_CtlError(pdev, req);
 8007d46:	6839      	ldr	r1, [r7, #0]
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f001 fbd4 	bl	80094f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	75fb      	strb	r3, [r7, #23]
          break;
 8007d52:	e007      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007d54:	6839      	ldr	r1, [r7, #0]
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f001 fbcd 	bl	80094f6 <USBD_CtlError>
          ret = USBD_FAIL;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	75fb      	strb	r3, [r7, #23]
          break;
 8007d60:	e000      	b.n	8007d64 <USBD_CUSTOM_HID_Setup+0x214>
          break;
 8007d62:	bf00      	nop
      }
      break;
 8007d64:	e006      	b.n	8007d74 <USBD_CUSTOM_HID_Setup+0x224>

    default:
      USBD_CtlError(pdev, req);
 8007d66:	6839      	ldr	r1, [r7, #0]
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f001 fbc4 	bl	80094f6 <USBD_CtlError>
      ret = USBD_FAIL;
 8007d6e:	2303      	movs	r3, #3
 8007d70:	75fb      	strb	r3, [r7, #23]
      break;
 8007d72:	bf00      	nop
  }
  return (uint8_t)ret;
 8007d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3720      	adds	r7, #32
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	20000070 	.word	0x20000070

08007d84 <USBD_CUSTOM_HID_SendReport>:
{
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b086      	sub	sp, #24
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	60f8      	str	r0, [r7, #12]
 8007d8c:	60b9      	str	r1, [r7, #8]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	32b0      	adds	r2, #176	; 0xb0
 8007d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007da0:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hhid == NULL)
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d101      	bne.n	8007dac <USBD_CUSTOM_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e017      	b.n	8007ddc <USBD_CUSTOM_HID_SendReport+0x58>
#ifdef USE_USBD_COMPOSITE
  /* Get Endpoint IN address allocated for this class instance */
  CUSTOMHIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, ClassId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b03      	cmp	r3, #3
 8007db6:	d110      	bne.n	8007dda <USBD_CUSTOM_HID_SendReport+0x56>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	7d1b      	ldrb	r3, [r3, #20]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d10a      	bne.n	8007dd6 <USBD_CUSTOM_HID_SendReport+0x52>
    {
      hhid->state = CUSTOM_HID_BUSY;
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	751a      	strb	r2, [r3, #20]
      (void)USBD_LL_Transmit(pdev, CUSTOMHIDInEpAdd, report, len);
 8007dc6:	4b07      	ldr	r3, [pc, #28]	; (8007de4 <USBD_CUSTOM_HID_SendReport+0x60>)
 8007dc8:	7819      	ldrb	r1, [r3, #0]
 8007dca:	88fb      	ldrh	r3, [r7, #6]
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	f002 f970 	bl	800a0b4 <USBD_LL_Transmit>
 8007dd4:	e001      	b.n	8007dda <USBD_CUSTOM_HID_SendReport+0x56>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e000      	b.n	8007ddc <USBD_CUSTOM_HID_SendReport+0x58>
    }
  }
  return (uint8_t)USBD_OK;
 8007dda:	2300      	movs	r3, #0
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3718      	adds	r7, #24
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	20000086 	.word	0x20000086

08007de8 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b084      	sub	sp, #16
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 8007df0:	2181      	movs	r1, #129	; 0x81
 8007df2:	4815      	ldr	r0, [pc, #84]	; (8007e48 <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 8007df4:	f000 fd1d 	bl	8008832 <USBD_GetEpDesc>
 8007df8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 8007dfa:	2101      	movs	r1, #1
 8007dfc:	4812      	ldr	r0, [pc, #72]	; (8007e48 <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
 8007dfe:	f000 fd18 	bl	8008832 <USBD_GetEpDesc>
 8007e02:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d009      	beq.n	8007e1e <USBD_CUSTOM_HID_GetFSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f042 0202 	orr.w	r2, r2, #2
 8007e12:	711a      	strb	r2, [r3, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2205      	movs	r2, #5
 8007e1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d009      	beq.n	8007e38 <USBD_CUSTOM_HID_GetFSCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f042 0202 	orr.w	r2, r2, #2
 8007e2c:	711a      	strb	r2, [r3, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	2205      	movs	r2, #5
 8007e36:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2229      	movs	r2, #41	; 0x29
 8007e3c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 8007e3e:	4b02      	ldr	r3, [pc, #8]	; (8007e48 <USBD_CUSTOM_HID_GetFSCfgDesc+0x60>)
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	20000044 	.word	0x20000044

08007e4c <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 8007e54:	2181      	movs	r1, #129	; 0x81
 8007e56:	4815      	ldr	r0, [pc, #84]	; (8007eac <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 8007e58:	f000 fceb 	bl	8008832 <USBD_GetEpDesc>
 8007e5c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 8007e5e:	2101      	movs	r1, #1
 8007e60:	4812      	ldr	r0, [pc, #72]	; (8007eac <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
 8007e62:	f000 fce6 	bl	8008832 <USBD_GetEpDesc>
 8007e66:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d009      	beq.n	8007e82 <USBD_CUSTOM_HID_GetHSCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f042 0202 	orr.w	r2, r2, #2
 8007e76:	711a      	strb	r2, [r3, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_HS_BINTERVAL;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2205      	movs	r2, #5
 8007e80:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d009      	beq.n	8007e9c <USBD_CUSTOM_HID_GetHSCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f042 0202 	orr.w	r2, r2, #2
 8007e90:	711a      	strb	r2, [r3, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_HS_BINTERVAL;
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	2205      	movs	r2, #5
 8007e9a:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2229      	movs	r2, #41	; 0x29
 8007ea0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 8007ea2:	4b02      	ldr	r3, [pc, #8]	; (8007eac <USBD_CUSTOM_HID_GetHSCfgDesc+0x60>)
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3710      	adds	r7, #16
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}
 8007eac:	20000044 	.word	0x20000044

08007eb0 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPIN_ADDR);
 8007eb8:	2181      	movs	r1, #129	; 0x81
 8007eba:	4815      	ldr	r0, [pc, #84]	; (8007f10 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 8007ebc:	f000 fcb9 	bl	8008832 <USBD_GetEpDesc>
 8007ec0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CUSTOM_HID_CfgDesc, CUSTOM_HID_EPOUT_ADDR);
 8007ec2:	2101      	movs	r1, #1
 8007ec4:	4812      	ldr	r0, [pc, #72]	; (8007f10 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
 8007ec6:	f000 fcb4 	bl	8008832 <USBD_GetEpDesc>
 8007eca:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d009      	beq.n	8007ee6 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x36>
  {
    pEpInDesc->wMaxPacketSize = CUSTOM_HID_EPIN_SIZE;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f042 0202 	orr.w	r2, r2, #2
 8007eda:	711a      	strb	r2, [r3, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	715a      	strb	r2, [r3, #5]
    pEpInDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2205      	movs	r2, #5
 8007ee4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d009      	beq.n	8007f00 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x50>
  {
    pEpOutDesc->wMaxPacketSize = CUSTOM_HID_EPOUT_SIZE;
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f042 0202 	orr.w	r2, r2, #2
 8007ef4:	711a      	strb	r2, [r3, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	715a      	strb	r2, [r3, #5]
    pEpOutDesc->bInterval = CUSTOM_HID_FS_BINTERVAL;
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2205      	movs	r2, #5
 8007efe:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgDesc);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2229      	movs	r2, #41	; 0x29
 8007f04:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 8007f06:	4b02      	ldr	r3, [pc, #8]	; (8007f10 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x60>)
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	20000044 	.word	0x20000044

08007f14 <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = CUSTOM_HID_IDLE;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	32b0      	adds	r2, #176	; 0xb0
 8007f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	460b      	mov	r3, r1
 8007f4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	32b0      	adds	r2, #176	; 0xb0
 8007f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d101      	bne.n	8007f62 <USBD_CUSTOM_HID_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e017      	b.n	8007f92 <USBD_CUSTOM_HID_DataOut+0x52>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	32b0      	adds	r2, #176	; 0xb0
 8007f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f70:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf[0],
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	33b0      	adds	r3, #176	; 0xb0
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	4413      	add	r3, r2
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	7810      	ldrb	r0, [r2, #0]
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	7852      	ldrb	r2, [r2, #1]
 8007f8c:	4611      	mov	r1, r2
 8007f8e:	4798      	blx	r3
                                                                           hhid->Report_buf[1]);

  return (uint8_t)USBD_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
	...

08007f9c <USBD_CUSTOM_HID_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	32b0      	adds	r2, #176	; 0xb0
 8007fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d101      	bne.n	8007fba <USBD_CUSTOM_HID_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e00f      	b.n	8007fda <USBD_CUSTOM_HID_ReceivePacket+0x3e>
#ifdef USE_USBD_COMPOSITE
  /* Get OUT Endpoint address allocated for this class instance */
  CUSTOMHIDOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	32b0      	adds	r2, #176	; 0xb0
 8007fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fc8:	60fb      	str	r3, [r7, #12]

  /* Resume USB Out process */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOMHIDOutEpAdd, hhid->Report_buf,
 8007fca:	4b06      	ldr	r3, [pc, #24]	; (8007fe4 <USBD_CUSTOM_HID_ReceivePacket+0x48>)
 8007fcc:	7819      	ldrb	r1, [r3, #0]
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f002 f8a6 	bl	800a124 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3710      	adds	r7, #16
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	20000087 	.word	0x20000087

08007fe8 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	32b0      	adds	r2, #176	; 0xb0
 8007ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ffe:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <USBD_CUSTOM_HID_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008006:	2303      	movs	r3, #3
 8008008:	e016      	b.n	8008038 <USBD_CUSTOM_HID_EP0_RxReady+0x50>
  }

  if (hhid->IsReportAvailable == 1U)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	2b01      	cmp	r3, #1
 8008010:	d111      	bne.n	8008036 <USBD_CUSTOM_HID_EP0_RxReady+0x4e>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData[pdev->classId])->OutEvent(hhid->Report_buf[0],
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	33b0      	adds	r3, #176	; 0xb0
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	4413      	add	r3, r2
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	68db      	ldr	r3, [r3, #12]
 8008024:	68fa      	ldr	r2, [r7, #12]
 8008026:	7810      	ldrb	r0, [r2, #0]
 8008028:	68fa      	ldr	r2, [r7, #12]
 800802a:	7852      	ldrb	r2, [r2, #1]
 800802c:	4611      	mov	r1, r2
 800802e:	4798      	blx	r3
                                                                             hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 8008036:	2300      	movs	r3, #0
}
 8008038:	4618      	mov	r0, r3
 800803a:	3710      	adds	r7, #16
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	220a      	movs	r2, #10
 800804c:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800804e:	4b03      	ldr	r3, [pc, #12]	; (800805c <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 8008050:	4618      	mov	r0, r3
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr
 800805c:	2000007c 	.word	0x2000007c

08008060 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008070:	2303      	movs	r3, #3
 8008072:	e009      	b.n	8008088 <USBD_CUSTOM_HID_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	33b0      	adds	r3, #176	; 0xb0
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4413      	add	r3, r2
 8008082:	683a      	ldr	r2, [r7, #0]
 8008084:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	370c      	adds	r7, #12
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	4613      	mov	r3, r2
 80080a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d101      	bne.n	80080ac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80080a8:	2303      	movs	r3, #3
 80080aa:	e01f      	b.n	80080ec <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	68ba      	ldr	r2, [r7, #8]
 80080ce:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2201      	movs	r2, #1
 80080d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	79fa      	ldrb	r2, [r7, #7]
 80080de:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f001 fe27 	bl	8009d34 <USBD_LL_Init>
 80080e6:	4603      	mov	r3, r0
 80080e8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80080ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3718      	adds	r7, #24
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80080fe:	2300      	movs	r3, #0
 8008100:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d101      	bne.n	800810c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008108:	2303      	movs	r3, #3
 800810a:	e025      	b.n	8008158 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	683a      	ldr	r2, [r7, #0]
 8008110:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	32ae      	adds	r2, #174	; 0xae
 800811e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00f      	beq.n	8008148 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	32ae      	adds	r2, #174	; 0xae
 8008132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008138:	f107 020e 	add.w	r2, r7, #14
 800813c:	4610      	mov	r0, r2
 800813e:	4798      	blx	r3
 8008140:	4602      	mov	r2, r0
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800814e:	1c5a      	adds	r2, r3, #1
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8008156:	2300      	movs	r3, #0
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f001 fe2f 	bl	8009dcc <USBD_LL_Start>
 800816e:	4603      	mov	r3, r0
}
 8008170:	4618      	mov	r0, r3
 8008172:	3708      	adds	r7, #8
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008180:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008182:	4618      	mov	r0, r3
 8008184:	370c      	adds	r7, #12
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr

0800818e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800818e:	b580      	push	{r7, lr}
 8008190:	b084      	sub	sp, #16
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
 8008196:	460b      	mov	r3, r1
 8008198:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800819a:	2300      	movs	r3, #0
 800819c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d009      	beq.n	80081bc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	78fa      	ldrb	r2, [r7, #3]
 80081b2:	4611      	mov	r1, r2
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	4798      	blx	r3
 80081b8:	4603      	mov	r3, r0
 80081ba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}

080081c6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b084      	sub	sp, #16
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
 80081ce:	460b      	mov	r3, r1
 80081d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80081d2:	2300      	movs	r3, #0
 80081d4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	78fa      	ldrb	r2, [r7, #3]
 80081e0:	4611      	mov	r1, r2
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	4798      	blx	r3
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d001      	beq.n	80081f0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80081ec:	2303      	movs	r3, #3
 80081ee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b084      	sub	sp, #16
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800820a:	6839      	ldr	r1, [r7, #0]
 800820c:	4618      	mov	r0, r3
 800820e:	f001 f938 	bl	8009482 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2201      	movs	r2, #1
 8008216:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008220:	461a      	mov	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800822e:	f003 031f 	and.w	r3, r3, #31
 8008232:	2b02      	cmp	r3, #2
 8008234:	d01a      	beq.n	800826c <USBD_LL_SetupStage+0x72>
 8008236:	2b02      	cmp	r3, #2
 8008238:	d822      	bhi.n	8008280 <USBD_LL_SetupStage+0x86>
 800823a:	2b00      	cmp	r3, #0
 800823c:	d002      	beq.n	8008244 <USBD_LL_SetupStage+0x4a>
 800823e:	2b01      	cmp	r3, #1
 8008240:	d00a      	beq.n	8008258 <USBD_LL_SetupStage+0x5e>
 8008242:	e01d      	b.n	8008280 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800824a:	4619      	mov	r1, r3
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f000 fb65 	bl	800891c <USBD_StdDevReq>
 8008252:	4603      	mov	r3, r0
 8008254:	73fb      	strb	r3, [r7, #15]
      break;
 8008256:	e020      	b.n	800829a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800825e:	4619      	mov	r1, r3
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 fbcd 	bl	8008a00 <USBD_StdItfReq>
 8008266:	4603      	mov	r3, r0
 8008268:	73fb      	strb	r3, [r7, #15]
      break;
 800826a:	e016      	b.n	800829a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008272:	4619      	mov	r1, r3
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 fc2f 	bl	8008ad8 <USBD_StdEPReq>
 800827a:	4603      	mov	r3, r0
 800827c:	73fb      	strb	r3, [r7, #15]
      break;
 800827e:	e00c      	b.n	800829a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008286:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800828a:	b2db      	uxtb	r3, r3
 800828c:	4619      	mov	r1, r3
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f001 fe42 	bl	8009f18 <USBD_LL_StallEP>
 8008294:	4603      	mov	r3, r0
 8008296:	73fb      	strb	r3, [r7, #15]
      break;
 8008298:	bf00      	nop
  }

  return ret;
 800829a:	7bfb      	ldrb	r3, [r7, #15]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	460b      	mov	r3, r1
 80082ae:	607a      	str	r2, [r7, #4]
 80082b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80082b2:	2300      	movs	r3, #0
 80082b4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80082b6:	7afb      	ldrb	r3, [r7, #11]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d16e      	bne.n	800839a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80082c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80082ca:	2b03      	cmp	r3, #3
 80082cc:	f040 8098 	bne.w	8008400 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	689a      	ldr	r2, [r3, #8]
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	68db      	ldr	r3, [r3, #12]
 80082d8:	429a      	cmp	r2, r3
 80082da:	d913      	bls.n	8008304 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	689a      	ldr	r2, [r3, #8]
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	1ad2      	subs	r2, r2, r3
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	68da      	ldr	r2, [r3, #12]
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	4293      	cmp	r3, r2
 80082f4:	bf28      	it	cs
 80082f6:	4613      	movcs	r3, r2
 80082f8:	461a      	mov	r2, r3
 80082fa:	6879      	ldr	r1, [r7, #4]
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f001 f9b4 	bl	800966a <USBD_CtlContinueRx>
 8008302:	e07d      	b.n	8008400 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800830a:	f003 031f 	and.w	r3, r3, #31
 800830e:	2b02      	cmp	r3, #2
 8008310:	d014      	beq.n	800833c <USBD_LL_DataOutStage+0x98>
 8008312:	2b02      	cmp	r3, #2
 8008314:	d81d      	bhi.n	8008352 <USBD_LL_DataOutStage+0xae>
 8008316:	2b00      	cmp	r3, #0
 8008318:	d002      	beq.n	8008320 <USBD_LL_DataOutStage+0x7c>
 800831a:	2b01      	cmp	r3, #1
 800831c:	d003      	beq.n	8008326 <USBD_LL_DataOutStage+0x82>
 800831e:	e018      	b.n	8008352 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008320:	2300      	movs	r3, #0
 8008322:	75bb      	strb	r3, [r7, #22]
            break;
 8008324:	e018      	b.n	8008358 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800832c:	b2db      	uxtb	r3, r3
 800832e:	4619      	mov	r1, r3
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f000 fa64 	bl	80087fe <USBD_CoreFindIF>
 8008336:	4603      	mov	r3, r0
 8008338:	75bb      	strb	r3, [r7, #22]
            break;
 800833a:	e00d      	b.n	8008358 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008342:	b2db      	uxtb	r3, r3
 8008344:	4619      	mov	r1, r3
 8008346:	68f8      	ldr	r0, [r7, #12]
 8008348:	f000 fa66 	bl	8008818 <USBD_CoreFindEP>
 800834c:	4603      	mov	r3, r0
 800834e:	75bb      	strb	r3, [r7, #22]
            break;
 8008350:	e002      	b.n	8008358 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008352:	2300      	movs	r3, #0
 8008354:	75bb      	strb	r3, [r7, #22]
            break;
 8008356:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008358:	7dbb      	ldrb	r3, [r7, #22]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d119      	bne.n	8008392 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b03      	cmp	r3, #3
 8008368:	d113      	bne.n	8008392 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800836a:	7dba      	ldrb	r2, [r7, #22]
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	32ae      	adds	r2, #174	; 0xae
 8008370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d00b      	beq.n	8008392 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800837a:	7dba      	ldrb	r2, [r7, #22]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008382:	7dba      	ldrb	r2, [r7, #22]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	32ae      	adds	r2, #174	; 0xae
 8008388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	68f8      	ldr	r0, [r7, #12]
 8008390:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f001 f97a 	bl	800968c <USBD_CtlSendStatus>
 8008398:	e032      	b.n	8008400 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800839a:	7afb      	ldrb	r3, [r7, #11]
 800839c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	4619      	mov	r1, r3
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f000 fa37 	bl	8008818 <USBD_CoreFindEP>
 80083aa:	4603      	mov	r3, r0
 80083ac:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083ae:	7dbb      	ldrb	r3, [r7, #22]
 80083b0:	2bff      	cmp	r3, #255	; 0xff
 80083b2:	d025      	beq.n	8008400 <USBD_LL_DataOutStage+0x15c>
 80083b4:	7dbb      	ldrb	r3, [r7, #22]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d122      	bne.n	8008400 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b03      	cmp	r3, #3
 80083c4:	d117      	bne.n	80083f6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80083c6:	7dba      	ldrb	r2, [r7, #22]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	32ae      	adds	r2, #174	; 0xae
 80083cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083d0:	699b      	ldr	r3, [r3, #24]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00f      	beq.n	80083f6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80083d6:	7dba      	ldrb	r2, [r7, #22]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80083de:	7dba      	ldrb	r2, [r7, #22]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	32ae      	adds	r2, #174	; 0xae
 80083e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	7afa      	ldrb	r2, [r7, #11]
 80083ec:	4611      	mov	r1, r2
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	4798      	blx	r3
 80083f2:	4603      	mov	r3, r0
 80083f4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80083f6:	7dfb      	ldrb	r3, [r7, #23]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80083fc:	7dfb      	ldrb	r3, [r7, #23]
 80083fe:	e000      	b.n	8008402 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3718      	adds	r7, #24
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b086      	sub	sp, #24
 800840e:	af00      	add	r7, sp, #0
 8008410:	60f8      	str	r0, [r7, #12]
 8008412:	460b      	mov	r3, r1
 8008414:	607a      	str	r2, [r7, #4]
 8008416:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008418:	7afb      	ldrb	r3, [r7, #11]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d16f      	bne.n	80084fe <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	3314      	adds	r3, #20
 8008422:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800842a:	2b02      	cmp	r3, #2
 800842c:	d15a      	bne.n	80084e4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	689a      	ldr	r2, [r3, #8]
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	68db      	ldr	r3, [r3, #12]
 8008436:	429a      	cmp	r2, r3
 8008438:	d914      	bls.n	8008464 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	689a      	ldr	r2, [r3, #8]
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	68db      	ldr	r3, [r3, #12]
 8008442:	1ad2      	subs	r2, r2, r3
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	461a      	mov	r2, r3
 800844e:	6879      	ldr	r1, [r7, #4]
 8008450:	68f8      	ldr	r0, [r7, #12]
 8008452:	f001 f8dc 	bl	800960e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008456:	2300      	movs	r3, #0
 8008458:	2200      	movs	r2, #0
 800845a:	2100      	movs	r1, #0
 800845c:	68f8      	ldr	r0, [r7, #12]
 800845e:	f001 fe61 	bl	800a124 <USBD_LL_PrepareReceive>
 8008462:	e03f      	b.n	80084e4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	68da      	ldr	r2, [r3, #12]
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	429a      	cmp	r2, r3
 800846e:	d11c      	bne.n	80084aa <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	685a      	ldr	r2, [r3, #4]
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008478:	429a      	cmp	r2, r3
 800847a:	d316      	bcc.n	80084aa <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	685a      	ldr	r2, [r3, #4]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008486:	429a      	cmp	r2, r3
 8008488:	d20f      	bcs.n	80084aa <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800848a:	2200      	movs	r2, #0
 800848c:	2100      	movs	r1, #0
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f001 f8bd 	bl	800960e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800849c:	2300      	movs	r3, #0
 800849e:	2200      	movs	r2, #0
 80084a0:	2100      	movs	r1, #0
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f001 fe3e 	bl	800a124 <USBD_LL_PrepareReceive>
 80084a8:	e01c      	b.n	80084e4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	2b03      	cmp	r3, #3
 80084b4:	d10f      	bne.n	80084d6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d009      	beq.n	80084d6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80084d6:	2180      	movs	r1, #128	; 0x80
 80084d8:	68f8      	ldr	r0, [r7, #12]
 80084da:	f001 fd1d 	bl	8009f18 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f001 f8e7 	bl	80096b2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d03a      	beq.n	8008564 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80084ee:	68f8      	ldr	r0, [r7, #12]
 80084f0:	f7ff fe42 	bl	8008178 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80084fc:	e032      	b.n	8008564 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80084fe:	7afb      	ldrb	r3, [r7, #11]
 8008500:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008504:	b2db      	uxtb	r3, r3
 8008506:	4619      	mov	r1, r3
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f000 f985 	bl	8008818 <USBD_CoreFindEP>
 800850e:	4603      	mov	r3, r0
 8008510:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008512:	7dfb      	ldrb	r3, [r7, #23]
 8008514:	2bff      	cmp	r3, #255	; 0xff
 8008516:	d025      	beq.n	8008564 <USBD_LL_DataInStage+0x15a>
 8008518:	7dfb      	ldrb	r3, [r7, #23]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d122      	bne.n	8008564 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008524:	b2db      	uxtb	r3, r3
 8008526:	2b03      	cmp	r3, #3
 8008528:	d11c      	bne.n	8008564 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800852a:	7dfa      	ldrb	r2, [r7, #23]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	32ae      	adds	r2, #174	; 0xae
 8008530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008534:	695b      	ldr	r3, [r3, #20]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d014      	beq.n	8008564 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800853a:	7dfa      	ldrb	r2, [r7, #23]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008542:	7dfa      	ldrb	r2, [r7, #23]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	32ae      	adds	r2, #174	; 0xae
 8008548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	7afa      	ldrb	r2, [r7, #11]
 8008550:	4611      	mov	r1, r2
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	4798      	blx	r3
 8008556:	4603      	mov	r3, r0
 8008558:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800855a:	7dbb      	ldrb	r3, [r7, #22]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d001      	beq.n	8008564 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008560:	7dbb      	ldrb	r3, [r7, #22]
 8008562:	e000      	b.n	8008566 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008564:	2300      	movs	r3, #0
}
 8008566:	4618      	mov	r0, r3
 8008568:	3718      	adds	r7, #24
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b084      	sub	sp, #16
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008576:	2300      	movs	r3, #0
 8008578:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2201      	movs	r2, #1
 800857e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2200      	movs	r2, #0
 8008586:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d014      	beq.n	80085d4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00e      	beq.n	80085d4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	6852      	ldr	r2, [r2, #4]
 80085c2:	b2d2      	uxtb	r2, r2
 80085c4:	4611      	mov	r1, r2
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	4798      	blx	r3
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d001      	beq.n	80085d4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80085d0:	2303      	movs	r3, #3
 80085d2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80085d4:	2340      	movs	r3, #64	; 0x40
 80085d6:	2200      	movs	r2, #0
 80085d8:	2100      	movs	r1, #0
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f001 fc28 	bl	8009e30 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2240      	movs	r2, #64	; 0x40
 80085ec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80085f0:	2340      	movs	r3, #64	; 0x40
 80085f2:	2200      	movs	r2, #0
 80085f4:	2180      	movs	r1, #128	; 0x80
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f001 fc1a 	bl	8009e30 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2240      	movs	r2, #64	; 0x40
 8008606:	621a      	str	r2, [r3, #32]

  return ret;
 8008608:	7bfb      	ldrb	r3, [r7, #15]
}
 800860a:	4618      	mov	r0, r3
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}

08008612 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008612:	b480      	push	{r7}
 8008614:	b083      	sub	sp, #12
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
 800861a:	460b      	mov	r3, r1
 800861c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	78fa      	ldrb	r2, [r7, #3]
 8008622:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008624:	2300      	movs	r3, #0
}
 8008626:	4618      	mov	r0, r3
 8008628:	370c      	adds	r7, #12
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr

08008632 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008632:	b480      	push	{r7}
 8008634:	b083      	sub	sp, #12
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008640:	b2db      	uxtb	r3, r3
 8008642:	2b04      	cmp	r3, #4
 8008644:	d006      	beq.n	8008654 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800864c:	b2da      	uxtb	r2, r3
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2204      	movs	r2, #4
 8008658:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800865c:	2300      	movs	r3, #0
}
 800865e:	4618      	mov	r0, r3
 8008660:	370c      	adds	r7, #12
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr

0800866a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800866a:	b480      	push	{r7}
 800866c:	b083      	sub	sp, #12
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b04      	cmp	r3, #4
 800867c:	d106      	bne.n	800868c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008684:	b2da      	uxtb	r2, r3
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	370c      	adds	r7, #12
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b082      	sub	sp, #8
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b03      	cmp	r3, #3
 80086ac:	d110      	bne.n	80086d0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00b      	beq.n	80086d0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d005      	beq.n	80086d0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ca:	69db      	ldr	r3, [r3, #28]
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80086d0:	2300      	movs	r3, #0
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3708      	adds	r7, #8
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b082      	sub	sp, #8
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
 80086e2:	460b      	mov	r3, r1
 80086e4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	32ae      	adds	r2, #174	; 0xae
 80086f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d101      	bne.n	80086fc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80086f8:	2303      	movs	r3, #3
 80086fa:	e01c      	b.n	8008736 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2b03      	cmp	r3, #3
 8008706:	d115      	bne.n	8008734 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	32ae      	adds	r2, #174	; 0xae
 8008712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d00b      	beq.n	8008734 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	32ae      	adds	r2, #174	; 0xae
 8008726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800872a:	6a1b      	ldr	r3, [r3, #32]
 800872c:	78fa      	ldrb	r2, [r7, #3]
 800872e:	4611      	mov	r1, r2
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3708      	adds	r7, #8
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800873e:	b580      	push	{r7, lr}
 8008740:	b082      	sub	sp, #8
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
 8008746:	460b      	mov	r3, r1
 8008748:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	32ae      	adds	r2, #174	; 0xae
 8008754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d101      	bne.n	8008760 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800875c:	2303      	movs	r3, #3
 800875e:	e01c      	b.n	800879a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008766:	b2db      	uxtb	r3, r3
 8008768:	2b03      	cmp	r3, #3
 800876a:	d115      	bne.n	8008798 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	32ae      	adds	r2, #174	; 0xae
 8008776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800877a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00b      	beq.n	8008798 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	32ae      	adds	r2, #174	; 0xae
 800878a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800878e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008790:	78fa      	ldrb	r2, [r7, #3]
 8008792:	4611      	mov	r1, r2
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008798:	2300      	movs	r3, #0
}
 800879a:	4618      	mov	r0, r3
 800879c:	3708      	adds	r7, #8
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80087a2:	b480      	push	{r7}
 80087a4:	b083      	sub	sp, #12
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80087c0:	2300      	movs	r3, #0
 80087c2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00e      	beq.n	80087f4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	6852      	ldr	r2, [r2, #4]
 80087e2:	b2d2      	uxtb	r2, r2
 80087e4:	4611      	mov	r1, r2
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	4798      	blx	r3
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d001      	beq.n	80087f4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80087f0:	2303      	movs	r3, #3
 80087f2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80087fe:	b480      	push	{r7}
 8008800:	b083      	sub	sp, #12
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	460b      	mov	r3, r1
 8008808:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800880a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800880c:	4618      	mov	r0, r3
 800880e:	370c      	adds	r7, #12
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008818:	b480      	push	{r7}
 800881a:	b083      	sub	sp, #12
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	460b      	mov	r3, r1
 8008822:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008824:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008826:	4618      	mov	r0, r3
 8008828:	370c      	adds	r7, #12
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr

08008832 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b086      	sub	sp, #24
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	460b      	mov	r3, r1
 800883c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008846:	2300      	movs	r3, #0
 8008848:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	885b      	ldrh	r3, [r3, #2]
 800884e:	b29a      	uxth	r2, r3
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	b29b      	uxth	r3, r3
 8008856:	429a      	cmp	r2, r3
 8008858:	d920      	bls.n	800889c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	b29b      	uxth	r3, r3
 8008860:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008862:	e013      	b.n	800888c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008864:	f107 030a 	add.w	r3, r7, #10
 8008868:	4619      	mov	r1, r3
 800886a:	6978      	ldr	r0, [r7, #20]
 800886c:	f000 f81b 	bl	80088a6 <USBD_GetNextDesc>
 8008870:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	785b      	ldrb	r3, [r3, #1]
 8008876:	2b05      	cmp	r3, #5
 8008878:	d108      	bne.n	800888c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	789b      	ldrb	r3, [r3, #2]
 8008882:	78fa      	ldrb	r2, [r7, #3]
 8008884:	429a      	cmp	r2, r3
 8008886:	d008      	beq.n	800889a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008888:	2300      	movs	r3, #0
 800888a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	885b      	ldrh	r3, [r3, #2]
 8008890:	b29a      	uxth	r2, r3
 8008892:	897b      	ldrh	r3, [r7, #10]
 8008894:	429a      	cmp	r2, r3
 8008896:	d8e5      	bhi.n	8008864 <USBD_GetEpDesc+0x32>
 8008898:	e000      	b.n	800889c <USBD_GetEpDesc+0x6a>
          break;
 800889a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800889c:	693b      	ldr	r3, [r7, #16]
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3718      	adds	r7, #24
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80088a6:	b480      	push	{r7}
 80088a8:	b085      	sub	sp, #20
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	881a      	ldrh	r2, [r3, #0]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	b29b      	uxth	r3, r3
 80088be:	4413      	add	r3, r2
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	461a      	mov	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4413      	add	r3, r2
 80088d0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80088d2:	68fb      	ldr	r3, [r7, #12]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3714      	adds	r7, #20
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b087      	sub	sp, #28
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	3301      	adds	r3, #1
 80088f6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80088fe:	8a3b      	ldrh	r3, [r7, #16]
 8008900:	021b      	lsls	r3, r3, #8
 8008902:	b21a      	sxth	r2, r3
 8008904:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008908:	4313      	orrs	r3, r2
 800890a:	b21b      	sxth	r3, r3
 800890c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800890e:	89fb      	ldrh	r3, [r7, #14]
}
 8008910:	4618      	mov	r0, r3
 8008912:	371c      	adds	r7, #28
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008926:	2300      	movs	r3, #0
 8008928:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008932:	2b40      	cmp	r3, #64	; 0x40
 8008934:	d005      	beq.n	8008942 <USBD_StdDevReq+0x26>
 8008936:	2b40      	cmp	r3, #64	; 0x40
 8008938:	d857      	bhi.n	80089ea <USBD_StdDevReq+0xce>
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00f      	beq.n	800895e <USBD_StdDevReq+0x42>
 800893e:	2b20      	cmp	r3, #32
 8008940:	d153      	bne.n	80089ea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	32ae      	adds	r2, #174	; 0xae
 800894c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	6839      	ldr	r1, [r7, #0]
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	4798      	blx	r3
 8008958:	4603      	mov	r3, r0
 800895a:	73fb      	strb	r3, [r7, #15]
      break;
 800895c:	e04a      	b.n	80089f4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	785b      	ldrb	r3, [r3, #1]
 8008962:	2b09      	cmp	r3, #9
 8008964:	d83b      	bhi.n	80089de <USBD_StdDevReq+0xc2>
 8008966:	a201      	add	r2, pc, #4	; (adr r2, 800896c <USBD_StdDevReq+0x50>)
 8008968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800896c:	080089c1 	.word	0x080089c1
 8008970:	080089d5 	.word	0x080089d5
 8008974:	080089df 	.word	0x080089df
 8008978:	080089cb 	.word	0x080089cb
 800897c:	080089df 	.word	0x080089df
 8008980:	0800899f 	.word	0x0800899f
 8008984:	08008995 	.word	0x08008995
 8008988:	080089df 	.word	0x080089df
 800898c:	080089b7 	.word	0x080089b7
 8008990:	080089a9 	.word	0x080089a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008994:	6839      	ldr	r1, [r7, #0]
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 fa3c 	bl	8008e14 <USBD_GetDescriptor>
          break;
 800899c:	e024      	b.n	80089e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800899e:	6839      	ldr	r1, [r7, #0]
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f000 fbcb 	bl	800913c <USBD_SetAddress>
          break;
 80089a6:	e01f      	b.n	80089e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80089a8:	6839      	ldr	r1, [r7, #0]
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 fc0a 	bl	80091c4 <USBD_SetConfig>
 80089b0:	4603      	mov	r3, r0
 80089b2:	73fb      	strb	r3, [r7, #15]
          break;
 80089b4:	e018      	b.n	80089e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80089b6:	6839      	ldr	r1, [r7, #0]
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 fcad 	bl	8009318 <USBD_GetConfig>
          break;
 80089be:	e013      	b.n	80089e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80089c0:	6839      	ldr	r1, [r7, #0]
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 fcde 	bl	8009384 <USBD_GetStatus>
          break;
 80089c8:	e00e      	b.n	80089e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80089ca:	6839      	ldr	r1, [r7, #0]
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 fd0d 	bl	80093ec <USBD_SetFeature>
          break;
 80089d2:	e009      	b.n	80089e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80089d4:	6839      	ldr	r1, [r7, #0]
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fd31 	bl	800943e <USBD_ClrFeature>
          break;
 80089dc:	e004      	b.n	80089e8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80089de:	6839      	ldr	r1, [r7, #0]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 fd88 	bl	80094f6 <USBD_CtlError>
          break;
 80089e6:	bf00      	nop
      }
      break;
 80089e8:	e004      	b.n	80089f4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80089ea:	6839      	ldr	r1, [r7, #0]
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 fd82 	bl	80094f6 <USBD_CtlError>
      break;
 80089f2:	bf00      	nop
  }

  return ret;
 80089f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop

08008a00 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a16:	2b40      	cmp	r3, #64	; 0x40
 8008a18:	d005      	beq.n	8008a26 <USBD_StdItfReq+0x26>
 8008a1a:	2b40      	cmp	r3, #64	; 0x40
 8008a1c:	d852      	bhi.n	8008ac4 <USBD_StdItfReq+0xc4>
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d001      	beq.n	8008a26 <USBD_StdItfReq+0x26>
 8008a22:	2b20      	cmp	r3, #32
 8008a24:	d14e      	bne.n	8008ac4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	3b01      	subs	r3, #1
 8008a30:	2b02      	cmp	r3, #2
 8008a32:	d840      	bhi.n	8008ab6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	889b      	ldrh	r3, [r3, #4]
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d836      	bhi.n	8008aac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	889b      	ldrh	r3, [r3, #4]
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	4619      	mov	r1, r3
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7ff fed9 	bl	80087fe <USBD_CoreFindIF>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a50:	7bbb      	ldrb	r3, [r7, #14]
 8008a52:	2bff      	cmp	r3, #255	; 0xff
 8008a54:	d01d      	beq.n	8008a92 <USBD_StdItfReq+0x92>
 8008a56:	7bbb      	ldrb	r3, [r7, #14]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d11a      	bne.n	8008a92 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008a5c:	7bba      	ldrb	r2, [r7, #14]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	32ae      	adds	r2, #174	; 0xae
 8008a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d00f      	beq.n	8008a8c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008a6c:	7bba      	ldrb	r2, [r7, #14]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008a74:	7bba      	ldrb	r2, [r7, #14]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	32ae      	adds	r2, #174	; 0xae
 8008a7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	6839      	ldr	r1, [r7, #0]
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	4798      	blx	r3
 8008a86:	4603      	mov	r3, r0
 8008a88:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a8a:	e004      	b.n	8008a96 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008a8c:	2303      	movs	r3, #3
 8008a8e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a90:	e001      	b.n	8008a96 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008a92:	2303      	movs	r3, #3
 8008a94:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	88db      	ldrh	r3, [r3, #6]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d110      	bne.n	8008ac0 <USBD_StdItfReq+0xc0>
 8008a9e:	7bfb      	ldrb	r3, [r7, #15]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d10d      	bne.n	8008ac0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 fdf1 	bl	800968c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008aaa:	e009      	b.n	8008ac0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008aac:	6839      	ldr	r1, [r7, #0]
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fd21 	bl	80094f6 <USBD_CtlError>
          break;
 8008ab4:	e004      	b.n	8008ac0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008ab6:	6839      	ldr	r1, [r7, #0]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 fd1c 	bl	80094f6 <USBD_CtlError>
          break;
 8008abe:	e000      	b.n	8008ac2 <USBD_StdItfReq+0xc2>
          break;
 8008ac0:	bf00      	nop
      }
      break;
 8008ac2:	e004      	b.n	8008ace <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008ac4:	6839      	ldr	r1, [r7, #0]
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 fd15 	bl	80094f6 <USBD_CtlError>
      break;
 8008acc:	bf00      	nop
  }

  return ret;
 8008ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	889b      	ldrh	r3, [r3, #4]
 8008aea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008af4:	2b40      	cmp	r3, #64	; 0x40
 8008af6:	d007      	beq.n	8008b08 <USBD_StdEPReq+0x30>
 8008af8:	2b40      	cmp	r3, #64	; 0x40
 8008afa:	f200 817f 	bhi.w	8008dfc <USBD_StdEPReq+0x324>
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d02a      	beq.n	8008b58 <USBD_StdEPReq+0x80>
 8008b02:	2b20      	cmp	r3, #32
 8008b04:	f040 817a 	bne.w	8008dfc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008b08:	7bbb      	ldrb	r3, [r7, #14]
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f7ff fe83 	bl	8008818 <USBD_CoreFindEP>
 8008b12:	4603      	mov	r3, r0
 8008b14:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b16:	7b7b      	ldrb	r3, [r7, #13]
 8008b18:	2bff      	cmp	r3, #255	; 0xff
 8008b1a:	f000 8174 	beq.w	8008e06 <USBD_StdEPReq+0x32e>
 8008b1e:	7b7b      	ldrb	r3, [r7, #13]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f040 8170 	bne.w	8008e06 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008b26:	7b7a      	ldrb	r2, [r7, #13]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008b2e:	7b7a      	ldrb	r2, [r7, #13]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	32ae      	adds	r2, #174	; 0xae
 8008b34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	f000 8163 	beq.w	8008e06 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008b40:	7b7a      	ldrb	r2, [r7, #13]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	32ae      	adds	r2, #174	; 0xae
 8008b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	6839      	ldr	r1, [r7, #0]
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	4798      	blx	r3
 8008b52:	4603      	mov	r3, r0
 8008b54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008b56:	e156      	b.n	8008e06 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	785b      	ldrb	r3, [r3, #1]
 8008b5c:	2b03      	cmp	r3, #3
 8008b5e:	d008      	beq.n	8008b72 <USBD_StdEPReq+0x9a>
 8008b60:	2b03      	cmp	r3, #3
 8008b62:	f300 8145 	bgt.w	8008df0 <USBD_StdEPReq+0x318>
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 809b 	beq.w	8008ca2 <USBD_StdEPReq+0x1ca>
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d03c      	beq.n	8008bea <USBD_StdEPReq+0x112>
 8008b70:	e13e      	b.n	8008df0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	2b02      	cmp	r3, #2
 8008b7c:	d002      	beq.n	8008b84 <USBD_StdEPReq+0xac>
 8008b7e:	2b03      	cmp	r3, #3
 8008b80:	d016      	beq.n	8008bb0 <USBD_StdEPReq+0xd8>
 8008b82:	e02c      	b.n	8008bde <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b84:	7bbb      	ldrb	r3, [r7, #14]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00d      	beq.n	8008ba6 <USBD_StdEPReq+0xce>
 8008b8a:	7bbb      	ldrb	r3, [r7, #14]
 8008b8c:	2b80      	cmp	r3, #128	; 0x80
 8008b8e:	d00a      	beq.n	8008ba6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b90:	7bbb      	ldrb	r3, [r7, #14]
 8008b92:	4619      	mov	r1, r3
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f001 f9bf 	bl	8009f18 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b9a:	2180      	movs	r1, #128	; 0x80
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f001 f9bb 	bl	8009f18 <USBD_LL_StallEP>
 8008ba2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008ba4:	e020      	b.n	8008be8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008ba6:	6839      	ldr	r1, [r7, #0]
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 fca4 	bl	80094f6 <USBD_CtlError>
              break;
 8008bae:	e01b      	b.n	8008be8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	885b      	ldrh	r3, [r3, #2]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d10e      	bne.n	8008bd6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008bb8:	7bbb      	ldrb	r3, [r7, #14]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d00b      	beq.n	8008bd6 <USBD_StdEPReq+0xfe>
 8008bbe:	7bbb      	ldrb	r3, [r7, #14]
 8008bc0:	2b80      	cmp	r3, #128	; 0x80
 8008bc2:	d008      	beq.n	8008bd6 <USBD_StdEPReq+0xfe>
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	88db      	ldrh	r3, [r3, #6]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d104      	bne.n	8008bd6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bcc:	7bbb      	ldrb	r3, [r7, #14]
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f001 f9a1 	bl	8009f18 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 fd58 	bl	800968c <USBD_CtlSendStatus>

              break;
 8008bdc:	e004      	b.n	8008be8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008bde:	6839      	ldr	r1, [r7, #0]
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 fc88 	bl	80094f6 <USBD_CtlError>
              break;
 8008be6:	bf00      	nop
          }
          break;
 8008be8:	e107      	b.n	8008dfa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	d002      	beq.n	8008bfc <USBD_StdEPReq+0x124>
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d016      	beq.n	8008c28 <USBD_StdEPReq+0x150>
 8008bfa:	e04b      	b.n	8008c94 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bfc:	7bbb      	ldrb	r3, [r7, #14]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00d      	beq.n	8008c1e <USBD_StdEPReq+0x146>
 8008c02:	7bbb      	ldrb	r3, [r7, #14]
 8008c04:	2b80      	cmp	r3, #128	; 0x80
 8008c06:	d00a      	beq.n	8008c1e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c08:	7bbb      	ldrb	r3, [r7, #14]
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f001 f983 	bl	8009f18 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c12:	2180      	movs	r1, #128	; 0x80
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f001 f97f 	bl	8009f18 <USBD_LL_StallEP>
 8008c1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c1c:	e040      	b.n	8008ca0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008c1e:	6839      	ldr	r1, [r7, #0]
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 fc68 	bl	80094f6 <USBD_CtlError>
              break;
 8008c26:	e03b      	b.n	8008ca0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	885b      	ldrh	r3, [r3, #2]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d136      	bne.n	8008c9e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c30:	7bbb      	ldrb	r3, [r7, #14]
 8008c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d004      	beq.n	8008c44 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c3a:	7bbb      	ldrb	r3, [r7, #14]
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f001 f9a0 	bl	8009f84 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fd21 	bl	800968c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008c4a:	7bbb      	ldrb	r3, [r7, #14]
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f7ff fde2 	bl	8008818 <USBD_CoreFindEP>
 8008c54:	4603      	mov	r3, r0
 8008c56:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008c58:	7b7b      	ldrb	r3, [r7, #13]
 8008c5a:	2bff      	cmp	r3, #255	; 0xff
 8008c5c:	d01f      	beq.n	8008c9e <USBD_StdEPReq+0x1c6>
 8008c5e:	7b7b      	ldrb	r3, [r7, #13]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d11c      	bne.n	8008c9e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008c64:	7b7a      	ldrb	r2, [r7, #13]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008c6c:	7b7a      	ldrb	r2, [r7, #13]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	32ae      	adds	r2, #174	; 0xae
 8008c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d010      	beq.n	8008c9e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008c7c:	7b7a      	ldrb	r2, [r7, #13]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	32ae      	adds	r2, #174	; 0xae
 8008c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	6839      	ldr	r1, [r7, #0]
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	4798      	blx	r3
 8008c8e:	4603      	mov	r3, r0
 8008c90:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008c92:	e004      	b.n	8008c9e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008c94:	6839      	ldr	r1, [r7, #0]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 fc2d 	bl	80094f6 <USBD_CtlError>
              break;
 8008c9c:	e000      	b.n	8008ca0 <USBD_StdEPReq+0x1c8>
              break;
 8008c9e:	bf00      	nop
          }
          break;
 8008ca0:	e0ab      	b.n	8008dfa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	2b02      	cmp	r3, #2
 8008cac:	d002      	beq.n	8008cb4 <USBD_StdEPReq+0x1dc>
 8008cae:	2b03      	cmp	r3, #3
 8008cb0:	d032      	beq.n	8008d18 <USBD_StdEPReq+0x240>
 8008cb2:	e097      	b.n	8008de4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008cb4:	7bbb      	ldrb	r3, [r7, #14]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d007      	beq.n	8008cca <USBD_StdEPReq+0x1f2>
 8008cba:	7bbb      	ldrb	r3, [r7, #14]
 8008cbc:	2b80      	cmp	r3, #128	; 0x80
 8008cbe:	d004      	beq.n	8008cca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fc17 	bl	80094f6 <USBD_CtlError>
                break;
 8008cc8:	e091      	b.n	8008dee <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	da0b      	bge.n	8008cea <USBD_StdEPReq+0x212>
 8008cd2:	7bbb      	ldrb	r3, [r7, #14]
 8008cd4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cd8:	4613      	mov	r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	4413      	add	r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	3310      	adds	r3, #16
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	e00b      	b.n	8008d02 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008cea:	7bbb      	ldrb	r3, [r7, #14]
 8008cec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cf0:	4613      	mov	r3, r2
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	4413      	add	r3, r2
 8008cf6:	009b      	lsls	r3, r3, #2
 8008cf8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	4413      	add	r3, r2
 8008d00:	3304      	adds	r3, #4
 8008d02:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	2200      	movs	r2, #0
 8008d08:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	2202      	movs	r2, #2
 8008d0e:	4619      	mov	r1, r3
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 fc61 	bl	80095d8 <USBD_CtlSendData>
              break;
 8008d16:	e06a      	b.n	8008dee <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008d18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	da11      	bge.n	8008d44 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d20:	7bbb      	ldrb	r3, [r7, #14]
 8008d22:	f003 020f 	and.w	r2, r3, #15
 8008d26:	6879      	ldr	r1, [r7, #4]
 8008d28:	4613      	mov	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	440b      	add	r3, r1
 8008d32:	3324      	adds	r3, #36	; 0x24
 8008d34:	881b      	ldrh	r3, [r3, #0]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d117      	bne.n	8008d6a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008d3a:	6839      	ldr	r1, [r7, #0]
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 fbda 	bl	80094f6 <USBD_CtlError>
                  break;
 8008d42:	e054      	b.n	8008dee <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008d44:	7bbb      	ldrb	r3, [r7, #14]
 8008d46:	f003 020f 	and.w	r2, r3, #15
 8008d4a:	6879      	ldr	r1, [r7, #4]
 8008d4c:	4613      	mov	r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4413      	add	r3, r2
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	440b      	add	r3, r1
 8008d56:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008d5a:	881b      	ldrh	r3, [r3, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d104      	bne.n	8008d6a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008d60:	6839      	ldr	r1, [r7, #0]
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 fbc7 	bl	80094f6 <USBD_CtlError>
                  break;
 8008d68:	e041      	b.n	8008dee <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	da0b      	bge.n	8008d8a <USBD_StdEPReq+0x2b2>
 8008d72:	7bbb      	ldrb	r3, [r7, #14]
 8008d74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d78:	4613      	mov	r3, r2
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	4413      	add	r3, r2
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	3310      	adds	r3, #16
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	4413      	add	r3, r2
 8008d86:	3304      	adds	r3, #4
 8008d88:	e00b      	b.n	8008da2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d8a:	7bbb      	ldrb	r3, [r7, #14]
 8008d8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d90:	4613      	mov	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	4413      	add	r3, r2
 8008da0:	3304      	adds	r3, #4
 8008da2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008da4:	7bbb      	ldrb	r3, [r7, #14]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d002      	beq.n	8008db0 <USBD_StdEPReq+0x2d8>
 8008daa:	7bbb      	ldrb	r3, [r7, #14]
 8008dac:	2b80      	cmp	r3, #128	; 0x80
 8008dae:	d103      	bne.n	8008db8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	2200      	movs	r2, #0
 8008db4:	601a      	str	r2, [r3, #0]
 8008db6:	e00e      	b.n	8008dd6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008db8:	7bbb      	ldrb	r3, [r7, #14]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f001 f917 	bl	8009ff0 <USBD_LL_IsStallEP>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d003      	beq.n	8008dd0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	2201      	movs	r2, #1
 8008dcc:	601a      	str	r2, [r3, #0]
 8008dce:	e002      	b.n	8008dd6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2202      	movs	r2, #2
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fbfb 	bl	80095d8 <USBD_CtlSendData>
              break;
 8008de2:	e004      	b.n	8008dee <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008de4:	6839      	ldr	r1, [r7, #0]
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 fb85 	bl	80094f6 <USBD_CtlError>
              break;
 8008dec:	bf00      	nop
          }
          break;
 8008dee:	e004      	b.n	8008dfa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008df0:	6839      	ldr	r1, [r7, #0]
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 fb7f 	bl	80094f6 <USBD_CtlError>
          break;
 8008df8:	bf00      	nop
      }
      break;
 8008dfa:	e005      	b.n	8008e08 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008dfc:	6839      	ldr	r1, [r7, #0]
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 fb79 	bl	80094f6 <USBD_CtlError>
      break;
 8008e04:	e000      	b.n	8008e08 <USBD_StdEPReq+0x330>
      break;
 8008e06:	bf00      	nop
  }

  return ret;
 8008e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3710      	adds	r7, #16
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
	...

08008e14 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008e22:	2300      	movs	r3, #0
 8008e24:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008e26:	2300      	movs	r3, #0
 8008e28:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	885b      	ldrh	r3, [r3, #2]
 8008e2e:	0a1b      	lsrs	r3, r3, #8
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	3b01      	subs	r3, #1
 8008e34:	2b0e      	cmp	r3, #14
 8008e36:	f200 8152 	bhi.w	80090de <USBD_GetDescriptor+0x2ca>
 8008e3a:	a201      	add	r2, pc, #4	; (adr r2, 8008e40 <USBD_GetDescriptor+0x2c>)
 8008e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e40:	08008eb1 	.word	0x08008eb1
 8008e44:	08008ec9 	.word	0x08008ec9
 8008e48:	08008f09 	.word	0x08008f09
 8008e4c:	080090df 	.word	0x080090df
 8008e50:	080090df 	.word	0x080090df
 8008e54:	0800907f 	.word	0x0800907f
 8008e58:	080090ab 	.word	0x080090ab
 8008e5c:	080090df 	.word	0x080090df
 8008e60:	080090df 	.word	0x080090df
 8008e64:	080090df 	.word	0x080090df
 8008e68:	080090df 	.word	0x080090df
 8008e6c:	080090df 	.word	0x080090df
 8008e70:	080090df 	.word	0x080090df
 8008e74:	080090df 	.word	0x080090df
 8008e78:	08008e7d 	.word	0x08008e7d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e82:	69db      	ldr	r3, [r3, #28]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00b      	beq.n	8008ea0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e8e:	69db      	ldr	r3, [r3, #28]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	7c12      	ldrb	r2, [r2, #16]
 8008e94:	f107 0108 	add.w	r1, r7, #8
 8008e98:	4610      	mov	r0, r2
 8008e9a:	4798      	blx	r3
 8008e9c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e9e:	e126      	b.n	80090ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fb27 	bl	80094f6 <USBD_CtlError>
        err++;
 8008ea8:	7afb      	ldrb	r3, [r7, #11]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	72fb      	strb	r3, [r7, #11]
      break;
 8008eae:	e11e      	b.n	80090ee <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	687a      	ldr	r2, [r7, #4]
 8008eba:	7c12      	ldrb	r2, [r2, #16]
 8008ebc:	f107 0108 	add.w	r1, r7, #8
 8008ec0:	4610      	mov	r0, r2
 8008ec2:	4798      	blx	r3
 8008ec4:	60f8      	str	r0, [r7, #12]
      break;
 8008ec6:	e112      	b.n	80090ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	7c1b      	ldrb	r3, [r3, #16]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d10d      	bne.n	8008eec <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed8:	f107 0208 	add.w	r2, r7, #8
 8008edc:	4610      	mov	r0, r2
 8008ede:	4798      	blx	r3
 8008ee0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	2202      	movs	r2, #2
 8008ee8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008eea:	e100      	b.n	80090ee <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ef4:	f107 0208 	add.w	r2, r7, #8
 8008ef8:	4610      	mov	r0, r2
 8008efa:	4798      	blx	r3
 8008efc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3301      	adds	r3, #1
 8008f02:	2202      	movs	r2, #2
 8008f04:	701a      	strb	r2, [r3, #0]
      break;
 8008f06:	e0f2      	b.n	80090ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	885b      	ldrh	r3, [r3, #2]
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	f200 80ac 	bhi.w	800906c <USBD_GetDescriptor+0x258>
 8008f14:	a201      	add	r2, pc, #4	; (adr r2, 8008f1c <USBD_GetDescriptor+0x108>)
 8008f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f1a:	bf00      	nop
 8008f1c:	08008f35 	.word	0x08008f35
 8008f20:	08008f69 	.word	0x08008f69
 8008f24:	08008f9d 	.word	0x08008f9d
 8008f28:	08008fd1 	.word	0x08008fd1
 8008f2c:	08009005 	.word	0x08009005
 8008f30:	08009039 	.word	0x08009039
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00b      	beq.n	8008f58 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	7c12      	ldrb	r2, [r2, #16]
 8008f4c:	f107 0108 	add.w	r1, r7, #8
 8008f50:	4610      	mov	r0, r2
 8008f52:	4798      	blx	r3
 8008f54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f56:	e091      	b.n	800907c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f58:	6839      	ldr	r1, [r7, #0]
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 facb 	bl	80094f6 <USBD_CtlError>
            err++;
 8008f60:	7afb      	ldrb	r3, [r7, #11]
 8008f62:	3301      	adds	r3, #1
 8008f64:	72fb      	strb	r3, [r7, #11]
          break;
 8008f66:	e089      	b.n	800907c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	7c12      	ldrb	r2, [r2, #16]
 8008f80:	f107 0108 	add.w	r1, r7, #8
 8008f84:	4610      	mov	r0, r2
 8008f86:	4798      	blx	r3
 8008f88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f8a:	e077      	b.n	800907c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fab1 	bl	80094f6 <USBD_CtlError>
            err++;
 8008f94:	7afb      	ldrb	r3, [r7, #11]
 8008f96:	3301      	adds	r3, #1
 8008f98:	72fb      	strb	r3, [r7, #11]
          break;
 8008f9a:	e06f      	b.n	800907c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00b      	beq.n	8008fc0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	7c12      	ldrb	r2, [r2, #16]
 8008fb4:	f107 0108 	add.w	r1, r7, #8
 8008fb8:	4610      	mov	r0, r2
 8008fba:	4798      	blx	r3
 8008fbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fbe:	e05d      	b.n	800907c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008fc0:	6839      	ldr	r1, [r7, #0]
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 fa97 	bl	80094f6 <USBD_CtlError>
            err++;
 8008fc8:	7afb      	ldrb	r3, [r7, #11]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	72fb      	strb	r3, [r7, #11]
          break;
 8008fce:	e055      	b.n	800907c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00b      	beq.n	8008ff4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	7c12      	ldrb	r2, [r2, #16]
 8008fe8:	f107 0108 	add.w	r1, r7, #8
 8008fec:	4610      	mov	r0, r2
 8008fee:	4798      	blx	r3
 8008ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ff2:	e043      	b.n	800907c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fa7d 	bl	80094f6 <USBD_CtlError>
            err++;
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	3301      	adds	r3, #1
 8009000:	72fb      	strb	r3, [r7, #11]
          break;
 8009002:	e03b      	b.n	800907c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800900a:	695b      	ldr	r3, [r3, #20]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00b      	beq.n	8009028 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009016:	695b      	ldr	r3, [r3, #20]
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	7c12      	ldrb	r2, [r2, #16]
 800901c:	f107 0108 	add.w	r1, r7, #8
 8009020:	4610      	mov	r0, r2
 8009022:	4798      	blx	r3
 8009024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009026:	e029      	b.n	800907c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fa63 	bl	80094f6 <USBD_CtlError>
            err++;
 8009030:	7afb      	ldrb	r3, [r7, #11]
 8009032:	3301      	adds	r3, #1
 8009034:	72fb      	strb	r3, [r7, #11]
          break;
 8009036:	e021      	b.n	800907c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800903e:	699b      	ldr	r3, [r3, #24]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00b      	beq.n	800905c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800904a:	699b      	ldr	r3, [r3, #24]
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	7c12      	ldrb	r2, [r2, #16]
 8009050:	f107 0108 	add.w	r1, r7, #8
 8009054:	4610      	mov	r0, r2
 8009056:	4798      	blx	r3
 8009058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800905a:	e00f      	b.n	800907c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fa49 	bl	80094f6 <USBD_CtlError>
            err++;
 8009064:	7afb      	ldrb	r3, [r7, #11]
 8009066:	3301      	adds	r3, #1
 8009068:	72fb      	strb	r3, [r7, #11]
          break;
 800906a:	e007      	b.n	800907c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800906c:	6839      	ldr	r1, [r7, #0]
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 fa41 	bl	80094f6 <USBD_CtlError>
          err++;
 8009074:	7afb      	ldrb	r3, [r7, #11]
 8009076:	3301      	adds	r3, #1
 8009078:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800907a:	bf00      	nop
      }
      break;
 800907c:	e037      	b.n	80090ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	7c1b      	ldrb	r3, [r3, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d109      	bne.n	800909a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800908c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800908e:	f107 0208 	add.w	r2, r7, #8
 8009092:	4610      	mov	r0, r2
 8009094:	4798      	blx	r3
 8009096:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009098:	e029      	b.n	80090ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800909a:	6839      	ldr	r1, [r7, #0]
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fa2a 	bl	80094f6 <USBD_CtlError>
        err++;
 80090a2:	7afb      	ldrb	r3, [r7, #11]
 80090a4:	3301      	adds	r3, #1
 80090a6:	72fb      	strb	r3, [r7, #11]
      break;
 80090a8:	e021      	b.n	80090ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	7c1b      	ldrb	r3, [r3, #16]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10d      	bne.n	80090ce <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ba:	f107 0208 	add.w	r2, r7, #8
 80090be:	4610      	mov	r0, r2
 80090c0:	4798      	blx	r3
 80090c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	3301      	adds	r3, #1
 80090c8:	2207      	movs	r2, #7
 80090ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090cc:	e00f      	b.n	80090ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fa10 	bl	80094f6 <USBD_CtlError>
        err++;
 80090d6:	7afb      	ldrb	r3, [r7, #11]
 80090d8:	3301      	adds	r3, #1
 80090da:	72fb      	strb	r3, [r7, #11]
      break;
 80090dc:	e007      	b.n	80090ee <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80090de:	6839      	ldr	r1, [r7, #0]
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 fa08 	bl	80094f6 <USBD_CtlError>
      err++;
 80090e6:	7afb      	ldrb	r3, [r7, #11]
 80090e8:	3301      	adds	r3, #1
 80090ea:	72fb      	strb	r3, [r7, #11]
      break;
 80090ec:	bf00      	nop
  }

  if (err != 0U)
 80090ee:	7afb      	ldrb	r3, [r7, #11]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d11e      	bne.n	8009132 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	88db      	ldrh	r3, [r3, #6]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d016      	beq.n	800912a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80090fc:	893b      	ldrh	r3, [r7, #8]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00e      	beq.n	8009120 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	88da      	ldrh	r2, [r3, #6]
 8009106:	893b      	ldrh	r3, [r7, #8]
 8009108:	4293      	cmp	r3, r2
 800910a:	bf28      	it	cs
 800910c:	4613      	movcs	r3, r2
 800910e:	b29b      	uxth	r3, r3
 8009110:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009112:	893b      	ldrh	r3, [r7, #8]
 8009114:	461a      	mov	r2, r3
 8009116:	68f9      	ldr	r1, [r7, #12]
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fa5d 	bl	80095d8 <USBD_CtlSendData>
 800911e:	e009      	b.n	8009134 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009120:	6839      	ldr	r1, [r7, #0]
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 f9e7 	bl	80094f6 <USBD_CtlError>
 8009128:	e004      	b.n	8009134 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f000 faae 	bl	800968c <USBD_CtlSendStatus>
 8009130:	e000      	b.n	8009134 <USBD_GetDescriptor+0x320>
    return;
 8009132:	bf00      	nop
  }
}
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop

0800913c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	889b      	ldrh	r3, [r3, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d131      	bne.n	80091b2 <USBD_SetAddress+0x76>
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	88db      	ldrh	r3, [r3, #6]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d12d      	bne.n	80091b2 <USBD_SetAddress+0x76>
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	885b      	ldrh	r3, [r3, #2]
 800915a:	2b7f      	cmp	r3, #127	; 0x7f
 800915c:	d829      	bhi.n	80091b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	885b      	ldrh	r3, [r3, #2]
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009168:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b03      	cmp	r3, #3
 8009174:	d104      	bne.n	8009180 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009176:	6839      	ldr	r1, [r7, #0]
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f9bc 	bl	80094f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800917e:	e01d      	b.n	80091bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	7bfa      	ldrb	r2, [r7, #15]
 8009184:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009188:	7bfb      	ldrb	r3, [r7, #15]
 800918a:	4619      	mov	r1, r3
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 ff5b 	bl	800a048 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fa7a 	bl	800968c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009198:	7bfb      	ldrb	r3, [r7, #15]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d004      	beq.n	80091a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2202      	movs	r2, #2
 80091a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091a6:	e009      	b.n	80091bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091b0:	e004      	b.n	80091bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80091b2:	6839      	ldr	r1, [r7, #0]
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 f99e 	bl	80094f6 <USBD_CtlError>
  }
}
 80091ba:	bf00      	nop
 80091bc:	bf00      	nop
 80091be:	3710      	adds	r7, #16
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	885b      	ldrh	r3, [r3, #2]
 80091d6:	b2da      	uxtb	r2, r3
 80091d8:	4b4e      	ldr	r3, [pc, #312]	; (8009314 <USBD_SetConfig+0x150>)
 80091da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80091dc:	4b4d      	ldr	r3, [pc, #308]	; (8009314 <USBD_SetConfig+0x150>)
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d905      	bls.n	80091f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 f985 	bl	80094f6 <USBD_CtlError>
    return USBD_FAIL;
 80091ec:	2303      	movs	r3, #3
 80091ee:	e08c      	b.n	800930a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d002      	beq.n	8009202 <USBD_SetConfig+0x3e>
 80091fc:	2b03      	cmp	r3, #3
 80091fe:	d029      	beq.n	8009254 <USBD_SetConfig+0x90>
 8009200:	e075      	b.n	80092ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009202:	4b44      	ldr	r3, [pc, #272]	; (8009314 <USBD_SetConfig+0x150>)
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d020      	beq.n	800924c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800920a:	4b42      	ldr	r3, [pc, #264]	; (8009314 <USBD_SetConfig+0x150>)
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009214:	4b3f      	ldr	r3, [pc, #252]	; (8009314 <USBD_SetConfig+0x150>)
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	4619      	mov	r1, r3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f7fe ffb7 	bl	800818e <USBD_SetClassConfig>
 8009220:	4603      	mov	r3, r0
 8009222:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d008      	beq.n	800923c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800922a:	6839      	ldr	r1, [r7, #0]
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 f962 	bl	80094f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2202      	movs	r2, #2
 8009236:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800923a:	e065      	b.n	8009308 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 fa25 	bl	800968c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2203      	movs	r2, #3
 8009246:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800924a:	e05d      	b.n	8009308 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 fa1d 	bl	800968c <USBD_CtlSendStatus>
      break;
 8009252:	e059      	b.n	8009308 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009254:	4b2f      	ldr	r3, [pc, #188]	; (8009314 <USBD_SetConfig+0x150>)
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d112      	bne.n	8009282 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2202      	movs	r2, #2
 8009260:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009264:	4b2b      	ldr	r3, [pc, #172]	; (8009314 <USBD_SetConfig+0x150>)
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	461a      	mov	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800926e:	4b29      	ldr	r3, [pc, #164]	; (8009314 <USBD_SetConfig+0x150>)
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	4619      	mov	r1, r3
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f7fe ffa6 	bl	80081c6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fa06 	bl	800968c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009280:	e042      	b.n	8009308 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009282:	4b24      	ldr	r3, [pc, #144]	; (8009314 <USBD_SetConfig+0x150>)
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	461a      	mov	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	429a      	cmp	r2, r3
 800928e:	d02a      	beq.n	80092e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	b2db      	uxtb	r3, r3
 8009296:	4619      	mov	r1, r3
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f7fe ff94 	bl	80081c6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800929e:	4b1d      	ldr	r3, [pc, #116]	; (8009314 <USBD_SetConfig+0x150>)
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	461a      	mov	r2, r3
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80092a8:	4b1a      	ldr	r3, [pc, #104]	; (8009314 <USBD_SetConfig+0x150>)
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	4619      	mov	r1, r3
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7fe ff6d 	bl	800818e <USBD_SetClassConfig>
 80092b4:	4603      	mov	r3, r0
 80092b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00f      	beq.n	80092de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80092be:	6839      	ldr	r1, [r7, #0]
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f918 	bl	80094f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	4619      	mov	r1, r3
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f7fe ff79 	bl	80081c6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80092dc:	e014      	b.n	8009308 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f9d4 	bl	800968c <USBD_CtlSendStatus>
      break;
 80092e4:	e010      	b.n	8009308 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 f9d0 	bl	800968c <USBD_CtlSendStatus>
      break;
 80092ec:	e00c      	b.n	8009308 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80092ee:	6839      	ldr	r1, [r7, #0]
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 f900 	bl	80094f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092f6:	4b07      	ldr	r3, [pc, #28]	; (8009314 <USBD_SetConfig+0x150>)
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7fe ff62 	bl	80081c6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009302:	2303      	movs	r3, #3
 8009304:	73fb      	strb	r3, [r7, #15]
      break;
 8009306:	bf00      	nop
  }

  return ret;
 8009308:	7bfb      	ldrb	r3, [r7, #15]
}
 800930a:	4618      	mov	r0, r3
 800930c:	3710      	adds	r7, #16
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	200003b8 	.word	0x200003b8

08009318 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	88db      	ldrh	r3, [r3, #6]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d004      	beq.n	8009334 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800932a:	6839      	ldr	r1, [r7, #0]
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 f8e2 	bl	80094f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009332:	e023      	b.n	800937c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800933a:	b2db      	uxtb	r3, r3
 800933c:	2b02      	cmp	r3, #2
 800933e:	dc02      	bgt.n	8009346 <USBD_GetConfig+0x2e>
 8009340:	2b00      	cmp	r3, #0
 8009342:	dc03      	bgt.n	800934c <USBD_GetConfig+0x34>
 8009344:	e015      	b.n	8009372 <USBD_GetConfig+0x5a>
 8009346:	2b03      	cmp	r3, #3
 8009348:	d00b      	beq.n	8009362 <USBD_GetConfig+0x4a>
 800934a:	e012      	b.n	8009372 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	3308      	adds	r3, #8
 8009356:	2201      	movs	r2, #1
 8009358:	4619      	mov	r1, r3
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f93c 	bl	80095d8 <USBD_CtlSendData>
        break;
 8009360:	e00c      	b.n	800937c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	3304      	adds	r3, #4
 8009366:	2201      	movs	r2, #1
 8009368:	4619      	mov	r1, r3
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 f934 	bl	80095d8 <USBD_CtlSendData>
        break;
 8009370:	e004      	b.n	800937c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009372:	6839      	ldr	r1, [r7, #0]
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f000 f8be 	bl	80094f6 <USBD_CtlError>
        break;
 800937a:	bf00      	nop
}
 800937c:	bf00      	nop
 800937e:	3708      	adds	r7, #8
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009394:	b2db      	uxtb	r3, r3
 8009396:	3b01      	subs	r3, #1
 8009398:	2b02      	cmp	r3, #2
 800939a:	d81e      	bhi.n	80093da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	88db      	ldrh	r3, [r3, #6]
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d004      	beq.n	80093ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80093a4:	6839      	ldr	r1, [r7, #0]
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 f8a5 	bl	80094f6 <USBD_CtlError>
        break;
 80093ac:	e01a      	b.n	80093e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d005      	beq.n	80093ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	f043 0202 	orr.w	r2, r3, #2
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	330c      	adds	r3, #12
 80093ce:	2202      	movs	r2, #2
 80093d0:	4619      	mov	r1, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 f900 	bl	80095d8 <USBD_CtlSendData>
      break;
 80093d8:	e004      	b.n	80093e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80093da:	6839      	ldr	r1, [r7, #0]
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f88a 	bl	80094f6 <USBD_CtlError>
      break;
 80093e2:	bf00      	nop
  }
}
 80093e4:	bf00      	nop
 80093e6:	3708      	adds	r7, #8
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}

080093ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	885b      	ldrh	r3, [r3, #2]
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d107      	bne.n	800940e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2201      	movs	r2, #1
 8009402:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f940 	bl	800968c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800940c:	e013      	b.n	8009436 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	885b      	ldrh	r3, [r3, #2]
 8009412:	2b02      	cmp	r3, #2
 8009414:	d10b      	bne.n	800942e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	889b      	ldrh	r3, [r3, #4]
 800941a:	0a1b      	lsrs	r3, r3, #8
 800941c:	b29b      	uxth	r3, r3
 800941e:	b2da      	uxtb	r2, r3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f930 	bl	800968c <USBD_CtlSendStatus>
}
 800942c:	e003      	b.n	8009436 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800942e:	6839      	ldr	r1, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 f860 	bl	80094f6 <USBD_CtlError>
}
 8009436:	bf00      	nop
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	b082      	sub	sp, #8
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
 8009446:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800944e:	b2db      	uxtb	r3, r3
 8009450:	3b01      	subs	r3, #1
 8009452:	2b02      	cmp	r3, #2
 8009454:	d80b      	bhi.n	800946e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	885b      	ldrh	r3, [r3, #2]
 800945a:	2b01      	cmp	r3, #1
 800945c:	d10c      	bne.n	8009478 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f910 	bl	800968c <USBD_CtlSendStatus>
      }
      break;
 800946c:	e004      	b.n	8009478 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800946e:	6839      	ldr	r1, [r7, #0]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 f840 	bl	80094f6 <USBD_CtlError>
      break;
 8009476:	e000      	b.n	800947a <USBD_ClrFeature+0x3c>
      break;
 8009478:	bf00      	nop
  }
}
 800947a:	bf00      	nop
 800947c:	3708      	adds	r7, #8
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009482:	b580      	push	{r7, lr}
 8009484:	b084      	sub	sp, #16
 8009486:	af00      	add	r7, sp, #0
 8009488:	6078      	str	r0, [r7, #4]
 800948a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	781a      	ldrb	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	3301      	adds	r3, #1
 800949c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	781a      	ldrb	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	3301      	adds	r3, #1
 80094aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f7ff fa17 	bl	80088e0 <SWAPBYTE>
 80094b2:	4603      	mov	r3, r0
 80094b4:	461a      	mov	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3301      	adds	r3, #1
 80094be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	3301      	adds	r3, #1
 80094c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f7ff fa0a 	bl	80088e0 <SWAPBYTE>
 80094cc:	4603      	mov	r3, r0
 80094ce:	461a      	mov	r2, r3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	3301      	adds	r3, #1
 80094d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3301      	adds	r3, #1
 80094de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80094e0:	68f8      	ldr	r0, [r7, #12]
 80094e2:	f7ff f9fd 	bl	80088e0 <SWAPBYTE>
 80094e6:	4603      	mov	r3, r0
 80094e8:	461a      	mov	r2, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	80da      	strh	r2, [r3, #6]
}
 80094ee:	bf00      	nop
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b082      	sub	sp, #8
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
 80094fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009500:	2180      	movs	r1, #128	; 0x80
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 fd08 	bl	8009f18 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009508:	2100      	movs	r1, #0
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 fd04 	bl	8009f18 <USBD_LL_StallEP>
}
 8009510:	bf00      	nop
 8009512:	3708      	adds	r7, #8
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b086      	sub	sp, #24
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009524:	2300      	movs	r3, #0
 8009526:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d036      	beq.n	800959c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009532:	6938      	ldr	r0, [r7, #16]
 8009534:	f000 f836 	bl	80095a4 <USBD_GetLen>
 8009538:	4603      	mov	r3, r0
 800953a:	3301      	adds	r3, #1
 800953c:	b29b      	uxth	r3, r3
 800953e:	005b      	lsls	r3, r3, #1
 8009540:	b29a      	uxth	r2, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009546:	7dfb      	ldrb	r3, [r7, #23]
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	4413      	add	r3, r2
 800954c:	687a      	ldr	r2, [r7, #4]
 800954e:	7812      	ldrb	r2, [r2, #0]
 8009550:	701a      	strb	r2, [r3, #0]
  idx++;
 8009552:	7dfb      	ldrb	r3, [r7, #23]
 8009554:	3301      	adds	r3, #1
 8009556:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009558:	7dfb      	ldrb	r3, [r7, #23]
 800955a:	68ba      	ldr	r2, [r7, #8]
 800955c:	4413      	add	r3, r2
 800955e:	2203      	movs	r2, #3
 8009560:	701a      	strb	r2, [r3, #0]
  idx++;
 8009562:	7dfb      	ldrb	r3, [r7, #23]
 8009564:	3301      	adds	r3, #1
 8009566:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009568:	e013      	b.n	8009592 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800956a:	7dfb      	ldrb	r3, [r7, #23]
 800956c:	68ba      	ldr	r2, [r7, #8]
 800956e:	4413      	add	r3, r2
 8009570:	693a      	ldr	r2, [r7, #16]
 8009572:	7812      	ldrb	r2, [r2, #0]
 8009574:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	3301      	adds	r3, #1
 800957a:	613b      	str	r3, [r7, #16]
    idx++;
 800957c:	7dfb      	ldrb	r3, [r7, #23]
 800957e:	3301      	adds	r3, #1
 8009580:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009582:	7dfb      	ldrb	r3, [r7, #23]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	4413      	add	r3, r2
 8009588:	2200      	movs	r2, #0
 800958a:	701a      	strb	r2, [r3, #0]
    idx++;
 800958c:	7dfb      	ldrb	r3, [r7, #23]
 800958e:	3301      	adds	r3, #1
 8009590:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d1e7      	bne.n	800956a <USBD_GetString+0x52>
 800959a:	e000      	b.n	800959e <USBD_GetString+0x86>
    return;
 800959c:	bf00      	nop
  }
}
 800959e:	3718      	adds	r7, #24
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b085      	sub	sp, #20
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80095ac:	2300      	movs	r3, #0
 80095ae:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80095b4:	e005      	b.n	80095c2 <USBD_GetLen+0x1e>
  {
    len++;
 80095b6:	7bfb      	ldrb	r3, [r7, #15]
 80095b8:	3301      	adds	r3, #1
 80095ba:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	3301      	adds	r3, #1
 80095c0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	781b      	ldrb	r3, [r3, #0]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d1f5      	bne.n	80095b6 <USBD_GetLen+0x12>
  }

  return len;
 80095ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3714      	adds	r7, #20
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2202      	movs	r2, #2
 80095e8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	2100      	movs	r1, #0
 80095fe:	68f8      	ldr	r0, [r7, #12]
 8009600:	f000 fd58 	bl	800a0b4 <USBD_LL_Transmit>

  return USBD_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	3710      	adds	r7, #16
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}

0800960e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800960e:	b580      	push	{r7, lr}
 8009610:	b084      	sub	sp, #16
 8009612:	af00      	add	r7, sp, #0
 8009614:	60f8      	str	r0, [r7, #12]
 8009616:	60b9      	str	r1, [r7, #8]
 8009618:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	68ba      	ldr	r2, [r7, #8]
 800961e:	2100      	movs	r1, #0
 8009620:	68f8      	ldr	r0, [r7, #12]
 8009622:	f000 fd47 	bl	800a0b4 <USBD_LL_Transmit>

  return USBD_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	3710      	adds	r7, #16
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2203      	movs	r2, #3
 8009640:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	687a      	ldr	r2, [r7, #4]
 8009650:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	68ba      	ldr	r2, [r7, #8]
 8009658:	2100      	movs	r1, #0
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f000 fd62 	bl	800a124 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	3710      	adds	r7, #16
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}

0800966a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800966a:	b580      	push	{r7, lr}
 800966c:	b084      	sub	sp, #16
 800966e:	af00      	add	r7, sp, #0
 8009670:	60f8      	str	r0, [r7, #12]
 8009672:	60b9      	str	r1, [r7, #8]
 8009674:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	68ba      	ldr	r2, [r7, #8]
 800967a:	2100      	movs	r1, #0
 800967c:	68f8      	ldr	r0, [r7, #12]
 800967e:	f000 fd51 	bl	800a124 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2204      	movs	r2, #4
 8009698:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800969c:	2300      	movs	r3, #0
 800969e:	2200      	movs	r2, #0
 80096a0:	2100      	movs	r1, #0
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fd06 	bl	800a0b4 <USBD_LL_Transmit>

  return USBD_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b082      	sub	sp, #8
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2205      	movs	r2, #5
 80096be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80096c2:	2300      	movs	r3, #0
 80096c4:	2200      	movs	r2, #0
 80096c6:	2100      	movs	r1, #0
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 fd2b 	bl	800a124 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3708      	adds	r7, #8
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80096dc:	2200      	movs	r2, #0
 80096de:	4912      	ldr	r1, [pc, #72]	; (8009728 <MX_USB_DEVICE_Init+0x50>)
 80096e0:	4812      	ldr	r0, [pc, #72]	; (800972c <MX_USB_DEVICE_Init+0x54>)
 80096e2:	f7fe fcd7 	bl	8008094 <USBD_Init>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d001      	beq.n	80096f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80096ec:	f7f7 fdea 	bl	80012c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 80096f0:	490f      	ldr	r1, [pc, #60]	; (8009730 <MX_USB_DEVICE_Init+0x58>)
 80096f2:	480e      	ldr	r0, [pc, #56]	; (800972c <MX_USB_DEVICE_Init+0x54>)
 80096f4:	f7fe fcfe 	bl	80080f4 <USBD_RegisterClass>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d001      	beq.n	8009702 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80096fe:	f7f7 fde1 	bl	80012c4 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8009702:	490c      	ldr	r1, [pc, #48]	; (8009734 <MX_USB_DEVICE_Init+0x5c>)
 8009704:	4809      	ldr	r0, [pc, #36]	; (800972c <MX_USB_DEVICE_Init+0x54>)
 8009706:	f7fe fcab 	bl	8008060 <USBD_CUSTOM_HID_RegisterInterface>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d001      	beq.n	8009714 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009710:	f7f7 fdd8 	bl	80012c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009714:	4805      	ldr	r0, [pc, #20]	; (800972c <MX_USB_DEVICE_Init+0x54>)
 8009716:	f7fe fd23 	bl	8008160 <USBD_Start>
 800971a:	4603      	mov	r3, r0
 800971c:	2b00      	cmp	r3, #0
 800971e:	d001      	beq.n	8009724 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009720:	f7f7 fdd0 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009724:	bf00      	nop
 8009726:	bd80      	pop	{r7, pc}
 8009728:	200000cc 	.word	0x200000cc
 800972c:	200003bc 	.word	0x200003bc
 8009730:	2000000c 	.word	0x2000000c
 8009734:	200000bc 	.word	0x200000bc

08009738 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8009738:	b480      	push	{r7}
 800973a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800973c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800973e:	4618      	mov	r0, r3
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr

08009748 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8009748:	b480      	push	{r7}
 800974a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800974c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800974e:	4618      	mov	r0, r3
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr

08009758 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
 800975e:	4603      	mov	r3, r0
 8009760:	460a      	mov	r2, r1
 8009762:	71fb      	strb	r3, [r7, #7]
 8009764:	4613      	mov	r3, r2
 8009766:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  UNUSED(event_idx);
  UNUSED(state);

  /* Start next USB packet transfer once data processing is completed */
  USBD_CUSTOM_HID_ReceivePacket(&hUsbDeviceFS);
 8009768:	4803      	ldr	r0, [pc, #12]	; (8009778 <CUSTOM_HID_OutEvent_FS+0x20>)
 800976a:	f7fe fc17 	bl	8007f9c <USBD_CUSTOM_HID_ReceivePacket>

  return (USBD_OK);
 800976e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009770:	4618      	mov	r0, r3
 8009772:	3708      	adds	r7, #8
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	200003bc 	.word	0x200003bc

0800977c <USBD_CUSTOM_HID_SendReport_FS>:
  * @param  len: The report length
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */

 int8_t USBD_CUSTOM_HID_SendReport_FS(uint8_t *report, uint16_t len)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	460b      	mov	r3, r1
 8009786:	807b      	strh	r3, [r7, #2]
  return USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, report, len);
 8009788:	887b      	ldrh	r3, [r7, #2]
 800978a:	461a      	mov	r2, r3
 800978c:	6879      	ldr	r1, [r7, #4]
 800978e:	4804      	ldr	r0, [pc, #16]	; (80097a0 <USBD_CUSTOM_HID_SendReport_FS+0x24>)
 8009790:	f7fe faf8 	bl	8007d84 <USBD_CUSTOM_HID_SendReport>
 8009794:	4603      	mov	r3, r0
 8009796:	b25b      	sxtb	r3, r3
}
 8009798:	4618      	mov	r0, r3
 800979a:	3708      	adds	r7, #8
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}
 80097a0:	200003bc 	.word	0x200003bc

080097a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	4603      	mov	r3, r0
 80097ac:	6039      	str	r1, [r7, #0]
 80097ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	2212      	movs	r2, #18
 80097b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80097b6:	4b03      	ldr	r3, [pc, #12]	; (80097c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr
 80097c4:	200000ec 	.word	0x200000ec

080097c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	4603      	mov	r3, r0
 80097d0:	6039      	str	r1, [r7, #0]
 80097d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	2204      	movs	r2, #4
 80097d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80097da:	4b03      	ldr	r3, [pc, #12]	; (80097e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80097dc:	4618      	mov	r0, r3
 80097de:	370c      	adds	r7, #12
 80097e0:	46bd      	mov	sp, r7
 80097e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e6:	4770      	bx	lr
 80097e8:	2000010c 	.word	0x2000010c

080097ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b082      	sub	sp, #8
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	4603      	mov	r3, r0
 80097f4:	6039      	str	r1, [r7, #0]
 80097f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80097f8:	79fb      	ldrb	r3, [r7, #7]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d105      	bne.n	800980a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80097fe:	683a      	ldr	r2, [r7, #0]
 8009800:	4907      	ldr	r1, [pc, #28]	; (8009820 <USBD_FS_ProductStrDescriptor+0x34>)
 8009802:	4808      	ldr	r0, [pc, #32]	; (8009824 <USBD_FS_ProductStrDescriptor+0x38>)
 8009804:	f7ff fe88 	bl	8009518 <USBD_GetString>
 8009808:	e004      	b.n	8009814 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800980a:	683a      	ldr	r2, [r7, #0]
 800980c:	4904      	ldr	r1, [pc, #16]	; (8009820 <USBD_FS_ProductStrDescriptor+0x34>)
 800980e:	4805      	ldr	r0, [pc, #20]	; (8009824 <USBD_FS_ProductStrDescriptor+0x38>)
 8009810:	f7ff fe82 	bl	8009518 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009814:	4b02      	ldr	r3, [pc, #8]	; (8009820 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009816:	4618      	mov	r0, r3
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	20000698 	.word	0x20000698
 8009824:	0800a2dc 	.word	0x0800a2dc

08009828 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	4603      	mov	r3, r0
 8009830:	6039      	str	r1, [r7, #0]
 8009832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009834:	683a      	ldr	r2, [r7, #0]
 8009836:	4904      	ldr	r1, [pc, #16]	; (8009848 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009838:	4804      	ldr	r0, [pc, #16]	; (800984c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800983a:	f7ff fe6d 	bl	8009518 <USBD_GetString>
  return USBD_StrDesc;
 800983e:	4b02      	ldr	r3, [pc, #8]	; (8009848 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009840:	4618      	mov	r0, r3
 8009842:	3708      	adds	r7, #8
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}
 8009848:	20000698 	.word	0x20000698
 800984c:	0800a2fc 	.word	0x0800a2fc

08009850 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	4603      	mov	r3, r0
 8009858:	6039      	str	r1, [r7, #0]
 800985a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	221a      	movs	r2, #26
 8009860:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009862:	f000 f855 	bl	8009910 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009866:	4b02      	ldr	r3, [pc, #8]	; (8009870 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009868:	4618      	mov	r0, r3
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}
 8009870:	20000110 	.word	0x20000110

08009874 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b082      	sub	sp, #8
 8009878:	af00      	add	r7, sp, #0
 800987a:	4603      	mov	r3, r0
 800987c:	6039      	str	r1, [r7, #0]
 800987e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009880:	79fb      	ldrb	r3, [r7, #7]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d105      	bne.n	8009892 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009886:	683a      	ldr	r2, [r7, #0]
 8009888:	4907      	ldr	r1, [pc, #28]	; (80098a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800988a:	4808      	ldr	r0, [pc, #32]	; (80098ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800988c:	f7ff fe44 	bl	8009518 <USBD_GetString>
 8009890:	e004      	b.n	800989c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009892:	683a      	ldr	r2, [r7, #0]
 8009894:	4904      	ldr	r1, [pc, #16]	; (80098a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009896:	4805      	ldr	r0, [pc, #20]	; (80098ac <USBD_FS_ConfigStrDescriptor+0x38>)
 8009898:	f7ff fe3e 	bl	8009518 <USBD_GetString>
  }
  return USBD_StrDesc;
 800989c:	4b02      	ldr	r3, [pc, #8]	; (80098a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3708      	adds	r7, #8
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	20000698 	.word	0x20000698
 80098ac:	0800a310 	.word	0x0800a310

080098b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b082      	sub	sp, #8
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	4603      	mov	r3, r0
 80098b8:	6039      	str	r1, [r7, #0]
 80098ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80098bc:	79fb      	ldrb	r3, [r7, #7]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d105      	bne.n	80098ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80098c2:	683a      	ldr	r2, [r7, #0]
 80098c4:	4907      	ldr	r1, [pc, #28]	; (80098e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80098c6:	4808      	ldr	r0, [pc, #32]	; (80098e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80098c8:	f7ff fe26 	bl	8009518 <USBD_GetString>
 80098cc:	e004      	b.n	80098d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80098ce:	683a      	ldr	r2, [r7, #0]
 80098d0:	4904      	ldr	r1, [pc, #16]	; (80098e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80098d2:	4805      	ldr	r0, [pc, #20]	; (80098e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80098d4:	f7ff fe20 	bl	8009518 <USBD_GetString>
  }
  return USBD_StrDesc;
 80098d8:	4b02      	ldr	r3, [pc, #8]	; (80098e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3708      	adds	r7, #8
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop
 80098e4:	20000698 	.word	0x20000698
 80098e8:	0800a324 	.word	0x0800a324

080098ec <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b083      	sub	sp, #12
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	4603      	mov	r3, r0
 80098f4:	6039      	str	r1, [r7, #0]
 80098f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	220c      	movs	r2, #12
 80098fc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80098fe:	4b03      	ldr	r3, [pc, #12]	; (800990c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8009900:	4618      	mov	r0, r3
 8009902:	370c      	adds	r7, #12
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr
 800990c:	20000100 	.word	0x20000100

08009910 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b084      	sub	sp, #16
 8009914:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009916:	4b0f      	ldr	r3, [pc, #60]	; (8009954 <Get_SerialNum+0x44>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800991c:	4b0e      	ldr	r3, [pc, #56]	; (8009958 <Get_SerialNum+0x48>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009922:	4b0e      	ldr	r3, [pc, #56]	; (800995c <Get_SerialNum+0x4c>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4413      	add	r3, r2
 800992e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d009      	beq.n	800994a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009936:	2208      	movs	r2, #8
 8009938:	4909      	ldr	r1, [pc, #36]	; (8009960 <Get_SerialNum+0x50>)
 800993a:	68f8      	ldr	r0, [r7, #12]
 800993c:	f000 f814 	bl	8009968 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009940:	2204      	movs	r2, #4
 8009942:	4908      	ldr	r1, [pc, #32]	; (8009964 <Get_SerialNum+0x54>)
 8009944:	68b8      	ldr	r0, [r7, #8]
 8009946:	f000 f80f 	bl	8009968 <IntToUnicode>
  }
}
 800994a:	bf00      	nop
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	1fff7590 	.word	0x1fff7590
 8009958:	1fff7594 	.word	0x1fff7594
 800995c:	1fff7598 	.word	0x1fff7598
 8009960:	20000112 	.word	0x20000112
 8009964:	20000122 	.word	0x20000122

08009968 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	60b9      	str	r1, [r7, #8]
 8009972:	4613      	mov	r3, r2
 8009974:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009976:	2300      	movs	r3, #0
 8009978:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800997a:	2300      	movs	r3, #0
 800997c:	75fb      	strb	r3, [r7, #23]
 800997e:	e027      	b.n	80099d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	0f1b      	lsrs	r3, r3, #28
 8009984:	2b09      	cmp	r3, #9
 8009986:	d80b      	bhi.n	80099a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	0f1b      	lsrs	r3, r3, #28
 800998c:	b2da      	uxtb	r2, r3
 800998e:	7dfb      	ldrb	r3, [r7, #23]
 8009990:	005b      	lsls	r3, r3, #1
 8009992:	4619      	mov	r1, r3
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	440b      	add	r3, r1
 8009998:	3230      	adds	r2, #48	; 0x30
 800999a:	b2d2      	uxtb	r2, r2
 800999c:	701a      	strb	r2, [r3, #0]
 800999e:	e00a      	b.n	80099b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	0f1b      	lsrs	r3, r3, #28
 80099a4:	b2da      	uxtb	r2, r3
 80099a6:	7dfb      	ldrb	r3, [r7, #23]
 80099a8:	005b      	lsls	r3, r3, #1
 80099aa:	4619      	mov	r1, r3
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	440b      	add	r3, r1
 80099b0:	3237      	adds	r2, #55	; 0x37
 80099b2:	b2d2      	uxtb	r2, r2
 80099b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	011b      	lsls	r3, r3, #4
 80099ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80099bc:	7dfb      	ldrb	r3, [r7, #23]
 80099be:	005b      	lsls	r3, r3, #1
 80099c0:	3301      	adds	r3, #1
 80099c2:	68ba      	ldr	r2, [r7, #8]
 80099c4:	4413      	add	r3, r2
 80099c6:	2200      	movs	r2, #0
 80099c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80099ca:	7dfb      	ldrb	r3, [r7, #23]
 80099cc:	3301      	adds	r3, #1
 80099ce:	75fb      	strb	r3, [r7, #23]
 80099d0:	7dfa      	ldrb	r2, [r7, #23]
 80099d2:	79fb      	ldrb	r3, [r7, #7]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d3d3      	bcc.n	8009980 <IntToUnicode+0x18>
  }
}
 80099d8:	bf00      	nop
 80099da:	bf00      	nop
 80099dc:	371c      	adds	r7, #28
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr
	...

080099e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b0ac      	sub	sp, #176	; 0xb0
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80099f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80099f4:	2200      	movs	r2, #0
 80099f6:	601a      	str	r2, [r3, #0]
 80099f8:	605a      	str	r2, [r3, #4]
 80099fa:	609a      	str	r2, [r3, #8]
 80099fc:	60da      	str	r2, [r3, #12]
 80099fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009a00:	f107 0314 	add.w	r3, r7, #20
 8009a04:	2288      	movs	r2, #136	; 0x88
 8009a06:	2100      	movs	r1, #0
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f000 fc2f 	bl	800a26c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009a16:	f040 8085 	bne.w	8009b24 <HAL_PCD_MspInit+0x13c>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009a1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8009a20:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009a24:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8009a30:	2318      	movs	r3, #24
 8009a32:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8009a34:	2307      	movs	r3, #7
 8009a36:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8009a38:	2302      	movs	r3, #2
 8009a3a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8009a3c:	2302      	movs	r3, #2
 8009a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8009a40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009a44:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009a46:	f107 0314 	add.w	r3, r7, #20
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f7fb fa6e 	bl	8004f2c <HAL_RCCEx_PeriphCLKConfig>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d001      	beq.n	8009a5a <HAL_PCD_MspInit+0x72>
    {
      Error_Handler();
 8009a56:	f7f7 fc35 	bl	80012c4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009a5a:	4b34      	ldr	r3, [pc, #208]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a5e:	4a33      	ldr	r2, [pc, #204]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009a60:	f043 0301 	orr.w	r3, r3, #1
 8009a64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009a66:	4b31      	ldr	r3, [pc, #196]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a6a:	f003 0301 	and.w	r3, r3, #1
 8009a6e:	613b      	str	r3, [r7, #16]
 8009a70:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8009a72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a80:	2300      	movs	r3, #0
 8009a82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8009a86:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a90:	f7f8 f980 	bl	8001d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8009a94:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009a98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a9c:	2302      	movs	r3, #2
 8009a9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009aa8:	2303      	movs	r3, #3
 8009aaa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009aae:	230a      	movs	r3, #10
 8009ab0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ab4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009ab8:	4619      	mov	r1, r3
 8009aba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009abe:	f7f8 f969 	bl	8001d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009ac2:	4b1a      	ldr	r3, [pc, #104]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ac6:	4a19      	ldr	r2, [pc, #100]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009ac8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ace:	4b17      	ldr	r3, [pc, #92]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ad2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009ad6:	60fb      	str	r3, [r7, #12]
 8009ad8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ada:	4b14      	ldr	r3, [pc, #80]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d114      	bne.n	8009b10 <HAL_PCD_MspInit+0x128>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ae6:	4b11      	ldr	r3, [pc, #68]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aea:	4a10      	ldr	r2, [pc, #64]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009af0:	6593      	str	r3, [r2, #88]	; 0x58
 8009af2:	4b0e      	ldr	r3, [pc, #56]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009afa:	60bb      	str	r3, [r7, #8]
 8009afc:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8009afe:	f7fa fb49 	bl	8004194 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b02:	4b0a      	ldr	r3, [pc, #40]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b06:	4a09      	ldr	r2, [pc, #36]	; (8009b2c <HAL_PCD_MspInit+0x144>)
 8009b08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b0c:	6593      	str	r3, [r2, #88]	; 0x58
 8009b0e:	e001      	b.n	8009b14 <HAL_PCD_MspInit+0x12c>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8009b10:	f7fa fb40 	bl	8004194 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009b14:	2200      	movs	r2, #0
 8009b16:	2100      	movs	r1, #0
 8009b18:	2043      	movs	r0, #67	; 0x43
 8009b1a:	f7f7 fff8 	bl	8001b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009b1e:	2043      	movs	r0, #67	; 0x43
 8009b20:	f7f8 f811 	bl	8001b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009b24:	bf00      	nop
 8009b26:	37b0      	adds	r7, #176	; 0xb0
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	40021000 	.word	0x40021000

08009b30 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b082      	sub	sp, #8
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009b44:	4619      	mov	r1, r3
 8009b46:	4610      	mov	r0, r2
 8009b48:	f7fe fb57 	bl	80081fa <USBD_LL_SetupStage>
}
 8009b4c:	bf00      	nop
 8009b4e:	3708      	adds	r7, #8
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b082      	sub	sp, #8
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	460b      	mov	r3, r1
 8009b5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009b66:	78fa      	ldrb	r2, [r7, #3]
 8009b68:	6879      	ldr	r1, [r7, #4]
 8009b6a:	4613      	mov	r3, r2
 8009b6c:	00db      	lsls	r3, r3, #3
 8009b6e:	4413      	add	r3, r2
 8009b70:	009b      	lsls	r3, r3, #2
 8009b72:	440b      	add	r3, r1
 8009b74:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	78fb      	ldrb	r3, [r7, #3]
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	f7fe fb91 	bl	80082a4 <USBD_LL_DataOutStage>
}
 8009b82:	bf00      	nop
 8009b84:	3708      	adds	r7, #8
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b082      	sub	sp, #8
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	460b      	mov	r3, r1
 8009b94:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009b9c:	78fa      	ldrb	r2, [r7, #3]
 8009b9e:	6879      	ldr	r1, [r7, #4]
 8009ba0:	4613      	mov	r3, r2
 8009ba2:	00db      	lsls	r3, r3, #3
 8009ba4:	4413      	add	r3, r2
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	440b      	add	r3, r1
 8009baa:	3348      	adds	r3, #72	; 0x48
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	78fb      	ldrb	r3, [r7, #3]
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	f7fe fc2a 	bl	800840a <USBD_LL_DataInStage>
}
 8009bb6:	bf00      	nop
 8009bb8:	3708      	adds	r7, #8
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}

08009bbe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bbe:	b580      	push	{r7, lr}
 8009bc0:	b082      	sub	sp, #8
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7fe fd64 	bl	800869a <USBD_LL_SOF>
}
 8009bd2:	bf00      	nop
 8009bd4:	3708      	adds	r7, #8
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b084      	sub	sp, #16
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009be2:	2301      	movs	r3, #1
 8009be4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	691b      	ldr	r3, [r3, #16]
 8009bea:	2b02      	cmp	r3, #2
 8009bec:	d001      	beq.n	8009bf2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009bee:	f7f7 fb69 	bl	80012c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009bf8:	7bfa      	ldrb	r2, [r7, #15]
 8009bfa:	4611      	mov	r1, r2
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f7fe fd08 	bl	8008612 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f7fe fcb0 	bl	800856e <USBD_LL_Reset>
}
 8009c0e:	bf00      	nop
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}
	...

08009c18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	687a      	ldr	r2, [r7, #4]
 8009c2c:	6812      	ldr	r2, [r2, #0]
 8009c2e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009c32:	f043 0301 	orr.w	r3, r3, #1
 8009c36:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f7fe fcf7 	bl	8008632 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6a1b      	ldr	r3, [r3, #32]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d005      	beq.n	8009c58 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c4c:	4b04      	ldr	r3, [pc, #16]	; (8009c60 <HAL_PCD_SuspendCallback+0x48>)
 8009c4e:	691b      	ldr	r3, [r3, #16]
 8009c50:	4a03      	ldr	r2, [pc, #12]	; (8009c60 <HAL_PCD_SuspendCallback+0x48>)
 8009c52:	f043 0306 	orr.w	r3, r3, #6
 8009c56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009c58:	bf00      	nop
 8009c5a:	3708      	adds	r7, #8
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}
 8009c60:	e000ed00 	.word	0xe000ed00

08009c64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	687a      	ldr	r2, [r7, #4]
 8009c78:	6812      	ldr	r2, [r2, #0]
 8009c7a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009c7e:	f023 0301 	bic.w	r3, r3, #1
 8009c82:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6a1b      	ldr	r3, [r3, #32]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d007      	beq.n	8009c9c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c8c:	4b08      	ldr	r3, [pc, #32]	; (8009cb0 <HAL_PCD_ResumeCallback+0x4c>)
 8009c8e:	691b      	ldr	r3, [r3, #16]
 8009c90:	4a07      	ldr	r2, [pc, #28]	; (8009cb0 <HAL_PCD_ResumeCallback+0x4c>)
 8009c92:	f023 0306 	bic.w	r3, r3, #6
 8009c96:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009c98:	f000 fae2 	bl	800a260 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fe fce1 	bl	800866a <USBD_LL_Resume>
}
 8009ca8:	bf00      	nop
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	e000ed00 	.word	0xe000ed00

08009cb4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b082      	sub	sp, #8
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	460b      	mov	r3, r1
 8009cbe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009cc6:	78fa      	ldrb	r2, [r7, #3]
 8009cc8:	4611      	mov	r1, r2
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7fe fd37 	bl	800873e <USBD_LL_IsoOUTIncomplete>
}
 8009cd0:	bf00      	nop
 8009cd2:	3708      	adds	r7, #8
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009cea:	78fa      	ldrb	r2, [r7, #3]
 8009cec:	4611      	mov	r1, r2
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fe fcf3 	bl	80086da <USBD_LL_IsoINIncomplete>
}
 8009cf4:	bf00      	nop
 8009cf6:	3708      	adds	r7, #8
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f7fe fd49 	bl	80087a2 <USBD_LL_DevConnected>
}
 8009d10:	bf00      	nop
 8009d12:	3708      	adds	r7, #8
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fe fd46 	bl	80087b8 <USBD_LL_DevDisconnected>
}
 8009d2c:	bf00      	nop
 8009d2e:	3708      	adds	r7, #8
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}

08009d34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b082      	sub	sp, #8
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d13c      	bne.n	8009dbe <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009d44:	4a20      	ldr	r2, [pc, #128]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	4a1e      	ldr	r2, [pc, #120]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d50:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009d54:	4b1c      	ldr	r3, [pc, #112]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d56:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009d5a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009d5c:	4b1a      	ldr	r3, [pc, #104]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d5e:	2206      	movs	r2, #6
 8009d60:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009d62:	4b19      	ldr	r3, [pc, #100]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d64:	2202      	movs	r2, #2
 8009d66:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009d68:	4b17      	ldr	r3, [pc, #92]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d6a:	2202      	movs	r2, #2
 8009d6c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009d6e:	4b16      	ldr	r3, [pc, #88]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d70:	2200      	movs	r2, #0
 8009d72:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009d74:	4b14      	ldr	r3, [pc, #80]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009d7a:	4b13      	ldr	r3, [pc, #76]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8009d80:	4b11      	ldr	r3, [pc, #68]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d82:	2200      	movs	r2, #0
 8009d84:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009d86:	4b10      	ldr	r3, [pc, #64]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d88:	2200      	movs	r2, #0
 8009d8a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009d8c:	4b0e      	ldr	r3, [pc, #56]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d8e:	2200      	movs	r2, #0
 8009d90:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009d92:	480d      	ldr	r0, [pc, #52]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009d94:	f7f8 fffb 	bl	8002d8e <HAL_PCD_Init>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d001      	beq.n	8009da2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009d9e:	f7f7 fa91 	bl	80012c4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009da2:	2180      	movs	r1, #128	; 0x80
 8009da4:	4808      	ldr	r0, [pc, #32]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009da6:	f7fa f94c 	bl	8004042 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009daa:	2240      	movs	r2, #64	; 0x40
 8009dac:	2100      	movs	r1, #0
 8009dae:	4806      	ldr	r0, [pc, #24]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009db0:	f7fa f900 	bl	8003fb4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009db4:	2280      	movs	r2, #128	; 0x80
 8009db6:	2101      	movs	r1, #1
 8009db8:	4803      	ldr	r0, [pc, #12]	; (8009dc8 <USBD_LL_Init+0x94>)
 8009dba:	f7fa f8fb 	bl	8003fb4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	3708      	adds	r7, #8
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	20000898 	.word	0x20000898

08009dcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009de2:	4618      	mov	r0, r3
 8009de4:	f7f9 f8f7 	bl	8002fd6 <HAL_PCD_Start>
 8009de8:	4603      	mov	r3, r0
 8009dea:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009dec:	7bbb      	ldrb	r3, [r7, #14]
 8009dee:	2b03      	cmp	r3, #3
 8009df0:	d816      	bhi.n	8009e20 <USBD_LL_Start+0x54>
 8009df2:	a201      	add	r2, pc, #4	; (adr r2, 8009df8 <USBD_LL_Start+0x2c>)
 8009df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df8:	08009e09 	.word	0x08009e09
 8009dfc:	08009e0f 	.word	0x08009e0f
 8009e00:	08009e15 	.word	0x08009e15
 8009e04:	08009e1b 	.word	0x08009e1b
    case HAL_OK :
      usb_status = USBD_OK;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	73fb      	strb	r3, [r7, #15]
    break;
 8009e0c:	e00b      	b.n	8009e26 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009e0e:	2303      	movs	r3, #3
 8009e10:	73fb      	strb	r3, [r7, #15]
    break;
 8009e12:	e008      	b.n	8009e26 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009e14:	2301      	movs	r3, #1
 8009e16:	73fb      	strb	r3, [r7, #15]
    break;
 8009e18:	e005      	b.n	8009e26 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009e1a:	2303      	movs	r3, #3
 8009e1c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e1e:	e002      	b.n	8009e26 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8009e20:	2303      	movs	r3, #3
 8009e22:	73fb      	strb	r3, [r7, #15]
    break;
 8009e24:	bf00      	nop
  }
  return usb_status;
 8009e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3710      	adds	r7, #16
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	4608      	mov	r0, r1
 8009e3a:	4611      	mov	r1, r2
 8009e3c:	461a      	mov	r2, r3
 8009e3e:	4603      	mov	r3, r0
 8009e40:	70fb      	strb	r3, [r7, #3]
 8009e42:	460b      	mov	r3, r1
 8009e44:	70bb      	strb	r3, [r7, #2]
 8009e46:	4613      	mov	r3, r2
 8009e48:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009e58:	78bb      	ldrb	r3, [r7, #2]
 8009e5a:	883a      	ldrh	r2, [r7, #0]
 8009e5c:	78f9      	ldrb	r1, [r7, #3]
 8009e5e:	f7f9 fda1 	bl	80039a4 <HAL_PCD_EP_Open>
 8009e62:	4603      	mov	r3, r0
 8009e64:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009e66:	7bbb      	ldrb	r3, [r7, #14]
 8009e68:	2b03      	cmp	r3, #3
 8009e6a:	d817      	bhi.n	8009e9c <USBD_LL_OpenEP+0x6c>
 8009e6c:	a201      	add	r2, pc, #4	; (adr r2, 8009e74 <USBD_LL_OpenEP+0x44>)
 8009e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e72:	bf00      	nop
 8009e74:	08009e85 	.word	0x08009e85
 8009e78:	08009e8b 	.word	0x08009e8b
 8009e7c:	08009e91 	.word	0x08009e91
 8009e80:	08009e97 	.word	0x08009e97
    case HAL_OK :
      usb_status = USBD_OK;
 8009e84:	2300      	movs	r3, #0
 8009e86:	73fb      	strb	r3, [r7, #15]
    break;
 8009e88:	e00b      	b.n	8009ea2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	73fb      	strb	r3, [r7, #15]
    break;
 8009e8e:	e008      	b.n	8009ea2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009e90:	2301      	movs	r3, #1
 8009e92:	73fb      	strb	r3, [r7, #15]
    break;
 8009e94:	e005      	b.n	8009ea2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009e96:	2303      	movs	r3, #3
 8009e98:	73fb      	strb	r3, [r7, #15]
    break;
 8009e9a:	e002      	b.n	8009ea2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8009e9c:	2303      	movs	r3, #3
 8009e9e:	73fb      	strb	r3, [r7, #15]
    break;
 8009ea0:	bf00      	nop
  }
  return usb_status;
 8009ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3710      	adds	r7, #16
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b084      	sub	sp, #16
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009ec6:	78fa      	ldrb	r2, [r7, #3]
 8009ec8:	4611      	mov	r1, r2
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f7f9 fdd2 	bl	8003a74 <HAL_PCD_EP_Close>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009ed4:	7bbb      	ldrb	r3, [r7, #14]
 8009ed6:	2b03      	cmp	r3, #3
 8009ed8:	d816      	bhi.n	8009f08 <USBD_LL_CloseEP+0x5c>
 8009eda:	a201      	add	r2, pc, #4	; (adr r2, 8009ee0 <USBD_LL_CloseEP+0x34>)
 8009edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee0:	08009ef1 	.word	0x08009ef1
 8009ee4:	08009ef7 	.word	0x08009ef7
 8009ee8:	08009efd 	.word	0x08009efd
 8009eec:	08009f03 	.word	0x08009f03
    case HAL_OK :
      usb_status = USBD_OK;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ef4:	e00b      	b.n	8009f0e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009ef6:	2303      	movs	r3, #3
 8009ef8:	73fb      	strb	r3, [r7, #15]
    break;
 8009efa:	e008      	b.n	8009f0e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009efc:	2301      	movs	r3, #1
 8009efe:	73fb      	strb	r3, [r7, #15]
    break;
 8009f00:	e005      	b.n	8009f0e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009f02:	2303      	movs	r3, #3
 8009f04:	73fb      	strb	r3, [r7, #15]
    break;
 8009f06:	e002      	b.n	8009f0e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009f08:	2303      	movs	r3, #3
 8009f0a:	73fb      	strb	r3, [r7, #15]
    break;
 8009f0c:	bf00      	nop
  }
  return usb_status;
 8009f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f24:	2300      	movs	r3, #0
 8009f26:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009f32:	78fa      	ldrb	r2, [r7, #3]
 8009f34:	4611      	mov	r1, r2
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7f9 fe49 	bl	8003bce <HAL_PCD_EP_SetStall>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009f40:	7bbb      	ldrb	r3, [r7, #14]
 8009f42:	2b03      	cmp	r3, #3
 8009f44:	d816      	bhi.n	8009f74 <USBD_LL_StallEP+0x5c>
 8009f46:	a201      	add	r2, pc, #4	; (adr r2, 8009f4c <USBD_LL_StallEP+0x34>)
 8009f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f4c:	08009f5d 	.word	0x08009f5d
 8009f50:	08009f63 	.word	0x08009f63
 8009f54:	08009f69 	.word	0x08009f69
 8009f58:	08009f6f 	.word	0x08009f6f
    case HAL_OK :
      usb_status = USBD_OK;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	73fb      	strb	r3, [r7, #15]
    break;
 8009f60:	e00b      	b.n	8009f7a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009f62:	2303      	movs	r3, #3
 8009f64:	73fb      	strb	r3, [r7, #15]
    break;
 8009f66:	e008      	b.n	8009f7a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	73fb      	strb	r3, [r7, #15]
    break;
 8009f6c:	e005      	b.n	8009f7a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009f6e:	2303      	movs	r3, #3
 8009f70:	73fb      	strb	r3, [r7, #15]
    break;
 8009f72:	e002      	b.n	8009f7a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009f74:	2303      	movs	r3, #3
 8009f76:	73fb      	strb	r3, [r7, #15]
    break;
 8009f78:	bf00      	nop
  }
  return usb_status;
 8009f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	3710      	adds	r7, #16
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bd80      	pop	{r7, pc}

08009f84 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b084      	sub	sp, #16
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f90:	2300      	movs	r3, #0
 8009f92:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f94:	2300      	movs	r3, #0
 8009f96:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009f9e:	78fa      	ldrb	r2, [r7, #3]
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f7f9 fe75 	bl	8003c92 <HAL_PCD_EP_ClrStall>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009fac:	7bbb      	ldrb	r3, [r7, #14]
 8009fae:	2b03      	cmp	r3, #3
 8009fb0:	d816      	bhi.n	8009fe0 <USBD_LL_ClearStallEP+0x5c>
 8009fb2:	a201      	add	r2, pc, #4	; (adr r2, 8009fb8 <USBD_LL_ClearStallEP+0x34>)
 8009fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb8:	08009fc9 	.word	0x08009fc9
 8009fbc:	08009fcf 	.word	0x08009fcf
 8009fc0:	08009fd5 	.word	0x08009fd5
 8009fc4:	08009fdb 	.word	0x08009fdb
    case HAL_OK :
      usb_status = USBD_OK;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	73fb      	strb	r3, [r7, #15]
    break;
 8009fcc:	e00b      	b.n	8009fe6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009fce:	2303      	movs	r3, #3
 8009fd0:	73fb      	strb	r3, [r7, #15]
    break;
 8009fd2:	e008      	b.n	8009fe6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	73fb      	strb	r3, [r7, #15]
    break;
 8009fd8:	e005      	b.n	8009fe6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009fda:	2303      	movs	r3, #3
 8009fdc:	73fb      	strb	r3, [r7, #15]
    break;
 8009fde:	e002      	b.n	8009fe6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009fe0:	2303      	movs	r3, #3
 8009fe2:	73fb      	strb	r3, [r7, #15]
    break;
 8009fe4:	bf00      	nop
  }
  return usb_status;
 8009fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3710      	adds	r7, #16
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b085      	sub	sp, #20
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a002:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a004:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	da0b      	bge.n	800a024 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a00c:	78fb      	ldrb	r3, [r7, #3]
 800a00e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a012:	68f9      	ldr	r1, [r7, #12]
 800a014:	4613      	mov	r3, r2
 800a016:	00db      	lsls	r3, r3, #3
 800a018:	4413      	add	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	440b      	add	r3, r1
 800a01e:	333e      	adds	r3, #62	; 0x3e
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	e00b      	b.n	800a03c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a024:	78fb      	ldrb	r3, [r7, #3]
 800a026:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a02a:	68f9      	ldr	r1, [r7, #12]
 800a02c:	4613      	mov	r3, r2
 800a02e:	00db      	lsls	r3, r3, #3
 800a030:	4413      	add	r3, r2
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	440b      	add	r3, r1
 800a036:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800a03a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3714      	adds	r7, #20
 800a040:	46bd      	mov	sp, r7
 800a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a046:	4770      	bx	lr

0800a048 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
 800a050:	460b      	mov	r3, r1
 800a052:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a054:	2300      	movs	r3, #0
 800a056:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a058:	2300      	movs	r3, #0
 800a05a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a062:	78fa      	ldrb	r2, [r7, #3]
 800a064:	4611      	mov	r1, r2
 800a066:	4618      	mov	r0, r3
 800a068:	f7f9 fc77 	bl	800395a <HAL_PCD_SetAddress>
 800a06c:	4603      	mov	r3, r0
 800a06e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800a070:	7bbb      	ldrb	r3, [r7, #14]
 800a072:	2b03      	cmp	r3, #3
 800a074:	d816      	bhi.n	800a0a4 <USBD_LL_SetUSBAddress+0x5c>
 800a076:	a201      	add	r2, pc, #4	; (adr r2, 800a07c <USBD_LL_SetUSBAddress+0x34>)
 800a078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a07c:	0800a08d 	.word	0x0800a08d
 800a080:	0800a093 	.word	0x0800a093
 800a084:	0800a099 	.word	0x0800a099
 800a088:	0800a09f 	.word	0x0800a09f
    case HAL_OK :
      usb_status = USBD_OK;
 800a08c:	2300      	movs	r3, #0
 800a08e:	73fb      	strb	r3, [r7, #15]
    break;
 800a090:	e00b      	b.n	800a0aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a092:	2303      	movs	r3, #3
 800a094:	73fb      	strb	r3, [r7, #15]
    break;
 800a096:	e008      	b.n	800a0aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a098:	2301      	movs	r3, #1
 800a09a:	73fb      	strb	r3, [r7, #15]
    break;
 800a09c:	e005      	b.n	800a0aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a09e:	2303      	movs	r3, #3
 800a0a0:	73fb      	strb	r3, [r7, #15]
    break;
 800a0a2:	e002      	b.n	800a0aa <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800a0a4:	2303      	movs	r3, #3
 800a0a6:	73fb      	strb	r3, [r7, #15]
    break;
 800a0a8:	bf00      	nop
  }
  return usb_status;
 800a0aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3710      	adds	r7, #16
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b086      	sub	sp, #24
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	607a      	str	r2, [r7, #4]
 800a0be:	603b      	str	r3, [r7, #0]
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a0d2:	7af9      	ldrb	r1, [r7, #11]
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	f7f9 fd48 	bl	8003b6c <HAL_PCD_EP_Transmit>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800a0e0:	7dbb      	ldrb	r3, [r7, #22]
 800a0e2:	2b03      	cmp	r3, #3
 800a0e4:	d816      	bhi.n	800a114 <USBD_LL_Transmit+0x60>
 800a0e6:	a201      	add	r2, pc, #4	; (adr r2, 800a0ec <USBD_LL_Transmit+0x38>)
 800a0e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ec:	0800a0fd 	.word	0x0800a0fd
 800a0f0:	0800a103 	.word	0x0800a103
 800a0f4:	0800a109 	.word	0x0800a109
 800a0f8:	0800a10f 	.word	0x0800a10f
    case HAL_OK :
      usb_status = USBD_OK;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	75fb      	strb	r3, [r7, #23]
    break;
 800a100:	e00b      	b.n	800a11a <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a102:	2303      	movs	r3, #3
 800a104:	75fb      	strb	r3, [r7, #23]
    break;
 800a106:	e008      	b.n	800a11a <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a108:	2301      	movs	r3, #1
 800a10a:	75fb      	strb	r3, [r7, #23]
    break;
 800a10c:	e005      	b.n	800a11a <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a10e:	2303      	movs	r3, #3
 800a110:	75fb      	strb	r3, [r7, #23]
    break;
 800a112:	e002      	b.n	800a11a <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800a114:	2303      	movs	r3, #3
 800a116:	75fb      	strb	r3, [r7, #23]
    break;
 800a118:	bf00      	nop
  }
  return usb_status;
 800a11a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3718      	adds	r7, #24
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}

0800a124 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b086      	sub	sp, #24
 800a128:	af00      	add	r7, sp, #0
 800a12a:	60f8      	str	r0, [r7, #12]
 800a12c:	607a      	str	r2, [r7, #4]
 800a12e:	603b      	str	r3, [r7, #0]
 800a130:	460b      	mov	r3, r1
 800a132:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a134:	2300      	movs	r3, #0
 800a136:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a138:	2300      	movs	r3, #0
 800a13a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a142:	7af9      	ldrb	r1, [r7, #11]
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	f7f9 fcde 	bl	8003b08 <HAL_PCD_EP_Receive>
 800a14c:	4603      	mov	r3, r0
 800a14e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800a150:	7dbb      	ldrb	r3, [r7, #22]
 800a152:	2b03      	cmp	r3, #3
 800a154:	d816      	bhi.n	800a184 <USBD_LL_PrepareReceive+0x60>
 800a156:	a201      	add	r2, pc, #4	; (adr r2, 800a15c <USBD_LL_PrepareReceive+0x38>)
 800a158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a15c:	0800a16d 	.word	0x0800a16d
 800a160:	0800a173 	.word	0x0800a173
 800a164:	0800a179 	.word	0x0800a179
 800a168:	0800a17f 	.word	0x0800a17f
    case HAL_OK :
      usb_status = USBD_OK;
 800a16c:	2300      	movs	r3, #0
 800a16e:	75fb      	strb	r3, [r7, #23]
    break;
 800a170:	e00b      	b.n	800a18a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a172:	2303      	movs	r3, #3
 800a174:	75fb      	strb	r3, [r7, #23]
    break;
 800a176:	e008      	b.n	800a18a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a178:	2301      	movs	r3, #1
 800a17a:	75fb      	strb	r3, [r7, #23]
    break;
 800a17c:	e005      	b.n	800a18a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a17e:	2303      	movs	r3, #3
 800a180:	75fb      	strb	r3, [r7, #23]
    break;
 800a182:	e002      	b.n	800a18a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800a184:	2303      	movs	r3, #3
 800a186:	75fb      	strb	r3, [r7, #23]
    break;
 800a188:	bf00      	nop
  }
  return usb_status;
 800a18a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3718      	adds	r7, #24
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	460b      	mov	r3, r1
 800a19e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800a1a0:	78fb      	ldrb	r3, [r7, #3]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d002      	beq.n	800a1ac <HAL_PCDEx_LPM_Callback+0x18>
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d01f      	beq.n	800a1ea <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800a1aa:	e03b      	b.n	800a224 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6a1b      	ldr	r3, [r3, #32]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d007      	beq.n	800a1c4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800a1b4:	f000 f854 	bl	800a260 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a1b8:	4b1c      	ldr	r3, [pc, #112]	; (800a22c <HAL_PCDEx_LPM_Callback+0x98>)
 800a1ba:	691b      	ldr	r3, [r3, #16]
 800a1bc:	4a1b      	ldr	r2, [pc, #108]	; (800a22c <HAL_PCDEx_LPM_Callback+0x98>)
 800a1be:	f023 0306 	bic.w	r3, r3, #6
 800a1c2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	687a      	ldr	r2, [r7, #4]
 800a1d0:	6812      	ldr	r2, [r2, #0]
 800a1d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a1d6:	f023 0301 	bic.w	r3, r3, #1
 800a1da:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe fa41 	bl	800866a <USBD_LL_Resume>
    break;
 800a1e8:	e01c      	b.n	800a224 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	687a      	ldr	r2, [r7, #4]
 800a1f6:	6812      	ldr	r2, [r2, #0]
 800a1f8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a1fc:	f043 0301 	orr.w	r3, r3, #1
 800a200:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a208:	4618      	mov	r0, r3
 800a20a:	f7fe fa12 	bl	8008632 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6a1b      	ldr	r3, [r3, #32]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d005      	beq.n	800a222 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a216:	4b05      	ldr	r3, [pc, #20]	; (800a22c <HAL_PCDEx_LPM_Callback+0x98>)
 800a218:	691b      	ldr	r3, [r3, #16]
 800a21a:	4a04      	ldr	r2, [pc, #16]	; (800a22c <HAL_PCDEx_LPM_Callback+0x98>)
 800a21c:	f043 0306 	orr.w	r3, r3, #6
 800a220:	6113      	str	r3, [r2, #16]
    break;
 800a222:	bf00      	nop
}
 800a224:	bf00      	nop
 800a226:	3708      	adds	r7, #8
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}
 800a22c:	e000ed00 	.word	0xe000ed00

0800a230 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a230:	b480      	push	{r7}
 800a232:	b083      	sub	sp, #12
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800a238:	4b03      	ldr	r3, [pc, #12]	; (800a248 <USBD_static_malloc+0x18>)
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	370c      	adds	r7, #12
 800a23e:	46bd      	mov	sp, r7
 800a240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a244:	4770      	bx	lr
 800a246:	bf00      	nop
 800a248:	20000da4 	.word	0x20000da4

0800a24c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]

}
 800a254:	bf00      	nop
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a264:	f7f6 fce0 	bl	8000c28 <SystemClock_Config>
}
 800a268:	bf00      	nop
 800a26a:	bd80      	pop	{r7, pc}

0800a26c <memset>:
 800a26c:	4402      	add	r2, r0
 800a26e:	4603      	mov	r3, r0
 800a270:	4293      	cmp	r3, r2
 800a272:	d100      	bne.n	800a276 <memset+0xa>
 800a274:	4770      	bx	lr
 800a276:	f803 1b01 	strb.w	r1, [r3], #1
 800a27a:	e7f9      	b.n	800a270 <memset+0x4>

0800a27c <__libc_init_array>:
 800a27c:	b570      	push	{r4, r5, r6, lr}
 800a27e:	4d0d      	ldr	r5, [pc, #52]	; (800a2b4 <__libc_init_array+0x38>)
 800a280:	4c0d      	ldr	r4, [pc, #52]	; (800a2b8 <__libc_init_array+0x3c>)
 800a282:	1b64      	subs	r4, r4, r5
 800a284:	10a4      	asrs	r4, r4, #2
 800a286:	2600      	movs	r6, #0
 800a288:	42a6      	cmp	r6, r4
 800a28a:	d109      	bne.n	800a2a0 <__libc_init_array+0x24>
 800a28c:	4d0b      	ldr	r5, [pc, #44]	; (800a2bc <__libc_init_array+0x40>)
 800a28e:	4c0c      	ldr	r4, [pc, #48]	; (800a2c0 <__libc_init_array+0x44>)
 800a290:	f000 f818 	bl	800a2c4 <_init>
 800a294:	1b64      	subs	r4, r4, r5
 800a296:	10a4      	asrs	r4, r4, #2
 800a298:	2600      	movs	r6, #0
 800a29a:	42a6      	cmp	r6, r4
 800a29c:	d105      	bne.n	800a2aa <__libc_init_array+0x2e>
 800a29e:	bd70      	pop	{r4, r5, r6, pc}
 800a2a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2a4:	4798      	blx	r3
 800a2a6:	3601      	adds	r6, #1
 800a2a8:	e7ee      	b.n	800a288 <__libc_init_array+0xc>
 800a2aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2ae:	4798      	blx	r3
 800a2b0:	3601      	adds	r6, #1
 800a2b2:	e7f2      	b.n	800a29a <__libc_init_array+0x1e>
 800a2b4:	0800a38c 	.word	0x0800a38c
 800a2b8:	0800a38c 	.word	0x0800a38c
 800a2bc:	0800a38c 	.word	0x0800a38c
 800a2c0:	0800a390 	.word	0x0800a390

0800a2c4 <_init>:
 800a2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2c6:	bf00      	nop
 800a2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ca:	bc08      	pop	{r3}
 800a2cc:	469e      	mov	lr, r3
 800a2ce:	4770      	bx	lr

0800a2d0 <_fini>:
 800a2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2d2:	bf00      	nop
 800a2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2d6:	bc08      	pop	{r3}
 800a2d8:	469e      	mov	lr, r3
 800a2da:	4770      	bx	lr
