--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Hardware\ISE14.3\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf JS.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s4000,fg676,-4 (PRODUCTION 1.39 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ADV7180_LLC
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
ADV7180_P<0>  |    1.806(R)|   -0.132(R)|clk27M_DCMed      |   0.000|
ADV7180_P<1>  |    1.605(R)|    0.029(R)|clk27M_DCMed      |   0.000|
ADV7180_P<2>  |    2.053(R)|   -0.301(R)|clk27M_DCMed      |   0.000|
ADV7180_P<3>  |    2.344(R)|   -0.534(R)|clk27M_DCMed      |   0.000|
ADV7180_P<4>  |    3.378(R)|   -1.430(R)|clk27M_DCMed      |   0.000|
ADV7180_P<5>  |    3.113(R)|   -1.218(R)|clk27M_DCMed      |   0.000|
ADV7180_P<6>  |    3.131(R)|   -1.207(R)|clk27M_DCMed      |   0.000|
ADV7180_P<7>  |    3.967(R)|   -1.876(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<0>   |    9.241(R)|   -3.605(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<1>   |    8.648(R)|   -4.522(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<2>   |    9.272(R)|   -4.646(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<3>   |    8.003(R)|   -3.843(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<4>   |    9.481(R)|   -3.288(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<5>   |    9.388(R)|   -2.785(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<6>   |    8.449(R)|   -3.520(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<7>   |    9.339(R)|   -4.917(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<8>   |   10.730(R)|   -4.957(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<9>   |   12.169(R)|   -5.377(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<10>  |   12.973(R)|   -4.630(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<11>  |   12.337(R)|   -4.858(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<12>  |   10.076(R)|   -4.115(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<13>  |   10.122(R)|   -4.014(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<14>  |    9.185(R)|   -3.329(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<15>  |    9.548(R)|   -4.217(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<0>   |   10.364(R)|   -4.159(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<1>   |    8.355(R)|   -4.445(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<2>   |    8.696(R)|   -4.185(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<3>   |    8.879(R)|   -4.483(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<4>   |   11.226(R)|   -4.512(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<5>   |   10.885(R)|   -4.320(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<6>   |   10.554(R)|   -5.550(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<7>   |    9.961(R)|   -5.415(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<8>   |   10.435(R)|   -4.863(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<9>   |   10.918(R)|   -4.376(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<10>  |   11.182(R)|   -3.197(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<11>  |   11.053(R)|   -3.832(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<12>  |   11.686(R)|   -5.403(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<13>  |   11.280(R)|   -4.941(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<14>  |   10.603(R)|   -4.464(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<15>  |    9.879(R)|   -4.481(R)|clk27M_DCMed      |   0.000|
cross_output  |   13.323(R)|   -6.720(R)|clk27M_DCMed      |   0.000|
enhance_enable|    5.433(R)|   -2.384(R)|clk27M_DCMed      |   0.000|
rst           |   10.315(R)|   -5.390(R)|clk27M_DCMed      |   0.000|
video_zoom    |    5.175(R)|   -2.788(R)|clk27M_DCMed      |   0.000|
--------------+------------+------------+------------------+--------+

Clock ADV7180_LLC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADV7179_P<0>|   15.236(R)|clk27M_DCMed      |   0.000|
ADV7179_P<1>|   15.613(R)|clk27M_DCMed      |   0.000|
ADV7179_P<2>|   15.132(R)|clk27M_DCMed      |   0.000|
ADV7179_P<3>|   16.062(R)|clk27M_DCMed      |   0.000|
ADV7179_P<4>|   16.155(R)|clk27M_DCMed      |   0.000|
ADV7179_P<5>|   14.850(R)|clk27M_DCMed      |   0.000|
ADV7179_P<6>|   16.692(R)|clk27M_DCMed      |   0.000|
ADV7179_P<7>|   16.076(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<0> |   25.913(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<1> |   26.329(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<2> |   26.600(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<3> |   27.776(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<4> |   27.442(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<5> |   30.052(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<6> |   29.943(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<7> |   29.904(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<8> |   29.729(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<9> |   29.918(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<10>|   30.444(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<11>|   30.539(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<12>|   30.780(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<13>|   30.625(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<14>|   29.228(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<15>|   28.178(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<16>|   30.455(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<17>|   30.828(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<18>|   30.000(R)|clk27M_DCMed      |   0.000|
SRAM_A_A<19>|   30.320(R)|clk27M_DCMed      |   0.000|
SRAM_A_CE   |   17.645(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<0> |   16.158(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<1> |   16.942(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<2> |   16.944(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<3> |   16.937(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<4> |   15.170(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<5> |   15.149(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<6> |   15.477(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<7> |   15.819(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<8> |   17.936(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<9> |   18.269(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<10>|   18.612(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<11>|   18.974(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<12>|   15.544(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<13>|   16.198(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<14>|   15.861(R)|clk27M_DCMed      |   0.000|
SRAM_A_D<15>|   16.559(R)|clk27M_DCMed      |   0.000|
SRAM_A_OE   |   18.992(R)|clk27M_DCMed      |   0.000|
SRAM_A_WE   |   17.028(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<0> |   25.000(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<1> |   26.152(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<2> |   27.690(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<3> |   28.305(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<4> |   29.188(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<5> |   27.435(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<6> |   27.985(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<7> |   28.571(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<8> |   28.972(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<9> |   28.565(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<10>|   28.939(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<11>|   29.312(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<12>|   29.221(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<13>|   28.359(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<14>|   28.207(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<15>|   28.544(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<16>|   29.121(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<17>|   30.484(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<18>|   29.747(R)|clk27M_DCMed      |   0.000|
SRAM_B_A<19>|   30.678(R)|clk27M_DCMed      |   0.000|
SRAM_B_CE   |   17.402(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<0> |   15.187(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<1> |   15.599(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<2> |   16.212(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<3> |   16.232(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<4> |   18.216(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<5> |   19.268(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<6> |   19.240(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<7> |   17.526(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<8> |   23.986(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<9> |   23.967(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<10>|   23.614(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<11>|   22.636(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<12>|   27.006(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<13>|   27.364(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<14>|   25.656(R)|clk27M_DCMed      |   0.000|
SRAM_B_D<15>|   25.983(R)|clk27M_DCMed      |   0.000|
SRAM_B_OE   |   16.969(R)|clk27M_DCMed      |   0.000|
SRAM_B_WE   |   17.808(R)|clk27M_DCMed      |   0.000|
------------+------------+------------------+--------+

Clock clk_59m to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDA_DONE   |   15.795(R)|clk59M_DCMed      |   0.000|
ADV7179_CLK |   11.733(R)|clk59M_DCMed      |   0.000|
ADV7179_P<0>|   12.370(R)|clk59M_DCMed      |   0.000|
ADV7179_P<1>|   12.411(R)|clk59M_DCMed      |   0.000|
ADV7179_P<2>|   13.667(R)|clk59M_DCMed      |   0.000|
ADV7179_P<3>|   14.478(R)|clk59M_DCMed      |   0.000|
ADV7179_P<4>|   14.648(R)|clk59M_DCMed      |   0.000|
ADV7179_P<5>|   14.142(R)|clk59M_DCMed      |   0.000|
ADV7179_P<6>|   15.443(R)|clk59M_DCMed      |   0.000|
ADV7179_P<7>|   14.751(R)|clk59M_DCMed      |   0.000|
ADV7179_RST |    9.927(R)|clk59M_DCMed      |   0.000|
ADV7179_SCL |   11.883(R)|clk59M_DCMed      |   0.000|
ADV7179_SDA |   12.022(R)|clk59M_DCMed      |   0.000|
ADV7180_SDA |   16.777(R)|clk59M_DCMed      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ADV7180_LLC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADV7180_LLC    |   14.944|         |         |         |
clk_59m        |   10.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_59m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_59m        |    8.881|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADV7180_LLC    |ADV7179_CLK    |    7.501|
---------------+---------------+---------+


Analysis completed Tue Apr 04 23:37:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 231 MB



