

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204|  1.020 us|  1.020 us|  204|  204|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      202|      202|         5|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha"   --->   Operation 15 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %phi_mul"   --->   Operation 16 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln13 = store i7 0, i7 %j" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 17 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 21 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i7 %j_1, i7 100" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 22 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln15 = add i7 %j_1, i7 1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 23 'add' 'add_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i.split, void %_Z2g1iPiiS_S_S_.exit.exitStub" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 24 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %j_1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 25 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.05ns)   --->   "%add_ln16 = add i14 %zext_ln15, i14 %phi_mul_read" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:16->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 26 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %add_ln16" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 27 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 28 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%in_r_load = load i14 %in_r_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 29 'load' 'in_r_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 30 'getelementptr' 'w_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 31 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i32 %addr_in, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 32 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 33 'load' 'addr_in_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln13 = store i7 %add_ln15, i7 %j" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 34 'store' 'store_ln13' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%in_r_load = load i14 %in_r_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 35 'load' 'in_r_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%w_load = load i14 %w_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 36 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 37 'load' 'addr_in_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %addr_in_load" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 38 'zext' 'zext_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 39 'getelementptr' 'data_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 40 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.29ns)   --->   "%data_load = load i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 41 'load' 'data_load' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 42 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 42 'icmp' 'addr_cmp' <Predicate = (!icmp_ln15)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.28ns)   --->   "%xor_ln18 = xor i32 %w_load, i32 %in_r_load" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 43 'xor' 'xor_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln18 = store i64 %zext_ln18, i64 %reuse_addr_reg" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 44 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 45 [1/2] (1.29ns)   --->   "%data_load = load i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 45 'load' 'data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 46 [2/2] (2.89ns)   --->   "%mul_ln18 = mul i32 %xor_ln18, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 46 'mul' 'mul_ln18' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 47 [1/2] (2.89ns)   --->   "%mul_ln18 = mul i32 %xor_ln18, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 47 'mul' 'mul_ln18' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 48 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 50 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 51 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 52 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln18 = add i32 %reuse_select, i32 %mul_ln18" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 53 'add' 'add_ln18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln18 = store i32 %add_ln18, i14 %data_addr" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln18 = store i32 %add_ln18, i32 %reuse_reg" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 55 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 56 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.816ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) of constant 0 on local variable 'j', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17 [16]  (0.460 ns)
	'load' operation 7 bit ('j', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) on local variable 'j', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17 [21]  (0.000 ns)
	'add' operation 14 bit ('add_ln16', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:16->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [30]  (1.058 ns)
	'getelementptr' operation 14 bit ('in_r_addr', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [32]  (0.000 ns)
	'load' operation 32 bit ('in_r_load', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:17->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) on array 'in_r' [33]  (1.297 ns)

 <State 2>: 2.659ns
The critical path consists of the following:
	'load' operation 32 bit ('addr_in_load', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) on array 'addr_in' [37]  (1.297 ns)
	'icmp' operation 1 bit ('addr_cmp', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [43]  (1.362 ns)

 <State 3>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln18', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [46]  (2.893 ns)

 <State 4>: 2.893ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln18', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [46]  (2.893 ns)

 <State 5>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg_load') on local variable 'reuse_reg' [40]  (0.000 ns)
	'select' operation 32 bit ('reuse_select', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [44]  (0.000 ns)
	'add' operation 32 bit ('add_ln18', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [47]  (1.142 ns)
	'store' operation 0 bit ('store_ln18', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) of variable 'add_ln18', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17 on array 'data' [48]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
