#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 10 00:09:29 2024
# Process ID: 10108
# Current directory: C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23740 C:\Users\Miku\Documents\GitHub\ASIC_Lab\Lab1\Flowing light\Flowing light.xpr
# Log file: C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/vivado.log
# Journal file: C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivoda/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_flowled' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_flowled_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.srcs/sources_1/new/flowled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowled
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.srcs/sources_1/new/flowled.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.srcs/sim_1/new/tb_flowled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_flowled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c5c9934a51584c158a627b68c78cc4b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_flowled_behav xil_defaultlib.tb_flowled xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flowled
Compiling module xil_defaultlib.tb_flowled
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_flowled_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing -notrace
couldn't read file "C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 10 00:09:55 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_flowled_behav -key {Behavioral:sim_1:Functional:tb_flowled} -tclbatch {tb_flowled.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_flowled.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_flowled_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 769.523 ; gain = 29.055
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 769.523 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 769.523 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 769.523 ; gain = 0.000
launch_runs synth_1 -jobs 10
[Tue Sep 10 00:11:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Tue Sep 10 00:12:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/Miku/Documents/GitHub/ASIC_Lab/Lab1/Flowing light/Flowing light.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 00:15:14 2024...
