============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 16:56:06 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6213 instances
RUN-0007 : 2443 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7359 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4910 nets have 2 pins
RUN-1001 : 1531 nets have [3 - 5] pins
RUN-1001 : 750 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6211 instances, 2443 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29406, tnet num: 7357, tinst num: 6211, tnode num: 36585, tedge num: 48569.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.143536s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (99.7%)

RUN-1004 : used memory is 271 MB, reserved memory is 249 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7357 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.294459s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.77237e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6211.
PHY-3001 : End clustering;  0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20091e+06, overlap = 46.5
PHY-3002 : Step(2): len = 1.03857e+06, overlap = 49.9375
PHY-3002 : Step(3): len = 618962, overlap = 63.2812
PHY-3002 : Step(4): len = 557756, overlap = 65.6875
PHY-3002 : Step(5): len = 439744, overlap = 71.5
PHY-3002 : Step(6): len = 399623, overlap = 77.4375
PHY-3002 : Step(7): len = 350421, overlap = 99.1875
PHY-3002 : Step(8): len = 323404, overlap = 130.531
PHY-3002 : Step(9): len = 280146, overlap = 161.219
PHY-3002 : Step(10): len = 251547, overlap = 207.531
PHY-3002 : Step(11): len = 232688, overlap = 247.875
PHY-3002 : Step(12): len = 215640, overlap = 255.062
PHY-3002 : Step(13): len = 199371, overlap = 278.969
PHY-3002 : Step(14): len = 190842, overlap = 294.344
PHY-3002 : Step(15): len = 176759, overlap = 323.938
PHY-3002 : Step(16): len = 167887, overlap = 345.656
PHY-3002 : Step(17): len = 164726, overlap = 357.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11342e-05
PHY-3002 : Step(18): len = 178138, overlap = 282.969
PHY-3002 : Step(19): len = 188526, overlap = 260.062
PHY-3002 : Step(20): len = 197051, overlap = 182.219
PHY-3002 : Step(21): len = 207866, overlap = 154.969
PHY-3002 : Step(22): len = 201207, overlap = 135.812
PHY-3002 : Step(23): len = 203015, overlap = 116.062
PHY-3002 : Step(24): len = 206198, overlap = 85.6875
PHY-3002 : Step(25): len = 198231, overlap = 82.5312
PHY-3002 : Step(26): len = 195507, overlap = 76.6875
PHY-3002 : Step(27): len = 193435, overlap = 82.6875
PHY-3002 : Step(28): len = 186757, overlap = 74.5312
PHY-3002 : Step(29): len = 183903, overlap = 69.375
PHY-3002 : Step(30): len = 181503, overlap = 70.125
PHY-3002 : Step(31): len = 176787, overlap = 60.0625
PHY-3002 : Step(32): len = 172261, overlap = 55.25
PHY-3002 : Step(33): len = 169538, overlap = 55.8125
PHY-3002 : Step(34): len = 169591, overlap = 48.375
PHY-3002 : Step(35): len = 165363, overlap = 50.4688
PHY-3002 : Step(36): len = 163545, overlap = 48.7188
PHY-3002 : Step(37): len = 162617, overlap = 51.6562
PHY-3002 : Step(38): len = 162027, overlap = 56.9062
PHY-3002 : Step(39): len = 160360, overlap = 54.875
PHY-3002 : Step(40): len = 159815, overlap = 46.75
PHY-3002 : Step(41): len = 159025, overlap = 46.3125
PHY-3002 : Step(42): len = 157471, overlap = 46.3125
PHY-3002 : Step(43): len = 156052, overlap = 49.375
PHY-3002 : Step(44): len = 154694, overlap = 49.8438
PHY-3002 : Step(45): len = 154101, overlap = 48.0312
PHY-3002 : Step(46): len = 153118, overlap = 49.5
PHY-3002 : Step(47): len = 152871, overlap = 53.875
PHY-3002 : Step(48): len = 150661, overlap = 53.6562
PHY-3002 : Step(49): len = 150180, overlap = 56.4688
PHY-3002 : Step(50): len = 149613, overlap = 57.1562
PHY-3002 : Step(51): len = 149319, overlap = 56.9375
PHY-3002 : Step(52): len = 149191, overlap = 59.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.22684e-05
PHY-3002 : Step(53): len = 148452, overlap = 59.5312
PHY-3002 : Step(54): len = 148612, overlap = 59.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76001e-05
PHY-3002 : Step(55): len = 150749, overlap = 58.6562
PHY-3002 : Step(56): len = 151233, overlap = 58.3125
PHY-3002 : Step(57): len = 151969, overlap = 55.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022308s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (140.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7359.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 201024, over cnt = 756(2%), over = 3729, worst = 27
PHY-1001 : End global iterations;  0.378055s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (144.7%)

PHY-1001 : Congestion index: top1 = 55.99, top5 = 39.31, top10 = 31.69, top15 = 26.88.
PHY-3001 : End congestion estimation;  0.489057s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (137.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7357 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165557s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65251e-06
PHY-3002 : Step(58): len = 173900, overlap = 84.75
PHY-3002 : Step(59): len = 173952, overlap = 85.875
PHY-3002 : Step(60): len = 165958, overlap = 94.9688
PHY-3002 : Step(61): len = 165517, overlap = 106.281
PHY-3002 : Step(62): len = 158725, overlap = 111.594
PHY-3002 : Step(63): len = 158655, overlap = 111.875
PHY-3002 : Step(64): len = 156890, overlap = 113.562
PHY-3002 : Step(65): len = 156785, overlap = 113.281
PHY-3002 : Step(66): len = 155265, overlap = 114.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30502e-06
PHY-3002 : Step(67): len = 154426, overlap = 114.812
PHY-3002 : Step(68): len = 154444, overlap = 113.938
PHY-3002 : Step(69): len = 154472, overlap = 114.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.061e-05
PHY-3002 : Step(70): len = 157128, overlap = 105.781
PHY-3002 : Step(71): len = 157371, overlap = 105.719
PHY-3002 : Step(72): len = 160001, overlap = 98.0625
PHY-3002 : Step(73): len = 160735, overlap = 91.3125
PHY-3002 : Step(74): len = 161889, overlap = 87.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 798/7359.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 184320, over cnt = 745(2%), over = 3506, worst = 31
PHY-1001 : End global iterations;  0.335097s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (139.9%)

PHY-1001 : Congestion index: top1 = 58.04, top5 = 39.92, top10 = 31.64, top15 = 26.57.
PHY-3001 : End congestion estimation;  0.449312s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (132.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7357 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169267s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50785e-05
PHY-3002 : Step(75): len = 161162, overlap = 324
PHY-3002 : Step(76): len = 161314, overlap = 325.5
PHY-3002 : Step(77): len = 166526, overlap = 282.5
PHY-3002 : Step(78): len = 170703, overlap = 268.594
PHY-3002 : Step(79): len = 166123, overlap = 273.125
PHY-3002 : Step(80): len = 165506, overlap = 276.344
PHY-3002 : Step(81): len = 164934, overlap = 275
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.0157e-05
PHY-3002 : Step(82): len = 169598, overlap = 244.812
PHY-3002 : Step(83): len = 170722, overlap = 242.156
PHY-3002 : Step(84): len = 181923, overlap = 205.531
PHY-3002 : Step(85): len = 175983, overlap = 204.75
PHY-3002 : Step(86): len = 175322, overlap = 204.969
PHY-3002 : Step(87): len = 173849, overlap = 199.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96818e-05
PHY-3002 : Step(88): len = 186195, overlap = 154.531
PHY-3002 : Step(89): len = 188172, overlap = 147.062
PHY-3002 : Step(90): len = 193128, overlap = 123.719
PHY-3002 : Step(91): len = 193865, overlap = 119.938
PHY-3002 : Step(92): len = 194082, overlap = 106.219
PHY-3002 : Step(93): len = 194438, overlap = 99.1875
PHY-3002 : Step(94): len = 195631, overlap = 84.375
PHY-3002 : Step(95): len = 194239, overlap = 86.0938
PHY-3002 : Step(96): len = 194180, overlap = 84.0625
PHY-3002 : Step(97): len = 193681, overlap = 84.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.93635e-05
PHY-3002 : Step(98): len = 199956, overlap = 74.8438
PHY-3002 : Step(99): len = 200902, overlap = 74.8125
PHY-3002 : Step(100): len = 209017, overlap = 67
PHY-3002 : Step(101): len = 212584, overlap = 60.9375
PHY-3002 : Step(102): len = 213599, overlap = 58.3438
PHY-3002 : Step(103): len = 212678, overlap = 52.1562
PHY-3002 : Step(104): len = 211662, overlap = 47.1875
PHY-3002 : Step(105): len = 211707, overlap = 47.0312
PHY-3002 : Step(106): len = 209960, overlap = 50.2188
PHY-3002 : Step(107): len = 209551, overlap = 47.875
PHY-3002 : Step(108): len = 208311, overlap = 50.3125
PHY-3002 : Step(109): len = 206938, overlap = 50.7188
PHY-3002 : Step(110): len = 206938, overlap = 50.7188
PHY-3002 : Step(111): len = 206350, overlap = 51.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000198727
PHY-3002 : Step(112): len = 211006, overlap = 48.75
PHY-3002 : Step(113): len = 212857, overlap = 46.4688
PHY-3002 : Step(114): len = 215782, overlap = 42.6562
PHY-3002 : Step(115): len = 216554, overlap = 43.3438
PHY-3002 : Step(116): len = 217366, overlap = 43.5312
PHY-3002 : Step(117): len = 217646, overlap = 42.8438
PHY-3002 : Step(118): len = 218890, overlap = 39.8438
PHY-3002 : Step(119): len = 219754, overlap = 36.9688
PHY-3002 : Step(120): len = 221467, overlap = 37.0312
PHY-3002 : Step(121): len = 222510, overlap = 33.5938
PHY-3002 : Step(122): len = 222602, overlap = 34.3125
PHY-3002 : Step(123): len = 222580, overlap = 34.5
PHY-3002 : Step(124): len = 222182, overlap = 35.4375
PHY-3002 : Step(125): len = 221167, overlap = 37.1562
PHY-3002 : Step(126): len = 220321, overlap = 36.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000397454
PHY-3002 : Step(127): len = 222394, overlap = 35.625
PHY-3002 : Step(128): len = 224322, overlap = 33.0625
PHY-3002 : Step(129): len = 226381, overlap = 32.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000663511
PHY-3002 : Step(130): len = 227445, overlap = 29.7188
PHY-3002 : Step(131): len = 228458, overlap = 29.9062
PHY-3002 : Step(132): len = 230642, overlap = 29.1875
PHY-3002 : Step(133): len = 234352, overlap = 27.2188
PHY-3002 : Step(134): len = 237653, overlap = 25.7812
PHY-3002 : Step(135): len = 239616, overlap = 25.1562
PHY-3002 : Step(136): len = 241561, overlap = 27.4062
PHY-3002 : Step(137): len = 242823, overlap = 25.0625
PHY-3002 : Step(138): len = 243448, overlap = 22.875
PHY-3002 : Step(139): len = 243819, overlap = 22.4062
PHY-3002 : Step(140): len = 243854, overlap = 20.9062
PHY-3002 : Step(141): len = 243590, overlap = 20.5312
PHY-3002 : Step(142): len = 243159, overlap = 22.1562
PHY-3002 : Step(143): len = 242478, overlap = 20.8125
PHY-3002 : Step(144): len = 241698, overlap = 19.6562
PHY-3002 : Step(145): len = 241046, overlap = 19.1875
PHY-3002 : Step(146): len = 240571, overlap = 19.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00125032
PHY-3002 : Step(147): len = 242048, overlap = 19.0938
PHY-3002 : Step(148): len = 243559, overlap = 17.9062
PHY-3002 : Step(149): len = 244977, overlap = 18.125
PHY-3002 : Step(150): len = 246562, overlap = 18.0625
PHY-3002 : Step(151): len = 248338, overlap = 18
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0023419
PHY-3002 : Step(152): len = 249154, overlap = 18
PHY-3002 : Step(153): len = 249949, overlap = 17.5312
PHY-3002 : Step(154): len = 250848, overlap = 18.2188
PHY-3002 : Step(155): len = 252694, overlap = 17.5625
PHY-3002 : Step(156): len = 256367, overlap = 17.5
PHY-3002 : Step(157): len = 258650, overlap = 17.0312
PHY-3002 : Step(158): len = 259378, overlap = 16.4375
PHY-3002 : Step(159): len = 260012, overlap = 15.0625
PHY-3002 : Step(160): len = 260512, overlap = 15.7812
PHY-3002 : Step(161): len = 261029, overlap = 14.9688
PHY-3002 : Step(162): len = 261313, overlap = 15.125
PHY-3002 : Step(163): len = 261547, overlap = 16.125
PHY-3002 : Step(164): len = 261665, overlap = 16.1562
PHY-3002 : Step(165): len = 261728, overlap = 15.375
PHY-3002 : Step(166): len = 261814, overlap = 16.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00435935
PHY-3002 : Step(167): len = 262192, overlap = 15.5625
PHY-3002 : Step(168): len = 262939, overlap = 15.7812
PHY-3002 : Step(169): len = 264298, overlap = 15.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29406, tnet num: 7357, tinst num: 6211, tnode num: 36585, tedge num: 48569.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.201771s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.1%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 321 MB
OPT-1001 : Total overflow 191.84 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/7359.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327616, over cnt = 1020(2%), over = 2846, worst = 18
PHY-1001 : End global iterations;  0.552767s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 41.12, top5 = 32.48, top10 = 28.45, top15 = 25.94.
PHY-1001 : End incremental global routing;  0.672037s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (158.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7357 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.193925s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.989092s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (140.6%)

OPT-1001 : Current memory(MB): used = 318, reserve = 299, peak = 321.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6203/7359.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327616, over cnt = 1020(2%), over = 2846, worst = 18
PHY-1002 : len = 335464, over cnt = 646(1%), over = 1546, worst = 18
PHY-1002 : len = 342952, over cnt = 225(0%), over = 488, worst = 12
PHY-1002 : len = 346024, over cnt = 73(0%), over = 147, worst = 12
PHY-1002 : len = 346952, over cnt = 6(0%), over = 10, worst = 4
PHY-1001 : End global iterations;  0.438559s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (153.2%)

PHY-1001 : Congestion index: top1 = 35.09, top5 = 29.43, top10 = 26.21, top15 = 24.22.
OPT-1001 : End congestion update;  0.557985s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (140.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7357 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141172s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.699292s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (131.8%)

OPT-1001 : Current memory(MB): used = 322, reserve = 303, peak = 322.
OPT-1001 : End physical optimization;  2.949695s wall, 3.515625s user + 0.062500s system = 3.578125s CPU (121.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2443 LUT to BLE ...
SYN-4008 : Packed 2443 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 515 SEQ with LUT/SLICE
SYN-4006 : 976 single LUT's are left
SYN-4006 : 538 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2981/5582 primitive instances ...
PHY-3001 : End packing;  0.292334s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3284 instances
RUN-1001 : 1556 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6297 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3829 nets have 2 pins
RUN-1001 : 1534 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3282 instances, 3112 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1044 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 263933, Over = 36.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3169/6297.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336520, over cnt = 376(1%), over = 528, worst = 7
PHY-1002 : len = 338016, over cnt = 202(0%), over = 247, worst = 4
PHY-1002 : len = 339632, over cnt = 78(0%), over = 90, worst = 3
PHY-1002 : len = 340016, over cnt = 32(0%), over = 41, worst = 3
PHY-1002 : len = 340632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.608920s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 35.54, top5 = 28.99, top10 = 25.76, top15 = 23.64.
PHY-3001 : End congestion estimation;  0.765832s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (142.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25629, tnet num: 6295, tinst num: 3282, tnode num: 30875, tedge num: 44148.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.303511s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 310 MB, peak memory is 328 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.481767s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.10495e-05
PHY-3002 : Step(170): len = 248799, overlap = 42
PHY-3002 : Step(171): len = 239527, overlap = 47.25
PHY-3002 : Step(172): len = 230181, overlap = 48.75
PHY-3002 : Step(173): len = 224608, overlap = 53.75
PHY-3002 : Step(174): len = 222165, overlap = 51.25
PHY-3002 : Step(175): len = 220532, overlap = 50.5
PHY-3002 : Step(176): len = 220253, overlap = 53.25
PHY-3002 : Step(177): len = 219597, overlap = 50
PHY-3002 : Step(178): len = 218836, overlap = 53.5
PHY-3002 : Step(179): len = 218468, overlap = 51.25
PHY-3002 : Step(180): len = 217688, overlap = 48.5
PHY-3002 : Step(181): len = 217535, overlap = 49
PHY-3002 : Step(182): len = 216235, overlap = 48.25
PHY-3002 : Step(183): len = 215731, overlap = 48
PHY-3002 : Step(184): len = 215234, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102099
PHY-3002 : Step(185): len = 222001, overlap = 44.25
PHY-3002 : Step(186): len = 223881, overlap = 43
PHY-3002 : Step(187): len = 226589, overlap = 38.25
PHY-3002 : Step(188): len = 227932, overlap = 35.25
PHY-3002 : Step(189): len = 229135, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000204198
PHY-3002 : Step(190): len = 234183, overlap = 31.5
PHY-3002 : Step(191): len = 237140, overlap = 30
PHY-3002 : Step(192): len = 244154, overlap = 26.25
PHY-3002 : Step(193): len = 240897, overlap = 26
PHY-3002 : Step(194): len = 240034, overlap = 26
PHY-3002 : Step(195): len = 238617, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.029467s wall, 0.750000s user + 2.000000s system = 2.750000s CPU (267.1%)

PHY-3001 : Trial Legalized: Len = 258228
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 167/6297.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317608, over cnt = 517(1%), over = 840, worst = 8
PHY-1002 : len = 320360, over cnt = 323(0%), over = 462, worst = 6
PHY-1002 : len = 322776, over cnt = 150(0%), over = 214, worst = 6
PHY-1002 : len = 324344, over cnt = 67(0%), over = 76, worst = 4
PHY-1002 : len = 325064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.914618s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (148.6%)

PHY-1001 : Congestion index: top1 = 33.04, top5 = 28.52, top10 = 25.79, top15 = 23.90.
PHY-3001 : End congestion estimation;  1.069000s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (143.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164448s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.15438e-05
PHY-3002 : Step(196): len = 249889, overlap = 0.5
PHY-3002 : Step(197): len = 242961, overlap = 4.25
PHY-3002 : Step(198): len = 239642, overlap = 5
PHY-3002 : Step(199): len = 238421, overlap = 6.75
PHY-3002 : Step(200): len = 237896, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 244865, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024003s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.1%)

PHY-3001 : 33 instances has been re-located, deltaX = 1, deltaY = 21, maxDist = 2.
PHY-3001 : Final: Len = 245215, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25629, tnet num: 6295, tinst num: 3282, tnode num: 30875, tedge num: 44148.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.373226s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.0%)

RUN-1004 : used memory is 331 MB, reserved memory is 313 MB, peak memory is 337 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2575/6297.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311632, over cnt = 391(1%), over = 581, worst = 7
PHY-1002 : len = 313384, over cnt = 231(0%), over = 310, worst = 4
PHY-1002 : len = 316344, over cnt = 34(0%), over = 44, worst = 3
PHY-1002 : len = 316728, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 316872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.649276s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (146.8%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.11, top10 = 25.34, top15 = 23.47.
PHY-1001 : End incremental global routing;  0.795649s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (139.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173514s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.105422s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (128.6%)

OPT-1001 : Current memory(MB): used = 334, reserve = 316, peak = 337.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5345/6297.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044408s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.6%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.11, top10 = 25.34, top15 = 23.47.
OPT-1001 : End congestion update;  0.178413s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.128249s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.5%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.306808s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.9%)

OPT-1001 : Current memory(MB): used = 335, reserve = 317, peak = 337.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.129419s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5345/6297.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046422s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.0%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.11, top10 = 25.34, top15 = 23.47.
PHY-1001 : End incremental global routing;  0.178367s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.168716s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5345/6297.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044776s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.7%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.11, top10 = 25.34, top15 = 23.47.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126835s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.622621s wall, 3.843750s user + 0.062500s system = 3.906250s CPU (107.8%)

RUN-1003 : finish command "place" in  22.404647s wall, 37.812500s user + 10.140625s system = 47.953125s CPU (214.0%)

RUN-1004 : used memory is 309 MB, reserved memory is 289 MB, peak memory is 337 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3284 instances
RUN-1001 : 1556 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6297 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3829 nets have 2 pins
RUN-1001 : 1534 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25629, tnet num: 6295, tinst num: 3282, tnode num: 30875, tedge num: 44148.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.387230s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.2%)

RUN-1004 : used memory is 326 MB, reserved memory is 309 MB, peak memory is 361 MB
PHY-1001 : 1556 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 300120, over cnt = 560(1%), over = 895, worst = 8
PHY-1002 : len = 303080, over cnt = 346(0%), over = 500, worst = 6
PHY-1002 : len = 306560, over cnt = 143(0%), over = 214, worst = 6
PHY-1002 : len = 308536, over cnt = 21(0%), over = 32, worst = 3
PHY-1002 : len = 309000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.856704s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (155.0%)

PHY-1001 : Congestion index: top1 = 32.80, top5 = 28.01, top10 = 25.21, top15 = 23.29.
PHY-1001 : End global routing;  0.992673s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (146.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 337, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 612, reserve = 598, peak = 612.
PHY-1001 : End build detailed router design. 4.016966s wall, 3.968750s user + 0.062500s system = 4.031250s CPU (100.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.341068s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 645, reserve = 632, peak = 645.
PHY-1001 : End phase 1; 4.347901s wall, 4.328125s user + 0.000000s system = 4.328125s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2491 net; 3.345310s wall, 3.359375s user + 0.000000s system = 3.359375s CPU (100.4%)

PHY-1022 : len = 840128, over cnt = 157(0%), over = 157, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 650, reserve = 636, peak = 650.
PHY-1001 : End initial routed; 10.415151s wall, 18.015625s user + 0.062500s system = 18.078125s CPU (173.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5081(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.622078s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 656, reserve = 642, peak = 656.
PHY-1001 : End phase 2; 12.037300s wall, 19.625000s user + 0.062500s system = 19.687500s CPU (163.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 840128, over cnt = 157(0%), over = 157, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025994s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 835984, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.234179s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (133.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 836056, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.063679s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 836048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.056698s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5081(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.626548s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.753406s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 688, reserve = 676, peak = 688.
PHY-1001 : End phase 3; 2.927987s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (101.9%)

PHY-1003 : Routed, final wirelength = 836048
PHY-1001 : Current memory(MB): used = 690, reserve = 677, peak = 690.
PHY-1001 : End export database. 0.022509s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.8%)

PHY-1001 : End detail routing;  23.629521s wall, 31.218750s user + 0.125000s system = 31.343750s CPU (132.6%)

RUN-1003 : finish command "route" in  26.269113s wall, 34.250000s user + 0.187500s system = 34.437500s CPU (131.1%)

RUN-1004 : used memory is 656 MB, reserved memory is 644 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5353   out of  19600   27.31%
#reg                     2190   out of  19600   11.17%
#le                      5890
  #lut only              3700   out of   5890   62.82%
  #reg only               537   out of   5890    9.12%
  #lut&reg               1653   out of   5890   28.06%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   989
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                187
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                47
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                38
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_38.q1                        19
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_38.q0                        18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0           12
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_12.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5890   |3942    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |770    |527     |161     |382     |2       |0       |
|    command1                          |command                                    |54     |54      |0       |42      |0       |0       |
|    control1                          |control_interface                          |100    |66      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |123    |69      |18      |91      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |69      |18      |91      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |23      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |24      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |122    |80      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |80      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |22      |0       |29      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |6      |6       |0       |4       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |109    |61      |44      |33      |0       |0       |
|  u_camera_init                       |camera_init                                |541    |528     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |148    |148     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |44      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4126   |2550    |1170    |1565    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |182    |118     |45      |90      |2       |0       |
|      u_three_martix_4                |three_martix                               |170    |109     |45      |78      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |175    |121     |45      |90      |2       |0       |
|      u_three_martix_3                |three_martix                               |159    |106     |45      |75      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |926    |642     |249     |248     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |758    |436     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |509    |314     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |249    |122     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |730    |446     |235     |257     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |230    |136     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |732    |427     |235     |274     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |501    |311     |190     |138     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |231    |116     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |78     |25      |14      |50      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |354    |209     |92      |152     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |100     |47      |41      |0       |0       |
|      u_three_martix_2                |three_martix                               |207    |109     |45      |111     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |51     |51      |0       |30      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |172    |151     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3748  
    #2          2       663   
    #3          3       551   
    #4          4       272   
    #5        5-10      784   
    #6        11-50     125   
    #7       51-100      9    
    #8       101-500     2    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3282
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6297, pip num: 59398
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3064 valid insts, and 182849 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.357955s wall, 66.328125s user + 0.468750s system = 66.796875s CPU (1246.7%)

RUN-1004 : used memory is 658 MB, reserved memory is 649 MB, peak memory is 840 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_165606.log"
