$date
	Fri Oct 16 23:22:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$scope module counter $end
$var wire 1 ! clk $end
$var wire 1 " enable $end
$var wire 1 # reset $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
0#
1"
1!
$end
#10
0!
#20
b10 $
1!
#30
0!
#40
b11 $
1!
#50
0!
#60
b100 $
1!
#70
0!
#80
b101 $
1!
#90
0!
#100
b110 $
1!
#110
0!
#120
b111 $
1!
#130
0!
#140
b1000 $
1!
#150
0!
#160
b1001 $
1!
#170
0!
#180
b1010 $
1!
#190
0!
#200
b1011 $
1!
#210
0!
#220
b1100 $
1!
#230
0!
#240
b1101 $
1!
#250
0!
#260
b1110 $
1!
#270
0!
#280
b1111 $
1!
#290
0!
#300
b10000 $
1!
#310
0!
#320
b10001 $
1!
#330
0!
#340
b10010 $
1!
#350
0!
#360
b10011 $
1!
#370
0!
#380
b10100 $
1!
#390
0!
#400
b10101 $
1!
#410
0!
#420
b10110 $
1!
#430
0!
#440
b10111 $
1!
#450
0!
#460
b11000 $
1!
#470
0!
#480
b11001 $
1!
#490
0!
#500
b11010 $
1!
#510
0!
#520
b11011 $
1!
#530
0!
#540
b11100 $
1!
#550
0!
#560
b11101 $
1!
#570
0!
#580
b11110 $
1!
#590
0!
#600
b11111 $
1!
#610
0!
#620
b100000 $
1!
#630
0!
#640
b100001 $
1!
#650
0!
#660
b100010 $
1!
#670
0!
#680
b100011 $
1!
#690
0!
#700
b100100 $
1!
#710
0!
#720
b100101 $
1!
#730
0!
#740
b100110 $
1!
#750
0!
#760
b100111 $
1!
#770
0!
#780
b101000 $
1!
#790
0!
#800
b101001 $
1!
#810
0!
#820
b101010 $
1!
#830
0!
#840
b101011 $
1!
#850
0!
#860
b101100 $
1!
#870
0!
#880
b101101 $
1!
#890
0!
#900
b101110 $
1!
#910
0!
#920
b101111 $
1!
#930
0!
#940
b110000 $
1!
#950
0!
#960
b110001 $
1!
#970
0!
#980
b110010 $
1!
#990
0!
#1000
b0 $
1!
1#
#1010
0!
#1020
1!
#1030
0!
#1040
1!
#1050
0!
#1060
1!
#1070
0!
#1080
1!
#1090
0!
#1100
1!
0"
#1110
0!
#1120
1!
#1130
0!
#1140
1!
#1150
0!
#1160
1!
#1170
0!
#1180
1!
#1190
0!
#1200
1!
