Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: main_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_data.vhd" in Library work.
Architecture behavioral of Entity mux_data is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_addr.vhd" in Library work.
Architecture behavioral of Entity mux_addr is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/control_unit.vhd" in Library work.
Architecture behavioral of Entity control_unit is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/memory.vhd" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/common_register.vhd" in Library work.
Architecture behavioral of Entity common_register is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/instruction_register.vhd" in Library work.
Architecture behavioral of Entity instruction_register is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_counter.vhd" in Library work.
Architecture behavioral of Entity program_counter is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/arithmetic_logic_unit.vhd" in Library work.
Architecture behavioral of Entity arithmetic_logic_unit is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_status_word.vhd" in Library work.
Architecture behavioral of Entity program_status_word is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/io_module.vhd" in Library work.
Architecture behavioral of Entity io_module is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" in Library work.
Architecture behavioral of Entity lcd_display is up to date.
Compiling vhdl file "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/main_controller.vhd" in Library work.
Entity <main_controller> compiled.
Entity <main_controller> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_data> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_addr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <common_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instruction_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <program_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <arithmetic_logic_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <program_status_word> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <io_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lcd_display> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main_controller> in library <work> (Architecture <behavioral>).
Entity <main_controller> analyzed. Unit <main_controller> generated.

Analyzing Entity <mux_data> in library <work> (Architecture <behavioral>).
Entity <mux_data> analyzed. Unit <mux_data> generated.

Analyzing Entity <mux_addr> in library <work> (Architecture <behavioral>).
Entity <mux_addr> analyzed. Unit <mux_addr> generated.

Analyzing Entity <control_unit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/control_unit.vhd" line 83: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <inst>, <psw>
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <memory> in library <work> (Architecture <behavioral>).
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <common_register> in library <work> (Architecture <behavioral>).
Entity <common_register> analyzed. Unit <common_register> generated.

Analyzing Entity <instruction_register> in library <work> (Architecture <behavioral>).
Entity <instruction_register> analyzed. Unit <instruction_register> generated.

Analyzing Entity <program_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_counter.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <base>, <scale>, <counter>
Entity <program_counter> analyzed. Unit <program_counter> generated.

Analyzing Entity <arithmetic_logic_unit> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <control<2>> in unit <arithmetic_logic_unit> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <arithmetic_logic_unit> analyzed. Unit <arithmetic_logic_unit> generated.

Analyzing Entity <program_status_word> in library <work> (Architecture <behavioral>).
Entity <program_status_word> analyzed. Unit <program_status_word> generated.

Analyzing Entity <io_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/io_module.vhd" line 68: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <din>, <instruction>
Entity <io_module> analyzed. Unit <io_module> generated.

Analyzing Entity <lcd_display> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" line 79: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data1_tmp1>, <data1_tmp2>, <data2_tmp1>, <data2_tmp2>
INFO:Xst:1561 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" line 241: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd" line 300: Mux is complete : default of case is discarded
Entity <lcd_display> analyzed. Unit <lcd_display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux_data>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_data.vhd".
WARNING:Xst:647 - Input <ir<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <data_bus>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <mux_data> synthesized.


Synthesizing Unit <mux_addr>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/mux_addr.vhd".
WARNING:Xst:647 - Input <ir<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <addr_bus>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <mux_addr> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/control_unit.vhd".
WARNING:Xst:647 - Input <io> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <psw<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <opcode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <current_state>.
    Found 4x8-bit ROM for signal <inst_17_16$rom0000>.
    Found 32x80-bit ROM for signal <next_state$mux0000>.
WARNING:Xst:737 - Found 80-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 80-bit register for signal <current_state>.
    Summary:
	inferred   2 ROM(s).
Unit <control_unit> synthesized.


Synthesizing Unit <memory>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/memory.vhd".
    Found 8-bit register for signal <dout>.
    Found 8-bit 256-to-1 multiplexer for signal <$varindex0000> created at line 112.
    Found 2048-bit register for signal <regs>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1984 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <memory> synthesized.


Synthesizing Unit <common_register>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/common_register.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <common_register> synthesized.


Synthesizing Unit <instruction_register>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/instruction_register.vhd".
    Found 24-bit register for signal <dout>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <instruction_register> synthesized.


Synthesizing Unit <program_counter>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_counter.vhd".
WARNING:Xst:646 - Signal <tmp_mult> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <scale> is used but never assigned. This sourceless signal will be automatically connected to value 00000011.
WARNING:Xst:653 - Signal <base> is used but never assigned. This sourceless signal will be automatically connected to value 01100100.
WARNING:Xst:737 - Found 8-bit latch for signal <counter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <counter$share0000> created at line 57.
    Found 8x8-bit multiplier for signal <tmp_mult$mult0000> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <program_counter> synthesized.


Synthesizing Unit <arithmetic_logic_unit>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/arithmetic_logic_unit.vhd".
    Found 2-bit register for signal <control<0:1>>.
    Found 8-bit register for signal <res>.
    Found 8-bit comparator equal for signal <control_0$cmp_eq0001> created at line 61.
    Found 8-bit comparator greater for signal <control_1$cmp_gt0000> created at line 66.
    Found 8-bit adder for signal <res$addsub0000> created at line 54.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <arithmetic_logic_unit> synthesized.


Synthesizing Unit <program_status_word>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/program_status_word.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <program_status_word> synthesized.


Synthesizing Unit <io_module>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/io_module.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 10-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 10-bit register for signal <current_state>.
Unit <io_module> synthesized.


Synthesizing Unit <lcd_display>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/lcd_display.vhd".
INFO:Xst:1799 - State done2 is never reached in FSM <pr_state>.
INFO:Xst:1799 - State done1 is never reached in FSM <pr_state>.
    Found finite state machine <FSM_0> for signal <pr_state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 24                                             |
    | Inputs             | 0                                              |
    | Outputs            | 24                                             |
    | Clock              | E                         (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | fi1a                                           |
    | Power Up State     | fi1a                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <data_3_0$rom0000>.
    Found 16x8-bit ROM for signal <data_7_4$rom0000>.
    Found 1-bit register for signal <E>.
    Found 17-bit register for signal <cuenta>.
    Found 17-bit adder for signal <cuenta$addsub0000> created at line 58.
    Found 17-bit comparator less for signal <cuenta$cmp_lt0000> created at line 57.
    Found 17-bit comparator less for signal <E$cmp_lt0000> created at line 62.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <lcd_display> synthesized.


Synthesizing Unit <main_controller>.
    Related source file is "D:/UPB/9no Semestre/Arquitectura y tecnologia de procesadores/VHDL/Processor/main_controller.vhd".
WARNING:Xst:646 - Signal <cb_regs<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_out<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_out<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_mbr<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_mar<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_alub<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_alub<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_alua<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cb_acc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <main_controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 2
 32x80-bit ROM                                         : 1
 4x8-bit ROM                                           : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 545
 1-bit register                                        : 27
 10-bit register                                       : 1
 17-bit register                                       : 1
 8-bit register                                        : 515
 80-bit register                                       : 1
# Latches                                              : 35
 1-bit latch                                           : 24
 10-bit latch                                          : 1
 8-bit latch                                           : 9
 80-bit latch                                          : 1
# Comparators                                          : 4
 17-bit comparator less                                : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2
 8-bit 256-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <lcd/pr_state/FSM> on signal <pr_state[1:24]> with one-hot encoding.
-----------------------------------
 State | Encoding
-----------------------------------
 fi1a  | 000000000000000000000001
 fi1b  | 000000000000000000000010
 fi2a  | 000000000000000000000100
 fi2b  | 000000000000000000001000
 fi3a  | 000000000000000000010000
 fi3b  | 000000000000000000100000
 bor1  | 000000000000000001000000
 bor2  | 000000000000000010000000
 cont1 | 000000000000000100000000
 cont2 | 000000000000001000000000
 mod1  | 000000000000010000000000
 mod2  | 000000000000100000000000
 zero1 | 000000000001000000000000
 zero2 | 000000000010000000000000
 x1    | 000000000100000000000000
 x2    | 000000001000000000000000
 hex1  | 000000010000000000000000
 hex2  | 000000100000000000000000
 hex3  | 000001000000000000000000
 hex4  | 000010000000000000000000
 rl1   | 000100000000000000000000
 rl2   | 001000000000000000000000
 rl3   | 010000000000000000000000
 rl4   | 100000000000000000000000
 done1 | unreached
 done2 | unreached
-----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 4
 16x8-bit ROM                                          : 2
 32x80-bit ROM                                         : 1
 4x8-bit ROM                                           : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 4254
 Flip-Flops                                            : 4254
# Latches                                              : 35
 1-bit latch                                           : 24
 10-bit latch                                          : 1
 8-bit latch                                           : 9
 80-bit latch                                          : 1
# Comparators                                          : 4
 17-bit comparator less                                : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2
 8-bit 256-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_controller> ...

Optimizing unit <instruction_register> ...

Optimizing unit <arithmetic_logic_unit> ...

Optimizing unit <lcd_display> ...

Optimizing unit <mux_data> ...

Optimizing unit <mux_addr> ...

Optimizing unit <control_unit> ...

Optimizing unit <memory> ...

Optimizing unit <program_counter> ...

Optimizing unit <io_module> ...
WARNING:Xst:2677 - Node <mar/dout_0> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_1> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_2> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_3> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_4> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_5> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_6> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <mar/dout_7> of sequential type is unconnected in block <main_controller>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_controller, actual ratio is 78.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4278
 Flip-Flops                                            : 4278

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_controller.ngr
Top Level Output File Name         : main_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 5195
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 18
#      LUT2                        : 84
#      LUT3                        : 2205
#      LUT4                        : 781
#      LUT4_D                      : 2
#      MUXCY                       : 53
#      MUXF5                       : 1092
#      MUXF6                       : 528
#      MUXF7                       : 256
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 4456
#      FD                          : 17
#      FDC                         : 87
#      FDCE                        : 4079
#      FDCPE                       : 52
#      FDE                         : 16
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 23
#      FDRS                        : 1
#      FDS                         : 1
#      LD                          : 10
#      LD_1                        : 88
#      LDC                         : 32
#      LDCP                        : 8
#      LDCPE                       : 16
#      LDE                         : 24
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 9
#      OBUF                        : 16
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     3680  out of   4656    79%  
 Number of Slice Flip Flops:           4456  out of   9312    47%  
 Number of 4 input LUTs:               3103  out of   9312    33%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)           | Load  |
---------------------------------------------------------------------+---------------------------------+-------+
cb_mbr<1>(cu/mbr<1>28:O)                                             | NONE(*)(mbr/dout_0)             | 8     |
cb_alua<1>(cu/alua<1>26:O)                                           | NONE(*)(alu_a/dout_0)           | 8     |
cb_alub<1>(cu/alub<1>33:O)                                           | NONE(*)(alu_b/dout_0)           | 8     |
cb_out<1>(cu/output<1>1:O)                                           | NONE(*)(output/dout_0)          | 8     |
cb_ir<0>1(cu/ir<0>:O)                                                | BUFG(*)(ir/dout_18)             | 24    |
cb_alu<0>(cu/alu<0>:O)                                               | NONE(*)(alu/control_0)          | 10    |
lcd/E1                                                               | BUFG                            | 24    |
clk                                                                  | BUFGP                           | 108   |
mux_addr_bus/addr_bus_cmp_eq0000(mux_data_bus/data_bus_cmp_eq00001:O)| NONE(*)(mux_data_bus/data_bus_7)| 16    |
cu/current_state_781                                                 | BUFG                            | 80    |
cb_regs<0>1(cu/regs<0>:O)                                            | BUFG(*)(reg_mem/regs_100_0)     | 2056  |
cb_ram<0>1(cu/ram<0>:O)                                              | BUFG(*)(ram/regs_100_0)         | 2056  |
cb_pc<0>(cu/pc<0>:O)                                                 | NONE(*)(pc/counter_7)           | 8     |
io/next_state_not0001(io/next_state_not0001_f5:O)                    | NONE(*)(io/next_state_9)        | 10    |
io/dout_or0000(io/dout_or0000:O)                                     | NONE(*)(io/dout_7)              | 8     |
din<1>                                                               | IBUF+BUFG                       | 24    |
---------------------------------------------------------------------+---------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                       | Buffer(FF name)              | Load  |
---------------------------------------------------------------------+------------------------------+-------+
rst                                                                  | IBUF                         | 4182  |
ram/regs_100_Q_0_or0000(ram/regs_100_Q_0_or00001:O)                  | NONE(ram/regs_100_0)         | 70    |
N0(XST_GND:G)                                                        | NONE(pc/counter_0)           | 42    |
cu/current_state_0(cu/current_state_0:Q)                             | NONE(ram/regs_100_5)         | 26    |
mux_addr_bus/addr_bus_0__and0000(mux_addr_bus/addr_bus_0__and00001:O)| NONE(mux_addr_bus/addr_bus_0)| 1     |
mux_addr_bus/addr_bus_0__and0001(mux_addr_bus/addr_bus_0__and00011:O)| NONE(mux_addr_bus/addr_bus_0)| 1     |
mux_addr_bus/addr_bus_1__and0000(mux_addr_bus/addr_bus_1__and00001:O)| NONE(mux_addr_bus/addr_bus_1)| 1     |
mux_addr_bus/addr_bus_1__and0001(mux_addr_bus/addr_bus_1__and00011:O)| NONE(mux_addr_bus/addr_bus_1)| 1     |
mux_addr_bus/addr_bus_2__and0000(mux_addr_bus/addr_bus_2__and00001:O)| NONE(mux_addr_bus/addr_bus_2)| 1     |
mux_addr_bus/addr_bus_2__and0001(mux_addr_bus/addr_bus_2__and00011:O)| NONE(mux_addr_bus/addr_bus_2)| 1     |
mux_addr_bus/addr_bus_3__and0000(mux_addr_bus/addr_bus_3__and00001:O)| NONE(mux_addr_bus/addr_bus_3)| 1     |
mux_addr_bus/addr_bus_3__and0001(mux_addr_bus/addr_bus_3__and00011:O)| NONE(mux_addr_bus/addr_bus_3)| 1     |
mux_addr_bus/addr_bus_4__and0000(mux_addr_bus/addr_bus_4__and00001:O)| NONE(mux_addr_bus/addr_bus_4)| 1     |
mux_addr_bus/addr_bus_4__and0001(mux_addr_bus/addr_bus_4__and00011:O)| NONE(mux_addr_bus/addr_bus_4)| 1     |
mux_addr_bus/addr_bus_5__and0000(mux_addr_bus/addr_bus_5__and00001:O)| NONE(mux_addr_bus/addr_bus_5)| 1     |
mux_addr_bus/addr_bus_5__and0001(mux_addr_bus/addr_bus_5__and00011:O)| NONE(mux_addr_bus/addr_bus_5)| 1     |
mux_addr_bus/addr_bus_6__and0000(mux_addr_bus/addr_bus_6__and00001:O)| NONE(mux_addr_bus/addr_bus_6)| 1     |
mux_addr_bus/addr_bus_6__and0001(mux_addr_bus/addr_bus_6__and00011:O)| NONE(mux_addr_bus/addr_bus_6)| 1     |
mux_addr_bus/addr_bus_7__and0000(mux_addr_bus/addr_bus_7__and00001:O)| NONE(mux_addr_bus/addr_bus_7)| 1     |
mux_addr_bus/addr_bus_7__and0001(mux_addr_bus/addr_bus_7__and00011:O)| NONE(mux_addr_bus/addr_bus_7)| 1     |
mux_data_bus/data_bus_0__and0000(mux_data_bus/data_bus_0__and00001:O)| NONE(mux_data_bus/data_bus_0)| 1     |
mux_data_bus/data_bus_0__and0001(mux_data_bus/data_bus_0__and00011:O)| NONE(mux_data_bus/data_bus_0)| 1     |
mux_data_bus/data_bus_1__and0000(mux_data_bus/data_bus_1__and00001:O)| NONE(mux_data_bus/data_bus_1)| 1     |
mux_data_bus/data_bus_1__and0001(mux_data_bus/data_bus_1__and00011:O)| NONE(mux_data_bus/data_bus_1)| 1     |
mux_data_bus/data_bus_2__and0000(mux_data_bus/data_bus_2__and00001:O)| NONE(mux_data_bus/data_bus_2)| 1     |
mux_data_bus/data_bus_2__and0001(mux_data_bus/data_bus_2__and00011:O)| NONE(mux_data_bus/data_bus_2)| 1     |
mux_data_bus/data_bus_3__and0000(mux_data_bus/data_bus_3__and00001:O)| NONE(mux_data_bus/data_bus_3)| 1     |
mux_data_bus/data_bus_3__and0001(mux_data_bus/data_bus_3__and00011:O)| NONE(mux_data_bus/data_bus_3)| 1     |
mux_data_bus/data_bus_4__and0000(mux_data_bus/data_bus_4__and00001:O)| NONE(mux_data_bus/data_bus_4)| 1     |
mux_data_bus/data_bus_4__and0001(mux_data_bus/data_bus_4__and00011:O)| NONE(mux_data_bus/data_bus_4)| 1     |
mux_data_bus/data_bus_5__and0000(mux_data_bus/data_bus_5__and00001:O)| NONE(mux_data_bus/data_bus_5)| 1     |
mux_data_bus/data_bus_5__and0001(mux_data_bus/data_bus_5__and00011:O)| NONE(mux_data_bus/data_bus_5)| 1     |
mux_data_bus/data_bus_6__and0000(mux_data_bus/data_bus_6__and00001:O)| NONE(mux_data_bus/data_bus_6)| 1     |
mux_data_bus/data_bus_6__and0001(mux_data_bus/data_bus_6__and00011:O)| NONE(mux_data_bus/data_bus_6)| 1     |
mux_data_bus/data_bus_7__and0000(mux_data_bus/data_bus_7__and00001:O)| NONE(mux_data_bus/data_bus_7)| 1     |
mux_data_bus/data_bus_7__and0001(mux_data_bus/data_bus_7__and00011:O)| NONE(mux_data_bus/data_bus_7)| 1     |
---------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.521ns (Maximum Frequency: 105.031MHz)
   Minimum input arrival time before clock: 11.841ns
   Maximum output required time after clock: 10.741ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_ir<0>1'
  Clock period: 5.895ns (frequency: 169.629MHz)
  Total number of paths / destination ports: 96 / 24
-------------------------------------------------------------------------
Delay:               5.895ns (Levels of Logic = 2)
  Source:            ir/dout_16 (FF)
  Destination:       ir/dout_9 (FF)
  Source Clock:      cb_ir<0>1 rising
  Destination Clock: cb_ir<0>1 rising

  Data Path: ir/dout_16 to ir/dout_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            32   0.591   1.341  ir/dout_16 (ir/dout_16)
     LUT4_D:I1->O         22   0.704   1.243  cu/ir<3> (cb_ir<3>)
     LUT3:I1->O            8   0.704   0.757  ir/dout_10_not00011 (ir/dout_10_not0001)
     FDCE:CE                   0.555          ir/dout_10
    ----------------------------------------
    Total                      5.895ns (2.554ns logic, 3.341ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_alu<0>'
  Clock period: 2.054ns (frequency: 486.855MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.054ns (Levels of Logic = 1)
  Source:            alu/res_7 (FF)
  Destination:       alu/res_7 (FF)
  Source Clock:      cb_alu<0> rising
  Destination Clock: cb_alu<0> rising

  Data Path: alu/res_7 to alu/res_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.451  alu/res_7 (alu/res_7)
     LUT4:I3->O            1   0.704   0.000  alu/res_mux0000<7>68 (alu/res_mux0000<7>)
     FDC:D                     0.308          alu/res_7
    ----------------------------------------
    Total                      2.054ns (1.603ns logic, 0.451ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lcd/E1'
  Clock period: 1.922ns (frequency: 520.291MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               1.922ns (Levels of Logic = 0)
  Source:            lcd/pr_state_FSM_FFd1 (FF)
  Destination:       lcd/pr_state_FSM_FFd8 (FF)
  Source Clock:      lcd/E1 rising
  Destination Clock: lcd/E1 rising

  Data Path: lcd/pr_state_FSM_FFd1 to lcd/pr_state_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  lcd/pr_state_FSM_FFd1 (lcd/pr_state_FSM_FFd1)
     FDRS:S                    0.911          lcd/pr_state_FSM_FFd8
    ----------------------------------------
    Total                      1.922ns (1.502ns logic, 0.420ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.521ns (frequency: 105.031MHz)
  Total number of paths / destination ports: 596 / 18
-------------------------------------------------------------------------
Delay:               9.521ns (Levels of Logic = 17)
  Source:            lcd/cuenta_1 (FF)
  Destination:       lcd/E (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lcd/cuenta_1 to lcd/E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  lcd/cuenta_1 (lcd/cuenta_1)
     LUT1:I0->O            1   0.704   0.000  lcd/Madd_cuenta_addsub0000_cy<1>_rt (lcd/Madd_cuenta_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  lcd/Madd_cuenta_addsub0000_cy<1> (lcd/Madd_cuenta_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<2> (lcd/Madd_cuenta_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<3> (lcd/Madd_cuenta_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<4> (lcd/Madd_cuenta_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<5> (lcd/Madd_cuenta_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<6> (lcd/Madd_cuenta_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<7> (lcd/Madd_cuenta_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<8> (lcd/Madd_cuenta_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Madd_cuenta_addsub0000_cy<9> (lcd/Madd_cuenta_addsub0000_cy<9>)
     XORCY:CI->O           2   0.804   0.622  lcd/Madd_cuenta_addsub0000_xor<10> (lcd/cuenta_addsub0000<10>)
     LUT2:I0->O            1   0.704   0.424  lcd/Mcompar_E_cmp_lt0000_lut<5>_SW0 (N65)
     LUT4:I3->O            1   0.704   0.000  lcd/Mcompar_E_cmp_lt0000_lut<5> (lcd/Mcompar_E_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  lcd/Mcompar_E_cmp_lt0000_cy<5> (lcd/Mcompar_E_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  lcd/Mcompar_E_cmp_lt0000_cy<6> (lcd/Mcompar_E_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  lcd/Mcompar_E_cmp_lt0000_cy<7> (lcd/Mcompar_E_cmp_lt0000_cy<7>)
     INV:I->O              1   0.704   0.420  lcd/Mcompar_E_cmp_lt0000_cy<7>_inv_INV_0 (lcd/E_cmp_lt0000)
     FDR:R                     0.911          lcd/E
    ----------------------------------------
    Total                      9.521ns (7.040ns logic, 2.481ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mux_addr_bus/addr_bus_cmp_eq0000'
  Clock period: 4.336ns (frequency: 230.627MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               4.336ns (Levels of Logic = 2)
  Source:            mux_addr_bus/addr_bus_2 (LATCH)
  Destination:       mux_addr_bus/addr_bus_2 (LATCH)
  Source Clock:      mux_addr_bus/addr_bus_cmp_eq0000 falling
  Destination Clock: mux_addr_bus/addr_bus_cmp_eq0000 falling

  Data Path: mux_addr_bus/addr_bus_2 to mux_addr_bus/addr_bus_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q          556   0.676   1.410  mux_addr_bus/addr_bus_2 (mux_addr_bus/addr_bus_2)
     MUXF5:S->O            1   0.739   0.499  mux_addr_bus/addr_bus_mux0004<2>66_SW0_f5 (N93)
     LUT4:I1->O            1   0.704   0.000  mux_addr_bus/addr_bus_mux0004<2>66 (mux_addr_bus/addr_bus_mux0004<2>)
     LDCPE:D                   0.308          mux_addr_bus/addr_bus_2
    ----------------------------------------
    Total                      4.336ns (2.427ns logic, 1.909ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_regs<0>1'
  Clock period: 6.031ns (frequency: 165.810MHz)
  Total number of paths / destination ports: 2048 / 8
-------------------------------------------------------------------------
Delay:               6.031ns (Levels of Logic = 8)
  Source:            reg_mem/regs_0_7 (FF)
  Destination:       reg_mem/dout_7 (FF)
  Source Clock:      cb_regs<0>1 rising
  Destination Clock: cb_regs<0>1 rising

  Data Path: reg_mem/regs_0_7 to reg_mem/dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.499  reg_mem/regs_0_7 (reg_mem/regs_0_7)
     LUT3:I1->O            1   0.704   0.000  reg_mem/Mmux__varindex0000_1751 (reg_mem/Mmux__varindex0000_1751)
     MUXF5:I0->O           1   0.321   0.000  reg_mem/Mmux__varindex0000_15_f5_43 (reg_mem/Mmux__varindex0000_15_f544)
     MUXF6:I0->O           1   0.521   0.000  reg_mem/Mmux__varindex0000_13_f6_36 (reg_mem/Mmux__varindex0000_13_f637)
     MUXF7:I0->O           1   0.521   0.000  reg_mem/Mmux__varindex0000_11_f7_29 (reg_mem/Mmux__varindex0000_11_f730)
     MUXF8:I0->O           1   0.521   0.499  reg_mem/Mmux__varindex0000_9_f8_22 (reg_mem/Mmux__varindex0000_9_f823)
     LUT3:I1->O            1   0.704   0.000  reg_mem/Mmux__varindex0000_67 (reg_mem/Mmux__varindex0000_67)
     MUXF5:I0->O           1   0.321   0.000  reg_mem/Mmux__varindex0000_4_f5_6 (reg_mem/Mmux__varindex0000_4_f57)
     MUXF6:I0->O           1   0.521   0.000  reg_mem/Mmux__varindex0000_2_f6_6 (reg_mem/_varindex0000<7>)
     FDE:D                     0.308          reg_mem/dout_7
    ----------------------------------------
    Total                      6.031ns (5.033ns logic, 0.998ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_ram<0>1'
  Clock period: 6.031ns (frequency: 165.810MHz)
  Total number of paths / destination ports: 2048 / 8
-------------------------------------------------------------------------
Delay:               6.031ns (Levels of Logic = 8)
  Source:            ram/regs_0_7 (FF)
  Destination:       ram/dout_7 (FF)
  Source Clock:      cb_ram<0>1 rising
  Destination Clock: cb_ram<0>1 rising

  Data Path: ram/regs_0_7 to ram/dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.499  ram/regs_0_7 (ram/regs_0_7)
     LUT3:I1->O            1   0.704   0.000  ram/Mmux__varindex0000_1751 (ram/Mmux__varindex0000_1751)
     MUXF5:I0->O           1   0.321   0.000  ram/Mmux__varindex0000_15_f5_43 (ram/Mmux__varindex0000_15_f544)
     MUXF6:I0->O           1   0.521   0.000  ram/Mmux__varindex0000_13_f6_36 (ram/Mmux__varindex0000_13_f637)
     MUXF7:I0->O           1   0.521   0.000  ram/Mmux__varindex0000_11_f7_29 (ram/Mmux__varindex0000_11_f730)
     MUXF8:I0->O           1   0.521   0.499  ram/Mmux__varindex0000_9_f8_22 (ram/Mmux__varindex0000_9_f823)
     LUT3:I1->O            1   0.704   0.000  ram/Mmux__varindex0000_67 (ram/Mmux__varindex0000_67)
     MUXF5:I0->O           1   0.321   0.000  ram/Mmux__varindex0000_4_f5_6 (ram/Mmux__varindex0000_4_f57)
     MUXF6:I0->O           1   0.521   0.000  ram/Mmux__varindex0000_2_f6_6 (ram/_varindex0000<7>)
     FDE:D                     0.308          ram/dout_7
    ----------------------------------------
    Total                      6.031ns (5.033ns logic, 0.998ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cb_pc<0>'
  Clock period: 5.142ns (frequency: 194.477MHz)
  Total number of paths / destination ports: 44 / 8
-------------------------------------------------------------------------
Delay:               5.142ns (Levels of Logic = 10)
  Source:            pc/counter_0 (LATCH)
  Destination:       pc/counter_7 (LATCH)
  Source Clock:      cb_pc<0> falling
  Destination Clock: cb_pc<0> falling

  Data Path: pc/counter_0 to pc/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             6   0.676   0.704  pc/counter_0 (pc/counter_0)
     LUT3:I2->O            1   0.704   0.000  pc/Madd_counter_share0000_lut<0> (pc/Madd_counter_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  pc/Madd_counter_share0000_cy<0> (pc/Madd_counter_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<1> (pc/Madd_counter_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<2> (pc/Madd_counter_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<3> (pc/Madd_counter_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<4> (pc/Madd_counter_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  pc/Madd_counter_share0000_cy<5> (pc/Madd_counter_share0000_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  pc/Madd_counter_share0000_cy<6> (pc/Madd_counter_share0000_cy<6>)
     XORCY:CI->O           1   0.804   0.424  pc/Madd_counter_share0000_xor<7> (pc/counter_share0000<7>)
     LUT4:I3->O            1   0.704   0.000  pc/counter_mux0004<7> (pc/counter_mux0004<7>)
     LDCP:D                    0.308          pc/counter_7
    ----------------------------------------
    Total                      5.142ns (4.014ns logic, 1.128ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_ir<0>1'
  Total number of paths / destination ports: 96 / 24
-------------------------------------------------------------------------
Offset:              10.081ns (Levels of Logic = 6)
  Source:            rst (PAD)
  Destination:       ir/dout_9 (FF)
  Destination Clock: cb_ir<0>1 rising

  Data Path: rst to ir/dout_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4213   1.218   1.414  rst_IBUF (reg_mem/regs_100_Q_0_or0000)
     LUT4:I3->O            1   0.704   0.499  cu/pc<3>32_SW0 (N79)
     LUT4:I1->O            2   0.704   0.451  cu/pc<3>32 (cu/pc<3>32)
     LUT4:I3->O            1   0.704   0.424  cu/ir<3>_SW1 (N81)
     LUT4_D:I3->O         22   0.704   1.243  cu/ir<3> (cb_ir<3>)
     LUT3:I1->O            8   0.704   0.757  ir/dout_10_not00011 (ir/dout_10_not0001)
     FDCE:CE                   0.555          ir/dout_10
    ----------------------------------------
    Total                     10.081ns (5.293ns logic, 4.788ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lcd/E1'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.539ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       lcd/pr_state_FSM_FFd9 (FF)
  Destination Clock: lcd/E1 rising

  Data Path: rst to lcd/pr_state_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4213   1.218   1.410  rst_IBUF (reg_mem/regs_100_Q_0_or0000)
     FDS:S                     0.911          lcd/pr_state_FSM_FFd24
    ----------------------------------------
    Total                      3.539ns (2.129ns logic, 1.410ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mux_addr_bus/addr_bus_cmp_eq0000'
  Total number of paths / destination ports: 288 / 32
-------------------------------------------------------------------------
Offset:              11.841ns (Levels of Logic = 8)
  Source:            rst (PAD)
  Destination:       mux_data_bus/data_bus_1 (LATCH)
  Destination Clock: mux_addr_bus/addr_bus_cmp_eq0000 falling

  Data Path: rst to mux_data_bus/data_bus_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4213   1.218   1.414  rst_IBUF (reg_mem/regs_100_Q_0_or0000)
     LUT4:I3->O            1   0.704   0.499  cu/pc<3>32_SW0 (N79)
     LUT4:I1->O            2   0.704   0.451  cu/pc<3>32 (cu/pc<3>32)
     LUT4:I3->O            1   0.704   0.424  cu/ir<3>_SW1 (N81)
     LUT4_D:I3->O         22   0.704   1.339  cu/ir<3> (cb_ir<3>)
     LUT3:I0->O            8   0.704   0.836  mux_data_bus/data_bus_mux0008<0>61 (mux_data_bus/N15)
     LUT4:I1->O            1   0.704   0.424  mux_data_bus/data_bus_mux0008<1>57 (mux_data_bus/data_bus_mux0008<1>57)
     LUT4:I3->O            3   0.704   0.000  mux_data_bus/data_bus_mux0008<1>58 (mux_data_bus/data_bus_mux0008<1>)
     LDCPE:D                   0.308          mux_data_bus/data_bus_1
    ----------------------------------------
    Total                     11.841ns (6.454ns logic, 5.387ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_regs<0>1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.644ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       reg_mem/dout_7 (FF)
  Destination Clock: cb_regs<0>1 rising

  Data Path: rst to reg_mem/dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4213   1.218   1.410  rst_IBUF (reg_mem/regs_100_Q_0_or0000)
     INV:I->O              8   0.704   0.757  reg_mem/dout_and00001_INV_0 (reg_mem/dout_not0001_inv)
     FDE:CE                    0.555          reg_mem/dout_0
    ----------------------------------------
    Total                      4.644ns (2.477ns logic, 2.167ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_ram<0>1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.819ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ram/dout_7 (FF)
  Destination Clock: cb_ram<0>1 rising

  Data Path: rst to ram/dout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4213   1.218   1.585  rst_IBUF (reg_mem/regs_100_Q_0_or0000)
     LUT2:I0->O            8   0.704   0.757  ram/dout_and00001 (ram/dout_not0001_inv)
     FDE:CE                    0.555          ram/dout_0
    ----------------------------------------
    Total                      4.819ns (2.477ns logic, 2.342ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cb_pc<0>'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              7.917ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       pc/counter_7 (LATCH)
  Destination Clock: cb_pc<0> falling

  Data Path: rst to pc/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4213   1.218   1.414  rst_IBUF (reg_mem/regs_100_Q_0_or0000)
     LUT4:I3->O            1   0.704   0.499  cu/pc<3>32_SW0 (N79)
     LUT4:I1->O            2   0.704   0.526  cu/pc<3>32 (cu/pc<3>32)
     LUT2:I1->O           12   0.704   1.136  cu/pc<3>38 (cb_pc<3>)
     LUT4:I0->O            1   0.704   0.000  pc/counter_mux0004<7> (pc/counter_mux0004<7>)
     LDCP:D                    0.308          pc/counter_7
    ----------------------------------------
    Total                      7.917ns (4.342ns logic, 3.575ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 30 / 20
-------------------------------------------------------------------------
Offset:              4.371ns (Levels of Logic = 2)
  Source:            din<0> (PAD)
  Destination:       io/current_state_2 (FF)
  Destination Clock: clk rising

  Data Path: din<0> to io/current_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.012  din_0_IBUF (din_0_IBUF)
     LUT2:I1->O           10   0.704   0.882  io/current_state_not00011 (io/current_state_not0001)
     FDCE:CE                   0.555          io/current_state_2
    ----------------------------------------
    Total                      4.371ns (2.477ns logic, 1.894ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'io/next_state_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.066ns (Levels of Logic = 2)
  Source:            din<1> (PAD)
  Destination:       io/next_state_4 (LATCH)
  Destination Clock: io/next_state_not0001 falling

  Data Path: din<1> to io/next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.836  din_1_IBUF (din_1_IBUF1)
     LUT2:I1->O            1   0.704   0.000  io/next_state_mux0001<4>1 (io/next_state_mux0001<4>)
     LD:D                      0.308          io/next_state_4
    ----------------------------------------
    Total                      3.066ns (2.230ns logic, 0.836ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'din<1>'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            din<2> (PAD)
  Destination:       io/instruction_0 (LATCH)
  Destination Clock: din<1> falling

  Data Path: din<2> to io/instruction_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  din_2_IBUF (din_2_IBUF)
     LDE:D                     0.308          io/instruction_18
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            lcd/E (FF)
  Destination:       E (PAD)
  Source Clock:      clk rising

  Data Path: lcd/E to E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  lcd/E (lcd/E1)
     OBUF:I->O                 3.272          E_OBUF (E)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lcd/E1'
  Total number of paths / destination ports: 54 / 5
-------------------------------------------------------------------------
Offset:              9.179ns (Levels of Logic = 5)
  Source:            lcd/pr_state_FSM_FFd8 (FF)
  Destination:       DB<0> (PAD)
  Source Clock:      lcd/E1 rising

  Data Path: lcd/pr_state_FSM_FFd8 to DB<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             4   0.591   0.666  lcd/pr_state_FSM_FFd8 (lcd/pr_state_FSM_FFd8)
     LUT3:I1->O            1   0.704   0.424  lcd/DB<0>267_SW0 (N75)
     LUT4:I3->O            3   0.704   0.566  lcd/DB<0>267 (lcd/N1)
     LUT3:I2->O            1   0.704   0.424  lcd/DB<0>115_SW0 (N77)
     LUT4:I3->O            1   0.704   0.420  lcd/DB<0>115 (DB_0_OBUF)
     OBUF:I->O                 3.272          DB_0_OBUF (DB<0>)
    ----------------------------------------
    Total                      9.179ns (6.679ns logic, 2.500ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cb_out<1>'
  Total number of paths / destination ports: 70 / 4
-------------------------------------------------------------------------
Offset:              10.741ns (Levels of Logic = 6)
  Source:            output/dout_7 (LATCH)
  Destination:       DB<0> (PAD)
  Source Clock:      cb_out<1> falling

  Data Path: output/dout_7 to DB<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.676   0.844  output/dout_7 (output/dout_7)
     LUT4:I0->O            1   0.704   0.595  lcd/DB<0>256 (lcd/DB<0>256)
     LUT3:I0->O            1   0.704   0.424  lcd/DB<0>267_SW0 (N75)
     LUT4:I3->O            3   0.704   0.566  lcd/DB<0>267 (lcd/N1)
     LUT3:I2->O            1   0.704   0.424  lcd/DB<0>115_SW0 (N77)
     LUT4:I3->O            1   0.704   0.420  lcd/DB<0>115 (DB_0_OBUF)
     OBUF:I->O                 3.272          DB_0_OBUF (DB<0>)
    ----------------------------------------
    Total                     10.741ns (7.468ns logic, 3.273ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cb_pc<0>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 1)
  Source:            pc/counter_7 (LATCH)
  Destination:       dout<7> (PAD)
  Source Clock:      cb_pc<0> falling

  Data Path: pc/counter_7 to dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             6   0.676   0.669  pc/counter_7 (pc/counter_7)
     OBUF:I->O                 3.272          dout_7_OBUF (dout<7>)
    ----------------------------------------
    Total                      4.617ns (3.948ns logic, 0.669ns route)
                                       (85.5% logic, 14.5% route)

=========================================================================


Total REAL time to Xst completion: 74.00 secs
Total CPU time to Xst completion: 74.53 secs
 
--> 

Total memory usage is 399160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   11 (   0 filtered)

