

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Jun 06 19:51:33 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _T0CONbits	set	4053
    50   000000                     _TMR0	set	4054
    51   000000                     _PORTB	set	3969
    52   000000                     _TRISB	set	3987
    53   000000                     _T0CON	set	4053
    54   000000                     _INTCONbits	set	4082
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59   007FC0                     __pcinit:
    60                           	callstack 0
    61   007FC0                     start_initialization:
    62                           	callstack 0
    63   007FC0                     __initialization:
    64                           	callstack 0
    65   007FC0                     end_of_initialization:
    66                           	callstack 0
    67   007FC0                     __end_of__initialization:
    68                           	callstack 0
    69   007FC0  0100               	movlb	0
    70   007FC2  EFE3  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73   000000                     __pcstackCOMRAM:
    74                           	callstack 0
    75   000000                     
    76                           ; 2 bytes @ 0x0
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 48 in file "a4.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  2   22[None  ] int 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          0       0       0       0       0       0       0       0       0
    99 ;;      Totals:         0       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        0 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_delay
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   007FC6                     __ptext0:
   111                           	callstack 0
   112   007FC6                     _main:
   113                           	callstack 30
   114   007FC6                     
   115                           ;a4.c: 49:     TRISB=0;
   116   007FC6  0E00               	movlw	0
   117   007FC8  6E93               	movwf	147,c	;volatile
   118                           
   119                           ;a4.c: 50:     PORTB=0x55;
   120   007FCA  0E55               	movlw	85
   121   007FCC  6E81               	movwf	129,c	;volatile
   122   007FCE                     l710:
   123                           
   124                           ;a4.c: 52:         PORTB=~PORTB;
   125   007FCE  1E81               	comf	129,f,c	;volatile
   126   007FD0                     
   127                           ;a4.c: 53:         delay();
   128   007FD0  ECEE  F03F         	call	_delay	;wreg free
   129   007FD4  EFE7  F03F         	goto	l710
   130   007FD8  EF02  F004         	goto	start
   131   007FDC                     __end_of_main:
   132                           	callstack 0
   133                           
   134 ;; *************** function _delay *****************
   135 ;; Defined at:
   136 ;;		line 38 in file "a4.c"
   137 ;; Parameters:    Size  Location     Type
   138 ;;		None
   139 ;; Auto vars:     Size  Location     Type
   140 ;;		None
   141 ;; Return value:  Size  Location     Type
   142 ;;                  1    wreg      void 
   143 ;; Registers used:
   144 ;;		wreg, status,2
   145 ;; Tracked objects:
   146 ;;		On entry : 0/0
   147 ;;		On exit  : 0/0
   148 ;;		Unchanged: 0/0
   149 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   150 ;;      Params:         0       0       0       0       0       0       0       0       0
   151 ;;      Locals:         0       0       0       0       0       0       0       0       0
   152 ;;      Temps:          0       0       0       0       0       0       0       0       0
   153 ;;      Totals:         0       0       0       0       0       0       0       0       0
   154 ;;Total ram usage:        0 bytes
   155 ;; Hardware stack levels used: 1
   156 ;; This function calls:
   157 ;;		Nothing
   158 ;; This function is called by:
   159 ;;		_main
   160 ;; This function uses a non-reentrant model
   161 ;;
   162                           
   163                           	psect	text1
   164   007FDC                     __ptext1:
   165                           	callstack 0
   166   007FDC                     _delay:
   167                           	callstack 30
   168   007FDC                     
   169                           ;a4.c: 39:     TMR0=18720;
   170   007FDC  0E49               	movlw	73
   171   007FDE  6ED7               	movwf	215,c	;volatile
   172   007FE0  0E20               	movlw	32
   173   007FE2  6ED6               	movwf	214,c	;volatile
   174                           
   175                           ;a4.c: 40:     T0CON=0x07;
   176   007FE4  0E07               	movlw	7
   177   007FE6  6ED5               	movwf	213,c	;volatile
   178   007FE8                     
   179                           ;a4.c: 41:     T0CONbits.TMR0ON=1;
   180   007FE8  8ED5               	bsf	213,7,c	;volatile
   181   007FEA                     
   182                           ;a4.c: 42:     INTCONbits.TMR0IF=0;
   183   007FEA  94F2               	bcf	242,2,c	;volatile
   184   007FEC                     l15:
   185   007FEC  A4F2               	btfss	242,2,c	;volatile
   186   007FEE  EFFB  F03F         	goto	u11
   187   007FF2  EFFD  F03F         	goto	u10
   188   007FF6                     u11:
   189   007FF6  EFF6  F03F         	goto	l15
   190   007FFA                     u10:
   191   007FFA                     
   192                           ;a4.c: 44:     T0CONbits.TMR0ON=0;
   193   007FFA  9ED5               	bcf	213,7,c	;volatile
   194                           
   195                           ;a4.c: 45:     INTCONbits.TMR0IF=0;
   196   007FFC  94F2               	bcf	242,2,c	;volatile
   197   007FFE  0012               	return		;funcret
   198   008000                     __end_of_delay:
   199                           	callstack 0
   200   000000                     
   201                           	psect	rparam
   202   000000                     
   203                           	psect	idloc
   204                           
   205                           ;Config register IDLOC0 @ 0x200000
   206                           ;	unspecified, using default values
   207   200000                     	org	2097152
   208   200000  FF                 	db	255
   209                           
   210                           ;Config register IDLOC1 @ 0x200001
   211                           ;	unspecified, using default values
   212   200001                     	org	2097153
   213   200001  FF                 	db	255
   214                           
   215                           ;Config register IDLOC2 @ 0x200002
   216                           ;	unspecified, using default values
   217   200002                     	org	2097154
   218   200002  FF                 	db	255
   219                           
   220                           ;Config register IDLOC3 @ 0x200003
   221                           ;	unspecified, using default values
   222   200003                     	org	2097155
   223   200003  FF                 	db	255
   224                           
   225                           ;Config register IDLOC4 @ 0x200004
   226                           ;	unspecified, using default values
   227   200004                     	org	2097156
   228   200004  FF                 	db	255
   229                           
   230                           ;Config register IDLOC5 @ 0x200005
   231                           ;	unspecified, using default values
   232   200005                     	org	2097157
   233   200005  FF                 	db	255
   234                           
   235                           ;Config register IDLOC6 @ 0x200006
   236                           ;	unspecified, using default values
   237   200006                     	org	2097158
   238   200006  FF                 	db	255
   239                           
   240                           ;Config register IDLOC7 @ 0x200007
   241                           ;	unspecified, using default values
   242   200007                     	org	2097159
   243   200007  FF                 	db	255
   244                           
   245                           	psect	config
   246                           
   247                           ;Config register CONFIG1L @ 0x300000
   248                           ;	unspecified, using default values
   249                           ;	PLL Prescaler Selection bits
   250                           ;	PLLDIV = 0x0, unprogrammed default
   251                           ;	System Clock Postscaler Selection bits
   252                           ;	CPUDIV = 0x0, unprogrammed default
   253                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   254                           ;	USBDIV = 0x0, unprogrammed default
   255   300000                     	org	3145728
   256   300000  00                 	db	0
   257                           
   258                           ;Config register CONFIG1H @ 0x300001
   259                           ;	unspecified, using default values
   260                           ;	Oscillator Selection bits
   261                           ;	FOSC = 0x5, unprogrammed default
   262                           ;	Fail-Safe Clock Monitor Enable bit
   263                           ;	FCMEN = 0x0, unprogrammed default
   264                           ;	Internal/External Oscillator Switchover bit
   265                           ;	IESO = 0x0, unprogrammed default
   266   300001                     	org	3145729
   267   300001  05                 	db	5
   268                           
   269                           ;Config register CONFIG2L @ 0x300002
   270                           ;	unspecified, using default values
   271                           ;	Power-up Timer Enable bit
   272                           ;	PWRT = 0x1, unprogrammed default
   273                           ;	Brown-out Reset Enable bits
   274                           ;	BOR = 0x3, unprogrammed default
   275                           ;	Brown-out Reset Voltage bits
   276                           ;	BORV = 0x3, unprogrammed default
   277                           ;	USB Voltage Regulator Enable bit
   278                           ;	VREGEN = 0x0, unprogrammed default
   279   300002                     	org	3145730
   280   300002  1F                 	db	31
   281                           
   282                           ;Config register CONFIG2H @ 0x300003
   283                           ;	unspecified, using default values
   284                           ;	Watchdog Timer Enable bit
   285                           ;	WDT = 0x1, unprogrammed default
   286                           ;	Watchdog Timer Postscale Select bits
   287                           ;	WDTPS = 0xF, unprogrammed default
   288   300003                     	org	3145731
   289   300003  1F                 	db	31
   290                           
   291                           ; Padding undefined space
   292   300004                     	org	3145732
   293   300004  FF                 	db	255
   294                           
   295                           ;Config register CONFIG3H @ 0x300005
   296                           ;	unspecified, using default values
   297                           ;	CCP2 MUX bit
   298                           ;	CCP2MX = 0x1, unprogrammed default
   299                           ;	PORTB A/D Enable bit
   300                           ;	PBADEN = 0x1, unprogrammed default
   301                           ;	Low-Power Timer 1 Oscillator Enable bit
   302                           ;	LPT1OSC = 0x0, unprogrammed default
   303                           ;	MCLR Pin Enable bit
   304                           ;	MCLRE = 0x1, unprogrammed default
   305   300005                     	org	3145733
   306   300005  83                 	db	131
   307                           
   308                           ;Config register CONFIG4L @ 0x300006
   309                           ;	unspecified, using default values
   310                           ;	Stack Full/Underflow Reset Enable bit
   311                           ;	STVREN = 0x1, unprogrammed default
   312                           ;	Single-Supply ICSP Enable bit
   313                           ;	LVP = 0x1, unprogrammed default
   314                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   315                           ;	ICPRT = 0x0, unprogrammed default
   316                           ;	Extended Instruction Set Enable bit
   317                           ;	XINST = 0x0, unprogrammed default
   318                           ;	Background Debugger Enable bit
   319                           ;	DEBUG = 0x1, unprogrammed default
   320   300006                     	org	3145734
   321   300006  85                 	db	133
   322                           
   323                           ; Padding undefined space
   324   300007                     	org	3145735
   325   300007  FF                 	db	255
   326                           
   327                           ;Config register CONFIG5L @ 0x300008
   328                           ;	unspecified, using default values
   329                           ;	Code Protection bit
   330                           ;	CP0 = 0x1, unprogrammed default
   331                           ;	Code Protection bit
   332                           ;	CP1 = 0x1, unprogrammed default
   333                           ;	Code Protection bit
   334                           ;	CP2 = 0x1, unprogrammed default
   335                           ;	Code Protection bit
   336                           ;	CP3 = 0x1, unprogrammed default
   337   300008                     	org	3145736
   338   300008  0F                 	db	15
   339                           
   340                           ;Config register CONFIG5H @ 0x300009
   341                           ;	unspecified, using default values
   342                           ;	Boot Block Code Protection bit
   343                           ;	CPB = 0x1, unprogrammed default
   344                           ;	Data EEPROM Code Protection bit
   345                           ;	CPD = 0x1, unprogrammed default
   346   300009                     	org	3145737
   347   300009  C0                 	db	192
   348                           
   349                           ;Config register CONFIG6L @ 0x30000A
   350                           ;	unspecified, using default values
   351                           ;	Write Protection bit
   352                           ;	WRT0 = 0x1, unprogrammed default
   353                           ;	Write Protection bit
   354                           ;	WRT1 = 0x1, unprogrammed default
   355                           ;	Write Protection bit
   356                           ;	WRT2 = 0x1, unprogrammed default
   357                           ;	Write Protection bit
   358                           ;	WRT3 = 0x1, unprogrammed default
   359   30000A                     	org	3145738
   360   30000A  0F                 	db	15
   361                           
   362                           ;Config register CONFIG6H @ 0x30000B
   363                           ;	unspecified, using default values
   364                           ;	Configuration Register Write Protection bit
   365                           ;	WRTC = 0x1, unprogrammed default
   366                           ;	Boot Block Write Protection bit
   367                           ;	WRTB = 0x1, unprogrammed default
   368                           ;	Data EEPROM Write Protection bit
   369                           ;	WRTD = 0x1, unprogrammed default
   370   30000B                     	org	3145739
   371   30000B  E0                 	db	224
   372                           
   373                           ;Config register CONFIG7L @ 0x30000C
   374                           ;	unspecified, using default values
   375                           ;	Table Read Protection bit
   376                           ;	EBTR0 = 0x1, unprogrammed default
   377                           ;	Table Read Protection bit
   378                           ;	EBTR1 = 0x1, unprogrammed default
   379                           ;	Table Read Protection bit
   380                           ;	EBTR2 = 0x1, unprogrammed default
   381                           ;	Table Read Protection bit
   382                           ;	EBTR3 = 0x1, unprogrammed default
   383   30000C                     	org	3145740
   384   30000C  0F                 	db	15
   385                           
   386                           ;Config register CONFIG7H @ 0x30000D
   387                           ;	unspecified, using default values
   388                           ;	Boot Block Table Read Protection bit
   389                           ;	EBTRB = 0x1, unprogrammed default
   390   30000D                     	org	3145741
   391   30000D  40                 	db	64
   392                           tosu	equ	0xFFF
   393                           tosh	equ	0xFFE
   394                           tosl	equ	0xFFD
   395                           stkptr	equ	0xFFC
   396                           pclatu	equ	0xFFB
   397                           pclath	equ	0xFFA
   398                           pcl	equ	0xFF9
   399                           tblptru	equ	0xFF8
   400                           tblptrh	equ	0xFF7
   401                           tblptrl	equ	0xFF6
   402                           tablat	equ	0xFF5
   403                           prodh	equ	0xFF4
   404                           prodl	equ	0xFF3
   405                           indf0	equ	0xFEF
   406                           postinc0	equ	0xFEE
   407                           postdec0	equ	0xFED
   408                           preinc0	equ	0xFEC
   409                           plusw0	equ	0xFEB
   410                           fsr0h	equ	0xFEA
   411                           fsr0l	equ	0xFE9
   412                           wreg	equ	0xFE8
   413                           indf1	equ	0xFE7
   414                           postinc1	equ	0xFE6
   415                           postdec1	equ	0xFE5
   416                           preinc1	equ	0xFE4
   417                           plusw1	equ	0xFE3
   418                           fsr1h	equ	0xFE2
   419                           fsr1l	equ	0xFE1
   420                           bsr	equ	0xFE0
   421                           indf2	equ	0xFDF
   422                           postinc2	equ	0xFDE
   423                           postdec2	equ	0xFDD
   424                           preinc2	equ	0xFDC
   425                           plusw2	equ	0xFDB
   426                           fsr2h	equ	0xFDA
   427                           fsr2l	equ	0xFD9
   428                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                              _delay
 ---------------------------------------------------------------------------------
 (1) _delay                                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhh          D      0       0      21        0.0%
BITBIGSFRhl         1A      0       0      22        0.0%
BITBIGSFRlh         41      0       0      23        0.0%
BITBIGSFRllh        11      0       0      24        0.0%
BITBIGSFRlll        21      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Jun 06 19:51:33 2023

                     l15 7FEC                       l17 7FFA                       l18 7FFE  
                     u10 7FFA                       u11 7FF6                      l702 7FDC  
                    l710 7FCE                      l704 7FE8                      l712 7FD0  
                    l706 7FEA                      l708 7FC6                     _TMR0 0FD6  
                   _main 7FC6                     start 0804             ___param_bank 0000  
                  ?_main 0000                    _T0CON 0FD5                    _PORTB 0F81  
                  _TRISB 0F93                    _delay 7FDC          __initialization 7FC0  
           __end_of_main 7FDC                   ??_main 0000            __activetblptr 0000  
                 ?_delay 0000                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FC0            ___rparam_used 0001           __pcstackCOMRAM 0000  
          __end_of_delay 8000                  ??_delay 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FC0                  __ramtop 0800  
                __ptext0 7FC6                  __ptext1 7FDC                _T0CONbits 0FD5  
   end_of_initialization 7FC0      start_initialization 7FC0                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000               _INTCONbits 0FF2  
