0.6
2019.1
May 24 2019
15:06:07
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_3/frequency_divider_odd_3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_3/frequency_divider_odd_3.srcs/sim_1/new/frequency_divider_odd_3_tb.v,1745328091,verilog,,,,frequency_divider_odd_3_tb,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_3/frequency_divider_odd_3.srcs/sources_1/new/frequency_divider_odd_3.v,1745327942,verilog,,F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_3/frequency_divider_odd_3.srcs/sim_1/new/frequency_divider_odd_3_tb.v,,frequency_divider_odd_3,,,,,,,,
