Quartus Prime Archive log --	S:/cv_chameleon96-ghrd/cv_chameleon96-ghrd.qarlog

Archive:	S:/cv_chameleon96-ghrd/cv_chameleon96-ghrd.qar
Date:		Tue Sep 29 23:54:12 2020
Quartus Prime		17.0.0 Build 595 04/25/2017 SJ Standard Edition

	=========== Files Selected: ===========
S:/cv_chameleon96-ghrd/ghrd_top.v
S:/cv_chameleon96-ghrd/ip/altsource_probe/hps_reset.qip
S:/cv_chameleon96-ghrd/ip/altsource_probe/hps_reset.v
S:/cv_chameleon96-ghrd/ip/altsource_probe/hps_reset_bb.v
S:/cv_chameleon96-ghrd/ip/edge_detect/altera_edge_detector.v
S:/cv_chameleon96-ghrd/output_files/soc_system.asm.rpt
S:/cv_chameleon96-ghrd/output_files/soc_system.fit.rpt
S:/cv_chameleon96-ghrd/output_files/soc_system.fit.smsg
S:/cv_chameleon96-ghrd/output_files/soc_system.fit.summary
S:/cv_chameleon96-ghrd/output_files/soc_system.flow.rpt
S:/cv_chameleon96-ghrd/output_files/soc_system.jdi
S:/cv_chameleon96-ghrd/output_files/soc_system.map.rpt
S:/cv_chameleon96-ghrd/output_files/soc_system.map.smsg
S:/cv_chameleon96-ghrd/output_files/soc_system.map.summary
S:/cv_chameleon96-ghrd/output_files/soc_system.pin
S:/cv_chameleon96-ghrd/output_files/soc_system.rbf
S:/cv_chameleon96-ghrd/output_files/soc_system.sld
S:/cv_chameleon96-ghrd/output_files/soc_system.sof
S:/cv_chameleon96-ghrd/output_files/soc_system.sta.rpt
S:/cv_chameleon96-ghrd/output_files/soc_system.sta.summary
S:/cv_chameleon96-ghrd/soc_system.qpf
S:/cv_chameleon96-ghrd/soc_system.qsf
S:/cv_chameleon96-ghrd/soc_system.qsys
S:/cv_chameleon96-ghrd/soc_system.sopcinfo
S:/cv_chameleon96-ghrd/soc_system/soc_system.cmp
S:/cv_chameleon96-ghrd/soc_system/synthesis/soc_system.debuginfo
S:/cv_chameleon96-ghrd/soc_system/synthesis/soc_system.qip
S:/cv_chameleon96-ghrd/soc_system/synthesis/soc_system.regmap
S:/cv_chameleon96-ghrd/soc_system/synthesis/soc_system.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/soc_system_hps_0_hps.svd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_prc.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_default_burst_converter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_jtag_sld_node.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_jtag_streaming.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_reset_controller.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_reset_controller.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_reset_synchronizer.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps.pre.xml
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_AC_ROM.hex
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_inst_ROM.hex
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.ppf
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_pll.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/interrupt_latency_counter.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/intr_capturer.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/irq_detector.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/alt_types.pre.h
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/emif.pre.xml
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/sdram_io.pre.h
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/sequencer.pre.c
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/sequencer.pre.h
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/system.pre.h
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/tclrpt.pre.c
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/sequencer/tclrpt.pre.h
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_jtag_uart.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_led_pio.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_005.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_007.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_onchip_ram.hex
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_onchip_ram.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_sysid_qsys.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_video_pll.qip
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_video_pll.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv
S:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/state_machine_counter.v
S:/cv_chameleon96-ghrd/soc_system_timing.sdc
c:/intelfpga/17.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 234 files to archive =======

	================ Status: ===============
All files archived successfully.
