{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679541136948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679541136949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 23:12:16 2023 " "Processing started: Wed Mar 22 23:12:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679541136949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679541136949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_processor -c mips_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_processor -c mips_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679541136949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679541137199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partialadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file partialadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PartialAdder-struct " "Found design unit 1: PartialAdder-struct" {  } { { "PartialAdder.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/PartialAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137522 ""} { "Info" "ISGN_ENTITY_NAME" "1 PartialAdder " "Found entity 1: PartialAdder" {  } { { "PartialAdder.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/PartialAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-rtl " "Found design unit 1: ControlUnit-rtl" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/ControlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137525 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_top-struct " "Found design unit 1: CLA_top-struct" {  } { { "CLA_top.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/CLA_top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137527 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_top " "Found entity 1: CLA_top" {  } { { "CLA_top.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/CLA_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUCtrlUnit-rtl " "Found design unit 1: ALUCtrlUnit-rtl" {  } { { "ALUCtrlUnit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/ALUCtrlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137528 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUCtrlUnit " "Found entity 1: ALUCtrlUnit" {  } { { "ALUCtrlUnit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/ALUCtrlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mytff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mytff-rtl " "Found design unit 1: mytff-rtl" {  } { { "mytff.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mytff.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137530 ""} { "Info" "ISGN_ENTITY_NAME" "1 mytff " "Found entity 1: mytff" {  } { { "mytff.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mytff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydff-rtl " "Found design unit 1: mydff-rtl" {  } { { "mydff.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mydff.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Found entity 1: mydff" {  } { { "mydff.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mydff.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enreg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enreg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enreg8bit-enreg_rtl " "Found design unit 1: enreg8bit-enreg_rtl" {  } { { "enreg8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/enreg8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137534 ""} { "Info" "ISGN_ENTITY_NAME" "1 enreg8bit " "Found entity 1: enreg8bit" {  } { { "enreg8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/enreg8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_8bit-mux2rtl " "Found design unit 1: mux2to1_8bit-mux2rtl" {  } { { "mux2to1_8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux2to1_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137536 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux2to1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1_8bit-mux8rtl " "Found design unit 1: mux8to1_8bit-mux8rtl" {  } { { "mux8to1_8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux8to1_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_8bit " "Found entity 1: mux8to1_8bit" {  } { { "mux8to1_8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux8to1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3to8-decrtl " "Found design unit 1: decoder3to8-decrtl" {  } { { "decoder3to8.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/decoder3to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137539 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/decoder3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-regFile_rtl " "Found design unit 1: registerFile-regFile_rtl" {  } { { "registerFile.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/registerFile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137541 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_top2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_top2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_top2-struct " "Found design unit 1: CLA_top2-struct" {  } { { "CLA_top2.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/CLA_top2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137542 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_top2 " "Found entity 1: CLA_top2" {  } { { "CLA_top2.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/CLA_top2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu8bit-alu8b_rtl " "Found design unit 1: alu8bit-alu8b_rtl" {  } { { "alu8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/alu8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu8bit " "Found entity 1: alu8bit" {  } { { "alu8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/alu8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mips_processor " "Found entity 1: mips_processor" {  } { { "mips_processor.bdf" "" { Schematic "C:/Users/Joe/Shared/GitHub/mips-processor/mips_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtop-subtop_rtl " "Found design unit 1: subtop-subtop_rtl" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137549 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtop " "Found entity 1: subtop" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_3bit-mux2rtl " "Found design unit 1: mux2to1_3bit-mux2rtl" {  } { { "mux2to1_3bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux2to1_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137550 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "mux2to1_3bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux2to1_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_10bit-mux2rtl " "Found design unit 1: mux2to1_10bit-mux2rtl" {  } { { "mux2to1_10bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux2to1_10bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137552 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_10bit " "Found entity 1: mux2to1_10bit" {  } { { "mux2to1_10bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux2to1_10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enreg10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enreg10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enreg10bit-enreg_rtl " "Found design unit 1: enreg10bit-enreg_rtl" {  } { { "enreg10bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/enreg10bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137554 ""} { "Info" "ISGN_ENTITY_NAME" "1 enreg10bit " "Found entity 1: enreg10bit" {  } { { "enreg10bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/enreg10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679541137554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679541137554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "subtop " "Elaborating entity \"subtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679541137595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ctl " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ctl\"" {  } { { "subtop.vhd" "ctl" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCtrlUnit ALUCtrlUnit:aluctl " "Elaborating entity \"ALUCtrlUnit\" for hierarchy \"ALUCtrlUnit:aluctl\"" {  } { { "subtop.vhd" "aluctl" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf\"" {  } { { "subtop.vhd" "rf" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enreg8bit registerFile:rf\|enreg8bit:reg0 " "Elaborating entity \"enreg8bit\" for hierarchy \"registerFile:rf\|enreg8bit:reg0\"" {  } { { "registerFile.vhd" "reg0" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/registerFile.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff registerFile:rf\|enreg8bit:reg0\|mydff:bit0 " "Elaborating entity \"mydff\" for hierarchy \"registerFile:rf\|enreg8bit:reg0\|mydff:bit0\"" {  } { { "enreg8bit.vhd" "bit0" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/enreg8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 registerFile:rf\|decoder3to8:dec " "Elaborating entity \"decoder3to8\" for hierarchy \"registerFile:rf\|decoder3to8:dec\"" {  } { { "registerFile.vhd" "dec" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/registerFile.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_8bit registerFile:rf\|mux8to1_8bit:muxReg1 " "Elaborating entity \"mux8to1_8bit\" for hierarchy \"registerFile:rf\|mux8to1_8bit:muxReg1\"" {  } { { "registerFile.vhd" "muxReg1" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/registerFile.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_8bit registerFile:rf\|mux8to1_8bit:muxReg1\|mux2to1_8bit:mux01 " "Elaborating entity \"mux2to1_8bit\" for hierarchy \"registerFile:rf\|mux8to1_8bit:muxReg1\|mux2to1_8bit:mux01\"" {  } { { "mux8to1_8bit.vhd" "mux01" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/mux8to1_8bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bit mux2to1_3bit:rtrdMux " "Elaborating entity \"mux2to1_3bit\" for hierarchy \"mux2to1_3bit:rtrdMux\"" {  } { { "subtop.vhd" "rtrdMux" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu8bit alu8bit:alu " "Elaborating entity \"alu8bit\" for hierarchy \"alu8bit:alu\"" {  } { { "subtop.vhd" "alu" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137754 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros alu8bit.vhd(31) " "VHDL Signal Declaration warning at alu8bit.vhd(31): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "alu8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/alu8bit.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679541137754 "|subtop|alu8bit:alu"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 2 10 alu8bit.vhd(49) " "VHDL Incomplete Partial Association warning at alu8bit.vhd(49): port or argument \"S\" has 2/10 unassociated elements" {  } { { "alu8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/alu8bit.vhd" 49 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1679541137755 "|subtop|alu8bit:alu"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 2 10 alu8bit.vhd(50) " "VHDL Incomplete Partial Association warning at alu8bit.vhd(50): port or argument \"S\" has 2/10 unassociated elements" {  } { { "alu8bit.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/alu8bit.vhd" 50 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1679541137755 "|subtop|alu8bit:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_top2 alu8bit:alu\|CLA_top2:adder " "Elaborating entity \"CLA_top2\" for hierarchy \"alu8bit:alu\|CLA_top2:adder\"" {  } { { "alu8bit.vhd" "adder" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/alu8bit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PartialAdder alu8bit:alu\|CLA_top2:adder\|PartialAdder:PA0 " "Elaborating entity \"PartialAdder\" for hierarchy \"alu8bit:alu\|CLA_top2:adder\|PartialAdder:PA0\"" {  } { { "CLA_top2.vhd" "PA0" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/CLA_top2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_top CLA_top:adder " "Elaborating entity \"CLA_top\" for hierarchy \"CLA_top:adder\"" {  } { { "subtop.vhd" "adder" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_10bit mux2to1_10bit:branchMux " "Elaborating entity \"mux2to1_10bit\" for hierarchy \"mux2to1_10bit:branchMux\"" {  } { { "subtop.vhd" "branchMux" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679541137807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679541138583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679541139128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[8\] " "No output dependent on input pin \"i_instruction\[8\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[9\] " "No output dependent on input pin \"i_instruction\[9\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[10\] " "No output dependent on input pin \"i_instruction\[10\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[14\] " "No output dependent on input pin \"i_instruction\[14\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[15\] " "No output dependent on input pin \"i_instruction\[15\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[19\] " "No output dependent on input pin \"i_instruction\[19\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[20\] " "No output dependent on input pin \"i_instruction\[20\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[24\] " "No output dependent on input pin \"i_instruction\[24\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instruction\[25\] " "No output dependent on input pin \"i_instruction\[25\]\"" {  } { { "subtop.vhd" "" { Text "C:/Users/Joe/Shared/GitHub/mips-processor/subtop.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679541139268 "|subtop|i_instruction[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679541139268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679541139269 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679541139269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "263 " "Implemented 263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679541139269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679541139269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679541139288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 23:12:19 2023 " "Processing ended: Wed Mar 22 23:12:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679541139288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679541139288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679541139288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679541139288 ""}
