# Copyright (C) 2023  AGH University of Science and Technology
# MTM UEC2
# Author: Piotr Kaczmarczyk
#
# Description:
# List of files defining the modules used during the test.
# Specify the file paths relative to THIS file.
# For syntax detail see AMD Xilinx UG 900:
# https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation/Project-File-.prj-Syntax


sv work ../../rtl/vga/vga_pkg.sv \
        ../../rtl/vga/vga_if.sv \
        ../../rtl/vga/vga_timing.sv \
        ../../rtl/vga/draw_bg.sv \
<<<<<<< HEAD
        ../../rtl/vga/draw_rect.sv \
=======
        ../../rtl/vga/main_menu.sv \
>>>>>>> bf5e9b6510cdd95151311c199ac7331dabc0d0bf
        ../../rtl/vga/top_vga.sv \
        ../../rtl/game_logic/spawn.sv \
        ../common/tiff_writer.sv \
<<<<<<< HEAD
        top_vga_tb.sv
=======
        top_vga_tb.sv 
>>>>>>> bf5e9b6510cdd95151311c199ac7331dabc0d0bf
