# Ajout du bus wishbone et de la sdram
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/fpga/src/wshb_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/fpga/src/wshb_pll.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/wb16_sdram16/src/sdram_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/wb16_sdram16/src/xess_sdramcntl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/wb16_sdram16/src/wb_bridge_xess.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/wb16_sdram16/src/wb16_sdram16.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/fifo_async/src/fifo_async.sv
# La liste des fichiers source Ã  utiliser.
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/../vga/src/vga_pll.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/../vga/src/vga_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/../vga/src/vga.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/src/fpga.sv
set_global_assignment -name SYSTEMVERILOG_FILE ${TOPDIR}/src/reset_sync.sv

