Classic Timing Analyzer report for sisau
Sat May 18 16:35:07 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_5'
  8. Clock Setup: 'senzon_1'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.357 ns                         ; senzor_2                                                            ; Logica_miscare:inst6|dreapta                                        ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 38.517 ns                        ; Selectie_proba:inst1|circuit[1]                                     ; C_IN2_D2                                                            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.445 ns                        ; senzor_2                                                            ; C_IN2_D2                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 13.528 ns                        ; buton_START_STOP                                                    ; debouncing:inst16|inst                                              ; --         ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 176.65 MHz ( period = 5.661 ns ) ; Logica_miscare:inst6|count_ture[0]                                  ; Logica_miscare:inst6|count_ture[5]                                  ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 176.65 MHz ( period = 5.661 ns ) ; Logica_miscare:inst6|count_ture[0]                                  ; Logica_miscare:inst6|count_ture[5]                                  ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 330.03 MHz ( period = 3.030 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                      ; divizor_frecventa:inst2|divizor_10:inst|inst10                      ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10 ; clk        ; clk      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                     ;                                                                     ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 330.03 MHz ( period = 3.030 ns )               ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 2.594 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.078 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.010 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.009 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 176.65 MHz ( period = 5.661 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 180.73 MHz ( period = 5.533 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.162 ns                ;
; N/A   ; 181.06 MHz ( period = 5.523 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 187.09 MHz ( period = 5.345 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.983 ns                ;
; N/A   ; 187.69 MHz ( period = 5.328 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 187.72 MHz ( period = 5.327 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.956 ns                ;
; N/A   ; 187.93 MHz ( period = 5.321 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 187.93 MHz ( period = 5.321 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.116 ns                ;
; N/A   ; 191.42 MHz ( period = 5.224 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 192.68 MHz ( period = 5.190 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.943 ns                ;
; N/A   ; 192.94 MHz ( period = 5.183 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.904 ns                ;
; N/A   ; 196.62 MHz ( period = 5.086 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.810 ns                ;
; N/A   ; 200.52 MHz ( period = 4.987 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.776 ns                ;
; N/A   ; 202.35 MHz ( period = 4.942 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.524 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 208.33 MHz ( period = 4.800 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.589 ns                ;
; N/A   ; 208.77 MHz ( period = 4.790 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.543 ns                ;
; N/A   ; 213.58 MHz ( period = 4.682 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 217.16 MHz ( period = 4.605 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.178 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.624 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.530 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.271 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 222.37 MHz ( period = 4.497 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.289 ns                ;
; N/A   ; 227.22 MHz ( period = 4.401 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.138 ns                ;
; N/A   ; 234.08 MHz ( period = 4.272 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.037 ns                ;
; N/A   ; 234.25 MHz ( period = 4.269 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 234.47 MHz ( period = 4.265 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.998 ns                ;
; N/A   ; 234.47 MHz ( period = 4.265 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; 237.19 MHz ( period = 4.216 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.270 ns                ;
; N/A   ; 239.92 MHz ( period = 4.168 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 242.07 MHz ( period = 4.131 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.897 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 176.65 MHz ( period = 5.661 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.264 ns                ;
; N/A   ; 180.73 MHz ( period = 5.533 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.162 ns                ;
; N/A   ; 181.06 MHz ( period = 5.523 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 187.09 MHz ( period = 5.345 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.983 ns                ;
; N/A   ; 187.69 MHz ( period = 5.328 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 187.72 MHz ( period = 5.327 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.956 ns                ;
; N/A   ; 187.93 MHz ( period = 5.321 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.084 ns                ;
; N/A   ; 187.93 MHz ( period = 5.321 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.116 ns                ;
; N/A   ; 191.42 MHz ( period = 5.224 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 192.68 MHz ( period = 5.190 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.943 ns                ;
; N/A   ; 192.94 MHz ( period = 5.183 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.904 ns                ;
; N/A   ; 196.62 MHz ( period = 5.086 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.810 ns                ;
; N/A   ; 200.52 MHz ( period = 4.987 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.776 ns                ;
; N/A   ; 202.35 MHz ( period = 4.942 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.524 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 208.33 MHz ( period = 4.800 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.589 ns                ;
; N/A   ; 208.77 MHz ( period = 4.790 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.543 ns                ;
; N/A   ; 213.58 MHz ( period = 4.682 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 217.16 MHz ( period = 4.605 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.178 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.624 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.530 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.271 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 222.37 MHz ( period = 4.497 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.289 ns                ;
; N/A   ; 227.22 MHz ( period = 4.401 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.138 ns                ;
; N/A   ; 234.08 MHz ( period = 4.272 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.037 ns                ;
; N/A   ; 234.25 MHz ( period = 4.269 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 234.47 MHz ( period = 4.265 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.998 ns                ;
; N/A   ; 234.47 MHz ( period = 4.265 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; 237.19 MHz ( period = 4.216 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.270 ns                ;
; N/A   ; 239.92 MHz ( period = 4.168 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 242.07 MHz ( period = 4.131 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.897 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10 ; clk        ; clk      ; None                       ; None                       ; 0.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|circuit[1]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|circuit[0]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+------------------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                           ; To Clock ;
+-------+--------------+------------+------------------+------------------------------+----------+
; N/A   ; None         ; 5.357 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 5.329 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 5.286 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 5.258 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; -13.100 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
; N/A   ; None         ; -13.262 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
+-------+--------------+------------+------------------+------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+------------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To                  ; From Clock ;
+-------+--------------+------------+------------------------------------+---------------------+------------+
; N/A   ; None         ; 38.517 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A   ; None         ; 38.171 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A   ; None         ; 37.678 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A   ; None         ; 37.332 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A   ; None         ; 36.804 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A   ; None         ; 36.114 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A   ; None         ; 35.965 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A   ; None         ; 35.275 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A   ; None         ; 32.868 ns  ; Selectie_proba:inst1|led3          ; info_circuit3       ; clk        ;
; N/A   ; None         ; 31.633 ns  ; Selectie_proba:inst1|led2          ; info_circuit2       ; clk        ;
; N/A   ; None         ; 31.626 ns  ; Selectie_proba:inst1|led1          ; info_circuit1       ; clk        ;
; N/A   ; None         ; 31.475 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A   ; None         ; 30.948 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A   ; None         ; 30.939 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A   ; None         ; 29.411 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A   ; None         ; 29.065 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A   ; None         ; 28.614 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A   ; None         ; 28.604 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A   ; None         ; 20.845 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 20.520 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 20.499 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 20.174 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 20.112 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 19.787 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 19.766 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 19.731 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 19.442 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 19.441 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 19.406 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 19.385 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 19.198 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 19.132 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 19.117 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 19.096 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 19.060 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 18.873 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 18.852 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 18.807 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 18.781 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 18.771 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 18.527 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 18.456 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 18.442 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 18.435 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 18.399 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 18.290 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 18.158 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 18.117 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 18.110 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 18.074 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 18.018 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 17.965 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 17.880 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 17.873 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 17.833 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 17.812 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 17.709 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 17.693 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 17.600 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 17.555 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 17.548 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 17.487 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 17.384 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 17.328 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 17.275 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 17.250 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 17.190 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 17.183 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 17.003 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 16.925 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 16.865 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 16.858 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 16.830 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 16.560 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 16.505 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 16.484 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 16.235 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 16.159 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 15.691 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 15.366 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 15.001 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 14.676 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 14.586 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_2   ;
; N/A   ; None         ; 14.558 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_4   ;
; N/A   ; None         ; 14.240 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_2   ;
; N/A   ; None         ; 14.212 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_4   ;
; N/A   ; None         ; 14.013 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_2   ;
; N/A   ; None         ; 13.985 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_4   ;
; N/A   ; None         ; 13.667 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_2   ;
; N/A   ; None         ; 13.639 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_4   ;
; N/A   ; None         ; 12.873 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_2   ;
; N/A   ; None         ; 12.845 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_4   ;
; N/A   ; None         ; 12.300 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_2   ;
; N/A   ; None         ; 12.272 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_4   ;
; N/A   ; None         ; 12.183 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_2   ;
; N/A   ; None         ; 12.155 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_4   ;
; N/A   ; None         ; 11.610 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_2   ;
; N/A   ; None         ; 11.582 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_4   ;
+-------+--------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 16.445 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 16.099 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 16.031 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 15.997 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 15.685 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 15.672 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 15.651 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 15.374 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 15.326 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 14.836 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.684 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.284 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 14.146 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.959 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 13.594 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 13.269 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 12.704 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 12.358 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 10.991 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 10.301 ns       ; senzor_3 ; B_IN4_D1 ;
+-------+-------------------+-----------------+----------+----------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                           ; To Clock ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; N/A           ; None        ; 13.528 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A           ; None        ; 13.366 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
; N/A           ; None        ; -4.313 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A           ; None        ; -4.341 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -4.366 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A           ; None        ; -4.394 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
+---------------+-------------+-----------+------------------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 16:35:06 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~3" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 330.03 MHz between source register "divizor_frecventa:inst2|divizor_10:inst|inst12" and destination register "divizor_frecventa:inst2|divizor_10:inst|inst10" (period= 3.03 ns)
    Info: + Longest register to register delay is 2.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 2: + IC(1.902 ns) + CELL(0.206 ns) = 2.108 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 1; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst10~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.216 ns; Loc. = LCFF_X10_Y6_N25; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst10'
        Info: Total cell delay = 0.314 ns ( 14.17 % )
        Info: Total interconnect delay = 1.902 ns ( 85.83 % )
    Info: - Smallest clock skew is -0.550 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.729 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X10_Y6_N25; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst10'
            Info: Total cell delay = 1.766 ns ( 64.71 % )
            Info: Total interconnect delay = 0.963 ns ( 35.29 % )
        Info: - Longest clock path from clock "clk" to source register is 3.279 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.513 ns) + CELL(0.666 ns) = 3.279 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: Total cell delay = 1.766 ns ( 53.86 % )
            Info: Total interconnect delay = 1.513 ns ( 46.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_5" has Internal fmax of 176.65 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.661 ns)
    Info: + Longest register to register delay is 4.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y3_N2; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.372 ns) + CELL(0.706 ns) = 1.078 ns; Loc. = LCCOMB_X6_Y3_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.164 ns; Loc. = LCCOMB_X6_Y3_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.250 ns; Loc. = LCCOMB_X6_Y3_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.336 ns; Loc. = LCCOMB_X6_Y3_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.422 ns; Loc. = LCCOMB_X6_Y3_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 1.928 ns; Loc. = LCCOMB_X6_Y3_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 8: + IC(0.373 ns) + CELL(0.366 ns) = 2.667 ns; Loc. = LCCOMB_X6_Y3_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 9: + IC(1.391 ns) + CELL(0.206 ns) = 4.264 ns; Loc. = LCCOMB_X9_Y2_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 2.128 ns ( 49.91 % )
        Info: Total interconnect delay = 2.136 ns ( 50.09 % )
    Info: - Smallest clock skew is -0.035 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 6.699 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'senzor_5'
            Info: 2: + IC(2.458 ns) + CELL(0.206 ns) = 3.599 ns; Loc. = LCCOMB_X6_Y6_N24; Fanout = 3; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.406 ns) + CELL(0.000 ns) = 5.005 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.328 ns) + CELL(0.366 ns) = 6.699 ns; Loc. = LCCOMB_X9_Y2_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.507 ns ( 22.50 % )
            Info: Total interconnect delay = 5.192 ns ( 77.50 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 6.734 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'senzor_5'
            Info: 2: + IC(2.458 ns) + CELL(0.206 ns) = 3.599 ns; Loc. = LCCOMB_X6_Y6_N24; Fanout = 3; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.406 ns) + CELL(0.000 ns) = 5.005 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.359 ns) + CELL(0.370 ns) = 6.734 ns; Loc. = LCCOMB_X6_Y3_N2; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.511 ns ( 22.44 % )
            Info: Total interconnect delay = 5.223 ns ( 77.56 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.362 ns
Info: Clock "senzon_1" has Internal fmax of 176.65 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.661 ns)
    Info: + Longest register to register delay is 4.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y3_N2; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.372 ns) + CELL(0.706 ns) = 1.078 ns; Loc. = LCCOMB_X6_Y3_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.164 ns; Loc. = LCCOMB_X6_Y3_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.250 ns; Loc. = LCCOMB_X6_Y3_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.336 ns; Loc. = LCCOMB_X6_Y3_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.422 ns; Loc. = LCCOMB_X6_Y3_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 1.928 ns; Loc. = LCCOMB_X6_Y3_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 8: + IC(0.373 ns) + CELL(0.366 ns) = 2.667 ns; Loc. = LCCOMB_X6_Y3_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 9: + IC(1.391 ns) + CELL(0.206 ns) = 4.264 ns; Loc. = LCCOMB_X9_Y2_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 2.128 ns ( 49.91 % )
        Info: Total interconnect delay = 2.136 ns ( 50.09 % )
    Info: - Smallest clock skew is -0.035 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 7.024 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; CLK Node = 'senzon_1'
            Info: 2: + IC(2.613 ns) + CELL(0.366 ns) = 3.924 ns; Loc. = LCCOMB_X6_Y6_N24; Fanout = 3; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.406 ns) + CELL(0.000 ns) = 5.330 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.328 ns) + CELL(0.366 ns) = 7.024 ns; Loc. = LCCOMB_X9_Y2_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.677 ns ( 23.88 % )
            Info: Total interconnect delay = 5.347 ns ( 76.12 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 7.059 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; CLK Node = 'senzon_1'
            Info: 2: + IC(2.613 ns) + CELL(0.366 ns) = 3.924 ns; Loc. = LCCOMB_X6_Y6_N24; Fanout = 3; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.406 ns) + CELL(0.000 ns) = 5.330 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.359 ns) + CELL(0.370 ns) = 7.059 ns; Loc. = LCCOMB_X6_Y3_N2; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.681 ns ( 23.81 % )
            Info: Total interconnect delay = 5.378 ns ( 76.19 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.362 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" and destination pin or register "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10" for clock "clk" (Hold time is 575 ps)
    Info: + Largest clock skew is 1.327 ns
        Info: + Longest clock path from clock "clk" to destination register is 13.805 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.513 ns) + CELL(0.970 ns) = 3.583 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.951 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(2.214 ns) + CELL(0.970 ns) = 8.135 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.018 ns) + CELL(0.970 ns) = 11.123 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.185 ns) + CELL(0.000 ns) = 12.308 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~clkctrl'
            Info: 7: + IC(0.831 ns) + CELL(0.666 ns) = 13.805 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10'
            Info: Total cell delay = 5.646 ns ( 40.90 % )
            Info: Total interconnect delay = 8.159 ns ( 59.10 % )
        Info: - Shortest clock path from clock "clk" to source register is 12.478 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.513 ns) + CELL(0.970 ns) = 3.583 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.951 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(2.214 ns) + CELL(0.970 ns) = 8.135 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.018 ns) + CELL(0.970 ns) = 11.123 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(0.689 ns) + CELL(0.666 ns) = 12.478 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: Total cell delay = 5.646 ns ( 45.25 % )
            Info: Total interconnect delay = 6.832 ns ( 54.75 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 2: + IC(0.440 ns) + CELL(0.206 ns) = 0.646 ns; Loc. = LCCOMB_X26_Y6_N4; Fanout = 1; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.754 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10'
        Info: Total cell delay = 0.314 ns ( 41.64 % )
        Info: Total interconnect delay = 0.440 ns ( 58.36 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.357 ns
    Info: + Longest pin to register delay is 8.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'senzor_2'
        Info: 2: + IC(7.216 ns) + CELL(0.624 ns) = 8.785 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.569 ns ( 17.86 % )
        Info: Total interconnect delay = 7.216 ns ( 82.14 % )
    Info: + Micro setup delay of destination is 0.963 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 4.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(2.499 ns) + CELL(0.370 ns) = 3.814 ns; Loc. = LCCOMB_X6_Y6_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 4.391 ns; Loc. = LCCOMB_X6_Y6_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 34.64 % )
        Info: Total interconnect delay = 2.870 ns ( 65.36 % )
Info: tco from clock "clk" to destination pin "C_IN2_D2" through register "Selectie_proba:inst1|circuit[1]" is 38.517 ns
    Info: + Longest clock path from clock "clk" to source register is 25.516 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.513 ns) + CELL(0.970 ns) = 3.583 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.951 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(2.214 ns) + CELL(0.970 ns) = 8.135 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.018 ns) + CELL(0.970 ns) = 11.123 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.689 ns) + CELL(0.970 ns) = 12.782 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.114 ns) + CELL(0.970 ns) = 14.866 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.078 ns) + CELL(0.970 ns) = 16.914 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.480 ns) + CELL(0.970 ns) = 19.364 ns; Loc. = LCFF_X21_Y9_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.405 ns) + CELL(0.970 ns) = 20.739 ns; Loc. = LCFF_X21_Y9_N17; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.469 ns) + CELL(0.647 ns) = 21.855 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(2.158 ns) + CELL(0.000 ns) = 24.013 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.837 ns) + CELL(0.666 ns) = 25.516 ns; Loc. = LCFF_X7_Y3_N19; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 11.143 ns ( 43.67 % )
        Info: Total interconnect delay = 14.373 ns ( 56.33 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y3_N19; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(1.165 ns) + CELL(0.571 ns) = 1.736 ns; Loc. = LCCOMB_X7_Y3_N30; Fanout = 2; COMB Node = 'Logica_miscare:inst6|always0~3'
        Info: 3: + IC(0.380 ns) + CELL(0.623 ns) = 2.739 ns; Loc. = LCCOMB_X7_Y3_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~4'
        Info: 4: + IC(1.472 ns) + CELL(0.650 ns) = 4.861 ns; Loc. = LCCOMB_X6_Y6_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~5'
        Info: 5: + IC(0.690 ns) + CELL(0.370 ns) = 5.921 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~6'
        Info: 6: + IC(3.540 ns) + CELL(3.236 ns) = 12.697 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'C_IN2_D2'
        Info: Total cell delay = 5.450 ns ( 42.92 % )
        Info: Total interconnect delay = 7.247 ns ( 57.08 % )
Info: Longest tpd from source pin "senzor_2" to destination pin "C_IN2_D2" is 16.445 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'senzor_2'
    Info: 2: + IC(7.217 ns) + CELL(0.505 ns) = 8.667 ns; Loc. = LCCOMB_X6_Y6_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~0'
    Info: 3: + IC(0.378 ns) + CELL(0.624 ns) = 9.669 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~6'
    Info: 4: + IC(3.540 ns) + CELL(3.236 ns) = 16.445 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'C_IN2_D2'
    Info: Total cell delay = 5.310 ns ( 32.29 % )
    Info: Total interconnect delay = 11.135 ns ( 67.71 % )
Info: th for register "debouncing:inst16|inst" (data pin = "buton_START_STOP", clock pin = "clk") is 13.528 ns
    Info: + Longest clock path from clock "clk" to destination register is 20.435 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.513 ns) + CELL(0.970 ns) = 3.583 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.951 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(2.214 ns) + CELL(0.970 ns) = 8.135 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.018 ns) + CELL(0.970 ns) = 11.123 ns; Loc. = LCFF_X27_Y6_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.689 ns) + CELL(0.970 ns) = 12.782 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.114 ns) + CELL(0.970 ns) = 14.866 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.078 ns) + CELL(0.970 ns) = 16.914 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.480 ns) + CELL(0.970 ns) = 19.364 ns; Loc. = LCFF_X21_Y9_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.405 ns) + CELL(0.666 ns) = 20.435 ns; Loc. = LCFF_X21_Y9_N11; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 9.526 ns ( 46.62 % )
        Info: Total interconnect delay = 10.909 ns ( 53.38 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.213 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'buton_START_STOP'
        Info: 2: + IC(5.964 ns) + CELL(0.206 ns) = 7.105 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 1; COMB Node = 'debouncing:inst16|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.213 ns; Loc. = LCFF_X21_Y9_N11; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 1.249 ns ( 17.32 % )
        Info: Total interconnect delay = 5.964 ns ( 82.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sat May 18 16:35:07 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


