{"sha": "39ef6e724ff398d7f58dbfb22356477204a70596", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzllZjZlNzI0ZmYzOThkN2Y1OGRiZmIyMjM1NjQ3NzIwNGE3MDU5Ng==", "commit": {"author": {"name": "Will Schmidt", "email": "will_schmidt@vnet.ibm.com", "date": "2018-06-12T15:49:14Z"}, "committer": {"name": "Will Schmidt", "email": "willschm@gcc.gnu.org", "date": "2018-06-12T15:49:14Z"}, "message": "rs6000-c.c (altivec_overloaded_builtins): Add BUILTIN_VEC_XST entries for pointer to double and long long.\n\n\n[gcc]\n\n2018-06-12  Will Schmidt  <will_schmidt@vnet.ibm.com>\n\n\t* config/rs6000/rs6000-c.c (altivec_overloaded_builtins): Add\n\tBUILTIN_VEC_XST entries for pointer to double and long long.\n\nFrom-SVN: r261502", "tree": {"sha": "56471057d5d933d023a5ec3c89e0df25f9a52cb6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/56471057d5d933d023a5ec3c89e0df25f9a52cb6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/39ef6e724ff398d7f58dbfb22356477204a70596", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/39ef6e724ff398d7f58dbfb22356477204a70596", "html_url": "https://github.com/Rust-GCC/gccrs/commit/39ef6e724ff398d7f58dbfb22356477204a70596", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/39ef6e724ff398d7f58dbfb22356477204a70596/comments", "author": {"login": "willschm", "id": 44359, "node_id": "MDQ6VXNlcjQ0MzU5", "avatar_url": "https://avatars.githubusercontent.com/u/44359?v=4", "gravatar_id": "", "url": "https://api.github.com/users/willschm", "html_url": "https://github.com/willschm", "followers_url": "https://api.github.com/users/willschm/followers", "following_url": "https://api.github.com/users/willschm/following{/other_user}", "gists_url": "https://api.github.com/users/willschm/gists{/gist_id}", "starred_url": "https://api.github.com/users/willschm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/willschm/subscriptions", "organizations_url": "https://api.github.com/users/willschm/orgs", "repos_url": "https://api.github.com/users/willschm/repos", "events_url": "https://api.github.com/users/willschm/events{/privacy}", "received_events_url": "https://api.github.com/users/willschm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a25eadc86739fe3f4f0a35dfe6e5047978e2d2e5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a25eadc86739fe3f4f0a35dfe6e5047978e2d2e5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a25eadc86739fe3f4f0a35dfe6e5047978e2d2e5"}], "stats": {"total": 11, "additions": 11, "deletions": 0}, "files": [{"sha": "48d6d8307b1a3e5ca962fbdf6e17aeb44d5d604d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/39ef6e724ff398d7f58dbfb22356477204a70596/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/39ef6e724ff398d7f58dbfb22356477204a70596/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=39ef6e724ff398d7f58dbfb22356477204a70596", "patch": "@@ -1,3 +1,8 @@\n+2018-06-12  Will Schmidt  <will_schmidt@vnet.ibm.com>\n+\n+\t* config/rs6000/rs6000-c.c (altivec_overloaded_builtins): Add\n+\tBUILTIN_VEC_XST entries for pointer to double and long long.\n+\n 2018-06-12  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/85990"}, {"sha": "73be09b4e544e95e453aa23e308d1648cb651ba9", "filename": "gcc/config/rs6000/rs6000-c.c", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/39ef6e724ff398d7f58dbfb22356477204a70596/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/39ef6e724ff398d7f58dbfb22356477204a70596/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-c.c?ref=39ef6e724ff398d7f58dbfb22356477204a70596", "patch": "@@ -4067,8 +4067,14 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_void, RS6000_BTI_unsigned_V16QI, RS6000_BTI_INTSI, ~RS6000_BTI_UINTQI },\n   { VSX_BUILTIN_VEC_XST, VSX_BUILTIN_STXVD2X_V2DF,\n     RS6000_BTI_void, RS6000_BTI_V2DF, RS6000_BTI_INTSI, ~RS6000_BTI_V2DF },\n+  { VSX_BUILTIN_VEC_XST, VSX_BUILTIN_STXVD2X_V2DF,\n+    RS6000_BTI_void, RS6000_BTI_V2DF, RS6000_BTI_INTSI, ~RS6000_BTI_double },\n   { VSX_BUILTIN_VEC_XST, VSX_BUILTIN_STXVD2X_V2DI,\n     RS6000_BTI_void, RS6000_BTI_V2DI, RS6000_BTI_INTSI, ~RS6000_BTI_V2DI },\n+  { VSX_BUILTIN_VEC_XST, VSX_BUILTIN_STXVD2X_V2DI,\n+    RS6000_BTI_void, RS6000_BTI_V2DI, RS6000_BTI_INTSI, ~RS6000_BTI_long_long },\n+  { VSX_BUILTIN_VEC_XST, VSX_BUILTIN_STXVD2X_V2DI, RS6000_BTI_void,\n+    RS6000_BTI_unsigned_V2DI, RS6000_BTI_INTSI, ~RS6000_BTI_unsigned_long_long },\n   { VSX_BUILTIN_VEC_XST, VSX_BUILTIN_STXVD2X_V2DI,\n     RS6000_BTI_void, RS6000_BTI_unsigned_V2DI, RS6000_BTI_INTSI,\n     ~RS6000_BTI_unsigned_V2DI },"}]}