1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.index_o), line:4:14, endln:4:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiName:index_o
    |vpiFullName:work@top.index_o
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.i), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiName:i
    |vpiFullName:work@top.i
  |vpiPort:
  \_port: (i), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.i), line:1:13, endln:1:14
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:15
      |vpiRange:
      \_range: , line:2:9, endln:2:15
        |vpiLeftRange:
        \_constant: , line:2:10, endln:2:12
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (index_o), line:1:16, endln:1:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiName:index_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.index_o), line:4:14, endln:4:21
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:15
      |vpiRange:
      \_range: , line:3:10, endln:3:15
        |vpiLeftRange:
        \_constant: , line:3:11, endln:3:12
          |vpiParent:
          \_range: , line:3:10, endln:3:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:13, endln:3:14
          |vpiParent:
          \_range: , line:3:10, endln:3:15
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_bit_select: (work@top.i), line:5:23, endln:5:27
      |vpiParent:
      \_ref_obj: (work@top.i)
        |vpiParent:
        \_cont_assign: , line:5:10, endln:5:27
        |vpiName:i
        |vpiFullName:work@top.i
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiIndex:
      \_constant: , line:5:25, endln:5:26
        |vpiParent:
        \_bit_select: (work@top.i), line:5:23, endln:5:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@top.index_o), line:5:10, endln:5:20
      |vpiParent:
      \_ref_obj: (work@top.index_o)
        |vpiParent:
        \_cont_assign: , line:5:10, endln:5:27
        |vpiName:index_o
        |vpiFullName:work@top.index_o
      |vpiName:index_o
      |vpiFullName:work@top.index_o
      |vpiIndex:
      \_constant: , line:5:18, endln:5:19
        |vpiParent:
        \_bit_select: (work@top.index_o), line:5:10, endln:5:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_bit_select: (work@top.i), line:6:23, endln:6:27
      |vpiParent:
      \_ref_obj: (work@top.i)
        |vpiParent:
        \_cont_assign: , line:6:10, endln:6:27
        |vpiName:i
        |vpiFullName:work@top.i
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiIndex:
      \_constant: , line:6:25, endln:6:26
        |vpiParent:
        \_bit_select: (work@top.i), line:6:23, endln:6:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@top.index_o), line:6:10, endln:6:20
      |vpiParent:
      \_ref_obj: (work@top.index_o)
        |vpiParent:
        \_cont_assign: , line:6:10, endln:6:27
        |vpiName:index_o
        |vpiFullName:work@top.index_o
      |vpiName:index_o
      |vpiFullName:work@top.index_o
      |vpiIndex:
      \_constant: , line:6:18, endln:6:19
        |vpiParent:
        \_bit_select: (work@top.index_o), line:6:10, endln:6:20
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.index_o), line:4:14, endln:4:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_logic_typespec: , line:4:3, endln:4:13
      |vpiRange:
      \_range: , line:4:8, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:9, endln:4:10
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:11, endln:4:12
          |vpiParent:
          \_range: , line:4:8, endln:4:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiName:index_o
    |vpiFullName:work@top.index_o
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.i), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_logic_typespec: , line:2:9, endln:2:15
      |vpiRange:
      \_range: , line:2:9, endln:2:15
        |vpiLeftRange:
        \_constant: , line:2:10, endln:2:12
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:i
    |vpiFullName:work@top.i
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.i), line:1:13, endln:1:14
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:1:13, endln:1:14
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:15
      |vpiRange:
      \_range: , line:2:9, endln:2:15
        |vpiParent:
        \_port: (i), line:1:13, endln:1:14
        |vpiLeftRange:
        \_constant: , line:2:10, endln:2:12
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (index_o), line:1:16, endln:1:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv, line:1:1, endln:7:10
    |vpiName:index_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.index_o), line:1:16, endln:1:23
      |vpiName:index_o
      |vpiFullName:work@top.index_o
      |vpiActual:
      \_logic_net: (work@top.index_o), line:4:14, endln:4:21
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:15
      |vpiRange:
      \_range: , line:3:10, endln:3:15
        |vpiParent:
        \_port: (index_o), line:1:16, endln:1:23
        |vpiLeftRange:
        \_constant: , line:3:11, endln:3:12
          |vpiParent:
          \_range: , line:3:10, endln:3:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:13, endln:3:14
          |vpiParent:
          \_range: , line:3:10, endln:3:15
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:27
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:27
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'index_o' of type 'logic_net'
    Object 'i' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'i' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'index_o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'index_o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'i' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'index_o' of type 'bit_select'
        Object '' of type 'constant'
      Object 'i' of type 'bit_select'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'index_o' of type 'bit_select'
        Object '' of type 'constant'
      Object 'i' of type 'bit_select'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:1.1-7.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:4.14-4.21> str='\index_o' output logic port=2 multirange=[ 1 2 ] multirange_swapped=[ 1 ]
        AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:4.8-4.13> basic_prep swapped_range=[2:1]
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
      AST_WIRE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:1.13-1.14> str='\i' input logic port=1 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:2.9-2.15> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.10-5.27>
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.10-5.20> str='\index_o'
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.10-5.20>
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.23-5.27> str='\i'
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.23-5.27>
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.10-6.27>
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.10-6.20> str='\index_o'
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.10-6.20>
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.23-6.27> str='\i'
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.23-6.27>
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(index_o, i);
      output [1:2] index_o;
      input [31:0] i;
      assign index_o[1] = i[1];
      assign index_o[2] = i[0];
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:1.1-7.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:4.14-4.21> str='\index_o' output logic basic_prep port=2 swapped_range=[2:1] multirange=[ 1 2 ] multirange_swapped=[ 1 ]
        AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:4.8-4.13> basic_prep swapped_range=[2:1]
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
      AST_WIRE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:1.13-1.14> str='\i' input logic basic_prep port=1 range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:2.9-2.15> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.10-5.27> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.10-5.20> str='\index_o' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.10-5.20> basic_prep range=[1:1]
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.23-5.27> str='\i' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:5.23-5.27> basic_prep range=[1:1]
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.10-6.27> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.10-6.20> str='\index_o' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.10-6.20> basic_prep range=[2:2]
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
        AST_IDENTIFIER <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.23-6.27> str='\i' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:6.23-6.27> basic_prep range=[0:0]
            AST_CONSTANT <UHDM-integration-tests/tests/WireNotStartingFromZero/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(index_o, i);
      output [1:2] index_o;
      input [31:0] i;
      assign index_o[1:1] = i[1:1];
      assign index_o[2:2] = i[0:0];
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.31+0 (git sha1 4fff228b0, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

module top(i, index_o);
  input [31:0] i;
  wire [31:0] i;
  output [1:2] index_o;
  wire [1:2] index_o;
  assign index_o[1] = i[1];
  assign index_o[2] = i[0];
endmodule

Yosys 0.31+0 (git sha1 4fff228b0, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
