#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Apr 10 10:32:27 2014
# Process ID: 3844
# Log file: C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/System_wrapper.rdi
# Journal file: C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source System_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/U0'
Finished Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/U0'
Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/btns_5bit/U0'
Finished Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/btns_5bit/U0'
Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/btns_5bit/U0'
Finished Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/btns_5bit/U0'
Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1.xdc] for cell 'System_i/sw_8bit/U0'
Finished Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1.xdc] for cell 'System_i/sw_8bit/U0'
Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1_board.xdc] for cell 'System_i/sw_8bit/U0'
Finished Parsing XDC File [c:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1_board.xdc] for cell 'System_i/sw_8bit/U0'
Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnr_tri_io'. [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'btnr_tri_io'. [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc:5]
Finished Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab1/lab1.xdc]
Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnr_tri_io[0]'. [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc:1]
Finished Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/new/System_wrapper.xdc]
Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab3 files/lab3_system.xdc]
Finished Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.srcs/constrs_1/imports/lab3 files/lab3_system.xdc]
Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/.Xil/Vivado-3844-/dcp/System_wrapper.xdc]
Finished Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/.Xil/Vivado-3844-/dcp/System_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 722.715 ; gain = 417.418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 725.820 ; gain = 3.105

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a7767d39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 731.980 ; gain = 6.160

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 205 cells.
Phase 2 Constant Propagation | Checksum: 201e190a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 731.980 ; gain = 6.160

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 860 unconnected nets.
INFO: [Opt 31-11] Eliminated 847 unconnected cells.
Phase 3 Sweep | Checksum: 21888ccb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 731.980 ; gain = 6.160
Ending Logic Optimization Task | Checksum: 21888ccb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 731.980 ; gain = 6.160
Implement Debug Cores | Checksum: 1810ea9dd
Logic Optimization | Checksum: 1810ea9dd

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 21888ccb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.644 . Memory (MB): peak = 732.738 ; gain = 0.758
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 21888ccb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 756.922 ; gain = 24.941
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 756.922 ; gain = 34.207
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 756.922 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 756.922 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: b2940f21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: b2940f21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.528 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: b2940f21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 16a46e96d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 16a46e96d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 16a46e96d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 22822a4a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2a7b26ab7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.922 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 31afb157a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.922 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 31afb157a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 31afb157a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.922 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 31afb157a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.922 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 31afb157a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.922 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 31afb157a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.922 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 252ead79a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 758.273 ; gain = 1.352

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 252ead79a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 758.273 ; gain = 1.352

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27ab00898

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 762.836 ; gain = 5.914

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2696c53c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 762.836 ; gain = 5.914

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 21a6f3f22

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 763.293 ; gain = 6.371

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 20cb9e565

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 765.375 ; gain = 8.453

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20cb9e565

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 765.461 ; gain = 8.539
Phase 3 Detail Placement | Checksum: 20cb9e565

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 27188f902

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 26d40880a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 765.461 ; gain = 8.539
Phase 4.2 Post Placement Optimization | Checksum: 26d40880a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 26d40880a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 26d40880a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1b244dc38

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1b244dc38

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1b244dc38

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.557  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1b244dc38

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 765.461 ; gain = 8.539
Phase 4.4 Placer Reporting | Checksum: 1b244dc38

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 765.461 ; gain = 8.539

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17e4aa3bb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 765.461 ; gain = 8.539
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17e4aa3bb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 765.461 ; gain = 8.539
Ending Placer Task | Checksum: 1707121c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 765.461 ; gain = 8.539
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 765.461 ; gain = 8.539
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 766.434 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 766.434 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1707121c7

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 940.188 ; gain = 169.109
Phase 1 Build RT Design | Checksum: b0e362aa

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 940.188 ; gain = 169.109

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b0e362aa

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 940.188 ; gain = 169.109

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: b0e362aa

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 943.703 ; gain = 172.625

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 4eea3ae3

Time (s): cpu = 00:01:49 ; elapsed = 00:01:00 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 4eea3ae3

Time (s): cpu = 00:01:49 ; elapsed = 00:01:00 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 4eea3ae3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:03 . Memory (MB): peak = 962.852 ; gain = 191.773
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 4eea3ae3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:03 . Memory (MB): peak = 962.852 ; gain = 191.773
Phase 2.5 Update Timing | Checksum: 4eea3ae3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:03 . Memory (MB): peak = 962.852 ; gain = 191.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.65   | TNS=0      | WHS=-0.353 | THS=-61.7  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 4eea3ae3

Time (s): cpu = 00:01:54 ; elapsed = 00:01:04 . Memory (MB): peak = 962.852 ; gain = 191.773
Phase 2 Router Initialization | Checksum: 4eea3ae3

Time (s): cpu = 00:01:54 ; elapsed = 00:01:04 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 85f2e9e4

Time (s): cpu = 00:01:56 ; elapsed = 00:01:06 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 14f7675eb

Time (s): cpu = 00:01:59 ; elapsed = 00:01:08 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 14f7675eb

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.53   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 1cd810de0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773
Phase 4.1 Global Iteration 0 | Checksum: 1cd810de0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 129c05d7d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 129c05d7d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.53   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 129c05d7d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773
Phase 4.2 Global Iteration 1 | Checksum: 129c05d7d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773
Phase 4 Rip-up And Reroute | Checksum: 129c05d7d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 129c05d7d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.7    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 129c05d7d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:09 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129c05d7d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 962.852 ; gain = 191.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.7    | TNS=0      | WHS=0.035  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 129c05d7d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 962.852 ; gain = 191.773
Phase 6 Post Hold Fix | Checksum: 129c05d7d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 962.852 ; gain = 191.773

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.483483 %
  Global Horizontal Routing Utilization  = 0.655933 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 129c05d7d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 19411e2fa

Time (s): cpu = 00:02:03 ; elapsed = 00:01:11 . Memory (MB): peak = 962.852 ; gain = 191.773

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.699  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 19411e2fa

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 962.852 ; gain = 191.773
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 19411e2fa

Time (s): cpu = 00:00:00 ; elapsed = 00:01:14 . Memory (MB): peak = 962.852 ; gain = 191.773

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:14 . Memory (MB): peak = 962.852 ; gain = 191.773
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:10 ; elapsed = 00:01:17 . Memory (MB): peak = 962.852 ; gain = 196.418
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/System_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 962.852 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 962.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 10:36:03 2014...
#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Apr 10 10:38:10 2014
# Process ID: 5252
# Log file: C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/System_wrapper.rdi
# Journal file: C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source System_wrapper.tcl -notrace
Command: open_checkpoint System_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/.Xil/Vivado-5252-/dcp/System_wrapper.xdc]
Finished Parsing XDC File [C:/Users/ReneNilsson/Documents/GitHub/Xilinx/labs/lab3/lab3.runs/impl_1/.Xil/Vivado-5252-/dcp/System_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 721.855 ; gain = 0.000
Restoring placement.
Restored 858 out of 858 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 723.770 ; gain = 419.523
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 951.930 ; gain = 228.160
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 10:40:23 2014...
