INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/DFlipFlop_Syn_reset/DFlipFlop_Syn_reset.srcs/sources_1/new/DFF_SR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_SR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/DFlipFlop_Syn_reset/DFlipFlop_Syn_reset.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/DFlipFlop_Syn_reset/DFlipFlop_Syn_reset.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
